// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "06/30/2024 13:19:25"

// 
// Device: Altera 10M40DCF256I7G Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module RCB_TOP (
	RST_WD,
	A_24V_L_EN,
	B_24V_L_EN,
	A_24V_R_EN,
	B_24V_R_EN,
	A_35V_L_EN,
	B_35V_L_EN,
	A_35V_R_EN,
	B_35V_R_EN,
	BIT_SSR_SW,
	CLK_100M,
	CONFIG_SEL,
	CPU_RESETn,
	CS0,
	ESTOP_DELAY,
	ESTOP_OPEN_REQUEST,
	ESTOP_STATUS,
	ESTOP_STATUS_FAIL,
	FAN1_PWM,
	FAN1_TACHO_BUFF,
	FAN2_PWM,
	FAN2_TACHO_BUFF,
	FLA_PWR_DIS,
	FPGA4V_DIS,
	FPGA_DIAG_ACT,
	FPGA_ESTOP_REQ,
	FPGA_FAULT,
	FPGA_INT,
	FPGA_L_ROBOT_RX,
	FPGA_L_ROBOT_TX,
	FPGA_L_SP_TX,
	FPGA_R_ROBOT_RX,
	FPGA_R_ROBOT_TX,
	FPGA_R_SP_TX,
	FPGA_WHEEL_STOP_ELO,
	FPGA1,
	FPGA10,
	FPGA11,
	FPGA12,
	FPGA13,
	FPGA2,
	FPGA3,
	FPGA4,
	FPGA5,
	FPGA6,
	FPGA7,
	FPGA8,
	FPGA9,
	L_TOOL_EX_LED_DIN,
	L_4MB_SER_IN_ER,
	L_4MB_SER_IN_SE,
	L_EEF_SER_IN_ER,
	L_EEF_SER_IN_SE,
	L_LED_DIN,
	L_M5B_SER_IN_ER,
	L_M5B_SER_IN_SE,
	L_NC_switch_TOOL_EX_FPGA,
	L_NO_switch_TOOL_EX_FPGA,
	L_POS_SENS_0_OUT1_BUFF,
	L_POS_SENS_0_OUT2_BUFF,
	L_POS_SENS_1_OUT1_BUFF,
	L_POS_SENS_1_OUT2_BUFF,
	L_POS_SENS_OUT1_BUFF,
	L_POS_SENS_OUT2_BUFF,
	L_ROBOT_DIFF_SP2,
	L_SCU_INVALIDn,
	L_SER_RX_ER,
	L_WHEEL_SENS_A1_OUT1_BUFF,
	L_WHEEL_SENS_A1_OUT2_BUFF,
	L_WHEEL_SENS_A2_OUT1_BUFF,
	L_WHEEL_SENS_A2_OUT2_BUFF,
	L_WHEEL_SENS_SPARE_OUT1_BUFF,
	L_WHEEL_SENS_SPARE_OUT2_BUFF,
	LED_1,
	LED_2,
	LED_3,
	LED_4,
	LED_5,
	LED_6,
	LED_7,
	LED_8,
	MICCB_SP_IN_A_F,
	MICCB_SP_IN_B_F,
	MicCB_ESTOP_OPEN_REQUEST,
	MICCB_GEN_SYNC_FAIL,
	MICCB_GEN_SYNC_FPGA,
	MICCB_SPARE_IO0,
	MICCB_SPARE_IO1,
	MICCB_SPARE_IO2,
	MICCB_SPARE_IO3,
	MISO0,
	MOSI0,
	SCL_ADC,
	SDA_ADC,
	TEENSY_FPGA_R_RX,
	TEENSY_FPGA_R_TX,
	TEENSY_FPGA_L_RX,
	TEENSY_FPGA_L_TX,
	OPEN_ELO_REQUEST,
	PS_PG_FPGA,
	R_TOOL_EX_LED_DIN,
	R_4MB_SER_IN_ER,
	R_4MB_SER_IN_SE,
	R_EEF_SER_IN_ER,
	R_EEF_SER_IN_SE,
	R_LED_DIN,
	R_M5B_SER_IN_ER,
	R_M5B_SER_IN_SE,
	R_NC_switch_TOOL_EX_FPGA,
	R_NO_switch_TOOL_EX_FPGA,
	R_POS_SENS_0_OUT1_BUFF,
	R_POS_SENS_0_OUT2_BUFF,
	R_POS_SENS_1_OUT1_BUFF,
	R_POS_SENS_1_OUT2_BUFF,
	R_POS_SENS_OUT1_BUFF,
	R_POS_SENS_OUT2_BUFF,
	R_ROBOT_DIFF_SP1,
	R_ROBOT_DIFF_SP2,
	R_SCU_Invalid_n,
	R_SER_RX_ER,
	R_WHEEL_SENS_A1_OUT1_BUFF,
	R_WHEEL_SENS_A1_OUT2_BUFF,
	R_WHEEL_SENS_A2_OUT1_BUFF,
	R_WHEEL_SENS_A2_OUT2_BUFF,
	R_WHEEL_SENS_SPARE_OUT1_BUFF,
	R_WHEEL_SENS_SPARE_OUT2_BUFF,
	ROBOT_ESTOP_LED_DIN,
	S_LED_DIN,
	SCK0,
	SPARE1_ANALOG_SW_0_SEL_FPGA,
	SPARE1_ANALOG_SW_1_SEL_FPGA,
	SPARE1_ANALOG_SW_SEL_FPGA,
	SPARE1_DIFF0,
	SPARE1_DIFF1,
	SPARE1_DIFF2,
	SPARE1_DIFF3,
	SPARE1_IO0_FPGA,
	SPARE1_IO1_FPGA,
	SPARE1_IO2_FPGA,
	SPARE1_IO3_FPGA,
	SPARE2_ANALOG_SW_0_SEL_FPGA,
	SPARE2_ANALOG_SW_1_SEL_FPGA,
	SPARE2_ANALOG_SW_SEL_FPGA,
	SPARE2_DIFF0,
	SPARE2_DIFF1,
	SPARE2_DIFF2,
	SPARE2_DIFF3,
	SPARE2_IO0_FPGA,
	SPARE2_IO1_FPGA,
	SPARE2_IO2_FPGA,
	SPARE2_IO3_FPGA,
	SSR_ON_FPGA,
	Teensy_FPGA_SP0,
	Teensy_FPGA_SP1,
	Teensy_FPGA_SP2,
	TEENSY_LEDS_STRIP_DO);
input 	RST_WD;
output 	A_24V_L_EN;
output 	B_24V_L_EN;
output 	A_24V_R_EN;
output 	B_24V_R_EN;
output 	A_35V_L_EN;
output 	B_35V_L_EN;
output 	A_35V_R_EN;
output 	B_35V_R_EN;
output 	BIT_SSR_SW;
input 	CLK_100M;
input 	CONFIG_SEL;
input 	CPU_RESETn;
input 	CS0;
output 	ESTOP_DELAY;
input 	ESTOP_OPEN_REQUEST;
input 	ESTOP_STATUS;
input 	ESTOP_STATUS_FAIL;
output 	FAN1_PWM;
input 	FAN1_TACHO_BUFF;
output 	FAN2_PWM;
input 	FAN2_TACHO_BUFF;
input 	FLA_PWR_DIS;
output 	FPGA4V_DIS;
output 	FPGA_DIAG_ACT;
output 	FPGA_ESTOP_REQ;
output 	FPGA_FAULT;
output 	FPGA_INT;
input 	FPGA_L_ROBOT_RX;
output 	FPGA_L_ROBOT_TX;
output 	FPGA_L_SP_TX;
input 	FPGA_R_ROBOT_RX;
output 	FPGA_R_ROBOT_TX;
output 	FPGA_R_SP_TX;
output 	FPGA_WHEEL_STOP_ELO;
input 	FPGA1;
output 	FPGA10;
output 	FPGA11;
output 	FPGA12;
output 	FPGA13;
input 	FPGA2;
input 	FPGA3;
input 	FPGA4;
output 	FPGA5;
output 	FPGA6;
output 	FPGA7;
output 	FPGA8;
output 	FPGA9;
output 	L_TOOL_EX_LED_DIN;
input 	L_4MB_SER_IN_ER;
input 	L_4MB_SER_IN_SE;
input 	L_EEF_SER_IN_ER;
input 	L_EEF_SER_IN_SE;
output 	L_LED_DIN;
input 	L_M5B_SER_IN_ER;
input 	L_M5B_SER_IN_SE;
input 	L_NC_switch_TOOL_EX_FPGA;
input 	L_NO_switch_TOOL_EX_FPGA;
input 	L_POS_SENS_0_OUT1_BUFF;
input 	L_POS_SENS_0_OUT2_BUFF;
input 	L_POS_SENS_1_OUT1_BUFF;
input 	L_POS_SENS_1_OUT2_BUFF;
input 	L_POS_SENS_OUT1_BUFF;
input 	L_POS_SENS_OUT2_BUFF;
input 	L_ROBOT_DIFF_SP2;
input 	L_SCU_INVALIDn;
input 	L_SER_RX_ER;
input 	L_WHEEL_SENS_A1_OUT1_BUFF;
input 	L_WHEEL_SENS_A1_OUT2_BUFF;
input 	L_WHEEL_SENS_A2_OUT1_BUFF;
input 	L_WHEEL_SENS_A2_OUT2_BUFF;
input 	L_WHEEL_SENS_SPARE_OUT1_BUFF;
input 	L_WHEEL_SENS_SPARE_OUT2_BUFF;
output 	LED_1;
output 	LED_2;
output 	LED_3;
output 	LED_4;
output 	LED_5;
output 	LED_6;
output 	LED_7;
output 	LED_8;
input 	MICCB_SP_IN_A_F;
input 	MICCB_SP_IN_B_F;
input 	MicCB_ESTOP_OPEN_REQUEST;
input 	MICCB_GEN_SYNC_FAIL;
input 	MICCB_GEN_SYNC_FPGA;
input 	MICCB_SPARE_IO0;
input 	MICCB_SPARE_IO1;
input 	MICCB_SPARE_IO2;
input 	MICCB_SPARE_IO3;
output 	MISO0;
input 	MOSI0;
output 	SCL_ADC;
output 	SDA_ADC;
output 	TEENSY_FPGA_R_RX;
input 	TEENSY_FPGA_R_TX;
output 	TEENSY_FPGA_L_RX;
input 	TEENSY_FPGA_L_TX;
output 	OPEN_ELO_REQUEST;
input 	PS_PG_FPGA;
output 	R_TOOL_EX_LED_DIN;
input 	R_4MB_SER_IN_ER;
input 	R_4MB_SER_IN_SE;
input 	R_EEF_SER_IN_ER;
input 	R_EEF_SER_IN_SE;
output 	R_LED_DIN;
input 	R_M5B_SER_IN_ER;
input 	R_M5B_SER_IN_SE;
input 	R_NC_switch_TOOL_EX_FPGA;
input 	R_NO_switch_TOOL_EX_FPGA;
input 	R_POS_SENS_0_OUT1_BUFF;
input 	R_POS_SENS_0_OUT2_BUFF;
input 	R_POS_SENS_1_OUT1_BUFF;
input 	R_POS_SENS_1_OUT2_BUFF;
input 	R_POS_SENS_OUT1_BUFF;
input 	R_POS_SENS_OUT2_BUFF;
input 	R_ROBOT_DIFF_SP1;
input 	R_ROBOT_DIFF_SP2;
input 	R_SCU_Invalid_n;
input 	R_SER_RX_ER;
input 	R_WHEEL_SENS_A1_OUT1_BUFF;
input 	R_WHEEL_SENS_A1_OUT2_BUFF;
input 	R_WHEEL_SENS_A2_OUT1_BUFF;
input 	R_WHEEL_SENS_A2_OUT2_BUFF;
input 	R_WHEEL_SENS_SPARE_OUT1_BUFF;
input 	R_WHEEL_SENS_SPARE_OUT2_BUFF;
output 	ROBOT_ESTOP_LED_DIN;
output 	S_LED_DIN;
input 	SCK0;
output 	SPARE1_ANALOG_SW_0_SEL_FPGA;
output 	SPARE1_ANALOG_SW_1_SEL_FPGA;
output 	SPARE1_ANALOG_SW_SEL_FPGA;
input 	SPARE1_DIFF0;
input 	SPARE1_DIFF1;
output 	SPARE1_DIFF2;
output 	SPARE1_DIFF3;
input 	SPARE1_IO0_FPGA;
input 	SPARE1_IO1_FPGA;
output 	SPARE1_IO2_FPGA;
output 	SPARE1_IO3_FPGA;
output 	SPARE2_ANALOG_SW_0_SEL_FPGA;
output 	SPARE2_ANALOG_SW_1_SEL_FPGA;
output 	SPARE2_ANALOG_SW_SEL_FPGA;
input 	SPARE2_DIFF0;
input 	SPARE2_DIFF1;
output 	SPARE2_DIFF2;
output 	SPARE2_DIFF3;
input 	SPARE2_IO0_FPGA;
input 	SPARE2_IO1_FPGA;
output 	SPARE2_IO2_FPGA;
output 	SPARE2_IO3_FPGA;
input 	SSR_ON_FPGA;
input 	Teensy_FPGA_SP0;
input 	Teensy_FPGA_SP1;
input 	Teensy_FPGA_SP2;
input 	TEENSY_LEDS_STRIP_DO;

// Design Ports Information
// RST_WD	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A_24V_L_EN	=>  Location: PIN_F5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B_24V_L_EN	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A_24V_R_EN	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B_24V_R_EN	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A_35V_L_EN	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B_35V_L_EN	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A_35V_R_EN	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B_35V_R_EN	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// BIT_SSR_SW	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CONFIG_SEL	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CPU_RESETn	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ESTOP_DELAY	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ESTOP_OPEN_REQUEST	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ESTOP_STATUS	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ESTOP_STATUS_FAIL	=>  Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FAN1_PWM	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FAN1_TACHO_BUFF	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FAN2_PWM	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FAN2_TACHO_BUFF	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FLA_PWR_DIS	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA4V_DIS	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA_DIAG_ACT	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA_ESTOP_REQ	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA_FAULT	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA_INT	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA_L_ROBOT_RX	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA_L_ROBOT_TX	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA_L_SP_TX	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA_R_ROBOT_RX	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA_R_ROBOT_TX	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA_R_SP_TX	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA_WHEEL_STOP_ELO	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA10	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA11	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA12	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA13	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA5	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA6	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA7	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA8	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA9	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// L_TOOL_EX_LED_DIN	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// L_4MB_SER_IN_ER	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_EEF_SER_IN_ER	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_LED_DIN	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// L_M5B_SER_IN_ER	=>  Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_ROBOT_DIFF_SP2	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_SCU_INVALIDn	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_SER_RX_ER	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LED_1	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED_2	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED_3	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED_4	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED_5	=>  Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED_6	=>  Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED_7	=>  Location: PIN_M11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED_8	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MICCB_SP_IN_A_F	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MICCB_SP_IN_B_F	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MicCB_ESTOP_OPEN_REQUEST	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MICCB_GEN_SYNC_FAIL	=>  Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MICCB_SPARE_IO0	=>  Location: PIN_J16,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// MICCB_SPARE_IO1	=>  Location: PIN_K15,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// MICCB_SPARE_IO2	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MICCB_SPARE_IO3	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MISO0	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TEENSY_FPGA_R_RX	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TEENSY_FPGA_R_TX	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TEENSY_FPGA_L_RX	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TEENSY_FPGA_L_TX	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OPEN_ELO_REQUEST	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS_PG_FPGA	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_TOOL_EX_LED_DIN	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// R_4MB_SER_IN_ER	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_EEF_SER_IN_ER	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_LED_DIN	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// R_M5B_SER_IN_ER	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_ROBOT_DIFF_SP1	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_ROBOT_DIFF_SP2	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_SCU_Invalid_n	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_SER_RX_ER	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ROBOT_ESTOP_LED_DIN	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// S_LED_DIN	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE1_ANALOG_SW_0_SEL_FPGA	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE1_ANALOG_SW_1_SEL_FPGA	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE1_ANALOG_SW_SEL_FPGA	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE1_DIFF0	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE1_DIFF1	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE1_DIFF2	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE1_DIFF3	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE1_IO0_FPGA	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE1_IO1_FPGA	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE1_IO2_FPGA	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE1_IO3_FPGA	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE2_ANALOG_SW_0_SEL_FPGA	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE2_ANALOG_SW_1_SEL_FPGA	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE2_ANALOG_SW_SEL_FPGA	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE2_DIFF0	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE2_DIFF1	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE2_DIFF2	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE2_DIFF3	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE2_IO0_FPGA	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE2_IO1_FPGA	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE2_IO2_FPGA	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE2_IO3_FPGA	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SSR_ON_FPGA	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SCL_ADC	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDA_ADC	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLK_100M	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TEENSY_LEDS_STRIP_DO	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MOSI0	=>  Location: PIN_A2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SCK0	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CS0	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MICCB_GEN_SYNC_FPGA	=>  Location: PIN_P10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_4MB_SER_IN_SE	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_EEF_SER_IN_SE	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_M5B_SER_IN_SE	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_4MB_SER_IN_SE	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_EEF_SER_IN_SE	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_M5B_SER_IN_SE	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_POS_SENS_0_OUT1_BUFF	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_POS_SENS_0_OUT1_BUFF	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_POS_SENS_0_OUT2_BUFF	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_POS_SENS_0_OUT2_BUFF	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_POS_SENS_1_OUT1_BUFF	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_POS_SENS_1_OUT1_BUFF	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_POS_SENS_1_OUT2_BUFF	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_POS_SENS_1_OUT2_BUFF	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_POS_SENS_OUT1_BUFF	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_POS_SENS_OUT1_BUFF	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_POS_SENS_OUT2_BUFF	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_POS_SENS_OUT2_BUFF	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Teensy_FPGA_SP2	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_WHEEL_SENS_A1_OUT1_BUFF	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_WHEEL_SENS_A1_OUT1_BUFF	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Teensy_FPGA_SP1	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_WHEEL_SENS_A1_OUT2_BUFF	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_WHEEL_SENS_A1_OUT2_BUFF	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Teensy_FPGA_SP0	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_WHEEL_SENS_A2_OUT1_BUFF	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA4	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_NC_switch_TOOL_EX_FPGA	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_WHEEL_SENS_A2_OUT1_BUFF	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_NO_switch_TOOL_EX_FPGA	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_WHEEL_SENS_A2_OUT2_BUFF	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_WHEEL_SENS_A2_OUT2_BUFF	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA3	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_NC_switch_TOOL_EX_FPGA	=>  Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_WHEEL_SENS_SPARE_OUT1_BUFF	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_WHEEL_SENS_SPARE_OUT1_BUFF	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA2	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_NO_switch_TOOL_EX_FPGA	=>  Location: PIN_K14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_WHEEL_SENS_SPARE_OUT2_BUFF	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_WHEEL_SENS_SPARE_OUT2_BUFF	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA1	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \RST_WD~input_o ;
wire \CONFIG_SEL~input_o ;
wire \CPU_RESETn~input_o ;
wire \ESTOP_OPEN_REQUEST~input_o ;
wire \ESTOP_STATUS~input_o ;
wire \ESTOP_STATUS_FAIL~input_o ;
wire \FAN1_TACHO_BUFF~input_o ;
wire \FAN2_TACHO_BUFF~input_o ;
wire \FLA_PWR_DIS~input_o ;
wire \FPGA_L_ROBOT_RX~input_o ;
wire \FPGA_R_ROBOT_RX~input_o ;
wire \L_4MB_SER_IN_ER~input_o ;
wire \L_EEF_SER_IN_ER~input_o ;
wire \L_M5B_SER_IN_ER~input_o ;
wire \L_ROBOT_DIFF_SP2~input_o ;
wire \L_SCU_INVALIDn~input_o ;
wire \L_SER_RX_ER~input_o ;
wire \MICCB_SP_IN_A_F~input_o ;
wire \MICCB_SP_IN_B_F~input_o ;
wire \MicCB_ESTOP_OPEN_REQUEST~input_o ;
wire \MICCB_GEN_SYNC_FAIL~input_o ;
wire \MICCB_SPARE_IO0~input_o ;
wire \MICCB_SPARE_IO1~input_o ;
wire \MICCB_SPARE_IO2~input_o ;
wire \MICCB_SPARE_IO3~input_o ;
wire \TEENSY_FPGA_R_TX~input_o ;
wire \TEENSY_FPGA_L_TX~input_o ;
wire \PS_PG_FPGA~input_o ;
wire \R_4MB_SER_IN_ER~input_o ;
wire \R_EEF_SER_IN_ER~input_o ;
wire \R_M5B_SER_IN_ER~input_o ;
wire \R_ROBOT_DIFF_SP1~input_o ;
wire \R_ROBOT_DIFF_SP2~input_o ;
wire \R_SCU_Invalid_n~input_o ;
wire \R_SER_RX_ER~input_o ;
wire \SPARE1_DIFF0~input_o ;
wire \SPARE1_DIFF1~input_o ;
wire \SPARE1_IO0_FPGA~input_o ;
wire \SPARE1_IO1_FPGA~input_o ;
wire \SPARE2_DIFF0~input_o ;
wire \SPARE2_DIFF1~input_o ;
wire \SPARE2_IO0_FPGA~input_o ;
wire \SPARE2_IO1_FPGA~input_o ;
wire \SSR_ON_FPGA~input_o ;
wire \SCL_ADC~input_o ;
wire \SDA_ADC~input_o ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_TDO~~padout ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \~ALTERA_TDO~~obuf_o ;
wire \CLK_100M~input_o ;
wire \CLK_100M~inputclkctrl_outclk ;
wire \SCK0~input_o ;
wire \rcb_spi_inst|sclk_meta~feeder_combout ;
wire \rcb_spi_inst|sclk_meta~q ;
wire \rcb_spi_inst|sclk_syn~0_combout ;
wire \rcb_spi_inst|sclk_syn~q ;
wire \MOSI0~input_o ;
wire \rcb_spi_inst|mosi_meta~feeder_combout ;
wire \rcb_spi_inst|mosi_meta~q ;
wire \rcb_spi_inst|mosi_syn~0_combout ;
wire \rcb_spi_inst|mosi_syn~q ;
wire \rcb_spi_inst|spi_clk_reg~0_combout ;
wire \rcb_spi_inst|spi_clk_reg~q ;
wire \rcb_spi_inst|sclk_posedge~combout ;
wire \rcb_spi_inst|shift_reg[2]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[3]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[4]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[5]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[7]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[8]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[10]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[21]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[25]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[26]~feeder_combout ;
wire \CS0~input_o ;
wire \rcb_spi_inst|cs_n_meta~feeder_combout ;
wire \rcb_spi_inst|cs_n_meta~q ;
wire \rcb_spi_inst|cs_n_syn~0_combout ;
wire \rcb_spi_inst|cs_n_syn~q ;
wire \rcb_spi_inst|Selector6~0_combout ;
wire \rcb_spi_inst|Equal2~0_combout ;
wire \rcb_spi_inst|Equal2~1_combout ;
wire \rcb_spi_inst|Equal3~0_combout ;
wire \rcb_spi_inst|spi_mode.READ_MODE~q ;
wire \rcb_spi_inst|Add0~3 ;
wire \rcb_spi_inst|Add0~4_combout ;
wire \rcb_spi_inst|Selector8~0_combout ;
wire \rcb_spi_inst|Add0~5 ;
wire \rcb_spi_inst|Add0~6_combout ;
wire \rcb_spi_inst|Selector7~0_combout ;
wire \rcb_spi_inst|Add0~7 ;
wire \rcb_spi_inst|Add0~9 ;
wire \rcb_spi_inst|Add0~10_combout ;
wire \rcb_spi_inst|Selector5~0_combout ;
wire \rcb_spi_inst|Selector3~0_combout ;
wire \rcb_spi_inst|state.ADDR~q ;
wire \rcb_spi_inst|Selector3~1_combout ;
wire \rcb_spi_inst|Selector4~0_combout ;
wire \rcb_spi_inst|state.MISO_DATA~q ;
wire \rcb_spi_inst|WideNor1~combout ;
wire \rcb_spi_inst|spi_mode.UNDEF_MODE~q ;
wire \rcb_spi_inst|state.IDLE~q ;
wire \rcb_spi_inst|Selector0~0_combout ;
wire \rcb_spi_inst|Selector0~1_combout ;
wire \rcb_spi_inst|Equal2~2_combout ;
wire \rcb_spi_inst|spi_mode.WRITE_MODE~q ;
wire \rcb_spi_inst|Selector3~2_combout ;
wire \rcb_spi_inst|state.MOSI_DATA~q ;
wire \rcb_spi_inst|Selector0~2_combout ;
wire \rcb_spi_inst|Selector10~0_combout ;
wire \rcb_spi_inst|Add0~1 ;
wire \rcb_spi_inst|Add0~2_combout ;
wire \rcb_spi_inst|Selector9~0_combout ;
wire \rcb_spi_inst|com_rdy~0_combout ;
wire \rcb_spi_inst|Equal4~0_combout ;
wire \rcb_spi_inst|Selector6~1_combout ;
wire \rcb_spi_inst|Add0~8_combout ;
wire \rcb_spi_inst|Selector6~2_combout ;
wire \rcb_spi_inst|com_rdy~1_combout ;
wire \rcb_spi_inst|com_rdy~q ;
wire \rcb_spi_inst|Selector1~0_combout ;
wire \rcb_spi_inst|state.CMD~q ;
wire \rcb_spi_inst|Selector2~0_combout ;
wire \rcb_spi_inst|Selector2~1_combout ;
wire \rcb_spi_inst|addr_rdy~0_combout ;
wire \rcb_spi_inst|addr_rdy~q ;
wire \i_rcb_registers|Equal0~2_combout ;
wire \rcb_spi_inst|addr[15]~feeder_combout ;
wire \i_rcb_registers|Equal0~0_combout ;
wire \rcb_spi_inst|addr[9]~feeder_combout ;
wire \i_rcb_registers|Equal0~1_combout ;
wire \i_rcb_registers|Equal0~3_combout ;
wire \i_rcb_registers|Equal0~4_combout ;
wire \i_rcb_registers|Equal13~0_combout ;
wire \rcb_spi_inst|always7~0_combout ;
wire \rcb_spi_inst|data_mosi_rdy~q ;
wire \i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ;
wire \i_rcb_registers|Equal3~0_combout ;
wire \i_rcb_registers|Equal3~1_combout ;
wire \i_rcb_registers|SSRs_Right_reg[0]~0_combout ;
wire \i_rcb_registers|Equal32~0_combout ;
wire \i_rcb_registers|Selector1~0_combout ;
wire \MicCB_SYNC_CNT[0]~32_combout ;
wire \MICCB_GEN_SYNC_FPGA~input_o ;
wire \MICCB_GEN_SYNC_FPGA_F~q ;
wire \MICCB_GEN_SYNC_FPGA_FF~q ;
wire \MICCB_GEN_SYNC_FPGA_SYN~combout ;
wire \Equal0~6_combout ;
wire \Equal0~5_combout ;
wire \Equal0~7_combout ;
wire \Equal0~8_combout ;
wire \Equal0~1_combout ;
wire \Equal0~3_combout ;
wire \Equal0~2_combout ;
wire \MicCB_SYNC_CNT[30]~93 ;
wire \MicCB_SYNC_CNT[31]~94_combout ;
wire \Equal0~0_combout ;
wire \Equal0~4_combout ;
wire \Equal0~9_combout ;
wire \Equal0~10_combout ;
wire \MicCB_SYNC_CNT[0]~33 ;
wire \MicCB_SYNC_CNT[1]~34_combout ;
wire \MicCB_SYNC_CNT[1]~35 ;
wire \MicCB_SYNC_CNT[2]~36_combout ;
wire \MicCB_SYNC_CNT[2]~37 ;
wire \MicCB_SYNC_CNT[3]~38_combout ;
wire \MicCB_SYNC_CNT[3]~39 ;
wire \MicCB_SYNC_CNT[4]~40_combout ;
wire \MicCB_SYNC_CNT[4]~41 ;
wire \MicCB_SYNC_CNT[5]~42_combout ;
wire \MicCB_SYNC_CNT[5]~43 ;
wire \MicCB_SYNC_CNT[6]~44_combout ;
wire \MicCB_SYNC_CNT[6]~45 ;
wire \MicCB_SYNC_CNT[7]~46_combout ;
wire \MicCB_SYNC_CNT[7]~47 ;
wire \MicCB_SYNC_CNT[8]~48_combout ;
wire \MicCB_SYNC_CNT[8]~49 ;
wire \MicCB_SYNC_CNT[9]~50_combout ;
wire \MicCB_SYNC_CNT[9]~51 ;
wire \MicCB_SYNC_CNT[10]~52_combout ;
wire \MicCB_SYNC_CNT[10]~53 ;
wire \MicCB_SYNC_CNT[11]~54_combout ;
wire \MicCB_SYNC_CNT[11]~55 ;
wire \MicCB_SYNC_CNT[12]~56_combout ;
wire \MicCB_SYNC_CNT[12]~57 ;
wire \MicCB_SYNC_CNT[13]~58_combout ;
wire \MicCB_SYNC_CNT[13]~59 ;
wire \MicCB_SYNC_CNT[14]~60_combout ;
wire \MicCB_SYNC_CNT[14]~61 ;
wire \MicCB_SYNC_CNT[15]~62_combout ;
wire \MicCB_SYNC_CNT[15]~63 ;
wire \MicCB_SYNC_CNT[16]~64_combout ;
wire \MicCB_SYNC_CNT[16]~65 ;
wire \MicCB_SYNC_CNT[17]~66_combout ;
wire \MicCB_SYNC_CNT[17]~67 ;
wire \MicCB_SYNC_CNT[18]~68_combout ;
wire \MicCB_SYNC_CNT[18]~69 ;
wire \MicCB_SYNC_CNT[19]~70_combout ;
wire \MicCB_SYNC_CNT[19]~71 ;
wire \MicCB_SYNC_CNT[20]~72_combout ;
wire \MicCB_SYNC_CNT[20]~73 ;
wire \MicCB_SYNC_CNT[21]~74_combout ;
wire \MicCB_SYNC_CNT[21]~75 ;
wire \MicCB_SYNC_CNT[22]~76_combout ;
wire \MicCB_SYNC_CNT[22]~77 ;
wire \MicCB_SYNC_CNT[23]~78_combout ;
wire \MicCB_SYNC_CNT[23]~79 ;
wire \MicCB_SYNC_CNT[24]~80_combout ;
wire \MicCB_SYNC_CNT[24]~81 ;
wire \MicCB_SYNC_CNT[25]~82_combout ;
wire \MicCB_SYNC_CNT[25]~83 ;
wire \MicCB_SYNC_CNT[26]~84_combout ;
wire \MicCB_SYNC_CNT[26]~85 ;
wire \MicCB_SYNC_CNT[27]~86_combout ;
wire \MicCB_SYNC_CNT[27]~87 ;
wire \MicCB_SYNC_CNT[28]~88_combout ;
wire \MicCB_SYNC_CNT[28]~89 ;
wire \MicCB_SYNC_CNT[29]~90_combout ;
wire \MicCB_SYNC_CNT[29]~91 ;
wire \MicCB_SYNC_CNT[30]~92_combout ;
wire \i_rcb_registers|Equal31~0_combout ;
wire \i_rcb_registers|Equal31~1_combout ;
wire \i_rcb_registers|SSRs_Left_reg[0]~0_combout ;
wire \i_rcb_registers|Equal29~0_combout ;
wire \i_rcb_registers|Equal29~1_combout ;
wire \i_rcb_registers|Equal29~2_combout ;
wire \i_rcb_registers|Selector1~1_combout ;
wire \i_rcb_registers|WideNor0~2_combout ;
wire \i_rcb_registers|Equal0~5_combout ;
wire \i_rcb_registers|WideNor0~0_combout ;
wire \i_rcb_registers|WideNor0~4_combout ;
wire \i_rcb_registers|WideNor0~5_combout ;
wire \i_rcb_registers|Equal33~0_combout ;
wire \i_rcb_registers|WideNor0~1_combout ;
wire \i_rcb_registers|WideNor0~3_combout ;
wire \i_rcb_registers|Selector1~2_combout ;
wire \i_rcb_registers|Selector2~0_combout ;
wire \i_rcb_registers|Selector2~1_combout ;
wire \i_rcb_registers|Selector2~2_combout ;
wire \i_rcb_registers|Selector3~0_combout ;
wire \i_rcb_registers|Equal1~0_combout ;
wire \i_rcb_registers|Selector3~2_combout ;
wire \i_rcb_registers|Selector3~1_combout ;
wire \i_rcb_registers|Selector3~3_combout ;
wire \i_rcb_registers|Selector4~0_combout ;
wire \i_rcb_registers|Selector4~1_combout ;
wire \i_rcb_registers|Selector4~2_combout ;
wire \i_rcb_registers|Selector5~1_combout ;
wire \i_rcb_registers|Selector5~0_combout ;
wire \i_rcb_registers|Equal0~6_combout ;
wire \i_rcb_registers|Selector5~2_combout ;
wire \i_rcb_registers|Selector5~3_combout ;
wire \i_rcb_registers|Selector6~0_combout ;
wire \i_rcb_registers|Selector6~1_combout ;
wire \i_rcb_registers|Selector6~2_combout ;
wire \rcb_spi_inst|miso_shift[26]~feeder_combout ;
wire \i_rcb_registers|Selector7~1_combout ;
wire \i_rcb_registers|Selector7~0_combout ;
wire \i_rcb_registers|Selector7~2_combout ;
wire \i_rcb_registers|Selector8~0_combout ;
wire \i_rcb_registers|Selector8~1_combout ;
wire \i_rcb_registers|Selector8~2_combout ;
wire \i_rcb_registers|Selector9~1_combout ;
wire \i_rcb_registers|Selector9~0_combout ;
wire \i_rcb_registers|Selector9~2_combout ;
wire \i_rcb_registers|Selector10~1_combout ;
wire \i_rcb_registers|Selector10~0_combout ;
wire \i_rcb_registers|Selector10~2_combout ;
wire \i_rcb_registers|Selector11~0_combout ;
wire \i_rcb_registers|Selector11~1_combout ;
wire \i_rcb_registers|Selector11~2_combout ;
wire \i_rcb_registers|Selector12~0_combout ;
wire \i_rcb_registers|Selector12~1_combout ;
wire \i_rcb_registers|Selector12~2_combout ;
wire \i_rcb_registers|Selector13~0_combout ;
wire \i_rcb_registers|Selector13~1_combout ;
wire \i_rcb_registers|Selector13~2_combout ;
wire \i_rcb_registers|Selector14~1_combout ;
wire \i_rcb_registers|Selector14~0_combout ;
wire \i_rcb_registers|Selector14~2_combout ;
wire \i_rcb_registers|Selector15~1_combout ;
wire \i_rcb_registers|LEDs_strip_Mux_reg[16]~feeder_combout ;
wire \i_rcb_registers|Selector15~0_combout ;
wire \i_rcb_registers|Selector15~2_combout ;
wire \i_rcb_registers|LEDs_strip_Mux_reg[15]~feeder_combout ;
wire \i_rcb_registers|Selector16~0_combout ;
wire \i_rcb_registers|Equal35~0_combout ;
wire \i_rcb_registers|Diagnostic_Header_reg[12]~0_combout ;
wire \i_rcb_registers|Selector16~2_combout ;
wire \i_rcb_registers|Selector16~1_combout ;
wire \i_rcb_registers|Selector16~3_combout ;
wire \rcb_spi_inst|miso_shift[16]~feeder_combout ;
wire \i_rcb_registers|Selector17~3_combout ;
wire \i_rcb_registers|LEDs_strip_Mux_reg[14]~feeder_combout ;
wire \i_rcb_registers|SSRs_Right_reg[14]~feeder_combout ;
wire \i_rcb_registers|Selector17~2_combout ;
wire \i_rcb_registers|Selector17~4_combout ;
wire \i_rcb_registers|Selector17~5_combout ;
wire \rcb_spi_inst|miso_shift[15]~feeder_combout ;
wire \i_rcb_registers|Selector18~2_combout ;
wire \i_rcb_registers|Selector18~1_combout ;
wire \i_rcb_registers|LEDs_strip_Mux_reg[13]~feeder_combout ;
wire \i_rcb_registers|Selector18~0_combout ;
wire \i_rcb_registers|Selector18~3_combout ;
wire \rcb_spi_inst|miso_shift[14]~feeder_combout ;
wire \i_rcb_registers|LEDs_strip_Mux_reg[12]~feeder_combout ;
wire \i_rcb_registers|Selector19~0_combout ;
wire \i_rcb_registers|Selector19~1_combout ;
wire \i_rcb_registers|Selector19~2_combout ;
wire \i_rcb_registers|Selector19~3_combout ;
wire \R_POS_SENS_0_OUT1_BUFF~input_o ;
wire \i_rcb_registers|Equal5~0_combout ;
wire \i_rcb_registers|Selector20~0_combout ;
wire \i_rcb_registers|Equal4~0_combout ;
wire \L_POS_SENS_0_OUT1_BUFF~input_o ;
wire \i_rcb_registers|Diagnostic_Header_reg[11]~feeder_combout ;
wire \i_rcb_registers|Selector20~2_combout ;
wire \i_rcb_registers|Selector20~3_combout ;
wire \i_rcb_registers|LEDs_strip_Mux_reg[11]~feeder_combout ;
wire \i_rcb_registers|Selector20~1_combout ;
wire \i_rcb_registers|Selector20~4_combout ;
wire \rcb_spi_inst|miso_shift[12]~feeder_combout ;
wire \i_rcb_registers|LEDs_strip_Mux_reg[10]~feeder_combout ;
wire \i_rcb_registers|Selector21~0_combout ;
wire \R_POS_SENS_0_OUT2_BUFF~input_o ;
wire \i_rcb_registers|R_Wheels_sensors_reg[10]~feeder_combout ;
wire \i_rcb_registers|Selector21~1_combout ;
wire \i_rcb_registers|Diagnostic_Header_reg[10]~feeder_combout ;
wire \L_POS_SENS_0_OUT2_BUFF~input_o ;
wire \i_rcb_registers|Selector21~2_combout ;
wire \i_rcb_registers|Selector21~3_combout ;
wire \i_rcb_registers|Selector21~4_combout ;
wire \i_rcb_registers|LEDs_strip_Mux_reg[9]~feeder_combout ;
wire \i_rcb_registers|Selector22~0_combout ;
wire \i_rcb_registers|Diagnostic_Header_reg[9]~feeder_combout ;
wire \L_POS_SENS_1_OUT1_BUFF~input_o ;
wire \i_rcb_registers|Selector22~2_combout ;
wire \R_POS_SENS_1_OUT1_BUFF~input_o ;
wire \i_rcb_registers|R_Wheels_sensors_reg[9]~feeder_combout ;
wire \i_rcb_registers|Selector22~1_combout ;
wire \i_rcb_registers|Selector22~3_combout ;
wire \i_rcb_registers|Selector22~4_combout ;
wire \R_POS_SENS_1_OUT2_BUFF~input_o ;
wire \i_rcb_registers|R_Wheels_sensors_reg[8]~feeder_combout ;
wire \i_rcb_registers|Selector23~0_combout ;
wire \i_rcb_registers|Diagnostic_Header_reg[8]~feeder_combout ;
wire \L_POS_SENS_1_OUT2_BUFF~input_o ;
wire \i_rcb_registers|Selector23~2_combout ;
wire \i_rcb_registers|Selector23~3_combout ;
wire \i_rcb_registers|LEDs_strip_Mux_reg[8]~feeder_combout ;
wire \i_rcb_registers|Selector23~1_combout ;
wire \i_rcb_registers|Selector23~4_combout ;
wire \rcb_spi_inst|miso_shift[9]~feeder_combout ;
wire \i_rcb_registers|Selector24~4_combout ;
wire \i_rcb_registers|Diagnostic_Header_reg[7]~feeder_combout ;
wire \L_POS_SENS_OUT1_BUFF~input_o ;
wire \i_rcb_registers|Selector24~3_combout ;
wire \i_rcb_registers|SSRs_Left_reg[7]~feeder_combout ;
wire \R_POS_SENS_OUT1_BUFF~input_o ;
wire \i_rcb_registers|Selector24~0_combout ;
wire \i_rcb_registers|FPGA_LEDs_reg[7]~feeder_combout ;
wire \i_rcb_registers|FPGA_LEDs_reg[0]~0_combout ;
wire \i_rcb_registers|Selector24~1_combout ;
wire \i_rcb_registers|Selector24~2_combout ;
wire \i_rcb_registers|Selector24~5_combout ;
wire \rcb_spi_inst|miso_shift[8]~feeder_combout ;
wire \i_rcb_registers|Selector25~4_combout ;
wire \L_POS_SENS_OUT2_BUFF~input_o ;
wire \i_rcb_registers|L_Wheels_sensors_reg[6]~feeder_combout ;
wire \Teensy_FPGA_SP2~input_o ;
wire \i_rcb_registers|Selector25~3_combout ;
wire \i_rcb_registers|FPGA_LEDs_reg[6]~feeder_combout ;
wire \i_rcb_registers|Selector25~1_combout ;
wire \R_POS_SENS_OUT2_BUFF~input_o ;
wire \i_rcb_registers|Selector25~0_combout ;
wire \i_rcb_registers|Selector25~2_combout ;
wire \i_rcb_registers|Selector25~5_combout ;
wire \rcb_spi_inst|miso_shift[7]~feeder_combout ;
wire \i_rcb_registers|Selector26~4_combout ;
wire \i_rcb_registers|SSRs_Left_reg[5]~feeder_combout ;
wire \i_rcb_registers|Selector26~0_combout ;
wire \R_WHEEL_SENS_A1_OUT1_BUFF~input_o ;
wire \i_rcb_registers|FPGA_LEDs_reg[5]~feeder_combout ;
wire \i_rcb_registers|Selector26~1_combout ;
wire \i_rcb_registers|Selector26~2_combout ;
wire \L_WHEEL_SENS_A1_OUT1_BUFF~input_o ;
wire \Teensy_FPGA_SP1~input_o ;
wire \i_rcb_registers|Selector26~3_combout ;
wire \i_rcb_registers|Selector26~5_combout ;
wire \rcb_spi_inst|miso_shift[6]~feeder_combout ;
wire \R_WHEEL_SENS_A1_OUT2_BUFF~input_o ;
wire \i_rcb_registers|R_Wheels_sensors_reg[4]~feeder_combout ;
wire \i_rcb_registers|Selector27~2_combout ;
wire \i_rcb_registers|Selector27~4_combout ;
wire \L_WHEEL_SENS_A1_OUT2_BUFF~input_o ;
wire \i_rcb_registers|L_Wheels_sensors_reg[4]~feeder_combout ;
wire \Teensy_FPGA_SP0~input_o ;
wire \i_rcb_registers|Selector27~3_combout ;
wire \i_rcb_registers|FPGA_LEDs_reg[4]~feeder_combout ;
wire \i_rcb_registers|Selector27~0_combout ;
wire \i_rcb_registers|Selector27~1_combout ;
wire \i_rcb_registers|Selector27~5_combout ;
wire \rcb_spi_inst|miso_shift[5]~feeder_combout ;
wire \i_rcb_registers|Selector28~2_combout ;
wire \i_rcb_registers|SSRs_Left_reg[3]~feeder_combout ;
wire \R_WHEEL_SENS_A2_OUT1_BUFF~input_o ;
wire \i_rcb_registers|Selector28~3_combout ;
wire \i_rcb_registers|Selector28~4_combout ;
wire \FPGA4~input_o ;
wire \L_WHEEL_SENS_A2_OUT1_BUFF~input_o ;
wire \i_rcb_registers|Selector28~0_combout ;
wire \i_rcb_registers|SSRs_Right_reg[3]~feeder_combout ;
wire \R_NC_switch_TOOL_EX_FPGA~input_o ;
wire \i_rcb_registers|Selector28~1_combout ;
wire \i_rcb_registers|Selector28~5_combout ;
wire \rcb_spi_inst|miso_shift[4]~feeder_combout ;
wire \i_rcb_registers|LEDs_strip_Mux_reg[2]~feeder_combout ;
wire \i_rcb_registers|Selector29~0_combout ;
wire \i_rcb_registers|SSRs_Right_reg[2]~feeder_combout ;
wire \R_NO_switch_TOOL_EX_FPGA~input_o ;
wire \i_rcb_registers|Selector29~1_combout ;
wire \L_WHEEL_SENS_A2_OUT2_BUFF~input_o ;
wire \i_rcb_registers|L_Wheels_sensors_reg[2]~feeder_combout ;
wire \FPGA3~input_o ;
wire \i_rcb_registers|Diagnostic_Header_reg[2]~feeder_combout ;
wire \i_rcb_registers|Selector29~3_combout ;
wire \i_rcb_registers|SSRs_Left_reg[2]~feeder_combout ;
wire \R_WHEEL_SENS_A2_OUT2_BUFF~input_o ;
wire \i_rcb_registers|R_Wheels_sensors_reg[2]~feeder_combout ;
wire \i_rcb_registers|Selector29~2_combout ;
wire \i_rcb_registers|Selector29~4_combout ;
wire \i_rcb_registers|Selector29~5_combout ;
wire \rcb_spi_inst|miso_shift[3]~feeder_combout ;
wire \i_rcb_registers|SSRs_Right_reg[1]~feeder_combout ;
wire \L_NC_switch_TOOL_EX_FPGA~input_o ;
wire \i_rcb_registers|Selector30~1_combout ;
wire \i_rcb_registers|LEDs_strip_Mux_reg[1]~feeder_combout ;
wire \i_rcb_registers|Selector30~0_combout ;
wire \i_rcb_registers|SSRs_Left_reg[1]~feeder_combout ;
wire \R_WHEEL_SENS_SPARE_OUT1_BUFF~input_o ;
wire \i_rcb_registers|Selector30~2_combout ;
wire \L_WHEEL_SENS_SPARE_OUT1_BUFF~input_o ;
wire \i_rcb_registers|L_Wheels_sensors_reg[1]~feeder_combout ;
wire \FPGA2~input_o ;
wire \i_rcb_registers|Selector30~3_combout ;
wire \i_rcb_registers|Selector30~4_combout ;
wire \i_rcb_registers|Selector30~5_combout ;
wire \rcb_spi_inst|miso_shift[2]~feeder_combout ;
wire \R_WHEEL_SENS_SPARE_OUT2_BUFF~input_o ;
wire \i_rcb_registers|SSRs_Left_reg[0]~feeder_combout ;
wire \i_rcb_registers|Selector31~2_combout ;
wire \L_WHEEL_SENS_SPARE_OUT2_BUFF~input_o ;
wire \i_rcb_registers|L_Wheels_sensors_reg[0]~feeder_combout ;
wire \FPGA1~input_o ;
wire \i_rcb_registers|Selector31~3_combout ;
wire \i_rcb_registers|Selector31~4_combout ;
wire \i_rcb_registers|Selector31~0_combout ;
wire \i_rcb_registers|SSRs_Right_reg[0]~feeder_combout ;
wire \L_NO_switch_TOOL_EX_FPGA~input_o ;
wire \i_rcb_registers|Selector31~1_combout ;
wire \i_rcb_registers|Selector31~5_combout ;
wire \rcb_spi_inst|Selector11~0_combout ;
wire \rcb_spi_inst|Selector11~1_combout ;
wire \rcb_spi_inst|send_miso~q ;
wire \rcb_spi_inst|always4~0_combout ;
wire \rcb_spi_inst|miso~0_combout ;
wire \rcb_spi_inst|miso~1_combout ;
wire \rcb_spi_inst|miso~2_combout ;
wire \rcb_spi_inst|miso~3_combout ;
wire \rcb_spi_inst|miso~4_combout ;
wire \rcb_spi_inst|miso~5_combout ;
wire \rcb_spi_inst|miso~q ;
wire \rcb_spi_inst|Selector12~0_combout ;
wire \rcb_spi_inst|miso_en~q ;
wire \i_rcb_registers|A_24V_L_EN~feeder_combout ;
wire \i_rcb_registers|A_24V_L_EN~q ;
wire \i_rcb_registers|B_24V_L_EN~q ;
wire \i_rcb_registers|A_24V_R_EN~feeder_combout ;
wire \i_rcb_registers|A_24V_R_EN~q ;
wire \i_rcb_registers|B_24V_R_EN~feeder_combout ;
wire \i_rcb_registers|B_24V_R_EN~q ;
wire \i_rcb_registers|A_35V_L_EN~q ;
wire \i_rcb_registers|B_35V_L_EN~q ;
wire \i_rcb_registers|A_35V_R_EN~feeder_combout ;
wire \i_rcb_registers|A_35V_R_EN~q ;
wire \i_rcb_registers|B_35V_R_EN~feeder_combout ;
wire \i_rcb_registers|B_35V_R_EN~q ;
wire \i_rcb_registers|BIT_SSR_SW~feeder_combout ;
wire \i_rcb_registers|BIT_SSR_SW~q ;
wire \i_rcb_registers|FPGA10~feeder_combout ;
wire \i_rcb_registers|FPGA10~q ;
wire \i_rcb_registers|FPGA11~feeder_combout ;
wire \i_rcb_registers|FPGA11~q ;
wire \i_rcb_registers|FPGA12~feeder_combout ;
wire \i_rcb_registers|FPGA12~q ;
wire \i_rcb_registers|FPGA13~feeder_combout ;
wire \i_rcb_registers|FPGA13~q ;
wire \i_rcb_registers|FPGA5~feeder_combout ;
wire \i_rcb_registers|FPGA5~q ;
wire \i_rcb_registers|FPGA6~feeder_combout ;
wire \i_rcb_registers|FPGA6~q ;
wire \i_rcb_registers|FPGA7~feeder_combout ;
wire \i_rcb_registers|FPGA7~q ;
wire \i_rcb_registers|FPGA8~feeder_combout ;
wire \i_rcb_registers|FPGA8~q ;
wire \i_rcb_registers|FPGA9~feeder_combout ;
wire \i_rcb_registers|FPGA9~q ;
wire \TEENSY_LEDS_STRIP_DO~input_o ;
wire \i_rcb_registers|MUX_Control[0]~feeder_combout ;
wire \i_rcb_registers|MUX_Control[1]~feeder_combout ;
wire \i_rcb_registers|MUX_Control[2]~feeder_combout ;
wire \Mux0~0_combout ;
wire \L_TOOL_EX_LED_DIN$latch~combout ;
wire \Mux0~1_combout ;
wire \L_LED_DIN$latch~combout ;
wire \UART_PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout ;
wire \R_M5B_SER_IN_SE~input_o ;
wire \R_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~0_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~q ;
wire \R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~q ;
wire \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ;
wire \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ;
wire \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector1~0_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector2~0_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~0_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~1_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~2_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~1_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~7_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~8_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~1 ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~2_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~3 ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~5 ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~6_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~7 ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~8_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~4_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ;
wire \R_UART_TOP_inst|RX_Slave1|Selector15~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|counter~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~1 ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~2_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector14~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Equal0~3_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~3 ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~4_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector13~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~5 ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~6_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector12~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~7 ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~8_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector11~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~9 ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~10_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector10~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~11 ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~12_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector9~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~13 ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~14_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector8~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~15 ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~16_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector7~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~17 ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~18_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector6~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~19 ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~20_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector5~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~21 ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~22_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector4~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~23 ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~24_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector3~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~25 ;
wire \R_UART_TOP_inst|RX_Slave1|Add0~26_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector2~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Equal0~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Equal0~1_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Equal0~2_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Equal0~4_combout ;
wire \R_UART_TOP_inst|RX_Slave1|err_reg~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|err_reg~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector4~0_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~0_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~1_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~2_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout ;
wire \R_EEF_SER_IN_SE~input_o ;
wire \R_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~0_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~q ;
wire \R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~q ;
wire \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ;
wire \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ;
wire \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector1~0_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit~q ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector2~0_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~1_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~7_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~8_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~1 ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~2_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~3 ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~5 ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~6_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~7 ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~8_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~4_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~0_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~q ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ;
wire \R_UART_TOP_inst|RX_Slave2|err_reg~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector17~1_combout ;
wire \R_4MB_SER_IN_SE~input_o ;
wire \R_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~0_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~q ;
wire \R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~q ;
wire \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ;
wire \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ;
wire \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~1 ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~2_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~3 ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~4_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~5 ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~6_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~7 ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~8_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~7_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~8_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector1~0_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector2~0_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~0_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~1_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~2_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~1_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~0_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ;
wire \R_UART_TOP_inst|RX_Slave0|Selector15~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|counter~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~1 ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~2_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector14~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~3 ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~4_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector13~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~5 ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~6_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector12~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~7 ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~8_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector11~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~9 ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~10_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector10~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~11 ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~12_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector9~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~13 ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~14_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector8~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~15 ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~16_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector7~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~17 ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~18_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector6~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Equal0~1_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~19 ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~20_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector5~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~21 ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~22_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector4~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~23 ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~24_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector3~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~25 ;
wire \R_UART_TOP_inst|RX_Slave0|Add0~26_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector2~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Equal0~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Equal0~2_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Equal0~3_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Equal0~4_combout ;
wire \R_UART_TOP_inst|RX_Slave0|err_reg~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector24~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ;
wire \R_UART_TOP_inst|RX_Slave0|Selector26~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector0~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector0~1_combout ;
wire \R_UART_TOP_inst|RX_Slave0|fifo_write~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \~GND~combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector19~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector16~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector16~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector16~2_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN124_BDD125 ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN126_BDD127 ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN122_BDD123 ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \R_UART_TOP_inst|RX_Slave0|Selector26~1_combout ;
wire \R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ;
wire \R_UART_TOP_inst|RX_Slave0|Selector25~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|Selector25~1_combout ;
wire \R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~0_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~q ;
wire \R_UART_TOP_inst|RX_Slave0|error_flg~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|error_flg~q ;
wire \R_UART_TOP_inst|RX_Slave0|err_reg~1_combout ;
wire \R_UART_TOP_inst|RX_Slave0|err_reg~2_combout ;
wire \R_UART_TOP_inst|RX_Slave0|err_reg~q ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector25~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE~q ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector17~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|err_reg~2_combout ;
wire \R_UART_TOP_inst|RX_Slave2|err_reg~q ;
wire \R_UART_TOP_inst|RX_Slave2|Selector24~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ;
wire \R_UART_TOP_inst|RX_Slave2|Selector26~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector0~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector0~1_combout ;
wire \R_UART_TOP_inst|RX_Slave2|fifo_write~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \R_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector14~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector14~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \R_UART_TOP_inst|RX_Slave2|Selector26~1_combout ;
wire \R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ;
wire \R_UART_TOP_inst|RX_Slave2|Selector25~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector15~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|counter~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~1 ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~2_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector14~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~3 ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~4_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector13~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~5 ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~6_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector12~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~7 ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~8_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector11~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~9 ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~10_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector10~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~11 ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~12_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector9~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~13 ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~14_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector8~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~15 ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~16_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector7~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~17 ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~18_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector6~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~19 ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~20_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector5~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~21 ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~22_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector4~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~23 ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~24_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector3~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~25 ;
wire \R_UART_TOP_inst|RX_Slave2|Add0~26_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector2~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Equal0~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Equal0~2_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Equal0~1_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Equal0~3_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Equal0~4_combout ;
wire \R_UART_TOP_inst|RX_Slave2|Selector25~1_combout ;
wire \R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ;
wire \R_UART_TOP_inst|RX_Slave2|err_reg~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|error_flg~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|error_flg~q ;
wire \R_UART_TOP_inst|RX_Slave2|rdy~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector11~0_combout ;
wire \R_UART_TOP_inst|RX_Slave2|rdy~1_combout ;
wire \R_UART_TOP_inst|RX_Slave2|rdy~q ;
wire \R_UART_TOP_inst|TX_Master_inst|data_pointer[0]~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector15~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector15~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN128_BDD129 ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN132_BDD133 ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN130_BDD131 ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \R_UART_TOP_inst|RX_Slave1|Selector0~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector0~1_combout ;
wire \R_UART_TOP_inst|RX_Slave1|fifo_write~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector4~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector4~2_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector2~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector3~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector3~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector3~2_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector5~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector6~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector6~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector6~2_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector7~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector8~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector8~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector8~2_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector9~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector9~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector9~2_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector10~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Add3~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector10~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector10~2_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector10~3_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Add3~1 ;
wire \R_UART_TOP_inst|TX_Master_inst|Add3~2_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector9~3_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Add3~3 ;
wire \R_UART_TOP_inst|TX_Master_inst|Add3~4_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector8~3_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Add3~5 ;
wire \R_UART_TOP_inst|TX_Master_inst|Add3~6_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector7~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector7~2_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector7~3_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Add3~7 ;
wire \R_UART_TOP_inst|TX_Master_inst|Add3~8_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector6~3_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Add3~9 ;
wire \R_UART_TOP_inst|TX_Master_inst|Add3~10_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector5~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector5~2_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector5~3_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Add3~11 ;
wire \R_UART_TOP_inst|TX_Master_inst|Add3~13 ;
wire \R_UART_TOP_inst|TX_Master_inst|Add3~14_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector3~3_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Add3~15 ;
wire \R_UART_TOP_inst|TX_Master_inst|Add3~16_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector2~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector2~2_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector2~3_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Add3~17 ;
wire \R_UART_TOP_inst|TX_Master_inst|Add3~18_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector1~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Add3~19 ;
wire \R_UART_TOP_inst|TX_Master_inst|Add3~20_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector0~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Equal1~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Equal1~2_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Add3~12_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector4~3_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Equal1~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Equal1~3_combout ;
wire \R_UART_TOP_inst|RX_Slave0|rdy~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector13~0_combout ;
wire \R_UART_TOP_inst|RX_Slave0|rdy~1_combout ;
wire \R_UART_TOP_inst|RX_Slave0|rdy~q ;
wire \R_UART_TOP_inst|TX_Master_inst|state~18_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|state~19_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector23~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector18~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|err_reg~2_combout ;
wire \R_UART_TOP_inst|RX_Slave1|err_reg~q ;
wire \R_UART_TOP_inst|RX_Slave1|Selector24~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ;
wire \R_UART_TOP_inst|RX_Slave1|Selector26~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector26~1_combout ;
wire \R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ;
wire \R_UART_TOP_inst|RX_Slave1|Selector25~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|Selector25~1_combout ;
wire \R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~0_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~q ;
wire \R_UART_TOP_inst|RX_Slave1|error_flg~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|error_flg~q ;
wire \R_UART_TOP_inst|RX_Slave1|rdy~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector12~0_combout ;
wire \R_UART_TOP_inst|RX_Slave1|rdy~1_combout ;
wire \R_UART_TOP_inst|RX_Slave1|rdy~q ;
wire \R_UART_TOP_inst|TX_Master_inst|data_pointer[1]~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector24~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector24~1_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector26~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~feeder_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q ;
wire \R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector28~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q ;
wire \R_UART_TOP_inst|TX_Master_inst|Selector30~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~1_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~0_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~3_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~1_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~2_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~8_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~9_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~1_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal0~0_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~2_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~0_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync~q ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~0_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7]~0_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0]~feeder_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7]~0_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0]~feeder_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[2]~0_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7]~0_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1]~feeder_combout ;
wire \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0]~feeder_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ;
wire \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~8_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2]~feeder_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[3]~3_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[1]~1_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1]~feeder_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[0]~2_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[6]~4_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6]~feeder_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~7_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[4]~6_combout ;
wire \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[5]~5_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5]~feeder_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD~feeder_combout ;
wire \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD~q ;
wire \L_EEF_SER_IN_SE~input_o ;
wire \L_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~0_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~q ;
wire \L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~q ;
wire \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ;
wire \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ;
wire \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector1~0_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit~q ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector2~0_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~0_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~1_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~2_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~1_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~7_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~8_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~1 ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~2_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~3 ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~4_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~5 ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~6_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~7 ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~8_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ;
wire \L_UART_TOP_inst|RX_Slave2|Selector24~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ;
wire \L_UART_TOP_inst|RX_Slave2|Selector26~0_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~0_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~1_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~2_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout ;
wire \L_4MB_SER_IN_SE~input_o ;
wire \L_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~0_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~q ;
wire \L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~q ;
wire \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ;
wire \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ;
wire \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector1~0_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector2~0_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~1_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~7_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~8_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~1 ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~2_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~3 ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~4_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~5 ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~6_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~7 ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~8_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~0_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ;
wire \L_UART_TOP_inst|RX_Slave0|err_reg~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|err_reg~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector19~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector17~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|err_reg~2_combout ;
wire \L_UART_TOP_inst|RX_Slave0|err_reg~q ;
wire \L_UART_TOP_inst|RX_Slave0|Selector24~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ;
wire \L_UART_TOP_inst|RX_Slave0|Selector15~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|counter~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~1 ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~2_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector14~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~3 ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~4_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector13~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~5 ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~6_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector12~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~7 ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~8_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector11~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~9 ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~10_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector10~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~11 ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~12_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector9~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~13 ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~14_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector8~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~15 ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~16_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector7~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~17 ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~18_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector6~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Equal0~1_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~19 ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~20_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector5~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~21 ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~22_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector4~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~23 ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~24_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector3~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~25 ;
wire \L_UART_TOP_inst|RX_Slave0|Add0~26_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector2~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Equal0~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Equal0~3_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Equal0~2_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Equal0~4_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector26~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector26~1_combout ;
wire \L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ;
wire \L_UART_TOP_inst|RX_Slave0|Selector0~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector0~1_combout ;
wire \L_UART_TOP_inst|RX_Slave0|fifo_write~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~0_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~q ;
wire \L_UART_TOP_inst|RX_Slave2|error_flg~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|error_flg~q ;
wire \L_UART_TOP_inst|RX_Slave2|rdy~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ;
wire \L_M5B_SER_IN_SE~input_o ;
wire \L_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~0_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~q ;
wire \L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~q ;
wire \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ;
wire \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ;
wire \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector1~0_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector2~0_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~0_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~1_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~2_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~1_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~7_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~8_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~1 ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~2_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~3 ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~4_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~5 ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~6_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~7 ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~8_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~0_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~q ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ;
wire \L_UART_TOP_inst|RX_Slave1|err_reg~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|err_reg~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector18~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|err_reg~2_combout ;
wire \L_UART_TOP_inst|RX_Slave1|err_reg~q ;
wire \L_UART_TOP_inst|RX_Slave1|Selector24~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ;
wire \L_UART_TOP_inst|RX_Slave1|Selector15~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|counter~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~1 ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~2_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector14~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~3 ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~4_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector13~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~5 ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~6_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector12~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~7 ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~8_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector11~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~9 ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~10_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector10~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~11 ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~12_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector9~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~13 ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~14_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector8~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~15 ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~16_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector7~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~17 ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~18_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector6~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Equal0~1_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Equal0~3_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Equal0~2_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~19 ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~20_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector5~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~21 ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~22_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector4~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~23 ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~24_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector3~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~25 ;
wire \L_UART_TOP_inst|RX_Slave1|Add0~26_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector2~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Equal0~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Equal0~4_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector26~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector15~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector15~1_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector0~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector0~1_combout ;
wire \L_UART_TOP_inst|RX_Slave1|fifo_write~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN148_BDD149 ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN150_BDD151 ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN146_BDD147 ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \L_UART_TOP_inst|RX_Slave1|Selector26~1_combout ;
wire \L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ;
wire \L_UART_TOP_inst|RX_Slave1|Selector25~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|Selector25~1_combout ;
wire \L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ;
wire \L_UART_TOP_inst|RX_Slave1|error_flg~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|error_flg~q ;
wire \L_UART_TOP_inst|RX_Slave1|rdy~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector12~0_combout ;
wire \L_UART_TOP_inst|RX_Slave1|rdy~1_combout ;
wire \L_UART_TOP_inst|RX_Slave1|rdy~q ;
wire \L_UART_TOP_inst|TX_Master_inst|data_pointer[0]~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector11~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|rdy~1_combout ;
wire \L_UART_TOP_inst|RX_Slave2|rdy~q ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector16~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector16~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector16~2_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN134_BDD135 ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN138_BDD139 ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN136_BDD137 ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \L_UART_TOP_inst|RX_Slave0|Selector25~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|Selector25~1_combout ;
wire \L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~0_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~q ;
wire \L_UART_TOP_inst|RX_Slave0|error_flg~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|error_flg~q ;
wire \L_UART_TOP_inst|RX_Slave0|rdy~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector13~0_combout ;
wire \L_UART_TOP_inst|RX_Slave0|rdy~1_combout ;
wire \L_UART_TOP_inst|RX_Slave0|rdy~q ;
wire \L_UART_TOP_inst|TX_Master_inst|state~18_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|data_pointer[1]~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector3~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector4~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector0~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector0~1_combout ;
wire \L_UART_TOP_inst|RX_Slave2|fifo_write~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector17~1_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN144_BDD145 ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN142_BDD143 ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN140_BDD141 ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector4~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector4~2_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector5~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector5~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector5~2_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector6~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector6~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector6~2_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector7~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector7~2_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector7~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector8~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Add3~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector10~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector10~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector10~2_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector10~3_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Add3~1 ;
wire \L_UART_TOP_inst|TX_Master_inst|Add3~3 ;
wire \L_UART_TOP_inst|TX_Master_inst|Add3~4_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector8~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector8~2_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector8~3_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Add3~5 ;
wire \L_UART_TOP_inst|TX_Master_inst|Add3~6_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector7~3_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Add3~7 ;
wire \L_UART_TOP_inst|TX_Master_inst|Add3~8_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector6~3_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Add3~9 ;
wire \L_UART_TOP_inst|TX_Master_inst|Add3~10_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector5~3_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Add3~11 ;
wire \L_UART_TOP_inst|TX_Master_inst|Add3~12_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector4~3_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Add3~13 ;
wire \L_UART_TOP_inst|TX_Master_inst|Add3~14_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector3~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector3~2_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector3~3_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector2~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector2~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector2~2_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Add3~15 ;
wire \L_UART_TOP_inst|TX_Master_inst|Add3~16_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector2~3_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Add3~17 ;
wire \L_UART_TOP_inst|TX_Master_inst|Add3~18_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector1~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Add3~19 ;
wire \L_UART_TOP_inst|TX_Master_inst|Add3~20_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector0~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Equal1~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Equal1~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector26~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector14~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector14~1_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \L_UART_TOP_inst|RX_Slave2|Selector26~1_combout ;
wire \L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ;
wire \L_UART_TOP_inst|RX_Slave2|Selector25~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector15~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|counter~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~1 ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~2_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector14~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~3 ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~4_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector13~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~5 ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~6_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector12~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~7 ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~8_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector11~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~9 ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~10_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector10~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~11 ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~12_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector9~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~13 ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~14_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector8~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~15 ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~16_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector7~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~17 ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~18_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector6~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Equal0~1_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Equal0~2_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~19 ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~20_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector5~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~21 ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~22_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector4~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~23 ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~24_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector3~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~25 ;
wire \L_UART_TOP_inst|RX_Slave2|Add0~26_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector2~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Equal0~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Equal0~3_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Equal0~4_combout ;
wire \L_UART_TOP_inst|RX_Slave2|Selector25~1_combout ;
wire \L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ;
wire \L_UART_TOP_inst|RX_Slave2|err_reg~0_combout ;
wire \L_UART_TOP_inst|RX_Slave2|err_reg~1_combout ;
wire \L_UART_TOP_inst|RX_Slave2|err_reg~2_combout ;
wire \L_UART_TOP_inst|RX_Slave2|err_reg~q ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector25~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE~q ;
wire \L_UART_TOP_inst|TX_Master_inst|state~19_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector23~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector9~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector9~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector9~2_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Add3~2_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector9~3_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Equal1~2_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Equal1~3_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal0~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~2_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~1_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~2_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~3_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~1_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~1_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ;
wire \L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector28~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector24~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector24~1_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ;
wire \L_UART_TOP_inst|TX_Master_inst|Selector30~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~8_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~9_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync~q ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7]~0_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0]~feeder_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7]~0_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0]~feeder_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[6]~4_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7]~0_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1]~feeder_combout ;
wire \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0]~feeder_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ;
wire \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~8_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6]~feeder_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~7_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[5]~5_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5]~feeder_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[4]~6_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[2]~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2]~feeder_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[3]~3_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[1]~1_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1]~feeder_combout ;
wire \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[0]~2_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD~feeder_combout ;
wire \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD~q ;
wire \Mux0~2_combout ;
wire \R_TOOL_EX_LED_DIN$latch~combout ;
wire \Mux0~3_combout ;
wire \R_LED_DIN$latch~combout ;
wire \Mux0~4_combout ;
wire \ROBOT_ESTOP_LED_DIN$latch~combout ;
wire \Mux0~5_combout ;
wire \S_LED_DIN$latch~combout ;
wire [7:0] \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [8:0] \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [31:0] MicCB_SYNC_CNT;
wire [8:0] \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [4:0] \UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [2:0] \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count ;
wire [2:0] \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count ;
wire [31:0] \rcb_spi_inst|miso_shift ;
wire [8:0] \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [31:0] \i_rcb_registers|SSRs_Left_reg ;
wire [7:0] \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data ;
wire [3:0] \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt ;
wire [1:0] \R_UART_TOP_inst|TX_Master_inst|data_pointer ;
wire [7:0] \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data ;
wire [2:0] \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg ;
wire [7:0] \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [7:0] \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [2:0] \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count ;
wire [7:0] \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [7:0] \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [7:0] \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [8:0] \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [7:0] \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [8:0] \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [8:0] \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [7:0] \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [8:0] \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [2:0] \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count ;
wire [8:0] \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [7:0] \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [8:0] \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [7:0] \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [7:0] \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [8:0] \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [3:0] \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt ;
wire [7:0] \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [8:0] \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [7:0] \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data ;
wire [8:0] \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [1:0] \L_UART_TOP_inst|TX_Master_inst|data_pointer ;
wire [15:0] \rcb_spi_inst|addr ;
wire [8:0] \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [8:0] \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [8:0] \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [8:0] \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [2:0] \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count ;
wire [2:0] \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count ;
wire [2:0] \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count ;
wire [2:0] \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count ;
wire [31:0] \i_rcb_registers|FPGA_LEDs_reg ;
wire [4:0] \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt ;
wire [31:0] \i_rcb_registers|SSRs_Right_reg ;
wire [31:0] \i_rcb_registers|Diagnostic_Header_reg ;
wire [2:0] \i_rcb_registers|MUX_Control ;
wire [55:0] \rcb_spi_inst|shift_reg ;
wire [5:0] \rcb_spi_inst|data_cnt ;
wire [7:0] \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data ;
wire [7:0] \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data ;
wire [7:0] \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data ;
wire [31:0] \i_rcb_registers|LEDs_strip_Mux_reg ;
wire [7:0] \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data ;
wire [7:0] \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data ;
wire [10:0] \R_UART_TOP_inst|TX_Master_inst|tx_cnt ;
wire [7:0] \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data ;
wire [2:0] \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg ;
wire [8:0] \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [7:0] \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data ;
wire [8:0] \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [10:0] \L_UART_TOP_inst|TX_Master_inst|tx_cnt ;
wire [2:0] \R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg ;
wire [13:0] \R_UART_TOP_inst|RX_Slave2|counter ;
wire [2:0] \R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg ;
wire [13:0] \R_UART_TOP_inst|RX_Slave0|counter ;
wire [13:0] \R_UART_TOP_inst|RX_Slave1|counter ;
wire [2:0] \L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg ;
wire [13:0] \L_UART_TOP_inst|RX_Slave2|counter ;
wire [2:0] \L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg ;
wire [13:0] \L_UART_TOP_inst|RX_Slave0|counter ;
wire [13:0] \L_UART_TOP_inst|RX_Slave1|counter ;
wire [4:0] \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt ;
wire [4:0] \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt ;
wire [2:0] \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg ;
wire [2:0] \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg ;
wire [2:0] \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg ;
wire [4:0] \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt ;
wire [4:0] \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt ;
wire [4:0] \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt ;
wire [2:0] \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg ;
wire [2:0] \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg ;
wire [2:0] \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg ;
wire [31:0] \i_rcb_registers|R_Wheels_sensors_reg ;
wire [31:0] \i_rcb_registers|L_Wheels_sensors_reg ;
wire [31:0] \i_rcb_registers|FPGA_buttons_reg ;

wire [4:0] \UART_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [17:0] \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;

assign \UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \UART_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \UART_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \UART_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \UART_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \UART_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X49_Y0_N23
fiftyfivenm_io_obuf \ESTOP_DELAY~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ESTOP_DELAY),
	.obar());
// synopsys translate_off
defparam \ESTOP_DELAY~output .bus_hold = "false";
defparam \ESTOP_DELAY~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N30
fiftyfivenm_io_obuf \MISO0~output (
	.i(\rcb_spi_inst|miso~q ),
	.oe(\rcb_spi_inst|miso_en~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MISO0),
	.obar());
// synopsys translate_off
defparam \MISO0~output .bus_hold = "false";
defparam \MISO0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N16
fiftyfivenm_io_obuf \A_24V_L_EN~output (
	.i(\i_rcb_registers|A_24V_L_EN~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A_24V_L_EN),
	.obar());
// synopsys translate_off
defparam \A_24V_L_EN~output .bus_hold = "false";
defparam \A_24V_L_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N23
fiftyfivenm_io_obuf \B_24V_L_EN~output (
	.i(\i_rcb_registers|B_24V_L_EN~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B_24V_L_EN),
	.obar());
// synopsys translate_off
defparam \B_24V_L_EN~output .bus_hold = "false";
defparam \B_24V_L_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N2
fiftyfivenm_io_obuf \A_24V_R_EN~output (
	.i(\i_rcb_registers|A_24V_R_EN~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A_24V_R_EN),
	.obar());
// synopsys translate_off
defparam \A_24V_R_EN~output .bus_hold = "false";
defparam \A_24V_R_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N9
fiftyfivenm_io_obuf \B_24V_R_EN~output (
	.i(\i_rcb_registers|B_24V_R_EN~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B_24V_R_EN),
	.obar());
// synopsys translate_off
defparam \B_24V_R_EN~output .bus_hold = "false";
defparam \B_24V_R_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N16
fiftyfivenm_io_obuf \A_35V_L_EN~output (
	.i(\i_rcb_registers|A_35V_L_EN~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A_35V_L_EN),
	.obar());
// synopsys translate_off
defparam \A_35V_L_EN~output .bus_hold = "false";
defparam \A_35V_L_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N23
fiftyfivenm_io_obuf \B_35V_L_EN~output (
	.i(\i_rcb_registers|B_35V_L_EN~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B_35V_L_EN),
	.obar());
// synopsys translate_off
defparam \B_35V_L_EN~output .bus_hold = "false";
defparam \B_35V_L_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N2
fiftyfivenm_io_obuf \A_35V_R_EN~output (
	.i(\i_rcb_registers|A_35V_R_EN~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A_35V_R_EN),
	.obar());
// synopsys translate_off
defparam \A_35V_R_EN~output .bus_hold = "false";
defparam \A_35V_R_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N9
fiftyfivenm_io_obuf \B_35V_R_EN~output (
	.i(\i_rcb_registers|B_35V_R_EN~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B_35V_R_EN),
	.obar());
// synopsys translate_off
defparam \B_35V_R_EN~output .bus_hold = "false";
defparam \B_35V_R_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
fiftyfivenm_io_obuf \BIT_SSR_SW~output (
	.i(\i_rcb_registers|BIT_SSR_SW~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BIT_SSR_SW),
	.obar());
// synopsys translate_off
defparam \BIT_SSR_SW~output .bus_hold = "false";
defparam \BIT_SSR_SW~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \FAN1_PWM~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FAN1_PWM),
	.obar());
// synopsys translate_off
defparam \FAN1_PWM~output .bus_hold = "false";
defparam \FAN1_PWM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N2
fiftyfivenm_io_obuf \FAN2_PWM~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FAN2_PWM),
	.obar());
// synopsys translate_off
defparam \FAN2_PWM~output .bus_hold = "false";
defparam \FAN2_PWM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N30
fiftyfivenm_io_obuf \FPGA4V_DIS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA4V_DIS),
	.obar());
// synopsys translate_off
defparam \FPGA4V_DIS~output .bus_hold = "false";
defparam \FPGA4V_DIS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
fiftyfivenm_io_obuf \FPGA_DIAG_ACT~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_DIAG_ACT),
	.obar());
// synopsys translate_off
defparam \FPGA_DIAG_ACT~output .bus_hold = "false";
defparam \FPGA_DIAG_ACT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
fiftyfivenm_io_obuf \FPGA_ESTOP_REQ~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_ESTOP_REQ),
	.obar());
// synopsys translate_off
defparam \FPGA_ESTOP_REQ~output .bus_hold = "false";
defparam \FPGA_ESTOP_REQ~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N30
fiftyfivenm_io_obuf \FPGA_FAULT~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_FAULT),
	.obar());
// synopsys translate_off
defparam \FPGA_FAULT~output .bus_hold = "false";
defparam \FPGA_FAULT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N2
fiftyfivenm_io_obuf \FPGA_INT~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_INT),
	.obar());
// synopsys translate_off
defparam \FPGA_INT~output .bus_hold = "false";
defparam \FPGA_INT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N16
fiftyfivenm_io_obuf \FPGA_L_ROBOT_TX~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_L_ROBOT_TX),
	.obar());
// synopsys translate_off
defparam \FPGA_L_ROBOT_TX~output .bus_hold = "false";
defparam \FPGA_L_ROBOT_TX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
fiftyfivenm_io_obuf \FPGA_L_SP_TX~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_L_SP_TX),
	.obar());
// synopsys translate_off
defparam \FPGA_L_SP_TX~output .bus_hold = "false";
defparam \FPGA_L_SP_TX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N23
fiftyfivenm_io_obuf \FPGA_R_ROBOT_TX~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_R_ROBOT_TX),
	.obar());
// synopsys translate_off
defparam \FPGA_R_ROBOT_TX~output .bus_hold = "false";
defparam \FPGA_R_ROBOT_TX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N23
fiftyfivenm_io_obuf \FPGA_R_SP_TX~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_R_SP_TX),
	.obar());
// synopsys translate_off
defparam \FPGA_R_SP_TX~output .bus_hold = "false";
defparam \FPGA_R_SP_TX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
fiftyfivenm_io_obuf \FPGA_WHEEL_STOP_ELO~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_WHEEL_STOP_ELO),
	.obar());
// synopsys translate_off
defparam \FPGA_WHEEL_STOP_ELO~output .bus_hold = "false";
defparam \FPGA_WHEEL_STOP_ELO~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
fiftyfivenm_io_obuf \FPGA10~output (
	.i(\i_rcb_registers|FPGA10~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA10),
	.obar());
// synopsys translate_off
defparam \FPGA10~output .bus_hold = "false";
defparam \FPGA10~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N23
fiftyfivenm_io_obuf \FPGA11~output (
	.i(\i_rcb_registers|FPGA11~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA11),
	.obar());
// synopsys translate_off
defparam \FPGA11~output .bus_hold = "false";
defparam \FPGA11~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \FPGA12~output (
	.i(\i_rcb_registers|FPGA12~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA12),
	.obar());
// synopsys translate_off
defparam \FPGA12~output .bus_hold = "false";
defparam \FPGA12~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N16
fiftyfivenm_io_obuf \FPGA13~output (
	.i(\i_rcb_registers|FPGA13~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA13),
	.obar());
// synopsys translate_off
defparam \FPGA13~output .bus_hold = "false";
defparam \FPGA13~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N2
fiftyfivenm_io_obuf \FPGA5~output (
	.i(\i_rcb_registers|FPGA5~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA5),
	.obar());
// synopsys translate_off
defparam \FPGA5~output .bus_hold = "false";
defparam \FPGA5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N23
fiftyfivenm_io_obuf \FPGA6~output (
	.i(\i_rcb_registers|FPGA6~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA6),
	.obar());
// synopsys translate_off
defparam \FPGA6~output .bus_hold = "false";
defparam \FPGA6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \FPGA7~output (
	.i(\i_rcb_registers|FPGA7~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA7),
	.obar());
// synopsys translate_off
defparam \FPGA7~output .bus_hold = "false";
defparam \FPGA7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N2
fiftyfivenm_io_obuf \FPGA8~output (
	.i(\i_rcb_registers|FPGA8~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA8),
	.obar());
// synopsys translate_off
defparam \FPGA8~output .bus_hold = "false";
defparam \FPGA8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N16
fiftyfivenm_io_obuf \FPGA9~output (
	.i(\i_rcb_registers|FPGA9~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA9),
	.obar());
// synopsys translate_off
defparam \FPGA9~output .bus_hold = "false";
defparam \FPGA9~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
fiftyfivenm_io_obuf \L_TOOL_EX_LED_DIN~output (
	.i(\L_TOOL_EX_LED_DIN$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(L_TOOL_EX_LED_DIN),
	.obar());
// synopsys translate_off
defparam \L_TOOL_EX_LED_DIN~output .bus_hold = "false";
defparam \L_TOOL_EX_LED_DIN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
fiftyfivenm_io_obuf \L_LED_DIN~output (
	.i(\L_LED_DIN$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(L_LED_DIN),
	.obar());
// synopsys translate_off
defparam \L_LED_DIN~output .bus_hold = "false";
defparam \L_LED_DIN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
fiftyfivenm_io_obuf \LED_1~output (
	.i(\i_rcb_registers|FPGA_LEDs_reg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_1),
	.obar());
// synopsys translate_off
defparam \LED_1~output .bus_hold = "false";
defparam \LED_1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N30
fiftyfivenm_io_obuf \LED_2~output (
	.i(\i_rcb_registers|FPGA_LEDs_reg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_2),
	.obar());
// synopsys translate_off
defparam \LED_2~output .bus_hold = "false";
defparam \LED_2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
fiftyfivenm_io_obuf \LED_3~output (
	.i(\i_rcb_registers|FPGA_LEDs_reg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_3),
	.obar());
// synopsys translate_off
defparam \LED_3~output .bus_hold = "false";
defparam \LED_3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
fiftyfivenm_io_obuf \LED_4~output (
	.i(\i_rcb_registers|FPGA_LEDs_reg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_4),
	.obar());
// synopsys translate_off
defparam \LED_4~output .bus_hold = "false";
defparam \LED_4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N9
fiftyfivenm_io_obuf \LED_5~output (
	.i(\i_rcb_registers|FPGA_LEDs_reg [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_5),
	.obar());
// synopsys translate_off
defparam \LED_5~output .bus_hold = "false";
defparam \LED_5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
fiftyfivenm_io_obuf \LED_6~output (
	.i(\i_rcb_registers|FPGA_LEDs_reg [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_6),
	.obar());
// synopsys translate_off
defparam \LED_6~output .bus_hold = "false";
defparam \LED_6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
fiftyfivenm_io_obuf \LED_7~output (
	.i(\i_rcb_registers|FPGA_LEDs_reg [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_7),
	.obar());
// synopsys translate_off
defparam \LED_7~output .bus_hold = "false";
defparam \LED_7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
fiftyfivenm_io_obuf \LED_8~output (
	.i(\i_rcb_registers|FPGA_LEDs_reg [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_8),
	.obar());
// synopsys translate_off
defparam \LED_8~output .bus_hold = "false";
defparam \LED_8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N2
fiftyfivenm_io_obuf \TEENSY_FPGA_R_RX~output (
	.i(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TEENSY_FPGA_R_RX),
	.obar());
// synopsys translate_off
defparam \TEENSY_FPGA_R_RX~output .bus_hold = "false";
defparam \TEENSY_FPGA_R_RX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N16
fiftyfivenm_io_obuf \TEENSY_FPGA_L_RX~output (
	.i(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TEENSY_FPGA_L_RX),
	.obar());
// synopsys translate_off
defparam \TEENSY_FPGA_L_RX~output .bus_hold = "false";
defparam \TEENSY_FPGA_L_RX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
fiftyfivenm_io_obuf \OPEN_ELO_REQUEST~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OPEN_ELO_REQUEST),
	.obar());
// synopsys translate_off
defparam \OPEN_ELO_REQUEST~output .bus_hold = "false";
defparam \OPEN_ELO_REQUEST~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
fiftyfivenm_io_obuf \R_TOOL_EX_LED_DIN~output (
	.i(\R_TOOL_EX_LED_DIN$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R_TOOL_EX_LED_DIN),
	.obar());
// synopsys translate_off
defparam \R_TOOL_EX_LED_DIN~output .bus_hold = "false";
defparam \R_TOOL_EX_LED_DIN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
fiftyfivenm_io_obuf \R_LED_DIN~output (
	.i(\R_LED_DIN$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R_LED_DIN),
	.obar());
// synopsys translate_off
defparam \R_LED_DIN~output .bus_hold = "false";
defparam \R_LED_DIN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \ROBOT_ESTOP_LED_DIN~output (
	.i(\ROBOT_ESTOP_LED_DIN$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ROBOT_ESTOP_LED_DIN),
	.obar());
// synopsys translate_off
defparam \ROBOT_ESTOP_LED_DIN~output .bus_hold = "false";
defparam \ROBOT_ESTOP_LED_DIN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
fiftyfivenm_io_obuf \S_LED_DIN~output (
	.i(\S_LED_DIN$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_LED_DIN),
	.obar());
// synopsys translate_off
defparam \S_LED_DIN~output .bus_hold = "false";
defparam \S_LED_DIN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N30
fiftyfivenm_io_obuf \SPARE1_ANALOG_SW_0_SEL_FPGA~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPARE1_ANALOG_SW_0_SEL_FPGA),
	.obar());
// synopsys translate_off
defparam \SPARE1_ANALOG_SW_0_SEL_FPGA~output .bus_hold = "false";
defparam \SPARE1_ANALOG_SW_0_SEL_FPGA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N23
fiftyfivenm_io_obuf \SPARE1_ANALOG_SW_1_SEL_FPGA~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPARE1_ANALOG_SW_1_SEL_FPGA),
	.obar());
// synopsys translate_off
defparam \SPARE1_ANALOG_SW_1_SEL_FPGA~output .bus_hold = "false";
defparam \SPARE1_ANALOG_SW_1_SEL_FPGA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
fiftyfivenm_io_obuf \SPARE1_ANALOG_SW_SEL_FPGA~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPARE1_ANALOG_SW_SEL_FPGA),
	.obar());
// synopsys translate_off
defparam \SPARE1_ANALOG_SW_SEL_FPGA~output .bus_hold = "false";
defparam \SPARE1_ANALOG_SW_SEL_FPGA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
fiftyfivenm_io_obuf \SPARE1_DIFF2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPARE1_DIFF2),
	.obar());
// synopsys translate_off
defparam \SPARE1_DIFF2~output .bus_hold = "false";
defparam \SPARE1_DIFF2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
fiftyfivenm_io_obuf \SPARE1_DIFF3~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPARE1_DIFF3),
	.obar());
// synopsys translate_off
defparam \SPARE1_DIFF3~output .bus_hold = "false";
defparam \SPARE1_DIFF3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
fiftyfivenm_io_obuf \SPARE1_IO2_FPGA~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPARE1_IO2_FPGA),
	.obar());
// synopsys translate_off
defparam \SPARE1_IO2_FPGA~output .bus_hold = "false";
defparam \SPARE1_IO2_FPGA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \SPARE1_IO3_FPGA~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPARE1_IO3_FPGA),
	.obar());
// synopsys translate_off
defparam \SPARE1_IO3_FPGA~output .bus_hold = "false";
defparam \SPARE1_IO3_FPGA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
fiftyfivenm_io_obuf \SPARE2_ANALOG_SW_0_SEL_FPGA~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPARE2_ANALOG_SW_0_SEL_FPGA),
	.obar());
// synopsys translate_off
defparam \SPARE2_ANALOG_SW_0_SEL_FPGA~output .bus_hold = "false";
defparam \SPARE2_ANALOG_SW_0_SEL_FPGA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
fiftyfivenm_io_obuf \SPARE2_ANALOG_SW_1_SEL_FPGA~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPARE2_ANALOG_SW_1_SEL_FPGA),
	.obar());
// synopsys translate_off
defparam \SPARE2_ANALOG_SW_1_SEL_FPGA~output .bus_hold = "false";
defparam \SPARE2_ANALOG_SW_1_SEL_FPGA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \SPARE2_ANALOG_SW_SEL_FPGA~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPARE2_ANALOG_SW_SEL_FPGA),
	.obar());
// synopsys translate_off
defparam \SPARE2_ANALOG_SW_SEL_FPGA~output .bus_hold = "false";
defparam \SPARE2_ANALOG_SW_SEL_FPGA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N30
fiftyfivenm_io_obuf \SPARE2_DIFF2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPARE2_DIFF2),
	.obar());
// synopsys translate_off
defparam \SPARE2_DIFF2~output .bus_hold = "false";
defparam \SPARE2_DIFF2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
fiftyfivenm_io_obuf \SPARE2_DIFF3~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPARE2_DIFF3),
	.obar());
// synopsys translate_off
defparam \SPARE2_DIFF3~output .bus_hold = "false";
defparam \SPARE2_DIFF3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
fiftyfivenm_io_obuf \SPARE2_IO2_FPGA~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPARE2_IO2_FPGA),
	.obar());
// synopsys translate_off
defparam \SPARE2_IO2_FPGA~output .bus_hold = "false";
defparam \SPARE2_IO2_FPGA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
fiftyfivenm_io_obuf \SPARE2_IO3_FPGA~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPARE2_IO3_FPGA),
	.obar());
// synopsys translate_off
defparam \SPARE2_IO3_FPGA~output .bus_hold = "false";
defparam \SPARE2_IO3_FPGA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \SCL_ADC~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SCL_ADC),
	.obar());
// synopsys translate_off
defparam \SCL_ADC~output .bus_hold = "false";
defparam \SCL_ADC~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N24
fiftyfivenm_io_obuf \SDA_ADC~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDA_ADC),
	.obar());
// synopsys translate_off
defparam \SDA_ADC~output .bus_hold = "false";
defparam \SDA_ADC~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
fiftyfivenm_io_ibuf \CLK_100M~input (
	.i(CLK_100M),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CLK_100M~input_o ));
// synopsys translate_off
defparam \CLK_100M~input .bus_hold = "false";
defparam \CLK_100M~input .listen_to_nsleep_signal = "false";
defparam \CLK_100M~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \CLK_100M~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK_100M~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK_100M~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK_100M~inputclkctrl .clock_type = "global clock";
defparam \CLK_100M~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X22_Y39_N15
fiftyfivenm_io_ibuf \SCK0~input (
	.i(SCK0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SCK0~input_o ));
// synopsys translate_off
defparam \SCK0~input .bus_hold = "false";
defparam \SCK0~input .listen_to_nsleep_signal = "false";
defparam \SCK0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N16
fiftyfivenm_lcell_comb \rcb_spi_inst|sclk_meta~feeder (
// Equation(s):
// \rcb_spi_inst|sclk_meta~feeder_combout  = \SCK0~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SCK0~input_o ),
	.cin(gnd),
	.combout(\rcb_spi_inst|sclk_meta~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|sclk_meta~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|sclk_meta~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N17
dffeas \rcb_spi_inst|sclk_meta (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|sclk_meta~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|sclk_meta~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|sclk_meta .is_wysiwyg = "true";
defparam \rcb_spi_inst|sclk_meta .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N26
fiftyfivenm_lcell_comb \rcb_spi_inst|sclk_syn~0 (
// Equation(s):
// \rcb_spi_inst|sclk_syn~0_combout  = (\rcb_spi_inst|sclk_meta~q  & \SCK0~input_o )

	.dataa(gnd),
	.datab(\rcb_spi_inst|sclk_meta~q ),
	.datac(gnd),
	.datad(\SCK0~input_o ),
	.cin(gnd),
	.combout(\rcb_spi_inst|sclk_syn~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|sclk_syn~0 .lut_mask = 16'hCC00;
defparam \rcb_spi_inst|sclk_syn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N27
dffeas \rcb_spi_inst|sclk_syn (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|sclk_syn~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|sclk_syn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|sclk_syn .is_wysiwyg = "true";
defparam \rcb_spi_inst|sclk_syn .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y39_N22
fiftyfivenm_io_ibuf \MOSI0~input (
	.i(MOSI0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MOSI0~input_o ));
// synopsys translate_off
defparam \MOSI0~input .bus_hold = "false";
defparam \MOSI0~input .listen_to_nsleep_signal = "false";
defparam \MOSI0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N12
fiftyfivenm_lcell_comb \rcb_spi_inst|mosi_meta~feeder (
// Equation(s):
// \rcb_spi_inst|mosi_meta~feeder_combout  = \MOSI0~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MOSI0~input_o ),
	.cin(gnd),
	.combout(\rcb_spi_inst|mosi_meta~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|mosi_meta~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|mosi_meta~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N13
dffeas \rcb_spi_inst|mosi_meta (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|mosi_meta~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|mosi_meta~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|mosi_meta .is_wysiwyg = "true";
defparam \rcb_spi_inst|mosi_meta .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N22
fiftyfivenm_lcell_comb \rcb_spi_inst|mosi_syn~0 (
// Equation(s):
// \rcb_spi_inst|mosi_syn~0_combout  = (\rcb_spi_inst|mosi_meta~q  & \MOSI0~input_o )

	.dataa(\rcb_spi_inst|mosi_meta~q ),
	.datab(\MOSI0~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rcb_spi_inst|mosi_syn~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|mosi_syn~0 .lut_mask = 16'h8888;
defparam \rcb_spi_inst|mosi_syn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N23
dffeas \rcb_spi_inst|mosi_syn (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|mosi_syn~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|mosi_syn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|mosi_syn .is_wysiwyg = "true";
defparam \rcb_spi_inst|mosi_syn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N4
fiftyfivenm_lcell_comb \rcb_spi_inst|spi_clk_reg~0 (
// Equation(s):
// \rcb_spi_inst|spi_clk_reg~0_combout  = !\rcb_spi_inst|sclk_syn~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|sclk_syn~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rcb_spi_inst|spi_clk_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|spi_clk_reg~0 .lut_mask = 16'h0F0F;
defparam \rcb_spi_inst|spi_clk_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N5
dffeas \rcb_spi_inst|spi_clk_reg (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|spi_clk_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|spi_clk_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|spi_clk_reg .is_wysiwyg = "true";
defparam \rcb_spi_inst|spi_clk_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N2
fiftyfivenm_lcell_comb \rcb_spi_inst|sclk_posedge (
// Equation(s):
// \rcb_spi_inst|sclk_posedge~combout  = (\rcb_spi_inst|sclk_syn~q  & \rcb_spi_inst|spi_clk_reg~q )

	.dataa(\rcb_spi_inst|sclk_syn~q ),
	.datab(gnd),
	.datac(\rcb_spi_inst|spi_clk_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rcb_spi_inst|sclk_posedge~combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|sclk_posedge .lut_mask = 16'hA0A0;
defparam \rcb_spi_inst|sclk_posedge .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N9
dffeas \rcb_spi_inst|shift_reg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|mosi_syn~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[0] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N1
dffeas \rcb_spi_inst|shift_reg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[1] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N28
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[2]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[2]~feeder_combout  = \rcb_spi_inst|shift_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [1]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N29
dffeas \rcb_spi_inst|shift_reg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[2] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N16
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[3]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[3]~feeder_combout  = \rcb_spi_inst|shift_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [2]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N17
dffeas \rcb_spi_inst|shift_reg[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[3] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N10
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[4]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[4]~feeder_combout  = \rcb_spi_inst|shift_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [3]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N11
dffeas \rcb_spi_inst|shift_reg[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[4] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N14
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[5]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[5]~feeder_combout  = \rcb_spi_inst|shift_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [4]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N15
dffeas \rcb_spi_inst|shift_reg[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[5] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N7
dffeas \rcb_spi_inst|shift_reg[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[6] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N30
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[7]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[7]~feeder_combout  = \rcb_spi_inst|shift_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [6]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N31
dffeas \rcb_spi_inst|shift_reg[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[7] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N4
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[8]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[8]~feeder_combout  = \rcb_spi_inst|shift_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [7]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N5
dffeas \rcb_spi_inst|shift_reg[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[8] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N3
dffeas \rcb_spi_inst|shift_reg[9] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[9] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N6
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[10]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[10]~feeder_combout  = \rcb_spi_inst|shift_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [9]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N7
dffeas \rcb_spi_inst|shift_reg[10] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[10] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N21
dffeas \rcb_spi_inst|shift_reg[11] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[11] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N25
dffeas \rcb_spi_inst|shift_reg[12] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[12] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N17
dffeas \rcb_spi_inst|shift_reg[13] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[13] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N9
dffeas \rcb_spi_inst|shift_reg[14] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[14] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N27
dffeas \rcb_spi_inst|shift_reg[15] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[15] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y29_N5
dffeas \rcb_spi_inst|shift_reg[16] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[16] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y29_N29
dffeas \rcb_spi_inst|shift_reg[17] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[17] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N9
dffeas \rcb_spi_inst|shift_reg[18] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[18] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N27
dffeas \rcb_spi_inst|shift_reg[19] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[19] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N1
dffeas \rcb_spi_inst|shift_reg[20] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[20] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N22
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[21]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[21]~feeder_combout  = \rcb_spi_inst|shift_reg [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[21]~feeder .lut_mask = 16'hF0F0;
defparam \rcb_spi_inst|shift_reg[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N23
dffeas \rcb_spi_inst|shift_reg[21] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[21] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N31
dffeas \rcb_spi_inst|shift_reg[22] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[22] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N15
dffeas \rcb_spi_inst|shift_reg[23] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[23] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N5
dffeas \rcb_spi_inst|shift_reg[24] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[24] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N30
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[25]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[25]~feeder_combout  = \rcb_spi_inst|shift_reg [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [24]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[25]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N31
dffeas \rcb_spi_inst|shift_reg[25] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[25] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N10
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[26]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[26]~feeder_combout  = \rcb_spi_inst|shift_reg [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [25]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[26]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N11
dffeas \rcb_spi_inst|shift_reg[26] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[26] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y30_N15
dffeas \rcb_spi_inst|shift_reg[27] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[27] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y30_N9
dffeas \rcb_spi_inst|shift_reg[28] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[28] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y30_N13
dffeas \rcb_spi_inst|shift_reg[29] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[29] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y30_N27
dffeas \rcb_spi_inst|shift_reg[30] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[30] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y39_N1
fiftyfivenm_io_ibuf \CS0~input (
	.i(CS0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CS0~input_o ));
// synopsys translate_off
defparam \CS0~input .bus_hold = "false";
defparam \CS0~input .listen_to_nsleep_signal = "false";
defparam \CS0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N18
fiftyfivenm_lcell_comb \rcb_spi_inst|cs_n_meta~feeder (
// Equation(s):
// \rcb_spi_inst|cs_n_meta~feeder_combout  = \CS0~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CS0~input_o ),
	.cin(gnd),
	.combout(\rcb_spi_inst|cs_n_meta~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|cs_n_meta~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|cs_n_meta~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y35_N19
dffeas \rcb_spi_inst|cs_n_meta (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|cs_n_meta~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|cs_n_meta~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|cs_n_meta .is_wysiwyg = "true";
defparam \rcb_spi_inst|cs_n_meta .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N20
fiftyfivenm_lcell_comb \rcb_spi_inst|cs_n_syn~0 (
// Equation(s):
// \rcb_spi_inst|cs_n_syn~0_combout  = (\CS0~input_o  & \rcb_spi_inst|cs_n_meta~q )

	.dataa(gnd),
	.datab(\CS0~input_o ),
	.datac(\rcb_spi_inst|cs_n_meta~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rcb_spi_inst|cs_n_syn~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|cs_n_syn~0 .lut_mask = 16'hC0C0;
defparam \rcb_spi_inst|cs_n_syn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y35_N21
dffeas \rcb_spi_inst|cs_n_syn (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|cs_n_syn~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|cs_n_syn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|cs_n_syn .is_wysiwyg = "true";
defparam \rcb_spi_inst|cs_n_syn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N30
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector6~0 (
// Equation(s):
// \rcb_spi_inst|Selector6~0_combout  = (!\rcb_spi_inst|Selector1~0_combout  & ((\rcb_spi_inst|cs_n_syn~q ) # (!\rcb_spi_inst|Selector2~0_combout )))

	.dataa(\rcb_spi_inst|Selector2~0_combout ),
	.datab(gnd),
	.datac(\rcb_spi_inst|cs_n_syn~q ),
	.datad(\rcb_spi_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector6~0 .lut_mask = 16'h00F5;
defparam \rcb_spi_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N4
fiftyfivenm_lcell_comb \rcb_spi_inst|Equal2~0 (
// Equation(s):
// \rcb_spi_inst|Equal2~0_combout  = (!\rcb_spi_inst|shift_reg [4] & (!\rcb_spi_inst|shift_reg [7] & (!\rcb_spi_inst|shift_reg [5] & !\rcb_spi_inst|shift_reg [6])))

	.dataa(\rcb_spi_inst|shift_reg [4]),
	.datab(\rcb_spi_inst|shift_reg [7]),
	.datac(\rcb_spi_inst|shift_reg [5]),
	.datad(\rcb_spi_inst|shift_reg [6]),
	.cin(gnd),
	.combout(\rcb_spi_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Equal2~0 .lut_mask = 16'h0001;
defparam \rcb_spi_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N24
fiftyfivenm_lcell_comb \rcb_spi_inst|Equal2~1 (
// Equation(s):
// \rcb_spi_inst|Equal2~1_combout  = (\rcb_spi_inst|shift_reg [3] & (\rcb_spi_inst|Equal2~0_combout  & \rcb_spi_inst|shift_reg [1]))

	.dataa(gnd),
	.datab(\rcb_spi_inst|shift_reg [3]),
	.datac(\rcb_spi_inst|Equal2~0_combout ),
	.datad(\rcb_spi_inst|shift_reg [1]),
	.cin(gnd),
	.combout(\rcb_spi_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Equal2~1 .lut_mask = 16'hC000;
defparam \rcb_spi_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N4
fiftyfivenm_lcell_comb \rcb_spi_inst|Equal3~0 (
// Equation(s):
// \rcb_spi_inst|Equal3~0_combout  = (\rcb_spi_inst|shift_reg [2] & (\rcb_spi_inst|shift_reg [0] & \rcb_spi_inst|Equal2~1_combout ))

	.dataa(gnd),
	.datab(\rcb_spi_inst|shift_reg [2]),
	.datac(\rcb_spi_inst|shift_reg [0]),
	.datad(\rcb_spi_inst|Equal2~1_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Equal3~0 .lut_mask = 16'hC000;
defparam \rcb_spi_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y31_N5
dffeas \rcb_spi_inst|spi_mode.READ_MODE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|Equal3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|com_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|spi_mode.READ_MODE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|spi_mode.READ_MODE .is_wysiwyg = "true";
defparam \rcb_spi_inst|spi_mode.READ_MODE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N6
fiftyfivenm_lcell_comb \rcb_spi_inst|Add0~2 (
// Equation(s):
// \rcb_spi_inst|Add0~2_combout  = (\rcb_spi_inst|data_cnt [1] & (!\rcb_spi_inst|Add0~1 )) # (!\rcb_spi_inst|data_cnt [1] & ((\rcb_spi_inst|Add0~1 ) # (GND)))
// \rcb_spi_inst|Add0~3  = CARRY((!\rcb_spi_inst|Add0~1 ) # (!\rcb_spi_inst|data_cnt [1]))

	.dataa(\rcb_spi_inst|data_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rcb_spi_inst|Add0~1 ),
	.combout(\rcb_spi_inst|Add0~2_combout ),
	.cout(\rcb_spi_inst|Add0~3 ));
// synopsys translate_off
defparam \rcb_spi_inst|Add0~2 .lut_mask = 16'h5A5F;
defparam \rcb_spi_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N8
fiftyfivenm_lcell_comb \rcb_spi_inst|Add0~4 (
// Equation(s):
// \rcb_spi_inst|Add0~4_combout  = (\rcb_spi_inst|data_cnt [2] & (\rcb_spi_inst|Add0~3  $ (GND))) # (!\rcb_spi_inst|data_cnt [2] & (!\rcb_spi_inst|Add0~3  & VCC))
// \rcb_spi_inst|Add0~5  = CARRY((\rcb_spi_inst|data_cnt [2] & !\rcb_spi_inst|Add0~3 ))

	.dataa(gnd),
	.datab(\rcb_spi_inst|data_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rcb_spi_inst|Add0~3 ),
	.combout(\rcb_spi_inst|Add0~4_combout ),
	.cout(\rcb_spi_inst|Add0~5 ));
// synopsys translate_off
defparam \rcb_spi_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \rcb_spi_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N18
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector8~0 (
// Equation(s):
// \rcb_spi_inst|Selector8~0_combout  = (\rcb_spi_inst|Add0~4_combout  & \rcb_spi_inst|Selector0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|Add0~4_combout ),
	.datad(\rcb_spi_inst|Selector0~2_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector8~0 .lut_mask = 16'hF000;
defparam \rcb_spi_inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N19
dffeas \rcb_spi_inst|data_cnt[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|data_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[2] .is_wysiwyg = "true";
defparam \rcb_spi_inst|data_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N10
fiftyfivenm_lcell_comb \rcb_spi_inst|Add0~6 (
// Equation(s):
// \rcb_spi_inst|Add0~6_combout  = (\rcb_spi_inst|data_cnt [3] & (!\rcb_spi_inst|Add0~5 )) # (!\rcb_spi_inst|data_cnt [3] & ((\rcb_spi_inst|Add0~5 ) # (GND)))
// \rcb_spi_inst|Add0~7  = CARRY((!\rcb_spi_inst|Add0~5 ) # (!\rcb_spi_inst|data_cnt [3]))

	.dataa(gnd),
	.datab(\rcb_spi_inst|data_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rcb_spi_inst|Add0~5 ),
	.combout(\rcb_spi_inst|Add0~6_combout ),
	.cout(\rcb_spi_inst|Add0~7 ));
// synopsys translate_off
defparam \rcb_spi_inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \rcb_spi_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N28
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector7~0 (
// Equation(s):
// \rcb_spi_inst|Selector7~0_combout  = (\rcb_spi_inst|Selector6~1_combout  & \rcb_spi_inst|Add0~6_combout )

	.dataa(\rcb_spi_inst|Selector6~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|Add0~6_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector7~0 .lut_mask = 16'hAA00;
defparam \rcb_spi_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N29
dffeas \rcb_spi_inst|data_cnt[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|data_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[3] .is_wysiwyg = "true";
defparam \rcb_spi_inst|data_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N12
fiftyfivenm_lcell_comb \rcb_spi_inst|Add0~8 (
// Equation(s):
// \rcb_spi_inst|Add0~8_combout  = (\rcb_spi_inst|data_cnt [4] & (\rcb_spi_inst|Add0~7  $ (GND))) # (!\rcb_spi_inst|data_cnt [4] & (!\rcb_spi_inst|Add0~7  & VCC))
// \rcb_spi_inst|Add0~9  = CARRY((\rcb_spi_inst|data_cnt [4] & !\rcb_spi_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\rcb_spi_inst|data_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rcb_spi_inst|Add0~7 ),
	.combout(\rcb_spi_inst|Add0~8_combout ),
	.cout(\rcb_spi_inst|Add0~9 ));
// synopsys translate_off
defparam \rcb_spi_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \rcb_spi_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N14
fiftyfivenm_lcell_comb \rcb_spi_inst|Add0~10 (
// Equation(s):
// \rcb_spi_inst|Add0~10_combout  = \rcb_spi_inst|Add0~9  $ (\rcb_spi_inst|data_cnt [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|data_cnt [5]),
	.cin(\rcb_spi_inst|Add0~9 ),
	.combout(\rcb_spi_inst|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Add0~10 .lut_mask = 16'h0FF0;
defparam \rcb_spi_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N2
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector5~0 (
// Equation(s):
// \rcb_spi_inst|Selector5~0_combout  = (\rcb_spi_inst|Add0~10_combout  & \rcb_spi_inst|Selector6~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|Add0~10_combout ),
	.datad(\rcb_spi_inst|Selector6~1_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector5~0 .lut_mask = 16'hF000;
defparam \rcb_spi_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N3
dffeas \rcb_spi_inst|data_cnt[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|data_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[5] .is_wysiwyg = "true";
defparam \rcb_spi_inst|data_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N4
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector3~0 (
// Equation(s):
// \rcb_spi_inst|Selector3~0_combout  = (!\rcb_spi_inst|cs_n_syn~q  & (((!\rcb_spi_inst|com_rdy~0_combout ) # (!\rcb_spi_inst|data_cnt [4])) # (!\rcb_spi_inst|data_cnt [5])))

	.dataa(\rcb_spi_inst|data_cnt [5]),
	.datab(\rcb_spi_inst|cs_n_syn~q ),
	.datac(\rcb_spi_inst|data_cnt [4]),
	.datad(\rcb_spi_inst|com_rdy~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector3~0 .lut_mask = 16'h1333;
defparam \rcb_spi_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N7
dffeas \rcb_spi_inst|state.ADDR (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|state.ADDR .is_wysiwyg = "true";
defparam \rcb_spi_inst|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N30
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector3~1 (
// Equation(s):
// \rcb_spi_inst|Selector3~1_combout  = (\rcb_spi_inst|state.ADDR~q  & (\rcb_spi_inst|addr_rdy~q  & !\rcb_spi_inst|cs_n_syn~q ))

	.dataa(gnd),
	.datab(\rcb_spi_inst|state.ADDR~q ),
	.datac(\rcb_spi_inst|addr_rdy~q ),
	.datad(\rcb_spi_inst|cs_n_syn~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector3~1 .lut_mask = 16'h00C0;
defparam \rcb_spi_inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N26
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector4~0 (
// Equation(s):
// \rcb_spi_inst|Selector4~0_combout  = (\rcb_spi_inst|spi_mode.READ_MODE~q  & ((\rcb_spi_inst|Selector3~1_combout ) # ((\rcb_spi_inst|Selector3~0_combout  & \rcb_spi_inst|state.MISO_DATA~q )))) # (!\rcb_spi_inst|spi_mode.READ_MODE~q  & 
// (\rcb_spi_inst|Selector3~0_combout  & (\rcb_spi_inst|state.MISO_DATA~q )))

	.dataa(\rcb_spi_inst|spi_mode.READ_MODE~q ),
	.datab(\rcb_spi_inst|Selector3~0_combout ),
	.datac(\rcb_spi_inst|state.MISO_DATA~q ),
	.datad(\rcb_spi_inst|Selector3~1_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector4~0 .lut_mask = 16'hEAC0;
defparam \rcb_spi_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N27
dffeas \rcb_spi_inst|state.MISO_DATA (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|state.MISO_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|state.MISO_DATA .is_wysiwyg = "true";
defparam \rcb_spi_inst|state.MISO_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N10
fiftyfivenm_lcell_comb \rcb_spi_inst|WideNor1 (
// Equation(s):
// \rcb_spi_inst|WideNor1~combout  = (\rcb_spi_inst|Equal2~1_combout  & (\rcb_spi_inst|shift_reg [2] $ (!\rcb_spi_inst|shift_reg [0])))

	.dataa(gnd),
	.datab(\rcb_spi_inst|shift_reg [2]),
	.datac(\rcb_spi_inst|shift_reg [0]),
	.datad(\rcb_spi_inst|Equal2~1_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|WideNor1~combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|WideNor1 .lut_mask = 16'hC300;
defparam \rcb_spi_inst|WideNor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y31_N11
dffeas \rcb_spi_inst|spi_mode.UNDEF_MODE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|WideNor1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|com_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|spi_mode.UNDEF_MODE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|spi_mode.UNDEF_MODE .is_wysiwyg = "true";
defparam \rcb_spi_inst|spi_mode.UNDEF_MODE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y32_N19
dffeas \rcb_spi_inst|state.IDLE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|Selector0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|state.IDLE .is_wysiwyg = "true";
defparam \rcb_spi_inst|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N18
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector0~0 (
// Equation(s):
// \rcb_spi_inst|Selector0~0_combout  = (\rcb_spi_inst|cs_n_syn~q  & ((\rcb_spi_inst|state.CMD~q ) # ((\rcb_spi_inst|state.ADDR~q ) # (!\rcb_spi_inst|state.IDLE~q ))))

	.dataa(\rcb_spi_inst|state.CMD~q ),
	.datab(\rcb_spi_inst|state.ADDR~q ),
	.datac(\rcb_spi_inst|state.IDLE~q ),
	.datad(\rcb_spi_inst|cs_n_syn~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector0~0 .lut_mask = 16'hEF00;
defparam \rcb_spi_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N0
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector0~1 (
// Equation(s):
// \rcb_spi_inst|Selector0~1_combout  = (\rcb_spi_inst|Selector0~0_combout ) # ((\rcb_spi_inst|addr_rdy~q  & (\rcb_spi_inst|state.ADDR~q  & !\rcb_spi_inst|spi_mode.UNDEF_MODE~q )))

	.dataa(\rcb_spi_inst|addr_rdy~q ),
	.datab(\rcb_spi_inst|state.ADDR~q ),
	.datac(\rcb_spi_inst|spi_mode.UNDEF_MODE~q ),
	.datad(\rcb_spi_inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector0~1 .lut_mask = 16'hFF08;
defparam \rcb_spi_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N0
fiftyfivenm_lcell_comb \rcb_spi_inst|Equal2~2 (
// Equation(s):
// \rcb_spi_inst|Equal2~2_combout  = (!\rcb_spi_inst|shift_reg [2] & (!\rcb_spi_inst|shift_reg [0] & \rcb_spi_inst|Equal2~1_combout ))

	.dataa(gnd),
	.datab(\rcb_spi_inst|shift_reg [2]),
	.datac(\rcb_spi_inst|shift_reg [0]),
	.datad(\rcb_spi_inst|Equal2~1_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Equal2~2 .lut_mask = 16'h0300;
defparam \rcb_spi_inst|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y31_N1
dffeas \rcb_spi_inst|spi_mode.WRITE_MODE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|Equal2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|com_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|spi_mode.WRITE_MODE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|spi_mode.WRITE_MODE .is_wysiwyg = "true";
defparam \rcb_spi_inst|spi_mode.WRITE_MODE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N22
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector3~2 (
// Equation(s):
// \rcb_spi_inst|Selector3~2_combout  = (\rcb_spi_inst|Selector3~1_combout  & ((\rcb_spi_inst|spi_mode.WRITE_MODE~q ) # ((\rcb_spi_inst|Selector3~0_combout  & \rcb_spi_inst|state.MOSI_DATA~q )))) # (!\rcb_spi_inst|Selector3~1_combout  & 
// (\rcb_spi_inst|Selector3~0_combout  & (\rcb_spi_inst|state.MOSI_DATA~q )))

	.dataa(\rcb_spi_inst|Selector3~1_combout ),
	.datab(\rcb_spi_inst|Selector3~0_combout ),
	.datac(\rcb_spi_inst|state.MOSI_DATA~q ),
	.datad(\rcb_spi_inst|spi_mode.WRITE_MODE~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector3~2 .lut_mask = 16'hEAC0;
defparam \rcb_spi_inst|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N23
dffeas \rcb_spi_inst|state.MOSI_DATA (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|state.MOSI_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|state.MOSI_DATA .is_wysiwyg = "true";
defparam \rcb_spi_inst|state.MOSI_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N24
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector0~2 (
// Equation(s):
// \rcb_spi_inst|Selector0~2_combout  = (!\rcb_spi_inst|Selector0~1_combout  & ((\rcb_spi_inst|Selector3~0_combout ) # ((!\rcb_spi_inst|state.MISO_DATA~q  & !\rcb_spi_inst|state.MOSI_DATA~q ))))

	.dataa(\rcb_spi_inst|state.MISO_DATA~q ),
	.datab(\rcb_spi_inst|Selector3~0_combout ),
	.datac(\rcb_spi_inst|Selector0~1_combout ),
	.datad(\rcb_spi_inst|state.MOSI_DATA~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector0~2 .lut_mask = 16'h0C0D;
defparam \rcb_spi_inst|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N22
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector10~0 (
// Equation(s):
// \rcb_spi_inst|Selector10~0_combout  = (!\rcb_spi_inst|data_cnt [0] & \rcb_spi_inst|Selector0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|data_cnt [0]),
	.datad(\rcb_spi_inst|Selector0~2_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector10~0 .lut_mask = 16'h0F00;
defparam \rcb_spi_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N23
dffeas \rcb_spi_inst|data_cnt[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|data_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[0] .is_wysiwyg = "true";
defparam \rcb_spi_inst|data_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N4
fiftyfivenm_lcell_comb \rcb_spi_inst|Add0~0 (
// Equation(s):
// \rcb_spi_inst|Add0~1  = CARRY(\rcb_spi_inst|data_cnt [0])

	.dataa(\rcb_spi_inst|data_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\rcb_spi_inst|Add0~1 ));
// synopsys translate_off
defparam \rcb_spi_inst|Add0~0 .lut_mask = 16'h55AA;
defparam \rcb_spi_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N26
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector9~0 (
// Equation(s):
// \rcb_spi_inst|Selector9~0_combout  = (\rcb_spi_inst|Add0~2_combout  & \rcb_spi_inst|Selector0~2_combout )

	.dataa(\rcb_spi_inst|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|Selector0~2_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector9~0 .lut_mask = 16'hAA00;
defparam \rcb_spi_inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N27
dffeas \rcb_spi_inst|data_cnt[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|data_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[1] .is_wysiwyg = "true";
defparam \rcb_spi_inst|data_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N24
fiftyfivenm_lcell_comb \rcb_spi_inst|com_rdy~0 (
// Equation(s):
// \rcb_spi_inst|com_rdy~0_combout  = (\rcb_spi_inst|data_cnt [1] & (\rcb_spi_inst|data_cnt [2] & (\rcb_spi_inst|data_cnt [0] & !\rcb_spi_inst|data_cnt [3])))

	.dataa(\rcb_spi_inst|data_cnt [1]),
	.datab(\rcb_spi_inst|data_cnt [2]),
	.datac(\rcb_spi_inst|data_cnt [0]),
	.datad(\rcb_spi_inst|data_cnt [3]),
	.cin(gnd),
	.combout(\rcb_spi_inst|com_rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|com_rdy~0 .lut_mask = 16'h0080;
defparam \rcb_spi_inst|com_rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N0
fiftyfivenm_lcell_comb \rcb_spi_inst|Equal4~0 (
// Equation(s):
// \rcb_spi_inst|Equal4~0_combout  = ((!\rcb_spi_inst|data_cnt [5]) # (!\rcb_spi_inst|data_cnt [4])) # (!\rcb_spi_inst|com_rdy~0_combout )

	.dataa(gnd),
	.datab(\rcb_spi_inst|com_rdy~0_combout ),
	.datac(\rcb_spi_inst|data_cnt [4]),
	.datad(\rcb_spi_inst|data_cnt [5]),
	.cin(gnd),
	.combout(\rcb_spi_inst|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Equal4~0 .lut_mask = 16'h3FFF;
defparam \rcb_spi_inst|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N12
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector6~1 (
// Equation(s):
// \rcb_spi_inst|Selector6~1_combout  = ((\rcb_spi_inst|Selector4~0_combout ) # ((\rcb_spi_inst|Equal4~0_combout  & \rcb_spi_inst|Selector3~2_combout ))) # (!\rcb_spi_inst|Selector6~0_combout )

	.dataa(\rcb_spi_inst|Selector6~0_combout ),
	.datab(\rcb_spi_inst|Equal4~0_combout ),
	.datac(\rcb_spi_inst|Selector3~2_combout ),
	.datad(\rcb_spi_inst|Selector4~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector6~1 .lut_mask = 16'hFFD5;
defparam \rcb_spi_inst|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N20
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector6~2 (
// Equation(s):
// \rcb_spi_inst|Selector6~2_combout  = (\rcb_spi_inst|Selector6~1_combout  & \rcb_spi_inst|Add0~8_combout )

	.dataa(\rcb_spi_inst|Selector6~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|Add0~8_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector6~2 .lut_mask = 16'hAA00;
defparam \rcb_spi_inst|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N21
dffeas \rcb_spi_inst|data_cnt[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|Selector6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|data_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[4] .is_wysiwyg = "true";
defparam \rcb_spi_inst|data_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N8
fiftyfivenm_lcell_comb \rcb_spi_inst|com_rdy~1 (
// Equation(s):
// \rcb_spi_inst|com_rdy~1_combout  = (!\rcb_spi_inst|data_cnt [4] & (\rcb_spi_inst|com_rdy~0_combout  & (\rcb_spi_inst|Selector1~0_combout  & !\rcb_spi_inst|data_cnt [5])))

	.dataa(\rcb_spi_inst|data_cnt [4]),
	.datab(\rcb_spi_inst|com_rdy~0_combout ),
	.datac(\rcb_spi_inst|Selector1~0_combout ),
	.datad(\rcb_spi_inst|data_cnt [5]),
	.cin(gnd),
	.combout(\rcb_spi_inst|com_rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|com_rdy~1 .lut_mask = 16'h0040;
defparam \rcb_spi_inst|com_rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N9
dffeas \rcb_spi_inst|com_rdy (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|com_rdy~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|com_rdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|com_rdy .is_wysiwyg = "true";
defparam \rcb_spi_inst|com_rdy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N10
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector1~0 (
// Equation(s):
// \rcb_spi_inst|Selector1~0_combout  = (!\rcb_spi_inst|cs_n_syn~q  & (((!\rcb_spi_inst|com_rdy~q  & \rcb_spi_inst|state.CMD~q )) # (!\rcb_spi_inst|state.IDLE~q )))

	.dataa(\rcb_spi_inst|com_rdy~q ),
	.datab(\rcb_spi_inst|state.IDLE~q ),
	.datac(\rcb_spi_inst|state.CMD~q ),
	.datad(\rcb_spi_inst|cs_n_syn~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector1~0 .lut_mask = 16'h0073;
defparam \rcb_spi_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N11
dffeas \rcb_spi_inst|state.CMD (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|state.CMD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|state.CMD .is_wysiwyg = "true";
defparam \rcb_spi_inst|state.CMD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N16
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector2~0 (
// Equation(s):
// \rcb_spi_inst|Selector2~0_combout  = (\rcb_spi_inst|state.CMD~q  & ((\rcb_spi_inst|com_rdy~q ) # ((\rcb_spi_inst|state.ADDR~q  & !\rcb_spi_inst|addr_rdy~q )))) # (!\rcb_spi_inst|state.CMD~q  & (\rcb_spi_inst|state.ADDR~q  & (!\rcb_spi_inst|addr_rdy~q )))

	.dataa(\rcb_spi_inst|state.CMD~q ),
	.datab(\rcb_spi_inst|state.ADDR~q ),
	.datac(\rcb_spi_inst|addr_rdy~q ),
	.datad(\rcb_spi_inst|com_rdy~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector2~0 .lut_mask = 16'hAE0C;
defparam \rcb_spi_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N6
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector2~1 (
// Equation(s):
// \rcb_spi_inst|Selector2~1_combout  = (!\rcb_spi_inst|cs_n_syn~q  & \rcb_spi_inst|Selector2~0_combout )

	.dataa(gnd),
	.datab(\rcb_spi_inst|cs_n_syn~q ),
	.datac(gnd),
	.datad(\rcb_spi_inst|Selector2~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector2~1 .lut_mask = 16'h3300;
defparam \rcb_spi_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N2
fiftyfivenm_lcell_comb \rcb_spi_inst|addr_rdy~0 (
// Equation(s):
// \rcb_spi_inst|addr_rdy~0_combout  = (\rcb_spi_inst|Selector2~1_combout  & (\rcb_spi_inst|com_rdy~0_combout  & (\rcb_spi_inst|data_cnt [4] & !\rcb_spi_inst|data_cnt [5])))

	.dataa(\rcb_spi_inst|Selector2~1_combout ),
	.datab(\rcb_spi_inst|com_rdy~0_combout ),
	.datac(\rcb_spi_inst|data_cnt [4]),
	.datad(\rcb_spi_inst|data_cnt [5]),
	.cin(gnd),
	.combout(\rcb_spi_inst|addr_rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|addr_rdy~0 .lut_mask = 16'h0080;
defparam \rcb_spi_inst|addr_rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N3
dffeas \rcb_spi_inst|addr_rdy (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|addr_rdy~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr_rdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr_rdy .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr_rdy .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N9
dffeas \rcb_spi_inst|addr[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[3] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N17
dffeas \rcb_spi_inst|addr[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[2] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N25
dffeas \rcb_spi_inst|addr[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[0] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N7
dffeas \rcb_spi_inst|addr[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[1] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N7
dffeas \rcb_spi_inst|addr[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[4] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N23
dffeas \rcb_spi_inst|addr[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[6] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N11
dffeas \rcb_spi_inst|addr[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[5] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N21
dffeas \rcb_spi_inst|addr[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[7] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N10
fiftyfivenm_lcell_comb \i_rcb_registers|Equal0~2 (
// Equation(s):
// \i_rcb_registers|Equal0~2_combout  = (!\rcb_spi_inst|addr [6] & (!\rcb_spi_inst|addr [5] & !\rcb_spi_inst|addr [7]))

	.dataa(gnd),
	.datab(\rcb_spi_inst|addr [6]),
	.datac(\rcb_spi_inst|addr [5]),
	.datad(\rcb_spi_inst|addr [7]),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal0~2 .lut_mask = 16'h0003;
defparam \i_rcb_registers|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N12
fiftyfivenm_lcell_comb \rcb_spi_inst|addr[15]~feeder (
// Equation(s):
// \rcb_spi_inst|addr[15]~feeder_combout  = \rcb_spi_inst|shift_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [15]),
	.cin(gnd),
	.combout(\rcb_spi_inst|addr[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|addr[15]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|addr[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N13
dffeas \rcb_spi_inst|addr[15] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|addr[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[15] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N29
dffeas \rcb_spi_inst|addr[13] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[13] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N23
dffeas \rcb_spi_inst|addr[14] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[14] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N11
dffeas \rcb_spi_inst|addr[12] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[12] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N22
fiftyfivenm_lcell_comb \i_rcb_registers|Equal0~0 (
// Equation(s):
// \i_rcb_registers|Equal0~0_combout  = (!\rcb_spi_inst|addr [15] & (!\rcb_spi_inst|addr [13] & (!\rcb_spi_inst|addr [14] & !\rcb_spi_inst|addr [12])))

	.dataa(\rcb_spi_inst|addr [15]),
	.datab(\rcb_spi_inst|addr [13]),
	.datac(\rcb_spi_inst|addr [14]),
	.datad(\rcb_spi_inst|addr [12]),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal0~0 .lut_mask = 16'h0001;
defparam \i_rcb_registers|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N31
dffeas \rcb_spi_inst|addr[10] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[10] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N18
fiftyfivenm_lcell_comb \rcb_spi_inst|addr[9]~feeder (
// Equation(s):
// \rcb_spi_inst|addr[9]~feeder_combout  = \rcb_spi_inst|shift_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [9]),
	.cin(gnd),
	.combout(\rcb_spi_inst|addr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|addr[9]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|addr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N19
dffeas \rcb_spi_inst|addr[9] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|addr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[9] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N15
dffeas \rcb_spi_inst|addr[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[8] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N1
dffeas \rcb_spi_inst|addr[11] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|addr_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr[11] .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N14
fiftyfivenm_lcell_comb \i_rcb_registers|Equal0~1 (
// Equation(s):
// \i_rcb_registers|Equal0~1_combout  = (!\rcb_spi_inst|addr [10] & (!\rcb_spi_inst|addr [9] & (!\rcb_spi_inst|addr [8] & !\rcb_spi_inst|addr [11])))

	.dataa(\rcb_spi_inst|addr [10]),
	.datab(\rcb_spi_inst|addr [9]),
	.datac(\rcb_spi_inst|addr [8]),
	.datad(\rcb_spi_inst|addr [11]),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal0~1 .lut_mask = 16'h0001;
defparam \i_rcb_registers|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N0
fiftyfivenm_lcell_comb \i_rcb_registers|Equal0~3 (
// Equation(s):
// \i_rcb_registers|Equal0~3_combout  = (\i_rcb_registers|Equal0~2_combout  & (\i_rcb_registers|Equal0~0_combout  & \i_rcb_registers|Equal0~1_combout ))

	.dataa(\i_rcb_registers|Equal0~2_combout ),
	.datab(\i_rcb_registers|Equal0~0_combout ),
	.datac(gnd),
	.datad(\i_rcb_registers|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal0~3 .lut_mask = 16'h8800;
defparam \i_rcb_registers|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N6
fiftyfivenm_lcell_comb \i_rcb_registers|Equal0~4 (
// Equation(s):
// \i_rcb_registers|Equal0~4_combout  = (!\rcb_spi_inst|addr [1] & (!\rcb_spi_inst|addr [4] & \i_rcb_registers|Equal0~3_combout ))

	.dataa(gnd),
	.datab(\rcb_spi_inst|addr [1]),
	.datac(\rcb_spi_inst|addr [4]),
	.datad(\i_rcb_registers|Equal0~3_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal0~4 .lut_mask = 16'h0300;
defparam \i_rcb_registers|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N12
fiftyfivenm_lcell_comb \i_rcb_registers|Equal13~0 (
// Equation(s):
// \i_rcb_registers|Equal13~0_combout  = (\rcb_spi_inst|addr [3] & (\rcb_spi_inst|addr [2] & (\rcb_spi_inst|addr [0] & \i_rcb_registers|Equal0~4_combout )))

	.dataa(\rcb_spi_inst|addr [3]),
	.datab(\rcb_spi_inst|addr [2]),
	.datac(\rcb_spi_inst|addr [0]),
	.datad(\i_rcb_registers|Equal0~4_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal13~0 .lut_mask = 16'h8000;
defparam \i_rcb_registers|Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N20
fiftyfivenm_lcell_comb \rcb_spi_inst|always7~0 (
// Equation(s):
// \rcb_spi_inst|always7~0_combout  = (\rcb_spi_inst|sclk_syn~q  & (!\rcb_spi_inst|Equal4~0_combout  & (\rcb_spi_inst|spi_clk_reg~q  & \rcb_spi_inst|spi_mode.WRITE_MODE~q )))

	.dataa(\rcb_spi_inst|sclk_syn~q ),
	.datab(\rcb_spi_inst|Equal4~0_combout ),
	.datac(\rcb_spi_inst|spi_clk_reg~q ),
	.datad(\rcb_spi_inst|spi_mode.WRITE_MODE~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|always7~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|always7~0 .lut_mask = 16'h2000;
defparam \rcb_spi_inst|always7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N21
dffeas \rcb_spi_inst|data_mosi_rdy (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|always7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|data_mosi_rdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|data_mosi_rdy .is_wysiwyg = "true";
defparam \rcb_spi_inst|data_mosi_rdy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N6
fiftyfivenm_lcell_comb \i_rcb_registers|LEDs_strip_Mux_reg[2]~0 (
// Equation(s):
// \i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout  = (\i_rcb_registers|Equal13~0_combout  & \rcb_spi_inst|data_mosi_rdy~q )

	.dataa(gnd),
	.datab(\i_rcb_registers|Equal13~0_combout ),
	.datac(gnd),
	.datad(\rcb_spi_inst|data_mosi_rdy~q ),
	.cin(gnd),
	.combout(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[2]~0 .lut_mask = 16'hCC00;
defparam \i_rcb_registers|LEDs_strip_Mux_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N17
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[30] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[30] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N18
fiftyfivenm_lcell_comb \i_rcb_registers|Equal3~0 (
// Equation(s):
// \i_rcb_registers|Equal3~0_combout  = (!\rcb_spi_inst|addr [2] & (!\rcb_spi_inst|addr [4] & \i_rcb_registers|Equal0~3_combout ))

	.dataa(gnd),
	.datab(\rcb_spi_inst|addr [2]),
	.datac(\rcb_spi_inst|addr [4]),
	.datad(\i_rcb_registers|Equal0~3_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal3~0 .lut_mask = 16'h0300;
defparam \i_rcb_registers|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N16
fiftyfivenm_lcell_comb \i_rcb_registers|Equal3~1 (
// Equation(s):
// \i_rcb_registers|Equal3~1_combout  = (\rcb_spi_inst|addr [0] & (\rcb_spi_inst|addr [1] & \i_rcb_registers|Equal3~0_combout ))

	.dataa(\rcb_spi_inst|addr [0]),
	.datab(\rcb_spi_inst|addr [1]),
	.datac(gnd),
	.datad(\i_rcb_registers|Equal3~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal3~1 .lut_mask = 16'h8800;
defparam \i_rcb_registers|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N2
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Right_reg[0]~0 (
// Equation(s):
// \i_rcb_registers|SSRs_Right_reg[0]~0_combout  = (\rcb_spi_inst|data_mosi_rdy~q  & (\rcb_spi_inst|addr [3] & \i_rcb_registers|Equal3~1_combout ))

	.dataa(gnd),
	.datab(\rcb_spi_inst|data_mosi_rdy~q ),
	.datac(\rcb_spi_inst|addr [3]),
	.datad(\i_rcb_registers|Equal3~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[0]~0 .lut_mask = 16'hC000;
defparam \i_rcb_registers|SSRs_Right_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N19
dffeas \i_rcb_registers|SSRs_Right_reg[30] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[30] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N30
fiftyfivenm_lcell_comb \i_rcb_registers|Equal32~0 (
// Equation(s):
// \i_rcb_registers|Equal32~0_combout  = (\rcb_spi_inst|addr [1] & (\rcb_spi_inst|addr [0] & (\rcb_spi_inst|addr [3] & \i_rcb_registers|Equal3~0_combout )))

	.dataa(\rcb_spi_inst|addr [1]),
	.datab(\rcb_spi_inst|addr [0]),
	.datac(\rcb_spi_inst|addr [3]),
	.datad(\i_rcb_registers|Equal3~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal32~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal32~0 .lut_mask = 16'h8000;
defparam \i_rcb_registers|Equal32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N18
fiftyfivenm_lcell_comb \i_rcb_registers|Selector1~0 (
// Equation(s):
// \i_rcb_registers|Selector1~0_combout  = (\i_rcb_registers|LEDs_strip_Mux_reg [30] & ((\i_rcb_registers|Equal13~0_combout ) # ((\i_rcb_registers|SSRs_Right_reg [30] & \i_rcb_registers|Equal32~0_combout )))) # (!\i_rcb_registers|LEDs_strip_Mux_reg [30] & 
// (((\i_rcb_registers|SSRs_Right_reg [30] & \i_rcb_registers|Equal32~0_combout ))))

	.dataa(\i_rcb_registers|LEDs_strip_Mux_reg [30]),
	.datab(\i_rcb_registers|Equal13~0_combout ),
	.datac(\i_rcb_registers|SSRs_Right_reg [30]),
	.datad(\i_rcb_registers|Equal32~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector1~0 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N0
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[0]~32 (
// Equation(s):
// \MicCB_SYNC_CNT[0]~32_combout  = MicCB_SYNC_CNT[0] $ (VCC)
// \MicCB_SYNC_CNT[0]~33  = CARRY(MicCB_SYNC_CNT[0])

	.dataa(gnd),
	.datab(MicCB_SYNC_CNT[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MicCB_SYNC_CNT[0]~32_combout ),
	.cout(\MicCB_SYNC_CNT[0]~33 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[0]~32 .lut_mask = 16'h33CC;
defparam \MicCB_SYNC_CNT[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N29
fiftyfivenm_io_ibuf \MICCB_GEN_SYNC_FPGA~input (
	.i(MICCB_GEN_SYNC_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MICCB_GEN_SYNC_FPGA~input_o ));
// synopsys translate_off
defparam \MICCB_GEN_SYNC_FPGA~input .bus_hold = "false";
defparam \MICCB_GEN_SYNC_FPGA~input .listen_to_nsleep_signal = "false";
defparam \MICCB_GEN_SYNC_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y23_N11
dffeas MICCB_GEN_SYNC_FPGA_F(
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MICCB_GEN_SYNC_FPGA~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MICCB_GEN_SYNC_FPGA_F~q ),
	.prn(vcc));
// synopsys translate_off
defparam MICCB_GEN_SYNC_FPGA_F.is_wysiwyg = "true";
defparam MICCB_GEN_SYNC_FPGA_F.power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y27_N1
dffeas MICCB_GEN_SYNC_FPGA_FF(
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MICCB_GEN_SYNC_FPGA_F~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MICCB_GEN_SYNC_FPGA_FF~q ),
	.prn(vcc));
// synopsys translate_off
defparam MICCB_GEN_SYNC_FPGA_FF.is_wysiwyg = "true";
defparam MICCB_GEN_SYNC_FPGA_FF.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N0
fiftyfivenm_lcell_comb MICCB_GEN_SYNC_FPGA_SYN(
// Equation(s):
// \MICCB_GEN_SYNC_FPGA_SYN~combout  = (\MICCB_GEN_SYNC_FPGA_F~q  & !\MICCB_GEN_SYNC_FPGA_FF~q )

	.dataa(gnd),
	.datab(\MICCB_GEN_SYNC_FPGA_F~q ),
	.datac(\MICCB_GEN_SYNC_FPGA_FF~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.cout());
// synopsys translate_off
defparam MICCB_GEN_SYNC_FPGA_SYN.lut_mask = 16'h0C0C;
defparam MICCB_GEN_SYNC_FPGA_SYN.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N8
fiftyfivenm_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (MicCB_SYNC_CNT[18] & MicCB_SYNC_CNT[19])

	.dataa(MicCB_SYNC_CNT[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(MicCB_SYNC_CNT[19]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'hAA00;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N28
fiftyfivenm_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (MicCB_SYNC_CNT[16] & (MicCB_SYNC_CNT[14] & (MicCB_SYNC_CNT[17] & MicCB_SYNC_CNT[15])))

	.dataa(MicCB_SYNC_CNT[16]),
	.datab(MicCB_SYNC_CNT[14]),
	.datac(MicCB_SYNC_CNT[17]),
	.datad(MicCB_SYNC_CNT[15]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h8000;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N10
fiftyfivenm_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (\Equal0~6_combout  & (\Equal0~5_combout  & (MicCB_SYNC_CNT[20] & MicCB_SYNC_CNT[21])))

	.dataa(\Equal0~6_combout ),
	.datab(\Equal0~5_combout ),
	.datac(MicCB_SYNC_CNT[20]),
	.datad(MicCB_SYNC_CNT[21]),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h8000;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N16
fiftyfivenm_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (MicCB_SYNC_CNT[22] & (MicCB_SYNC_CNT[24] & (MicCB_SYNC_CNT[25] & MicCB_SYNC_CNT[23])))

	.dataa(MicCB_SYNC_CNT[22]),
	.datab(MicCB_SYNC_CNT[24]),
	.datac(MicCB_SYNC_CNT[25]),
	.datad(MicCB_SYNC_CNT[23]),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h8000;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N4
fiftyfivenm_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (MicCB_SYNC_CNT[2] & (MicCB_SYNC_CNT[4] & (MicCB_SYNC_CNT[5] & MicCB_SYNC_CNT[3])))

	.dataa(MicCB_SYNC_CNT[2]),
	.datab(MicCB_SYNC_CNT[4]),
	.datac(MicCB_SYNC_CNT[5]),
	.datad(MicCB_SYNC_CNT[3]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h8000;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N28
fiftyfivenm_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (MicCB_SYNC_CNT[13] & (MicCB_SYNC_CNT[10] & (MicCB_SYNC_CNT[11] & MicCB_SYNC_CNT[12])))

	.dataa(MicCB_SYNC_CNT[13]),
	.datab(MicCB_SYNC_CNT[10]),
	.datac(MicCB_SYNC_CNT[11]),
	.datad(MicCB_SYNC_CNT[12]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h8000;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N26
fiftyfivenm_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (MicCB_SYNC_CNT[7] & (MicCB_SYNC_CNT[6] & (MicCB_SYNC_CNT[8] & MicCB_SYNC_CNT[9])))

	.dataa(MicCB_SYNC_CNT[7]),
	.datab(MicCB_SYNC_CNT[6]),
	.datac(MicCB_SYNC_CNT[8]),
	.datad(MicCB_SYNC_CNT[9]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h8000;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N28
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[30]~92 (
// Equation(s):
// \MicCB_SYNC_CNT[30]~92_combout  = (MicCB_SYNC_CNT[30] & (\MicCB_SYNC_CNT[29]~91  $ (GND))) # (!MicCB_SYNC_CNT[30] & (!\MicCB_SYNC_CNT[29]~91  & VCC))
// \MicCB_SYNC_CNT[30]~93  = CARRY((MicCB_SYNC_CNT[30] & !\MicCB_SYNC_CNT[29]~91 ))

	.dataa(gnd),
	.datab(MicCB_SYNC_CNT[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[29]~91 ),
	.combout(\MicCB_SYNC_CNT[30]~92_combout ),
	.cout(\MicCB_SYNC_CNT[30]~93 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[30]~92 .lut_mask = 16'hC30C;
defparam \MicCB_SYNC_CNT[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N30
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[31]~94 (
// Equation(s):
// \MicCB_SYNC_CNT[31]~94_combout  = MicCB_SYNC_CNT[31] $ (\MicCB_SYNC_CNT[30]~93 )

	.dataa(MicCB_SYNC_CNT[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MicCB_SYNC_CNT[30]~93 ),
	.combout(\MicCB_SYNC_CNT[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \MicCB_SYNC_CNT[31]~94 .lut_mask = 16'h5A5A;
defparam \MicCB_SYNC_CNT[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y27_N31
dffeas \MicCB_SYNC_CNT[31] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[31]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[31] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N10
fiftyfivenm_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (MicCB_SYNC_CNT[31] & (MicCB_SYNC_CNT[30] & (MicCB_SYNC_CNT[0] & MicCB_SYNC_CNT[1])))

	.dataa(MicCB_SYNC_CNT[31]),
	.datab(MicCB_SYNC_CNT[30]),
	.datac(MicCB_SYNC_CNT[0]),
	.datad(MicCB_SYNC_CNT[1]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h8000;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N8
fiftyfivenm_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~1_combout  & (\Equal0~3_combout  & (\Equal0~2_combout  & \Equal0~0_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\Equal0~2_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N18
fiftyfivenm_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (MicCB_SYNC_CNT[29] & (MicCB_SYNC_CNT[28] & (MicCB_SYNC_CNT[27] & MicCB_SYNC_CNT[26])))

	.dataa(MicCB_SYNC_CNT[29]),
	.datab(MicCB_SYNC_CNT[28]),
	.datac(MicCB_SYNC_CNT[27]),
	.datad(MicCB_SYNC_CNT[26]),
	.cin(gnd),
	.combout(\Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = 16'h8000;
defparam \Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N2
fiftyfivenm_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (\Equal0~7_combout  & (\Equal0~8_combout  & (\Equal0~4_combout  & \Equal0~9_combout )))

	.dataa(\Equal0~7_combout ),
	.datab(\Equal0~8_combout ),
	.datac(\Equal0~4_combout ),
	.datad(\Equal0~9_combout ),
	.cin(gnd),
	.combout(\Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~10 .lut_mask = 16'h8000;
defparam \Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N1
dffeas \MicCB_SYNC_CNT[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[0]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[0] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N2
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[1]~34 (
// Equation(s):
// \MicCB_SYNC_CNT[1]~34_combout  = (MicCB_SYNC_CNT[1] & (!\MicCB_SYNC_CNT[0]~33 )) # (!MicCB_SYNC_CNT[1] & ((\MicCB_SYNC_CNT[0]~33 ) # (GND)))
// \MicCB_SYNC_CNT[1]~35  = CARRY((!\MicCB_SYNC_CNT[0]~33 ) # (!MicCB_SYNC_CNT[1]))

	.dataa(gnd),
	.datab(MicCB_SYNC_CNT[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[0]~33 ),
	.combout(\MicCB_SYNC_CNT[1]~34_combout ),
	.cout(\MicCB_SYNC_CNT[1]~35 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[1]~34 .lut_mask = 16'h3C3F;
defparam \MicCB_SYNC_CNT[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y28_N3
dffeas \MicCB_SYNC_CNT[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[1]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[1] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N4
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[2]~36 (
// Equation(s):
// \MicCB_SYNC_CNT[2]~36_combout  = (MicCB_SYNC_CNT[2] & (\MicCB_SYNC_CNT[1]~35  $ (GND))) # (!MicCB_SYNC_CNT[2] & (!\MicCB_SYNC_CNT[1]~35  & VCC))
// \MicCB_SYNC_CNT[2]~37  = CARRY((MicCB_SYNC_CNT[2] & !\MicCB_SYNC_CNT[1]~35 ))

	.dataa(gnd),
	.datab(MicCB_SYNC_CNT[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[1]~35 ),
	.combout(\MicCB_SYNC_CNT[2]~36_combout ),
	.cout(\MicCB_SYNC_CNT[2]~37 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[2]~36 .lut_mask = 16'hC30C;
defparam \MicCB_SYNC_CNT[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y28_N5
dffeas \MicCB_SYNC_CNT[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[2]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[2] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N6
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[3]~38 (
// Equation(s):
// \MicCB_SYNC_CNT[3]~38_combout  = (MicCB_SYNC_CNT[3] & (!\MicCB_SYNC_CNT[2]~37 )) # (!MicCB_SYNC_CNT[3] & ((\MicCB_SYNC_CNT[2]~37 ) # (GND)))
// \MicCB_SYNC_CNT[3]~39  = CARRY((!\MicCB_SYNC_CNT[2]~37 ) # (!MicCB_SYNC_CNT[3]))

	.dataa(MicCB_SYNC_CNT[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[2]~37 ),
	.combout(\MicCB_SYNC_CNT[3]~38_combout ),
	.cout(\MicCB_SYNC_CNT[3]~39 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[3]~38 .lut_mask = 16'h5A5F;
defparam \MicCB_SYNC_CNT[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y28_N7
dffeas \MicCB_SYNC_CNT[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[3]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[3] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N8
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[4]~40 (
// Equation(s):
// \MicCB_SYNC_CNT[4]~40_combout  = (MicCB_SYNC_CNT[4] & (\MicCB_SYNC_CNT[3]~39  $ (GND))) # (!MicCB_SYNC_CNT[4] & (!\MicCB_SYNC_CNT[3]~39  & VCC))
// \MicCB_SYNC_CNT[4]~41  = CARRY((MicCB_SYNC_CNT[4] & !\MicCB_SYNC_CNT[3]~39 ))

	.dataa(gnd),
	.datab(MicCB_SYNC_CNT[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[3]~39 ),
	.combout(\MicCB_SYNC_CNT[4]~40_combout ),
	.cout(\MicCB_SYNC_CNT[4]~41 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[4]~40 .lut_mask = 16'hC30C;
defparam \MicCB_SYNC_CNT[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y28_N9
dffeas \MicCB_SYNC_CNT[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[4]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[4] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N10
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[5]~42 (
// Equation(s):
// \MicCB_SYNC_CNT[5]~42_combout  = (MicCB_SYNC_CNT[5] & (!\MicCB_SYNC_CNT[4]~41 )) # (!MicCB_SYNC_CNT[5] & ((\MicCB_SYNC_CNT[4]~41 ) # (GND)))
// \MicCB_SYNC_CNT[5]~43  = CARRY((!\MicCB_SYNC_CNT[4]~41 ) # (!MicCB_SYNC_CNT[5]))

	.dataa(MicCB_SYNC_CNT[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[4]~41 ),
	.combout(\MicCB_SYNC_CNT[5]~42_combout ),
	.cout(\MicCB_SYNC_CNT[5]~43 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[5]~42 .lut_mask = 16'h5A5F;
defparam \MicCB_SYNC_CNT[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y28_N11
dffeas \MicCB_SYNC_CNT[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[5]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[5] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N12
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[6]~44 (
// Equation(s):
// \MicCB_SYNC_CNT[6]~44_combout  = (MicCB_SYNC_CNT[6] & (\MicCB_SYNC_CNT[5]~43  $ (GND))) # (!MicCB_SYNC_CNT[6] & (!\MicCB_SYNC_CNT[5]~43  & VCC))
// \MicCB_SYNC_CNT[6]~45  = CARRY((MicCB_SYNC_CNT[6] & !\MicCB_SYNC_CNT[5]~43 ))

	.dataa(MicCB_SYNC_CNT[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[5]~43 ),
	.combout(\MicCB_SYNC_CNT[6]~44_combout ),
	.cout(\MicCB_SYNC_CNT[6]~45 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[6]~44 .lut_mask = 16'hA50A;
defparam \MicCB_SYNC_CNT[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y28_N13
dffeas \MicCB_SYNC_CNT[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[6]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[6] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N14
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[7]~46 (
// Equation(s):
// \MicCB_SYNC_CNT[7]~46_combout  = (MicCB_SYNC_CNT[7] & (!\MicCB_SYNC_CNT[6]~45 )) # (!MicCB_SYNC_CNT[7] & ((\MicCB_SYNC_CNT[6]~45 ) # (GND)))
// \MicCB_SYNC_CNT[7]~47  = CARRY((!\MicCB_SYNC_CNT[6]~45 ) # (!MicCB_SYNC_CNT[7]))

	.dataa(gnd),
	.datab(MicCB_SYNC_CNT[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[6]~45 ),
	.combout(\MicCB_SYNC_CNT[7]~46_combout ),
	.cout(\MicCB_SYNC_CNT[7]~47 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[7]~46 .lut_mask = 16'h3C3F;
defparam \MicCB_SYNC_CNT[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y28_N15
dffeas \MicCB_SYNC_CNT[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[7]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[7] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N16
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[8]~48 (
// Equation(s):
// \MicCB_SYNC_CNT[8]~48_combout  = (MicCB_SYNC_CNT[8] & (\MicCB_SYNC_CNT[7]~47  $ (GND))) # (!MicCB_SYNC_CNT[8] & (!\MicCB_SYNC_CNT[7]~47  & VCC))
// \MicCB_SYNC_CNT[8]~49  = CARRY((MicCB_SYNC_CNT[8] & !\MicCB_SYNC_CNT[7]~47 ))

	.dataa(gnd),
	.datab(MicCB_SYNC_CNT[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[7]~47 ),
	.combout(\MicCB_SYNC_CNT[8]~48_combout ),
	.cout(\MicCB_SYNC_CNT[8]~49 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[8]~48 .lut_mask = 16'hC30C;
defparam \MicCB_SYNC_CNT[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y28_N17
dffeas \MicCB_SYNC_CNT[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[8]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[8] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N18
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[9]~50 (
// Equation(s):
// \MicCB_SYNC_CNT[9]~50_combout  = (MicCB_SYNC_CNT[9] & (!\MicCB_SYNC_CNT[8]~49 )) # (!MicCB_SYNC_CNT[9] & ((\MicCB_SYNC_CNT[8]~49 ) # (GND)))
// \MicCB_SYNC_CNT[9]~51  = CARRY((!\MicCB_SYNC_CNT[8]~49 ) # (!MicCB_SYNC_CNT[9]))

	.dataa(gnd),
	.datab(MicCB_SYNC_CNT[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[8]~49 ),
	.combout(\MicCB_SYNC_CNT[9]~50_combout ),
	.cout(\MicCB_SYNC_CNT[9]~51 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[9]~50 .lut_mask = 16'h3C3F;
defparam \MicCB_SYNC_CNT[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y28_N19
dffeas \MicCB_SYNC_CNT[9] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[9]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[9] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N20
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[10]~52 (
// Equation(s):
// \MicCB_SYNC_CNT[10]~52_combout  = (MicCB_SYNC_CNT[10] & (\MicCB_SYNC_CNT[9]~51  $ (GND))) # (!MicCB_SYNC_CNT[10] & (!\MicCB_SYNC_CNT[9]~51  & VCC))
// \MicCB_SYNC_CNT[10]~53  = CARRY((MicCB_SYNC_CNT[10] & !\MicCB_SYNC_CNT[9]~51 ))

	.dataa(gnd),
	.datab(MicCB_SYNC_CNT[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[9]~51 ),
	.combout(\MicCB_SYNC_CNT[10]~52_combout ),
	.cout(\MicCB_SYNC_CNT[10]~53 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[10]~52 .lut_mask = 16'hC30C;
defparam \MicCB_SYNC_CNT[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y28_N21
dffeas \MicCB_SYNC_CNT[10] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[10]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[10] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N22
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[11]~54 (
// Equation(s):
// \MicCB_SYNC_CNT[11]~54_combout  = (MicCB_SYNC_CNT[11] & (!\MicCB_SYNC_CNT[10]~53 )) # (!MicCB_SYNC_CNT[11] & ((\MicCB_SYNC_CNT[10]~53 ) # (GND)))
// \MicCB_SYNC_CNT[11]~55  = CARRY((!\MicCB_SYNC_CNT[10]~53 ) # (!MicCB_SYNC_CNT[11]))

	.dataa(MicCB_SYNC_CNT[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[10]~53 ),
	.combout(\MicCB_SYNC_CNT[11]~54_combout ),
	.cout(\MicCB_SYNC_CNT[11]~55 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[11]~54 .lut_mask = 16'h5A5F;
defparam \MicCB_SYNC_CNT[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y28_N23
dffeas \MicCB_SYNC_CNT[11] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[11]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[11] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N24
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[12]~56 (
// Equation(s):
// \MicCB_SYNC_CNT[12]~56_combout  = (MicCB_SYNC_CNT[12] & (\MicCB_SYNC_CNT[11]~55  $ (GND))) # (!MicCB_SYNC_CNT[12] & (!\MicCB_SYNC_CNT[11]~55  & VCC))
// \MicCB_SYNC_CNT[12]~57  = CARRY((MicCB_SYNC_CNT[12] & !\MicCB_SYNC_CNT[11]~55 ))

	.dataa(gnd),
	.datab(MicCB_SYNC_CNT[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[11]~55 ),
	.combout(\MicCB_SYNC_CNT[12]~56_combout ),
	.cout(\MicCB_SYNC_CNT[12]~57 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[12]~56 .lut_mask = 16'hC30C;
defparam \MicCB_SYNC_CNT[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y28_N25
dffeas \MicCB_SYNC_CNT[12] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[12]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[12] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N26
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[13]~58 (
// Equation(s):
// \MicCB_SYNC_CNT[13]~58_combout  = (MicCB_SYNC_CNT[13] & (!\MicCB_SYNC_CNT[12]~57 )) # (!MicCB_SYNC_CNT[13] & ((\MicCB_SYNC_CNT[12]~57 ) # (GND)))
// \MicCB_SYNC_CNT[13]~59  = CARRY((!\MicCB_SYNC_CNT[12]~57 ) # (!MicCB_SYNC_CNT[13]))

	.dataa(MicCB_SYNC_CNT[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[12]~57 ),
	.combout(\MicCB_SYNC_CNT[13]~58_combout ),
	.cout(\MicCB_SYNC_CNT[13]~59 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[13]~58 .lut_mask = 16'h5A5F;
defparam \MicCB_SYNC_CNT[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y28_N27
dffeas \MicCB_SYNC_CNT[13] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[13]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[13] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N28
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[14]~60 (
// Equation(s):
// \MicCB_SYNC_CNT[14]~60_combout  = (MicCB_SYNC_CNT[14] & (\MicCB_SYNC_CNT[13]~59  $ (GND))) # (!MicCB_SYNC_CNT[14] & (!\MicCB_SYNC_CNT[13]~59  & VCC))
// \MicCB_SYNC_CNT[14]~61  = CARRY((MicCB_SYNC_CNT[14] & !\MicCB_SYNC_CNT[13]~59 ))

	.dataa(gnd),
	.datab(MicCB_SYNC_CNT[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[13]~59 ),
	.combout(\MicCB_SYNC_CNT[14]~60_combout ),
	.cout(\MicCB_SYNC_CNT[14]~61 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[14]~60 .lut_mask = 16'hC30C;
defparam \MicCB_SYNC_CNT[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y28_N29
dffeas \MicCB_SYNC_CNT[14] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[14]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[14] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N30
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[15]~62 (
// Equation(s):
// \MicCB_SYNC_CNT[15]~62_combout  = (MicCB_SYNC_CNT[15] & (!\MicCB_SYNC_CNT[14]~61 )) # (!MicCB_SYNC_CNT[15] & ((\MicCB_SYNC_CNT[14]~61 ) # (GND)))
// \MicCB_SYNC_CNT[15]~63  = CARRY((!\MicCB_SYNC_CNT[14]~61 ) # (!MicCB_SYNC_CNT[15]))

	.dataa(MicCB_SYNC_CNT[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[14]~61 ),
	.combout(\MicCB_SYNC_CNT[15]~62_combout ),
	.cout(\MicCB_SYNC_CNT[15]~63 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[15]~62 .lut_mask = 16'h5A5F;
defparam \MicCB_SYNC_CNT[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y28_N31
dffeas \MicCB_SYNC_CNT[15] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[15]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[15] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N0
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[16]~64 (
// Equation(s):
// \MicCB_SYNC_CNT[16]~64_combout  = (MicCB_SYNC_CNT[16] & (\MicCB_SYNC_CNT[15]~63  $ (GND))) # (!MicCB_SYNC_CNT[16] & (!\MicCB_SYNC_CNT[15]~63  & VCC))
// \MicCB_SYNC_CNT[16]~65  = CARRY((MicCB_SYNC_CNT[16] & !\MicCB_SYNC_CNT[15]~63 ))

	.dataa(gnd),
	.datab(MicCB_SYNC_CNT[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[15]~63 ),
	.combout(\MicCB_SYNC_CNT[16]~64_combout ),
	.cout(\MicCB_SYNC_CNT[16]~65 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[16]~64 .lut_mask = 16'hC30C;
defparam \MicCB_SYNC_CNT[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y27_N1
dffeas \MicCB_SYNC_CNT[16] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[16]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[16] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N2
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[17]~66 (
// Equation(s):
// \MicCB_SYNC_CNT[17]~66_combout  = (MicCB_SYNC_CNT[17] & (!\MicCB_SYNC_CNT[16]~65 )) # (!MicCB_SYNC_CNT[17] & ((\MicCB_SYNC_CNT[16]~65 ) # (GND)))
// \MicCB_SYNC_CNT[17]~67  = CARRY((!\MicCB_SYNC_CNT[16]~65 ) # (!MicCB_SYNC_CNT[17]))

	.dataa(gnd),
	.datab(MicCB_SYNC_CNT[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[16]~65 ),
	.combout(\MicCB_SYNC_CNT[17]~66_combout ),
	.cout(\MicCB_SYNC_CNT[17]~67 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[17]~66 .lut_mask = 16'h3C3F;
defparam \MicCB_SYNC_CNT[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y27_N3
dffeas \MicCB_SYNC_CNT[17] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[17]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[17] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N4
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[18]~68 (
// Equation(s):
// \MicCB_SYNC_CNT[18]~68_combout  = (MicCB_SYNC_CNT[18] & (\MicCB_SYNC_CNT[17]~67  $ (GND))) # (!MicCB_SYNC_CNT[18] & (!\MicCB_SYNC_CNT[17]~67  & VCC))
// \MicCB_SYNC_CNT[18]~69  = CARRY((MicCB_SYNC_CNT[18] & !\MicCB_SYNC_CNT[17]~67 ))

	.dataa(gnd),
	.datab(MicCB_SYNC_CNT[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[17]~67 ),
	.combout(\MicCB_SYNC_CNT[18]~68_combout ),
	.cout(\MicCB_SYNC_CNT[18]~69 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[18]~68 .lut_mask = 16'hC30C;
defparam \MicCB_SYNC_CNT[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y27_N5
dffeas \MicCB_SYNC_CNT[18] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[18]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[18] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N6
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[19]~70 (
// Equation(s):
// \MicCB_SYNC_CNT[19]~70_combout  = (MicCB_SYNC_CNT[19] & (!\MicCB_SYNC_CNT[18]~69 )) # (!MicCB_SYNC_CNT[19] & ((\MicCB_SYNC_CNT[18]~69 ) # (GND)))
// \MicCB_SYNC_CNT[19]~71  = CARRY((!\MicCB_SYNC_CNT[18]~69 ) # (!MicCB_SYNC_CNT[19]))

	.dataa(MicCB_SYNC_CNT[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[18]~69 ),
	.combout(\MicCB_SYNC_CNT[19]~70_combout ),
	.cout(\MicCB_SYNC_CNT[19]~71 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[19]~70 .lut_mask = 16'h5A5F;
defparam \MicCB_SYNC_CNT[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y27_N7
dffeas \MicCB_SYNC_CNT[19] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[19]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[19] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N8
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[20]~72 (
// Equation(s):
// \MicCB_SYNC_CNT[20]~72_combout  = (MicCB_SYNC_CNT[20] & (\MicCB_SYNC_CNT[19]~71  $ (GND))) # (!MicCB_SYNC_CNT[20] & (!\MicCB_SYNC_CNT[19]~71  & VCC))
// \MicCB_SYNC_CNT[20]~73  = CARRY((MicCB_SYNC_CNT[20] & !\MicCB_SYNC_CNT[19]~71 ))

	.dataa(gnd),
	.datab(MicCB_SYNC_CNT[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[19]~71 ),
	.combout(\MicCB_SYNC_CNT[20]~72_combout ),
	.cout(\MicCB_SYNC_CNT[20]~73 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[20]~72 .lut_mask = 16'hC30C;
defparam \MicCB_SYNC_CNT[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y27_N9
dffeas \MicCB_SYNC_CNT[20] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[20]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[20] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N10
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[21]~74 (
// Equation(s):
// \MicCB_SYNC_CNT[21]~74_combout  = (MicCB_SYNC_CNT[21] & (!\MicCB_SYNC_CNT[20]~73 )) # (!MicCB_SYNC_CNT[21] & ((\MicCB_SYNC_CNT[20]~73 ) # (GND)))
// \MicCB_SYNC_CNT[21]~75  = CARRY((!\MicCB_SYNC_CNT[20]~73 ) # (!MicCB_SYNC_CNT[21]))

	.dataa(MicCB_SYNC_CNT[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[20]~73 ),
	.combout(\MicCB_SYNC_CNT[21]~74_combout ),
	.cout(\MicCB_SYNC_CNT[21]~75 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[21]~74 .lut_mask = 16'h5A5F;
defparam \MicCB_SYNC_CNT[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y27_N11
dffeas \MicCB_SYNC_CNT[21] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[21]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[21] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N12
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[22]~76 (
// Equation(s):
// \MicCB_SYNC_CNT[22]~76_combout  = (MicCB_SYNC_CNT[22] & (\MicCB_SYNC_CNT[21]~75  $ (GND))) # (!MicCB_SYNC_CNT[22] & (!\MicCB_SYNC_CNT[21]~75  & VCC))
// \MicCB_SYNC_CNT[22]~77  = CARRY((MicCB_SYNC_CNT[22] & !\MicCB_SYNC_CNT[21]~75 ))

	.dataa(MicCB_SYNC_CNT[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[21]~75 ),
	.combout(\MicCB_SYNC_CNT[22]~76_combout ),
	.cout(\MicCB_SYNC_CNT[22]~77 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[22]~76 .lut_mask = 16'hA50A;
defparam \MicCB_SYNC_CNT[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y27_N13
dffeas \MicCB_SYNC_CNT[22] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[22]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[22] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N14
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[23]~78 (
// Equation(s):
// \MicCB_SYNC_CNT[23]~78_combout  = (MicCB_SYNC_CNT[23] & (!\MicCB_SYNC_CNT[22]~77 )) # (!MicCB_SYNC_CNT[23] & ((\MicCB_SYNC_CNT[22]~77 ) # (GND)))
// \MicCB_SYNC_CNT[23]~79  = CARRY((!\MicCB_SYNC_CNT[22]~77 ) # (!MicCB_SYNC_CNT[23]))

	.dataa(gnd),
	.datab(MicCB_SYNC_CNT[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[22]~77 ),
	.combout(\MicCB_SYNC_CNT[23]~78_combout ),
	.cout(\MicCB_SYNC_CNT[23]~79 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[23]~78 .lut_mask = 16'h3C3F;
defparam \MicCB_SYNC_CNT[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y27_N15
dffeas \MicCB_SYNC_CNT[23] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[23]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[23] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N16
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[24]~80 (
// Equation(s):
// \MicCB_SYNC_CNT[24]~80_combout  = (MicCB_SYNC_CNT[24] & (\MicCB_SYNC_CNT[23]~79  $ (GND))) # (!MicCB_SYNC_CNT[24] & (!\MicCB_SYNC_CNT[23]~79  & VCC))
// \MicCB_SYNC_CNT[24]~81  = CARRY((MicCB_SYNC_CNT[24] & !\MicCB_SYNC_CNT[23]~79 ))

	.dataa(gnd),
	.datab(MicCB_SYNC_CNT[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[23]~79 ),
	.combout(\MicCB_SYNC_CNT[24]~80_combout ),
	.cout(\MicCB_SYNC_CNT[24]~81 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[24]~80 .lut_mask = 16'hC30C;
defparam \MicCB_SYNC_CNT[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y27_N17
dffeas \MicCB_SYNC_CNT[24] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[24]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[24] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N18
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[25]~82 (
// Equation(s):
// \MicCB_SYNC_CNT[25]~82_combout  = (MicCB_SYNC_CNT[25] & (!\MicCB_SYNC_CNT[24]~81 )) # (!MicCB_SYNC_CNT[25] & ((\MicCB_SYNC_CNT[24]~81 ) # (GND)))
// \MicCB_SYNC_CNT[25]~83  = CARRY((!\MicCB_SYNC_CNT[24]~81 ) # (!MicCB_SYNC_CNT[25]))

	.dataa(gnd),
	.datab(MicCB_SYNC_CNT[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[24]~81 ),
	.combout(\MicCB_SYNC_CNT[25]~82_combout ),
	.cout(\MicCB_SYNC_CNT[25]~83 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[25]~82 .lut_mask = 16'h3C3F;
defparam \MicCB_SYNC_CNT[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y27_N19
dffeas \MicCB_SYNC_CNT[25] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[25]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[25] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N20
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[26]~84 (
// Equation(s):
// \MicCB_SYNC_CNT[26]~84_combout  = (MicCB_SYNC_CNT[26] & (\MicCB_SYNC_CNT[25]~83  $ (GND))) # (!MicCB_SYNC_CNT[26] & (!\MicCB_SYNC_CNT[25]~83  & VCC))
// \MicCB_SYNC_CNT[26]~85  = CARRY((MicCB_SYNC_CNT[26] & !\MicCB_SYNC_CNT[25]~83 ))

	.dataa(gnd),
	.datab(MicCB_SYNC_CNT[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[25]~83 ),
	.combout(\MicCB_SYNC_CNT[26]~84_combout ),
	.cout(\MicCB_SYNC_CNT[26]~85 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[26]~84 .lut_mask = 16'hC30C;
defparam \MicCB_SYNC_CNT[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y27_N21
dffeas \MicCB_SYNC_CNT[26] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[26]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[26] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N22
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[27]~86 (
// Equation(s):
// \MicCB_SYNC_CNT[27]~86_combout  = (MicCB_SYNC_CNT[27] & (!\MicCB_SYNC_CNT[26]~85 )) # (!MicCB_SYNC_CNT[27] & ((\MicCB_SYNC_CNT[26]~85 ) # (GND)))
// \MicCB_SYNC_CNT[27]~87  = CARRY((!\MicCB_SYNC_CNT[26]~85 ) # (!MicCB_SYNC_CNT[27]))

	.dataa(MicCB_SYNC_CNT[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[26]~85 ),
	.combout(\MicCB_SYNC_CNT[27]~86_combout ),
	.cout(\MicCB_SYNC_CNT[27]~87 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[27]~86 .lut_mask = 16'h5A5F;
defparam \MicCB_SYNC_CNT[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y27_N23
dffeas \MicCB_SYNC_CNT[27] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[27]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[27] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N24
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[28]~88 (
// Equation(s):
// \MicCB_SYNC_CNT[28]~88_combout  = (MicCB_SYNC_CNT[28] & (\MicCB_SYNC_CNT[27]~87  $ (GND))) # (!MicCB_SYNC_CNT[28] & (!\MicCB_SYNC_CNT[27]~87  & VCC))
// \MicCB_SYNC_CNT[28]~89  = CARRY((MicCB_SYNC_CNT[28] & !\MicCB_SYNC_CNT[27]~87 ))

	.dataa(gnd),
	.datab(MicCB_SYNC_CNT[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[27]~87 ),
	.combout(\MicCB_SYNC_CNT[28]~88_combout ),
	.cout(\MicCB_SYNC_CNT[28]~89 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[28]~88 .lut_mask = 16'hC30C;
defparam \MicCB_SYNC_CNT[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y27_N25
dffeas \MicCB_SYNC_CNT[28] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[28]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[28] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N26
fiftyfivenm_lcell_comb \MicCB_SYNC_CNT[29]~90 (
// Equation(s):
// \MicCB_SYNC_CNT[29]~90_combout  = (MicCB_SYNC_CNT[29] & (!\MicCB_SYNC_CNT[28]~89 )) # (!MicCB_SYNC_CNT[29] & ((\MicCB_SYNC_CNT[28]~89 ) # (GND)))
// \MicCB_SYNC_CNT[29]~91  = CARRY((!\MicCB_SYNC_CNT[28]~89 ) # (!MicCB_SYNC_CNT[29]))

	.dataa(MicCB_SYNC_CNT[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MicCB_SYNC_CNT[28]~89 ),
	.combout(\MicCB_SYNC_CNT[29]~90_combout ),
	.cout(\MicCB_SYNC_CNT[29]~91 ));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[29]~90 .lut_mask = 16'h5A5F;
defparam \MicCB_SYNC_CNT[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y27_N27
dffeas \MicCB_SYNC_CNT[29] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[29]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[29] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N29
dffeas \MicCB_SYNC_CNT[30] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\MicCB_SYNC_CNT[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MICCB_GEN_SYNC_FPGA_SYN~combout ),
	.sload(\Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MicCB_SYNC_CNT[30]),
	.prn(vcc));
// synopsys translate_off
defparam \MicCB_SYNC_CNT[30] .is_wysiwyg = "true";
defparam \MicCB_SYNC_CNT[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N22
fiftyfivenm_lcell_comb \i_rcb_registers|Equal31~0 (
// Equation(s):
// \i_rcb_registers|Equal31~0_combout  = (\rcb_spi_inst|addr [1] & (\rcb_spi_inst|addr [3] & !\rcb_spi_inst|addr [0]))

	.dataa(\rcb_spi_inst|addr [1]),
	.datab(gnd),
	.datac(\rcb_spi_inst|addr [3]),
	.datad(\rcb_spi_inst|addr [0]),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal31~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal31~0 .lut_mask = 16'h00A0;
defparam \i_rcb_registers|Equal31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N24
fiftyfivenm_lcell_comb \i_rcb_registers|Equal31~1 (
// Equation(s):
// \i_rcb_registers|Equal31~1_combout  = (\i_rcb_registers|Equal31~0_combout  & (!\rcb_spi_inst|addr [4] & (\i_rcb_registers|Equal0~3_combout  & !\rcb_spi_inst|addr [2])))

	.dataa(\i_rcb_registers|Equal31~0_combout ),
	.datab(\rcb_spi_inst|addr [4]),
	.datac(\i_rcb_registers|Equal0~3_combout ),
	.datad(\rcb_spi_inst|addr [2]),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal31~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal31~1 .lut_mask = 16'h0020;
defparam \i_rcb_registers|Equal31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N6
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Left_reg[0]~0 (
// Equation(s):
// \i_rcb_registers|SSRs_Left_reg[0]~0_combout  = (\rcb_spi_inst|data_mosi_rdy~q  & \i_rcb_registers|Equal31~1_combout )

	.dataa(gnd),
	.datab(\rcb_spi_inst|data_mosi_rdy~q ),
	.datac(gnd),
	.datad(\i_rcb_registers|Equal31~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[0]~0 .lut_mask = 16'hCC00;
defparam \i_rcb_registers|SSRs_Left_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N5
dffeas \i_rcb_registers|SSRs_Left_reg[30] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[30] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N22
fiftyfivenm_lcell_comb \i_rcb_registers|Equal29~0 (
// Equation(s):
// \i_rcb_registers|Equal29~0_combout  = (\rcb_spi_inst|addr [3] & (\rcb_spi_inst|addr [4] & \rcb_spi_inst|addr [2]))

	.dataa(\rcb_spi_inst|addr [3]),
	.datab(\rcb_spi_inst|addr [4]),
	.datac(gnd),
	.datad(\rcb_spi_inst|addr [2]),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal29~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal29~0 .lut_mask = 16'h8800;
defparam \i_rcb_registers|Equal29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N28
fiftyfivenm_lcell_comb \i_rcb_registers|Equal29~1 (
// Equation(s):
// \i_rcb_registers|Equal29~1_combout  = (\i_rcb_registers|Equal0~2_combout  & (\i_rcb_registers|Equal0~0_combout  & (\i_rcb_registers|Equal29~0_combout  & \i_rcb_registers|Equal0~1_combout )))

	.dataa(\i_rcb_registers|Equal0~2_combout ),
	.datab(\i_rcb_registers|Equal0~0_combout ),
	.datac(\i_rcb_registers|Equal29~0_combout ),
	.datad(\i_rcb_registers|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal29~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal29~1 .lut_mask = 16'h8000;
defparam \i_rcb_registers|Equal29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N28
fiftyfivenm_lcell_comb \i_rcb_registers|Equal29~2 (
// Equation(s):
// \i_rcb_registers|Equal29~2_combout  = (!\rcb_spi_inst|addr [1] & (\rcb_spi_inst|addr [0] & \i_rcb_registers|Equal29~1_combout ))

	.dataa(\rcb_spi_inst|addr [1]),
	.datab(\rcb_spi_inst|addr [0]),
	.datac(gnd),
	.datad(\i_rcb_registers|Equal29~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal29~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal29~2 .lut_mask = 16'h4400;
defparam \i_rcb_registers|Equal29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N4
fiftyfivenm_lcell_comb \i_rcb_registers|Selector1~1 (
// Equation(s):
// \i_rcb_registers|Selector1~1_combout  = (MicCB_SYNC_CNT[30] & ((\i_rcb_registers|Equal29~2_combout ) # ((\i_rcb_registers|Equal31~1_combout  & \i_rcb_registers|SSRs_Left_reg [30])))) # (!MicCB_SYNC_CNT[30] & (\i_rcb_registers|Equal31~1_combout  & 
// (\i_rcb_registers|SSRs_Left_reg [30])))

	.dataa(MicCB_SYNC_CNT[30]),
	.datab(\i_rcb_registers|Equal31~1_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [30]),
	.datad(\i_rcb_registers|Equal29~2_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector1~1 .lut_mask = 16'hEAC0;
defparam \i_rcb_registers|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N4
fiftyfivenm_lcell_comb \i_rcb_registers|WideNor0~2 (
// Equation(s):
// \i_rcb_registers|WideNor0~2_combout  = (\i_rcb_registers|Equal31~1_combout ) # ((\i_rcb_registers|Equal29~1_combout  & (\rcb_spi_inst|addr [1] $ (\rcb_spi_inst|addr [0]))))

	.dataa(\rcb_spi_inst|addr [1]),
	.datab(\rcb_spi_inst|addr [0]),
	.datac(\i_rcb_registers|Equal29~1_combout ),
	.datad(\i_rcb_registers|Equal31~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|WideNor0~2 .lut_mask = 16'hFF60;
defparam \i_rcb_registers|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N2
fiftyfivenm_lcell_comb \i_rcb_registers|Equal0~5 (
// Equation(s):
// \i_rcb_registers|Equal0~5_combout  = (!\rcb_spi_inst|addr [3] & (!\rcb_spi_inst|addr [4] & (!\rcb_spi_inst|addr [1] & \i_rcb_registers|Equal0~3_combout )))

	.dataa(\rcb_spi_inst|addr [3]),
	.datab(\rcb_spi_inst|addr [4]),
	.datac(\rcb_spi_inst|addr [1]),
	.datad(\i_rcb_registers|Equal0~3_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal0~5 .lut_mask = 16'h0100;
defparam \i_rcb_registers|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N14
fiftyfivenm_lcell_comb \i_rcb_registers|WideNor0~0 (
// Equation(s):
// \i_rcb_registers|WideNor0~0_combout  = (\i_rcb_registers|Equal0~5_combout ) # ((\rcb_spi_inst|addr [1] & (\rcb_spi_inst|addr [0] & \i_rcb_registers|Equal3~0_combout )))

	.dataa(\rcb_spi_inst|addr [1]),
	.datab(\rcb_spi_inst|addr [0]),
	.datac(\i_rcb_registers|Equal0~5_combout ),
	.datad(\i_rcb_registers|Equal3~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|WideNor0~0 .lut_mask = 16'hF8F0;
defparam \i_rcb_registers|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N8
fiftyfivenm_lcell_comb \i_rcb_registers|WideNor0~4 (
// Equation(s):
// \i_rcb_registers|WideNor0~4_combout  = (\rcb_spi_inst|addr [3] & (!\rcb_spi_inst|addr [1] & ((!\rcb_spi_inst|addr [4]) # (!\rcb_spi_inst|addr [0])))) # (!\rcb_spi_inst|addr [3] & ((\rcb_spi_inst|addr [4]) # ((!\rcb_spi_inst|addr [0] & \rcb_spi_inst|addr 
// [1]))))

	.dataa(\rcb_spi_inst|addr [0]),
	.datab(\rcb_spi_inst|addr [1]),
	.datac(\rcb_spi_inst|addr [3]),
	.datad(\rcb_spi_inst|addr [4]),
	.cin(gnd),
	.combout(\i_rcb_registers|WideNor0~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|WideNor0~4 .lut_mask = 16'h1F34;
defparam \i_rcb_registers|WideNor0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N14
fiftyfivenm_lcell_comb \i_rcb_registers|WideNor0~5 (
// Equation(s):
// \i_rcb_registers|WideNor0~5_combout  = (\rcb_spi_inst|addr [4] & ((\i_rcb_registers|WideNor0~4_combout ) # ((!\rcb_spi_inst|addr [2])))) # (!\rcb_spi_inst|addr [4] & ((\rcb_spi_inst|addr [2] & ((\rcb_spi_inst|addr [1]))) # (!\rcb_spi_inst|addr [2] & 
// (\i_rcb_registers|WideNor0~4_combout ))))

	.dataa(\rcb_spi_inst|addr [4]),
	.datab(\i_rcb_registers|WideNor0~4_combout ),
	.datac(\rcb_spi_inst|addr [1]),
	.datad(\rcb_spi_inst|addr [2]),
	.cin(gnd),
	.combout(\i_rcb_registers|WideNor0~5_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|WideNor0~5 .lut_mask = 16'hD8EE;
defparam \i_rcb_registers|WideNor0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N24
fiftyfivenm_lcell_comb \i_rcb_registers|Equal33~0 (
// Equation(s):
// \i_rcb_registers|Equal33~0_combout  = (\rcb_spi_inst|addr [3] & (\rcb_spi_inst|addr [2] & (!\rcb_spi_inst|addr [0] & \i_rcb_registers|Equal0~4_combout )))

	.dataa(\rcb_spi_inst|addr [3]),
	.datab(\rcb_spi_inst|addr [2]),
	.datac(\rcb_spi_inst|addr [0]),
	.datad(\i_rcb_registers|Equal0~4_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal33~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal33~0 .lut_mask = 16'h0800;
defparam \i_rcb_registers|Equal33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N4
fiftyfivenm_lcell_comb \i_rcb_registers|WideNor0~1 (
// Equation(s):
// \i_rcb_registers|WideNor0~1_combout  = (\i_rcb_registers|Equal13~0_combout ) # ((\i_rcb_registers|Equal33~0_combout ) # ((\i_rcb_registers|Equal0~3_combout  & \i_rcb_registers|WideNor0~5_combout )))

	.dataa(\i_rcb_registers|Equal13~0_combout ),
	.datab(\i_rcb_registers|Equal0~3_combout ),
	.datac(\i_rcb_registers|WideNor0~5_combout ),
	.datad(\i_rcb_registers|Equal33~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|WideNor0~1 .lut_mask = 16'hFFEA;
defparam \i_rcb_registers|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N6
fiftyfivenm_lcell_comb \i_rcb_registers|WideNor0~3 (
// Equation(s):
// \i_rcb_registers|WideNor0~3_combout  = (\i_rcb_registers|WideNor0~2_combout ) # ((\i_rcb_registers|WideNor0~0_combout ) # (\i_rcb_registers|WideNor0~1_combout ))

	.dataa(\i_rcb_registers|WideNor0~2_combout ),
	.datab(gnd),
	.datac(\i_rcb_registers|WideNor0~0_combout ),
	.datad(\i_rcb_registers|WideNor0~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|WideNor0~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|WideNor0~3 .lut_mask = 16'hFFFA;
defparam \i_rcb_registers|WideNor0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N12
fiftyfivenm_lcell_comb \i_rcb_registers|Selector1~2 (
// Equation(s):
// \i_rcb_registers|Selector1~2_combout  = (\i_rcb_registers|Selector1~0_combout ) # ((\i_rcb_registers|Selector1~1_combout ) # (!\i_rcb_registers|WideNor0~3_combout ))

	.dataa(\i_rcb_registers|Selector1~0_combout ),
	.datab(\i_rcb_registers|Selector1~1_combout ),
	.datac(gnd),
	.datad(\i_rcb_registers|WideNor0~3_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector1~2 .lut_mask = 16'hEEFF;
defparam \i_rcb_registers|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N1
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[29] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[29] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N25
dffeas \i_rcb_registers|SSRs_Right_reg[29] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[29] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N24
fiftyfivenm_lcell_comb \i_rcb_registers|Selector2~0 (
// Equation(s):
// \i_rcb_registers|Selector2~0_combout  = (\i_rcb_registers|LEDs_strip_Mux_reg [29] & ((\i_rcb_registers|Equal13~0_combout ) # ((\i_rcb_registers|SSRs_Right_reg [29] & \i_rcb_registers|Equal32~0_combout )))) # (!\i_rcb_registers|LEDs_strip_Mux_reg [29] & 
// (((\i_rcb_registers|SSRs_Right_reg [29] & \i_rcb_registers|Equal32~0_combout ))))

	.dataa(\i_rcb_registers|LEDs_strip_Mux_reg [29]),
	.datab(\i_rcb_registers|Equal13~0_combout ),
	.datac(\i_rcb_registers|SSRs_Right_reg [29]),
	.datad(\i_rcb_registers|Equal32~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector2~0 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N7
dffeas \i_rcb_registers|SSRs_Left_reg[29] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[29] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N6
fiftyfivenm_lcell_comb \i_rcb_registers|Selector2~1 (
// Equation(s):
// \i_rcb_registers|Selector2~1_combout  = (MicCB_SYNC_CNT[29] & ((\i_rcb_registers|Equal29~2_combout ) # ((\i_rcb_registers|Equal31~1_combout  & \i_rcb_registers|SSRs_Left_reg [29])))) # (!MicCB_SYNC_CNT[29] & (\i_rcb_registers|Equal31~1_combout  & 
// (\i_rcb_registers|SSRs_Left_reg [29])))

	.dataa(MicCB_SYNC_CNT[29]),
	.datab(\i_rcb_registers|Equal31~1_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [29]),
	.datad(\i_rcb_registers|Equal29~2_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector2~1 .lut_mask = 16'hEAC0;
defparam \i_rcb_registers|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N22
fiftyfivenm_lcell_comb \i_rcb_registers|Selector2~2 (
// Equation(s):
// \i_rcb_registers|Selector2~2_combout  = (\i_rcb_registers|Selector2~0_combout ) # ((\i_rcb_registers|Selector2~1_combout ) # (!\i_rcb_registers|WideNor0~3_combout ))

	.dataa(\i_rcb_registers|Selector2~0_combout ),
	.datab(\i_rcb_registers|Selector2~1_combout ),
	.datac(gnd),
	.datad(\i_rcb_registers|WideNor0~3_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector2~2 .lut_mask = 16'hEEFF;
defparam \i_rcb_registers|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N17
dffeas \i_rcb_registers|SSRs_Left_reg[28] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[28] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N16
fiftyfivenm_lcell_comb \i_rcb_registers|Selector3~0 (
// Equation(s):
// \i_rcb_registers|Selector3~0_combout  = (\i_rcb_registers|Equal31~1_combout  & ((\i_rcb_registers|SSRs_Left_reg [28]) # ((MicCB_SYNC_CNT[28] & \i_rcb_registers|Equal29~2_combout )))) # (!\i_rcb_registers|Equal31~1_combout  & (MicCB_SYNC_CNT[28] & 
// ((\i_rcb_registers|Equal29~2_combout ))))

	.dataa(\i_rcb_registers|Equal31~1_combout ),
	.datab(MicCB_SYNC_CNT[28]),
	.datac(\i_rcb_registers|SSRs_Left_reg [28]),
	.datad(\i_rcb_registers|Equal29~2_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector3~0 .lut_mask = 16'hECA0;
defparam \i_rcb_registers|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N26
fiftyfivenm_lcell_comb \i_rcb_registers|Equal1~0 (
// Equation(s):
// \i_rcb_registers|Equal1~0_combout  = (\i_rcb_registers|Equal0~4_combout  & (!\rcb_spi_inst|addr [2] & (!\rcb_spi_inst|addr [3] & \rcb_spi_inst|addr [0])))

	.dataa(\i_rcb_registers|Equal0~4_combout ),
	.datab(\rcb_spi_inst|addr [2]),
	.datac(\rcb_spi_inst|addr [3]),
	.datad(\rcb_spi_inst|addr [0]),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal1~0 .lut_mask = 16'h0200;
defparam \i_rcb_registers|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N12
fiftyfivenm_lcell_comb \i_rcb_registers|Selector3~2 (
// Equation(s):
// \i_rcb_registers|Selector3~2_combout  = (!\i_rcb_registers|Equal1~0_combout  & ((\i_rcb_registers|WideNor0~0_combout ) # ((\i_rcb_registers|WideNor0~2_combout ) # (\i_rcb_registers|WideNor0~1_combout ))))

	.dataa(\i_rcb_registers|Equal1~0_combout ),
	.datab(\i_rcb_registers|WideNor0~0_combout ),
	.datac(\i_rcb_registers|WideNor0~2_combout ),
	.datad(\i_rcb_registers|WideNor0~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector3~2 .lut_mask = 16'h5554;
defparam \i_rcb_registers|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N11
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[28] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[28] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N7
dffeas \i_rcb_registers|SSRs_Right_reg[28] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[28] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N6
fiftyfivenm_lcell_comb \i_rcb_registers|Selector3~1 (
// Equation(s):
// \i_rcb_registers|Selector3~1_combout  = (\i_rcb_registers|LEDs_strip_Mux_reg [28] & ((\i_rcb_registers|Equal13~0_combout ) # ((\i_rcb_registers|SSRs_Right_reg [28] & \i_rcb_registers|Equal32~0_combout )))) # (!\i_rcb_registers|LEDs_strip_Mux_reg [28] & 
// (((\i_rcb_registers|SSRs_Right_reg [28] & \i_rcb_registers|Equal32~0_combout ))))

	.dataa(\i_rcb_registers|LEDs_strip_Mux_reg [28]),
	.datab(\i_rcb_registers|Equal13~0_combout ),
	.datac(\i_rcb_registers|SSRs_Right_reg [28]),
	.datad(\i_rcb_registers|Equal32~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector3~1 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N8
fiftyfivenm_lcell_comb \i_rcb_registers|Selector3~3 (
// Equation(s):
// \i_rcb_registers|Selector3~3_combout  = (\i_rcb_registers|Selector3~0_combout ) # ((\i_rcb_registers|Selector3~1_combout ) # (!\i_rcb_registers|Selector3~2_combout ))

	.dataa(\i_rcb_registers|Selector3~0_combout ),
	.datab(\i_rcb_registers|Selector3~2_combout ),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector3~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector3~3 .lut_mask = 16'hFFBB;
defparam \i_rcb_registers|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N13
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[27] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[27] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N15
dffeas \i_rcb_registers|SSRs_Right_reg[27] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[27] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N14
fiftyfivenm_lcell_comb \i_rcb_registers|Selector4~0 (
// Equation(s):
// \i_rcb_registers|Selector4~0_combout  = (\i_rcb_registers|LEDs_strip_Mux_reg [27] & ((\i_rcb_registers|Equal13~0_combout ) # ((\i_rcb_registers|Equal32~0_combout  & \i_rcb_registers|SSRs_Right_reg [27])))) # (!\i_rcb_registers|LEDs_strip_Mux_reg [27] & 
// (\i_rcb_registers|Equal32~0_combout  & (\i_rcb_registers|SSRs_Right_reg [27])))

	.dataa(\i_rcb_registers|LEDs_strip_Mux_reg [27]),
	.datab(\i_rcb_registers|Equal32~0_combout ),
	.datac(\i_rcb_registers|SSRs_Right_reg [27]),
	.datad(\i_rcb_registers|Equal13~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector4~0 .lut_mask = 16'hEAC0;
defparam \i_rcb_registers|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N21
dffeas \i_rcb_registers|SSRs_Left_reg[27] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[27] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N20
fiftyfivenm_lcell_comb \i_rcb_registers|Selector4~1 (
// Equation(s):
// \i_rcb_registers|Selector4~1_combout  = (MicCB_SYNC_CNT[27] & ((\i_rcb_registers|Equal29~2_combout ) # ((\i_rcb_registers|Equal31~1_combout  & \i_rcb_registers|SSRs_Left_reg [27])))) # (!MicCB_SYNC_CNT[27] & (\i_rcb_registers|Equal31~1_combout  & 
// (\i_rcb_registers|SSRs_Left_reg [27])))

	.dataa(MicCB_SYNC_CNT[27]),
	.datab(\i_rcb_registers|Equal31~1_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [27]),
	.datad(\i_rcb_registers|Equal29~2_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector4~1 .lut_mask = 16'hEAC0;
defparam \i_rcb_registers|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N16
fiftyfivenm_lcell_comb \i_rcb_registers|Selector4~2 (
// Equation(s):
// \i_rcb_registers|Selector4~2_combout  = (\i_rcb_registers|Selector4~0_combout ) # ((\i_rcb_registers|Selector4~1_combout ) # (!\i_rcb_registers|WideNor0~3_combout ))

	.dataa(\i_rcb_registers|Selector4~0_combout ),
	.datab(\i_rcb_registers|WideNor0~3_combout ),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector4~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector4~2 .lut_mask = 16'hFFBB;
defparam \i_rcb_registers|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N21
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[26] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[26] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N3
dffeas \i_rcb_registers|SSRs_Right_reg[26] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[26] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N2
fiftyfivenm_lcell_comb \i_rcb_registers|Selector5~1 (
// Equation(s):
// \i_rcb_registers|Selector5~1_combout  = (\i_rcb_registers|LEDs_strip_Mux_reg [26] & ((\i_rcb_registers|Equal13~0_combout ) # ((\i_rcb_registers|SSRs_Right_reg [26] & \i_rcb_registers|Equal32~0_combout )))) # (!\i_rcb_registers|LEDs_strip_Mux_reg [26] & 
// (((\i_rcb_registers|SSRs_Right_reg [26] & \i_rcb_registers|Equal32~0_combout ))))

	.dataa(\i_rcb_registers|LEDs_strip_Mux_reg [26]),
	.datab(\i_rcb_registers|Equal13~0_combout ),
	.datac(\i_rcb_registers|SSRs_Right_reg [26]),
	.datad(\i_rcb_registers|Equal32~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector5~1 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N3
dffeas \i_rcb_registers|SSRs_Left_reg[26] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[26] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N2
fiftyfivenm_lcell_comb \i_rcb_registers|Selector5~0 (
// Equation(s):
// \i_rcb_registers|Selector5~0_combout  = (\i_rcb_registers|Equal31~1_combout  & ((\i_rcb_registers|SSRs_Left_reg [26]) # ((MicCB_SYNC_CNT[26] & \i_rcb_registers|Equal29~2_combout )))) # (!\i_rcb_registers|Equal31~1_combout  & (MicCB_SYNC_CNT[26] & 
// ((\i_rcb_registers|Equal29~2_combout ))))

	.dataa(\i_rcb_registers|Equal31~1_combout ),
	.datab(MicCB_SYNC_CNT[26]),
	.datac(\i_rcb_registers|SSRs_Left_reg [26]),
	.datad(\i_rcb_registers|Equal29~2_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector5~0 .lut_mask = 16'hECA0;
defparam \i_rcb_registers|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N0
fiftyfivenm_lcell_comb \i_rcb_registers|Equal0~6 (
// Equation(s):
// \i_rcb_registers|Equal0~6_combout  = (!\rcb_spi_inst|addr [2] & (\i_rcb_registers|Equal0~5_combout  & !\rcb_spi_inst|addr [0]))

	.dataa(gnd),
	.datab(\rcb_spi_inst|addr [2]),
	.datac(\i_rcb_registers|Equal0~5_combout ),
	.datad(\rcb_spi_inst|addr [0]),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal0~6 .lut_mask = 16'h0030;
defparam \i_rcb_registers|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N16
fiftyfivenm_lcell_comb \i_rcb_registers|Selector5~2 (
// Equation(s):
// \i_rcb_registers|Selector5~2_combout  = (!\i_rcb_registers|Equal0~6_combout  & ((\i_rcb_registers|WideNor0~2_combout ) # ((\i_rcb_registers|WideNor0~0_combout ) # (\i_rcb_registers|WideNor0~1_combout ))))

	.dataa(\i_rcb_registers|WideNor0~2_combout ),
	.datab(\i_rcb_registers|Equal0~6_combout ),
	.datac(\i_rcb_registers|WideNor0~0_combout ),
	.datad(\i_rcb_registers|WideNor0~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector5~2 .lut_mask = 16'h3332;
defparam \i_rcb_registers|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N8
fiftyfivenm_lcell_comb \i_rcb_registers|Selector5~3 (
// Equation(s):
// \i_rcb_registers|Selector5~3_combout  = (\i_rcb_registers|Selector5~1_combout ) # ((\i_rcb_registers|Selector5~0_combout ) # (!\i_rcb_registers|Selector5~2_combout ))

	.dataa(\i_rcb_registers|Selector5~1_combout ),
	.datab(\i_rcb_registers|Selector5~0_combout ),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector5~2_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector5~3 .lut_mask = 16'hEEFF;
defparam \i_rcb_registers|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N29
dffeas \i_rcb_registers|SSRs_Left_reg[25] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[25] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N28
fiftyfivenm_lcell_comb \i_rcb_registers|Selector6~0 (
// Equation(s):
// \i_rcb_registers|Selector6~0_combout  = (MicCB_SYNC_CNT[25] & ((\i_rcb_registers|Equal29~2_combout ) # ((\i_rcb_registers|SSRs_Left_reg [25] & \i_rcb_registers|Equal31~1_combout )))) # (!MicCB_SYNC_CNT[25] & (((\i_rcb_registers|SSRs_Left_reg [25] & 
// \i_rcb_registers|Equal31~1_combout ))))

	.dataa(MicCB_SYNC_CNT[25]),
	.datab(\i_rcb_registers|Equal29~2_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [25]),
	.datad(\i_rcb_registers|Equal31~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector6~0 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N9
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[25] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[25] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N8
fiftyfivenm_lcell_comb \i_rcb_registers|Selector6~1 (
// Equation(s):
// \i_rcb_registers|Selector6~1_combout  = (\i_rcb_registers|Equal0~6_combout ) # (((\i_rcb_registers|Equal13~0_combout  & \i_rcb_registers|LEDs_strip_Mux_reg [25])) # (!\i_rcb_registers|Selector3~2_combout ))

	.dataa(\i_rcb_registers|Equal0~6_combout ),
	.datab(\i_rcb_registers|Equal13~0_combout ),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [25]),
	.datad(\i_rcb_registers|Selector3~2_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector6~1 .lut_mask = 16'hEAFF;
defparam \i_rcb_registers|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N23
dffeas \i_rcb_registers|SSRs_Right_reg[25] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[25] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N22
fiftyfivenm_lcell_comb \i_rcb_registers|Selector6~2 (
// Equation(s):
// \i_rcb_registers|Selector6~2_combout  = (\i_rcb_registers|Selector6~0_combout ) # ((\i_rcb_registers|Selector6~1_combout ) # ((\i_rcb_registers|SSRs_Right_reg [25] & \i_rcb_registers|Equal32~0_combout )))

	.dataa(\i_rcb_registers|Selector6~0_combout ),
	.datab(\i_rcb_registers|Selector6~1_combout ),
	.datac(\i_rcb_registers|SSRs_Right_reg [25]),
	.datad(\i_rcb_registers|Equal32~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector6~2 .lut_mask = 16'hFEEE;
defparam \i_rcb_registers|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N26
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift[26]~feeder (
// Equation(s):
// \rcb_spi_inst|miso_shift[26]~feeder_combout  = \i_rcb_registers|Selector6~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector6~2_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[26]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|miso_shift[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N31
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[24] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[24] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N29
dffeas \i_rcb_registers|SSRs_Right_reg[24] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[24] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N28
fiftyfivenm_lcell_comb \i_rcb_registers|Selector7~1 (
// Equation(s):
// \i_rcb_registers|Selector7~1_combout  = (\i_rcb_registers|LEDs_strip_Mux_reg [24] & ((\i_rcb_registers|Equal13~0_combout ) # ((\i_rcb_registers|SSRs_Right_reg [24] & \i_rcb_registers|Equal32~0_combout )))) # (!\i_rcb_registers|LEDs_strip_Mux_reg [24] & 
// (((\i_rcb_registers|SSRs_Right_reg [24] & \i_rcb_registers|Equal32~0_combout ))))

	.dataa(\i_rcb_registers|LEDs_strip_Mux_reg [24]),
	.datab(\i_rcb_registers|Equal13~0_combout ),
	.datac(\i_rcb_registers|SSRs_Right_reg [24]),
	.datad(\i_rcb_registers|Equal32~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector7~1 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N25
dffeas \i_rcb_registers|SSRs_Left_reg[24] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[24] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N24
fiftyfivenm_lcell_comb \i_rcb_registers|Selector7~0 (
// Equation(s):
// \i_rcb_registers|Selector7~0_combout  = (MicCB_SYNC_CNT[24] & ((\i_rcb_registers|Equal29~2_combout ) # ((\i_rcb_registers|SSRs_Left_reg [24] & \i_rcb_registers|Equal31~1_combout )))) # (!MicCB_SYNC_CNT[24] & (((\i_rcb_registers|SSRs_Left_reg [24] & 
// \i_rcb_registers|Equal31~1_combout ))))

	.dataa(MicCB_SYNC_CNT[24]),
	.datab(\i_rcb_registers|Equal29~2_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [24]),
	.datad(\i_rcb_registers|Equal31~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector7~0 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N4
fiftyfivenm_lcell_comb \i_rcb_registers|Selector7~2 (
// Equation(s):
// \i_rcb_registers|Selector7~2_combout  = (\i_rcb_registers|Selector7~1_combout ) # ((\i_rcb_registers|Selector7~0_combout ) # (!\i_rcb_registers|Selector5~2_combout ))

	.dataa(\i_rcb_registers|Selector7~1_combout ),
	.datab(\i_rcb_registers|Selector7~0_combout ),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector5~2_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector7~2 .lut_mask = 16'hEEFF;
defparam \i_rcb_registers|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N11
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[23] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[23] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N21
dffeas \i_rcb_registers|SSRs_Right_reg[23] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[23] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N20
fiftyfivenm_lcell_comb \i_rcb_registers|Selector8~0 (
// Equation(s):
// \i_rcb_registers|Selector8~0_combout  = (\i_rcb_registers|LEDs_strip_Mux_reg [23] & ((\i_rcb_registers|Equal13~0_combout ) # ((\i_rcb_registers|Equal32~0_combout  & \i_rcb_registers|SSRs_Right_reg [23])))) # (!\i_rcb_registers|LEDs_strip_Mux_reg [23] & 
// (\i_rcb_registers|Equal32~0_combout  & (\i_rcb_registers|SSRs_Right_reg [23])))

	.dataa(\i_rcb_registers|LEDs_strip_Mux_reg [23]),
	.datab(\i_rcb_registers|Equal32~0_combout ),
	.datac(\i_rcb_registers|SSRs_Right_reg [23]),
	.datad(\i_rcb_registers|Equal13~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector8~0 .lut_mask = 16'hEAC0;
defparam \i_rcb_registers|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N19
dffeas \i_rcb_registers|SSRs_Left_reg[23] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[23] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N18
fiftyfivenm_lcell_comb \i_rcb_registers|Selector8~1 (
// Equation(s):
// \i_rcb_registers|Selector8~1_combout  = (MicCB_SYNC_CNT[23] & ((\i_rcb_registers|Equal29~2_combout ) # ((\i_rcb_registers|SSRs_Left_reg [23] & \i_rcb_registers|Equal31~1_combout )))) # (!MicCB_SYNC_CNT[23] & (((\i_rcb_registers|SSRs_Left_reg [23] & 
// \i_rcb_registers|Equal31~1_combout ))))

	.dataa(MicCB_SYNC_CNT[23]),
	.datab(\i_rcb_registers|Equal29~2_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [23]),
	.datad(\i_rcb_registers|Equal31~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector8~1 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N14
fiftyfivenm_lcell_comb \i_rcb_registers|Selector8~2 (
// Equation(s):
// \i_rcb_registers|Selector8~2_combout  = (\i_rcb_registers|Selector8~0_combout ) # ((\i_rcb_registers|Selector8~1_combout ) # (!\i_rcb_registers|WideNor0~3_combout ))

	.dataa(\i_rcb_registers|Selector8~0_combout ),
	.datab(\i_rcb_registers|WideNor0~3_combout ),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector8~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector8~2 .lut_mask = 16'hFFBB;
defparam \i_rcb_registers|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N27
dffeas \i_rcb_registers|SSRs_Left_reg[22] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[22] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N26
fiftyfivenm_lcell_comb \i_rcb_registers|Selector9~1 (
// Equation(s):
// \i_rcb_registers|Selector9~1_combout  = (\i_rcb_registers|Equal31~1_combout  & ((\i_rcb_registers|SSRs_Left_reg [22]) # ((\i_rcb_registers|Equal29~2_combout  & MicCB_SYNC_CNT[22])))) # (!\i_rcb_registers|Equal31~1_combout  & 
// (\i_rcb_registers|Equal29~2_combout  & ((MicCB_SYNC_CNT[22]))))

	.dataa(\i_rcb_registers|Equal31~1_combout ),
	.datab(\i_rcb_registers|Equal29~2_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [22]),
	.datad(MicCB_SYNC_CNT[22]),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector9~1 .lut_mask = 16'hECA0;
defparam \i_rcb_registers|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N27
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[22] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[22] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N17
dffeas \i_rcb_registers|SSRs_Right_reg[22] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[22] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N16
fiftyfivenm_lcell_comb \i_rcb_registers|Selector9~0 (
// Equation(s):
// \i_rcb_registers|Selector9~0_combout  = (\i_rcb_registers|LEDs_strip_Mux_reg [22] & ((\i_rcb_registers|Equal13~0_combout ) # ((\i_rcb_registers|Equal32~0_combout  & \i_rcb_registers|SSRs_Right_reg [22])))) # (!\i_rcb_registers|LEDs_strip_Mux_reg [22] & 
// (\i_rcb_registers|Equal32~0_combout  & (\i_rcb_registers|SSRs_Right_reg [22])))

	.dataa(\i_rcb_registers|LEDs_strip_Mux_reg [22]),
	.datab(\i_rcb_registers|Equal32~0_combout ),
	.datac(\i_rcb_registers|SSRs_Right_reg [22]),
	.datad(\i_rcb_registers|Equal13~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector9~0 .lut_mask = 16'hEAC0;
defparam \i_rcb_registers|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N30
fiftyfivenm_lcell_comb \i_rcb_registers|Selector9~2 (
// Equation(s):
// \i_rcb_registers|Selector9~2_combout  = (\i_rcb_registers|Selector9~1_combout ) # ((\i_rcb_registers|Selector9~0_combout ) # (!\i_rcb_registers|WideNor0~3_combout ))

	.dataa(\i_rcb_registers|Selector9~1_combout ),
	.datab(\i_rcb_registers|WideNor0~3_combout ),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector9~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector9~2 .lut_mask = 16'hFFBB;
defparam \i_rcb_registers|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N1
dffeas \i_rcb_registers|SSRs_Left_reg[21] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[21] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N0
fiftyfivenm_lcell_comb \i_rcb_registers|Selector10~1 (
// Equation(s):
// \i_rcb_registers|Selector10~1_combout  = (MicCB_SYNC_CNT[21] & ((\i_rcb_registers|Equal29~2_combout ) # ((\i_rcb_registers|SSRs_Left_reg [21] & \i_rcb_registers|Equal31~1_combout )))) # (!MicCB_SYNC_CNT[21] & (((\i_rcb_registers|SSRs_Left_reg [21] & 
// \i_rcb_registers|Equal31~1_combout ))))

	.dataa(MicCB_SYNC_CNT[21]),
	.datab(\i_rcb_registers|Equal29~2_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [21]),
	.datad(\i_rcb_registers|Equal31~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector10~1 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N31
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[21] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[21] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N15
dffeas \i_rcb_registers|SSRs_Right_reg[21] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[21] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N14
fiftyfivenm_lcell_comb \i_rcb_registers|Selector10~0 (
// Equation(s):
// \i_rcb_registers|Selector10~0_combout  = (\i_rcb_registers|LEDs_strip_Mux_reg [21] & ((\i_rcb_registers|Equal13~0_combout ) # ((\i_rcb_registers|Equal32~0_combout  & \i_rcb_registers|SSRs_Right_reg [21])))) # (!\i_rcb_registers|LEDs_strip_Mux_reg [21] & 
// (\i_rcb_registers|Equal32~0_combout  & (\i_rcb_registers|SSRs_Right_reg [21])))

	.dataa(\i_rcb_registers|LEDs_strip_Mux_reg [21]),
	.datab(\i_rcb_registers|Equal32~0_combout ),
	.datac(\i_rcb_registers|SSRs_Right_reg [21]),
	.datad(\i_rcb_registers|Equal13~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector10~0 .lut_mask = 16'hEAC0;
defparam \i_rcb_registers|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N22
fiftyfivenm_lcell_comb \i_rcb_registers|Selector10~2 (
// Equation(s):
// \i_rcb_registers|Selector10~2_combout  = (\i_rcb_registers|Selector10~1_combout ) # ((\i_rcb_registers|Selector10~0_combout ) # (!\i_rcb_registers|WideNor0~3_combout ))

	.dataa(\i_rcb_registers|Selector10~1_combout ),
	.datab(\i_rcb_registers|WideNor0~3_combout ),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector10~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector10~2 .lut_mask = 16'hFFBB;
defparam \i_rcb_registers|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N7
dffeas \i_rcb_registers|SSRs_Left_reg[20] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[20] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N6
fiftyfivenm_lcell_comb \i_rcb_registers|Selector11~0 (
// Equation(s):
// \i_rcb_registers|Selector11~0_combout  = (\i_rcb_registers|Equal31~1_combout  & ((\i_rcb_registers|SSRs_Left_reg [20]) # ((MicCB_SYNC_CNT[20] & \i_rcb_registers|Equal29~2_combout )))) # (!\i_rcb_registers|Equal31~1_combout  & (MicCB_SYNC_CNT[20] & 
// ((\i_rcb_registers|Equal29~2_combout ))))

	.dataa(\i_rcb_registers|Equal31~1_combout ),
	.datab(MicCB_SYNC_CNT[20]),
	.datac(\i_rcb_registers|SSRs_Left_reg [20]),
	.datad(\i_rcb_registers|Equal29~2_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector11~0 .lut_mask = 16'hECA0;
defparam \i_rcb_registers|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N5
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[20] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[20] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N1
dffeas \i_rcb_registers|SSRs_Right_reg[20] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[20] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N0
fiftyfivenm_lcell_comb \i_rcb_registers|Selector11~1 (
// Equation(s):
// \i_rcb_registers|Selector11~1_combout  = (\i_rcb_registers|LEDs_strip_Mux_reg [20] & ((\i_rcb_registers|Equal13~0_combout ) # ((\i_rcb_registers|Equal32~0_combout  & \i_rcb_registers|SSRs_Right_reg [20])))) # (!\i_rcb_registers|LEDs_strip_Mux_reg [20] & 
// (\i_rcb_registers|Equal32~0_combout  & (\i_rcb_registers|SSRs_Right_reg [20])))

	.dataa(\i_rcb_registers|LEDs_strip_Mux_reg [20]),
	.datab(\i_rcb_registers|Equal32~0_combout ),
	.datac(\i_rcb_registers|SSRs_Right_reg [20]),
	.datad(\i_rcb_registers|Equal13~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector11~1 .lut_mask = 16'hEAC0;
defparam \i_rcb_registers|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N28
fiftyfivenm_lcell_comb \i_rcb_registers|Selector11~2 (
// Equation(s):
// \i_rcb_registers|Selector11~2_combout  = ((\i_rcb_registers|Selector11~0_combout ) # (\i_rcb_registers|Selector11~1_combout )) # (!\i_rcb_registers|Selector3~2_combout )

	.dataa(\i_rcb_registers|Selector3~2_combout ),
	.datab(\i_rcb_registers|Selector11~0_combout ),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector11~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector11~2 .lut_mask = 16'hFFDD;
defparam \i_rcb_registers|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N21
dffeas \i_rcb_registers|SSRs_Left_reg[19] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[19] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N20
fiftyfivenm_lcell_comb \i_rcb_registers|Selector12~0 (
// Equation(s):
// \i_rcb_registers|Selector12~0_combout  = (\i_rcb_registers|Equal31~1_combout  & ((\i_rcb_registers|SSRs_Left_reg [19]) # ((\i_rcb_registers|Equal29~2_combout  & MicCB_SYNC_CNT[19])))) # (!\i_rcb_registers|Equal31~1_combout  & 
// (\i_rcb_registers|Equal29~2_combout  & ((MicCB_SYNC_CNT[19]))))

	.dataa(\i_rcb_registers|Equal31~1_combout ),
	.datab(\i_rcb_registers|Equal29~2_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [19]),
	.datad(MicCB_SYNC_CNT[19]),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector12~0 .lut_mask = 16'hECA0;
defparam \i_rcb_registers|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N19
dffeas \i_rcb_registers|SSRs_Right_reg[19] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[19] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N3
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[19] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[19] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N18
fiftyfivenm_lcell_comb \i_rcb_registers|Selector12~1 (
// Equation(s):
// \i_rcb_registers|Selector12~1_combout  = (\i_rcb_registers|Equal13~0_combout  & ((\i_rcb_registers|LEDs_strip_Mux_reg [19]) # ((\i_rcb_registers|Equal32~0_combout  & \i_rcb_registers|SSRs_Right_reg [19])))) # (!\i_rcb_registers|Equal13~0_combout  & 
// (\i_rcb_registers|Equal32~0_combout  & (\i_rcb_registers|SSRs_Right_reg [19])))

	.dataa(\i_rcb_registers|Equal13~0_combout ),
	.datab(\i_rcb_registers|Equal32~0_combout ),
	.datac(\i_rcb_registers|SSRs_Right_reg [19]),
	.datad(\i_rcb_registers|LEDs_strip_Mux_reg [19]),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector12~1 .lut_mask = 16'hEAC0;
defparam \i_rcb_registers|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N10
fiftyfivenm_lcell_comb \i_rcb_registers|Selector12~2 (
// Equation(s):
// \i_rcb_registers|Selector12~2_combout  = ((\i_rcb_registers|Selector12~0_combout ) # (\i_rcb_registers|Selector12~1_combout )) # (!\i_rcb_registers|Selector3~2_combout )

	.dataa(\i_rcb_registers|Selector3~2_combout ),
	.datab(\i_rcb_registers|Selector12~0_combout ),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector12~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector12~2 .lut_mask = 16'hFFDD;
defparam \i_rcb_registers|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N13
dffeas \i_rcb_registers|SSRs_Left_reg[18] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[18] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N12
fiftyfivenm_lcell_comb \i_rcb_registers|Selector13~0 (
// Equation(s):
// \i_rcb_registers|Selector13~0_combout  = (\i_rcb_registers|Equal31~1_combout  & ((\i_rcb_registers|SSRs_Left_reg [18]) # ((\i_rcb_registers|Equal29~2_combout  & MicCB_SYNC_CNT[18])))) # (!\i_rcb_registers|Equal31~1_combout  & 
// (\i_rcb_registers|Equal29~2_combout  & ((MicCB_SYNC_CNT[18]))))

	.dataa(\i_rcb_registers|Equal31~1_combout ),
	.datab(\i_rcb_registers|Equal29~2_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [18]),
	.datad(MicCB_SYNC_CNT[18]),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector13~0 .lut_mask = 16'hECA0;
defparam \i_rcb_registers|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N13
dffeas \i_rcb_registers|SSRs_Right_reg[18] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[18] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N7
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[18] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[18] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N12
fiftyfivenm_lcell_comb \i_rcb_registers|Selector13~1 (
// Equation(s):
// \i_rcb_registers|Selector13~1_combout  = (\i_rcb_registers|Equal13~0_combout  & ((\i_rcb_registers|LEDs_strip_Mux_reg [18]) # ((\i_rcb_registers|Equal32~0_combout  & \i_rcb_registers|SSRs_Right_reg [18])))) # (!\i_rcb_registers|Equal13~0_combout  & 
// (\i_rcb_registers|Equal32~0_combout  & (\i_rcb_registers|SSRs_Right_reg [18])))

	.dataa(\i_rcb_registers|Equal13~0_combout ),
	.datab(\i_rcb_registers|Equal32~0_combout ),
	.datac(\i_rcb_registers|SSRs_Right_reg [18]),
	.datad(\i_rcb_registers|LEDs_strip_Mux_reg [18]),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector13~1 .lut_mask = 16'hEAC0;
defparam \i_rcb_registers|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N6
fiftyfivenm_lcell_comb \i_rcb_registers|Selector13~2 (
// Equation(s):
// \i_rcb_registers|Selector13~2_combout  = (\i_rcb_registers|Selector13~0_combout ) # ((\i_rcb_registers|Selector13~1_combout ) # (!\i_rcb_registers|Selector5~2_combout ))

	.dataa(\i_rcb_registers|Selector13~0_combout ),
	.datab(\i_rcb_registers|Selector13~1_combout ),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector5~2_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector13~2 .lut_mask = 16'hEEFF;
defparam \i_rcb_registers|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N5
dffeas \i_rcb_registers|SSRs_Left_reg[17] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[17] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N4
fiftyfivenm_lcell_comb \i_rcb_registers|Selector14~1 (
// Equation(s):
// \i_rcb_registers|Selector14~1_combout  = (MicCB_SYNC_CNT[17] & ((\i_rcb_registers|Equal29~2_combout ) # ((\i_rcb_registers|Equal31~1_combout  & \i_rcb_registers|SSRs_Left_reg [17])))) # (!MicCB_SYNC_CNT[17] & (\i_rcb_registers|Equal31~1_combout  & 
// (\i_rcb_registers|SSRs_Left_reg [17])))

	.dataa(MicCB_SYNC_CNT[17]),
	.datab(\i_rcb_registers|Equal31~1_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [17]),
	.datad(\i_rcb_registers|Equal29~2_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector14~1 .lut_mask = 16'hEAC0;
defparam \i_rcb_registers|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N29
dffeas \i_rcb_registers|SSRs_Right_reg[17] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[17] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N25
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[17] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[17] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N28
fiftyfivenm_lcell_comb \i_rcb_registers|Selector14~0 (
// Equation(s):
// \i_rcb_registers|Selector14~0_combout  = (\i_rcb_registers|Equal13~0_combout  & ((\i_rcb_registers|LEDs_strip_Mux_reg [17]) # ((\i_rcb_registers|Equal32~0_combout  & \i_rcb_registers|SSRs_Right_reg [17])))) # (!\i_rcb_registers|Equal13~0_combout  & 
// (\i_rcb_registers|Equal32~0_combout  & (\i_rcb_registers|SSRs_Right_reg [17])))

	.dataa(\i_rcb_registers|Equal13~0_combout ),
	.datab(\i_rcb_registers|Equal32~0_combout ),
	.datac(\i_rcb_registers|SSRs_Right_reg [17]),
	.datad(\i_rcb_registers|LEDs_strip_Mux_reg [17]),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector14~0 .lut_mask = 16'hEAC0;
defparam \i_rcb_registers|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N10
fiftyfivenm_lcell_comb \i_rcb_registers|Selector14~2 (
// Equation(s):
// \i_rcb_registers|Selector14~2_combout  = ((\i_rcb_registers|Selector14~1_combout ) # (\i_rcb_registers|Selector14~0_combout )) # (!\i_rcb_registers|WideNor0~3_combout )

	.dataa(\i_rcb_registers|WideNor0~3_combout ),
	.datab(\i_rcb_registers|Selector14~1_combout ),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector14~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector14~2 .lut_mask = 16'hFFDD;
defparam \i_rcb_registers|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N23
dffeas \i_rcb_registers|SSRs_Left_reg[16] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[16] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N22
fiftyfivenm_lcell_comb \i_rcb_registers|Selector15~1 (
// Equation(s):
// \i_rcb_registers|Selector15~1_combout  = (\i_rcb_registers|Equal29~2_combout  & ((MicCB_SYNC_CNT[16]) # ((\i_rcb_registers|SSRs_Left_reg [16] & \i_rcb_registers|Equal31~1_combout )))) # (!\i_rcb_registers|Equal29~2_combout  & 
// (((\i_rcb_registers|SSRs_Left_reg [16] & \i_rcb_registers|Equal31~1_combout ))))

	.dataa(\i_rcb_registers|Equal29~2_combout ),
	.datab(MicCB_SYNC_CNT[16]),
	.datac(\i_rcb_registers|SSRs_Left_reg [16]),
	.datad(\i_rcb_registers|Equal31~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector15~1 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N28
fiftyfivenm_lcell_comb \i_rcb_registers|LEDs_strip_Mux_reg[16]~feeder (
// Equation(s):
// \i_rcb_registers|LEDs_strip_Mux_reg[16]~feeder_combout  = \rcb_spi_inst|shift_reg [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|LEDs_strip_Mux_reg[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[16]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|LEDs_strip_Mux_reg[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N29
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[16] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|LEDs_strip_Mux_reg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[16] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N23
dffeas \i_rcb_registers|SSRs_Right_reg[16] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[16] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N22
fiftyfivenm_lcell_comb \i_rcb_registers|Selector15~0 (
// Equation(s):
// \i_rcb_registers|Selector15~0_combout  = (\i_rcb_registers|Equal32~0_combout  & ((\i_rcb_registers|SSRs_Right_reg [16]) # ((\i_rcb_registers|LEDs_strip_Mux_reg [16] & \i_rcb_registers|Equal13~0_combout )))) # (!\i_rcb_registers|Equal32~0_combout  & 
// (\i_rcb_registers|LEDs_strip_Mux_reg [16] & ((\i_rcb_registers|Equal13~0_combout ))))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(\i_rcb_registers|LEDs_strip_Mux_reg [16]),
	.datac(\i_rcb_registers|SSRs_Right_reg [16]),
	.datad(\i_rcb_registers|Equal13~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector15~0 .lut_mask = 16'hECA0;
defparam \i_rcb_registers|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N0
fiftyfivenm_lcell_comb \i_rcb_registers|Selector15~2 (
// Equation(s):
// \i_rcb_registers|Selector15~2_combout  = (\i_rcb_registers|Selector15~1_combout ) # ((\i_rcb_registers|Selector15~0_combout ) # (!\i_rcb_registers|WideNor0~3_combout ))

	.dataa(\i_rcb_registers|Selector15~1_combout ),
	.datab(\i_rcb_registers|WideNor0~3_combout ),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector15~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector15~2 .lut_mask = 16'hFFBB;
defparam \i_rcb_registers|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N14
fiftyfivenm_lcell_comb \i_rcb_registers|LEDs_strip_Mux_reg[15]~feeder (
// Equation(s):
// \i_rcb_registers|LEDs_strip_Mux_reg[15]~feeder_combout  = \rcb_spi_inst|shift_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|LEDs_strip_Mux_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[15]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|LEDs_strip_Mux_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N15
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[15] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|LEDs_strip_Mux_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[15] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N27
dffeas \i_rcb_registers|SSRs_Right_reg[15] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[15] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N26
fiftyfivenm_lcell_comb \i_rcb_registers|Selector16~0 (
// Equation(s):
// \i_rcb_registers|Selector16~0_combout  = (\i_rcb_registers|Equal32~0_combout  & ((\i_rcb_registers|SSRs_Right_reg [15]) # ((\i_rcb_registers|LEDs_strip_Mux_reg [15] & \i_rcb_registers|Equal13~0_combout )))) # (!\i_rcb_registers|Equal32~0_combout  & 
// (\i_rcb_registers|LEDs_strip_Mux_reg [15] & ((\i_rcb_registers|Equal13~0_combout ))))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(\i_rcb_registers|LEDs_strip_Mux_reg [15]),
	.datac(\i_rcb_registers|SSRs_Right_reg [15]),
	.datad(\i_rcb_registers|Equal13~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector16~0 .lut_mask = 16'hECA0;
defparam \i_rcb_registers|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N8
fiftyfivenm_lcell_comb \i_rcb_registers|Equal35~0 (
// Equation(s):
// \i_rcb_registers|Equal35~0_combout  = (\rcb_spi_inst|addr [1] & (\i_rcb_registers|Equal29~1_combout  & !\rcb_spi_inst|addr [0]))

	.dataa(\rcb_spi_inst|addr [1]),
	.datab(\i_rcb_registers|Equal29~1_combout ),
	.datac(gnd),
	.datad(\rcb_spi_inst|addr [0]),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal35~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal35~0 .lut_mask = 16'h0088;
defparam \i_rcb_registers|Equal35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N6
fiftyfivenm_lcell_comb \i_rcb_registers|Diagnostic_Header_reg[12]~0 (
// Equation(s):
// \i_rcb_registers|Diagnostic_Header_reg[12]~0_combout  = (\i_rcb_registers|Equal29~1_combout  & (\rcb_spi_inst|data_mosi_rdy~q  & (\rcb_spi_inst|addr [1] & !\rcb_spi_inst|addr [0])))

	.dataa(\i_rcb_registers|Equal29~1_combout ),
	.datab(\rcb_spi_inst|data_mosi_rdy~q ),
	.datac(\rcb_spi_inst|addr [1]),
	.datad(\rcb_spi_inst|addr [0]),
	.cin(gnd),
	.combout(\i_rcb_registers|Diagnostic_Header_reg[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Diagnostic_Header_reg[12]~0 .lut_mask = 16'h0080;
defparam \i_rcb_registers|Diagnostic_Header_reg[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N19
dffeas \i_rcb_registers|Diagnostic_Header_reg[15] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|Diagnostic_Header_reg[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|Diagnostic_Header_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|Diagnostic_Header_reg[15] .is_wysiwyg = "true";
defparam \i_rcb_registers|Diagnostic_Header_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N18
fiftyfivenm_lcell_comb \i_rcb_registers|Selector16~2 (
// Equation(s):
// \i_rcb_registers|Selector16~2_combout  = (\i_rcb_registers|Equal29~2_combout  & ((MicCB_SYNC_CNT[15]) # ((\i_rcb_registers|Equal35~0_combout  & \i_rcb_registers|Diagnostic_Header_reg [15])))) # (!\i_rcb_registers|Equal29~2_combout  & 
// (\i_rcb_registers|Equal35~0_combout  & (\i_rcb_registers|Diagnostic_Header_reg [15])))

	.dataa(\i_rcb_registers|Equal29~2_combout ),
	.datab(\i_rcb_registers|Equal35~0_combout ),
	.datac(\i_rcb_registers|Diagnostic_Header_reg [15]),
	.datad(MicCB_SYNC_CNT[15]),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector16~2 .lut_mask = 16'hEAC0;
defparam \i_rcb_registers|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N25
dffeas \i_rcb_registers|SSRs_Left_reg[15] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[15] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N24
fiftyfivenm_lcell_comb \i_rcb_registers|Selector16~1 (
// Equation(s):
// \i_rcb_registers|Selector16~1_combout  = (\i_rcb_registers|SSRs_Left_reg [15] & \i_rcb_registers|Equal31~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_rcb_registers|SSRs_Left_reg [15]),
	.datad(\i_rcb_registers|Equal31~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector16~1 .lut_mask = 16'hF000;
defparam \i_rcb_registers|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N0
fiftyfivenm_lcell_comb \i_rcb_registers|Selector16~3 (
// Equation(s):
// \i_rcb_registers|Selector16~3_combout  = (\i_rcb_registers|Selector16~0_combout ) # ((\i_rcb_registers|Selector16~2_combout ) # ((\i_rcb_registers|Selector16~1_combout ) # (!\i_rcb_registers|WideNor0~3_combout )))

	.dataa(\i_rcb_registers|Selector16~0_combout ),
	.datab(\i_rcb_registers|Selector16~2_combout ),
	.datac(\i_rcb_registers|WideNor0~3_combout ),
	.datad(\i_rcb_registers|Selector16~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector16~3 .lut_mask = 16'hFFEF;
defparam \i_rcb_registers|Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N20
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift[16]~feeder (
// Equation(s):
// \rcb_spi_inst|miso_shift[16]~feeder_combout  = \i_rcb_registers|Selector16~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector16~3_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[16]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|miso_shift[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N27
dffeas \i_rcb_registers|Diagnostic_Header_reg[14] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|Diagnostic_Header_reg[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|Diagnostic_Header_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|Diagnostic_Header_reg[14] .is_wysiwyg = "true";
defparam \i_rcb_registers|Diagnostic_Header_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N26
fiftyfivenm_lcell_comb \i_rcb_registers|Selector17~3 (
// Equation(s):
// \i_rcb_registers|Selector17~3_combout  = (\i_rcb_registers|Equal29~2_combout  & ((MicCB_SYNC_CNT[14]) # ((\i_rcb_registers|Diagnostic_Header_reg [14] & \i_rcb_registers|Equal35~0_combout )))) # (!\i_rcb_registers|Equal29~2_combout  & 
// (((\i_rcb_registers|Diagnostic_Header_reg [14] & \i_rcb_registers|Equal35~0_combout ))))

	.dataa(\i_rcb_registers|Equal29~2_combout ),
	.datab(MicCB_SYNC_CNT[14]),
	.datac(\i_rcb_registers|Diagnostic_Header_reg [14]),
	.datad(\i_rcb_registers|Equal35~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector17~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector17~3 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N8
fiftyfivenm_lcell_comb \i_rcb_registers|LEDs_strip_Mux_reg[14]~feeder (
// Equation(s):
// \i_rcb_registers|LEDs_strip_Mux_reg[14]~feeder_combout  = \rcb_spi_inst|shift_reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [14]),
	.cin(gnd),
	.combout(\i_rcb_registers|LEDs_strip_Mux_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|LEDs_strip_Mux_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N9
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[14] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|LEDs_strip_Mux_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[14] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N22
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Right_reg[14]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Right_reg[14]~feeder_combout  = \rcb_spi_inst|shift_reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [14]),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Right_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|SSRs_Right_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N23
dffeas \i_rcb_registers|SSRs_Right_reg[14] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Right_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[14] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N30
fiftyfivenm_lcell_comb \i_rcb_registers|Selector17~2 (
// Equation(s):
// \i_rcb_registers|Selector17~2_combout  = (\i_rcb_registers|Equal13~0_combout  & ((\i_rcb_registers|LEDs_strip_Mux_reg [14]) # ((\i_rcb_registers|SSRs_Right_reg [14] & \i_rcb_registers|Equal32~0_combout )))) # (!\i_rcb_registers|Equal13~0_combout  & 
// (((\i_rcb_registers|SSRs_Right_reg [14] & \i_rcb_registers|Equal32~0_combout ))))

	.dataa(\i_rcb_registers|Equal13~0_combout ),
	.datab(\i_rcb_registers|LEDs_strip_Mux_reg [14]),
	.datac(\i_rcb_registers|SSRs_Right_reg [14]),
	.datad(\i_rcb_registers|Equal32~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector17~2 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N1
dffeas \i_rcb_registers|SSRs_Left_reg[14] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[14] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N0
fiftyfivenm_lcell_comb \i_rcb_registers|Selector17~4 (
// Equation(s):
// \i_rcb_registers|Selector17~4_combout  = (\i_rcb_registers|Selector17~3_combout ) # ((\i_rcb_registers|Selector17~2_combout ) # ((\i_rcb_registers|SSRs_Left_reg [14] & \i_rcb_registers|Equal31~1_combout )))

	.dataa(\i_rcb_registers|Selector17~3_combout ),
	.datab(\i_rcb_registers|Selector17~2_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [14]),
	.datad(\i_rcb_registers|Equal31~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector17~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector17~4 .lut_mask = 16'hFEEE;
defparam \i_rcb_registers|Selector17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N18
fiftyfivenm_lcell_comb \i_rcb_registers|Selector17~5 (
// Equation(s):
// \i_rcb_registers|Selector17~5_combout  = (\i_rcb_registers|Selector17~4_combout ) # ((!\i_rcb_registers|WideNor0~1_combout  & (!\i_rcb_registers|WideNor0~0_combout  & !\i_rcb_registers|WideNor0~2_combout )))

	.dataa(\i_rcb_registers|WideNor0~1_combout ),
	.datab(\i_rcb_registers|Selector17~4_combout ),
	.datac(\i_rcb_registers|WideNor0~0_combout ),
	.datad(\i_rcb_registers|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector17~5_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector17~5 .lut_mask = 16'hCCCD;
defparam \i_rcb_registers|Selector17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N20
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift[15]~feeder (
// Equation(s):
// \rcb_spi_inst|miso_shift[15]~feeder_combout  = \i_rcb_registers|Selector17~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector17~5_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[15]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|miso_shift[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N9
dffeas \i_rcb_registers|Diagnostic_Header_reg[13] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|Diagnostic_Header_reg[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|Diagnostic_Header_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|Diagnostic_Header_reg[13] .is_wysiwyg = "true";
defparam \i_rcb_registers|Diagnostic_Header_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N8
fiftyfivenm_lcell_comb \i_rcb_registers|Selector18~2 (
// Equation(s):
// \i_rcb_registers|Selector18~2_combout  = (\i_rcb_registers|Equal29~2_combout  & ((MicCB_SYNC_CNT[13]) # ((\i_rcb_registers|Diagnostic_Header_reg [13] & \i_rcb_registers|Equal35~0_combout )))) # (!\i_rcb_registers|Equal29~2_combout  & 
// (((\i_rcb_registers|Diagnostic_Header_reg [13] & \i_rcb_registers|Equal35~0_combout ))))

	.dataa(\i_rcb_registers|Equal29~2_combout ),
	.datab(MicCB_SYNC_CNT[13]),
	.datac(\i_rcb_registers|Diagnostic_Header_reg [13]),
	.datad(\i_rcb_registers|Equal35~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector18~2 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N7
dffeas \i_rcb_registers|SSRs_Left_reg[13] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[13] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N6
fiftyfivenm_lcell_comb \i_rcb_registers|Selector18~1 (
// Equation(s):
// \i_rcb_registers|Selector18~1_combout  = (\i_rcb_registers|SSRs_Left_reg [13] & \i_rcb_registers|Equal31~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_rcb_registers|SSRs_Left_reg [13]),
	.datad(\i_rcb_registers|Equal31~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector18~1 .lut_mask = 16'hF000;
defparam \i_rcb_registers|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N8
fiftyfivenm_lcell_comb \i_rcb_registers|LEDs_strip_Mux_reg[13]~feeder (
// Equation(s):
// \i_rcb_registers|LEDs_strip_Mux_reg[13]~feeder_combout  = \rcb_spi_inst|shift_reg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|LEDs_strip_Mux_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[13]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|LEDs_strip_Mux_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N9
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[13] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|LEDs_strip_Mux_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[13] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N21
dffeas \i_rcb_registers|SSRs_Right_reg[13] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[13] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N20
fiftyfivenm_lcell_comb \i_rcb_registers|Selector18~0 (
// Equation(s):
// \i_rcb_registers|Selector18~0_combout  = (\i_rcb_registers|Equal32~0_combout  & ((\i_rcb_registers|SSRs_Right_reg [13]) # ((\i_rcb_registers|LEDs_strip_Mux_reg [13] & \i_rcb_registers|Equal13~0_combout )))) # (!\i_rcb_registers|Equal32~0_combout  & 
// (\i_rcb_registers|LEDs_strip_Mux_reg [13] & ((\i_rcb_registers|Equal13~0_combout ))))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(\i_rcb_registers|LEDs_strip_Mux_reg [13]),
	.datac(\i_rcb_registers|SSRs_Right_reg [13]),
	.datad(\i_rcb_registers|Equal13~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector18~0 .lut_mask = 16'hECA0;
defparam \i_rcb_registers|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N2
fiftyfivenm_lcell_comb \i_rcb_registers|Selector18~3 (
// Equation(s):
// \i_rcb_registers|Selector18~3_combout  = (\i_rcb_registers|Selector18~2_combout ) # ((\i_rcb_registers|Selector18~1_combout ) # ((\i_rcb_registers|Selector18~0_combout ) # (!\i_rcb_registers|WideNor0~3_combout )))

	.dataa(\i_rcb_registers|Selector18~2_combout ),
	.datab(\i_rcb_registers|Selector18~1_combout ),
	.datac(\i_rcb_registers|Selector18~0_combout ),
	.datad(\i_rcb_registers|WideNor0~3_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector18~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector18~3 .lut_mask = 16'hFEFF;
defparam \i_rcb_registers|Selector18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N4
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift[14]~feeder (
// Equation(s):
// \rcb_spi_inst|miso_shift[14]~feeder_combout  = \i_rcb_registers|Selector18~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector18~3_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[14]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|miso_shift[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N4
fiftyfivenm_lcell_comb \i_rcb_registers|LEDs_strip_Mux_reg[12]~feeder (
// Equation(s):
// \i_rcb_registers|LEDs_strip_Mux_reg[12]~feeder_combout  = \rcb_spi_inst|shift_reg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|LEDs_strip_Mux_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[12]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|LEDs_strip_Mux_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N5
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[12] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|LEDs_strip_Mux_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[12] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N7
dffeas \i_rcb_registers|SSRs_Right_reg[12] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[12] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N6
fiftyfivenm_lcell_comb \i_rcb_registers|Selector19~0 (
// Equation(s):
// \i_rcb_registers|Selector19~0_combout  = (\i_rcb_registers|Equal32~0_combout  & ((\i_rcb_registers|SSRs_Right_reg [12]) # ((\i_rcb_registers|LEDs_strip_Mux_reg [12] & \i_rcb_registers|Equal13~0_combout )))) # (!\i_rcb_registers|Equal32~0_combout  & 
// (\i_rcb_registers|LEDs_strip_Mux_reg [12] & ((\i_rcb_registers|Equal13~0_combout ))))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(\i_rcb_registers|LEDs_strip_Mux_reg [12]),
	.datac(\i_rcb_registers|SSRs_Right_reg [12]),
	.datad(\i_rcb_registers|Equal13~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector19~0 .lut_mask = 16'hECA0;
defparam \i_rcb_registers|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y29_N13
dffeas \i_rcb_registers|SSRs_Left_reg[12] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[12] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y29_N13
dffeas \i_rcb_registers|Diagnostic_Header_reg[12] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|Diagnostic_Header_reg[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|Diagnostic_Header_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|Diagnostic_Header_reg[12] .is_wysiwyg = "true";
defparam \i_rcb_registers|Diagnostic_Header_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N12
fiftyfivenm_lcell_comb \i_rcb_registers|Selector19~1 (
// Equation(s):
// \i_rcb_registers|Selector19~1_combout  = (\i_rcb_registers|Equal29~2_combout  & ((MicCB_SYNC_CNT[12]) # ((\i_rcb_registers|Diagnostic_Header_reg [12] & \i_rcb_registers|Equal35~0_combout )))) # (!\i_rcb_registers|Equal29~2_combout  & 
// (((\i_rcb_registers|Diagnostic_Header_reg [12] & \i_rcb_registers|Equal35~0_combout ))))

	.dataa(\i_rcb_registers|Equal29~2_combout ),
	.datab(MicCB_SYNC_CNT[12]),
	.datac(\i_rcb_registers|Diagnostic_Header_reg [12]),
	.datad(\i_rcb_registers|Equal35~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector19~1 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N12
fiftyfivenm_lcell_comb \i_rcb_registers|Selector19~2 (
// Equation(s):
// \i_rcb_registers|Selector19~2_combout  = (\i_rcb_registers|Selector19~1_combout ) # ((\i_rcb_registers|Equal31~0_combout  & (\i_rcb_registers|Equal3~0_combout  & \i_rcb_registers|SSRs_Left_reg [12])))

	.dataa(\i_rcb_registers|Equal31~0_combout ),
	.datab(\i_rcb_registers|Equal3~0_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [12]),
	.datad(\i_rcb_registers|Selector19~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector19~2 .lut_mask = 16'hFF80;
defparam \i_rcb_registers|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N14
fiftyfivenm_lcell_comb \i_rcb_registers|Selector19~3 (
// Equation(s):
// \i_rcb_registers|Selector19~3_combout  = ((\i_rcb_registers|Selector19~0_combout ) # (\i_rcb_registers|Selector19~2_combout )) # (!\i_rcb_registers|WideNor0~3_combout )

	.dataa(\i_rcb_registers|WideNor0~3_combout ),
	.datab(\i_rcb_registers|Selector19~0_combout ),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector19~2_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector19~3 .lut_mask = 16'hFFDD;
defparam \i_rcb_registers|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N8
fiftyfivenm_io_ibuf \R_POS_SENS_0_OUT1_BUFF~input (
	.i(R_POS_SENS_0_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_POS_SENS_0_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \R_POS_SENS_0_OUT1_BUFF~input .bus_hold = "false";
defparam \R_POS_SENS_0_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_POS_SENS_0_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y29_N7
dffeas \i_rcb_registers|R_Wheels_sensors_reg[11] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_POS_SENS_0_OUT1_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|R_Wheels_sensors_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[11] .is_wysiwyg = "true";
defparam \i_rcb_registers|R_Wheels_sensors_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N9
dffeas \i_rcb_registers|SSRs_Left_reg[11] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[11] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N26
fiftyfivenm_lcell_comb \i_rcb_registers|Equal5~0 (
// Equation(s):
// \i_rcb_registers|Equal5~0_combout  = (\rcb_spi_inst|addr [0] & (\i_rcb_registers|Equal0~5_combout  & \rcb_spi_inst|addr [2]))

	.dataa(\rcb_spi_inst|addr [0]),
	.datab(\i_rcb_registers|Equal0~5_combout ),
	.datac(gnd),
	.datad(\rcb_spi_inst|addr [2]),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal5~0 .lut_mask = 16'h8800;
defparam \i_rcb_registers|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N8
fiftyfivenm_lcell_comb \i_rcb_registers|Selector20~0 (
// Equation(s):
// \i_rcb_registers|Selector20~0_combout  = (\i_rcb_registers|R_Wheels_sensors_reg [11] & ((\i_rcb_registers|Equal5~0_combout ) # ((\i_rcb_registers|Equal31~1_combout  & \i_rcb_registers|SSRs_Left_reg [11])))) # (!\i_rcb_registers|R_Wheels_sensors_reg [11] & 
// (\i_rcb_registers|Equal31~1_combout  & (\i_rcb_registers|SSRs_Left_reg [11])))

	.dataa(\i_rcb_registers|R_Wheels_sensors_reg [11]),
	.datab(\i_rcb_registers|Equal31~1_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [11]),
	.datad(\i_rcb_registers|Equal5~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector20~0 .lut_mask = 16'hEAC0;
defparam \i_rcb_registers|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N20
fiftyfivenm_lcell_comb \i_rcb_registers|Equal4~0 (
// Equation(s):
// \i_rcb_registers|Equal4~0_combout  = (!\rcb_spi_inst|addr [0] & (\i_rcb_registers|Equal0~5_combout  & \rcb_spi_inst|addr [2]))

	.dataa(\rcb_spi_inst|addr [0]),
	.datab(\i_rcb_registers|Equal0~5_combout ),
	.datac(gnd),
	.datad(\rcb_spi_inst|addr [2]),
	.cin(gnd),
	.combout(\i_rcb_registers|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Equal4~0 .lut_mask = 16'h4400;
defparam \i_rcb_registers|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
fiftyfivenm_io_ibuf \L_POS_SENS_0_OUT1_BUFF~input (
	.i(L_POS_SENS_0_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_POS_SENS_0_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \L_POS_SENS_0_OUT1_BUFF~input .bus_hold = "false";
defparam \L_POS_SENS_0_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_POS_SENS_0_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y30_N17
dffeas \i_rcb_registers|L_Wheels_sensors_reg[11] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_POS_SENS_0_OUT1_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|L_Wheels_sensors_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[11] .is_wysiwyg = "true";
defparam \i_rcb_registers|L_Wheels_sensors_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N10
fiftyfivenm_lcell_comb \i_rcb_registers|Diagnostic_Header_reg[11]~feeder (
// Equation(s):
// \i_rcb_registers|Diagnostic_Header_reg[11]~feeder_combout  = \rcb_spi_inst|shift_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [11]),
	.cin(gnd),
	.combout(\i_rcb_registers|Diagnostic_Header_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Diagnostic_Header_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|Diagnostic_Header_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N11
dffeas \i_rcb_registers|Diagnostic_Header_reg[11] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|Diagnostic_Header_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|Diagnostic_Header_reg[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|Diagnostic_Header_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|Diagnostic_Header_reg[11] .is_wysiwyg = "true";
defparam \i_rcb_registers|Diagnostic_Header_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N16
fiftyfivenm_lcell_comb \i_rcb_registers|Selector20~2 (
// Equation(s):
// \i_rcb_registers|Selector20~2_combout  = (\i_rcb_registers|Equal4~0_combout  & ((\i_rcb_registers|L_Wheels_sensors_reg [11]) # ((\i_rcb_registers|Equal35~0_combout  & \i_rcb_registers|Diagnostic_Header_reg [11])))) # (!\i_rcb_registers|Equal4~0_combout  & 
// (\i_rcb_registers|Equal35~0_combout  & ((\i_rcb_registers|Diagnostic_Header_reg [11]))))

	.dataa(\i_rcb_registers|Equal4~0_combout ),
	.datab(\i_rcb_registers|Equal35~0_combout ),
	.datac(\i_rcb_registers|L_Wheels_sensors_reg [11]),
	.datad(\i_rcb_registers|Diagnostic_Header_reg [11]),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector20~2 .lut_mask = 16'hECA0;
defparam \i_rcb_registers|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N24
fiftyfivenm_lcell_comb \i_rcb_registers|Selector20~3 (
// Equation(s):
// \i_rcb_registers|Selector20~3_combout  = (\i_rcb_registers|Selector20~2_combout ) # ((\i_rcb_registers|Equal29~2_combout  & MicCB_SYNC_CNT[11]))

	.dataa(\i_rcb_registers|Equal29~2_combout ),
	.datab(gnd),
	.datac(MicCB_SYNC_CNT[11]),
	.datad(\i_rcb_registers|Selector20~2_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector20~3 .lut_mask = 16'hFFA0;
defparam \i_rcb_registers|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N2
fiftyfivenm_lcell_comb \i_rcb_registers|LEDs_strip_Mux_reg[11]~feeder (
// Equation(s):
// \i_rcb_registers|LEDs_strip_Mux_reg[11]~feeder_combout  = \rcb_spi_inst|shift_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|LEDs_strip_Mux_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[11]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|LEDs_strip_Mux_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N3
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[11] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|LEDs_strip_Mux_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[11] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N1
dffeas \i_rcb_registers|SSRs_Right_reg[11] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[11] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N0
fiftyfivenm_lcell_comb \i_rcb_registers|Selector20~1 (
// Equation(s):
// \i_rcb_registers|Selector20~1_combout  = (\i_rcb_registers|Equal32~0_combout  & ((\i_rcb_registers|SSRs_Right_reg [11]) # ((\i_rcb_registers|LEDs_strip_Mux_reg [11] & \i_rcb_registers|Equal13~0_combout )))) # (!\i_rcb_registers|Equal32~0_combout  & 
// (\i_rcb_registers|LEDs_strip_Mux_reg [11] & ((\i_rcb_registers|Equal13~0_combout ))))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(\i_rcb_registers|LEDs_strip_Mux_reg [11]),
	.datac(\i_rcb_registers|SSRs_Right_reg [11]),
	.datad(\i_rcb_registers|Equal13~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector20~1 .lut_mask = 16'hECA0;
defparam \i_rcb_registers|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N28
fiftyfivenm_lcell_comb \i_rcb_registers|Selector20~4 (
// Equation(s):
// \i_rcb_registers|Selector20~4_combout  = (\i_rcb_registers|Selector20~0_combout ) # ((\i_rcb_registers|Selector20~3_combout ) # ((\i_rcb_registers|Selector20~1_combout ) # (!\i_rcb_registers|WideNor0~3_combout )))

	.dataa(\i_rcb_registers|Selector20~0_combout ),
	.datab(\i_rcb_registers|Selector20~3_combout ),
	.datac(\i_rcb_registers|Selector20~1_combout ),
	.datad(\i_rcb_registers|WideNor0~3_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector20~4 .lut_mask = 16'hFEFF;
defparam \i_rcb_registers|Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N26
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift[12]~feeder (
// Equation(s):
// \rcb_spi_inst|miso_shift[12]~feeder_combout  = \i_rcb_registers|Selector20~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector20~4_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[12]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|miso_shift[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N16
fiftyfivenm_lcell_comb \i_rcb_registers|LEDs_strip_Mux_reg[10]~feeder (
// Equation(s):
// \i_rcb_registers|LEDs_strip_Mux_reg[10]~feeder_combout  = \rcb_spi_inst|shift_reg [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|LEDs_strip_Mux_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[10]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|LEDs_strip_Mux_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N17
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[10] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|LEDs_strip_Mux_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[10] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N11
dffeas \i_rcb_registers|SSRs_Right_reg[10] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[10] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N10
fiftyfivenm_lcell_comb \i_rcb_registers|Selector21~0 (
// Equation(s):
// \i_rcb_registers|Selector21~0_combout  = (\i_rcb_registers|Equal32~0_combout  & ((\i_rcb_registers|SSRs_Right_reg [10]) # ((\i_rcb_registers|LEDs_strip_Mux_reg [10] & \i_rcb_registers|Equal13~0_combout )))) # (!\i_rcb_registers|Equal32~0_combout  & 
// (\i_rcb_registers|LEDs_strip_Mux_reg [10] & ((\i_rcb_registers|Equal13~0_combout ))))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(\i_rcb_registers|LEDs_strip_Mux_reg [10]),
	.datac(\i_rcb_registers|SSRs_Right_reg [10]),
	.datad(\i_rcb_registers|Equal13~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector21~0 .lut_mask = 16'hECA0;
defparam \i_rcb_registers|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
fiftyfivenm_io_ibuf \R_POS_SENS_0_OUT2_BUFF~input (
	.i(R_POS_SENS_0_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_POS_SENS_0_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \R_POS_SENS_0_OUT2_BUFF~input .bus_hold = "false";
defparam \R_POS_SENS_0_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_POS_SENS_0_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N10
fiftyfivenm_lcell_comb \i_rcb_registers|R_Wheels_sensors_reg[10]~feeder (
// Equation(s):
// \i_rcb_registers|R_Wheels_sensors_reg[10]~feeder_combout  = \R_POS_SENS_0_OUT2_BUFF~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_POS_SENS_0_OUT2_BUFF~input_o ),
	.cin(gnd),
	.combout(\i_rcb_registers|R_Wheels_sensors_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|R_Wheels_sensors_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y29_N11
dffeas \i_rcb_registers|R_Wheels_sensors_reg[10] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|R_Wheels_sensors_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|R_Wheels_sensors_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[10] .is_wysiwyg = "true";
defparam \i_rcb_registers|R_Wheels_sensors_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N5
dffeas \i_rcb_registers|SSRs_Left_reg[10] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[10] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N4
fiftyfivenm_lcell_comb \i_rcb_registers|Selector21~1 (
// Equation(s):
// \i_rcb_registers|Selector21~1_combout  = (\i_rcb_registers|R_Wheels_sensors_reg [10] & ((\i_rcb_registers|Equal5~0_combout ) # ((\i_rcb_registers|Equal31~1_combout  & \i_rcb_registers|SSRs_Left_reg [10])))) # (!\i_rcb_registers|R_Wheels_sensors_reg [10] & 
// (\i_rcb_registers|Equal31~1_combout  & (\i_rcb_registers|SSRs_Left_reg [10])))

	.dataa(\i_rcb_registers|R_Wheels_sensors_reg [10]),
	.datab(\i_rcb_registers|Equal31~1_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [10]),
	.datad(\i_rcb_registers|Equal5~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector21~1 .lut_mask = 16'hEAC0;
defparam \i_rcb_registers|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N14
fiftyfivenm_lcell_comb \i_rcb_registers|Diagnostic_Header_reg[10]~feeder (
// Equation(s):
// \i_rcb_registers|Diagnostic_Header_reg[10]~feeder_combout  = \rcb_spi_inst|shift_reg [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [10]),
	.cin(gnd),
	.combout(\i_rcb_registers|Diagnostic_Header_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Diagnostic_Header_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|Diagnostic_Header_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N15
dffeas \i_rcb_registers|Diagnostic_Header_reg[10] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|Diagnostic_Header_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|Diagnostic_Header_reg[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|Diagnostic_Header_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|Diagnostic_Header_reg[10] .is_wysiwyg = "true";
defparam \i_rcb_registers|Diagnostic_Header_reg[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N1
fiftyfivenm_io_ibuf \L_POS_SENS_0_OUT2_BUFF~input (
	.i(L_POS_SENS_0_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_POS_SENS_0_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \L_POS_SENS_0_OUT2_BUFF~input .bus_hold = "false";
defparam \L_POS_SENS_0_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_POS_SENS_0_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y28_N13
dffeas \i_rcb_registers|L_Wheels_sensors_reg[10] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_POS_SENS_0_OUT2_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|L_Wheels_sensors_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[10] .is_wysiwyg = "true";
defparam \i_rcb_registers|L_Wheels_sensors_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N12
fiftyfivenm_lcell_comb \i_rcb_registers|Selector21~2 (
// Equation(s):
// \i_rcb_registers|Selector21~2_combout  = (\i_rcb_registers|Equal35~0_combout  & ((\i_rcb_registers|Diagnostic_Header_reg [10]) # ((\i_rcb_registers|L_Wheels_sensors_reg [10] & \i_rcb_registers|Equal4~0_combout )))) # (!\i_rcb_registers|Equal35~0_combout  
// & (((\i_rcb_registers|L_Wheels_sensors_reg [10] & \i_rcb_registers|Equal4~0_combout ))))

	.dataa(\i_rcb_registers|Equal35~0_combout ),
	.datab(\i_rcb_registers|Diagnostic_Header_reg [10]),
	.datac(\i_rcb_registers|L_Wheels_sensors_reg [10]),
	.datad(\i_rcb_registers|Equal4~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector21~2 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N6
fiftyfivenm_lcell_comb \i_rcb_registers|Selector21~3 (
// Equation(s):
// \i_rcb_registers|Selector21~3_combout  = (\i_rcb_registers|Selector21~1_combout ) # ((\i_rcb_registers|Selector21~2_combout ) # ((MicCB_SYNC_CNT[10] & \i_rcb_registers|Equal29~2_combout )))

	.dataa(\i_rcb_registers|Selector21~1_combout ),
	.datab(MicCB_SYNC_CNT[10]),
	.datac(\i_rcb_registers|Selector21~2_combout ),
	.datad(\i_rcb_registers|Equal29~2_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector21~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector21~3 .lut_mask = 16'hFEFA;
defparam \i_rcb_registers|Selector21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N30
fiftyfivenm_lcell_comb \i_rcb_registers|Selector21~4 (
// Equation(s):
// \i_rcb_registers|Selector21~4_combout  = (\i_rcb_registers|Selector21~0_combout ) # ((\i_rcb_registers|Selector21~3_combout ) # (!\i_rcb_registers|Selector3~2_combout ))

	.dataa(\i_rcb_registers|Selector21~0_combout ),
	.datab(\i_rcb_registers|Selector3~2_combout ),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector21~3_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector21~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector21~4 .lut_mask = 16'hFFBB;
defparam \i_rcb_registers|Selector21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N18
fiftyfivenm_lcell_comb \i_rcb_registers|LEDs_strip_Mux_reg[9]~feeder (
// Equation(s):
// \i_rcb_registers|LEDs_strip_Mux_reg[9]~feeder_combout  = \rcb_spi_inst|shift_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|LEDs_strip_Mux_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[9]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|LEDs_strip_Mux_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N19
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[9] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|LEDs_strip_Mux_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[9] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N31
dffeas \i_rcb_registers|SSRs_Right_reg[9] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[9] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N30
fiftyfivenm_lcell_comb \i_rcb_registers|Selector22~0 (
// Equation(s):
// \i_rcb_registers|Selector22~0_combout  = (\i_rcb_registers|Equal32~0_combout  & ((\i_rcb_registers|SSRs_Right_reg [9]) # ((\i_rcb_registers|LEDs_strip_Mux_reg [9] & \i_rcb_registers|Equal13~0_combout )))) # (!\i_rcb_registers|Equal32~0_combout  & 
// (\i_rcb_registers|LEDs_strip_Mux_reg [9] & ((\i_rcb_registers|Equal13~0_combout ))))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(\i_rcb_registers|LEDs_strip_Mux_reg [9]),
	.datac(\i_rcb_registers|SSRs_Right_reg [9]),
	.datad(\i_rcb_registers|Equal13~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector22~0 .lut_mask = 16'hECA0;
defparam \i_rcb_registers|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N16
fiftyfivenm_lcell_comb \i_rcb_registers|Diagnostic_Header_reg[9]~feeder (
// Equation(s):
// \i_rcb_registers|Diagnostic_Header_reg[9]~feeder_combout  = \rcb_spi_inst|shift_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [9]),
	.cin(gnd),
	.combout(\i_rcb_registers|Diagnostic_Header_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Diagnostic_Header_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|Diagnostic_Header_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N17
dffeas \i_rcb_registers|Diagnostic_Header_reg[9] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|Diagnostic_Header_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|Diagnostic_Header_reg[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|Diagnostic_Header_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|Diagnostic_Header_reg[9] .is_wysiwyg = "true";
defparam \i_rcb_registers|Diagnostic_Header_reg[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N15
fiftyfivenm_io_ibuf \L_POS_SENS_1_OUT1_BUFF~input (
	.i(L_POS_SENS_1_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_POS_SENS_1_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \L_POS_SENS_1_OUT1_BUFF~input .bus_hold = "false";
defparam \L_POS_SENS_1_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_POS_SENS_1_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y29_N19
dffeas \i_rcb_registers|L_Wheels_sensors_reg[9] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_POS_SENS_1_OUT1_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|L_Wheels_sensors_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[9] .is_wysiwyg = "true";
defparam \i_rcb_registers|L_Wheels_sensors_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N18
fiftyfivenm_lcell_comb \i_rcb_registers|Selector22~2 (
// Equation(s):
// \i_rcb_registers|Selector22~2_combout  = (\i_rcb_registers|Diagnostic_Header_reg [9] & ((\i_rcb_registers|Equal35~0_combout ) # ((\i_rcb_registers|L_Wheels_sensors_reg [9] & \i_rcb_registers|Equal4~0_combout )))) # (!\i_rcb_registers|Diagnostic_Header_reg 
// [9] & (((\i_rcb_registers|L_Wheels_sensors_reg [9] & \i_rcb_registers|Equal4~0_combout ))))

	.dataa(\i_rcb_registers|Diagnostic_Header_reg [9]),
	.datab(\i_rcb_registers|Equal35~0_combout ),
	.datac(\i_rcb_registers|L_Wheels_sensors_reg [9]),
	.datad(\i_rcb_registers|Equal4~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector22~2 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
fiftyfivenm_io_ibuf \R_POS_SENS_1_OUT1_BUFF~input (
	.i(R_POS_SENS_1_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_POS_SENS_1_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \R_POS_SENS_1_OUT1_BUFF~input .bus_hold = "false";
defparam \R_POS_SENS_1_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_POS_SENS_1_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X6_Y27_N22
fiftyfivenm_lcell_comb \i_rcb_registers|R_Wheels_sensors_reg[9]~feeder (
// Equation(s):
// \i_rcb_registers|R_Wheels_sensors_reg[9]~feeder_combout  = \R_POS_SENS_1_OUT1_BUFF~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_POS_SENS_1_OUT1_BUFF~input_o ),
	.cin(gnd),
	.combout(\i_rcb_registers|R_Wheels_sensors_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|R_Wheels_sensors_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y27_N23
dffeas \i_rcb_registers|R_Wheels_sensors_reg[9] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|R_Wheels_sensors_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|R_Wheels_sensors_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[9] .is_wysiwyg = "true";
defparam \i_rcb_registers|R_Wheels_sensors_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N27
dffeas \i_rcb_registers|SSRs_Left_reg[9] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[9] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N26
fiftyfivenm_lcell_comb \i_rcb_registers|Selector22~1 (
// Equation(s):
// \i_rcb_registers|Selector22~1_combout  = (\i_rcb_registers|R_Wheels_sensors_reg [9] & ((\i_rcb_registers|Equal5~0_combout ) # ((\i_rcb_registers|Equal31~1_combout  & \i_rcb_registers|SSRs_Left_reg [9])))) # (!\i_rcb_registers|R_Wheels_sensors_reg [9] & 
// (\i_rcb_registers|Equal31~1_combout  & (\i_rcb_registers|SSRs_Left_reg [9])))

	.dataa(\i_rcb_registers|R_Wheels_sensors_reg [9]),
	.datab(\i_rcb_registers|Equal31~1_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [9]),
	.datad(\i_rcb_registers|Equal5~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector22~1 .lut_mask = 16'hEAC0;
defparam \i_rcb_registers|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N28
fiftyfivenm_lcell_comb \i_rcb_registers|Selector22~3 (
// Equation(s):
// \i_rcb_registers|Selector22~3_combout  = (\i_rcb_registers|Selector22~2_combout ) # ((\i_rcb_registers|Selector22~1_combout ) # ((MicCB_SYNC_CNT[9] & \i_rcb_registers|Equal29~2_combout )))

	.dataa(MicCB_SYNC_CNT[9]),
	.datab(\i_rcb_registers|Selector22~2_combout ),
	.datac(\i_rcb_registers|Selector22~1_combout ),
	.datad(\i_rcb_registers|Equal29~2_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector22~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector22~3 .lut_mask = 16'hFEFC;
defparam \i_rcb_registers|Selector22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N0
fiftyfivenm_lcell_comb \i_rcb_registers|Selector22~4 (
// Equation(s):
// \i_rcb_registers|Selector22~4_combout  = ((\i_rcb_registers|Selector22~0_combout ) # (\i_rcb_registers|Selector22~3_combout )) # (!\i_rcb_registers|Selector3~2_combout )

	.dataa(\i_rcb_registers|Selector3~2_combout ),
	.datab(\i_rcb_registers|Selector22~0_combout ),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector22~3_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector22~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector22~4 .lut_mask = 16'hFFDD;
defparam \i_rcb_registers|Selector22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N22
fiftyfivenm_io_ibuf \R_POS_SENS_1_OUT2_BUFF~input (
	.i(R_POS_SENS_1_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_POS_SENS_1_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \R_POS_SENS_1_OUT2_BUFF~input .bus_hold = "false";
defparam \R_POS_SENS_1_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_POS_SENS_1_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N22
fiftyfivenm_lcell_comb \i_rcb_registers|R_Wheels_sensors_reg[8]~feeder (
// Equation(s):
// \i_rcb_registers|R_Wheels_sensors_reg[8]~feeder_combout  = \R_POS_SENS_1_OUT2_BUFF~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_POS_SENS_1_OUT2_BUFF~input_o ),
	.cin(gnd),
	.combout(\i_rcb_registers|R_Wheels_sensors_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|R_Wheels_sensors_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y29_N23
dffeas \i_rcb_registers|R_Wheels_sensors_reg[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|R_Wheels_sensors_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|R_Wheels_sensors_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[8] .is_wysiwyg = "true";
defparam \i_rcb_registers|R_Wheels_sensors_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N15
dffeas \i_rcb_registers|SSRs_Left_reg[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[8] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N14
fiftyfivenm_lcell_comb \i_rcb_registers|Selector23~0 (
// Equation(s):
// \i_rcb_registers|Selector23~0_combout  = (\i_rcb_registers|R_Wheels_sensors_reg [8] & ((\i_rcb_registers|Equal5~0_combout ) # ((\i_rcb_registers|Equal31~1_combout  & \i_rcb_registers|SSRs_Left_reg [8])))) # (!\i_rcb_registers|R_Wheels_sensors_reg [8] & 
// (\i_rcb_registers|Equal31~1_combout  & (\i_rcb_registers|SSRs_Left_reg [8])))

	.dataa(\i_rcb_registers|R_Wheels_sensors_reg [8]),
	.datab(\i_rcb_registers|Equal31~1_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [8]),
	.datad(\i_rcb_registers|Equal5~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector23~0 .lut_mask = 16'hEAC0;
defparam \i_rcb_registers|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N30
fiftyfivenm_lcell_comb \i_rcb_registers|Diagnostic_Header_reg[8]~feeder (
// Equation(s):
// \i_rcb_registers|Diagnostic_Header_reg[8]~feeder_combout  = \rcb_spi_inst|shift_reg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|Diagnostic_Header_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Diagnostic_Header_reg[8]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|Diagnostic_Header_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N31
dffeas \i_rcb_registers|Diagnostic_Header_reg[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|Diagnostic_Header_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|Diagnostic_Header_reg[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|Diagnostic_Header_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|Diagnostic_Header_reg[8] .is_wysiwyg = "true";
defparam \i_rcb_registers|Diagnostic_Header_reg[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y3_N15
fiftyfivenm_io_ibuf \L_POS_SENS_1_OUT2_BUFF~input (
	.i(L_POS_SENS_1_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_POS_SENS_1_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \L_POS_SENS_1_OUT2_BUFF~input .bus_hold = "false";
defparam \L_POS_SENS_1_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_POS_SENS_1_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y28_N17
dffeas \i_rcb_registers|L_Wheels_sensors_reg[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_POS_SENS_1_OUT2_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|L_Wheels_sensors_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[8] .is_wysiwyg = "true";
defparam \i_rcb_registers|L_Wheels_sensors_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N16
fiftyfivenm_lcell_comb \i_rcb_registers|Selector23~2 (
// Equation(s):
// \i_rcb_registers|Selector23~2_combout  = (\i_rcb_registers|Equal35~0_combout  & ((\i_rcb_registers|Diagnostic_Header_reg [8]) # ((\i_rcb_registers|L_Wheels_sensors_reg [8] & \i_rcb_registers|Equal4~0_combout )))) # (!\i_rcb_registers|Equal35~0_combout  & 
// (((\i_rcb_registers|L_Wheels_sensors_reg [8] & \i_rcb_registers|Equal4~0_combout ))))

	.dataa(\i_rcb_registers|Equal35~0_combout ),
	.datab(\i_rcb_registers|Diagnostic_Header_reg [8]),
	.datac(\i_rcb_registers|L_Wheels_sensors_reg [8]),
	.datad(\i_rcb_registers|Equal4~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector23~2 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N16
fiftyfivenm_lcell_comb \i_rcb_registers|Selector23~3 (
// Equation(s):
// \i_rcb_registers|Selector23~3_combout  = (\i_rcb_registers|Selector23~2_combout ) # ((\i_rcb_registers|Equal29~2_combout  & MicCB_SYNC_CNT[8]))

	.dataa(gnd),
	.datab(\i_rcb_registers|Equal29~2_combout ),
	.datac(MicCB_SYNC_CNT[8]),
	.datad(\i_rcb_registers|Selector23~2_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector23~3 .lut_mask = 16'hFFC0;
defparam \i_rcb_registers|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N24
fiftyfivenm_lcell_comb \i_rcb_registers|LEDs_strip_Mux_reg[8]~feeder (
// Equation(s):
// \i_rcb_registers|LEDs_strip_Mux_reg[8]~feeder_combout  = \rcb_spi_inst|shift_reg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|LEDs_strip_Mux_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[8]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|LEDs_strip_Mux_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N25
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|LEDs_strip_Mux_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[8] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N13
dffeas \i_rcb_registers|SSRs_Right_reg[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[8] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N12
fiftyfivenm_lcell_comb \i_rcb_registers|Selector23~1 (
// Equation(s):
// \i_rcb_registers|Selector23~1_combout  = (\i_rcb_registers|Equal32~0_combout  & ((\i_rcb_registers|SSRs_Right_reg [8]) # ((\i_rcb_registers|LEDs_strip_Mux_reg [8] & \i_rcb_registers|Equal13~0_combout )))) # (!\i_rcb_registers|Equal32~0_combout  & 
// (\i_rcb_registers|LEDs_strip_Mux_reg [8] & ((\i_rcb_registers|Equal13~0_combout ))))

	.dataa(\i_rcb_registers|Equal32~0_combout ),
	.datab(\i_rcb_registers|LEDs_strip_Mux_reg [8]),
	.datac(\i_rcb_registers|SSRs_Right_reg [8]),
	.datad(\i_rcb_registers|Equal13~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector23~1 .lut_mask = 16'hECA0;
defparam \i_rcb_registers|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N28
fiftyfivenm_lcell_comb \i_rcb_registers|Selector23~4 (
// Equation(s):
// \i_rcb_registers|Selector23~4_combout  = (\i_rcb_registers|Selector23~0_combout ) # ((\i_rcb_registers|Selector23~3_combout ) # ((\i_rcb_registers|Selector23~1_combout ) # (!\i_rcb_registers|WideNor0~3_combout )))

	.dataa(\i_rcb_registers|Selector23~0_combout ),
	.datab(\i_rcb_registers|Selector23~3_combout ),
	.datac(\i_rcb_registers|Selector23~1_combout ),
	.datad(\i_rcb_registers|WideNor0~3_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector23~4 .lut_mask = 16'hFEFF;
defparam \i_rcb_registers|Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N26
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift[9]~feeder (
// Equation(s):
// \rcb_spi_inst|miso_shift[9]~feeder_combout  = \i_rcb_registers|Selector23~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector23~4_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[9]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|miso_shift[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N27
dffeas \i_rcb_registers|SSRs_Right_reg[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[7] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N26
fiftyfivenm_lcell_comb \i_rcb_registers|Selector24~4 (
// Equation(s):
// \i_rcb_registers|Selector24~4_combout  = (\i_rcb_registers|Equal29~2_combout  & ((MicCB_SYNC_CNT[7]) # ((\i_rcb_registers|SSRs_Right_reg [7] & \i_rcb_registers|Equal32~0_combout )))) # (!\i_rcb_registers|Equal29~2_combout  & 
// (((\i_rcb_registers|SSRs_Right_reg [7] & \i_rcb_registers|Equal32~0_combout ))))

	.dataa(\i_rcb_registers|Equal29~2_combout ),
	.datab(MicCB_SYNC_CNT[7]),
	.datac(\i_rcb_registers|SSRs_Right_reg [7]),
	.datad(\i_rcb_registers|Equal32~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector24~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector24~4 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N20
fiftyfivenm_lcell_comb \i_rcb_registers|Diagnostic_Header_reg[7]~feeder (
// Equation(s):
// \i_rcb_registers|Diagnostic_Header_reg[7]~feeder_combout  = \rcb_spi_inst|shift_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|Diagnostic_Header_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Diagnostic_Header_reg[7]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|Diagnostic_Header_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N21
dffeas \i_rcb_registers|Diagnostic_Header_reg[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|Diagnostic_Header_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|Diagnostic_Header_reg[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|Diagnostic_Header_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|Diagnostic_Header_reg[7] .is_wysiwyg = "true";
defparam \i_rcb_registers|Diagnostic_Header_reg[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N8
fiftyfivenm_io_ibuf \L_POS_SENS_OUT1_BUFF~input (
	.i(L_POS_SENS_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_POS_SENS_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \L_POS_SENS_OUT1_BUFF~input .bus_hold = "false";
defparam \L_POS_SENS_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_POS_SENS_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y28_N15
dffeas \i_rcb_registers|L_Wheels_sensors_reg[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_POS_SENS_OUT1_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|L_Wheels_sensors_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[7] .is_wysiwyg = "true";
defparam \i_rcb_registers|L_Wheels_sensors_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N14
fiftyfivenm_lcell_comb \i_rcb_registers|Selector24~3 (
// Equation(s):
// \i_rcb_registers|Selector24~3_combout  = (\i_rcb_registers|Equal35~0_combout  & ((\i_rcb_registers|Diagnostic_Header_reg [7]) # ((\i_rcb_registers|L_Wheels_sensors_reg [7] & \i_rcb_registers|Equal4~0_combout )))) # (!\i_rcb_registers|Equal35~0_combout  & 
// (((\i_rcb_registers|L_Wheels_sensors_reg [7] & \i_rcb_registers|Equal4~0_combout ))))

	.dataa(\i_rcb_registers|Equal35~0_combout ),
	.datab(\i_rcb_registers|Diagnostic_Header_reg [7]),
	.datac(\i_rcb_registers|L_Wheels_sensors_reg [7]),
	.datad(\i_rcb_registers|Equal4~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector24~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector24~3 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N18
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Left_reg[7]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Left_reg[7]~feeder_combout  = \rcb_spi_inst|shift_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Left_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[7]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|SSRs_Left_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N19
dffeas \i_rcb_registers|SSRs_Left_reg[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Left_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[7] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y3_N22
fiftyfivenm_io_ibuf \R_POS_SENS_OUT1_BUFF~input (
	.i(R_POS_SENS_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_POS_SENS_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \R_POS_SENS_OUT1_BUFF~input .bus_hold = "false";
defparam \R_POS_SENS_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_POS_SENS_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y30_N21
dffeas \i_rcb_registers|R_Wheels_sensors_reg[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_POS_SENS_OUT1_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|R_Wheels_sensors_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[7] .is_wysiwyg = "true";
defparam \i_rcb_registers|R_Wheels_sensors_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N20
fiftyfivenm_lcell_comb \i_rcb_registers|Selector24~0 (
// Equation(s):
// \i_rcb_registers|Selector24~0_combout  = (\i_rcb_registers|Equal0~5_combout  & (\rcb_spi_inst|addr [2] & (\i_rcb_registers|R_Wheels_sensors_reg [7] & \rcb_spi_inst|addr [0])))

	.dataa(\i_rcb_registers|Equal0~5_combout ),
	.datab(\rcb_spi_inst|addr [2]),
	.datac(\i_rcb_registers|R_Wheels_sensors_reg [7]),
	.datad(\rcb_spi_inst|addr [0]),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector24~0 .lut_mask = 16'h8000;
defparam \i_rcb_registers|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N10
fiftyfivenm_lcell_comb \i_rcb_registers|FPGA_LEDs_reg[7]~feeder (
// Equation(s):
// \i_rcb_registers|FPGA_LEDs_reg[7]~feeder_combout  = \rcb_spi_inst|shift_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|FPGA_LEDs_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[7]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|FPGA_LEDs_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N18
fiftyfivenm_lcell_comb \i_rcb_registers|FPGA_LEDs_reg[0]~0 (
// Equation(s):
// \i_rcb_registers|FPGA_LEDs_reg[0]~0_combout  = (\rcb_spi_inst|data_mosi_rdy~q  & \i_rcb_registers|Equal33~0_combout )

	.dataa(gnd),
	.datab(\rcb_spi_inst|data_mosi_rdy~q ),
	.datac(gnd),
	.datad(\i_rcb_registers|Equal33~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|FPGA_LEDs_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[0]~0 .lut_mask = 16'hCC00;
defparam \i_rcb_registers|FPGA_LEDs_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N11
dffeas \i_rcb_registers|FPGA_LEDs_reg[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|FPGA_LEDs_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|FPGA_LEDs_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA_LEDs_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[7] .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA_LEDs_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N1
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[7] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N0
fiftyfivenm_lcell_comb \i_rcb_registers|Selector24~1 (
// Equation(s):
// \i_rcb_registers|Selector24~1_combout  = (\i_rcb_registers|FPGA_LEDs_reg [7] & ((\i_rcb_registers|Equal33~0_combout ) # ((\i_rcb_registers|Equal13~0_combout  & \i_rcb_registers|LEDs_strip_Mux_reg [7])))) # (!\i_rcb_registers|FPGA_LEDs_reg [7] & 
// (\i_rcb_registers|Equal13~0_combout  & (\i_rcb_registers|LEDs_strip_Mux_reg [7])))

	.dataa(\i_rcb_registers|FPGA_LEDs_reg [7]),
	.datab(\i_rcb_registers|Equal13~0_combout ),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [7]),
	.datad(\i_rcb_registers|Equal33~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector24~1 .lut_mask = 16'hEAC0;
defparam \i_rcb_registers|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N16
fiftyfivenm_lcell_comb \i_rcb_registers|Selector24~2 (
// Equation(s):
// \i_rcb_registers|Selector24~2_combout  = (\i_rcb_registers|Selector24~0_combout ) # ((\i_rcb_registers|Selector24~1_combout ) # ((\i_rcb_registers|SSRs_Left_reg [7] & \i_rcb_registers|Equal31~1_combout )))

	.dataa(\i_rcb_registers|SSRs_Left_reg [7]),
	.datab(\i_rcb_registers|Selector24~0_combout ),
	.datac(\i_rcb_registers|Equal31~1_combout ),
	.datad(\i_rcb_registers|Selector24~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector24~2 .lut_mask = 16'hFFEC;
defparam \i_rcb_registers|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N20
fiftyfivenm_lcell_comb \i_rcb_registers|Selector24~5 (
// Equation(s):
// \i_rcb_registers|Selector24~5_combout  = (\i_rcb_registers|Selector24~4_combout ) # ((\i_rcb_registers|Selector24~3_combout ) # ((\i_rcb_registers|Selector24~2_combout ) # (!\i_rcb_registers|WideNor0~3_combout )))

	.dataa(\i_rcb_registers|Selector24~4_combout ),
	.datab(\i_rcb_registers|Selector24~3_combout ),
	.datac(\i_rcb_registers|Selector24~2_combout ),
	.datad(\i_rcb_registers|WideNor0~3_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector24~5_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector24~5 .lut_mask = 16'hFEFF;
defparam \i_rcb_registers|Selector24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N4
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift[8]~feeder (
// Equation(s):
// \rcb_spi_inst|miso_shift[8]~feeder_combout  = \i_rcb_registers|Selector24~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector24~5_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[8]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|miso_shift[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N15
dffeas \i_rcb_registers|SSRs_Right_reg[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[6] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N14
fiftyfivenm_lcell_comb \i_rcb_registers|Selector25~4 (
// Equation(s):
// \i_rcb_registers|Selector25~4_combout  = (\i_rcb_registers|Equal29~2_combout  & ((MicCB_SYNC_CNT[6]) # ((\i_rcb_registers|SSRs_Right_reg [6] & \i_rcb_registers|Equal32~0_combout )))) # (!\i_rcb_registers|Equal29~2_combout  & 
// (((\i_rcb_registers|SSRs_Right_reg [6] & \i_rcb_registers|Equal32~0_combout ))))

	.dataa(\i_rcb_registers|Equal29~2_combout ),
	.datab(MicCB_SYNC_CNT[6]),
	.datac(\i_rcb_registers|SSRs_Right_reg [6]),
	.datad(\i_rcb_registers|Equal32~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector25~4 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N22
fiftyfivenm_io_ibuf \L_POS_SENS_OUT2_BUFF~input (
	.i(L_POS_SENS_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_POS_SENS_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \L_POS_SENS_OUT2_BUFF~input .bus_hold = "false";
defparam \L_POS_SENS_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_POS_SENS_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
fiftyfivenm_lcell_comb \i_rcb_registers|L_Wheels_sensors_reg[6]~feeder (
// Equation(s):
// \i_rcb_registers|L_Wheels_sensors_reg[6]~feeder_combout  = \L_POS_SENS_OUT2_BUFF~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_POS_SENS_OUT2_BUFF~input_o ),
	.cin(gnd),
	.combout(\i_rcb_registers|L_Wheels_sensors_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|L_Wheels_sensors_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N17
dffeas \i_rcb_registers|L_Wheels_sensors_reg[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|L_Wheels_sensors_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|L_Wheels_sensors_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[6] .is_wysiwyg = "true";
defparam \i_rcb_registers|L_Wheels_sensors_reg[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y49_N8
fiftyfivenm_io_ibuf \Teensy_FPGA_SP2~input (
	.i(Teensy_FPGA_SP2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Teensy_FPGA_SP2~input_o ));
// synopsys translate_off
defparam \Teensy_FPGA_SP2~input .bus_hold = "false";
defparam \Teensy_FPGA_SP2~input .listen_to_nsleep_signal = "false";
defparam \Teensy_FPGA_SP2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y28_N31
dffeas \i_rcb_registers|Diagnostic_Header_reg[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Teensy_FPGA_SP2~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|Diagnostic_Header_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|Diagnostic_Header_reg[6] .is_wysiwyg = "true";
defparam \i_rcb_registers|Diagnostic_Header_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N30
fiftyfivenm_lcell_comb \i_rcb_registers|Selector25~3 (
// Equation(s):
// \i_rcb_registers|Selector25~3_combout  = (\i_rcb_registers|Equal35~0_combout  & ((\i_rcb_registers|Diagnostic_Header_reg [6]) # ((\i_rcb_registers|L_Wheels_sensors_reg [6] & \i_rcb_registers|Equal4~0_combout )))) # (!\i_rcb_registers|Equal35~0_combout  & 
// (\i_rcb_registers|L_Wheels_sensors_reg [6] & ((\i_rcb_registers|Equal4~0_combout ))))

	.dataa(\i_rcb_registers|Equal35~0_combout ),
	.datab(\i_rcb_registers|L_Wheels_sensors_reg [6]),
	.datac(\i_rcb_registers|Diagnostic_Header_reg [6]),
	.datad(\i_rcb_registers|Equal4~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector25~3 .lut_mask = 16'hECA0;
defparam \i_rcb_registers|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N14
fiftyfivenm_lcell_comb \i_rcb_registers|FPGA_LEDs_reg[6]~feeder (
// Equation(s):
// \i_rcb_registers|FPGA_LEDs_reg[6]~feeder_combout  = \rcb_spi_inst|shift_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [6]),
	.cin(gnd),
	.combout(\i_rcb_registers|FPGA_LEDs_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|FPGA_LEDs_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N15
dffeas \i_rcb_registers|FPGA_LEDs_reg[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|FPGA_LEDs_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|FPGA_LEDs_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA_LEDs_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[6] .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA_LEDs_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y28_N9
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[6] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N8
fiftyfivenm_lcell_comb \i_rcb_registers|Selector25~1 (
// Equation(s):
// \i_rcb_registers|Selector25~1_combout  = (\i_rcb_registers|Equal33~0_combout  & ((\i_rcb_registers|FPGA_LEDs_reg [6]) # ((\i_rcb_registers|LEDs_strip_Mux_reg [6] & \i_rcb_registers|Equal13~0_combout )))) # (!\i_rcb_registers|Equal33~0_combout  & 
// (((\i_rcb_registers|LEDs_strip_Mux_reg [6] & \i_rcb_registers|Equal13~0_combout ))))

	.dataa(\i_rcb_registers|Equal33~0_combout ),
	.datab(\i_rcb_registers|FPGA_LEDs_reg [6]),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [6]),
	.datad(\i_rcb_registers|Equal13~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector25~1 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
fiftyfivenm_io_ibuf \R_POS_SENS_OUT2_BUFF~input (
	.i(R_POS_SENS_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_POS_SENS_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \R_POS_SENS_OUT2_BUFF~input .bus_hold = "false";
defparam \R_POS_SENS_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_POS_SENS_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y28_N5
dffeas \i_rcb_registers|R_Wheels_sensors_reg[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_POS_SENS_OUT2_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|R_Wheels_sensors_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[6] .is_wysiwyg = "true";
defparam \i_rcb_registers|R_Wheels_sensors_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N3
dffeas \i_rcb_registers|SSRs_Left_reg[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[6] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N2
fiftyfivenm_lcell_comb \i_rcb_registers|Selector25~0 (
// Equation(s):
// \i_rcb_registers|Selector25~0_combout  = (\i_rcb_registers|Equal31~1_combout  & \i_rcb_registers|SSRs_Left_reg [6])

	.dataa(gnd),
	.datab(\i_rcb_registers|Equal31~1_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector25~0 .lut_mask = 16'hC0C0;
defparam \i_rcb_registers|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N4
fiftyfivenm_lcell_comb \i_rcb_registers|Selector25~2 (
// Equation(s):
// \i_rcb_registers|Selector25~2_combout  = (\i_rcb_registers|Selector25~1_combout ) # ((\i_rcb_registers|Selector25~0_combout ) # ((\i_rcb_registers|Equal5~0_combout  & \i_rcb_registers|R_Wheels_sensors_reg [6])))

	.dataa(\i_rcb_registers|Equal5~0_combout ),
	.datab(\i_rcb_registers|Selector25~1_combout ),
	.datac(\i_rcb_registers|R_Wheels_sensors_reg [6]),
	.datad(\i_rcb_registers|Selector25~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector25~2 .lut_mask = 16'hFFEC;
defparam \i_rcb_registers|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N10
fiftyfivenm_lcell_comb \i_rcb_registers|Selector25~5 (
// Equation(s):
// \i_rcb_registers|Selector25~5_combout  = (\i_rcb_registers|Selector25~4_combout ) # (((\i_rcb_registers|Selector25~3_combout ) # (\i_rcb_registers|Selector25~2_combout )) # (!\i_rcb_registers|WideNor0~3_combout ))

	.dataa(\i_rcb_registers|Selector25~4_combout ),
	.datab(\i_rcb_registers|WideNor0~3_combout ),
	.datac(\i_rcb_registers|Selector25~3_combout ),
	.datad(\i_rcb_registers|Selector25~2_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector25~5 .lut_mask = 16'hFFFB;
defparam \i_rcb_registers|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N8
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift[7]~feeder (
// Equation(s):
// \rcb_spi_inst|miso_shift[7]~feeder_combout  = \i_rcb_registers|Selector25~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector25~5_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[7]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|miso_shift[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N9
dffeas \i_rcb_registers|SSRs_Right_reg[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[5] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N8
fiftyfivenm_lcell_comb \i_rcb_registers|Selector26~4 (
// Equation(s):
// \i_rcb_registers|Selector26~4_combout  = (\i_rcb_registers|Equal29~2_combout  & ((MicCB_SYNC_CNT[5]) # ((\i_rcb_registers|SSRs_Right_reg [5] & \i_rcb_registers|Equal32~0_combout )))) # (!\i_rcb_registers|Equal29~2_combout  & 
// (((\i_rcb_registers|SSRs_Right_reg [5] & \i_rcb_registers|Equal32~0_combout ))))

	.dataa(\i_rcb_registers|Equal29~2_combout ),
	.datab(MicCB_SYNC_CNT[5]),
	.datac(\i_rcb_registers|SSRs_Right_reg [5]),
	.datad(\i_rcb_registers|Equal32~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector26~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector26~4 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N30
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Left_reg[5]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Left_reg[5]~feeder_combout  = \rcb_spi_inst|shift_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [5]),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Left_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|SSRs_Left_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N31
dffeas \i_rcb_registers|SSRs_Left_reg[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Left_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[5] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N10
fiftyfivenm_lcell_comb \i_rcb_registers|Selector26~0 (
// Equation(s):
// \i_rcb_registers|Selector26~0_combout  = (\i_rcb_registers|SSRs_Left_reg [5] & \i_rcb_registers|Equal31~1_combout )

	.dataa(gnd),
	.datab(\i_rcb_registers|SSRs_Left_reg [5]),
	.datac(gnd),
	.datad(\i_rcb_registers|Equal31~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector26~0 .lut_mask = 16'hCC00;
defparam \i_rcb_registers|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X36_Y39_N22
fiftyfivenm_io_ibuf \R_WHEEL_SENS_A1_OUT1_BUFF~input (
	.i(R_WHEEL_SENS_A1_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_WHEEL_SENS_A1_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \R_WHEEL_SENS_A1_OUT1_BUFF~input .bus_hold = "false";
defparam \R_WHEEL_SENS_A1_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_WHEEL_SENS_A1_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y30_N19
dffeas \i_rcb_registers|R_Wheels_sensors_reg[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_WHEEL_SENS_A1_OUT1_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|R_Wheels_sensors_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[5] .is_wysiwyg = "true";
defparam \i_rcb_registers|R_Wheels_sensors_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N12
fiftyfivenm_lcell_comb \i_rcb_registers|FPGA_LEDs_reg[5]~feeder (
// Equation(s):
// \i_rcb_registers|FPGA_LEDs_reg[5]~feeder_combout  = \rcb_spi_inst|shift_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|FPGA_LEDs_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[5]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|FPGA_LEDs_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N13
dffeas \i_rcb_registers|FPGA_LEDs_reg[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|FPGA_LEDs_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|FPGA_LEDs_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA_LEDs_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[5] .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA_LEDs_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N3
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[5] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N2
fiftyfivenm_lcell_comb \i_rcb_registers|Selector26~1 (
// Equation(s):
// \i_rcb_registers|Selector26~1_combout  = (\i_rcb_registers|FPGA_LEDs_reg [5] & ((\i_rcb_registers|Equal33~0_combout ) # ((\i_rcb_registers|Equal13~0_combout  & \i_rcb_registers|LEDs_strip_Mux_reg [5])))) # (!\i_rcb_registers|FPGA_LEDs_reg [5] & 
// (\i_rcb_registers|Equal13~0_combout  & (\i_rcb_registers|LEDs_strip_Mux_reg [5])))

	.dataa(\i_rcb_registers|FPGA_LEDs_reg [5]),
	.datab(\i_rcb_registers|Equal13~0_combout ),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [5]),
	.datad(\i_rcb_registers|Equal33~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector26~1 .lut_mask = 16'hEAC0;
defparam \i_rcb_registers|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N18
fiftyfivenm_lcell_comb \i_rcb_registers|Selector26~2 (
// Equation(s):
// \i_rcb_registers|Selector26~2_combout  = (\i_rcb_registers|Selector26~0_combout ) # ((\i_rcb_registers|Selector26~1_combout ) # ((\i_rcb_registers|Equal5~0_combout  & \i_rcb_registers|R_Wheels_sensors_reg [5])))

	.dataa(\i_rcb_registers|Selector26~0_combout ),
	.datab(\i_rcb_registers|Equal5~0_combout ),
	.datac(\i_rcb_registers|R_Wheels_sensors_reg [5]),
	.datad(\i_rcb_registers|Selector26~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector26~2 .lut_mask = 16'hFFEA;
defparam \i_rcb_registers|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X74_Y54_N1
fiftyfivenm_io_ibuf \L_WHEEL_SENS_A1_OUT1_BUFF~input (
	.i(L_WHEEL_SENS_A1_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_WHEEL_SENS_A1_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \L_WHEEL_SENS_A1_OUT1_BUFF~input .bus_hold = "false";
defparam \L_WHEEL_SENS_A1_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_WHEEL_SENS_A1_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y28_N11
dffeas \i_rcb_registers|L_Wheels_sensors_reg[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_WHEEL_SENS_A1_OUT1_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|L_Wheels_sensors_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[5] .is_wysiwyg = "true";
defparam \i_rcb_registers|L_Wheels_sensors_reg[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y49_N15
fiftyfivenm_io_ibuf \Teensy_FPGA_SP1~input (
	.i(Teensy_FPGA_SP1),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Teensy_FPGA_SP1~input_o ));
// synopsys translate_off
defparam \Teensy_FPGA_SP1~input .bus_hold = "false";
defparam \Teensy_FPGA_SP1~input .listen_to_nsleep_signal = "false";
defparam \Teensy_FPGA_SP1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y28_N29
dffeas \i_rcb_registers|Diagnostic_Header_reg[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Teensy_FPGA_SP1~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|Diagnostic_Header_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|Diagnostic_Header_reg[5] .is_wysiwyg = "true";
defparam \i_rcb_registers|Diagnostic_Header_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N28
fiftyfivenm_lcell_comb \i_rcb_registers|Selector26~3 (
// Equation(s):
// \i_rcb_registers|Selector26~3_combout  = (\i_rcb_registers|Equal35~0_combout  & ((\i_rcb_registers|Diagnostic_Header_reg [5]) # ((\i_rcb_registers|L_Wheels_sensors_reg [5] & \i_rcb_registers|Equal4~0_combout )))) # (!\i_rcb_registers|Equal35~0_combout  & 
// (\i_rcb_registers|L_Wheels_sensors_reg [5] & ((\i_rcb_registers|Equal4~0_combout ))))

	.dataa(\i_rcb_registers|Equal35~0_combout ),
	.datab(\i_rcb_registers|L_Wheels_sensors_reg [5]),
	.datac(\i_rcb_registers|Diagnostic_Header_reg [5]),
	.datad(\i_rcb_registers|Equal4~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector26~3 .lut_mask = 16'hECA0;
defparam \i_rcb_registers|Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N12
fiftyfivenm_lcell_comb \i_rcb_registers|Selector26~5 (
// Equation(s):
// \i_rcb_registers|Selector26~5_combout  = (\i_rcb_registers|Selector26~4_combout ) # (((\i_rcb_registers|Selector26~2_combout ) # (\i_rcb_registers|Selector26~3_combout )) # (!\i_rcb_registers|WideNor0~3_combout ))

	.dataa(\i_rcb_registers|Selector26~4_combout ),
	.datab(\i_rcb_registers|WideNor0~3_combout ),
	.datac(\i_rcb_registers|Selector26~2_combout ),
	.datad(\i_rcb_registers|Selector26~3_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector26~5_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector26~5 .lut_mask = 16'hFFFB;
defparam \i_rcb_registers|Selector26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N22
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift[6]~feeder (
// Equation(s):
// \rcb_spi_inst|miso_shift[6]~feeder_combout  = \i_rcb_registers|Selector26~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector26~5_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[6]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|miso_shift[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N8
fiftyfivenm_io_ibuf \R_WHEEL_SENS_A1_OUT2_BUFF~input (
	.i(R_WHEEL_SENS_A1_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_WHEEL_SENS_A1_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \R_WHEEL_SENS_A1_OUT2_BUFF~input .bus_hold = "false";
defparam \R_WHEEL_SENS_A1_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_WHEEL_SENS_A1_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N8
fiftyfivenm_lcell_comb \i_rcb_registers|R_Wheels_sensors_reg[4]~feeder (
// Equation(s):
// \i_rcb_registers|R_Wheels_sensors_reg[4]~feeder_combout  = \R_WHEEL_SENS_A1_OUT2_BUFF~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_WHEEL_SENS_A1_OUT2_BUFF~input_o ),
	.cin(gnd),
	.combout(\i_rcb_registers|R_Wheels_sensors_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|R_Wheels_sensors_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N9
dffeas \i_rcb_registers|R_Wheels_sensors_reg[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|R_Wheels_sensors_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|R_Wheels_sensors_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[4] .is_wysiwyg = "true";
defparam \i_rcb_registers|R_Wheels_sensors_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y28_N11
dffeas \i_rcb_registers|SSRs_Left_reg[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[4] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N10
fiftyfivenm_lcell_comb \i_rcb_registers|Selector27~2 (
// Equation(s):
// \i_rcb_registers|Selector27~2_combout  = (\i_rcb_registers|R_Wheels_sensors_reg [4] & ((\i_rcb_registers|Equal5~0_combout ) # ((\i_rcb_registers|Equal31~1_combout  & \i_rcb_registers|SSRs_Left_reg [4])))) # (!\i_rcb_registers|R_Wheels_sensors_reg [4] & 
// (\i_rcb_registers|Equal31~1_combout  & (\i_rcb_registers|SSRs_Left_reg [4])))

	.dataa(\i_rcb_registers|R_Wheels_sensors_reg [4]),
	.datab(\i_rcb_registers|Equal31~1_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [4]),
	.datad(\i_rcb_registers|Equal5~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector27~2 .lut_mask = 16'hEAC0;
defparam \i_rcb_registers|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N19
dffeas \i_rcb_registers|SSRs_Right_reg[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[4] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N18
fiftyfivenm_lcell_comb \i_rcb_registers|Selector27~4 (
// Equation(s):
// \i_rcb_registers|Selector27~4_combout  = (\i_rcb_registers|Equal29~2_combout  & ((MicCB_SYNC_CNT[4]) # ((\i_rcb_registers|SSRs_Right_reg [4] & \i_rcb_registers|Equal32~0_combout )))) # (!\i_rcb_registers|Equal29~2_combout  & 
// (((\i_rcb_registers|SSRs_Right_reg [4] & \i_rcb_registers|Equal32~0_combout ))))

	.dataa(\i_rcb_registers|Equal29~2_combout ),
	.datab(MicCB_SYNC_CNT[4]),
	.datac(\i_rcb_registers|SSRs_Right_reg [4]),
	.datad(\i_rcb_registers|Equal32~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector27~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector27~4 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X74_Y54_N8
fiftyfivenm_io_ibuf \L_WHEEL_SENS_A1_OUT2_BUFF~input (
	.i(L_WHEEL_SENS_A1_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_WHEEL_SENS_A1_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \L_WHEEL_SENS_A1_OUT2_BUFF~input .bus_hold = "false";
defparam \L_WHEEL_SENS_A1_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_WHEEL_SENS_A1_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N20
fiftyfivenm_lcell_comb \i_rcb_registers|L_Wheels_sensors_reg[4]~feeder (
// Equation(s):
// \i_rcb_registers|L_Wheels_sensors_reg[4]~feeder_combout  = \L_WHEEL_SENS_A1_OUT2_BUFF~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_WHEEL_SENS_A1_OUT2_BUFF~input_o ),
	.cin(gnd),
	.combout(\i_rcb_registers|L_Wheels_sensors_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|L_Wheels_sensors_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N21
dffeas \i_rcb_registers|L_Wheels_sensors_reg[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|L_Wheels_sensors_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|L_Wheels_sensors_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[4] .is_wysiwyg = "true";
defparam \i_rcb_registers|L_Wheels_sensors_reg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y49_N22
fiftyfivenm_io_ibuf \Teensy_FPGA_SP0~input (
	.i(Teensy_FPGA_SP0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Teensy_FPGA_SP0~input_o ));
// synopsys translate_off
defparam \Teensy_FPGA_SP0~input .bus_hold = "false";
defparam \Teensy_FPGA_SP0~input .listen_to_nsleep_signal = "false";
defparam \Teensy_FPGA_SP0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y28_N19
dffeas \i_rcb_registers|Diagnostic_Header_reg[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Teensy_FPGA_SP0~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|Diagnostic_Header_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|Diagnostic_Header_reg[4] .is_wysiwyg = "true";
defparam \i_rcb_registers|Diagnostic_Header_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N18
fiftyfivenm_lcell_comb \i_rcb_registers|Selector27~3 (
// Equation(s):
// \i_rcb_registers|Selector27~3_combout  = (\i_rcb_registers|Equal35~0_combout  & ((\i_rcb_registers|Diagnostic_Header_reg [4]) # ((\i_rcb_registers|L_Wheels_sensors_reg [4] & \i_rcb_registers|Equal4~0_combout )))) # (!\i_rcb_registers|Equal35~0_combout  & 
// (\i_rcb_registers|L_Wheels_sensors_reg [4] & ((\i_rcb_registers|Equal4~0_combout ))))

	.dataa(\i_rcb_registers|Equal35~0_combout ),
	.datab(\i_rcb_registers|L_Wheels_sensors_reg [4]),
	.datac(\i_rcb_registers|Diagnostic_Header_reg [4]),
	.datad(\i_rcb_registers|Equal4~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector27~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector27~3 .lut_mask = 16'hECA0;
defparam \i_rcb_registers|Selector27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N30
fiftyfivenm_lcell_comb \i_rcb_registers|FPGA_LEDs_reg[4]~feeder (
// Equation(s):
// \i_rcb_registers|FPGA_LEDs_reg[4]~feeder_combout  = \rcb_spi_inst|shift_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|FPGA_LEDs_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[4]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|FPGA_LEDs_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N31
dffeas \i_rcb_registers|FPGA_LEDs_reg[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|FPGA_LEDs_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|FPGA_LEDs_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA_LEDs_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[4] .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA_LEDs_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N23
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[4] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N22
fiftyfivenm_lcell_comb \i_rcb_registers|Selector27~0 (
// Equation(s):
// \i_rcb_registers|Selector27~0_combout  = (\i_rcb_registers|FPGA_LEDs_reg [4] & ((\i_rcb_registers|Equal33~0_combout ) # ((\i_rcb_registers|Equal13~0_combout  & \i_rcb_registers|LEDs_strip_Mux_reg [4])))) # (!\i_rcb_registers|FPGA_LEDs_reg [4] & 
// (\i_rcb_registers|Equal13~0_combout  & (\i_rcb_registers|LEDs_strip_Mux_reg [4])))

	.dataa(\i_rcb_registers|FPGA_LEDs_reg [4]),
	.datab(\i_rcb_registers|Equal13~0_combout ),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [4]),
	.datad(\i_rcb_registers|Equal33~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector27~0 .lut_mask = 16'hEAC0;
defparam \i_rcb_registers|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N24
fiftyfivenm_lcell_comb \i_rcb_registers|Selector27~1 (
// Equation(s):
// \i_rcb_registers|Selector27~1_combout  = (\i_rcb_registers|Selector27~0_combout ) # (!\i_rcb_registers|Selector3~2_combout )

	.dataa(\i_rcb_registers|Selector27~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector3~2_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector27~1 .lut_mask = 16'hAAFF;
defparam \i_rcb_registers|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N20
fiftyfivenm_lcell_comb \i_rcb_registers|Selector27~5 (
// Equation(s):
// \i_rcb_registers|Selector27~5_combout  = (\i_rcb_registers|Selector27~2_combout ) # ((\i_rcb_registers|Selector27~4_combout ) # ((\i_rcb_registers|Selector27~3_combout ) # (\i_rcb_registers|Selector27~1_combout )))

	.dataa(\i_rcb_registers|Selector27~2_combout ),
	.datab(\i_rcb_registers|Selector27~4_combout ),
	.datac(\i_rcb_registers|Selector27~3_combout ),
	.datad(\i_rcb_registers|Selector27~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector27~5_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector27~5 .lut_mask = 16'hFFFE;
defparam \i_rcb_registers|Selector27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N14
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift[5]~feeder (
// Equation(s):
// \rcb_spi_inst|miso_shift[5]~feeder_combout  = \i_rcb_registers|Selector27~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector27~5_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[5]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|miso_shift[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N19
dffeas \i_rcb_registers|FPGA_LEDs_reg[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|FPGA_LEDs_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA_LEDs_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[3] .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA_LEDs_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N9
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[3] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N8
fiftyfivenm_lcell_comb \i_rcb_registers|Selector28~2 (
// Equation(s):
// \i_rcb_registers|Selector28~2_combout  = (\i_rcb_registers|FPGA_LEDs_reg [3] & ((\i_rcb_registers|Equal33~0_combout ) # ((\i_rcb_registers|Equal13~0_combout  & \i_rcb_registers|LEDs_strip_Mux_reg [3])))) # (!\i_rcb_registers|FPGA_LEDs_reg [3] & 
// (\i_rcb_registers|Equal13~0_combout  & (\i_rcb_registers|LEDs_strip_Mux_reg [3])))

	.dataa(\i_rcb_registers|FPGA_LEDs_reg [3]),
	.datab(\i_rcb_registers|Equal13~0_combout ),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [3]),
	.datad(\i_rcb_registers|Equal33~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector28~2 .lut_mask = 16'hEAC0;
defparam \i_rcb_registers|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N22
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Left_reg[3]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Left_reg[3]~feeder_combout  = \rcb_spi_inst|shift_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [3]),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Left_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|SSRs_Left_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N23
dffeas \i_rcb_registers|SSRs_Left_reg[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Left_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[3] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N15
fiftyfivenm_io_ibuf \R_WHEEL_SENS_A2_OUT1_BUFF~input (
	.i(R_WHEEL_SENS_A2_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_WHEEL_SENS_A2_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \R_WHEEL_SENS_A2_OUT1_BUFF~input .bus_hold = "false";
defparam \R_WHEEL_SENS_A2_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_WHEEL_SENS_A2_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y31_N13
dffeas \i_rcb_registers|R_Wheels_sensors_reg[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_WHEEL_SENS_A2_OUT1_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|R_Wheels_sensors_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[3] .is_wysiwyg = "true";
defparam \i_rcb_registers|R_Wheels_sensors_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N12
fiftyfivenm_lcell_comb \i_rcb_registers|Selector28~3 (
// Equation(s):
// \i_rcb_registers|Selector28~3_combout  = (\i_rcb_registers|SSRs_Left_reg [3] & ((\i_rcb_registers|Equal31~1_combout ) # ((\i_rcb_registers|R_Wheels_sensors_reg [3] & \i_rcb_registers|Equal5~0_combout )))) # (!\i_rcb_registers|SSRs_Left_reg [3] & 
// (((\i_rcb_registers|R_Wheels_sensors_reg [3] & \i_rcb_registers|Equal5~0_combout ))))

	.dataa(\i_rcb_registers|SSRs_Left_reg [3]),
	.datab(\i_rcb_registers|Equal31~1_combout ),
	.datac(\i_rcb_registers|R_Wheels_sensors_reg [3]),
	.datad(\i_rcb_registers|Equal5~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector28~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector28~3 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N22
fiftyfivenm_lcell_comb \i_rcb_registers|Selector28~4 (
// Equation(s):
// \i_rcb_registers|Selector28~4_combout  = (\i_rcb_registers|Selector28~2_combout ) # ((\i_rcb_registers|Selector28~3_combout ) # ((MicCB_SYNC_CNT[3] & \i_rcb_registers|Equal29~2_combout )))

	.dataa(MicCB_SYNC_CNT[3]),
	.datab(\i_rcb_registers|Selector28~2_combout ),
	.datac(\i_rcb_registers|Equal29~2_combout ),
	.datad(\i_rcb_registers|Selector28~3_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector28~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector28~4 .lut_mask = 16'hFFEC;
defparam \i_rcb_registers|Selector28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N15
fiftyfivenm_io_ibuf \FPGA4~input (
	.i(FPGA4),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\FPGA4~input_o ));
// synopsys translate_off
defparam \FPGA4~input .bus_hold = "false";
defparam \FPGA4~input .listen_to_nsleep_signal = "false";
defparam \FPGA4~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y28_N25
dffeas \i_rcb_registers|Diagnostic_Header_reg[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA4~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|Diagnostic_Header_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|Diagnostic_Header_reg[3] .is_wysiwyg = "true";
defparam \i_rcb_registers|Diagnostic_Header_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y54_N15
fiftyfivenm_io_ibuf \L_WHEEL_SENS_A2_OUT1_BUFF~input (
	.i(L_WHEEL_SENS_A2_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_WHEEL_SENS_A2_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \L_WHEEL_SENS_A2_OUT1_BUFF~input .bus_hold = "false";
defparam \L_WHEEL_SENS_A2_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_WHEEL_SENS_A2_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y28_N21
dffeas \i_rcb_registers|L_Wheels_sensors_reg[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_WHEEL_SENS_A2_OUT1_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|L_Wheels_sensors_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[3] .is_wysiwyg = "true";
defparam \i_rcb_registers|L_Wheels_sensors_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N20
fiftyfivenm_lcell_comb \i_rcb_registers|Selector28~0 (
// Equation(s):
// \i_rcb_registers|Selector28~0_combout  = (\i_rcb_registers|Equal35~0_combout  & ((\i_rcb_registers|Diagnostic_Header_reg [3]) # ((\i_rcb_registers|L_Wheels_sensors_reg [3] & \i_rcb_registers|Equal4~0_combout )))) # (!\i_rcb_registers|Equal35~0_combout  & 
// (((\i_rcb_registers|L_Wheels_sensors_reg [3] & \i_rcb_registers|Equal4~0_combout ))))

	.dataa(\i_rcb_registers|Equal35~0_combout ),
	.datab(\i_rcb_registers|Diagnostic_Header_reg [3]),
	.datac(\i_rcb_registers|L_Wheels_sensors_reg [3]),
	.datad(\i_rcb_registers|Equal4~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector28~0 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N22
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Right_reg[3]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Right_reg[3]~feeder_combout  = \rcb_spi_inst|shift_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Right_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[3]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|SSRs_Right_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y28_N23
dffeas \i_rcb_registers|SSRs_Right_reg[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Right_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[3] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y21_N15
fiftyfivenm_io_ibuf \R_NC_switch_TOOL_EX_FPGA~input (
	.i(R_NC_switch_TOOL_EX_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_NC_switch_TOOL_EX_FPGA~input_o ));
// synopsys translate_off
defparam \R_NC_switch_TOOL_EX_FPGA~input .bus_hold = "false";
defparam \R_NC_switch_TOOL_EX_FPGA~input .listen_to_nsleep_signal = "false";
defparam \R_NC_switch_TOOL_EX_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y28_N15
dffeas \i_rcb_registers|FPGA_buttons_reg[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_NC_switch_TOOL_EX_FPGA~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA_buttons_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA_buttons_reg[3] .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA_buttons_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N14
fiftyfivenm_lcell_comb \i_rcb_registers|Selector28~1 (
// Equation(s):
// \i_rcb_registers|Selector28~1_combout  = (\i_rcb_registers|Equal3~1_combout  & ((\rcb_spi_inst|addr [3] & (\i_rcb_registers|SSRs_Right_reg [3])) # (!\rcb_spi_inst|addr [3] & ((\i_rcb_registers|FPGA_buttons_reg [3])))))

	.dataa(\i_rcb_registers|SSRs_Right_reg [3]),
	.datab(\rcb_spi_inst|addr [3]),
	.datac(\i_rcb_registers|FPGA_buttons_reg [3]),
	.datad(\i_rcb_registers|Equal3~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector28~1 .lut_mask = 16'hB800;
defparam \i_rcb_registers|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N12
fiftyfivenm_lcell_comb \i_rcb_registers|Selector28~5 (
// Equation(s):
// \i_rcb_registers|Selector28~5_combout  = (\i_rcb_registers|Selector28~4_combout ) # (((\i_rcb_registers|Selector28~0_combout ) # (\i_rcb_registers|Selector28~1_combout )) # (!\i_rcb_registers|Selector3~2_combout ))

	.dataa(\i_rcb_registers|Selector28~4_combout ),
	.datab(\i_rcb_registers|Selector3~2_combout ),
	.datac(\i_rcb_registers|Selector28~0_combout ),
	.datad(\i_rcb_registers|Selector28~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector28~5_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector28~5 .lut_mask = 16'hFFFB;
defparam \i_rcb_registers|Selector28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N30
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift[4]~feeder (
// Equation(s):
// \rcb_spi_inst|miso_shift[4]~feeder_combout  = \i_rcb_registers|Selector28~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector28~5_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[4]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|miso_shift[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N28
fiftyfivenm_lcell_comb \i_rcb_registers|LEDs_strip_Mux_reg[2]~feeder (
// Equation(s):
// \i_rcb_registers|LEDs_strip_Mux_reg[2]~feeder_combout  = \rcb_spi_inst|shift_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [2]),
	.cin(gnd),
	.combout(\i_rcb_registers|LEDs_strip_Mux_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|LEDs_strip_Mux_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N29
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|LEDs_strip_Mux_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[2] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N17
dffeas \i_rcb_registers|FPGA_LEDs_reg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|FPGA_LEDs_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA_LEDs_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[2] .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA_LEDs_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N16
fiftyfivenm_lcell_comb \i_rcb_registers|Selector29~0 (
// Equation(s):
// \i_rcb_registers|Selector29~0_combout  = (\i_rcb_registers|LEDs_strip_Mux_reg [2] & ((\i_rcb_registers|Equal13~0_combout ) # ((\i_rcb_registers|FPGA_LEDs_reg [2] & \i_rcb_registers|Equal33~0_combout )))) # (!\i_rcb_registers|LEDs_strip_Mux_reg [2] & 
// (((\i_rcb_registers|FPGA_LEDs_reg [2] & \i_rcb_registers|Equal33~0_combout ))))

	.dataa(\i_rcb_registers|LEDs_strip_Mux_reg [2]),
	.datab(\i_rcb_registers|Equal13~0_combout ),
	.datac(\i_rcb_registers|FPGA_LEDs_reg [2]),
	.datad(\i_rcb_registers|Equal33~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector29~0 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N12
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Right_reg[2]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Right_reg[2]~feeder_combout  = \rcb_spi_inst|shift_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Right_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[2]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|SSRs_Right_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y28_N13
dffeas \i_rcb_registers|SSRs_Right_reg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Right_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[2] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y21_N22
fiftyfivenm_io_ibuf \R_NO_switch_TOOL_EX_FPGA~input (
	.i(R_NO_switch_TOOL_EX_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_NO_switch_TOOL_EX_FPGA~input_o ));
// synopsys translate_off
defparam \R_NO_switch_TOOL_EX_FPGA~input .bus_hold = "false";
defparam \R_NO_switch_TOOL_EX_FPGA~input .listen_to_nsleep_signal = "false";
defparam \R_NO_switch_TOOL_EX_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y28_N19
dffeas \i_rcb_registers|FPGA_buttons_reg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_NO_switch_TOOL_EX_FPGA~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA_buttons_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA_buttons_reg[2] .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA_buttons_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N18
fiftyfivenm_lcell_comb \i_rcb_registers|Selector29~1 (
// Equation(s):
// \i_rcb_registers|Selector29~1_combout  = (\i_rcb_registers|Equal3~1_combout  & ((\rcb_spi_inst|addr [3] & (\i_rcb_registers|SSRs_Right_reg [2])) # (!\rcb_spi_inst|addr [3] & ((\i_rcb_registers|FPGA_buttons_reg [2])))))

	.dataa(\i_rcb_registers|SSRs_Right_reg [2]),
	.datab(\rcb_spi_inst|addr [3]),
	.datac(\i_rcb_registers|FPGA_buttons_reg [2]),
	.datad(\i_rcb_registers|Equal3~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector29~1 .lut_mask = 16'hB800;
defparam \i_rcb_registers|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X74_Y54_N22
fiftyfivenm_io_ibuf \L_WHEEL_SENS_A2_OUT2_BUFF~input (
	.i(L_WHEEL_SENS_A2_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_WHEEL_SENS_A2_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \L_WHEEL_SENS_A2_OUT2_BUFF~input .bus_hold = "false";
defparam \L_WHEEL_SENS_A2_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_WHEEL_SENS_A2_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N14
fiftyfivenm_lcell_comb \i_rcb_registers|L_Wheels_sensors_reg[2]~feeder (
// Equation(s):
// \i_rcb_registers|L_Wheels_sensors_reg[2]~feeder_combout  = \L_WHEEL_SENS_A2_OUT2_BUFF~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_WHEEL_SENS_A2_OUT2_BUFF~input_o ),
	.cin(gnd),
	.combout(\i_rcb_registers|L_Wheels_sensors_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|L_Wheels_sensors_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N15
dffeas \i_rcb_registers|L_Wheels_sensors_reg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|L_Wheels_sensors_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|L_Wheels_sensors_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[2] .is_wysiwyg = "true";
defparam \i_rcb_registers|L_Wheels_sensors_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N22
fiftyfivenm_io_ibuf \FPGA3~input (
	.i(FPGA3),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\FPGA3~input_o ));
// synopsys translate_off
defparam \FPGA3~input .bus_hold = "false";
defparam \FPGA3~input .listen_to_nsleep_signal = "false";
defparam \FPGA3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N26
fiftyfivenm_lcell_comb \i_rcb_registers|Diagnostic_Header_reg[2]~feeder (
// Equation(s):
// \i_rcb_registers|Diagnostic_Header_reg[2]~feeder_combout  = \FPGA3~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FPGA3~input_o ),
	.cin(gnd),
	.combout(\i_rcb_registers|Diagnostic_Header_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Diagnostic_Header_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|Diagnostic_Header_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N27
dffeas \i_rcb_registers|Diagnostic_Header_reg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|Diagnostic_Header_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|Diagnostic_Header_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|Diagnostic_Header_reg[2] .is_wysiwyg = "true";
defparam \i_rcb_registers|Diagnostic_Header_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N4
fiftyfivenm_lcell_comb \i_rcb_registers|Selector29~3 (
// Equation(s):
// \i_rcb_registers|Selector29~3_combout  = (\i_rcb_registers|L_Wheels_sensors_reg [2] & ((\i_rcb_registers|Equal4~0_combout ) # ((\i_rcb_registers|Diagnostic_Header_reg [2] & \i_rcb_registers|Equal35~0_combout )))) # (!\i_rcb_registers|L_Wheels_sensors_reg 
// [2] & (\i_rcb_registers|Diagnostic_Header_reg [2] & (\i_rcb_registers|Equal35~0_combout )))

	.dataa(\i_rcb_registers|L_Wheels_sensors_reg [2]),
	.datab(\i_rcb_registers|Diagnostic_Header_reg [2]),
	.datac(\i_rcb_registers|Equal35~0_combout ),
	.datad(\i_rcb_registers|Equal4~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector29~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector29~3 .lut_mask = 16'hEAC0;
defparam \i_rcb_registers|Selector29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N14
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Left_reg[2]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Left_reg[2]~feeder_combout  = \rcb_spi_inst|shift_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Left_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[2]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|SSRs_Left_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N15
dffeas \i_rcb_registers|SSRs_Left_reg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Left_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[2] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N22
fiftyfivenm_io_ibuf \R_WHEEL_SENS_A2_OUT2_BUFF~input (
	.i(R_WHEEL_SENS_A2_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_WHEEL_SENS_A2_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \R_WHEEL_SENS_A2_OUT2_BUFF~input .bus_hold = "false";
defparam \R_WHEEL_SENS_A2_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_WHEEL_SENS_A2_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N28
fiftyfivenm_lcell_comb \i_rcb_registers|R_Wheels_sensors_reg[2]~feeder (
// Equation(s):
// \i_rcb_registers|R_Wheels_sensors_reg[2]~feeder_combout  = \R_WHEEL_SENS_A2_OUT2_BUFF~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_WHEEL_SENS_A2_OUT2_BUFF~input_o ),
	.cin(gnd),
	.combout(\i_rcb_registers|R_Wheels_sensors_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|R_Wheels_sensors_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N29
dffeas \i_rcb_registers|R_Wheels_sensors_reg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|R_Wheels_sensors_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|R_Wheels_sensors_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[2] .is_wysiwyg = "true";
defparam \i_rcb_registers|R_Wheels_sensors_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N18
fiftyfivenm_lcell_comb \i_rcb_registers|Selector29~2 (
// Equation(s):
// \i_rcb_registers|Selector29~2_combout  = (\i_rcb_registers|SSRs_Left_reg [2] & ((\i_rcb_registers|Equal31~1_combout ) # ((\i_rcb_registers|Equal5~0_combout  & \i_rcb_registers|R_Wheels_sensors_reg [2])))) # (!\i_rcb_registers|SSRs_Left_reg [2] & 
// (((\i_rcb_registers|Equal5~0_combout  & \i_rcb_registers|R_Wheels_sensors_reg [2]))))

	.dataa(\i_rcb_registers|SSRs_Left_reg [2]),
	.datab(\i_rcb_registers|Equal31~1_combout ),
	.datac(\i_rcb_registers|Equal5~0_combout ),
	.datad(\i_rcb_registers|R_Wheels_sensors_reg [2]),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector29~2 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N12
fiftyfivenm_lcell_comb \i_rcb_registers|Selector29~4 (
// Equation(s):
// \i_rcb_registers|Selector29~4_combout  = (\i_rcb_registers|Selector29~3_combout ) # ((\i_rcb_registers|Selector29~2_combout ) # ((MicCB_SYNC_CNT[2] & \i_rcb_registers|Equal29~2_combout )))

	.dataa(MicCB_SYNC_CNT[2]),
	.datab(\i_rcb_registers|Equal29~2_combout ),
	.datac(\i_rcb_registers|Selector29~3_combout ),
	.datad(\i_rcb_registers|Selector29~2_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector29~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector29~4 .lut_mask = 16'hFFF8;
defparam \i_rcb_registers|Selector29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N10
fiftyfivenm_lcell_comb \i_rcb_registers|Selector29~5 (
// Equation(s):
// \i_rcb_registers|Selector29~5_combout  = (\i_rcb_registers|Selector29~0_combout ) # ((\i_rcb_registers|Selector29~1_combout ) # ((\i_rcb_registers|Selector29~4_combout ) # (!\i_rcb_registers|WideNor0~3_combout )))

	.dataa(\i_rcb_registers|Selector29~0_combout ),
	.datab(\i_rcb_registers|Selector29~1_combout ),
	.datac(\i_rcb_registers|WideNor0~3_combout ),
	.datad(\i_rcb_registers|Selector29~4_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector29~5_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector29~5 .lut_mask = 16'hFFEF;
defparam \i_rcb_registers|Selector29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N8
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift[3]~feeder (
// Equation(s):
// \rcb_spi_inst|miso_shift[3]~feeder_combout  = \i_rcb_registers|Selector29~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector29~5_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[3]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|miso_shift[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N6
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Right_reg[1]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Right_reg[1]~feeder_combout  = \rcb_spi_inst|shift_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Right_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|SSRs_Right_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y28_N7
dffeas \i_rcb_registers|SSRs_Right_reg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Right_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[1] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y23_N22
fiftyfivenm_io_ibuf \L_NC_switch_TOOL_EX_FPGA~input (
	.i(L_NC_switch_TOOL_EX_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_NC_switch_TOOL_EX_FPGA~input_o ));
// synopsys translate_off
defparam \L_NC_switch_TOOL_EX_FPGA~input .bus_hold = "false";
defparam \L_NC_switch_TOOL_EX_FPGA~input .listen_to_nsleep_signal = "false";
defparam \L_NC_switch_TOOL_EX_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y28_N25
dffeas \i_rcb_registers|FPGA_buttons_reg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_NC_switch_TOOL_EX_FPGA~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA_buttons_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA_buttons_reg[1] .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA_buttons_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N24
fiftyfivenm_lcell_comb \i_rcb_registers|Selector30~1 (
// Equation(s):
// \i_rcb_registers|Selector30~1_combout  = (\i_rcb_registers|Equal3~1_combout  & ((\rcb_spi_inst|addr [3] & (\i_rcb_registers|SSRs_Right_reg [1])) # (!\rcb_spi_inst|addr [3] & ((\i_rcb_registers|FPGA_buttons_reg [1])))))

	.dataa(\i_rcb_registers|SSRs_Right_reg [1]),
	.datab(\rcb_spi_inst|addr [3]),
	.datac(\i_rcb_registers|FPGA_buttons_reg [1]),
	.datad(\i_rcb_registers|Equal3~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector30~1 .lut_mask = 16'hB800;
defparam \i_rcb_registers|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N30
fiftyfivenm_lcell_comb \i_rcb_registers|LEDs_strip_Mux_reg[1]~feeder (
// Equation(s):
// \i_rcb_registers|LEDs_strip_Mux_reg[1]~feeder_combout  = \rcb_spi_inst|shift_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [1]),
	.cin(gnd),
	.combout(\i_rcb_registers|LEDs_strip_Mux_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|LEDs_strip_Mux_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y27_N31
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|LEDs_strip_Mux_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[1] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N27
dffeas \i_rcb_registers|FPGA_LEDs_reg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|FPGA_LEDs_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA_LEDs_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[1] .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA_LEDs_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N26
fiftyfivenm_lcell_comb \i_rcb_registers|Selector30~0 (
// Equation(s):
// \i_rcb_registers|Selector30~0_combout  = (\i_rcb_registers|LEDs_strip_Mux_reg [1] & ((\i_rcb_registers|Equal13~0_combout ) # ((\i_rcb_registers|FPGA_LEDs_reg [1] & \i_rcb_registers|Equal33~0_combout )))) # (!\i_rcb_registers|LEDs_strip_Mux_reg [1] & 
// (((\i_rcb_registers|FPGA_LEDs_reg [1] & \i_rcb_registers|Equal33~0_combout ))))

	.dataa(\i_rcb_registers|LEDs_strip_Mux_reg [1]),
	.datab(\i_rcb_registers|Equal13~0_combout ),
	.datac(\i_rcb_registers|FPGA_LEDs_reg [1]),
	.datad(\i_rcb_registers|Equal33~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector30~0 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N24
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Left_reg[1]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Left_reg[1]~feeder_combout  = \rcb_spi_inst|shift_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [1]),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Left_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|SSRs_Left_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y29_N25
dffeas \i_rcb_registers|SSRs_Left_reg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Left_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[1] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y54_N22
fiftyfivenm_io_ibuf \R_WHEEL_SENS_SPARE_OUT1_BUFF~input (
	.i(R_WHEEL_SENS_SPARE_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_WHEEL_SENS_SPARE_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \R_WHEEL_SENS_SPARE_OUT1_BUFF~input .bus_hold = "false";
defparam \R_WHEEL_SENS_SPARE_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_WHEEL_SENS_SPARE_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y29_N31
dffeas \i_rcb_registers|R_Wheels_sensors_reg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_WHEEL_SENS_SPARE_OUT1_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|R_Wheels_sensors_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[1] .is_wysiwyg = "true";
defparam \i_rcb_registers|R_Wheels_sensors_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N30
fiftyfivenm_lcell_comb \i_rcb_registers|Selector30~2 (
// Equation(s):
// \i_rcb_registers|Selector30~2_combout  = (\i_rcb_registers|SSRs_Left_reg [1] & ((\i_rcb_registers|Equal31~1_combout ) # ((\i_rcb_registers|R_Wheels_sensors_reg [1] & \i_rcb_registers|Equal5~0_combout )))) # (!\i_rcb_registers|SSRs_Left_reg [1] & 
// (((\i_rcb_registers|R_Wheels_sensors_reg [1] & \i_rcb_registers|Equal5~0_combout ))))

	.dataa(\i_rcb_registers|SSRs_Left_reg [1]),
	.datab(\i_rcb_registers|Equal31~1_combout ),
	.datac(\i_rcb_registers|R_Wheels_sensors_reg [1]),
	.datad(\i_rcb_registers|Equal5~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector30~2 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
fiftyfivenm_io_ibuf \L_WHEEL_SENS_SPARE_OUT1_BUFF~input (
	.i(L_WHEEL_SENS_SPARE_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_WHEEL_SENS_SPARE_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \L_WHEEL_SENS_SPARE_OUT1_BUFF~input .bus_hold = "false";
defparam \L_WHEEL_SENS_SPARE_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_WHEEL_SENS_SPARE_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N0
fiftyfivenm_lcell_comb \i_rcb_registers|L_Wheels_sensors_reg[1]~feeder (
// Equation(s):
// \i_rcb_registers|L_Wheels_sensors_reg[1]~feeder_combout  = \L_WHEEL_SENS_SPARE_OUT1_BUFF~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_WHEEL_SENS_SPARE_OUT1_BUFF~input_o ),
	.cin(gnd),
	.combout(\i_rcb_registers|L_Wheels_sensors_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|L_Wheels_sensors_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N1
dffeas \i_rcb_registers|L_Wheels_sensors_reg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|L_Wheels_sensors_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|L_Wheels_sensors_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[1] .is_wysiwyg = "true";
defparam \i_rcb_registers|L_Wheels_sensors_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N8
fiftyfivenm_io_ibuf \FPGA2~input (
	.i(FPGA2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\FPGA2~input_o ));
// synopsys translate_off
defparam \FPGA2~input .bus_hold = "false";
defparam \FPGA2~input .listen_to_nsleep_signal = "false";
defparam \FPGA2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y28_N23
dffeas \i_rcb_registers|Diagnostic_Header_reg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA2~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|Diagnostic_Header_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|Diagnostic_Header_reg[1] .is_wysiwyg = "true";
defparam \i_rcb_registers|Diagnostic_Header_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N22
fiftyfivenm_lcell_comb \i_rcb_registers|Selector30~3 (
// Equation(s):
// \i_rcb_registers|Selector30~3_combout  = (\i_rcb_registers|Equal35~0_combout  & ((\i_rcb_registers|Diagnostic_Header_reg [1]) # ((\i_rcb_registers|L_Wheels_sensors_reg [1] & \i_rcb_registers|Equal4~0_combout )))) # (!\i_rcb_registers|Equal35~0_combout  & 
// (\i_rcb_registers|L_Wheels_sensors_reg [1] & ((\i_rcb_registers|Equal4~0_combout ))))

	.dataa(\i_rcb_registers|Equal35~0_combout ),
	.datab(\i_rcb_registers|L_Wheels_sensors_reg [1]),
	.datac(\i_rcb_registers|Diagnostic_Header_reg [1]),
	.datad(\i_rcb_registers|Equal4~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector30~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector30~3 .lut_mask = 16'hECA0;
defparam \i_rcb_registers|Selector30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N24
fiftyfivenm_lcell_comb \i_rcb_registers|Selector30~4 (
// Equation(s):
// \i_rcb_registers|Selector30~4_combout  = (\i_rcb_registers|Selector30~2_combout ) # ((\i_rcb_registers|Selector30~3_combout ) # ((\i_rcb_registers|Equal29~2_combout  & MicCB_SYNC_CNT[1])))

	.dataa(\i_rcb_registers|Selector30~2_combout ),
	.datab(\i_rcb_registers|Equal29~2_combout ),
	.datac(MicCB_SYNC_CNT[1]),
	.datad(\i_rcb_registers|Selector30~3_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector30~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector30~4 .lut_mask = 16'hFFEA;
defparam \i_rcb_registers|Selector30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N18
fiftyfivenm_lcell_comb \i_rcb_registers|Selector30~5 (
// Equation(s):
// \i_rcb_registers|Selector30~5_combout  = (\i_rcb_registers|Selector30~1_combout ) # (((\i_rcb_registers|Selector30~0_combout ) # (\i_rcb_registers|Selector30~4_combout )) # (!\i_rcb_registers|WideNor0~3_combout ))

	.dataa(\i_rcb_registers|Selector30~1_combout ),
	.datab(\i_rcb_registers|WideNor0~3_combout ),
	.datac(\i_rcb_registers|Selector30~0_combout ),
	.datad(\i_rcb_registers|Selector30~4_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector30~5_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector30~5 .lut_mask = 16'hFFFB;
defparam \i_rcb_registers|Selector30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N2
fiftyfivenm_lcell_comb \rcb_spi_inst|miso_shift[2]~feeder (
// Equation(s):
// \rcb_spi_inst|miso_shift[2]~feeder_combout  = \i_rcb_registers|Selector30~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|Selector30~5_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso_shift[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[2]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|miso_shift[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \R_WHEEL_SENS_SPARE_OUT2_BUFF~input (
	.i(R_WHEEL_SENS_SPARE_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_WHEEL_SENS_SPARE_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \R_WHEEL_SENS_SPARE_OUT2_BUFF~input .bus_hold = "false";
defparam \R_WHEEL_SENS_SPARE_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_WHEEL_SENS_SPARE_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y29_N21
dffeas \i_rcb_registers|R_Wheels_sensors_reg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_WHEEL_SENS_SPARE_OUT2_BUFF~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|R_Wheels_sensors_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|R_Wheels_sensors_reg[0] .is_wysiwyg = "true";
defparam \i_rcb_registers|R_Wheels_sensors_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N0
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Left_reg[0]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Left_reg[0]~feeder_combout  = \rcb_spi_inst|shift_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [0]),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Left_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|SSRs_Left_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y29_N1
dffeas \i_rcb_registers|SSRs_Left_reg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Left_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[0] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N20
fiftyfivenm_lcell_comb \i_rcb_registers|Selector31~2 (
// Equation(s):
// \i_rcb_registers|Selector31~2_combout  = (\i_rcb_registers|Equal5~0_combout  & ((\i_rcb_registers|R_Wheels_sensors_reg [0]) # ((\i_rcb_registers|Equal31~1_combout  & \i_rcb_registers|SSRs_Left_reg [0])))) # (!\i_rcb_registers|Equal5~0_combout  & 
// (\i_rcb_registers|Equal31~1_combout  & ((\i_rcb_registers|SSRs_Left_reg [0]))))

	.dataa(\i_rcb_registers|Equal5~0_combout ),
	.datab(\i_rcb_registers|Equal31~1_combout ),
	.datac(\i_rcb_registers|R_Wheels_sensors_reg [0]),
	.datad(\i_rcb_registers|SSRs_Left_reg [0]),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector31~2 .lut_mask = 16'hECA0;
defparam \i_rcb_registers|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N1
fiftyfivenm_io_ibuf \L_WHEEL_SENS_SPARE_OUT2_BUFF~input (
	.i(L_WHEEL_SENS_SPARE_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_WHEEL_SENS_SPARE_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \L_WHEEL_SENS_SPARE_OUT2_BUFF~input .bus_hold = "false";
defparam \L_WHEEL_SENS_SPARE_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_WHEEL_SENS_SPARE_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N2
fiftyfivenm_lcell_comb \i_rcb_registers|L_Wheels_sensors_reg[0]~feeder (
// Equation(s):
// \i_rcb_registers|L_Wheels_sensors_reg[0]~feeder_combout  = \L_WHEEL_SENS_SPARE_OUT2_BUFF~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_WHEEL_SENS_SPARE_OUT2_BUFF~input_o ),
	.cin(gnd),
	.combout(\i_rcb_registers|L_Wheels_sensors_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|L_Wheels_sensors_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N3
dffeas \i_rcb_registers|L_Wheels_sensors_reg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|L_Wheels_sensors_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|L_Wheels_sensors_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|L_Wheels_sensors_reg[0] .is_wysiwyg = "true";
defparam \i_rcb_registers|L_Wheels_sensors_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y39_N15
fiftyfivenm_io_ibuf \FPGA1~input (
	.i(FPGA1),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\FPGA1~input_o ));
// synopsys translate_off
defparam \FPGA1~input .bus_hold = "false";
defparam \FPGA1~input .listen_to_nsleep_signal = "false";
defparam \FPGA1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y28_N11
dffeas \i_rcb_registers|Diagnostic_Header_reg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FPGA1~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|Diagnostic_Header_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|Diagnostic_Header_reg[0] .is_wysiwyg = "true";
defparam \i_rcb_registers|Diagnostic_Header_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N10
fiftyfivenm_lcell_comb \i_rcb_registers|Selector31~3 (
// Equation(s):
// \i_rcb_registers|Selector31~3_combout  = (\i_rcb_registers|Equal35~0_combout  & ((\i_rcb_registers|Diagnostic_Header_reg [0]) # ((\i_rcb_registers|L_Wheels_sensors_reg [0] & \i_rcb_registers|Equal4~0_combout )))) # (!\i_rcb_registers|Equal35~0_combout  & 
// (\i_rcb_registers|L_Wheels_sensors_reg [0] & ((\i_rcb_registers|Equal4~0_combout ))))

	.dataa(\i_rcb_registers|Equal35~0_combout ),
	.datab(\i_rcb_registers|L_Wheels_sensors_reg [0]),
	.datac(\i_rcb_registers|Diagnostic_Header_reg [0]),
	.datad(\i_rcb_registers|Equal4~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector31~3 .lut_mask = 16'hECA0;
defparam \i_rcb_registers|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N18
fiftyfivenm_lcell_comb \i_rcb_registers|Selector31~4 (
// Equation(s):
// \i_rcb_registers|Selector31~4_combout  = (\i_rcb_registers|Selector31~2_combout ) # ((\i_rcb_registers|Selector31~3_combout ) # ((\i_rcb_registers|Equal29~2_combout  & MicCB_SYNC_CNT[0])))

	.dataa(\i_rcb_registers|Selector31~2_combout ),
	.datab(\i_rcb_registers|Equal29~2_combout ),
	.datac(MicCB_SYNC_CNT[0]),
	.datad(\i_rcb_registers|Selector31~3_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector31~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector31~4 .lut_mask = 16'hFFEA;
defparam \i_rcb_registers|Selector31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N7
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[0] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N21
dffeas \i_rcb_registers|FPGA_LEDs_reg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|FPGA_LEDs_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA_LEDs_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA_LEDs_reg[0] .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA_LEDs_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N20
fiftyfivenm_lcell_comb \i_rcb_registers|Selector31~0 (
// Equation(s):
// \i_rcb_registers|Selector31~0_combout  = (\i_rcb_registers|LEDs_strip_Mux_reg [0] & ((\i_rcb_registers|Equal13~0_combout ) # ((\i_rcb_registers|FPGA_LEDs_reg [0] & \i_rcb_registers|Equal33~0_combout )))) # (!\i_rcb_registers|LEDs_strip_Mux_reg [0] & 
// (((\i_rcb_registers|FPGA_LEDs_reg [0] & \i_rcb_registers|Equal33~0_combout ))))

	.dataa(\i_rcb_registers|LEDs_strip_Mux_reg [0]),
	.datab(\i_rcb_registers|Equal13~0_combout ),
	.datac(\i_rcb_registers|FPGA_LEDs_reg [0]),
	.datad(\i_rcb_registers|Equal33~0_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector31~0 .lut_mask = 16'hF888;
defparam \i_rcb_registers|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N20
fiftyfivenm_lcell_comb \i_rcb_registers|SSRs_Right_reg[0]~feeder (
// Equation(s):
// \i_rcb_registers|SSRs_Right_reg[0]~feeder_combout  = \rcb_spi_inst|shift_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [0]),
	.cin(gnd),
	.combout(\i_rcb_registers|SSRs_Right_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|SSRs_Right_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y28_N21
dffeas \i_rcb_registers|SSRs_Right_reg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|SSRs_Right_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[0] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y24_N23
fiftyfivenm_io_ibuf \L_NO_switch_TOOL_EX_FPGA~input (
	.i(L_NO_switch_TOOL_EX_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_NO_switch_TOOL_EX_FPGA~input_o ));
// synopsys translate_off
defparam \L_NO_switch_TOOL_EX_FPGA~input .bus_hold = "false";
defparam \L_NO_switch_TOOL_EX_FPGA~input .listen_to_nsleep_signal = "false";
defparam \L_NO_switch_TOOL_EX_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y28_N1
dffeas \i_rcb_registers|FPGA_buttons_reg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\L_NO_switch_TOOL_EX_FPGA~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA_buttons_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA_buttons_reg[0] .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA_buttons_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N0
fiftyfivenm_lcell_comb \i_rcb_registers|Selector31~1 (
// Equation(s):
// \i_rcb_registers|Selector31~1_combout  = (\i_rcb_registers|Equal3~1_combout  & ((\rcb_spi_inst|addr [3] & (\i_rcb_registers|SSRs_Right_reg [0])) # (!\rcb_spi_inst|addr [3] & ((\i_rcb_registers|FPGA_buttons_reg [0])))))

	.dataa(\i_rcb_registers|SSRs_Right_reg [0]),
	.datab(\rcb_spi_inst|addr [3]),
	.datac(\i_rcb_registers|FPGA_buttons_reg [0]),
	.datad(\i_rcb_registers|Equal3~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector31~1 .lut_mask = 16'hB800;
defparam \i_rcb_registers|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N30
fiftyfivenm_lcell_comb \i_rcb_registers|Selector31~5 (
// Equation(s):
// \i_rcb_registers|Selector31~5_combout  = ((\i_rcb_registers|Selector31~4_combout ) # ((\i_rcb_registers|Selector31~0_combout ) # (\i_rcb_registers|Selector31~1_combout ))) # (!\i_rcb_registers|WideNor0~3_combout )

	.dataa(\i_rcb_registers|WideNor0~3_combout ),
	.datab(\i_rcb_registers|Selector31~4_combout ),
	.datac(\i_rcb_registers|Selector31~0_combout ),
	.datad(\i_rcb_registers|Selector31~1_combout ),
	.cin(gnd),
	.combout(\i_rcb_registers|Selector31~5_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|Selector31~5 .lut_mask = 16'hFFFD;
defparam \i_rcb_registers|Selector31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N28
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector11~0 (
// Equation(s):
// \rcb_spi_inst|Selector11~0_combout  = (\rcb_spi_inst|Selector3~2_combout ) # ((\rcb_spi_inst|Selector4~0_combout ) # ((\rcb_spi_inst|Selector1~0_combout ) # (\rcb_spi_inst|Selector2~1_combout )))

	.dataa(\rcb_spi_inst|Selector3~2_combout ),
	.datab(\rcb_spi_inst|Selector4~0_combout ),
	.datac(\rcb_spi_inst|Selector1~0_combout ),
	.datad(\rcb_spi_inst|Selector2~1_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector11~0 .lut_mask = 16'hFFFE;
defparam \rcb_spi_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N20
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector11~1 (
// Equation(s):
// \rcb_spi_inst|Selector11~1_combout  = (\rcb_spi_inst|spi_mode.READ_MODE~q  & ((\rcb_spi_inst|addr_rdy~0_combout ) # ((\rcb_spi_inst|Selector11~0_combout  & \rcb_spi_inst|send_miso~q )))) # (!\rcb_spi_inst|spi_mode.READ_MODE~q  & 
// (\rcb_spi_inst|Selector11~0_combout  & (\rcb_spi_inst|send_miso~q )))

	.dataa(\rcb_spi_inst|spi_mode.READ_MODE~q ),
	.datab(\rcb_spi_inst|Selector11~0_combout ),
	.datac(\rcb_spi_inst|send_miso~q ),
	.datad(\rcb_spi_inst|addr_rdy~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector11~1 .lut_mask = 16'hEAC0;
defparam \rcb_spi_inst|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N21
dffeas \rcb_spi_inst|send_miso (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|send_miso~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|send_miso .is_wysiwyg = "true";
defparam \rcb_spi_inst|send_miso .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N28
fiftyfivenm_lcell_comb \rcb_spi_inst|always4~0 (
// Equation(s):
// \rcb_spi_inst|always4~0_combout  = (!\rcb_spi_inst|sclk_syn~q  & (!\rcb_spi_inst|spi_clk_reg~q  & \rcb_spi_inst|send_miso~q ))

	.dataa(\rcb_spi_inst|sclk_syn~q ),
	.datab(\rcb_spi_inst|spi_clk_reg~q ),
	.datac(gnd),
	.datad(\rcb_spi_inst|send_miso~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|always4~0 .lut_mask = 16'h1100;
defparam \rcb_spi_inst|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N31
dffeas \rcb_spi_inst|miso_shift[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|Selector31~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rcb_spi_inst|addr_rdy~q ),
	.sload(gnd),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[1] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y28_N3
dffeas \rcb_spi_inst|miso_shift[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift[2]~feeder_combout ),
	.asdata(\rcb_spi_inst|miso_shift [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[2] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N9
dffeas \rcb_spi_inst|miso_shift[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift[3]~feeder_combout ),
	.asdata(\rcb_spi_inst|miso_shift [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[3] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y28_N31
dffeas \rcb_spi_inst|miso_shift[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift[4]~feeder_combout ),
	.asdata(\rcb_spi_inst|miso_shift [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[4] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y28_N15
dffeas \rcb_spi_inst|miso_shift[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift[5]~feeder_combout ),
	.asdata(\rcb_spi_inst|miso_shift [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[5] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y28_N23
dffeas \rcb_spi_inst|miso_shift[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift[6]~feeder_combout ),
	.asdata(\rcb_spi_inst|miso_shift [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[6] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y28_N9
dffeas \rcb_spi_inst|miso_shift[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift[7]~feeder_combout ),
	.asdata(\rcb_spi_inst|miso_shift [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[7] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y28_N5
dffeas \rcb_spi_inst|miso_shift[8] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift[8]~feeder_combout ),
	.asdata(\rcb_spi_inst|miso_shift [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[8] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y28_N27
dffeas \rcb_spi_inst|miso_shift[9] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift[9]~feeder_combout ),
	.asdata(\rcb_spi_inst|miso_shift [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[9] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y28_N1
dffeas \rcb_spi_inst|miso_shift[10] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|Selector22~4_combout ),
	.asdata(\rcb_spi_inst|miso_shift [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[10] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y30_N31
dffeas \rcb_spi_inst|miso_shift[11] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|Selector21~4_combout ),
	.asdata(\rcb_spi_inst|miso_shift [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[11] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y30_N27
dffeas \rcb_spi_inst|miso_shift[12] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift[12]~feeder_combout ),
	.asdata(\rcb_spi_inst|miso_shift [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[12] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y30_N15
dffeas \rcb_spi_inst|miso_shift[13] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|Selector19~3_combout ),
	.asdata(\rcb_spi_inst|miso_shift [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[13] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y30_N5
dffeas \rcb_spi_inst|miso_shift[14] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift[14]~feeder_combout ),
	.asdata(\rcb_spi_inst|miso_shift [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[14] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y30_N21
dffeas \rcb_spi_inst|miso_shift[15] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift[15]~feeder_combout ),
	.asdata(\rcb_spi_inst|miso_shift [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [15]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[15] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N21
dffeas \rcb_spi_inst|miso_shift[16] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift[16]~feeder_combout ),
	.asdata(\rcb_spi_inst|miso_shift [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [16]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[16] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N1
dffeas \rcb_spi_inst|miso_shift[17] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|Selector15~2_combout ),
	.asdata(\rcb_spi_inst|miso_shift [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [17]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[17] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y30_N11
dffeas \rcb_spi_inst|miso_shift[18] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|Selector14~2_combout ),
	.asdata(\rcb_spi_inst|miso_shift [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [18]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[18] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N7
dffeas \rcb_spi_inst|miso_shift[19] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|Selector13~2_combout ),
	.asdata(\rcb_spi_inst|miso_shift [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [19]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[19] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N11
dffeas \rcb_spi_inst|miso_shift[20] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|Selector12~2_combout ),
	.asdata(\rcb_spi_inst|miso_shift [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [20]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[20] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N29
dffeas \rcb_spi_inst|miso_shift[21] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|Selector11~2_combout ),
	.asdata(\rcb_spi_inst|miso_shift [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [21]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[21] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N23
dffeas \rcb_spi_inst|miso_shift[22] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|Selector10~2_combout ),
	.asdata(\rcb_spi_inst|miso_shift [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [22]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[22] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N31
dffeas \rcb_spi_inst|miso_shift[23] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|Selector9~2_combout ),
	.asdata(\rcb_spi_inst|miso_shift [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [23]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[23] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N15
dffeas \rcb_spi_inst|miso_shift[24] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|Selector8~2_combout ),
	.asdata(\rcb_spi_inst|miso_shift [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [24]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[24] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N5
dffeas \rcb_spi_inst|miso_shift[25] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|Selector7~2_combout ),
	.asdata(\rcb_spi_inst|miso_shift [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [25]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[25] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N27
dffeas \rcb_spi_inst|miso_shift[26] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso_shift[26]~feeder_combout ),
	.asdata(\rcb_spi_inst|miso_shift [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [26]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[26] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N9
dffeas \rcb_spi_inst|miso_shift[27] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|Selector5~3_combout ),
	.asdata(\rcb_spi_inst|miso_shift [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [27]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[27] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N17
dffeas \rcb_spi_inst|miso_shift[28] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|Selector4~2_combout ),
	.asdata(\rcb_spi_inst|miso_shift [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [28]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[28] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y30_N9
dffeas \rcb_spi_inst|miso_shift[29] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|Selector3~3_combout ),
	.asdata(\rcb_spi_inst|miso_shift [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [29]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[29] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y30_N23
dffeas \rcb_spi_inst|miso_shift[30] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|Selector2~2_combout ),
	.asdata(\rcb_spi_inst|miso_shift [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [30]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[30] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y30_N13
dffeas \rcb_spi_inst|miso_shift[31] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|Selector1~2_combout ),
	.asdata(\rcb_spi_inst|miso_shift [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rcb_spi_inst|addr_rdy~q ),
	.ena(\rcb_spi_inst|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_shift [31]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_shift[31] .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_shift[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y30_N1
dffeas \rcb_spi_inst|shift_reg[31] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[31] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N5
dffeas \i_rcb_registers|SSRs_Right_reg[31] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Right_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Right_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Right_reg[31] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Right_reg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N27
dffeas \i_rcb_registers|LEDs_strip_Mux_reg[31] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|LEDs_strip_Mux_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|LEDs_strip_Mux_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|LEDs_strip_Mux_reg[31] .is_wysiwyg = "true";
defparam \i_rcb_registers|LEDs_strip_Mux_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N26
fiftyfivenm_lcell_comb \rcb_spi_inst|miso~0 (
// Equation(s):
// \rcb_spi_inst|miso~0_combout  = (\i_rcb_registers|Equal13~0_combout  & ((\i_rcb_registers|LEDs_strip_Mux_reg [31]) # ((\i_rcb_registers|SSRs_Right_reg [31] & \i_rcb_registers|Equal32~0_combout )))) # (!\i_rcb_registers|Equal13~0_combout  & 
// (\i_rcb_registers|SSRs_Right_reg [31] & ((\i_rcb_registers|Equal32~0_combout ))))

	.dataa(\i_rcb_registers|Equal13~0_combout ),
	.datab(\i_rcb_registers|SSRs_Right_reg [31]),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [31]),
	.datad(\i_rcb_registers|Equal32~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso~0 .lut_mask = 16'hECA0;
defparam \rcb_spi_inst|miso~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N23
dffeas \i_rcb_registers|SSRs_Left_reg[31] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_rcb_registers|SSRs_Left_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|SSRs_Left_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|SSRs_Left_reg[31] .is_wysiwyg = "true";
defparam \i_rcb_registers|SSRs_Left_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N22
fiftyfivenm_lcell_comb \rcb_spi_inst|miso~1 (
// Equation(s):
// \rcb_spi_inst|miso~1_combout  = (MicCB_SYNC_CNT[31] & ((\i_rcb_registers|Equal29~2_combout ) # ((\i_rcb_registers|Equal31~1_combout  & \i_rcb_registers|SSRs_Left_reg [31])))) # (!MicCB_SYNC_CNT[31] & (\i_rcb_registers|Equal31~1_combout  & 
// (\i_rcb_registers|SSRs_Left_reg [31])))

	.dataa(MicCB_SYNC_CNT[31]),
	.datab(\i_rcb_registers|Equal31~1_combout ),
	.datac(\i_rcb_registers|SSRs_Left_reg [31]),
	.datad(\i_rcb_registers|Equal29~2_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso~1_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso~1 .lut_mask = 16'hEAC0;
defparam \rcb_spi_inst|miso~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N24
fiftyfivenm_lcell_comb \rcb_spi_inst|miso~2 (
// Equation(s):
// \rcb_spi_inst|miso~2_combout  = (!\rcb_spi_inst|miso~0_combout  & (\i_rcb_registers|WideNor0~3_combout  & !\rcb_spi_inst|miso~1_combout ))

	.dataa(gnd),
	.datab(\rcb_spi_inst|miso~0_combout ),
	.datac(\i_rcb_registers|WideNor0~3_combout ),
	.datad(\rcb_spi_inst|miso~1_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso~2_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso~2 .lut_mask = 16'h0030;
defparam \rcb_spi_inst|miso~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N0
fiftyfivenm_lcell_comb \rcb_spi_inst|miso~3 (
// Equation(s):
// \rcb_spi_inst|miso~3_combout  = (\rcb_spi_inst|addr_rdy~q  & ((!\rcb_spi_inst|miso~2_combout ))) # (!\rcb_spi_inst|addr_rdy~q  & (\rcb_spi_inst|miso_shift [31]))

	.dataa(\rcb_spi_inst|miso_shift [31]),
	.datab(gnd),
	.datac(\rcb_spi_inst|addr_rdy~q ),
	.datad(\rcb_spi_inst|miso~2_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso~3_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso~3 .lut_mask = 16'h0AFA;
defparam \rcb_spi_inst|miso~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N10
fiftyfivenm_lcell_comb \rcb_spi_inst|miso~4 (
// Equation(s):
// \rcb_spi_inst|miso~4_combout  = (\rcb_spi_inst|sclk_syn~q  & (\rcb_spi_inst|spi_clk_reg~q  & (!\rcb_spi_inst|Selector0~2_combout ))) # (!\rcb_spi_inst|sclk_syn~q  & (!\rcb_spi_inst|spi_clk_reg~q  & ((\rcb_spi_inst|send_miso~q ))))

	.dataa(\rcb_spi_inst|sclk_syn~q ),
	.datab(\rcb_spi_inst|spi_clk_reg~q ),
	.datac(\rcb_spi_inst|Selector0~2_combout ),
	.datad(\rcb_spi_inst|send_miso~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso~4_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso~4 .lut_mask = 16'h1908;
defparam \rcb_spi_inst|miso~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N24
fiftyfivenm_lcell_comb \rcb_spi_inst|miso~5 (
// Equation(s):
// \rcb_spi_inst|miso~5_combout  = (\rcb_spi_inst|miso~4_combout  & ((\rcb_spi_inst|sclk_syn~q ) # ((\rcb_spi_inst|miso~3_combout )))) # (!\rcb_spi_inst|miso~4_combout  & (((\rcb_spi_inst|miso~q ))))

	.dataa(\rcb_spi_inst|sclk_syn~q ),
	.datab(\rcb_spi_inst|miso~3_combout ),
	.datac(\rcb_spi_inst|miso~q ),
	.datad(\rcb_spi_inst|miso~4_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso~5_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso~5 .lut_mask = 16'hEEF0;
defparam \rcb_spi_inst|miso~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N25
dffeas \rcb_spi_inst|miso (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N14
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector12~0 (
// Equation(s):
// \rcb_spi_inst|Selector12~0_combout  = (\rcb_spi_inst|Selector4~0_combout ) # ((\rcb_spi_inst|addr_rdy~0_combout  & \rcb_spi_inst|spi_mode.READ_MODE~q ))

	.dataa(gnd),
	.datab(\rcb_spi_inst|addr_rdy~0_combout ),
	.datac(\rcb_spi_inst|spi_mode.READ_MODE~q ),
	.datad(\rcb_spi_inst|Selector4~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector12~0 .lut_mask = 16'hFFC0;
defparam \rcb_spi_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N15
dffeas \rcb_spi_inst|miso_en (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_en .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N16
fiftyfivenm_lcell_comb \i_rcb_registers|A_24V_L_EN~feeder (
// Equation(s):
// \i_rcb_registers|A_24V_L_EN~feeder_combout  = \i_rcb_registers|SSRs_Left_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|SSRs_Left_reg [0]),
	.cin(gnd),
	.combout(\i_rcb_registers|A_24V_L_EN~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|A_24V_L_EN~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|A_24V_L_EN~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y29_N17
dffeas \i_rcb_registers|A_24V_L_EN (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|A_24V_L_EN~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|A_24V_L_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|A_24V_L_EN .is_wysiwyg = "true";
defparam \i_rcb_registers|A_24V_L_EN .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N11
dffeas \i_rcb_registers|B_24V_L_EN (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_rcb_registers|SSRs_Left_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|B_24V_L_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|B_24V_L_EN .is_wysiwyg = "true";
defparam \i_rcb_registers|B_24V_L_EN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y28_N0
fiftyfivenm_lcell_comb \i_rcb_registers|A_24V_R_EN~feeder (
// Equation(s):
// \i_rcb_registers|A_24V_R_EN~feeder_combout  = \i_rcb_registers|SSRs_Right_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|SSRs_Right_reg [0]),
	.cin(gnd),
	.combout(\i_rcb_registers|A_24V_R_EN~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|A_24V_R_EN~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|A_24V_R_EN~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y28_N1
dffeas \i_rcb_registers|A_24V_R_EN (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|A_24V_R_EN~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|A_24V_R_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|A_24V_R_EN .is_wysiwyg = "true";
defparam \i_rcb_registers|A_24V_R_EN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N0
fiftyfivenm_lcell_comb \i_rcb_registers|B_24V_R_EN~feeder (
// Equation(s):
// \i_rcb_registers|B_24V_R_EN~feeder_combout  = \i_rcb_registers|SSRs_Right_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|SSRs_Right_reg [1]),
	.cin(gnd),
	.combout(\i_rcb_registers|B_24V_R_EN~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|B_24V_R_EN~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|B_24V_R_EN~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y28_N1
dffeas \i_rcb_registers|B_24V_R_EN (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|B_24V_R_EN~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|B_24V_R_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|B_24V_R_EN .is_wysiwyg = "true";
defparam \i_rcb_registers|B_24V_R_EN .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y31_N9
dffeas \i_rcb_registers|A_35V_L_EN (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_rcb_registers|SSRs_Left_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|A_35V_L_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|A_35V_L_EN .is_wysiwyg = "true";
defparam \i_rcb_registers|A_35V_L_EN .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y31_N1
dffeas \i_rcb_registers|B_35V_L_EN (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_rcb_registers|SSRs_Left_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|B_35V_L_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|B_35V_L_EN .is_wysiwyg = "true";
defparam \i_rcb_registers|B_35V_L_EN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y28_N6
fiftyfivenm_lcell_comb \i_rcb_registers|A_35V_R_EN~feeder (
// Equation(s):
// \i_rcb_registers|A_35V_R_EN~feeder_combout  = \i_rcb_registers|SSRs_Right_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|SSRs_Right_reg [2]),
	.cin(gnd),
	.combout(\i_rcb_registers|A_35V_R_EN~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|A_35V_R_EN~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|A_35V_R_EN~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y28_N7
dffeas \i_rcb_registers|A_35V_R_EN (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|A_35V_R_EN~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|A_35V_R_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|A_35V_R_EN .is_wysiwyg = "true";
defparam \i_rcb_registers|A_35V_R_EN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y28_N4
fiftyfivenm_lcell_comb \i_rcb_registers|B_35V_R_EN~feeder (
// Equation(s):
// \i_rcb_registers|B_35V_R_EN~feeder_combout  = \i_rcb_registers|SSRs_Right_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_rcb_registers|SSRs_Right_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|B_35V_R_EN~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|B_35V_R_EN~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|B_35V_R_EN~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y28_N5
dffeas \i_rcb_registers|B_35V_R_EN (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|B_35V_R_EN~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|B_35V_R_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|B_35V_R_EN .is_wysiwyg = "true";
defparam \i_rcb_registers|B_35V_R_EN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y28_N2
fiftyfivenm_lcell_comb \i_rcb_registers|BIT_SSR_SW~feeder (
// Equation(s):
// \i_rcb_registers|BIT_SSR_SW~feeder_combout  = \i_rcb_registers|SSRs_Right_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|SSRs_Right_reg [4]),
	.cin(gnd),
	.combout(\i_rcb_registers|BIT_SSR_SW~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|BIT_SSR_SW~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|BIT_SSR_SW~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y28_N3
dffeas \i_rcb_registers|BIT_SSR_SW (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|BIT_SSR_SW~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|BIT_SSR_SW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|BIT_SSR_SW .is_wysiwyg = "true";
defparam \i_rcb_registers|BIT_SSR_SW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N30
fiftyfivenm_lcell_comb \i_rcb_registers|FPGA10~feeder (
// Equation(s):
// \i_rcb_registers|FPGA10~feeder_combout  = \i_rcb_registers|Diagnostic_Header_reg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|Diagnostic_Header_reg [12]),
	.cin(gnd),
	.combout(\i_rcb_registers|FPGA10~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|FPGA10~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|FPGA10~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N31
dffeas \i_rcb_registers|FPGA10 (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|FPGA10~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA10 .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N28
fiftyfivenm_lcell_comb \i_rcb_registers|FPGA11~feeder (
// Equation(s):
// \i_rcb_registers|FPGA11~feeder_combout  = \i_rcb_registers|Diagnostic_Header_reg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|Diagnostic_Header_reg [13]),
	.cin(gnd),
	.combout(\i_rcb_registers|FPGA11~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|FPGA11~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|FPGA11~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y29_N29
dffeas \i_rcb_registers|FPGA11 (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|FPGA11~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA11 .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N28
fiftyfivenm_lcell_comb \i_rcb_registers|FPGA12~feeder (
// Equation(s):
// \i_rcb_registers|FPGA12~feeder_combout  = \i_rcb_registers|Diagnostic_Header_reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|Diagnostic_Header_reg [14]),
	.cin(gnd),
	.combout(\i_rcb_registers|FPGA12~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|FPGA12~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|FPGA12~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N29
dffeas \i_rcb_registers|FPGA12 (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|FPGA12~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA12 .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N10
fiftyfivenm_lcell_comb \i_rcb_registers|FPGA13~feeder (
// Equation(s):
// \i_rcb_registers|FPGA13~feeder_combout  = \i_rcb_registers|Diagnostic_Header_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|Diagnostic_Header_reg [15]),
	.cin(gnd),
	.combout(\i_rcb_registers|FPGA13~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|FPGA13~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|FPGA13~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N11
dffeas \i_rcb_registers|FPGA13 (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|FPGA13~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA13 .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N26
fiftyfivenm_lcell_comb \i_rcb_registers|FPGA5~feeder (
// Equation(s):
// \i_rcb_registers|FPGA5~feeder_combout  = \i_rcb_registers|Diagnostic_Header_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|Diagnostic_Header_reg [7]),
	.cin(gnd),
	.combout(\i_rcb_registers|FPGA5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|FPGA5~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|FPGA5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y30_N27
dffeas \i_rcb_registers|FPGA5 (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|FPGA5~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA5 .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N14
fiftyfivenm_lcell_comb \i_rcb_registers|FPGA6~feeder (
// Equation(s):
// \i_rcb_registers|FPGA6~feeder_combout  = \i_rcb_registers|Diagnostic_Header_reg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_rcb_registers|Diagnostic_Header_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|FPGA6~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|FPGA6~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|FPGA6~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y31_N15
dffeas \i_rcb_registers|FPGA6 (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|FPGA6~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA6 .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N20
fiftyfivenm_lcell_comb \i_rcb_registers|FPGA7~feeder (
// Equation(s):
// \i_rcb_registers|FPGA7~feeder_combout  = \i_rcb_registers|Diagnostic_Header_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|Diagnostic_Header_reg [9]),
	.cin(gnd),
	.combout(\i_rcb_registers|FPGA7~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|FPGA7~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|FPGA7~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N21
dffeas \i_rcb_registers|FPGA7 (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|FPGA7~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA7 .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N6
fiftyfivenm_lcell_comb \i_rcb_registers|FPGA8~feeder (
// Equation(s):
// \i_rcb_registers|FPGA8~feeder_combout  = \i_rcb_registers|Diagnostic_Header_reg [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_rcb_registers|Diagnostic_Header_reg [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|FPGA8~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|FPGA8~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|FPGA8~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N7
dffeas \i_rcb_registers|FPGA8 (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|FPGA8~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA8 .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N2
fiftyfivenm_lcell_comb \i_rcb_registers|FPGA9~feeder (
// Equation(s):
// \i_rcb_registers|FPGA9~feeder_combout  = \i_rcb_registers|Diagnostic_Header_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|Diagnostic_Header_reg [11]),
	.cin(gnd),
	.combout(\i_rcb_registers|FPGA9~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|FPGA9~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|FPGA9~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N3
dffeas \i_rcb_registers|FPGA9 (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\i_rcb_registers|FPGA9~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|FPGA9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|FPGA9 .is_wysiwyg = "true";
defparam \i_rcb_registers|FPGA9 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N22
fiftyfivenm_io_ibuf \TEENSY_LEDS_STRIP_DO~input (
	.i(TEENSY_LEDS_STRIP_DO),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\TEENSY_LEDS_STRIP_DO~input_o ));
// synopsys translate_off
defparam \TEENSY_LEDS_STRIP_DO~input .bus_hold = "false";
defparam \TEENSY_LEDS_STRIP_DO~input .listen_to_nsleep_signal = "false";
defparam \TEENSY_LEDS_STRIP_DO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N10
fiftyfivenm_lcell_comb \i_rcb_registers|MUX_Control[0]~feeder (
// Equation(s):
// \i_rcb_registers|MUX_Control[0]~feeder_combout  = \i_rcb_registers|LEDs_strip_Mux_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_rcb_registers|LEDs_strip_Mux_reg [0]),
	.cin(gnd),
	.combout(\i_rcb_registers|MUX_Control[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|MUX_Control[0]~feeder .lut_mask = 16'hFF00;
defparam \i_rcb_registers|MUX_Control[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y23_N11
dffeas \i_rcb_registers|MUX_Control[0] (
	.clk(\CLK_100M~input_o ),
	.d(\i_rcb_registers|MUX_Control[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|MUX_Control [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|MUX_Control[0] .is_wysiwyg = "true";
defparam \i_rcb_registers|MUX_Control[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N8
fiftyfivenm_lcell_comb \i_rcb_registers|MUX_Control[1]~feeder (
// Equation(s):
// \i_rcb_registers|MUX_Control[1]~feeder_combout  = \i_rcb_registers|LEDs_strip_Mux_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|MUX_Control[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|MUX_Control[1]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|MUX_Control[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y23_N9
dffeas \i_rcb_registers|MUX_Control[1] (
	.clk(\CLK_100M~input_o ),
	.d(\i_rcb_registers|MUX_Control[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|MUX_Control [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|MUX_Control[1] .is_wysiwyg = "true";
defparam \i_rcb_registers|MUX_Control[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N6
fiftyfivenm_lcell_comb \i_rcb_registers|MUX_Control[2]~feeder (
// Equation(s):
// \i_rcb_registers|MUX_Control[2]~feeder_combout  = \i_rcb_registers|LEDs_strip_Mux_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_rcb_registers|LEDs_strip_Mux_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_rcb_registers|MUX_Control[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_rcb_registers|MUX_Control[2]~feeder .lut_mask = 16'hF0F0;
defparam \i_rcb_registers|MUX_Control[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y23_N7
dffeas \i_rcb_registers|MUX_Control[2] (
	.clk(\CLK_100M~input_o ),
	.d(\i_rcb_registers|MUX_Control[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_rcb_registers|MUX_Control [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_rcb_registers|MUX_Control[2] .is_wysiwyg = "true";
defparam \i_rcb_registers|MUX_Control[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N24
fiftyfivenm_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (!\i_rcb_registers|MUX_Control [0] & (!\i_rcb_registers|MUX_Control [1] & !\i_rcb_registers|MUX_Control [2]))

	.dataa(\i_rcb_registers|MUX_Control [0]),
	.datab(gnd),
	.datac(\i_rcb_registers|MUX_Control [1]),
	.datad(\i_rcb_registers|MUX_Control [2]),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'h0005;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N22
fiftyfivenm_lcell_comb L_TOOL_EX_LED_DIN$latch(
// Equation(s):
// \L_TOOL_EX_LED_DIN$latch~combout  = (\Mux0~0_combout  & (\TEENSY_LEDS_STRIP_DO~input_o )) # (!\Mux0~0_combout  & ((\L_TOOL_EX_LED_DIN$latch~combout )))

	.dataa(\TEENSY_LEDS_STRIP_DO~input_o ),
	.datab(gnd),
	.datac(\L_TOOL_EX_LED_DIN$latch~combout ),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\L_TOOL_EX_LED_DIN$latch~combout ),
	.cout());
// synopsys translate_off
defparam L_TOOL_EX_LED_DIN$latch.lut_mask = 16'hAAF0;
defparam L_TOOL_EX_LED_DIN$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N0
fiftyfivenm_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\i_rcb_registers|MUX_Control [0] & (!\i_rcb_registers|MUX_Control [1] & !\i_rcb_registers|MUX_Control [2]))

	.dataa(\i_rcb_registers|MUX_Control [0]),
	.datab(gnd),
	.datac(\i_rcb_registers|MUX_Control [1]),
	.datad(\i_rcb_registers|MUX_Control [2]),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'h000A;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N30
fiftyfivenm_lcell_comb L_LED_DIN$latch(
// Equation(s):
// \L_LED_DIN$latch~combout  = (\Mux0~1_combout  & (\TEENSY_LEDS_STRIP_DO~input_o )) # (!\Mux0~1_combout  & ((\L_LED_DIN$latch~combout )))

	.dataa(\TEENSY_LEDS_STRIP_DO~input_o ),
	.datab(gnd),
	.datac(\L_LED_DIN$latch~combout ),
	.datad(\Mux0~1_combout ),
	.cin(gnd),
	.combout(\L_LED_DIN$latch~combout ),
	.cout());
// synopsys translate_off
defparam L_LED_DIN$latch.lut_mask = 16'hAAF0;
defparam L_LED_DIN$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: PLL_1
fiftyfivenm_pll \UART_PLL_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK_100M~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\UART_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c0_high = 2;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c0_low = 1;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 10000;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .m = 6;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \UART_PLL_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
fiftyfivenm_clkctrl \UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ) # (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY .lut_mask = 16'hF0FF;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y33_N22
fiftyfivenm_io_ibuf \R_M5B_SER_IN_SE~input (
	.i(R_M5B_SER_IN_SE),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_M5B_SER_IN_SE~input_o ));
// synopsys translate_off
defparam \R_M5B_SER_IN_SE~input .bus_hold = "false";
defparam \R_M5B_SER_IN_SE~input .listen_to_nsleep_signal = "false";
defparam \R_M5B_SER_IN_SE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y11_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~0_combout  = !\R_M5B_SER_IN_SE~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_M5B_SER_IN_SE~input_o ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~0 .lut_mask = 16'h00FF;
defparam \R_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y11_N9
dffeas \R_UART_TOP_inst|RX_UART1|uart_rxd_meta_n (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rxd_meta_n .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rxd_meta_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~feeder_combout  = \R_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N21
dffeas \R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout  = \R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N7
dffeas \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout  = \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N13
dffeas \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N11
dffeas \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0_combout  = (\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [1] & ((\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [2]) # 
// (!\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]))) # (!\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [1] & (\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [2] & 
// !\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]))

	.dataa(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [1]),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [2]),
	.datad(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0 .lut_mask = 16'hA0FA;
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~1_combout  = (\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0_combout  & ((\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ) # 
// ((\R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~q  & \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0])))) # (!\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0_combout  & 
// (\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q  & ((\R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~q ) # (\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]))))

	.dataa(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~q ),
	.datac(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~1 .lut_mask = 16'hF8E0;
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N31
dffeas \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector1~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector1~0_combout  = (\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q  & (((\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q  & !\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q 
// )) # (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ))) # (!\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q  & (((\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q  & 
// !\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ))))

	.dataa(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q ),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector1~0 .lut_mask = 16'h22F2;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N13
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector2~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector2~0_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & ((\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q ) # ((!\R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout  & 
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q )))) # (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout  & (\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q 
// )))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout ),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector2~0 .lut_mask = 16'hBA30;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N19
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~0_combout  = \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0] $ (((\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q )))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0]),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~0 .lut_mask = 16'h5AF0;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N11
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~1_combout  = \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [1] $ (((\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q  & 
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0]))))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [1]),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~1 .lut_mask = 16'h78F0;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N27
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q )

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0 .lut_mask = 16'hAA00;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~2_combout  = \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [2] $ (((\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [1] & (\R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout  & 
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0]))))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [1]),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [2]),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~2 .lut_mask = 16'h78F0;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N3
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [2] & (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [1] & 
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0])))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [2]),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [1]),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~1_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout  & ((\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q )))) # 
// (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & ((\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ) # ((\R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout  & \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ))))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout ),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~1 .lut_mask = 16'hDC50;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N25
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~7 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~7_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & ((\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ) # 
// ((!\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q  & !\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q )))) # (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & 
// (((!\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q  & !\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ))))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ),
	.datac(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~7_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~7 .lut_mask = 16'h888F;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~8_combout  = (\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked  & !\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~7_combout )

	.dataa(gnd),
	.datab(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~7_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~8 .lut_mask = 16'h00CC;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N17
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0_combout  = (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0] & \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0 .lut_mask = 16'h0F00;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N13
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~1  = CARRY(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0])

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~1 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~0 .lut_mask = 16'h55AA;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~2_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~1 )) # 
// (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & ((\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~1 ) # (GND)))
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~3  = CARRY((!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~1 ) # (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~1 ),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~2_combout ),
	.cout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~3 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~2 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q  & \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~2_combout )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~2_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1 .lut_mask = 16'hCC00;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N11
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~4_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~3  $ (GND))) # 
// (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~3  & VCC))
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~5  = CARRY((\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & !\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~3 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~3 ),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~4_combout ),
	.cout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~5 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~4 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~6 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~6_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~5 )) # 
// (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & ((\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~5 ) # (GND)))
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~7  = CARRY((!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~5 ) # (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~5 ),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~6_combout ),
	.cout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~7 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~6 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q  & \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~6_combout )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~6_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3 .lut_mask = 16'hCC00;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N27
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~8_combout  = \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~7  $ (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.cin(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~7 ),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~8 .lut_mask = 16'hF00F;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~8_combout  & (\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q  & 
// ((!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]) # (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ))))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~8_combout ),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4 .lut_mask = 16'h4C00;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N25
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~4_combout  & (\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q  & 
// ((!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]) # (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ))))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~4_combout ),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2 .lut_mask = 16'h7000;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N29
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal0~0_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & 
// (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0])))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal0~0 .lut_mask = 16'h0200;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal0~0_combout  & !\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0 .lut_mask = 16'h00F0;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N15
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (!\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q  & \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0 .lut_mask = 16'h0A00;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N31
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector15~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector15~0_combout  = (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & (\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (!\R_UART_TOP_inst|RX_Slave1|counter [0] & \R_UART_TOP_inst|RX_Slave1|Equal0~4_combout )))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datab(\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave1|counter [0]),
	.datad(\R_UART_TOP_inst|RX_Slave1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector15~0 .lut_mask = 16'h0400;
defparam \R_UART_TOP_inst|RX_Slave1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|counter~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|counter~0_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & ((\R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ))) # (!\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (!\R_UART_TOP_inst|RX_Slave1|err_reg~q ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave1|err_reg~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter~0 .lut_mask = 16'hCF03;
defparam \R_UART_TOP_inst|RX_Slave1|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N3
dffeas \R_UART_TOP_inst|RX_Slave1|counter[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Add0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Add0~1  = CARRY(\R_UART_TOP_inst|RX_Slave1|counter [0])

	.dataa(\R_UART_TOP_inst|RX_Slave1|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\R_UART_TOP_inst|RX_Slave1|Add0~1 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Add0~0 .lut_mask = 16'h55AA;
defparam \R_UART_TOP_inst|RX_Slave1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Add0~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Add0~2_combout  = (\R_UART_TOP_inst|RX_Slave1|counter [1] & (!\R_UART_TOP_inst|RX_Slave1|Add0~1 )) # (!\R_UART_TOP_inst|RX_Slave1|counter [1] & ((\R_UART_TOP_inst|RX_Slave1|Add0~1 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave1|Add0~3  = CARRY((!\R_UART_TOP_inst|RX_Slave1|Add0~1 ) # (!\R_UART_TOP_inst|RX_Slave1|counter [1]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave1|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave1|Add0~1 ),
	.combout(\R_UART_TOP_inst|RX_Slave1|Add0~2_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave1|Add0~3 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Add0~2 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_Slave1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector14~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector14~0_combout  = (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & (\R_UART_TOP_inst|RX_Slave1|Add0~2_combout  & \R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave1|Add0~2_combout ),
	.datad(\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector14~0 .lut_mask = 16'h5000;
defparam \R_UART_TOP_inst|RX_Slave1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N17
dffeas \R_UART_TOP_inst|RX_Slave1|counter[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Equal0~3 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Equal0~3_combout  = (\R_UART_TOP_inst|RX_Slave1|counter [1]) # (\R_UART_TOP_inst|RX_Slave1|counter [0])

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave1|counter [1]),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_Slave1|counter [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Equal0~3 .lut_mask = 16'hFFCC;
defparam \R_UART_TOP_inst|RX_Slave1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Add0~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Add0~4_combout  = (\R_UART_TOP_inst|RX_Slave1|counter [2] & (\R_UART_TOP_inst|RX_Slave1|Add0~3  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave1|counter [2] & (!\R_UART_TOP_inst|RX_Slave1|Add0~3  & VCC))
// \R_UART_TOP_inst|RX_Slave1|Add0~5  = CARRY((\R_UART_TOP_inst|RX_Slave1|counter [2] & !\R_UART_TOP_inst|RX_Slave1|Add0~3 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave1|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave1|Add0~3 ),
	.combout(\R_UART_TOP_inst|RX_Slave1|Add0~4_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave1|Add0~5 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Add0~4 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_Slave1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector13~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector13~0_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & \R_UART_TOP_inst|RX_Slave1|Add0~4_combout ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|Add0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector13~0 .lut_mask = 16'h0C00;
defparam \R_UART_TOP_inst|RX_Slave1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N15
dffeas \R_UART_TOP_inst|RX_Slave1|counter[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Add0~6 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Add0~6_combout  = (\R_UART_TOP_inst|RX_Slave1|counter [3] & (!\R_UART_TOP_inst|RX_Slave1|Add0~5 )) # (!\R_UART_TOP_inst|RX_Slave1|counter [3] & ((\R_UART_TOP_inst|RX_Slave1|Add0~5 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave1|Add0~7  = CARRY((!\R_UART_TOP_inst|RX_Slave1|Add0~5 ) # (!\R_UART_TOP_inst|RX_Slave1|counter [3]))

	.dataa(\R_UART_TOP_inst|RX_Slave1|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave1|Add0~5 ),
	.combout(\R_UART_TOP_inst|RX_Slave1|Add0~6_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave1|Add0~7 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Add0~6 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_Slave1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector12~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector12~0_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & \R_UART_TOP_inst|RX_Slave1|Add0~6_combout ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|Add0~6_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector12~0 .lut_mask = 16'h0C00;
defparam \R_UART_TOP_inst|RX_Slave1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N31
dffeas \R_UART_TOP_inst|RX_Slave1|counter[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Add0~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Add0~8_combout  = (\R_UART_TOP_inst|RX_Slave1|counter [4] & (\R_UART_TOP_inst|RX_Slave1|Add0~7  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave1|counter [4] & (!\R_UART_TOP_inst|RX_Slave1|Add0~7  & VCC))
// \R_UART_TOP_inst|RX_Slave1|Add0~9  = CARRY((\R_UART_TOP_inst|RX_Slave1|counter [4] & !\R_UART_TOP_inst|RX_Slave1|Add0~7 ))

	.dataa(\R_UART_TOP_inst|RX_Slave1|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave1|Add0~7 ),
	.combout(\R_UART_TOP_inst|RX_Slave1|Add0~8_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave1|Add0~9 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Add0~8 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_Slave1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector11~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector11~0_combout  = (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & (\R_UART_TOP_inst|RX_Slave1|Add0~8_combout  & \R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave1|Add0~8_combout ),
	.datad(\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector11~0 .lut_mask = 16'h5000;
defparam \R_UART_TOP_inst|RX_Slave1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N27
dffeas \R_UART_TOP_inst|RX_Slave1|counter[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Add0~10 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Add0~10_combout  = (\R_UART_TOP_inst|RX_Slave1|counter [5] & (!\R_UART_TOP_inst|RX_Slave1|Add0~9 )) # (!\R_UART_TOP_inst|RX_Slave1|counter [5] & ((\R_UART_TOP_inst|RX_Slave1|Add0~9 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave1|Add0~11  = CARRY((!\R_UART_TOP_inst|RX_Slave1|Add0~9 ) # (!\R_UART_TOP_inst|RX_Slave1|counter [5]))

	.dataa(\R_UART_TOP_inst|RX_Slave1|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave1|Add0~9 ),
	.combout(\R_UART_TOP_inst|RX_Slave1|Add0~10_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave1|Add0~11 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Add0~10 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_Slave1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector10~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector10~0_combout  = (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & (\R_UART_TOP_inst|RX_Slave1|Add0~10_combout  & \R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave1|Add0~10_combout ),
	.datad(\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector10~0 .lut_mask = 16'h5000;
defparam \R_UART_TOP_inst|RX_Slave1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N15
dffeas \R_UART_TOP_inst|RX_Slave1|counter[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Add0~12 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Add0~12_combout  = (\R_UART_TOP_inst|RX_Slave1|counter [6] & (\R_UART_TOP_inst|RX_Slave1|Add0~11  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave1|counter [6] & (!\R_UART_TOP_inst|RX_Slave1|Add0~11  & VCC))
// \R_UART_TOP_inst|RX_Slave1|Add0~13  = CARRY((\R_UART_TOP_inst|RX_Slave1|counter [6] & !\R_UART_TOP_inst|RX_Slave1|Add0~11 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave1|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave1|Add0~11 ),
	.combout(\R_UART_TOP_inst|RX_Slave1|Add0~12_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave1|Add0~13 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Add0~12 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_Slave1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector9~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector9~0_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & \R_UART_TOP_inst|RX_Slave1|Add0~12_combout ))

	.dataa(\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|Add0~12_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector9~0 .lut_mask = 16'h0A00;
defparam \R_UART_TOP_inst|RX_Slave1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N23
dffeas \R_UART_TOP_inst|RX_Slave1|counter[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Add0~14 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Add0~14_combout  = (\R_UART_TOP_inst|RX_Slave1|counter [7] & (!\R_UART_TOP_inst|RX_Slave1|Add0~13 )) # (!\R_UART_TOP_inst|RX_Slave1|counter [7] & ((\R_UART_TOP_inst|RX_Slave1|Add0~13 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave1|Add0~15  = CARRY((!\R_UART_TOP_inst|RX_Slave1|Add0~13 ) # (!\R_UART_TOP_inst|RX_Slave1|counter [7]))

	.dataa(\R_UART_TOP_inst|RX_Slave1|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave1|Add0~13 ),
	.combout(\R_UART_TOP_inst|RX_Slave1|Add0~14_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave1|Add0~15 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Add0~14 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_Slave1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector8~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector8~0_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & \R_UART_TOP_inst|RX_Slave1|Add0~14_combout ))

	.dataa(\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|Add0~14_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector8~0 .lut_mask = 16'h0A00;
defparam \R_UART_TOP_inst|RX_Slave1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N13
dffeas \R_UART_TOP_inst|RX_Slave1|counter[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Add0~16 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Add0~16_combout  = (\R_UART_TOP_inst|RX_Slave1|counter [8] & (\R_UART_TOP_inst|RX_Slave1|Add0~15  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave1|counter [8] & (!\R_UART_TOP_inst|RX_Slave1|Add0~15  & VCC))
// \R_UART_TOP_inst|RX_Slave1|Add0~17  = CARRY((\R_UART_TOP_inst|RX_Slave1|counter [8] & !\R_UART_TOP_inst|RX_Slave1|Add0~15 ))

	.dataa(\R_UART_TOP_inst|RX_Slave1|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave1|Add0~15 ),
	.combout(\R_UART_TOP_inst|RX_Slave1|Add0~16_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave1|Add0~17 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Add0~16 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_Slave1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector7~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector7~0_combout  = (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & (\R_UART_TOP_inst|RX_Slave1|Add0~16_combout  & \R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave1|Add0~16_combout ),
	.datad(\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector7~0 .lut_mask = 16'h5000;
defparam \R_UART_TOP_inst|RX_Slave1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N11
dffeas \R_UART_TOP_inst|RX_Slave1|counter[8] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter[8] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Add0~18 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Add0~18_combout  = (\R_UART_TOP_inst|RX_Slave1|counter [9] & (!\R_UART_TOP_inst|RX_Slave1|Add0~17 )) # (!\R_UART_TOP_inst|RX_Slave1|counter [9] & ((\R_UART_TOP_inst|RX_Slave1|Add0~17 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave1|Add0~19  = CARRY((!\R_UART_TOP_inst|RX_Slave1|Add0~17 ) # (!\R_UART_TOP_inst|RX_Slave1|counter [9]))

	.dataa(\R_UART_TOP_inst|RX_Slave1|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave1|Add0~17 ),
	.combout(\R_UART_TOP_inst|RX_Slave1|Add0~18_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave1|Add0~19 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Add0~18 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_Slave1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector6~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector6~0_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & \R_UART_TOP_inst|RX_Slave1|Add0~18_combout ))

	.dataa(\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|Add0~18_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector6~0 .lut_mask = 16'h0A00;
defparam \R_UART_TOP_inst|RX_Slave1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N9
dffeas \R_UART_TOP_inst|RX_Slave1|counter[9] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter[9] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Add0~20 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Add0~20_combout  = (\R_UART_TOP_inst|RX_Slave1|counter [10] & (\R_UART_TOP_inst|RX_Slave1|Add0~19  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave1|counter [10] & (!\R_UART_TOP_inst|RX_Slave1|Add0~19  & VCC))
// \R_UART_TOP_inst|RX_Slave1|Add0~21  = CARRY((\R_UART_TOP_inst|RX_Slave1|counter [10] & !\R_UART_TOP_inst|RX_Slave1|Add0~19 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave1|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave1|Add0~19 ),
	.combout(\R_UART_TOP_inst|RX_Slave1|Add0~20_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave1|Add0~21 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Add0~20 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_Slave1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector5~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector5~0_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & \R_UART_TOP_inst|RX_Slave1|Add0~20_combout ))

	.dataa(\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|Add0~20_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector5~0 .lut_mask = 16'h0A00;
defparam \R_UART_TOP_inst|RX_Slave1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N21
dffeas \R_UART_TOP_inst|RX_Slave1|counter[10] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter[10] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Add0~22 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Add0~22_combout  = (\R_UART_TOP_inst|RX_Slave1|counter [11] & (!\R_UART_TOP_inst|RX_Slave1|Add0~21 )) # (!\R_UART_TOP_inst|RX_Slave1|counter [11] & ((\R_UART_TOP_inst|RX_Slave1|Add0~21 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave1|Add0~23  = CARRY((!\R_UART_TOP_inst|RX_Slave1|Add0~21 ) # (!\R_UART_TOP_inst|RX_Slave1|counter [11]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave1|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave1|Add0~21 ),
	.combout(\R_UART_TOP_inst|RX_Slave1|Add0~22_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave1|Add0~23 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Add0~22 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_Slave1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector4~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector4~0_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & \R_UART_TOP_inst|RX_Slave1|Add0~22_combout ))

	.dataa(\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|Add0~22_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector4~0 .lut_mask = 16'h0A00;
defparam \R_UART_TOP_inst|RX_Slave1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N5
dffeas \R_UART_TOP_inst|RX_Slave1|counter[11] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter[11] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Add0~24 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Add0~24_combout  = (\R_UART_TOP_inst|RX_Slave1|counter [12] & (\R_UART_TOP_inst|RX_Slave1|Add0~23  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave1|counter [12] & (!\R_UART_TOP_inst|RX_Slave1|Add0~23  & VCC))
// \R_UART_TOP_inst|RX_Slave1|Add0~25  = CARRY((\R_UART_TOP_inst|RX_Slave1|counter [12] & !\R_UART_TOP_inst|RX_Slave1|Add0~23 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave1|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave1|Add0~23 ),
	.combout(\R_UART_TOP_inst|RX_Slave1|Add0~24_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave1|Add0~25 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Add0~24 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_Slave1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector3~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector3~0_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & \R_UART_TOP_inst|RX_Slave1|Add0~24_combout ))

	.dataa(\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|Add0~24_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector3~0 .lut_mask = 16'h0A00;
defparam \R_UART_TOP_inst|RX_Slave1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N7
dffeas \R_UART_TOP_inst|RX_Slave1|counter[12] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter[12] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Add0~26 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Add0~26_combout  = \R_UART_TOP_inst|RX_Slave1|Add0~25  $ (\R_UART_TOP_inst|RX_Slave1|counter [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_Slave1|counter [13]),
	.cin(\R_UART_TOP_inst|RX_Slave1|Add0~25 ),
	.combout(\R_UART_TOP_inst|RX_Slave1|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Add0~26 .lut_mask = 16'h0FF0;
defparam \R_UART_TOP_inst|RX_Slave1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector2~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector2~0_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (\R_UART_TOP_inst|RX_Slave1|Add0~26_combout  & !\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ))

	.dataa(\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave1|Add0~26_combout ),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector2~0 .lut_mask = 16'h00A0;
defparam \R_UART_TOP_inst|RX_Slave1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N1
dffeas \R_UART_TOP_inst|RX_Slave1|counter[13] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|counter[13] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Equal0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Equal0~0_combout  = (((\R_UART_TOP_inst|RX_Slave1|counter [13]) # (!\R_UART_TOP_inst|RX_Slave1|counter [12])) # (!\R_UART_TOP_inst|RX_Slave1|counter [10])) # (!\R_UART_TOP_inst|RX_Slave1|counter [11])

	.dataa(\R_UART_TOP_inst|RX_Slave1|counter [11]),
	.datab(\R_UART_TOP_inst|RX_Slave1|counter [10]),
	.datac(\R_UART_TOP_inst|RX_Slave1|counter [13]),
	.datad(\R_UART_TOP_inst|RX_Slave1|counter [12]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Equal0~0 .lut_mask = 16'hF7FF;
defparam \R_UART_TOP_inst|RX_Slave1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Equal0~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Equal0~1_combout  = (((\R_UART_TOP_inst|RX_Slave1|counter [7]) # (!\R_UART_TOP_inst|RX_Slave1|counter [6])) # (!\R_UART_TOP_inst|RX_Slave1|counter [9])) # (!\R_UART_TOP_inst|RX_Slave1|counter [8])

	.dataa(\R_UART_TOP_inst|RX_Slave1|counter [8]),
	.datab(\R_UART_TOP_inst|RX_Slave1|counter [9]),
	.datac(\R_UART_TOP_inst|RX_Slave1|counter [6]),
	.datad(\R_UART_TOP_inst|RX_Slave1|counter [7]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Equal0~1 .lut_mask = 16'hFF7F;
defparam \R_UART_TOP_inst|RX_Slave1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Equal0~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Equal0~2_combout  = (\R_UART_TOP_inst|RX_Slave1|counter [4]) # ((\R_UART_TOP_inst|RX_Slave1|counter [2]) # ((\R_UART_TOP_inst|RX_Slave1|counter [3]) # (\R_UART_TOP_inst|RX_Slave1|counter [5])))

	.dataa(\R_UART_TOP_inst|RX_Slave1|counter [4]),
	.datab(\R_UART_TOP_inst|RX_Slave1|counter [2]),
	.datac(\R_UART_TOP_inst|RX_Slave1|counter [3]),
	.datad(\R_UART_TOP_inst|RX_Slave1|counter [5]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Equal0~2 .lut_mask = 16'hFFFE;
defparam \R_UART_TOP_inst|RX_Slave1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Equal0~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Equal0~4_combout  = (\R_UART_TOP_inst|RX_Slave1|Equal0~3_combout ) # ((\R_UART_TOP_inst|RX_Slave1|Equal0~0_combout ) # ((\R_UART_TOP_inst|RX_Slave1|Equal0~1_combout ) # (\R_UART_TOP_inst|RX_Slave1|Equal0~2_combout )))

	.dataa(\R_UART_TOP_inst|RX_Slave1|Equal0~3_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave1|Equal0~0_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave1|Equal0~1_combout ),
	.datad(\R_UART_TOP_inst|RX_Slave1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Equal0~4 .lut_mask = 16'hFFFE;
defparam \R_UART_TOP_inst|RX_Slave1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|err_reg~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|err_reg~0_combout  = (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & (\R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q  & !\R_UART_TOP_inst|RX_Slave1|Equal0~4_combout ))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|err_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|err_reg~0 .lut_mask = 16'h0050;
defparam \R_UART_TOP_inst|RX_Slave1|err_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|err_reg~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|err_reg~1_combout  = (\R_UART_TOP_inst|RX_Slave1|err_reg~q ) # ((\R_UART_TOP_inst|RX_Slave1|error_flg~q  & \R_UART_TOP_inst|RX_Slave1|err_reg~0_combout ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave1|error_flg~q ),
	.datac(\R_UART_TOP_inst|RX_Slave1|err_reg~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|err_reg~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|err_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|err_reg~1 .lut_mask = 16'hFCF0;
defparam \R_UART_TOP_inst|RX_Slave1|err_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector4~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector4~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & (\R_UART_TOP_inst|TX_Master_inst|tx_cnt [6] & (!\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & 
// !\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [6]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector4~0 .lut_mask = 16'h0008;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~0_combout  = \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0] $ (((\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q )))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~0 .lut_mask = 16'h7878;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N11
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~1_combout  = \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [1] $ (((\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q  & 
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0]))))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [1]),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~1 .lut_mask = 16'h78F0;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N21
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q  & \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0 .lut_mask = 16'hF000;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~2_combout  = \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [2] $ (((\R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout  & (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [1] & 
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0]))))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [1]),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [2]),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~2 .lut_mask = 16'h78F0;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N5
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [1] & (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [2] & 
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0])))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [1]),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [2]),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N8
fiftyfivenm_io_ibuf \R_EEF_SER_IN_SE~input (
	.i(R_EEF_SER_IN_SE),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_EEF_SER_IN_SE~input_o ));
// synopsys translate_off
defparam \R_EEF_SER_IN_SE~input .bus_hold = "false";
defparam \R_EEF_SER_IN_SE~input .listen_to_nsleep_signal = "false";
defparam \R_EEF_SER_IN_SE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~0_combout  = !\R_EEF_SER_IN_SE~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_EEF_SER_IN_SE~input_o ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~0 .lut_mask = 16'h00FF;
defparam \R_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y13_N29
dffeas \R_UART_TOP_inst|RX_UART2|uart_rxd_meta_n (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rxd_meta_n .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rxd_meta_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~feeder_combout  = \R_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N29
dffeas \R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout  = \R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N31
dffeas \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout  = \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1]~feeder .lut_mask = 16'hF0F0;
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N5
dffeas \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N17
dffeas \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0_combout  = (\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0] & (\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [1] & 
// \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [2])) # (!\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0] & ((\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [1]) # 
// (\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [2])))

	.dataa(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0]),
	.datab(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [1]),
	.datac(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0 .lut_mask = 16'hD4D4;
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~1_combout  = (\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0] & ((\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ) # 
// ((\R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~q  & \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0_combout )))) # (!\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0] & 
// (\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q  & ((\R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~q ) # (\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ))))

	.dataa(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0]),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~q ),
	.datac(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~1 .lut_mask = 16'hF8E0;
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N11
dffeas \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector1~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector1~0_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q  & ((!\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q 
// )))) # (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & ((\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit~q ) # ((\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q  & 
// !\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ))))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit~q ),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector1~0 .lut_mask = 16'h50DC;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N1
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector2~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector2~0_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & ((\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit~q ) # ((!\R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout  & 
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q )))) # (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout  & (\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q 
// )))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout ),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector2~0 .lut_mask = 16'hBA30;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N9
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~1_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q  & ((\R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout )))) # 
// (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & ((\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ) # ((\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q  & \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout ))))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~1 .lut_mask = 16'hDC50;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N25
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~7 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~7_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & ((\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ) # 
// ((!\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q  & !\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q )))) # (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & 
// (((!\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q  & !\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ))))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ),
	.datac(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~7_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~7 .lut_mask = 16'h888F;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~8_combout  = (\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked  & !\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~7_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~8 .lut_mask = 16'h00F0;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N17
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0_combout  = (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0] & \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0 .lut_mask = 16'h0F00;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N11
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~1  = CARRY(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0])

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~1 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~0 .lut_mask = 16'h55AA;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~2_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~1 )) # 
// (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & ((\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~1 ) # (GND)))
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~3  = CARRY((!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~1 ) # (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~1 ),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~2_combout ),
	.cout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~3 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~2 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q  & \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~2_combout )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~2_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1 .lut_mask = 16'hCC00;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N9
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~4_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~3  $ (GND))) # 
// (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~3  & VCC))
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~5  = CARRY((\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & !\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~3 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~3 ),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~4_combout ),
	.cout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~5 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~4 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~6 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~6_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~5 )) # 
// (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & ((\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~5 ) # (GND)))
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~7  = CARRY((!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~5 ) # (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~5 ),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~6_combout ),
	.cout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~7 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~6 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q  & \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~6_combout )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~6_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3 .lut_mask = 16'hCC00;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N13
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~8_combout  = \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~7  $ (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.cin(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~7 ),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~8 .lut_mask = 16'hF00F;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~8_combout  & (\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q  & 
// ((!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]) # (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ))))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~8_combout ),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4 .lut_mask = 16'h2A00;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N29
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~4_combout  & (\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q  & 
// ((!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]) # (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ))))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~4_combout ),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2 .lut_mask = 16'h7000;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N5
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal0~0_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0] & (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & 
// (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & !\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3])))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal0~0 .lut_mask = 16'h0008;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal0~0_combout  & !\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4])

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0 .lut_mask = 16'h00CC;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N15
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~0_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q  & \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q 
// ))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~0 .lut_mask = 16'hA000;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N27
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0_combout  = (\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (!\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q  & \R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0 .lut_mask = 16'h0A00;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N23
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|err_reg~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|err_reg~1_combout  = (\R_UART_TOP_inst|RX_Slave2|err_reg~q ) # ((\R_UART_TOP_inst|RX_Slave2|error_flg~q  & \R_UART_TOP_inst|RX_Slave2|err_reg~0_combout ))

	.dataa(\R_UART_TOP_inst|RX_Slave2|error_flg~q ),
	.datab(\R_UART_TOP_inst|RX_Slave2|err_reg~0_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave2|err_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|err_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|err_reg~1 .lut_mask = 16'hF8F8;
defparam \R_UART_TOP_inst|RX_Slave2|err_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector17~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector17~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & \R_UART_TOP_inst|RX_Slave2|err_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|err_reg~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector17~1 .lut_mask = 16'h0F00;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N8
fiftyfivenm_io_ibuf \R_4MB_SER_IN_SE~input (
	.i(R_4MB_SER_IN_SE),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_4MB_SER_IN_SE~input_o ));
// synopsys translate_off
defparam \R_4MB_SER_IN_SE~input .bus_hold = "false";
defparam \R_4MB_SER_IN_SE~input .listen_to_nsleep_signal = "false";
defparam \R_4MB_SER_IN_SE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~0_combout  = !\R_4MB_SER_IN_SE~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_4MB_SER_IN_SE~input_o ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~0 .lut_mask = 16'h00FF;
defparam \R_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N15
dffeas \R_UART_TOP_inst|RX_UART0|uart_rxd_meta_n (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rxd_meta_n .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rxd_meta_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~feeder_combout  = \R_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~feeder .lut_mask = 16'hF0F0;
defparam \R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N13
dffeas \R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout  = \R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N11
dffeas \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout  = \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N5
dffeas \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N21
dffeas \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0_combout  = (\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0] & (\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [1] & 
// \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [2])) # (!\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0] & ((\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [1]) # 
// (\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [2])))

	.dataa(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0]),
	.datab(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [1]),
	.datac(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0 .lut_mask = 16'hD4D4;
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~1_combout  = (\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0] & ((\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ) # 
// ((\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0_combout  & \R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~q )))) # (!\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0] & 
// (\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q  & ((\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ) # (\R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~q ))))

	.dataa(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0]),
	.datab(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ),
	.datac(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~1 .lut_mask = 16'hF8E0;
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N7
dffeas \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0_combout  = (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0] & \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0 .lut_mask = 16'h0F00;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N5
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~1  = CARRY(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0])

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~1 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~0 .lut_mask = 16'h33CC;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~2_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~1 )) # 
// (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & ((\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~1 ) # (GND)))
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~3  = CARRY((!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~1 ) # (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~1 ),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~2_combout ),
	.cout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~3 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~2 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q  & \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~2_combout )

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~2_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1 .lut_mask = 16'hAA00;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N27
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~4_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~3  $ (GND))) # 
// (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~3  & VCC))
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~5  = CARRY((\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & !\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~3 ))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~3 ),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~4_combout ),
	.cout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~5 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~4 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q  & (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~4_combout  & 
// ((!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]) # (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ))))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2 .lut_mask = 16'h2A00;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N23
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~6 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~6_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~5 )) # 
// (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & ((\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~5 ) # (GND)))
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~7  = CARRY((!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~5 ) # (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~5 ),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~6_combout ),
	.cout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~7 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~6 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~6_combout  & \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~6_combout ),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3 .lut_mask = 16'hF000;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N19
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal0~0_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0] & 
// (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & !\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3])))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal0~0 .lut_mask = 16'h0008;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~8_combout  = \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~7  $ (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.cin(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~7 ),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~8 .lut_mask = 16'hF00F;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q  & (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~8_combout  & 
// ((!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]) # (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ))))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~8_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4 .lut_mask = 16'h2A00;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N21
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0_combout  = (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4] & \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal0~0_combout )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0 .lut_mask = 16'h3300;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N29
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~7 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~7_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q  & (\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q  & ((\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q )))) # 
// (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q  & (((\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q  & \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q )) # 
// (!\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q )))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q ),
	.datac(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~7_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~7 .lut_mask = 16'hCD05;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~8_combout  = (\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked  & !\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~7_combout )

	.dataa(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~7_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~8 .lut_mask = 16'h00AA;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N13
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector1~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector1~0_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q  & (((\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q  & !\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q )))) # 
// (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q  & ((\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ) # ((\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q  & 
// !\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ))))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ),
	.datab(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q ),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector1~0 .lut_mask = 16'h44F4;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N15
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector2~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector2~0_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout  & (\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q  & ((\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q )))) # 
// (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout  & ((\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ) # ((\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q  & \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q 
// ))))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout ),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q ),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector2~0 .lut_mask = 16'hDC50;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N19
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~0_combout  = \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0] $ (((\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q  & \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q )))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0]),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~0 .lut_mask = 16'h3CF0;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N21
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~1_combout  = \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [1] $ (((\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0] & (\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q  & 
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ))))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0]),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [1]),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~1 .lut_mask = 16'h78F0;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N11
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q  & \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0 .lut_mask = 16'hCC00;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~2_combout  = \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [2] $ (((\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [1] & (\R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout  & 
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0]))))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [1]),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [2]),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~2 .lut_mask = 16'h78F0;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N23
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [1] & (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0] & (\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [2] & 
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q )))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [1]),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0]),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [2]),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~1_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout  & ((\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ) # ((\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q  & 
// !\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q )))) # (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout  & (((\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q  & 
// !\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ))))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout ),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q ),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~1 .lut_mask = 16'h88F8;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N25
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~0_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q  & (!\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q  & \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q ),
	.datac(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~0 .lut_mask = 16'h0C00;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N17
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector15~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector15~0_combout  = (\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & (\R_UART_TOP_inst|RX_Slave0|Equal0~4_combout  & (!\R_UART_TOP_inst|RX_Slave0|counter [0] & !\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q )))

	.dataa(\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datab(\R_UART_TOP_inst|RX_Slave0|Equal0~4_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave0|counter [0]),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector15~0 .lut_mask = 16'h0008;
defparam \R_UART_TOP_inst|RX_Slave0|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|counter~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|counter~0_combout  = (\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & ((\R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ))) # (!\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & (!\R_UART_TOP_inst|RX_Slave0|err_reg~q ))

	.dataa(\R_UART_TOP_inst|RX_Slave0|err_reg~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ),
	.datad(\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter~0 .lut_mask = 16'hF055;
defparam \R_UART_TOP_inst|RX_Slave0|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N5
dffeas \R_UART_TOP_inst|RX_Slave0|counter[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Add0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Add0~1  = CARRY(\R_UART_TOP_inst|RX_Slave0|counter [0])

	.dataa(\R_UART_TOP_inst|RX_Slave0|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\R_UART_TOP_inst|RX_Slave0|Add0~1 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Add0~0 .lut_mask = 16'h55AA;
defparam \R_UART_TOP_inst|RX_Slave0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Add0~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Add0~2_combout  = (\R_UART_TOP_inst|RX_Slave0|counter [1] & (!\R_UART_TOP_inst|RX_Slave0|Add0~1 )) # (!\R_UART_TOP_inst|RX_Slave0|counter [1] & ((\R_UART_TOP_inst|RX_Slave0|Add0~1 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave0|Add0~3  = CARRY((!\R_UART_TOP_inst|RX_Slave0|Add0~1 ) # (!\R_UART_TOP_inst|RX_Slave0|counter [1]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave0|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave0|Add0~1 ),
	.combout(\R_UART_TOP_inst|RX_Slave0|Add0~2_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave0|Add0~3 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Add0~2 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_Slave0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector14~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector14~0_combout  = (\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & (\R_UART_TOP_inst|RX_Slave0|Add0~2_combout  & !\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ))

	.dataa(\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave0|Add0~2_combout ),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector14~0 .lut_mask = 16'h00A0;
defparam \R_UART_TOP_inst|RX_Slave0|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N11
dffeas \R_UART_TOP_inst|RX_Slave0|counter[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Add0~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Add0~4_combout  = (\R_UART_TOP_inst|RX_Slave0|counter [2] & (\R_UART_TOP_inst|RX_Slave0|Add0~3  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave0|counter [2] & (!\R_UART_TOP_inst|RX_Slave0|Add0~3  & VCC))
// \R_UART_TOP_inst|RX_Slave0|Add0~5  = CARRY((\R_UART_TOP_inst|RX_Slave0|counter [2] & !\R_UART_TOP_inst|RX_Slave0|Add0~3 ))

	.dataa(\R_UART_TOP_inst|RX_Slave0|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave0|Add0~3 ),
	.combout(\R_UART_TOP_inst|RX_Slave0|Add0~4_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave0|Add0~5 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Add0~4 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_Slave0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector13~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector13~0_combout  = (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & (\R_UART_TOP_inst|RX_Slave0|Add0~4_combout  & \R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave0|Add0~4_combout ),
	.datad(\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector13~0 .lut_mask = 16'h5000;
defparam \R_UART_TOP_inst|RX_Slave0|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N3
dffeas \R_UART_TOP_inst|RX_Slave0|counter[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Add0~6 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Add0~6_combout  = (\R_UART_TOP_inst|RX_Slave0|counter [3] & (!\R_UART_TOP_inst|RX_Slave0|Add0~5 )) # (!\R_UART_TOP_inst|RX_Slave0|counter [3] & ((\R_UART_TOP_inst|RX_Slave0|Add0~5 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave0|Add0~7  = CARRY((!\R_UART_TOP_inst|RX_Slave0|Add0~5 ) # (!\R_UART_TOP_inst|RX_Slave0|counter [3]))

	.dataa(\R_UART_TOP_inst|RX_Slave0|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave0|Add0~5 ),
	.combout(\R_UART_TOP_inst|RX_Slave0|Add0~6_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave0|Add0~7 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Add0~6 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_Slave0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector12~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector12~0_combout  = (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & (\R_UART_TOP_inst|RX_Slave0|Add0~6_combout  & \R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave0|Add0~6_combout ),
	.datad(\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector12~0 .lut_mask = 16'h5000;
defparam \R_UART_TOP_inst|RX_Slave0|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N31
dffeas \R_UART_TOP_inst|RX_Slave0|counter[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Add0~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Add0~8_combout  = (\R_UART_TOP_inst|RX_Slave0|counter [4] & (\R_UART_TOP_inst|RX_Slave0|Add0~7  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave0|counter [4] & (!\R_UART_TOP_inst|RX_Slave0|Add0~7  & VCC))
// \R_UART_TOP_inst|RX_Slave0|Add0~9  = CARRY((\R_UART_TOP_inst|RX_Slave0|counter [4] & !\R_UART_TOP_inst|RX_Slave0|Add0~7 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave0|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave0|Add0~7 ),
	.combout(\R_UART_TOP_inst|RX_Slave0|Add0~8_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave0|Add0~9 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Add0~8 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_Slave0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector11~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector11~0_combout  = (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & (\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & \R_UART_TOP_inst|RX_Slave0|Add0~8_combout ))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datad(\R_UART_TOP_inst|RX_Slave0|Add0~8_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector11~0 .lut_mask = 16'h5000;
defparam \R_UART_TOP_inst|RX_Slave0|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N19
dffeas \R_UART_TOP_inst|RX_Slave0|counter[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Add0~10 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Add0~10_combout  = (\R_UART_TOP_inst|RX_Slave0|counter [5] & (!\R_UART_TOP_inst|RX_Slave0|Add0~9 )) # (!\R_UART_TOP_inst|RX_Slave0|counter [5] & ((\R_UART_TOP_inst|RX_Slave0|Add0~9 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave0|Add0~11  = CARRY((!\R_UART_TOP_inst|RX_Slave0|Add0~9 ) # (!\R_UART_TOP_inst|RX_Slave0|counter [5]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave0|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave0|Add0~9 ),
	.combout(\R_UART_TOP_inst|RX_Slave0|Add0~10_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave0|Add0~11 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Add0~10 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_Slave0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector10~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector10~0_combout  = (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & (\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & \R_UART_TOP_inst|RX_Slave0|Add0~10_combout ))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datad(\R_UART_TOP_inst|RX_Slave0|Add0~10_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector10~0 .lut_mask = 16'h5000;
defparam \R_UART_TOP_inst|RX_Slave0|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N23
dffeas \R_UART_TOP_inst|RX_Slave0|counter[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Add0~12 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Add0~12_combout  = (\R_UART_TOP_inst|RX_Slave0|counter [6] & (\R_UART_TOP_inst|RX_Slave0|Add0~11  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave0|counter [6] & (!\R_UART_TOP_inst|RX_Slave0|Add0~11  & VCC))
// \R_UART_TOP_inst|RX_Slave0|Add0~13  = CARRY((\R_UART_TOP_inst|RX_Slave0|counter [6] & !\R_UART_TOP_inst|RX_Slave0|Add0~11 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave0|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave0|Add0~11 ),
	.combout(\R_UART_TOP_inst|RX_Slave0|Add0~12_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave0|Add0~13 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Add0~12 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_Slave0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector9~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector9~0_combout  = (\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & (\R_UART_TOP_inst|RX_Slave0|Add0~12_combout  & !\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ))

	.dataa(\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave0|Add0~12_combout ),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector9~0 .lut_mask = 16'h00A0;
defparam \R_UART_TOP_inst|RX_Slave0|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N9
dffeas \R_UART_TOP_inst|RX_Slave0|counter[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Add0~14 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Add0~14_combout  = (\R_UART_TOP_inst|RX_Slave0|counter [7] & (!\R_UART_TOP_inst|RX_Slave0|Add0~13 )) # (!\R_UART_TOP_inst|RX_Slave0|counter [7] & ((\R_UART_TOP_inst|RX_Slave0|Add0~13 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave0|Add0~15  = CARRY((!\R_UART_TOP_inst|RX_Slave0|Add0~13 ) # (!\R_UART_TOP_inst|RX_Slave0|counter [7]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave0|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave0|Add0~13 ),
	.combout(\R_UART_TOP_inst|RX_Slave0|Add0~14_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave0|Add0~15 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Add0~14 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_Slave0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector8~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector8~0_combout  = (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & (\R_UART_TOP_inst|RX_Slave0|Add0~14_combout  & \R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datab(\R_UART_TOP_inst|RX_Slave0|Add0~14_combout ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector8~0 .lut_mask = 16'h4400;
defparam \R_UART_TOP_inst|RX_Slave0|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N29
dffeas \R_UART_TOP_inst|RX_Slave0|counter[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Add0~16 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Add0~16_combout  = (\R_UART_TOP_inst|RX_Slave0|counter [8] & (\R_UART_TOP_inst|RX_Slave0|Add0~15  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave0|counter [8] & (!\R_UART_TOP_inst|RX_Slave0|Add0~15  & VCC))
// \R_UART_TOP_inst|RX_Slave0|Add0~17  = CARRY((\R_UART_TOP_inst|RX_Slave0|counter [8] & !\R_UART_TOP_inst|RX_Slave0|Add0~15 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave0|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave0|Add0~15 ),
	.combout(\R_UART_TOP_inst|RX_Slave0|Add0~16_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave0|Add0~17 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Add0~16 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_Slave0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector7~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector7~0_combout  = (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & (\R_UART_TOP_inst|RX_Slave0|Add0~16_combout  & \R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datab(\R_UART_TOP_inst|RX_Slave0|Add0~16_combout ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector7~0 .lut_mask = 16'h4400;
defparam \R_UART_TOP_inst|RX_Slave0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N17
dffeas \R_UART_TOP_inst|RX_Slave0|counter[8] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter[8] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Add0~18 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Add0~18_combout  = (\R_UART_TOP_inst|RX_Slave0|counter [9] & (!\R_UART_TOP_inst|RX_Slave0|Add0~17 )) # (!\R_UART_TOP_inst|RX_Slave0|counter [9] & ((\R_UART_TOP_inst|RX_Slave0|Add0~17 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave0|Add0~19  = CARRY((!\R_UART_TOP_inst|RX_Slave0|Add0~17 ) # (!\R_UART_TOP_inst|RX_Slave0|counter [9]))

	.dataa(\R_UART_TOP_inst|RX_Slave0|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave0|Add0~17 ),
	.combout(\R_UART_TOP_inst|RX_Slave0|Add0~18_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave0|Add0~19 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Add0~18 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_Slave0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector6~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector6~0_combout  = (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & (\R_UART_TOP_inst|RX_Slave0|Add0~18_combout  & \R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datab(\R_UART_TOP_inst|RX_Slave0|Add0~18_combout ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector6~0 .lut_mask = 16'h4400;
defparam \R_UART_TOP_inst|RX_Slave0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N21
dffeas \R_UART_TOP_inst|RX_Slave0|counter[9] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter[9] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Equal0~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Equal0~1_combout  = ((\R_UART_TOP_inst|RX_Slave0|counter [7]) # ((!\R_UART_TOP_inst|RX_Slave0|counter [8]) # (!\R_UART_TOP_inst|RX_Slave0|counter [6]))) # (!\R_UART_TOP_inst|RX_Slave0|counter [9])

	.dataa(\R_UART_TOP_inst|RX_Slave0|counter [9]),
	.datab(\R_UART_TOP_inst|RX_Slave0|counter [7]),
	.datac(\R_UART_TOP_inst|RX_Slave0|counter [6]),
	.datad(\R_UART_TOP_inst|RX_Slave0|counter [8]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Equal0~1 .lut_mask = 16'hDFFF;
defparam \R_UART_TOP_inst|RX_Slave0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Add0~20 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Add0~20_combout  = (\R_UART_TOP_inst|RX_Slave0|counter [10] & (\R_UART_TOP_inst|RX_Slave0|Add0~19  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave0|counter [10] & (!\R_UART_TOP_inst|RX_Slave0|Add0~19  & VCC))
// \R_UART_TOP_inst|RX_Slave0|Add0~21  = CARRY((\R_UART_TOP_inst|RX_Slave0|counter [10] & !\R_UART_TOP_inst|RX_Slave0|Add0~19 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave0|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave0|Add0~19 ),
	.combout(\R_UART_TOP_inst|RX_Slave0|Add0~20_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave0|Add0~21 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Add0~20 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_Slave0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector5~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector5~0_combout  = (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & (\R_UART_TOP_inst|RX_Slave0|Add0~20_combout  & \R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ))

	.dataa(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datab(\R_UART_TOP_inst|RX_Slave0|Add0~20_combout ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector5~0 .lut_mask = 16'h4400;
defparam \R_UART_TOP_inst|RX_Slave0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N1
dffeas \R_UART_TOP_inst|RX_Slave0|counter[10] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter[10] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Add0~22 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Add0~22_combout  = (\R_UART_TOP_inst|RX_Slave0|counter [11] & (!\R_UART_TOP_inst|RX_Slave0|Add0~21 )) # (!\R_UART_TOP_inst|RX_Slave0|counter [11] & ((\R_UART_TOP_inst|RX_Slave0|Add0~21 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave0|Add0~23  = CARRY((!\R_UART_TOP_inst|RX_Slave0|Add0~21 ) # (!\R_UART_TOP_inst|RX_Slave0|counter [11]))

	.dataa(\R_UART_TOP_inst|RX_Slave0|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave0|Add0~21 ),
	.combout(\R_UART_TOP_inst|RX_Slave0|Add0~22_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave0|Add0~23 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Add0~22 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_Slave0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector4~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector4~0_combout  = (\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & (\R_UART_TOP_inst|RX_Slave0|Add0~22_combout  & !\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ))

	.dataa(\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave0|Add0~22_combout ),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector4~0 .lut_mask = 16'h00A0;
defparam \R_UART_TOP_inst|RX_Slave0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N7
dffeas \R_UART_TOP_inst|RX_Slave0|counter[11] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter[11] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Add0~24 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Add0~24_combout  = (\R_UART_TOP_inst|RX_Slave0|counter [12] & (\R_UART_TOP_inst|RX_Slave0|Add0~23  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave0|counter [12] & (!\R_UART_TOP_inst|RX_Slave0|Add0~23  & VCC))
// \R_UART_TOP_inst|RX_Slave0|Add0~25  = CARRY((\R_UART_TOP_inst|RX_Slave0|counter [12] & !\R_UART_TOP_inst|RX_Slave0|Add0~23 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave0|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave0|Add0~23 ),
	.combout(\R_UART_TOP_inst|RX_Slave0|Add0~24_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave0|Add0~25 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Add0~24 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_Slave0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector3~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector3~0_combout  = (\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & \R_UART_TOP_inst|RX_Slave0|Add0~24_combout ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datad(\R_UART_TOP_inst|RX_Slave0|Add0~24_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector3~0 .lut_mask = 16'h0C00;
defparam \R_UART_TOP_inst|RX_Slave0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N3
dffeas \R_UART_TOP_inst|RX_Slave0|counter[12] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter[12] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Add0~26 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Add0~26_combout  = \R_UART_TOP_inst|RX_Slave0|Add0~25  $ (\R_UART_TOP_inst|RX_Slave0|counter [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_Slave0|counter [13]),
	.cin(\R_UART_TOP_inst|RX_Slave0|Add0~25 ),
	.combout(\R_UART_TOP_inst|RX_Slave0|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Add0~26 .lut_mask = 16'h0FF0;
defparam \R_UART_TOP_inst|RX_Slave0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector2~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector2~0_combout  = (\R_UART_TOP_inst|RX_Slave0|Add0~26_combout  & (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & \R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ))

	.dataa(\R_UART_TOP_inst|RX_Slave0|Add0~26_combout ),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datac(\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector2~0 .lut_mask = 16'h2020;
defparam \R_UART_TOP_inst|RX_Slave0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N1
dffeas \R_UART_TOP_inst|RX_Slave0|counter[13] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|counter[13] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Equal0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Equal0~0_combout  = (((\R_UART_TOP_inst|RX_Slave0|counter [13]) # (!\R_UART_TOP_inst|RX_Slave0|counter [11])) # (!\R_UART_TOP_inst|RX_Slave0|counter [10])) # (!\R_UART_TOP_inst|RX_Slave0|counter [12])

	.dataa(\R_UART_TOP_inst|RX_Slave0|counter [12]),
	.datab(\R_UART_TOP_inst|RX_Slave0|counter [10]),
	.datac(\R_UART_TOP_inst|RX_Slave0|counter [13]),
	.datad(\R_UART_TOP_inst|RX_Slave0|counter [11]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Equal0~0 .lut_mask = 16'hF7FF;
defparam \R_UART_TOP_inst|RX_Slave0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Equal0~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Equal0~2_combout  = (\R_UART_TOP_inst|RX_Slave0|counter [5]) # ((\R_UART_TOP_inst|RX_Slave0|counter [4]) # ((\R_UART_TOP_inst|RX_Slave0|counter [3]) # (\R_UART_TOP_inst|RX_Slave0|counter [2])))

	.dataa(\R_UART_TOP_inst|RX_Slave0|counter [5]),
	.datab(\R_UART_TOP_inst|RX_Slave0|counter [4]),
	.datac(\R_UART_TOP_inst|RX_Slave0|counter [3]),
	.datad(\R_UART_TOP_inst|RX_Slave0|counter [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Equal0~2 .lut_mask = 16'hFFFE;
defparam \R_UART_TOP_inst|RX_Slave0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Equal0~3 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Equal0~3_combout  = (\R_UART_TOP_inst|RX_Slave0|counter [0]) # (\R_UART_TOP_inst|RX_Slave0|counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave0|counter [0]),
	.datad(\R_UART_TOP_inst|RX_Slave0|counter [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Equal0~3 .lut_mask = 16'hFFF0;
defparam \R_UART_TOP_inst|RX_Slave0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Equal0~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Equal0~4_combout  = (\R_UART_TOP_inst|RX_Slave0|Equal0~1_combout ) # ((\R_UART_TOP_inst|RX_Slave0|Equal0~0_combout ) # ((\R_UART_TOP_inst|RX_Slave0|Equal0~2_combout ) # (\R_UART_TOP_inst|RX_Slave0|Equal0~3_combout )))

	.dataa(\R_UART_TOP_inst|RX_Slave0|Equal0~1_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave0|Equal0~0_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave0|Equal0~2_combout ),
	.datad(\R_UART_TOP_inst|RX_Slave0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Equal0~4 .lut_mask = 16'hFFFE;
defparam \R_UART_TOP_inst|RX_Slave0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|err_reg~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|err_reg~0_combout  = (\R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q  & (!\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & !\R_UART_TOP_inst|RX_Slave0|Equal0~4_combout ))

	.dataa(\R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_Slave0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|err_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|err_reg~0 .lut_mask = 16'h0022;
defparam \R_UART_TOP_inst|RX_Slave0|err_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector24~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector24~0_combout  = (!\R_UART_TOP_inst|RX_Slave0|err_reg~0_combout  & ((\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ) # ((!\R_UART_TOP_inst|RX_Slave0|err_reg~q  & \R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ))))

	.dataa(\R_UART_TOP_inst|RX_Slave0|err_reg~q ),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datac(\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datad(\R_UART_TOP_inst|RX_Slave0|err_reg~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector24~0 .lut_mask = 16'h00F4;
defparam \R_UART_TOP_inst|RX_Slave0|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N21
dffeas \R_UART_TOP_inst|RX_Slave0|state.S_IDLE (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|state.S_IDLE .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector26~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector26~0_combout  = (\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & ((\R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ))) # (!\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & (\R_UART_TOP_inst|RX_Slave0|err_reg~q ))

	.dataa(\R_UART_TOP_inst|RX_Slave0|err_reg~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ),
	.datad(\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector26~0 .lut_mask = 16'hF0AA;
defparam \R_UART_TOP_inst|RX_Slave0|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector0~0_combout  = (\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & ((\R_UART_TOP_inst|RX_Slave0|fifo_write~q ) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q )))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave0|fifo_write~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector0~0 .lut_mask = 16'hCF00;
defparam \R_UART_TOP_inst|RX_Slave0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector0~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector0~1_combout  = (\R_UART_TOP_inst|RX_Slave0|Selector0~0_combout ) # ((\R_UART_TOP_inst|RX_Slave0|err_reg~q  & (!\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & \R_UART_TOP_inst|RX_Slave0|fifo_write~q )))

	.dataa(\R_UART_TOP_inst|RX_Slave0|err_reg~q ),
	.datab(\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave0|fifo_write~q ),
	.datad(\R_UART_TOP_inst|RX_Slave0|Selector0~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector0~1 .lut_mask = 16'hFF20;
defparam \R_UART_TOP_inst|RX_Slave0|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N25
dffeas \R_UART_TOP_inst|RX_Slave0|fifo_write (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|fifo_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|fifo_write .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|fifo_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (\R_UART_TOP_inst|RX_Slave0|fifo_write~q  & !\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave0|fifo_write~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h00F0;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (((VCC) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N22
fiftyfivenm_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector19~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector19~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & \R_UART_TOP_inst|RX_Slave0|err_reg~q )

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_Slave0|err_reg~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector19~0 .lut_mask = 16'h5500;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N19
dffeas \R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\R_UART_TOP_inst|TX_Master_inst|Selector19~0_combout ),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\R_UART_TOP_inst|TX_Master_inst|Selector17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N27
dffeas \R_UART_TOP_inst|TX_Master_inst|data_pointer[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\R_UART_TOP_inst|RX_Slave2|rdy~q ),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\R_UART_TOP_inst|TX_Master_inst|data_pointer[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|data_pointer[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|data_pointer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector16~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector16~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & !\R_UART_TOP_inst|TX_Master_inst|data_pointer [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector16~0 .lut_mask = 16'h000F;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector16~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector16~1_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q  & (!\R_UART_TOP_inst|TX_Master_inst|Selector16~0_combout )) # (!\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q  & 
// ((\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (!\R_UART_TOP_inst|TX_Master_inst|Selector16~0_combout )) # (!\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & ((\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q )))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|Selector16~0_combout ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector16~1 .lut_mask = 16'h3732;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector16~2 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector16~2_combout  = (\R_UART_TOP_inst|TX_Master_inst|Selector16~0_combout  & ((\R_UART_TOP_inst|TX_Master_inst|Selector26~0_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|Selector16~1_combout  & 
// \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0])))) # (!\R_UART_TOP_inst|TX_Master_inst|Selector16~0_combout  & (\R_UART_TOP_inst|TX_Master_inst|Selector16~1_combout  & (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0])))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|Selector16~0_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|Selector16~1_combout ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector26~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector16~2 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N1
dffeas \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector16~2_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N9
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & (((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 16'hCF5C;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0] & \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout )

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 .lut_mask = 16'h5500;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N3
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0] & (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & !\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 .lut_mask = 16'h0004;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN124 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN124_BDD125  = (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// !\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN124_BDD125 ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN124 .lut_mask = 16'h0001;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ (((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]) # ((GND))))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 16'h5A6F;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout  = \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  $ 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 16'hF00F;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y12_N25
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN126 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN126_BDD127  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0] & 
// !\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8])))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN126_BDD127 ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN126 .lut_mask = 16'h0002;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN122 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN122_BDD123  = (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ) # (!\R_UART_TOP_inst|RX_Slave0|fifo_write~q ))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(\R_UART_TOP_inst|RX_Slave0|fifo_write~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN122_BDD123 ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN122 .lut_mask = 16'h0023;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN124_BDD125  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN126_BDD127  & 
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN122_BDD123 )))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN124_BDD125 ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN126_BDD127 ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN122_BDD123 ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ) # 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ) # ((!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout  & 
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 .lut_mask = 16'hFFBA;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0] & (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  & 
// ((!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .lut_mask = 16'h1500;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N1
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hF000;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]) # (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  $ 
// (((\R_UART_TOP_inst|RX_Slave0|fifo_write~q  & !\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.datab(\R_UART_TOP_inst|RX_Slave0|fifo_write~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12 .lut_mask = 16'hFBAE;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N9
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) # ((GND))))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y12_N11
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ((VCC)))) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (((VCC) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y12_N13
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & (((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # (GND))))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h3C6F;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y12_N15
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ((VCC)))) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (((VCC) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y12_N17
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & (((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) # (GND))))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 16'h3C6F;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y12_N19
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & ((VCC)))) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (((VCC) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 16'hA509;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y12_N21
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N23
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~0_combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & (\R_UART_TOP_inst|RX_Slave0|fifo_write~q  & !\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q )))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datac(\R_UART_TOP_inst|RX_Slave0|fifo_write~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 16'h0080;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~1_combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2_combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~1_combout  & 
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3_combout  = (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ) # ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~0_combout  & \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2_combout 
// ))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 16'h00F8;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N15
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector26~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector26~1_combout  = (\R_UART_TOP_inst|RX_Slave0|Selector26~0_combout  & (\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q  & 
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ))) # (!\R_UART_TOP_inst|RX_Slave0|Selector26~0_combout  & ((\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q )) # 
// (!\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & ((\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q )))))

	.dataa(\R_UART_TOP_inst|RX_Slave0|Selector26~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector26~1 .lut_mask = 16'h5940;
defparam \R_UART_TOP_inst|RX_Slave0|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N29
dffeas \R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector26~1_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector25~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector25~0_combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q  & ((\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q )))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q  & (((\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ))))

	.dataa(\R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ),
	.datab(\R_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector25~0 .lut_mask = 16'hAC0C;
defparam \R_UART_TOP_inst|RX_Slave0|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|Selector25~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|Selector25~1_combout  = (\R_UART_TOP_inst|RX_Slave0|Selector25~0_combout ) # ((!\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & (\R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q  & \R_UART_TOP_inst|RX_Slave0|Equal0~4_combout )))

	.dataa(\R_UART_TOP_inst|RX_Slave0|Selector25~0_combout ),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datac(\R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ),
	.datad(\R_UART_TOP_inst|RX_Slave0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|Selector25~1 .lut_mask = 16'hBAAA;
defparam \R_UART_TOP_inst|RX_Slave0|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N23
dffeas \R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|Selector25~1_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~0_combout  = (\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q  & (\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q  & \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q 
// ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q ),
	.datac(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~0 .lut_mask = 16'hC000;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N29
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|error_flg~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|error_flg~0_combout  = (\R_UART_TOP_inst|RX_Slave0|error_flg~q  & (((!\R_UART_TOP_inst|RX_Slave0|err_reg~0_combout )))) # (!\R_UART_TOP_inst|RX_Slave0|error_flg~q  & (\R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q  & 
// (\R_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~q )))

	.dataa(\R_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ),
	.datab(\R_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~q ),
	.datac(\R_UART_TOP_inst|RX_Slave0|error_flg~q ),
	.datad(\R_UART_TOP_inst|RX_Slave0|err_reg~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|error_flg~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|error_flg~0 .lut_mask = 16'h08F8;
defparam \R_UART_TOP_inst|RX_Slave0|error_flg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N31
dffeas \R_UART_TOP_inst|RX_Slave0|error_flg (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|error_flg~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|error_flg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|error_flg .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|error_flg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|err_reg~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|err_reg~1_combout  = (\R_UART_TOP_inst|RX_Slave0|err_reg~q ) # ((\R_UART_TOP_inst|RX_Slave0|error_flg~q  & \R_UART_TOP_inst|RX_Slave0|err_reg~0_combout ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave0|error_flg~q ),
	.datac(\R_UART_TOP_inst|RX_Slave0|err_reg~q ),
	.datad(\R_UART_TOP_inst|RX_Slave0|err_reg~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|err_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|err_reg~1 .lut_mask = 16'hFCF0;
defparam \R_UART_TOP_inst|RX_Slave0|err_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|err_reg~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|err_reg~2_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]) # (!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.datac(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|err_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|err_reg~2 .lut_mask = 16'hCFCF;
defparam \R_UART_TOP_inst|RX_Slave0|err_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N11
dffeas \R_UART_TOP_inst|RX_Slave0|err_reg (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|err_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\R_UART_TOP_inst|RX_Slave0|err_reg~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|err_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|err_reg .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|err_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector25~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector25~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & ((\R_UART_TOP_inst|RX_Slave0|err_reg~q ) # ((\R_UART_TOP_inst|RX_Slave2|err_reg~q ) # (\R_UART_TOP_inst|RX_Slave1|err_reg~q ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datab(\R_UART_TOP_inst|RX_Slave0|err_reg~q ),
	.datac(\R_UART_TOP_inst|RX_Slave2|err_reg~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|err_reg~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector25~0 .lut_mask = 16'h5554;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N11
dffeas \R_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector17~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector17~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE~q ) # (!\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q )

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector17~0 .lut_mask = 16'hFF55;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N1
dffeas \R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|TX_Master_inst|Selector17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|err_reg~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|err_reg~2_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]) # (!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(gnd),
	.datab(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|err_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|err_reg~2 .lut_mask = 16'hFF33;
defparam \R_UART_TOP_inst|RX_Slave2|err_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N27
dffeas \R_UART_TOP_inst|RX_Slave2|err_reg (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|err_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\R_UART_TOP_inst|RX_Slave2|err_reg~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|err_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|err_reg .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|err_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector24~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector24~0_combout  = (!\R_UART_TOP_inst|RX_Slave2|err_reg~0_combout  & ((\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ) # ((\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & !\R_UART_TOP_inst|RX_Slave2|err_reg~q ))))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datab(\R_UART_TOP_inst|RX_Slave2|err_reg~0_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|err_reg~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector24~0 .lut_mask = 16'h3032;
defparam \R_UART_TOP_inst|RX_Slave2|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N25
dffeas \R_UART_TOP_inst|RX_Slave2|state.S_IDLE (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|state.S_IDLE .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector26~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector26~0_combout  = (\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & (\R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q )) # (!\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & ((\R_UART_TOP_inst|RX_Slave2|err_reg~q )))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ),
	.datac(\R_UART_TOP_inst|RX_Slave2|err_reg~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector26~0 .lut_mask = 16'hCCF0;
defparam \R_UART_TOP_inst|RX_Slave2|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector0~0_combout  = (\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & ((\R_UART_TOP_inst|RX_Slave2|fifo_write~q ) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q )))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave2|fifo_write~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector0~0 .lut_mask = 16'hCF00;
defparam \R_UART_TOP_inst|RX_Slave2|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector0~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector0~1_combout  = (\R_UART_TOP_inst|RX_Slave2|Selector0~0_combout ) # ((\R_UART_TOP_inst|RX_Slave2|err_reg~q  & (\R_UART_TOP_inst|RX_Slave2|fifo_write~q  & !\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q )))

	.dataa(\R_UART_TOP_inst|RX_Slave2|err_reg~q ),
	.datab(\R_UART_TOP_inst|RX_Slave2|Selector0~0_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave2|fifo_write~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector0~1 .lut_mask = 16'hCCEC;
defparam \R_UART_TOP_inst|RX_Slave2|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y9_N3
dffeas \R_UART_TOP_inst|RX_Slave2|fifo_write (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|fifo_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|fifo_write .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|fifo_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q  & \R_UART_TOP_inst|RX_Slave2|fifo_write~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|fifo_write~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h0F00;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N27
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Decoder0~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & !\R_UART_TOP_inst|TX_Master_inst|data_pointer [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Decoder0~0 .lut_mask = 16'h00F0;
defparam \R_UART_TOP_inst|TX_Master_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector14~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector14~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q  & (!\R_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout )) # (!\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q  & 
// ((\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (!\R_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout )) # (!\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & ((\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q )))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector14~0 .lut_mask = 16'h5574;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector14~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector14~1_combout  = (\R_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout  & ((\R_UART_TOP_inst|TX_Master_inst|Selector26~0_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|Selector14~0_combout  & 
// \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2])))) # (!\R_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout  & (\R_UART_TOP_inst|TX_Master_inst|Selector14~0_combout  & (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2])))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|Selector14~0_combout ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector26~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector14~1 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N29
dffeas \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hF000;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 16'hAF3A;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2] & \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout )

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 .lut_mask = 16'h5500;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N1
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2] & (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 .lut_mask = 16'h0100;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (((VCC) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]) # (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  $ 
// (((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q  & \R_UART_TOP_inst|RX_Slave2|fifo_write~q ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(\R_UART_TOP_inst|RX_Slave2|fifo_write~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12 .lut_mask = 16'hEFBA;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N1
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & (((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) # (GND))))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y13_N3
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & VCC)))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (((VCC) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y13_N5
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # ((GND))))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y13_N7
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & VCC)))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (((VCC) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y13_N9
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) # ((GND))))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 16'h5A6F;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y13_N11
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & ((VCC)))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (((VCC) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 16'hA509;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y13_N13
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ (((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & (((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]) # (GND))))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7])) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 16'h3C6F;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y13_N15
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout  = (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .lut_mask = 16'h0100;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout  = (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// !\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .lut_mask = 16'h0001;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout  = \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  $ 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 16'hF00F;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y13_N17
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2] & (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [8] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ) # (!\R_UART_TOP_inst|RX_Slave2|fifo_write~q ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|fifo_write~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .lut_mask = 16'h1011;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout  & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout )))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ) # 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ) # ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & 
// !\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout )))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 .lut_mask = 16'hEEFE;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2] & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  & 
// ((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~0 .lut_mask = 16'h1500;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N31
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2_combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3_combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2_combout )))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~4_combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3_combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & 
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~5_combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ) # (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~4_combout )))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ) # 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~4_combout ))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 16'h7770;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N5
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector26~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector26~1_combout  = (\R_UART_TOP_inst|RX_Slave2|Selector26~0_combout  & (\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & (\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & 
// !\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ))) # (!\R_UART_TOP_inst|RX_Slave2|Selector26~0_combout  & ((\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ))) # (!\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & (\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ))))

	.dataa(\R_UART_TOP_inst|RX_Slave2|Selector26~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector26~1 .lut_mask = 16'h5490;
defparam \R_UART_TOP_inst|RX_Slave2|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N13
dffeas \R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector26~1_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector25~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector25~0_combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q  & (((\R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q  & \R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q )))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ))

	.dataa(\R_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datab(\R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector25~0 .lut_mask = 16'hC0AA;
defparam \R_UART_TOP_inst|RX_Slave2|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector15~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector15~0_combout  = (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & (\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & (!\R_UART_TOP_inst|RX_Slave2|counter [0] & \R_UART_TOP_inst|RX_Slave2|Equal0~4_combout )))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datab(\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave2|counter [0]),
	.datad(\R_UART_TOP_inst|RX_Slave2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector15~0 .lut_mask = 16'h0400;
defparam \R_UART_TOP_inst|RX_Slave2|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|counter~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|counter~0_combout  = (\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & (\R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q )) # (!\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & ((!\R_UART_TOP_inst|RX_Slave2|err_reg~q )))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ),
	.datac(\R_UART_TOP_inst|RX_Slave2|err_reg~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter~0 .lut_mask = 16'hCC0F;
defparam \R_UART_TOP_inst|RX_Slave2|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N21
dffeas \R_UART_TOP_inst|RX_Slave2|counter[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Add0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Add0~1  = CARRY(\R_UART_TOP_inst|RX_Slave2|counter [0])

	.dataa(\R_UART_TOP_inst|RX_Slave2|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\R_UART_TOP_inst|RX_Slave2|Add0~1 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Add0~0 .lut_mask = 16'h55AA;
defparam \R_UART_TOP_inst|RX_Slave2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Add0~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Add0~2_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [1] & (!\R_UART_TOP_inst|RX_Slave2|Add0~1 )) # (!\R_UART_TOP_inst|RX_Slave2|counter [1] & ((\R_UART_TOP_inst|RX_Slave2|Add0~1 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave2|Add0~3  = CARRY((!\R_UART_TOP_inst|RX_Slave2|Add0~1 ) # (!\R_UART_TOP_inst|RX_Slave2|counter [1]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave2|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave2|Add0~1 ),
	.combout(\R_UART_TOP_inst|RX_Slave2|Add0~2_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave2|Add0~3 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Add0~2 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_Slave2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector14~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector14~0_combout  = (\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & \R_UART_TOP_inst|RX_Slave2|Add0~2_combout ))

	.dataa(\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|Add0~2_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector14~0 .lut_mask = 16'h0A00;
defparam \R_UART_TOP_inst|RX_Slave2|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N29
dffeas \R_UART_TOP_inst|RX_Slave2|counter[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Add0~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Add0~4_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [2] & (\R_UART_TOP_inst|RX_Slave2|Add0~3  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave2|counter [2] & (!\R_UART_TOP_inst|RX_Slave2|Add0~3  & VCC))
// \R_UART_TOP_inst|RX_Slave2|Add0~5  = CARRY((\R_UART_TOP_inst|RX_Slave2|counter [2] & !\R_UART_TOP_inst|RX_Slave2|Add0~3 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave2|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave2|Add0~3 ),
	.combout(\R_UART_TOP_inst|RX_Slave2|Add0~4_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave2|Add0~5 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Add0~4 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_Slave2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector13~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector13~0_combout  = (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & (\R_UART_TOP_inst|RX_Slave2|Add0~4_combout  & \R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datab(\R_UART_TOP_inst|RX_Slave2|Add0~4_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector13~0 .lut_mask = 16'h4040;
defparam \R_UART_TOP_inst|RX_Slave2|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N1
dffeas \R_UART_TOP_inst|RX_Slave2|counter[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Add0~6 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Add0~6_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [3] & (!\R_UART_TOP_inst|RX_Slave2|Add0~5 )) # (!\R_UART_TOP_inst|RX_Slave2|counter [3] & ((\R_UART_TOP_inst|RX_Slave2|Add0~5 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave2|Add0~7  = CARRY((!\R_UART_TOP_inst|RX_Slave2|Add0~5 ) # (!\R_UART_TOP_inst|RX_Slave2|counter [3]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave2|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave2|Add0~5 ),
	.combout(\R_UART_TOP_inst|RX_Slave2|Add0~6_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave2|Add0~7 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Add0~6 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_Slave2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector12~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector12~0_combout  = (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & (\R_UART_TOP_inst|RX_Slave2|Add0~6_combout  & \R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datab(\R_UART_TOP_inst|RX_Slave2|Add0~6_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector12~0 .lut_mask = 16'h4040;
defparam \R_UART_TOP_inst|RX_Slave2|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N9
dffeas \R_UART_TOP_inst|RX_Slave2|counter[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Add0~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Add0~8_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [4] & (\R_UART_TOP_inst|RX_Slave2|Add0~7  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave2|counter [4] & (!\R_UART_TOP_inst|RX_Slave2|Add0~7  & VCC))
// \R_UART_TOP_inst|RX_Slave2|Add0~9  = CARRY((\R_UART_TOP_inst|RX_Slave2|counter [4] & !\R_UART_TOP_inst|RX_Slave2|Add0~7 ))

	.dataa(\R_UART_TOP_inst|RX_Slave2|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave2|Add0~7 ),
	.combout(\R_UART_TOP_inst|RX_Slave2|Add0~8_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave2|Add0~9 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Add0~8 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_Slave2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector11~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector11~0_combout  = (\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & \R_UART_TOP_inst|RX_Slave2|Add0~8_combout ))

	.dataa(\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|Add0~8_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector11~0 .lut_mask = 16'h0A00;
defparam \R_UART_TOP_inst|RX_Slave2|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N3
dffeas \R_UART_TOP_inst|RX_Slave2|counter[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Add0~10 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Add0~10_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [5] & (!\R_UART_TOP_inst|RX_Slave2|Add0~9 )) # (!\R_UART_TOP_inst|RX_Slave2|counter [5] & ((\R_UART_TOP_inst|RX_Slave2|Add0~9 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave2|Add0~11  = CARRY((!\R_UART_TOP_inst|RX_Slave2|Add0~9 ) # (!\R_UART_TOP_inst|RX_Slave2|counter [5]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave2|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave2|Add0~9 ),
	.combout(\R_UART_TOP_inst|RX_Slave2|Add0~10_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave2|Add0~11 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Add0~10 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_Slave2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector10~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector10~0_combout  = (\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & \R_UART_TOP_inst|RX_Slave2|Add0~10_combout ))

	.dataa(\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|Add0~10_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector10~0 .lut_mask = 16'h0A00;
defparam \R_UART_TOP_inst|RX_Slave2|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N13
dffeas \R_UART_TOP_inst|RX_Slave2|counter[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Add0~12 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Add0~12_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [6] & (\R_UART_TOP_inst|RX_Slave2|Add0~11  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave2|counter [6] & (!\R_UART_TOP_inst|RX_Slave2|Add0~11  & VCC))
// \R_UART_TOP_inst|RX_Slave2|Add0~13  = CARRY((\R_UART_TOP_inst|RX_Slave2|counter [6] & !\R_UART_TOP_inst|RX_Slave2|Add0~11 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave2|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave2|Add0~11 ),
	.combout(\R_UART_TOP_inst|RX_Slave2|Add0~12_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave2|Add0~13 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Add0~12 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_Slave2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector9~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector9~0_combout  = (\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & \R_UART_TOP_inst|RX_Slave2|Add0~12_combout ))

	.dataa(\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|Add0~12_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector9~0 .lut_mask = 16'h0A00;
defparam \R_UART_TOP_inst|RX_Slave2|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N17
dffeas \R_UART_TOP_inst|RX_Slave2|counter[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Add0~14 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Add0~14_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [7] & (!\R_UART_TOP_inst|RX_Slave2|Add0~13 )) # (!\R_UART_TOP_inst|RX_Slave2|counter [7] & ((\R_UART_TOP_inst|RX_Slave2|Add0~13 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave2|Add0~15  = CARRY((!\R_UART_TOP_inst|RX_Slave2|Add0~13 ) # (!\R_UART_TOP_inst|RX_Slave2|counter [7]))

	.dataa(\R_UART_TOP_inst|RX_Slave2|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave2|Add0~13 ),
	.combout(\R_UART_TOP_inst|RX_Slave2|Add0~14_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave2|Add0~15 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Add0~14 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_Slave2|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector8~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector8~0_combout  = (\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & \R_UART_TOP_inst|RX_Slave2|Add0~14_combout ))

	.dataa(\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|Add0~14_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector8~0 .lut_mask = 16'h0A00;
defparam \R_UART_TOP_inst|RX_Slave2|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N31
dffeas \R_UART_TOP_inst|RX_Slave2|counter[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Add0~16 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Add0~16_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [8] & (\R_UART_TOP_inst|RX_Slave2|Add0~15  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave2|counter [8] & (!\R_UART_TOP_inst|RX_Slave2|Add0~15  & VCC))
// \R_UART_TOP_inst|RX_Slave2|Add0~17  = CARRY((\R_UART_TOP_inst|RX_Slave2|counter [8] & !\R_UART_TOP_inst|RX_Slave2|Add0~15 ))

	.dataa(\R_UART_TOP_inst|RX_Slave2|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave2|Add0~15 ),
	.combout(\R_UART_TOP_inst|RX_Slave2|Add0~16_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave2|Add0~17 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Add0~16 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_Slave2|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector7~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector7~0_combout  = (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & (\R_UART_TOP_inst|RX_Slave2|Add0~16_combout  & \R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave2|Add0~16_combout ),
	.datad(\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector7~0 .lut_mask = 16'h5000;
defparam \R_UART_TOP_inst|RX_Slave2|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N5
dffeas \R_UART_TOP_inst|RX_Slave2|counter[8] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter[8] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Add0~18 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Add0~18_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [9] & (!\R_UART_TOP_inst|RX_Slave2|Add0~17 )) # (!\R_UART_TOP_inst|RX_Slave2|counter [9] & ((\R_UART_TOP_inst|RX_Slave2|Add0~17 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave2|Add0~19  = CARRY((!\R_UART_TOP_inst|RX_Slave2|Add0~17 ) # (!\R_UART_TOP_inst|RX_Slave2|counter [9]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave2|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave2|Add0~17 ),
	.combout(\R_UART_TOP_inst|RX_Slave2|Add0~18_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave2|Add0~19 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Add0~18 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_Slave2|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector6~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector6~0_combout  = (\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & \R_UART_TOP_inst|RX_Slave2|Add0~18_combout ))

	.dataa(\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|Add0~18_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector6~0 .lut_mask = 16'h0A00;
defparam \R_UART_TOP_inst|RX_Slave2|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N19
dffeas \R_UART_TOP_inst|RX_Slave2|counter[9] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter[9] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Add0~20 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Add0~20_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [10] & (\R_UART_TOP_inst|RX_Slave2|Add0~19  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave2|counter [10] & (!\R_UART_TOP_inst|RX_Slave2|Add0~19  & VCC))
// \R_UART_TOP_inst|RX_Slave2|Add0~21  = CARRY((\R_UART_TOP_inst|RX_Slave2|counter [10] & !\R_UART_TOP_inst|RX_Slave2|Add0~19 ))

	.dataa(\R_UART_TOP_inst|RX_Slave2|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave2|Add0~19 ),
	.combout(\R_UART_TOP_inst|RX_Slave2|Add0~20_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave2|Add0~21 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Add0~20 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_Slave2|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector5~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector5~0_combout  = (\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & \R_UART_TOP_inst|RX_Slave2|Add0~20_combout ))

	.dataa(\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|Add0~20_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector5~0 .lut_mask = 16'h0A00;
defparam \R_UART_TOP_inst|RX_Slave2|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N21
dffeas \R_UART_TOP_inst|RX_Slave2|counter[10] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter[10] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Add0~22 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Add0~22_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [11] & (!\R_UART_TOP_inst|RX_Slave2|Add0~21 )) # (!\R_UART_TOP_inst|RX_Slave2|counter [11] & ((\R_UART_TOP_inst|RX_Slave2|Add0~21 ) # (GND)))
// \R_UART_TOP_inst|RX_Slave2|Add0~23  = CARRY((!\R_UART_TOP_inst|RX_Slave2|Add0~21 ) # (!\R_UART_TOP_inst|RX_Slave2|counter [11]))

	.dataa(\R_UART_TOP_inst|RX_Slave2|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave2|Add0~21 ),
	.combout(\R_UART_TOP_inst|RX_Slave2|Add0~22_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave2|Add0~23 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Add0~22 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_Slave2|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector4~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector4~0_combout  = (\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & \R_UART_TOP_inst|RX_Slave2|Add0~22_combout ))

	.dataa(\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|Add0~22_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector4~0 .lut_mask = 16'h0A00;
defparam \R_UART_TOP_inst|RX_Slave2|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N7
dffeas \R_UART_TOP_inst|RX_Slave2|counter[11] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter[11] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Add0~24 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Add0~24_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [12] & (\R_UART_TOP_inst|RX_Slave2|Add0~23  $ (GND))) # (!\R_UART_TOP_inst|RX_Slave2|counter [12] & (!\R_UART_TOP_inst|RX_Slave2|Add0~23  & VCC))
// \R_UART_TOP_inst|RX_Slave2|Add0~25  = CARRY((\R_UART_TOP_inst|RX_Slave2|counter [12] & !\R_UART_TOP_inst|RX_Slave2|Add0~23 ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave2|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_Slave2|Add0~23 ),
	.combout(\R_UART_TOP_inst|RX_Slave2|Add0~24_combout ),
	.cout(\R_UART_TOP_inst|RX_Slave2|Add0~25 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Add0~24 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_Slave2|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector3~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector3~0_combout  = (\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & \R_UART_TOP_inst|RX_Slave2|Add0~24_combout ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|Add0~24_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector3~0 .lut_mask = 16'h0C00;
defparam \R_UART_TOP_inst|RX_Slave2|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N29
dffeas \R_UART_TOP_inst|RX_Slave2|counter[12] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter[12] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Add0~26 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Add0~26_combout  = \R_UART_TOP_inst|RX_Slave2|counter [13] $ (\R_UART_TOP_inst|RX_Slave2|Add0~25 )

	.dataa(\R_UART_TOP_inst|RX_Slave2|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\R_UART_TOP_inst|RX_Slave2|Add0~25 ),
	.combout(\R_UART_TOP_inst|RX_Slave2|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Add0~26 .lut_mask = 16'h5A5A;
defparam \R_UART_TOP_inst|RX_Slave2|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector2~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector2~0_combout  = (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & (\R_UART_TOP_inst|RX_Slave2|Add0~26_combout  & \R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave2|Add0~26_combout ),
	.datad(\R_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector2~0 .lut_mask = 16'h5000;
defparam \R_UART_TOP_inst|RX_Slave2|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N31
dffeas \R_UART_TOP_inst|RX_Slave2|counter[13] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|counter[13] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Equal0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Equal0~0_combout  = ((\R_UART_TOP_inst|RX_Slave2|counter [13]) # ((!\R_UART_TOP_inst|RX_Slave2|counter [12]) # (!\R_UART_TOP_inst|RX_Slave2|counter [10]))) # (!\R_UART_TOP_inst|RX_Slave2|counter [11])

	.dataa(\R_UART_TOP_inst|RX_Slave2|counter [11]),
	.datab(\R_UART_TOP_inst|RX_Slave2|counter [13]),
	.datac(\R_UART_TOP_inst|RX_Slave2|counter [10]),
	.datad(\R_UART_TOP_inst|RX_Slave2|counter [12]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Equal0~0 .lut_mask = 16'hDFFF;
defparam \R_UART_TOP_inst|RX_Slave2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Equal0~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Equal0~2_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [5]) # ((\R_UART_TOP_inst|RX_Slave2|counter [2]) # ((\R_UART_TOP_inst|RX_Slave2|counter [3]) # (\R_UART_TOP_inst|RX_Slave2|counter [4])))

	.dataa(\R_UART_TOP_inst|RX_Slave2|counter [5]),
	.datab(\R_UART_TOP_inst|RX_Slave2|counter [2]),
	.datac(\R_UART_TOP_inst|RX_Slave2|counter [3]),
	.datad(\R_UART_TOP_inst|RX_Slave2|counter [4]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Equal0~2 .lut_mask = 16'hFFFE;
defparam \R_UART_TOP_inst|RX_Slave2|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Equal0~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Equal0~1_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [7]) # (((!\R_UART_TOP_inst|RX_Slave2|counter [9]) # (!\R_UART_TOP_inst|RX_Slave2|counter [8])) # (!\R_UART_TOP_inst|RX_Slave2|counter [6]))

	.dataa(\R_UART_TOP_inst|RX_Slave2|counter [7]),
	.datab(\R_UART_TOP_inst|RX_Slave2|counter [6]),
	.datac(\R_UART_TOP_inst|RX_Slave2|counter [8]),
	.datad(\R_UART_TOP_inst|RX_Slave2|counter [9]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Equal0~1 .lut_mask = 16'hBFFF;
defparam \R_UART_TOP_inst|RX_Slave2|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Equal0~3 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Equal0~3_combout  = (\R_UART_TOP_inst|RX_Slave2|counter [0]) # (\R_UART_TOP_inst|RX_Slave2|counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave2|counter [0]),
	.datad(\R_UART_TOP_inst|RX_Slave2|counter [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Equal0~3 .lut_mask = 16'hFFF0;
defparam \R_UART_TOP_inst|RX_Slave2|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Equal0~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Equal0~4_combout  = (\R_UART_TOP_inst|RX_Slave2|Equal0~0_combout ) # ((\R_UART_TOP_inst|RX_Slave2|Equal0~2_combout ) # ((\R_UART_TOP_inst|RX_Slave2|Equal0~1_combout ) # (\R_UART_TOP_inst|RX_Slave2|Equal0~3_combout )))

	.dataa(\R_UART_TOP_inst|RX_Slave2|Equal0~0_combout ),
	.datab(\R_UART_TOP_inst|RX_Slave2|Equal0~2_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave2|Equal0~1_combout ),
	.datad(\R_UART_TOP_inst|RX_Slave2|Equal0~3_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Equal0~4 .lut_mask = 16'hFFFE;
defparam \R_UART_TOP_inst|RX_Slave2|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|Selector25~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|Selector25~1_combout  = (\R_UART_TOP_inst|RX_Slave2|Selector25~0_combout ) # ((!\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & (\R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q  & \R_UART_TOP_inst|RX_Slave2|Equal0~4_combout )))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datab(\R_UART_TOP_inst|RX_Slave2|Selector25~0_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|Selector25~1 .lut_mask = 16'hDCCC;
defparam \R_UART_TOP_inst|RX_Slave2|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N19
dffeas \R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|Selector25~1_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|err_reg~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|err_reg~0_combout  = (\R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q  & (!\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & !\R_UART_TOP_inst|RX_Slave2|Equal0~4_combout ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|err_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|err_reg~0 .lut_mask = 16'h000C;
defparam \R_UART_TOP_inst|RX_Slave2|err_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|error_flg~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|error_flg~0_combout  = (\R_UART_TOP_inst|RX_Slave2|error_flg~q  & (((!\R_UART_TOP_inst|RX_Slave2|err_reg~0_combout )))) # (!\R_UART_TOP_inst|RX_Slave2|error_flg~q  & (\R_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~q  & 
// ((\R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ))))

	.dataa(\R_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~q ),
	.datab(\R_UART_TOP_inst|RX_Slave2|err_reg~0_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave2|error_flg~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|error_flg~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|error_flg~0 .lut_mask = 16'h3A30;
defparam \R_UART_TOP_inst|RX_Slave2|error_flg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N11
dffeas \R_UART_TOP_inst|RX_Slave2|error_flg (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|error_flg~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|error_flg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|error_flg .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|error_flg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|rdy~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|rdy~0_combout  = (\R_UART_TOP_inst|RX_Slave2|rdy~q ) # ((!\R_UART_TOP_inst|RX_Slave2|error_flg~q  & \R_UART_TOP_inst|RX_Slave2|err_reg~0_combout ))

	.dataa(\R_UART_TOP_inst|RX_Slave2|error_flg~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave2|rdy~q ),
	.datad(\R_UART_TOP_inst|RX_Slave2|err_reg~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|rdy~0 .lut_mask = 16'hF5F0;
defparam \R_UART_TOP_inst|RX_Slave2|rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|WideOr0~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ) # ((\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ) # (!\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|WideOr0~0 .lut_mask = 16'hFCFF;
defparam \R_UART_TOP_inst|TX_Master_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector11~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector11~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (((\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [2]) # (\R_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout )))) # 
// (!\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (!\R_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout  & (\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [2])))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [2]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector11~0 .lut_mask = 16'hDCD0;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N23
dffeas \R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave2|rdy~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave2|rdy~1_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [2]) # (!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave2|rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|rdy~1 .lut_mask = 16'hFF55;
defparam \R_UART_TOP_inst|RX_Slave2|rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y9_N17
dffeas \R_UART_TOP_inst|RX_Slave2|rdy (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave2|rdy~0_combout ),
	.asdata(vcc),
	.clrn(!\R_UART_TOP_inst|RX_Slave2|rdy~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave2|rdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave2|rdy .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave2|rdy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|data_pointer[0]~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|data_pointer[0]~1_combout  = (!\R_UART_TOP_inst|RX_Slave2|rdy~q  & \R_UART_TOP_inst|RX_Slave1|rdy~q )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave2|rdy~q ),
	.datac(\R_UART_TOP_inst|RX_Slave1|rdy~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|data_pointer[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|data_pointer[0]~1 .lut_mask = 16'h3030;
defparam \R_UART_TOP_inst|TX_Master_inst|data_pointer[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N11
dffeas \R_UART_TOP_inst|TX_Master_inst|data_pointer[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|data_pointer[0]~1_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|TX_Master_inst|data_pointer[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|data_pointer[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|data_pointer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (((VCC) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Decoder0~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & \R_UART_TOP_inst|TX_Master_inst|data_pointer [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Decoder0~1 .lut_mask = 16'h0F00;
defparam \R_UART_TOP_inst|TX_Master_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector15~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector15~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q  & (((!\R_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout )))) # (!\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q  & 
// ((\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & ((!\R_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout ))) # (!\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector15~0 .lut_mask = 16'h04FE;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector15~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector15~1_combout  = (\R_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout  & ((\R_UART_TOP_inst|TX_Master_inst|Selector26~0_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|Selector15~0_combout  & 
// \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1])))) # (!\R_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout  & (\R_UART_TOP_inst|TX_Master_inst|Selector15~0_combout  & (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1])))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|Selector15~0_combout ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector26~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector15~1 .lut_mask = 16'hEAC0;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N19
dffeas \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N5
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # ((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout )))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 16'hA3FA;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1] & \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 .lut_mask = 16'h0F00;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N11
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout  = (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1] & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & !\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout )))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 .lut_mask = 16'h0010;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & (((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) # (GND))))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & VCC)))) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (((VCC) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N13
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN128 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN128_BDD129  = (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ) # (!\R_UART_TOP_inst|RX_Slave1|fifo_write~q ))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(\R_UART_TOP_inst|RX_Slave1|fifo_write~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN128_BDD129 ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN128 .lut_mask = 16'h0405;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & (((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # (GND))))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h3C6F;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N15
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & VCC)))) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (((VCC) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N17
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & (((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) # (GND))))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 16'h3C6F;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N19
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & VCC)))) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (((VCC) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 16'hC309;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ (((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & (((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]) # (GND))))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7])) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 16'h3C6F;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N23
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout  = \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  $ 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 16'hF00F;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N25
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN132 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN132_BDD133  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1] & 
// !\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8])))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN132_BDD133 ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN132 .lut_mask = 16'h0002;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN130 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN130_BDD131  = (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// !\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN130_BDD131 ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN130 .lut_mask = 16'h0001;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN128_BDD129  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN132_BDD133  & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN130_BDD131  & 
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout )))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN128_BDD129 ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN132_BDD133 ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN130_BDD131 ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ) # 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ) # ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & 
// !\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout )))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 .lut_mask = 16'hEEFE;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1] & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  & 
// ((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~0 .lut_mask = 16'h1500;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N29
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hF000;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]) # (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  $ 
// (((\R_UART_TOP_inst|RX_Slave1|fifo_write~q  & !\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ))))

	.dataa(\R_UART_TOP_inst|RX_Slave1|fifo_write~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12 .lut_mask = 16'hFDCE;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N9
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N11
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~1_combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2_combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~1_combout )))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~0_combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & (\R_UART_TOP_inst|RX_Slave1|fifo_write~q  & !\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q )))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(\R_UART_TOP_inst|RX_Slave1|fifo_write~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 16'h0080;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3_combout  = (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ) # ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2_combout  & \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~0_combout 
// ))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 16'h00F8;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N1
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector0~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector0~0_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & ((\R_UART_TOP_inst|RX_Slave1|fifo_write~q ) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q )))

	.dataa(\R_UART_TOP_inst|RX_Slave1|fifo_write~q ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector0~0 .lut_mask = 16'hB0B0;
defparam \R_UART_TOP_inst|RX_Slave1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector0~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector0~1_combout  = (\R_UART_TOP_inst|RX_Slave1|Selector0~0_combout ) # ((\R_UART_TOP_inst|RX_Slave1|err_reg~q  & (!\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & \R_UART_TOP_inst|RX_Slave1|fifo_write~q )))

	.dataa(\R_UART_TOP_inst|RX_Slave1|err_reg~q ),
	.datab(\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave1|fifo_write~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|Selector0~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector0~1 .lut_mask = 16'hFF20;
defparam \R_UART_TOP_inst|RX_Slave1|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N23
dffeas \R_UART_TOP_inst|RX_Slave1|fifo_write (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|fifo_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|fifo_write .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|fifo_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (\R_UART_TOP_inst|RX_Slave1|fifo_write~q  & !\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave1|fifo_write~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h00F0;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N21
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector4~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector4~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector4~1 .lut_mask = 16'h00CA;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector4~2 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector4~2_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\R_UART_TOP_inst|TX_Master_inst|Selector4~1_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector4~2 .lut_mask = 16'hAA80;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector2~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector2~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (!\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & \R_UART_TOP_inst|TX_Master_inst|tx_cnt 
// [8])))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [8]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector2~0 .lut_mask = 16'h1000;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector3~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector3~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & (\R_UART_TOP_inst|TX_Master_inst|tx_cnt [7] & (!\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & 
// !\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [7]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector3~0 .lut_mask = 16'h0008;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector3~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector3~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7])) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector3~1 .lut_mask = 16'h00D8;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector3~2 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector3~2_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\R_UART_TOP_inst|TX_Master_inst|Selector3~1_combout ) # 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & \R_UART_TOP_inst|TX_Master_inst|data_pointer [0]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|Selector3~1_combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector3~2 .lut_mask = 16'hEA00;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector5~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector5~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (\R_UART_TOP_inst|TX_Master_inst|tx_cnt [5] & (\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & 
// !\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [5]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector5~0 .lut_mask = 16'h0040;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector6~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector6~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & (\R_UART_TOP_inst|TX_Master_inst|tx_cnt [4] & (!\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & 
// !\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [4]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector6~0 .lut_mask = 16'h0008;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector6~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector6~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector6~1 .lut_mask = 16'h3202;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector6~2 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector6~2_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\R_UART_TOP_inst|TX_Master_inst|Selector6~1_combout ) # 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & \R_UART_TOP_inst|TX_Master_inst|data_pointer [0]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector6~1_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector6~2 .lut_mask = 16'hAA80;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector7~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector7~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & (\R_UART_TOP_inst|TX_Master_inst|tx_cnt [3] & (!\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & 
// !\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [3]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector7~0 .lut_mask = 16'h0008;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector8~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector8~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|tx_cnt [2] & (\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & (!\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & 
// !\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [2]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector8~0 .lut_mask = 16'h0008;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector8~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector8~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector8~1 .lut_mask = 16'h00E4;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector8~2 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector8~2_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\R_UART_TOP_inst|TX_Master_inst|Selector8~1_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|Selector8~1_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector8~2 .lut_mask = 16'hC888;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector9~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector9~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & (!\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & \R_UART_TOP_inst|TX_Master_inst|tx_cnt 
// [1])))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector9~0 .lut_mask = 16'h0400;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector9~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector9~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector9~1 .lut_mask = 16'h00E4;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector9~2 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector9~2_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\R_UART_TOP_inst|TX_Master_inst|Selector9~1_combout ) # 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & \R_UART_TOP_inst|TX_Master_inst|data_pointer [0]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector9~1_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector9~2 .lut_mask = 16'hCC80;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector10~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector10~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (\R_UART_TOP_inst|TX_Master_inst|tx_cnt [0] & (\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & 
// !\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [0]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector10~0 .lut_mask = 16'h0040;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Add3~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Add3~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|tx_cnt [0] & (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  $ (VCC))) # (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [0] & 
// (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & VCC))
// \R_UART_TOP_inst|TX_Master_inst|Add3~1  = CARRY((\R_UART_TOP_inst|TX_Master_inst|tx_cnt [0] & \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [0]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Add3~0_combout ),
	.cout(\R_UART_TOP_inst|TX_Master_inst|Add3~1 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Add3~0 .lut_mask = 16'h6688;
defparam \R_UART_TOP_inst|TX_Master_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector10~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector10~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector10~1 .lut_mask = 16'h5404;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector10~2 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector10~2_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\R_UART_TOP_inst|TX_Master_inst|Selector10~1_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|Selector10~1_combout ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector10~2 .lut_mask = 16'hF800;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector10~3 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector10~3_combout  = (\R_UART_TOP_inst|TX_Master_inst|Selector10~0_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|Selector10~2_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & 
// \R_UART_TOP_inst|TX_Master_inst|Add3~0_combout )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|Selector10~0_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|Add3~0_combout ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector10~2_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector10~3 .lut_mask = 16'hFFEA;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N21
dffeas \R_UART_TOP_inst|TX_Master_inst|tx_cnt[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector10~3_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Add3~2 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Add3~2_combout  = (\R_UART_TOP_inst|TX_Master_inst|tx_cnt [1] & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & (\R_UART_TOP_inst|TX_Master_inst|Add3~1  & VCC)) # 
// (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & (!\R_UART_TOP_inst|TX_Master_inst|Add3~1 )))) # (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [1] & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & (!\R_UART_TOP_inst|TX_Master_inst|Add3~1 
// )) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & ((\R_UART_TOP_inst|TX_Master_inst|Add3~1 ) # (GND)))))
// \R_UART_TOP_inst|TX_Master_inst|Add3~3  = CARRY((\R_UART_TOP_inst|TX_Master_inst|tx_cnt [1] & (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & !\R_UART_TOP_inst|TX_Master_inst|Add3~1 )) # (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [1] & 
// ((!\R_UART_TOP_inst|TX_Master_inst|Add3~1 ) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [1]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|TX_Master_inst|Add3~1 ),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Add3~2_combout ),
	.cout(\R_UART_TOP_inst|TX_Master_inst|Add3~3 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Add3~2 .lut_mask = 16'h9617;
defparam \R_UART_TOP_inst|TX_Master_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector9~3 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector9~3_combout  = (\R_UART_TOP_inst|TX_Master_inst|Selector9~0_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|Selector9~2_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & 
// \R_UART_TOP_inst|TX_Master_inst|Add3~2_combout )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|Selector9~0_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|Selector9~2_combout ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Add3~2_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector9~3 .lut_mask = 16'hFEFA;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N17
dffeas \R_UART_TOP_inst|TX_Master_inst|tx_cnt[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector9~3_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Add3~4 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Add3~4_combout  = ((\R_UART_TOP_inst|TX_Master_inst|tx_cnt [2] $ (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  $ (!\R_UART_TOP_inst|TX_Master_inst|Add3~3 )))) # (GND)
// \R_UART_TOP_inst|TX_Master_inst|Add3~5  = CARRY((\R_UART_TOP_inst|TX_Master_inst|tx_cnt [2] & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ) # (!\R_UART_TOP_inst|TX_Master_inst|Add3~3 ))) # (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [2] & 
// (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & !\R_UART_TOP_inst|TX_Master_inst|Add3~3 )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [2]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|TX_Master_inst|Add3~3 ),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Add3~4_combout ),
	.cout(\R_UART_TOP_inst|TX_Master_inst|Add3~5 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Add3~4 .lut_mask = 16'h698E;
defparam \R_UART_TOP_inst|TX_Master_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector8~3 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector8~3_combout  = (\R_UART_TOP_inst|TX_Master_inst|Selector8~0_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|Selector8~2_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & 
// \R_UART_TOP_inst|TX_Master_inst|Add3~4_combout )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|Selector8~0_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|Selector8~2_combout ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Add3~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector8~3 .lut_mask = 16'hFEFA;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N15
dffeas \R_UART_TOP_inst|TX_Master_inst|tx_cnt[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector8~3_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Add3~6 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Add3~6_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & ((\R_UART_TOP_inst|TX_Master_inst|tx_cnt [3] & (\R_UART_TOP_inst|TX_Master_inst|Add3~5  & VCC)) # (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [3] & 
// (!\R_UART_TOP_inst|TX_Master_inst|Add3~5 )))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & ((\R_UART_TOP_inst|TX_Master_inst|tx_cnt [3] & (!\R_UART_TOP_inst|TX_Master_inst|Add3~5 )) # (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [3] & 
// ((\R_UART_TOP_inst|TX_Master_inst|Add3~5 ) # (GND)))))
// \R_UART_TOP_inst|TX_Master_inst|Add3~7  = CARRY((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [3] & !\R_UART_TOP_inst|TX_Master_inst|Add3~5 )) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  
// & ((!\R_UART_TOP_inst|TX_Master_inst|Add3~5 ) # (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [3]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|TX_Master_inst|Add3~5 ),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Add3~6_combout ),
	.cout(\R_UART_TOP_inst|TX_Master_inst|Add3~7 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Add3~6 .lut_mask = 16'h9617;
defparam \R_UART_TOP_inst|TX_Master_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector7~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector7~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector7~1 .lut_mask = 16'h4540;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector7~2 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector7~2_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\R_UART_TOP_inst|TX_Master_inst|Selector7~1_combout ) # 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & \R_UART_TOP_inst|TX_Master_inst|data_pointer [0]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector7~1_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector7~2 .lut_mask = 16'hAA80;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector7~3 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector7~3_combout  = (\R_UART_TOP_inst|TX_Master_inst|Selector7~0_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|Selector7~2_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & 
// \R_UART_TOP_inst|TX_Master_inst|Add3~6_combout )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|Selector7~0_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|Add3~6_combout ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector7~2_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector7~3 .lut_mask = 16'hFFEA;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N25
dffeas \R_UART_TOP_inst|TX_Master_inst|tx_cnt[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector7~3_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Add3~8 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Add3~8_combout  = ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  $ (\R_UART_TOP_inst|TX_Master_inst|tx_cnt [4] $ (!\R_UART_TOP_inst|TX_Master_inst|Add3~7 )))) # (GND)
// \R_UART_TOP_inst|TX_Master_inst|Add3~9  = CARRY((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & ((\R_UART_TOP_inst|TX_Master_inst|tx_cnt [4]) # (!\R_UART_TOP_inst|TX_Master_inst|Add3~7 ))) # 
// (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & (\R_UART_TOP_inst|TX_Master_inst|tx_cnt [4] & !\R_UART_TOP_inst|TX_Master_inst|Add3~7 )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|TX_Master_inst|Add3~7 ),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Add3~8_combout ),
	.cout(\R_UART_TOP_inst|TX_Master_inst|Add3~9 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Add3~8 .lut_mask = 16'h698E;
defparam \R_UART_TOP_inst|TX_Master_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector6~3 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector6~3_combout  = (\R_UART_TOP_inst|TX_Master_inst|Selector6~0_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|Selector6~2_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & 
// \R_UART_TOP_inst|TX_Master_inst|Add3~8_combout )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|Selector6~0_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|Selector6~2_combout ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Add3~8_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector6~3 .lut_mask = 16'hFEEE;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N15
dffeas \R_UART_TOP_inst|TX_Master_inst|tx_cnt[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector6~3_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Add3~10 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Add3~10_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & ((\R_UART_TOP_inst|TX_Master_inst|tx_cnt [5] & (\R_UART_TOP_inst|TX_Master_inst|Add3~9  & VCC)) # (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [5] & 
// (!\R_UART_TOP_inst|TX_Master_inst|Add3~9 )))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & ((\R_UART_TOP_inst|TX_Master_inst|tx_cnt [5] & (!\R_UART_TOP_inst|TX_Master_inst|Add3~9 )) # (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [5] & 
// ((\R_UART_TOP_inst|TX_Master_inst|Add3~9 ) # (GND)))))
// \R_UART_TOP_inst|TX_Master_inst|Add3~11  = CARRY((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [5] & !\R_UART_TOP_inst|TX_Master_inst|Add3~9 )) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  
// & ((!\R_UART_TOP_inst|TX_Master_inst|Add3~9 ) # (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [5]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|TX_Master_inst|Add3~9 ),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Add3~10_combout ),
	.cout(\R_UART_TOP_inst|TX_Master_inst|Add3~11 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Add3~10 .lut_mask = 16'h9617;
defparam \R_UART_TOP_inst|TX_Master_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector5~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector5~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector5~1 .lut_mask = 16'h0C0A;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector5~2 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector5~2_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\R_UART_TOP_inst|TX_Master_inst|Selector5~1_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|Selector5~1_combout ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector5~2 .lut_mask = 16'hEC00;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector5~3 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector5~3_combout  = (\R_UART_TOP_inst|TX_Master_inst|Selector5~0_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|Selector5~2_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & 
// \R_UART_TOP_inst|TX_Master_inst|Add3~10_combout )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|Selector5~0_combout ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|Add3~10_combout ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector5~2_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector5~3 .lut_mask = 16'hFFEC;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N21
dffeas \R_UART_TOP_inst|TX_Master_inst|tx_cnt[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector5~3_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Add3~12 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Add3~12_combout  = ((\R_UART_TOP_inst|TX_Master_inst|tx_cnt [6] $ (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  $ (!\R_UART_TOP_inst|TX_Master_inst|Add3~11 )))) # (GND)
// \R_UART_TOP_inst|TX_Master_inst|Add3~13  = CARRY((\R_UART_TOP_inst|TX_Master_inst|tx_cnt [6] & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ) # (!\R_UART_TOP_inst|TX_Master_inst|Add3~11 ))) # (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [6] & 
// (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & !\R_UART_TOP_inst|TX_Master_inst|Add3~11 )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [6]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|TX_Master_inst|Add3~11 ),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Add3~12_combout ),
	.cout(\R_UART_TOP_inst|TX_Master_inst|Add3~13 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Add3~12 .lut_mask = 16'h698E;
defparam \R_UART_TOP_inst|TX_Master_inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Add3~14 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Add3~14_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & ((\R_UART_TOP_inst|TX_Master_inst|tx_cnt [7] & (\R_UART_TOP_inst|TX_Master_inst|Add3~13  & VCC)) # (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [7] & 
// (!\R_UART_TOP_inst|TX_Master_inst|Add3~13 )))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & ((\R_UART_TOP_inst|TX_Master_inst|tx_cnt [7] & (!\R_UART_TOP_inst|TX_Master_inst|Add3~13 )) # (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [7] & 
// ((\R_UART_TOP_inst|TX_Master_inst|Add3~13 ) # (GND)))))
// \R_UART_TOP_inst|TX_Master_inst|Add3~15  = CARRY((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [7] & !\R_UART_TOP_inst|TX_Master_inst|Add3~13 )) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout 
//  & ((!\R_UART_TOP_inst|TX_Master_inst|Add3~13 ) # (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [7]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|TX_Master_inst|Add3~13 ),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Add3~14_combout ),
	.cout(\R_UART_TOP_inst|TX_Master_inst|Add3~15 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Add3~14 .lut_mask = 16'h9617;
defparam \R_UART_TOP_inst|TX_Master_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector3~3 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector3~3_combout  = (\R_UART_TOP_inst|TX_Master_inst|Selector3~0_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|Selector3~2_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & 
// \R_UART_TOP_inst|TX_Master_inst|Add3~14_combout )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|Selector3~0_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|Selector3~2_combout ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Add3~14_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector3~3 .lut_mask = 16'hFEFA;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N19
dffeas \R_UART_TOP_inst|TX_Master_inst|tx_cnt[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector3~3_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Add3~16 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Add3~16_combout  = ((\R_UART_TOP_inst|TX_Master_inst|tx_cnt [8] $ (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  $ (!\R_UART_TOP_inst|TX_Master_inst|Add3~15 )))) # (GND)
// \R_UART_TOP_inst|TX_Master_inst|Add3~17  = CARRY((\R_UART_TOP_inst|TX_Master_inst|tx_cnt [8] & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ) # (!\R_UART_TOP_inst|TX_Master_inst|Add3~15 ))) # (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [8] & 
// (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & !\R_UART_TOP_inst|TX_Master_inst|Add3~15 )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [8]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|TX_Master_inst|Add3~15 ),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Add3~16_combout ),
	.cout(\R_UART_TOP_inst|TX_Master_inst|Add3~17 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Add3~16 .lut_mask = 16'h698E;
defparam \R_UART_TOP_inst|TX_Master_inst|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector2~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector2~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]))) # (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector2~1 .lut_mask = 16'h0E04;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector2~2 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector2~2_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\R_UART_TOP_inst|TX_Master_inst|Selector2~1_combout ) # 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & \R_UART_TOP_inst|TX_Master_inst|data_pointer [0]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector2~1_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector2~2 .lut_mask = 16'hAA80;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector2~3 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector2~3_combout  = (\R_UART_TOP_inst|TX_Master_inst|Selector2~0_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|Selector2~2_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & 
// \R_UART_TOP_inst|TX_Master_inst|Add3~16_combout )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|Selector2~0_combout ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|Add3~16_combout ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector2~2_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector2~3 .lut_mask = 16'hFFEC;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N5
dffeas \R_UART_TOP_inst|TX_Master_inst|tx_cnt[8] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[8] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Add3~18 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Add3~18_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & ((\R_UART_TOP_inst|TX_Master_inst|tx_cnt [9] & (\R_UART_TOP_inst|TX_Master_inst|Add3~17  & VCC)) # (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [9] & 
// (!\R_UART_TOP_inst|TX_Master_inst|Add3~17 )))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & ((\R_UART_TOP_inst|TX_Master_inst|tx_cnt [9] & (!\R_UART_TOP_inst|TX_Master_inst|Add3~17 )) # (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [9] & 
// ((\R_UART_TOP_inst|TX_Master_inst|Add3~17 ) # (GND)))))
// \R_UART_TOP_inst|TX_Master_inst|Add3~19  = CARRY((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [9] & !\R_UART_TOP_inst|TX_Master_inst|Add3~17 )) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout 
//  & ((!\R_UART_TOP_inst|TX_Master_inst|Add3~17 ) # (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [9]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|TX_Master_inst|Add3~17 ),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Add3~18_combout ),
	.cout(\R_UART_TOP_inst|TX_Master_inst|Add3~19 ));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Add3~18 .lut_mask = 16'h9617;
defparam \R_UART_TOP_inst|TX_Master_inst|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector1~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector1~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & ((\R_UART_TOP_inst|TX_Master_inst|Add3~18_combout ) # ((!\R_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout  & 
// \R_UART_TOP_inst|TX_Master_inst|tx_cnt [9])))) # (!\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (!\R_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout  & (\R_UART_TOP_inst|TX_Master_inst|tx_cnt [9])))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [9]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Add3~18_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector1~0 .lut_mask = 16'hBA30;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N9
dffeas \R_UART_TOP_inst|TX_Master_inst|tx_cnt[9] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[9] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Add3~20 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Add3~20_combout  = \R_UART_TOP_inst|TX_Master_inst|tx_cnt [10] $ (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  $ (!\R_UART_TOP_inst|TX_Master_inst|Add3~19 ))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [10]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\R_UART_TOP_inst|TX_Master_inst|Add3~19 ),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Add3~20 .lut_mask = 16'h6969;
defparam \R_UART_TOP_inst|TX_Master_inst|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector0~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector0~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & ((\R_UART_TOP_inst|TX_Master_inst|Add3~20_combout ) # ((!\R_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout  & 
// \R_UART_TOP_inst|TX_Master_inst|tx_cnt [10])))) # (!\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (!\R_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout  & (\R_UART_TOP_inst|TX_Master_inst|tx_cnt [10])))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [10]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Add3~20_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector0~0 .lut_mask = 16'hBA30;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N27
dffeas \R_UART_TOP_inst|TX_Master_inst|tx_cnt[10] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[10] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Equal1~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Equal1~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [10] & (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [9] & (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [8] & !\R_UART_TOP_inst|TX_Master_inst|tx_cnt [7])))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [10]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [9]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [8]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [7]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Equal1~0 .lut_mask = 16'h0001;
defparam \R_UART_TOP_inst|TX_Master_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Equal1~2 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Equal1~2_combout  = (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [0] & (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [2] & !\R_UART_TOP_inst|TX_Master_inst|tx_cnt [1]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [0]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [2]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Equal1~2 .lut_mask = 16'h0003;
defparam \R_UART_TOP_inst|TX_Master_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout  & (((!\R_UART_TOP_inst|TX_Master_inst|Equal1~2_combout ) # (!\R_UART_TOP_inst|TX_Master_inst|Equal1~0_combout )) # 
// (!\R_UART_TOP_inst|TX_Master_inst|Equal1~1_combout )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|Equal1~1_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|Equal1~0_combout ),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Equal1~2_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0 .lut_mask = 16'h70F0;
defparam \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector4~3 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector4~3_combout  = (\R_UART_TOP_inst|TX_Master_inst|Selector4~0_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|Selector4~2_combout ) # ((\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & 
// \R_UART_TOP_inst|TX_Master_inst|Add3~12_combout )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|Selector4~0_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|Selector4~2_combout ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Add3~12_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector4~3 .lut_mask = 16'hFEEE;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N21
dffeas \R_UART_TOP_inst|TX_Master_inst|tx_cnt[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector4~3_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|tx_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Equal1~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Equal1~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [6] & (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [5] & (!\R_UART_TOP_inst|TX_Master_inst|tx_cnt [4] & !\R_UART_TOP_inst|TX_Master_inst|tx_cnt [3])))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [6]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [5]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [4]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|tx_cnt [3]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Equal1~1 .lut_mask = 16'h0001;
defparam \R_UART_TOP_inst|TX_Master_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Equal1~3 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Equal1~3_combout  = (\R_UART_TOP_inst|TX_Master_inst|Equal1~1_combout  & (\R_UART_TOP_inst|TX_Master_inst|Equal1~2_combout  & \R_UART_TOP_inst|TX_Master_inst|Equal1~0_combout ))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|Equal1~1_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|Equal1~2_combout ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Equal1~3 .lut_mask = 16'h8800;
defparam \R_UART_TOP_inst|TX_Master_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|rdy~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|rdy~0_combout  = (\R_UART_TOP_inst|RX_Slave0|rdy~q ) # ((!\R_UART_TOP_inst|RX_Slave0|error_flg~q  & \R_UART_TOP_inst|RX_Slave0|err_reg~0_combout ))

	.dataa(\R_UART_TOP_inst|RX_Slave0|error_flg~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave0|rdy~q ),
	.datad(\R_UART_TOP_inst|RX_Slave0|err_reg~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|rdy~0 .lut_mask = 16'hF5F0;
defparam \R_UART_TOP_inst|RX_Slave0|rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector13~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector13~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (((\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [0]) # (\R_UART_TOP_inst|TX_Master_inst|Selector16~0_combout )))) # 
// (!\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (!\R_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout  & (\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [0])))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [0]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector16~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector13~0 .lut_mask = 16'hDCD0;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N1
dffeas \R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave0|rdy~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave0|rdy~1_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [0]) # (!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave0|rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|rdy~1 .lut_mask = 16'hFF0F;
defparam \R_UART_TOP_inst|RX_Slave0|rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N31
dffeas \R_UART_TOP_inst|RX_Slave0|rdy (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave0|rdy~0_combout ),
	.asdata(vcc),
	.clrn(!\R_UART_TOP_inst|RX_Slave0|rdy~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave0|rdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave0|rdy .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave0|rdy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|state~18 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|state~18_combout  = (!\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & (!\R_UART_TOP_inst|RX_Slave0|err_reg~q  & (!\R_UART_TOP_inst|RX_Slave2|err_reg~q  & !\R_UART_TOP_inst|RX_Slave1|err_reg~q )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datab(\R_UART_TOP_inst|RX_Slave0|err_reg~q ),
	.datac(\R_UART_TOP_inst|RX_Slave2|err_reg~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|err_reg~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|state~18_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|state~18 .lut_mask = 16'h0001;
defparam \R_UART_TOP_inst|TX_Master_inst|state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|state~19 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|state~19_combout  = (!\R_UART_TOP_inst|RX_Slave1|rdy~q  & (!\R_UART_TOP_inst|RX_Slave0|rdy~q  & (!\R_UART_TOP_inst|RX_Slave2|rdy~q  & \R_UART_TOP_inst|TX_Master_inst|state~18_combout )))

	.dataa(\R_UART_TOP_inst|RX_Slave1|rdy~q ),
	.datab(\R_UART_TOP_inst|RX_Slave0|rdy~q ),
	.datac(\R_UART_TOP_inst|RX_Slave2|rdy~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|state~18_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|state~19_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|state~19 .lut_mask = 16'h0100;
defparam \R_UART_TOP_inst|TX_Master_inst|state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector23~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector23~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|state~19_combout  & (!\R_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE~q  & ((!\R_UART_TOP_inst|TX_Master_inst|Equal1~3_combout ) # 
// (!\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|Equal1~3_combout ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state~19_combout ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector23~0 .lut_mask = 16'h0007;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N7
dffeas \R_UART_TOP_inst|TX_Master_inst|state.S_IDLE (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_IDLE .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector18~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector18~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & \R_UART_TOP_inst|RX_Slave1|err_reg~q )

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_Slave1|err_reg~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector18~0 .lut_mask = 16'h5500;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N1
dffeas \R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|TX_Master_inst|Selector17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|err_reg~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|err_reg~2_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]) # (!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datac(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|err_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|err_reg~2 .lut_mask = 16'hCFCF;
defparam \R_UART_TOP_inst|RX_Slave1|err_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N9
dffeas \R_UART_TOP_inst|RX_Slave1|err_reg (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|err_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\R_UART_TOP_inst|RX_Slave1|err_reg~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|err_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|err_reg .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|err_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector24~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector24~0_combout  = (!\R_UART_TOP_inst|RX_Slave1|err_reg~0_combout  & ((\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ) # ((\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & !\R_UART_TOP_inst|RX_Slave1|err_reg~q ))))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datab(\R_UART_TOP_inst|RX_Slave1|err_reg~q ),
	.datac(\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|err_reg~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector24~0 .lut_mask = 16'h00F2;
defparam \R_UART_TOP_inst|RX_Slave1|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N19
dffeas \R_UART_TOP_inst|RX_Slave1|state.S_IDLE (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|state.S_IDLE .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector26~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector26~0_combout  = (\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & ((\R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ))) # (!\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (\R_UART_TOP_inst|RX_Slave1|err_reg~q ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datac(\R_UART_TOP_inst|RX_Slave1|err_reg~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector26~0 .lut_mask = 16'hFC30;
defparam \R_UART_TOP_inst|RX_Slave1|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector26~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector26~1_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & (\R_UART_TOP_inst|RX_Slave1|Selector26~0_combout  $ (((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ) # 
// (!\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ))))) # (!\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & (\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q  & 
// !\R_UART_TOP_inst|RX_Slave1|Selector26~0_combout )))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datab(\R_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|Selector26~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector26~1 .lut_mask = 16'h08E2;
defparam \R_UART_TOP_inst|RX_Slave1|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N5
dffeas \R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector26~1_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector25~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector25~0_combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & ((\R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q )))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q  & (((\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ))))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datab(\R_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector25~0 .lut_mask = 16'hAC0C;
defparam \R_UART_TOP_inst|RX_Slave1|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|Selector25~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|Selector25~1_combout  = (\R_UART_TOP_inst|RX_Slave1|Selector25~0_combout ) # ((!\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & (\R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q  & \R_UART_TOP_inst|RX_Slave1|Equal0~4_combout )))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datab(\R_UART_TOP_inst|RX_Slave1|Selector25~0_combout ),
	.datac(\R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|Selector25~1 .lut_mask = 16'hDCCC;
defparam \R_UART_TOP_inst|RX_Slave1|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N13
dffeas \R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|Selector25~1_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~0_combout  = (\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q  & \R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q 
// ))

	.dataa(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~0 .lut_mask = 16'hA000;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N23
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|error_flg~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|error_flg~0_combout  = (\R_UART_TOP_inst|RX_Slave1|error_flg~q  & (((!\R_UART_TOP_inst|RX_Slave1|err_reg~0_combout )))) # (!\R_UART_TOP_inst|RX_Slave1|error_flg~q  & (\R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q  & 
// (\R_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~q )))

	.dataa(\R_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ),
	.datab(\R_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~q ),
	.datac(\R_UART_TOP_inst|RX_Slave1|error_flg~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|err_reg~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|error_flg~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|error_flg~0 .lut_mask = 16'h08F8;
defparam \R_UART_TOP_inst|RX_Slave1|error_flg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N17
dffeas \R_UART_TOP_inst|RX_Slave1|error_flg (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|error_flg~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|error_flg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|error_flg .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|error_flg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|rdy~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|rdy~0_combout  = (\R_UART_TOP_inst|RX_Slave1|rdy~q ) # ((!\R_UART_TOP_inst|RX_Slave1|error_flg~q  & \R_UART_TOP_inst|RX_Slave1|err_reg~0_combout ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_Slave1|error_flg~q ),
	.datac(\R_UART_TOP_inst|RX_Slave1|rdy~q ),
	.datad(\R_UART_TOP_inst|RX_Slave1|err_reg~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|rdy~0 .lut_mask = 16'hF3F0;
defparam \R_UART_TOP_inst|RX_Slave1|rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector12~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector12~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (((\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [1]) # (\R_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout )))) # 
// (!\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (!\R_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout  & (\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [1])))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [1]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector12~0 .lut_mask = 16'hDCD0;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N17
dffeas \R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_Slave1|rdy~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_Slave1|rdy~1_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [1]) # (!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_Slave1|rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|rdy~1 .lut_mask = 16'hFF0F;
defparam \R_UART_TOP_inst|RX_Slave1|rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N31
dffeas \R_UART_TOP_inst|RX_Slave1|rdy (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_Slave1|rdy~0_combout ),
	.asdata(vcc),
	.clrn(!\R_UART_TOP_inst|RX_Slave1|rdy~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_Slave1|rdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_Slave1|rdy .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_Slave1|rdy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|data_pointer[1]~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|data_pointer[1]~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|state~18_combout  & ((\R_UART_TOP_inst|RX_Slave1|rdy~q ) # ((\R_UART_TOP_inst|RX_Slave0|rdy~q ) # (\R_UART_TOP_inst|RX_Slave2|rdy~q ))))

	.dataa(\R_UART_TOP_inst|RX_Slave1|rdy~q ),
	.datab(\R_UART_TOP_inst|RX_Slave0|rdy~q ),
	.datac(\R_UART_TOP_inst|RX_Slave2|rdy~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|state~18_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|data_pointer[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|data_pointer[1]~0 .lut_mask = 16'hFE00;
defparam \R_UART_TOP_inst|TX_Master_inst|data_pointer[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N15
dffeas \R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\R_UART_TOP_inst|TX_Master_inst|data_pointer[1]~0_combout ),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector24~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector24~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ) # ((\R_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q  & (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q  & 
// !\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q ),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector24~0 .lut_mask = 16'hF0F8;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector24~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector24~1_combout  = (\R_UART_TOP_inst|TX_Master_inst|Selector24~0_combout ) # ((!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout  & (\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & 
// !\R_UART_TOP_inst|TX_Master_inst|Equal1~3_combout )))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|Selector24~0_combout ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Equal1~3_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector24~1 .lut_mask = 16'hCCDC;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N13
dffeas \R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector24~1_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector26~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector26~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector26~0 .lut_mask = 16'hCC00;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~feeder (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~feeder_combout  = \R_UART_TOP_inst|TX_Master_inst|Selector26~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TX_Master_inst|Selector26~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N7
dffeas \R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~feeder_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N17
dffeas \R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q ),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector28~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector28~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ) # ((\R_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q  & ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ) # 
// (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q ),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector28~0 .lut_mask = 16'hFABA;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N25
dffeas \R_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|Selector30~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|Selector30~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q ) # ((\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q  & !\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|Selector30~0 .lut_mask = 16'hAAFA;
defparam \R_UART_TOP_inst|TX_Master_inst|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N23
dffeas \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~1 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~1_combout  = \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] $ (((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q  & 
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q )))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~1 .lut_mask = 16'h3CF0;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N15
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~0 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~0_combout  = \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] $ (((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q  & (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count 
// [0] & \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ))))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~0 .lut_mask = 16'h78F0;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N29
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~3 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~3_combout  = \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2] $ (((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~2_combout  & (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count 
// [0] & \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]))))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~2_combout ),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2]),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~3 .lut_mask = 16'h78F0;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N21
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0_combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2] & 
// (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] & \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1])))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2]),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~1 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~1_combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q  & ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ) # 
// ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q  & !\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0_combout )))) # (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q  & 
// (((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q  & !\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0_combout ))))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q ),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~1 .lut_mask = 16'h88F8;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N9
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~2 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~2_combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q  & \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~2 .lut_mask = 16'hF000;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0_combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~2_combout  & (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2] & (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] 
// & \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1])))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~2_combout ),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2]),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0 .lut_mask = 16'h8000;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1_combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0_combout ) # ((!\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q  & 
// (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q  & !\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0_combout ),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1 .lut_mask = 16'hCCDC;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N31
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~8 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~8_combout  = (!\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q  & (((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & 
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q )) # (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q )))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~8 .lut_mask = 16'h080F;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~9 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~9_combout  = (\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked  & !\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~8_combout )

	.dataa(gnd),
	.datab(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~8_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~9_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~9 .lut_mask = 16'h00CC;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N25
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0_combout  = (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0] & \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0 .lut_mask = 16'h0F00;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N27
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0_combout  = \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3] $ (((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2] & 
// (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0] & \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]))))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2]),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3]),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0 .lut_mask = 16'h6CCC;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~1 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~1_combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0_combout  & (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q  & 
// !\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal0~0_combout ))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0_combout ),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal0~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~1 .lut_mask = 16'h0088;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N1
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal0~0 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal0~0_combout  = (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2] & (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3] & 
// (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0] & !\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1])))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2]),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3]),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal0~0 .lut_mask = 16'h0040;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~2 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~2_combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q  & (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal0~0_combout  & 
// (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0] $ (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]))))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal0~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~2 .lut_mask = 16'h0048;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N25
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3_combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q  & (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2] $ 
// (((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0] & \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1])))))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2]),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3 .lut_mask = 16'h48C0;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N7
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~0 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~0_combout  = (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2] & (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3] & 
// (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0] & !\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1])))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2]),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3]),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~0 .lut_mask = 16'h0010;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N3
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q  & ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout ) # 
// ((!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync~q )))) # (!\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q  & 
// (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync~q )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync~q ),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0 .lut_mask = 16'hBA30;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N19
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~0 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~0_combout  = (\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked  & ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & 
// ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync~q ))) # (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q ))))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.datab(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q ),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~0 .lut_mask = 16'hC840;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N29
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7]~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7]~0_combout  = !\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7]~0 .lut_mask = 16'h00FF;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N23
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6]~feeder_combout  = \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6]~feeder .lut_mask = 16'hF0F0;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N13
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5]~feeder_combout  = \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [6]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N9
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4]~feeder_combout  = \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4]~feeder .lut_mask = 16'hF0F0;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N21
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3]~feeder_combout  = \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [4]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N3
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2]~feeder_combout  = \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [3]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N19
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1]~feeder_combout  = \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1]~feeder .lut_mask = 16'hF0F0;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N27
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0]~feeder_combout  = \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0]~feeder .lut_mask = 16'hF0F0;
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N25
dffeas \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]) # ((\R_UART_TOP_inst|RX_Slave2|fifo_write~q  & 
// !\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave2|fifo_write~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10 .lut_mask = 16'hAAFA;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N5
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N7
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N9
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N11
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N13
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N15
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// !\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N17
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N19
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout  = \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  $ 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 16'hF00F;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N21
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2] & !\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 16'h0303;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]) # ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// \R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11 .lut_mask = 16'hFCCC;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N1
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [0])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 16'h1150;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N7
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & 
// ((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [0])))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [0]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 16'h3AAA;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout  = \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] $ (VCC)
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]) # ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 16'hFF20;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N17
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [1])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 16'h4450;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N11
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [1])))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [1]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 16'hCAAA;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y13_N19
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [2])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 16'h4450;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N13
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [2])))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [2]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 16'hCAAA;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// !\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y13_N21
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [3])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 16'h4450;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N15
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [3]))))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [3]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 16'hBF80;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y13_N23
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [4])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 16'h4450;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N19
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [4]))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [4]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 16'hACCC;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// !\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y13_N25
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4])) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [5])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 16'h4450;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N17
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [5])))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [5]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 16'hEA2A;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y13_N27
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [6]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 16'h5410;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N13
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5])) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [6]))))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [6]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 16'hDF80;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout  = (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// !\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y13_N29
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6])) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [7])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .lut_mask = 16'h4450;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N21
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6])) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [7]))))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [7]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 16'hBF80;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout  = \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] $ 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT )

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 16'h5A5A;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y13_N31
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]))) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [8]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .lut_mask = 16'h5410;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N1
dffeas \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7])) # (!\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [8]))))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [8]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 16'hDF80;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y13_N0
fiftyfivenm_ram_block \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [7],\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [6],\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [5],\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [4],\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [3],
\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [2],\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [1],\R_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [0]}),
	.portaaddr({\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 9;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 18;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 511;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 9;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 18;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 511;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7]~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7]~0_combout  = !\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7]~0 .lut_mask = 16'h00FF;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N31
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6]~feeder_combout  = \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6]~feeder .lut_mask = 16'hF0F0;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N23
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5]~feeder_combout  = \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5]~feeder .lut_mask = 16'hF0F0;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N9
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4]~feeder_combout  = \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4]~feeder .lut_mask = 16'hF0F0;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N19
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3]~feeder_combout  = \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [4]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N29
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2]~feeder_combout  = \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [3]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N25
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1]~feeder_combout  = \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N27
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0]~feeder_combout  = \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0]~feeder .lut_mask = 16'hF0F0;
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N17
dffeas \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]) # ((\R_UART_TOP_inst|RX_Slave0|fifo_write~q  & 
// !\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ))

	.dataa(\R_UART_TOP_inst|RX_Slave0|fifo_write~q ),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10 .lut_mask = 16'hFF0A;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N15
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y12_N17
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y12_N19
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y12_N21
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y12_N23
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y12_N25
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// !\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y12_N27
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y12_N29
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout  = \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] $ 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT )

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 16'hA5A5;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y12_N31
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & !\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 16'h000F;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]) # ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11 .lut_mask = 16'hFAAA;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N23
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [0])))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 16'h0074;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N19
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ))) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [0])))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [0]))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 16'h4ECC;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout  = \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] $ (VCC)
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]) # ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & !\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 16'hF0F8;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N3
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [1])))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 16'h2230;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N5
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [1])))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [1]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 16'hEC4C;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N5
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [2]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 16'h5410;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N21
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [2]))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [2]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 16'hDF80;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// !\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N7
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [3])))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 16'h2230;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N21
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [3]))))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & (((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [3]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 16'hBF80;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N9
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [4])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 16'h4450;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N31
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [4]))))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & (((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [4]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 16'hACCC;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// !\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N11
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4])) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [5])))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 16'h00D8;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N17
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4])) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [5]))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [5]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 16'hDF80;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N13
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [6]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 16'h5410;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N11
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [6])))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [6]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 16'hCAAA;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// !\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N15
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6])) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [7])))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .lut_mask = 16'h00B8;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N29
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6])) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [7]))))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & (((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [7]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 16'hACCC;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout  = \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  $ 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 16'h0FF0;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N17
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7])) # (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [8])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .lut_mask = 16'h4450;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N3
dffeas \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7])) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [8]))))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [8]))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 16'hDF80;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y12_N0
fiftyfivenm_ram_block \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [7],\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [6],\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [5],\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [4],\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [3],
\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [2],\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [1],\R_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [0]}),
	.portaaddr({\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 9;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 18;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 511;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 9;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 18;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 511;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[2]~0 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[2]~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2])) # 
// (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2])))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[2]~0 .lut_mask = 16'hAACC;
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7]~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7]~0_combout  = !\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7]~0 .lut_mask = 16'h0F0F;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N27
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6]~feeder_combout  = \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [7]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N25
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5]~feeder_combout  = \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [6]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N23
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4]~feeder_combout  = \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4]~feeder .lut_mask = 16'hF0F0;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N19
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3]~feeder_combout  = \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3]~feeder .lut_mask = 16'hF0F0;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N15
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2]~feeder_combout  = \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2]~feeder .lut_mask = 16'hF0F0;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N9
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1]~feeder_combout  = \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1]~feeder .lut_mask = 16'hF0F0;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N17
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0]~feeder (
// Equation(s):
// \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0]~feeder_combout  = \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N29
dffeas \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]) # ((\R_UART_TOP_inst|RX_Slave1|fifo_write~q  & 
// !\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_Slave1|fifo_write~q ),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10 .lut_mask = 16'hAAFA;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N15
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y11_N17
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y11_N19
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y11_N21
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y11_N23
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y11_N25
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// !\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y11_N27
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y11_N29
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout  = \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] $ 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT )

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 16'hA5A5;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y11_N31
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & !\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 16'h000F;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]) # ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & 
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11 .lut_mask = 16'hFAF0;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N9
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [0])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 16'h1150;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N27
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ))) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [0])))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [0]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 16'h3AAA;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N0
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout  = \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] $ (VCC)
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]) # ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 16'hF2F0;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N1
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [1])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 16'h4450;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N19
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]))) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [1])))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [1]))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 16'hE4CC;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y11_N3
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [2])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 16'h4450;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N7
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [2])))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [2]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 16'hEA2A;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// !\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y11_N5
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [3])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 16'h4450;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N17
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N28
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]))) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [3])))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [3]))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 16'hE4CC;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y11_N7
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [4])))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 16'h2230;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N23
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [4])))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [4]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 16'hF870;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// !\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y11_N9
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4])) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [5])))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 16'h4450;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N19
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]))) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [5])))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [5]))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 16'hE4CC;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT )) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # (GND)))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY((!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y11_N11
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5])) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [6])))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 16'h2230;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N27
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = (\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [6])))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [6]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 16'hF870;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  $ (GND))) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  & VCC))
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// !\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.cout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y11_N13
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6])) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [7])))))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datad(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .lut_mask = 16'h00B8;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N13
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [7])))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [7]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 16'hEA2A;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N14
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout  = \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] $ 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT )

	.dataa(gnd),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 16'h3C3C;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y11_N15
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout  = (!\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1] & ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]))) # (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [8]))))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .lut_mask = 16'h5410;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N11
dffeas \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N2
fiftyfivenm_lcell_comb \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & 
// ((\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]))) # (!\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [8])))) # 
// (!\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [8]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 16'hEA2A;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y11_N0
fiftyfivenm_ram_block \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [7],\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [6],\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [5],\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [4],\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [3],
\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [2],\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [1],\R_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [0]}),
	.portaaddr({\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 9;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 18;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 511;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 9;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 18;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 511;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~8 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~8_combout  = (\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q  & \UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ),
	.datad(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~8 .lut_mask = 16'hF000;
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N11
dffeas \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[2]~0_combout ),
	.asdata(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.ena(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2]~feeder (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2]~feeder_combout  = \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2]~feeder .lut_mask = 16'hF0F0;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout  = (\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q  & ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ) # 
// (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q )))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0 .lut_mask = 16'hAA22;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N23
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N26
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[3]~3 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[3]~3_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3])) # 
// (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3])))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[3]~3 .lut_mask = 16'hDD88;
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N27
dffeas \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[3]~3_combout ),
	.asdata(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.ena(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N17
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[3] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[1]~1 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[1]~1_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1])) # 
// (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1])))

	.dataa(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[1]~1 .lut_mask = 16'hDD88;
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N17
dffeas \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[1]~1_combout ),
	.asdata(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.ena(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1]~feeder (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1]~feeder_combout  = \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N7
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[0]~2 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[0]~2_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]))) # 
// (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[0]~2 .lut_mask = 16'hCCAA;
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N5
dffeas \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[0]~2_combout ),
	.asdata(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.ena(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N13
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[0] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0_combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] & (((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0])))) # (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] & 
// ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] & (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [1])) # (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] & ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [0])))))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [1]),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [0]),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0 .lut_mask = 16'hEE30;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1_combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] & ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0_combout  & ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [3]))) # 
// (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0_combout  & (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [2])))) # (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] & (((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0_combout ))))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [2]),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [3]),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1 .lut_mask = 16'hF388;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0_combout  = (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q  & (((!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2] & \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1_combout )) # 
// (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q )))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q ),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2]),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0 .lut_mask = 16'h1505;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N8
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[6]~4 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[6]~4_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6])) # 
// (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6])))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[6]~4 .lut_mask = 16'hAACC;
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N9
dffeas \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[6]~4_combout ),
	.asdata(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.ena(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6]~feeder (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6]~feeder_combout  = \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [6]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N11
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N22
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~7 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~7_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7])) # 
// (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7])))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~7 .lut_mask = 16'hAACC;
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N23
dffeas \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~7_combout ),
	.asdata(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.ena(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N5
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[7] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[4]~6 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[4]~6_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]))) # 
// (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & (\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[4]~6 .lut_mask = 16'hCCAA;
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N21
dffeas \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[4]~6_combout ),
	.asdata(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.ena(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N21
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[4] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N24
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[5]~5 (
// Equation(s):
// \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[5]~5_combout  = (\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & (\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5])) # 
// (!\R_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5])))

	.dataa(\R_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datab(\R_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[5]~5 .lut_mask = 16'hAACC;
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N25
dffeas \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[5]~5_combout ),
	.asdata(\R_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\R_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.ena(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5]~feeder (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5]~feeder_combout  = \R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [5]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5]~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N19
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5] .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2_combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] & ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]) # ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [5])))) # 
// (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] & (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] & (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [4])))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [4]),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [5]),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2 .lut_mask = 16'hBA98;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3_combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] & ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2_combout  & ((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [7]))) # 
// (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2_combout  & (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [6])))) # (!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] & (((\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2_combout ))))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [6]),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [7]),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3 .lut_mask = 16'hF388;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N16
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1 (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1_combout  = (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0_combout ) # ((!\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q  & (\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2] & 
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3_combout )))

	.dataa(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q ),
	.datab(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2]),
	.datac(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0_combout ),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1 .lut_mask = 16'hF4F0;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
fiftyfivenm_lcell_comb \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD~feeder (
// Equation(s):
// \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD~feeder_combout  = \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1_combout ),
	.cin(gnd),
	.combout(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD~feeder .lut_mask = 16'hFF00;
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N31
dffeas \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD .is_wysiwyg = "true";
defparam \R_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N22
fiftyfivenm_io_ibuf \L_EEF_SER_IN_SE~input (
	.i(L_EEF_SER_IN_SE),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_EEF_SER_IN_SE~input_o ));
// synopsys translate_off
defparam \L_EEF_SER_IN_SE~input .bus_hold = "false";
defparam \L_EEF_SER_IN_SE~input .listen_to_nsleep_signal = "false";
defparam \L_EEF_SER_IN_SE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~0_combout  = !\L_EEF_SER_IN_SE~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_EEF_SER_IN_SE~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~0 .lut_mask = 16'h0F0F;
defparam \L_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y9_N29
dffeas \L_UART_TOP_inst|RX_UART2|uart_rxd_meta_n (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rxd_meta_n .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rxd_meta_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~feeder_combout  = \L_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rxd_meta_n~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N9
dffeas \L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout  = \L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0]~feeder .lut_mask = 16'hF0F0;
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N17
dffeas \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout  = \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N11
dffeas \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N27
dffeas \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0_combout  = (\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [1] & ((\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [2]) # 
// (!\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0]))) # (!\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [1] & (\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [2] & 
// !\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0]))

	.dataa(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [1]),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [2]),
	.datad(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0 .lut_mask = 16'hA0FA;
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~1_combout  = (\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0_combout  & ((\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ) # 
// ((\L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~q  & \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0])))) # (!\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0_combout  & 
// (\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q  & ((\L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~q ) # (\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0]))))

	.dataa(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rxd_synced_n~q ),
	.datac(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|input_shreg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~1 .lut_mask = 16'hF8E0;
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N25
dffeas \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector1~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector1~0_combout  = (\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q  & (((\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit~q  & !\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q 
// )) # (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ))) # (!\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q  & (((\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit~q  & 
// !\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ))))

	.dataa(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit~q ),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector1~0 .lut_mask = 16'h22F2;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N21
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector2~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector2~0_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & ((\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit~q ) # ((\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q  & 
// !\L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout )))) # (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (((\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q  & !\L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout 
// ))))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.startbit~q ),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector2~0 .lut_mask = 16'h88F8;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N13
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~0_combout  = \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0] $ (((\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q )))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0]),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~0 .lut_mask = 16'h5AF0;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N29
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q )

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0 .lut_mask = 16'hAA00;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~1_combout  = \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [1] $ (((\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0] & 
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ))))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0]),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [1]),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~1 .lut_mask = 16'h78F0;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N3
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~2_combout  = \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [2] $ (((\L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout  & (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0] & 
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [1]))))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0]),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [2]),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~2 .lut_mask = 16'h78F0;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N23
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0] & (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [2] & 
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [1])))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [0]),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [2]),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_bit_count [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~1_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout  & ((\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ) # ((!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & 
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q )))) # (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout  & (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q )))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~0_combout ),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.databits~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~1 .lut_mask = 16'hBA30;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N25
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~7 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~7_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & ((\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ) # 
// ((!\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q  & !\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q )))) # (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & 
// (((!\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q  & !\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ))))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ),
	.datac(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~7_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~7 .lut_mask = 16'h888F;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~8_combout  = (\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked  & !\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~7_combout )

	.dataa(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~8 .lut_mask = 16'h0A0A;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N17
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0_combout  = (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0] & \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0 .lut_mask = 16'h0F00;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N11
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~1  = CARRY(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0])

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~1 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~0 .lut_mask = 16'h55AA;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~2_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~1 )) # 
// (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & ((\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~1 ) # (GND)))
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~3  = CARRY((!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~1 ) # (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~1 ),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~2_combout ),
	.cout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~3 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~2 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~2_combout  & \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~2_combout ),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1 .lut_mask = 16'hF000;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N13
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal0~0_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & 
// (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0])))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal0~0 .lut_mask = 16'h0200;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~4_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~3  $ (GND))) # 
// (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~3  & VCC))
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~5  = CARRY((\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & !\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~3 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~3 ),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~4_combout ),
	.cout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~5 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~4 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q  & (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~4_combout  & 
// ((!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ) # (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]))))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2 .lut_mask = 16'h4C00;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N5
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~6 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~6_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~5 )) # 
// (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & ((\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~5 ) # (GND)))
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~7  = CARRY((!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~5 ) # (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~5 ),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~6_combout ),
	.cout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~7 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~6 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~6_combout  & \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~6_combout ),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3 .lut_mask = 16'hF000;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N27
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~8_combout  = \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~7  $ (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.cin(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~7 ),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~8 .lut_mask = 16'hF00F;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~8_combout  & (\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q  & 
// ((!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]) # (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ))))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Add0~8_combout ),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4 .lut_mask = 16'h2A00;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N29
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0_combout  = (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4] & \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal0~0_combout )

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0 .lut_mask = 16'h3030;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N15
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (!\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q  & \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0 .lut_mask = 16'h0A00;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N7
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector24~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector24~0_combout  = (!\L_UART_TOP_inst|RX_Slave2|err_reg~0_combout  & ((\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ) # ((!\L_UART_TOP_inst|RX_Slave2|err_reg~q  & \L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ))))

	.dataa(\L_UART_TOP_inst|RX_Slave2|err_reg~0_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave2|err_reg~q ),
	.datac(\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector24~0 .lut_mask = 16'h5150;
defparam \L_UART_TOP_inst|RX_Slave2|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N3
dffeas \L_UART_TOP_inst|RX_Slave2|state.S_IDLE (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|state.S_IDLE .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector26~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector26~0_combout  = (\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & (\L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q )) # (!\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & ((\L_UART_TOP_inst|RX_Slave2|err_reg~q )))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ),
	.datac(\L_UART_TOP_inst|RX_Slave2|err_reg~q ),
	.datad(\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector26~0 .lut_mask = 16'hCCF0;
defparam \L_UART_TOP_inst|RX_Slave2|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~0_combout  = \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0] $ (((\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q  & \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q )))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0]),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~0 .lut_mask = 16'h5AF0;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N3
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~1_combout  = \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [1] $ (((\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q  & (\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0] & 
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ))))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0]),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [1]),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~1 .lut_mask = 16'h78F0;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N11
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q  & \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0 .lut_mask = 16'hF000;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~2_combout  = \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [2] $ (((\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [1] & (\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0] & 
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ))))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [1]),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0]),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [2]),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~2 .lut_mask = 16'h78F0;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N9
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [1] & (\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0] & (\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [2] & 
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q )))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [1]),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [0]),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_bit_count [2]),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N1
fiftyfivenm_io_ibuf \L_4MB_SER_IN_SE~input (
	.i(L_4MB_SER_IN_SE),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_4MB_SER_IN_SE~input_o ));
// synopsys translate_off
defparam \L_4MB_SER_IN_SE~input .bus_hold = "false";
defparam \L_4MB_SER_IN_SE~input .listen_to_nsleep_signal = "false";
defparam \L_4MB_SER_IN_SE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~0_combout  = !\L_4MB_SER_IN_SE~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_4MB_SER_IN_SE~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~0 .lut_mask = 16'h0F0F;
defparam \L_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N27
dffeas \L_UART_TOP_inst|RX_UART0|uart_rxd_meta_n (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rxd_meta_n .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rxd_meta_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~feeder_combout  = \L_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rxd_meta_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~feeder .lut_mask = 16'hF0F0;
defparam \L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N19
dffeas \L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout  = \L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N21
dffeas \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout  = \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N17
dffeas \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N23
dffeas \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0_combout  = (\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [1] & ((\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [2]) # 
// (!\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0]))) # (!\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [1] & (\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [2] & 
// !\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [1]),
	.datac(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [2]),
	.datad(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0 .lut_mask = 16'hC0FC;
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~1_combout  = (\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0_combout  & ((\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ) # 
// ((\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0] & \L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~q )))) # (!\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0_combout  & 
// (\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q  & ((\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0]) # (\L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~q ))))

	.dataa(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ),
	.datab(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|input_shreg [0]),
	.datac(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rxd_synced_n~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~1 .lut_mask = 16'hF8E0;
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N31
dffeas \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector1~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector1~0_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q  & (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q ))) # 
// (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q  & ((\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ) # ((!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & 
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q ))))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q ),
	.datad(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector1~0 .lut_mask = 16'h7530;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N21
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector2~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector2~0_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout  & (\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q  & ((\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q )))) # 
// (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout  & ((\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ) # ((\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q  & \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q 
// ))))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout ),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.startbit~q ),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector2~0 .lut_mask = 16'hDC50;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N27
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~1_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q  & ((\L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout ) # ((\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q  & 
// !\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q )))) # (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q  & (((\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q  & 
// !\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ))))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.databits~q ),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~0_combout ),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q ),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~1 .lut_mask = 16'h88F8;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N23
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~7 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~7_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q  & (\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q ))) # 
// (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q  & (((\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q )) # 
// (!\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q )))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q ),
	.datad(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~7_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~7 .lut_mask = 16'hC0D5;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~8_combout  = (\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked  & !\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~7_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~8 .lut_mask = 16'h00F0;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N13
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0_combout  = (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0] & \L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0 .lut_mask = 16'h0F00;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N17
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~1  = CARRY(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0])

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~1 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~0 .lut_mask = 16'h55AA;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~2_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~1 )) # 
// (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & ((\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~1 ) # (GND)))
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~3  = CARRY((!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~1 ) # (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~1 ),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~2_combout ),
	.cout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~3 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~2 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q  & \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~2_combout )

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~2_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1 .lut_mask = 16'hAA00;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N31
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~4_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & (\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~3  $ (GND))) # 
// (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~3  & VCC))
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~5  = CARRY((\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & !\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~3 ))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~3 ),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~4_combout ),
	.cout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~5 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~4 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q  & (\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~4_combout  & 
// ((!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ) # (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]))))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~4_combout ),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2 .lut_mask = 16'h20A0;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N23
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~6 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~6_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~5 )) # 
// (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & ((\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~5 ) # (GND)))
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~7  = CARRY((!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~5 ) # (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~5 ),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~6_combout ),
	.cout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~7 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~6 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q  & \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~6_combout )

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~6_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3 .lut_mask = 16'hAA00;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N7
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal0~0_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & 
// (\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0] & !\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3])))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal0~0 .lut_mask = 16'h0020;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~8_combout  = \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~7  $ (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.cin(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~7 ),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~8 .lut_mask = 16'hF00F;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q  & (\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~8_combout  & 
// ((!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]) # (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ))))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.idle~q ),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Add0~8_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4 .lut_mask = 16'h2A00;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N29
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0_combout  = (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4] & \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal0~0_combout )

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0 .lut_mask = 16'h3300;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N19
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~0_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q  & !\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q ),
	.datad(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~0 .lut_mask = 16'h00C0;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N5
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|err_reg~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|err_reg~0_combout  = (\L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q  & (!\L_UART_TOP_inst|RX_Slave0|Equal0~4_combout  & !\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ))

	.dataa(\L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave0|Equal0~4_combout ),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|err_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|err_reg~0 .lut_mask = 16'h000A;
defparam \L_UART_TOP_inst|RX_Slave0|err_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|err_reg~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|err_reg~1_combout  = (\L_UART_TOP_inst|RX_Slave0|err_reg~q ) # ((\L_UART_TOP_inst|RX_Slave0|error_flg~q  & \L_UART_TOP_inst|RX_Slave0|err_reg~0_combout ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave0|error_flg~q ),
	.datac(\L_UART_TOP_inst|RX_Slave0|err_reg~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|err_reg~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|err_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|err_reg~1 .lut_mask = 16'hFCF0;
defparam \L_UART_TOP_inst|RX_Slave0|err_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector19~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector19~0_combout  = (!\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & \L_UART_TOP_inst|RX_Slave0|err_reg~q )

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datac(\L_UART_TOP_inst|RX_Slave0|err_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector19~0 .lut_mask = 16'h3030;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector17~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector17~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE~q ) # (!\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q )

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE~q ),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector17~0 .lut_mask = 16'hCCFF;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N15
dffeas \L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|TX_Master_inst|Selector17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|err_reg~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|err_reg~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]) # (!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|err_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|err_reg~2 .lut_mask = 16'hFF0F;
defparam \L_UART_TOP_inst|RX_Slave0|err_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N31
dffeas \L_UART_TOP_inst|RX_Slave0|err_reg (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|err_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\L_UART_TOP_inst|RX_Slave0|err_reg~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|err_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|err_reg .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|err_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector24~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector24~0_combout  = (!\L_UART_TOP_inst|RX_Slave0|err_reg~0_combout  & ((\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ) # ((!\L_UART_TOP_inst|RX_Slave0|err_reg~q  & \L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ))))

	.dataa(\L_UART_TOP_inst|RX_Slave0|err_reg~q ),
	.datab(\L_UART_TOP_inst|RX_Slave0|err_reg~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector24~0 .lut_mask = 16'h3130;
defparam \L_UART_TOP_inst|RX_Slave0|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N27
dffeas \L_UART_TOP_inst|RX_Slave0|state.S_IDLE (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|state.S_IDLE .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector15~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector15~0_combout  = (\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & (\L_UART_TOP_inst|RX_Slave0|Equal0~4_combout  & (!\L_UART_TOP_inst|RX_Slave0|counter [0] & !\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q )))

	.dataa(\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave0|Equal0~4_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave0|counter [0]),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector15~0 .lut_mask = 16'h0008;
defparam \L_UART_TOP_inst|RX_Slave0|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|counter~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|counter~0_combout  = (\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & ((\L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ))) # (!\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & (!\L_UART_TOP_inst|RX_Slave0|err_reg~q ))

	.dataa(\L_UART_TOP_inst|RX_Slave0|err_reg~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter~0 .lut_mask = 16'hF505;
defparam \L_UART_TOP_inst|RX_Slave0|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y3_N5
dffeas \L_UART_TOP_inst|RX_Slave0|counter[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Add0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Add0~1  = CARRY(\L_UART_TOP_inst|RX_Slave0|counter [0])

	.dataa(\L_UART_TOP_inst|RX_Slave0|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\L_UART_TOP_inst|RX_Slave0|Add0~1 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Add0~0 .lut_mask = 16'h55AA;
defparam \L_UART_TOP_inst|RX_Slave0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Add0~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Add0~2_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [1] & (!\L_UART_TOP_inst|RX_Slave0|Add0~1 )) # (!\L_UART_TOP_inst|RX_Slave0|counter [1] & ((\L_UART_TOP_inst|RX_Slave0|Add0~1 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave0|Add0~3  = CARRY((!\L_UART_TOP_inst|RX_Slave0|Add0~1 ) # (!\L_UART_TOP_inst|RX_Slave0|counter [1]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave0|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave0|Add0~1 ),
	.combout(\L_UART_TOP_inst|RX_Slave0|Add0~2_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave0|Add0~3 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Add0~2 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_Slave0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector14~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector14~0_combout  = (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & (\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & \L_UART_TOP_inst|RX_Slave0|Add0~2_combout ))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|Add0~2_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector14~0 .lut_mask = 16'h5000;
defparam \L_UART_TOP_inst|RX_Slave0|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y3_N9
dffeas \L_UART_TOP_inst|RX_Slave0|counter[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Add0~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Add0~4_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [2] & (\L_UART_TOP_inst|RX_Slave0|Add0~3  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave0|counter [2] & (!\L_UART_TOP_inst|RX_Slave0|Add0~3  & VCC))
// \L_UART_TOP_inst|RX_Slave0|Add0~5  = CARRY((\L_UART_TOP_inst|RX_Slave0|counter [2] & !\L_UART_TOP_inst|RX_Slave0|Add0~3 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave0|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave0|Add0~3 ),
	.combout(\L_UART_TOP_inst|RX_Slave0|Add0~4_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave0|Add0~5 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Add0~4 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_Slave0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector13~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector13~0_combout  = (\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & (\L_UART_TOP_inst|RX_Slave0|Add0~4_combout  & !\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ))

	.dataa(\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave0|Add0~4_combout ),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector13~0 .lut_mask = 16'h00A0;
defparam \L_UART_TOP_inst|RX_Slave0|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y3_N19
dffeas \L_UART_TOP_inst|RX_Slave0|counter[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Add0~6 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Add0~6_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [3] & (!\L_UART_TOP_inst|RX_Slave0|Add0~5 )) # (!\L_UART_TOP_inst|RX_Slave0|counter [3] & ((\L_UART_TOP_inst|RX_Slave0|Add0~5 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave0|Add0~7  = CARRY((!\L_UART_TOP_inst|RX_Slave0|Add0~5 ) # (!\L_UART_TOP_inst|RX_Slave0|counter [3]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave0|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave0|Add0~5 ),
	.combout(\L_UART_TOP_inst|RX_Slave0|Add0~6_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave0|Add0~7 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Add0~6 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_Slave0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector12~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector12~0_combout  = (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & (\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & \L_UART_TOP_inst|RX_Slave0|Add0~6_combout ))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|Add0~6_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector12~0 .lut_mask = 16'h5000;
defparam \L_UART_TOP_inst|RX_Slave0|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y3_N17
dffeas \L_UART_TOP_inst|RX_Slave0|counter[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Add0~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Add0~8_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [4] & (\L_UART_TOP_inst|RX_Slave0|Add0~7  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave0|counter [4] & (!\L_UART_TOP_inst|RX_Slave0|Add0~7  & VCC))
// \L_UART_TOP_inst|RX_Slave0|Add0~9  = CARRY((\L_UART_TOP_inst|RX_Slave0|counter [4] & !\L_UART_TOP_inst|RX_Slave0|Add0~7 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave0|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave0|Add0~7 ),
	.combout(\L_UART_TOP_inst|RX_Slave0|Add0~8_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave0|Add0~9 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Add0~8 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_Slave0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector11~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector11~0_combout  = (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & (\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & \L_UART_TOP_inst|RX_Slave0|Add0~8_combout ))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|Add0~8_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector11~0 .lut_mask = 16'h5000;
defparam \L_UART_TOP_inst|RX_Slave0|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y3_N29
dffeas \L_UART_TOP_inst|RX_Slave0|counter[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Add0~10 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Add0~10_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [5] & (!\L_UART_TOP_inst|RX_Slave0|Add0~9 )) # (!\L_UART_TOP_inst|RX_Slave0|counter [5] & ((\L_UART_TOP_inst|RX_Slave0|Add0~9 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave0|Add0~11  = CARRY((!\L_UART_TOP_inst|RX_Slave0|Add0~9 ) # (!\L_UART_TOP_inst|RX_Slave0|counter [5]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave0|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave0|Add0~9 ),
	.combout(\L_UART_TOP_inst|RX_Slave0|Add0~10_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave0|Add0~11 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Add0~10 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_Slave0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector10~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector10~0_combout  = (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & (\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & \L_UART_TOP_inst|RX_Slave0|Add0~10_combout ))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|Add0~10_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector10~0 .lut_mask = 16'h5000;
defparam \L_UART_TOP_inst|RX_Slave0|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y3_N15
dffeas \L_UART_TOP_inst|RX_Slave0|counter[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Add0~12 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Add0~12_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [6] & (\L_UART_TOP_inst|RX_Slave0|Add0~11  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave0|counter [6] & (!\L_UART_TOP_inst|RX_Slave0|Add0~11  & VCC))
// \L_UART_TOP_inst|RX_Slave0|Add0~13  = CARRY((\L_UART_TOP_inst|RX_Slave0|counter [6] & !\L_UART_TOP_inst|RX_Slave0|Add0~11 ))

	.dataa(\L_UART_TOP_inst|RX_Slave0|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave0|Add0~11 ),
	.combout(\L_UART_TOP_inst|RX_Slave0|Add0~12_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave0|Add0~13 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Add0~12 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_Slave0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector9~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector9~0_combout  = (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & (\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & \L_UART_TOP_inst|RX_Slave0|Add0~12_combout ))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|Add0~12_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector9~0 .lut_mask = 16'h5000;
defparam \L_UART_TOP_inst|RX_Slave0|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y3_N31
dffeas \L_UART_TOP_inst|RX_Slave0|counter[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Add0~14 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Add0~14_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [7] & (!\L_UART_TOP_inst|RX_Slave0|Add0~13 )) # (!\L_UART_TOP_inst|RX_Slave0|counter [7] & ((\L_UART_TOP_inst|RX_Slave0|Add0~13 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave0|Add0~15  = CARRY((!\L_UART_TOP_inst|RX_Slave0|Add0~13 ) # (!\L_UART_TOP_inst|RX_Slave0|counter [7]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave0|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave0|Add0~13 ),
	.combout(\L_UART_TOP_inst|RX_Slave0|Add0~14_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave0|Add0~15 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Add0~14 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_Slave0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector8~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector8~0_combout  = (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & (\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & \L_UART_TOP_inst|RX_Slave0|Add0~14_combout ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datac(\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|Add0~14_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector8~0 .lut_mask = 16'h3000;
defparam \L_UART_TOP_inst|RX_Slave0|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y3_N25
dffeas \L_UART_TOP_inst|RX_Slave0|counter[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Add0~16 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Add0~16_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [8] & (\L_UART_TOP_inst|RX_Slave0|Add0~15  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave0|counter [8] & (!\L_UART_TOP_inst|RX_Slave0|Add0~15  & VCC))
// \L_UART_TOP_inst|RX_Slave0|Add0~17  = CARRY((\L_UART_TOP_inst|RX_Slave0|counter [8] & !\L_UART_TOP_inst|RX_Slave0|Add0~15 ))

	.dataa(\L_UART_TOP_inst|RX_Slave0|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave0|Add0~15 ),
	.combout(\L_UART_TOP_inst|RX_Slave0|Add0~16_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave0|Add0~17 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Add0~16 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_Slave0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector7~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector7~0_combout  = (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & (\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & \L_UART_TOP_inst|RX_Slave0|Add0~16_combout ))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|Add0~16_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector7~0 .lut_mask = 16'h5000;
defparam \L_UART_TOP_inst|RX_Slave0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y3_N21
dffeas \L_UART_TOP_inst|RX_Slave0|counter[8] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter[8] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Add0~18 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Add0~18_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [9] & (!\L_UART_TOP_inst|RX_Slave0|Add0~17 )) # (!\L_UART_TOP_inst|RX_Slave0|counter [9] & ((\L_UART_TOP_inst|RX_Slave0|Add0~17 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave0|Add0~19  = CARRY((!\L_UART_TOP_inst|RX_Slave0|Add0~17 ) # (!\L_UART_TOP_inst|RX_Slave0|counter [9]))

	.dataa(\L_UART_TOP_inst|RX_Slave0|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave0|Add0~17 ),
	.combout(\L_UART_TOP_inst|RX_Slave0|Add0~18_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave0|Add0~19 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Add0~18 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_Slave0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector6~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector6~0_combout  = (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & (\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & \L_UART_TOP_inst|RX_Slave0|Add0~18_combout ))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|Add0~18_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector6~0 .lut_mask = 16'h5000;
defparam \L_UART_TOP_inst|RX_Slave0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y3_N7
dffeas \L_UART_TOP_inst|RX_Slave0|counter[9] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter[9] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Equal0~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Equal0~1_combout  = (((\L_UART_TOP_inst|RX_Slave0|counter [7]) # (!\L_UART_TOP_inst|RX_Slave0|counter [6])) # (!\L_UART_TOP_inst|RX_Slave0|counter [8])) # (!\L_UART_TOP_inst|RX_Slave0|counter [9])

	.dataa(\L_UART_TOP_inst|RX_Slave0|counter [9]),
	.datab(\L_UART_TOP_inst|RX_Slave0|counter [8]),
	.datac(\L_UART_TOP_inst|RX_Slave0|counter [6]),
	.datad(\L_UART_TOP_inst|RX_Slave0|counter [7]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Equal0~1 .lut_mask = 16'hFF7F;
defparam \L_UART_TOP_inst|RX_Slave0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Add0~20 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Add0~20_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [10] & (\L_UART_TOP_inst|RX_Slave0|Add0~19  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave0|counter [10] & (!\L_UART_TOP_inst|RX_Slave0|Add0~19  & VCC))
// \L_UART_TOP_inst|RX_Slave0|Add0~21  = CARRY((\L_UART_TOP_inst|RX_Slave0|counter [10] & !\L_UART_TOP_inst|RX_Slave0|Add0~19 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave0|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave0|Add0~19 ),
	.combout(\L_UART_TOP_inst|RX_Slave0|Add0~20_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave0|Add0~21 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Add0~20 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_Slave0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector5~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector5~0_combout  = (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & (\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & \L_UART_TOP_inst|RX_Slave0|Add0~20_combout ))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|Add0~20_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector5~0 .lut_mask = 16'h5000;
defparam \L_UART_TOP_inst|RX_Slave0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y3_N1
dffeas \L_UART_TOP_inst|RX_Slave0|counter[10] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter[10] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Add0~22 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Add0~22_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [11] & (!\L_UART_TOP_inst|RX_Slave0|Add0~21 )) # (!\L_UART_TOP_inst|RX_Slave0|counter [11] & ((\L_UART_TOP_inst|RX_Slave0|Add0~21 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave0|Add0~23  = CARRY((!\L_UART_TOP_inst|RX_Slave0|Add0~21 ) # (!\L_UART_TOP_inst|RX_Slave0|counter [11]))

	.dataa(\L_UART_TOP_inst|RX_Slave0|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave0|Add0~21 ),
	.combout(\L_UART_TOP_inst|RX_Slave0|Add0~22_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave0|Add0~23 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Add0~22 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_Slave0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector4~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector4~0_combout  = (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & (\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & \L_UART_TOP_inst|RX_Slave0|Add0~22_combout ))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|Add0~22_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector4~0 .lut_mask = 16'h5000;
defparam \L_UART_TOP_inst|RX_Slave0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y3_N3
dffeas \L_UART_TOP_inst|RX_Slave0|counter[11] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter[11] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Add0~24 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Add0~24_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [12] & (\L_UART_TOP_inst|RX_Slave0|Add0~23  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave0|counter [12] & (!\L_UART_TOP_inst|RX_Slave0|Add0~23  & VCC))
// \L_UART_TOP_inst|RX_Slave0|Add0~25  = CARRY((\L_UART_TOP_inst|RX_Slave0|counter [12] & !\L_UART_TOP_inst|RX_Slave0|Add0~23 ))

	.dataa(\L_UART_TOP_inst|RX_Slave0|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave0|Add0~23 ),
	.combout(\L_UART_TOP_inst|RX_Slave0|Add0~24_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave0|Add0~25 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Add0~24 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_Slave0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector3~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector3~0_combout  = (\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & \L_UART_TOP_inst|RX_Slave0|Add0~24_combout ))

	.dataa(\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datac(\L_UART_TOP_inst|RX_Slave0|Add0~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector3~0 .lut_mask = 16'h2020;
defparam \L_UART_TOP_inst|RX_Slave0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N31
dffeas \L_UART_TOP_inst|RX_Slave0|counter[12] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter[12] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Add0~26 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Add0~26_combout  = \L_UART_TOP_inst|RX_Slave0|Add0~25  $ (\L_UART_TOP_inst|RX_Slave0|counter [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_Slave0|counter [13]),
	.cin(\L_UART_TOP_inst|RX_Slave0|Add0~25 ),
	.combout(\L_UART_TOP_inst|RX_Slave0|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Add0~26 .lut_mask = 16'h0FF0;
defparam \L_UART_TOP_inst|RX_Slave0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector2~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector2~0_combout  = (\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & (!\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & \L_UART_TOP_inst|RX_Slave0|Add0~26_combout ))

	.dataa(\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|Add0~26_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector2~0 .lut_mask = 16'h0A00;
defparam \L_UART_TOP_inst|RX_Slave0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N1
dffeas \L_UART_TOP_inst|RX_Slave0|counter[13] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave0|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|counter[13] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Equal0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Equal0~0_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [13]) # (((!\L_UART_TOP_inst|RX_Slave0|counter [12]) # (!\L_UART_TOP_inst|RX_Slave0|counter [11])) # (!\L_UART_TOP_inst|RX_Slave0|counter [10]))

	.dataa(\L_UART_TOP_inst|RX_Slave0|counter [13]),
	.datab(\L_UART_TOP_inst|RX_Slave0|counter [10]),
	.datac(\L_UART_TOP_inst|RX_Slave0|counter [11]),
	.datad(\L_UART_TOP_inst|RX_Slave0|counter [12]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Equal0~0 .lut_mask = 16'hBFFF;
defparam \L_UART_TOP_inst|RX_Slave0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Equal0~3 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Equal0~3_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [1]) # (\L_UART_TOP_inst|RX_Slave0|counter [0])

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave0|counter [1]),
	.datac(\L_UART_TOP_inst|RX_Slave0|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Equal0~3 .lut_mask = 16'hFCFC;
defparam \L_UART_TOP_inst|RX_Slave0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Equal0~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Equal0~2_combout  = (\L_UART_TOP_inst|RX_Slave0|counter [3]) # ((\L_UART_TOP_inst|RX_Slave0|counter [2]) # ((\L_UART_TOP_inst|RX_Slave0|counter [5]) # (\L_UART_TOP_inst|RX_Slave0|counter [4])))

	.dataa(\L_UART_TOP_inst|RX_Slave0|counter [3]),
	.datab(\L_UART_TOP_inst|RX_Slave0|counter [2]),
	.datac(\L_UART_TOP_inst|RX_Slave0|counter [5]),
	.datad(\L_UART_TOP_inst|RX_Slave0|counter [4]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Equal0~2 .lut_mask = 16'hFFFE;
defparam \L_UART_TOP_inst|RX_Slave0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Equal0~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Equal0~4_combout  = (\L_UART_TOP_inst|RX_Slave0|Equal0~1_combout ) # ((\L_UART_TOP_inst|RX_Slave0|Equal0~0_combout ) # ((\L_UART_TOP_inst|RX_Slave0|Equal0~3_combout ) # (\L_UART_TOP_inst|RX_Slave0|Equal0~2_combout )))

	.dataa(\L_UART_TOP_inst|RX_Slave0|Equal0~1_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave0|Equal0~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave0|Equal0~3_combout ),
	.datad(\L_UART_TOP_inst|RX_Slave0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Equal0~4 .lut_mask = 16'hFFFE;
defparam \L_UART_TOP_inst|RX_Slave0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector26~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector26~0_combout  = (\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & ((\L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ))) # (!\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & (\L_UART_TOP_inst|RX_Slave0|err_reg~q ))

	.dataa(\L_UART_TOP_inst|RX_Slave0|err_reg~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector26~0 .lut_mask = 16'hFA0A;
defparam \L_UART_TOP_inst|RX_Slave0|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector26~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector26~1_combout  = (\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q  & (!\L_UART_TOP_inst|RX_Slave0|Selector26~0_combout )) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\L_UART_TOP_inst|RX_Slave0|Selector26~0_combout  & \L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q )))) # (!\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & 
// (((!\L_UART_TOP_inst|RX_Slave0|Selector26~0_combout  & \L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ))))

	.dataa(\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(\L_UART_TOP_inst|RX_Slave0|Selector26~0_combout ),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector26~1 .lut_mask = 16'h2D08;
defparam \L_UART_TOP_inst|RX_Slave0|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N23
dffeas \L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector26~1_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector0~0_combout  = (\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q  & ((\L_UART_TOP_inst|RX_Slave0|fifo_write~q ) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q )))

	.dataa(\L_UART_TOP_inst|RX_Slave0|fifo_write~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector0~0 .lut_mask = 16'hB0B0;
defparam \L_UART_TOP_inst|RX_Slave0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector0~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector0~1_combout  = (\L_UART_TOP_inst|RX_Slave0|Selector0~0_combout ) # ((\L_UART_TOP_inst|RX_Slave0|err_reg~q  & (!\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q  & \L_UART_TOP_inst|RX_Slave0|fifo_write~q )))

	.dataa(\L_UART_TOP_inst|RX_Slave0|err_reg~q ),
	.datab(\L_UART_TOP_inst|RX_Slave0|state.S_IDLE~q ),
	.datac(\L_UART_TOP_inst|RX_Slave0|fifo_write~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|Selector0~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector0~1 .lut_mask = 16'hFF20;
defparam \L_UART_TOP_inst|RX_Slave0|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N11
dffeas \L_UART_TOP_inst|RX_Slave0|fifo_write (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|fifo_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|fifo_write .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|fifo_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (\L_UART_TOP_inst|RX_Slave0|fifo_write~q  & !\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave0|fifo_write~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h00F0;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (((VCC) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y6_N23
dffeas \L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~0_combout  = (\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q  & \L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q 
// ))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|fsm_pstate.stopbit~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~0 .lut_mask = 16'hA000;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N31
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|error_flg~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|error_flg~0_combout  = (\L_UART_TOP_inst|RX_Slave2|error_flg~q  & (!\L_UART_TOP_inst|RX_Slave2|err_reg~0_combout )) # (!\L_UART_TOP_inst|RX_Slave2|error_flg~q  & (((\L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q  & 
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~q ))))

	.dataa(\L_UART_TOP_inst|RX_Slave2|err_reg~0_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ),
	.datac(\L_UART_TOP_inst|RX_Slave2|error_flg~q ),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|FRAME_ERROR~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|error_flg~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|error_flg~0 .lut_mask = 16'h5C50;
defparam \L_UART_TOP_inst|RX_Slave2|error_flg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N17
dffeas \L_UART_TOP_inst|RX_Slave2|error_flg (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|error_flg~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|error_flg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|error_flg .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|error_flg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|rdy~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|rdy~0_combout  = (\L_UART_TOP_inst|RX_Slave2|rdy~q ) # ((!\L_UART_TOP_inst|RX_Slave2|error_flg~q  & \L_UART_TOP_inst|RX_Slave2|err_reg~0_combout ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|error_flg~q ),
	.datac(\L_UART_TOP_inst|RX_Slave2|rdy~q ),
	.datad(\L_UART_TOP_inst|RX_Slave2|err_reg~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|rdy~0 .lut_mask = 16'hF3F0;
defparam \L_UART_TOP_inst|RX_Slave2|rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|WideOr0~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ) # ((\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ) # (!\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|WideOr0~0 .lut_mask = 16'hFCFF;
defparam \L_UART_TOP_inst|TX_Master_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N15
fiftyfivenm_io_ibuf \L_M5B_SER_IN_SE~input (
	.i(L_M5B_SER_IN_SE),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_M5B_SER_IN_SE~input_o ));
// synopsys translate_off
defparam \L_M5B_SER_IN_SE~input .bus_hold = "false";
defparam \L_M5B_SER_IN_SE~input .listen_to_nsleep_signal = "false";
defparam \L_M5B_SER_IN_SE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y7_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~0_combout  = !\L_M5B_SER_IN_SE~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_M5B_SER_IN_SE~input_o ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~0 .lut_mask = 16'h00FF;
defparam \L_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y7_N3
dffeas \L_UART_TOP_inst|RX_UART1|uart_rxd_meta_n (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rxd_meta_n .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rxd_meta_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~feeder_combout  = \L_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rxd_meta_n~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y7_N17
dffeas \L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout  = \L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y7_N29
dffeas \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout  = \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y7_N27
dffeas \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N13
dffeas \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0_combout  = (\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [1] & ((\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [2]) # 
// (!\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]))) # (!\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [1] & (\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [2] & 
// !\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]))

	.dataa(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [1]),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [2]),
	.datad(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0 .lut_mask = 16'hA0FA;
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~1_combout  = (\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0_combout  & ((\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ) # 
// ((\L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~q  & \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0])))) # (!\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0_combout  & 
// (\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q  & ((\L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~q ) # (\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]))))

	.dataa(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~0_combout ),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rxd_synced_n~q ),
	.datac(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|input_shreg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~1 .lut_mask = 16'hF8E0;
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y7_N21
dffeas \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector1~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector1~0_combout  = (\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q  & (((\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q  & !\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q 
// )) # (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ))) # (!\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q  & (((\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q  & 
// !\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ))))

	.dataa(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q ),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector1~0 .lut_mask = 16'h22F2;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y5_N11
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector2~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector2~0_combout  = (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & ((\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q ) # ((!\L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout  & 
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q )))) # (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout  & (\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q 
// )))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout ),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.startbit~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector2~0 .lut_mask = 16'hBA30;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y5_N19
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~0_combout  = \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0] $ (((\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q )))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0]),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~0 .lut_mask = 16'h5AF0;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y5_N27
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~1_combout  = \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [1] $ (((\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0] & (\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q  & 
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ))))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0]),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [1]),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~1 .lut_mask = 16'h78F0;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y5_N5
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout  = (\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q  & \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q )

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0 .lut_mask = 16'hCC00;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~2_combout  = \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [2] $ (((\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0] & (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [1] & 
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ))))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0]),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [1]),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [2]),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~2 .lut_mask = 16'h78F0;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y5_N21
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout  = (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [1] & (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0] & 
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [2])))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [1]),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [0]),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_bit_count [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~1_combout  = (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout  & ((\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q )))) # 
// (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & ((\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ) # ((\L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout  & \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ))))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~0_combout ),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.databits~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~1 .lut_mask = 16'hDC50;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y5_N9
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~7 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~7_combout  = (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & ((\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ) # 
// ((!\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q  & !\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q )))) # (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & 
// (((!\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q  & !\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ))))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ),
	.datac(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~7_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~7 .lut_mask = 16'h888F;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~8_combout  = (\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked  & !\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~7_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~8 .lut_mask = 16'h00F0;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y5_N17
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0_combout  = (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0] & \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0 .lut_mask = 16'h0F00;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N13
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~1  = CARRY(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0])

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~1 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~0 .lut_mask = 16'h55AA;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~2_combout  = (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~1 )) # 
// (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & ((\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~1 ) # (GND)))
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~3  = CARRY((!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~1 ) # (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~1 ),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~2_combout ),
	.cout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~3 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~2 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout  = (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~2_combout  & \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~2_combout ),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1 .lut_mask = 16'hF000;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N29
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~4_combout  = (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~3  $ (GND))) # 
// (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~3  & VCC))
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~5  = CARRY((\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & !\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~3 ))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~3 ),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~4_combout ),
	.cout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~5 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~4 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal0~0_combout  = (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2] & (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1] & 
// (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0])))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [1]),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal0~0 .lut_mask = 16'h0400;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2_combout  = (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~4_combout  & (\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q  & 
// ((!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]) # (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ))))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~4_combout ),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2 .lut_mask = 16'h2A00;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N27
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~6 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~6_combout  = (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~5 )) # 
// (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3] & ((\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~5 ) # (GND)))
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~7  = CARRY((!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~5 ) # (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~5 ),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~6_combout ),
	.cout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~7 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~6 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout  = (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~6_combout  & \L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~6_combout ),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3 .lut_mask = 16'hF000;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N23
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~8_combout  = \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~7  $ (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.cin(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~7 ),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~8 .lut_mask = 16'hF00F;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout  = (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~8_combout  & (\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q  & 
// ((!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]) # (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ))))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Add0~8_combout ),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.idle~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4 .lut_mask = 16'h2A00;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N25
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0_combout  = (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4] & \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal0~0_combout )

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|clk_div_cnt [4]),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal0~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0 .lut_mask = 16'h3300;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N15
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~0_combout  = (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q  & \L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q 
// ))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ),
	.datac(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~0 .lut_mask = 16'h8080;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y5_N23
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0_combout  = (\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q  & !\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|fsm_pstate.stopbit~q ),
	.datac(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0 .lut_mask = 16'h0808;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y5_N31
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|err_reg~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|err_reg~0_combout  = (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & (\L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q  & !\L_UART_TOP_inst|RX_Slave1|Equal0~4_combout ))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datab(\L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_Slave1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|err_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|err_reg~0 .lut_mask = 16'h0044;
defparam \L_UART_TOP_inst|RX_Slave1|err_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|err_reg~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|err_reg~1_combout  = (\L_UART_TOP_inst|RX_Slave1|err_reg~q ) # ((\L_UART_TOP_inst|RX_Slave1|error_flg~q  & \L_UART_TOP_inst|RX_Slave1|err_reg~0_combout ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave1|error_flg~q ),
	.datac(\L_UART_TOP_inst|RX_Slave1|err_reg~q ),
	.datad(\L_UART_TOP_inst|RX_Slave1|err_reg~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|err_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|err_reg~1 .lut_mask = 16'hFCF0;
defparam \L_UART_TOP_inst|RX_Slave1|err_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector18~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector18~0_combout  = (!\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & \L_UART_TOP_inst|RX_Slave1|err_reg~q )

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_Slave1|err_reg~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector18~0 .lut_mask = 16'h3300;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N7
dffeas \L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|TX_Master_inst|Selector17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|err_reg~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|err_reg~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]) # (!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(gnd),
	.datab(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|err_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|err_reg~2 .lut_mask = 16'hF3F3;
defparam \L_UART_TOP_inst|RX_Slave1|err_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y4_N25
dffeas \L_UART_TOP_inst|RX_Slave1|err_reg (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|err_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\L_UART_TOP_inst|RX_Slave1|err_reg~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|err_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|err_reg .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|err_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector24~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector24~0_combout  = (!\L_UART_TOP_inst|RX_Slave1|err_reg~0_combout  & ((\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ) # ((\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & !\L_UART_TOP_inst|RX_Slave1|err_reg~q ))))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datab(\L_UART_TOP_inst|RX_Slave1|err_reg~q ),
	.datac(\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datad(\L_UART_TOP_inst|RX_Slave1|err_reg~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector24~0 .lut_mask = 16'h00F2;
defparam \L_UART_TOP_inst|RX_Slave1|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y4_N7
dffeas \L_UART_TOP_inst|RX_Slave1|state.S_IDLE (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|state.S_IDLE .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector15~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector15~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & (!\L_UART_TOP_inst|RX_Slave1|counter [0] & \L_UART_TOP_inst|RX_Slave1|Equal0~4_combout )))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datac(\L_UART_TOP_inst|RX_Slave1|counter [0]),
	.datad(\L_UART_TOP_inst|RX_Slave1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector15~0 .lut_mask = 16'h0200;
defparam \L_UART_TOP_inst|RX_Slave1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|counter~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|counter~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & ((\L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ))) # (!\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (!\L_UART_TOP_inst|RX_Slave1|err_reg~q ))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave1|err_reg~q ),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter~0 .lut_mask = 16'hBB11;
defparam \L_UART_TOP_inst|RX_Slave1|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N3
dffeas \L_UART_TOP_inst|RX_Slave1|counter[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Add0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Add0~1  = CARRY(\L_UART_TOP_inst|RX_Slave1|counter [0])

	.dataa(\L_UART_TOP_inst|RX_Slave1|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\L_UART_TOP_inst|RX_Slave1|Add0~1 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Add0~0 .lut_mask = 16'h55AA;
defparam \L_UART_TOP_inst|RX_Slave1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Add0~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Add0~2_combout  = (\L_UART_TOP_inst|RX_Slave1|counter [1] & (!\L_UART_TOP_inst|RX_Slave1|Add0~1 )) # (!\L_UART_TOP_inst|RX_Slave1|counter [1] & ((\L_UART_TOP_inst|RX_Slave1|Add0~1 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave1|Add0~3  = CARRY((!\L_UART_TOP_inst|RX_Slave1|Add0~1 ) # (!\L_UART_TOP_inst|RX_Slave1|counter [1]))

	.dataa(\L_UART_TOP_inst|RX_Slave1|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave1|Add0~1 ),
	.combout(\L_UART_TOP_inst|RX_Slave1|Add0~2_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave1|Add0~3 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Add0~2 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_Slave1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector14~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector14~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & \L_UART_TOP_inst|RX_Slave1|Add0~2_combout ))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datad(\L_UART_TOP_inst|RX_Slave1|Add0~2_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector14~0 .lut_mask = 16'h0A00;
defparam \L_UART_TOP_inst|RX_Slave1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N11
dffeas \L_UART_TOP_inst|RX_Slave1|counter[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Add0~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Add0~4_combout  = (\L_UART_TOP_inst|RX_Slave1|counter [2] & (\L_UART_TOP_inst|RX_Slave1|Add0~3  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave1|counter [2] & (!\L_UART_TOP_inst|RX_Slave1|Add0~3  & VCC))
// \L_UART_TOP_inst|RX_Slave1|Add0~5  = CARRY((\L_UART_TOP_inst|RX_Slave1|counter [2] & !\L_UART_TOP_inst|RX_Slave1|Add0~3 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave1|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave1|Add0~3 ),
	.combout(\L_UART_TOP_inst|RX_Slave1|Add0~4_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave1|Add0~5 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Add0~4 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_Slave1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector13~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector13~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & \L_UART_TOP_inst|RX_Slave1|Add0~4_combout ))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datad(\L_UART_TOP_inst|RX_Slave1|Add0~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector13~0 .lut_mask = 16'h0A00;
defparam \L_UART_TOP_inst|RX_Slave1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N29
dffeas \L_UART_TOP_inst|RX_Slave1|counter[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Add0~6 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Add0~6_combout  = (\L_UART_TOP_inst|RX_Slave1|counter [3] & (!\L_UART_TOP_inst|RX_Slave1|Add0~5 )) # (!\L_UART_TOP_inst|RX_Slave1|counter [3] & ((\L_UART_TOP_inst|RX_Slave1|Add0~5 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave1|Add0~7  = CARRY((!\L_UART_TOP_inst|RX_Slave1|Add0~5 ) # (!\L_UART_TOP_inst|RX_Slave1|counter [3]))

	.dataa(\L_UART_TOP_inst|RX_Slave1|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave1|Add0~5 ),
	.combout(\L_UART_TOP_inst|RX_Slave1|Add0~6_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave1|Add0~7 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Add0~6 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_Slave1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector12~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector12~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & \L_UART_TOP_inst|RX_Slave1|Add0~6_combout ))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datad(\L_UART_TOP_inst|RX_Slave1|Add0~6_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector12~0 .lut_mask = 16'h0A00;
defparam \L_UART_TOP_inst|RX_Slave1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N27
dffeas \L_UART_TOP_inst|RX_Slave1|counter[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Add0~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Add0~8_combout  = (\L_UART_TOP_inst|RX_Slave1|counter [4] & (\L_UART_TOP_inst|RX_Slave1|Add0~7  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave1|counter [4] & (!\L_UART_TOP_inst|RX_Slave1|Add0~7  & VCC))
// \L_UART_TOP_inst|RX_Slave1|Add0~9  = CARRY((\L_UART_TOP_inst|RX_Slave1|counter [4] & !\L_UART_TOP_inst|RX_Slave1|Add0~7 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave1|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave1|Add0~7 ),
	.combout(\L_UART_TOP_inst|RX_Slave1|Add0~8_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave1|Add0~9 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Add0~8 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_Slave1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector11~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector11~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & \L_UART_TOP_inst|RX_Slave1|Add0~8_combout ))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datac(\L_UART_TOP_inst|RX_Slave1|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector11~0 .lut_mask = 16'h2020;
defparam \L_UART_TOP_inst|RX_Slave1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N19
dffeas \L_UART_TOP_inst|RX_Slave1|counter[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Add0~10 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Add0~10_combout  = (\L_UART_TOP_inst|RX_Slave1|counter [5] & (!\L_UART_TOP_inst|RX_Slave1|Add0~9 )) # (!\L_UART_TOP_inst|RX_Slave1|counter [5] & ((\L_UART_TOP_inst|RX_Slave1|Add0~9 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave1|Add0~11  = CARRY((!\L_UART_TOP_inst|RX_Slave1|Add0~9 ) # (!\L_UART_TOP_inst|RX_Slave1|counter [5]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave1|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave1|Add0~9 ),
	.combout(\L_UART_TOP_inst|RX_Slave1|Add0~10_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave1|Add0~11 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Add0~10 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_Slave1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector10~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector10~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & \L_UART_TOP_inst|RX_Slave1|Add0~10_combout ))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datac(\L_UART_TOP_inst|RX_Slave1|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector10~0 .lut_mask = 16'h2020;
defparam \L_UART_TOP_inst|RX_Slave1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N31
dffeas \L_UART_TOP_inst|RX_Slave1|counter[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Add0~12 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Add0~12_combout  = (\L_UART_TOP_inst|RX_Slave1|counter [6] & (\L_UART_TOP_inst|RX_Slave1|Add0~11  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave1|counter [6] & (!\L_UART_TOP_inst|RX_Slave1|Add0~11  & VCC))
// \L_UART_TOP_inst|RX_Slave1|Add0~13  = CARRY((\L_UART_TOP_inst|RX_Slave1|counter [6] & !\L_UART_TOP_inst|RX_Slave1|Add0~11 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave1|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave1|Add0~11 ),
	.combout(\L_UART_TOP_inst|RX_Slave1|Add0~12_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave1|Add0~13 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Add0~12 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_Slave1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector9~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector9~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & \L_UART_TOP_inst|RX_Slave1|Add0~12_combout ))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datac(\L_UART_TOP_inst|RX_Slave1|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector9~0 .lut_mask = 16'h2020;
defparam \L_UART_TOP_inst|RX_Slave1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N7
dffeas \L_UART_TOP_inst|RX_Slave1|counter[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Add0~14 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Add0~14_combout  = (\L_UART_TOP_inst|RX_Slave1|counter [7] & (!\L_UART_TOP_inst|RX_Slave1|Add0~13 )) # (!\L_UART_TOP_inst|RX_Slave1|counter [7] & ((\L_UART_TOP_inst|RX_Slave1|Add0~13 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave1|Add0~15  = CARRY((!\L_UART_TOP_inst|RX_Slave1|Add0~13 ) # (!\L_UART_TOP_inst|RX_Slave1|counter [7]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave1|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave1|Add0~13 ),
	.combout(\L_UART_TOP_inst|RX_Slave1|Add0~14_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave1|Add0~15 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Add0~14 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_Slave1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector8~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector8~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & \L_UART_TOP_inst|RX_Slave1|Add0~14_combout ))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datac(\L_UART_TOP_inst|RX_Slave1|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector8~0 .lut_mask = 16'h2020;
defparam \L_UART_TOP_inst|RX_Slave1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N25
dffeas \L_UART_TOP_inst|RX_Slave1|counter[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Add0~16 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Add0~16_combout  = (\L_UART_TOP_inst|RX_Slave1|counter [8] & (\L_UART_TOP_inst|RX_Slave1|Add0~15  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave1|counter [8] & (!\L_UART_TOP_inst|RX_Slave1|Add0~15  & VCC))
// \L_UART_TOP_inst|RX_Slave1|Add0~17  = CARRY((\L_UART_TOP_inst|RX_Slave1|counter [8] & !\L_UART_TOP_inst|RX_Slave1|Add0~15 ))

	.dataa(\L_UART_TOP_inst|RX_Slave1|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave1|Add0~15 ),
	.combout(\L_UART_TOP_inst|RX_Slave1|Add0~16_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave1|Add0~17 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Add0~16 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_Slave1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector7~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector7~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & \L_UART_TOP_inst|RX_Slave1|Add0~16_combout ))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datad(\L_UART_TOP_inst|RX_Slave1|Add0~16_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector7~0 .lut_mask = 16'h0A00;
defparam \L_UART_TOP_inst|RX_Slave1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N15
dffeas \L_UART_TOP_inst|RX_Slave1|counter[8] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter[8] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Add0~18 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Add0~18_combout  = (\L_UART_TOP_inst|RX_Slave1|counter [9] & (!\L_UART_TOP_inst|RX_Slave1|Add0~17 )) # (!\L_UART_TOP_inst|RX_Slave1|counter [9] & ((\L_UART_TOP_inst|RX_Slave1|Add0~17 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave1|Add0~19  = CARRY((!\L_UART_TOP_inst|RX_Slave1|Add0~17 ) # (!\L_UART_TOP_inst|RX_Slave1|counter [9]))

	.dataa(\L_UART_TOP_inst|RX_Slave1|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave1|Add0~17 ),
	.combout(\L_UART_TOP_inst|RX_Slave1|Add0~18_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave1|Add0~19 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Add0~18 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_Slave1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector6~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector6~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & \L_UART_TOP_inst|RX_Slave1|Add0~18_combout ))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datad(\L_UART_TOP_inst|RX_Slave1|Add0~18_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector6~0 .lut_mask = 16'h0A00;
defparam \L_UART_TOP_inst|RX_Slave1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N17
dffeas \L_UART_TOP_inst|RX_Slave1|counter[9] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter[9] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Equal0~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Equal0~1_combout  = (((\L_UART_TOP_inst|RX_Slave1|counter [7]) # (!\L_UART_TOP_inst|RX_Slave1|counter [8])) # (!\L_UART_TOP_inst|RX_Slave1|counter [9])) # (!\L_UART_TOP_inst|RX_Slave1|counter [6])

	.dataa(\L_UART_TOP_inst|RX_Slave1|counter [6]),
	.datab(\L_UART_TOP_inst|RX_Slave1|counter [9]),
	.datac(\L_UART_TOP_inst|RX_Slave1|counter [8]),
	.datad(\L_UART_TOP_inst|RX_Slave1|counter [7]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Equal0~1 .lut_mask = 16'hFF7F;
defparam \L_UART_TOP_inst|RX_Slave1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Equal0~3 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Equal0~3_combout  = (\L_UART_TOP_inst|RX_Slave1|counter [1]) # (\L_UART_TOP_inst|RX_Slave1|counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave1|counter [1]),
	.datad(\L_UART_TOP_inst|RX_Slave1|counter [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Equal0~3 .lut_mask = 16'hFFF0;
defparam \L_UART_TOP_inst|RX_Slave1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Equal0~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Equal0~2_combout  = (\L_UART_TOP_inst|RX_Slave1|counter [3]) # ((\L_UART_TOP_inst|RX_Slave1|counter [2]) # ((\L_UART_TOP_inst|RX_Slave1|counter [5]) # (\L_UART_TOP_inst|RX_Slave1|counter [4])))

	.dataa(\L_UART_TOP_inst|RX_Slave1|counter [3]),
	.datab(\L_UART_TOP_inst|RX_Slave1|counter [2]),
	.datac(\L_UART_TOP_inst|RX_Slave1|counter [5]),
	.datad(\L_UART_TOP_inst|RX_Slave1|counter [4]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Equal0~2 .lut_mask = 16'hFFFE;
defparam \L_UART_TOP_inst|RX_Slave1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Add0~20 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Add0~20_combout  = (\L_UART_TOP_inst|RX_Slave1|counter [10] & (\L_UART_TOP_inst|RX_Slave1|Add0~19  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave1|counter [10] & (!\L_UART_TOP_inst|RX_Slave1|Add0~19  & VCC))
// \L_UART_TOP_inst|RX_Slave1|Add0~21  = CARRY((\L_UART_TOP_inst|RX_Slave1|counter [10] & !\L_UART_TOP_inst|RX_Slave1|Add0~19 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave1|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave1|Add0~19 ),
	.combout(\L_UART_TOP_inst|RX_Slave1|Add0~20_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave1|Add0~21 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Add0~20 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_Slave1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector5~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector5~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & \L_UART_TOP_inst|RX_Slave1|Add0~20_combout ))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datad(\L_UART_TOP_inst|RX_Slave1|Add0~20_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector5~0 .lut_mask = 16'h0A00;
defparam \L_UART_TOP_inst|RX_Slave1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y4_N19
dffeas \L_UART_TOP_inst|RX_Slave1|counter[10] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter[10] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Add0~22 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Add0~22_combout  = (\L_UART_TOP_inst|RX_Slave1|counter [11] & (!\L_UART_TOP_inst|RX_Slave1|Add0~21 )) # (!\L_UART_TOP_inst|RX_Slave1|counter [11] & ((\L_UART_TOP_inst|RX_Slave1|Add0~21 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave1|Add0~23  = CARRY((!\L_UART_TOP_inst|RX_Slave1|Add0~21 ) # (!\L_UART_TOP_inst|RX_Slave1|counter [11]))

	.dataa(\L_UART_TOP_inst|RX_Slave1|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave1|Add0~21 ),
	.combout(\L_UART_TOP_inst|RX_Slave1|Add0~22_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave1|Add0~23 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Add0~22 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_Slave1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector4~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector4~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (\L_UART_TOP_inst|RX_Slave1|Add0~22_combout  & !\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datac(\L_UART_TOP_inst|RX_Slave1|Add0~22_combout ),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector4~0 .lut_mask = 16'h00C0;
defparam \L_UART_TOP_inst|RX_Slave1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N31
dffeas \L_UART_TOP_inst|RX_Slave1|counter[11] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter[11] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Add0~24 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Add0~24_combout  = (\L_UART_TOP_inst|RX_Slave1|counter [12] & (\L_UART_TOP_inst|RX_Slave1|Add0~23  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave1|counter [12] & (!\L_UART_TOP_inst|RX_Slave1|Add0~23  & VCC))
// \L_UART_TOP_inst|RX_Slave1|Add0~25  = CARRY((\L_UART_TOP_inst|RX_Slave1|counter [12] & !\L_UART_TOP_inst|RX_Slave1|Add0~23 ))

	.dataa(\L_UART_TOP_inst|RX_Slave1|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave1|Add0~23 ),
	.combout(\L_UART_TOP_inst|RX_Slave1|Add0~24_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave1|Add0~25 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Add0~24 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_Slave1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector3~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector3~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & \L_UART_TOP_inst|RX_Slave1|Add0~24_combout ))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datad(\L_UART_TOP_inst|RX_Slave1|Add0~24_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector3~0 .lut_mask = 16'h0A00;
defparam \L_UART_TOP_inst|RX_Slave1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N13
dffeas \L_UART_TOP_inst|RX_Slave1|counter[12] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter[12] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Add0~26 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Add0~26_combout  = \L_UART_TOP_inst|RX_Slave1|Add0~25  $ (\L_UART_TOP_inst|RX_Slave1|counter [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_Slave1|counter [13]),
	.cin(\L_UART_TOP_inst|RX_Slave1|Add0~25 ),
	.combout(\L_UART_TOP_inst|RX_Slave1|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Add0~26 .lut_mask = 16'h0FF0;
defparam \L_UART_TOP_inst|RX_Slave1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector2~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector2~0_combout  = (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & (\L_UART_TOP_inst|RX_Slave1|Add0~26_combout  & \L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave1|Add0~26_combout ),
	.datad(\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector2~0 .lut_mask = 16'h5000;
defparam \L_UART_TOP_inst|RX_Slave1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y4_N23
dffeas \L_UART_TOP_inst|RX_Slave1|counter[13] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave1|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|counter[13] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Equal0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Equal0~0_combout  = ((\L_UART_TOP_inst|RX_Slave1|counter [13]) # ((!\L_UART_TOP_inst|RX_Slave1|counter [10]) # (!\L_UART_TOP_inst|RX_Slave1|counter [11]))) # (!\L_UART_TOP_inst|RX_Slave1|counter [12])

	.dataa(\L_UART_TOP_inst|RX_Slave1|counter [12]),
	.datab(\L_UART_TOP_inst|RX_Slave1|counter [13]),
	.datac(\L_UART_TOP_inst|RX_Slave1|counter [11]),
	.datad(\L_UART_TOP_inst|RX_Slave1|counter [10]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Equal0~0 .lut_mask = 16'hDFFF;
defparam \L_UART_TOP_inst|RX_Slave1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Equal0~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Equal0~4_combout  = (\L_UART_TOP_inst|RX_Slave1|Equal0~1_combout ) # ((\L_UART_TOP_inst|RX_Slave1|Equal0~3_combout ) # ((\L_UART_TOP_inst|RX_Slave1|Equal0~2_combout ) # (\L_UART_TOP_inst|RX_Slave1|Equal0~0_combout )))

	.dataa(\L_UART_TOP_inst|RX_Slave1|Equal0~1_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave1|Equal0~3_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave1|Equal0~2_combout ),
	.datad(\L_UART_TOP_inst|RX_Slave1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Equal0~4 .lut_mask = 16'hFFFE;
defparam \L_UART_TOP_inst|RX_Slave1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector26~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector26~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & ((\L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ))) # (!\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (\L_UART_TOP_inst|RX_Slave1|err_reg~q ))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave1|err_reg~q ),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector26~0 .lut_mask = 16'hEE44;
defparam \L_UART_TOP_inst|RX_Slave1|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Decoder0~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout  = (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & \L_UART_TOP_inst|TX_Master_inst|data_pointer [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Decoder0~1 .lut_mask = 16'h0F00;
defparam \L_UART_TOP_inst|TX_Master_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector15~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector15~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q  & (((!\L_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout )))) # (!\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q  & 
// ((\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & ((!\L_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout ))) # (!\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector15~0 .lut_mask = 16'h02FE;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector15~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector15~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|Selector26~0_combout  & ((\L_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|Selector15~0_combout  & 
// \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1])))) # (!\L_UART_TOP_inst|TX_Master_inst|Selector26~0_combout  & (\L_UART_TOP_inst|TX_Master_inst|Selector15~0_combout  & (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1])))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|Selector26~0_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|Selector15~0_combout ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector15~1 .lut_mask = 16'hEAC0;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N1
dffeas \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector0~0_combout  = (\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q  & ((\L_UART_TOP_inst|RX_Slave1|fifo_write~q ) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q )))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave1|fifo_write~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector0~0 .lut_mask = 16'hA0AA;
defparam \L_UART_TOP_inst|RX_Slave1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector0~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector0~1_combout  = (\L_UART_TOP_inst|RX_Slave1|Selector0~0_combout ) # ((!\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (\L_UART_TOP_inst|RX_Slave1|err_reg~q  & \L_UART_TOP_inst|RX_Slave1|fifo_write~q )))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave1|err_reg~q ),
	.datac(\L_UART_TOP_inst|RX_Slave1|fifo_write~q ),
	.datad(\L_UART_TOP_inst|RX_Slave1|Selector0~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector0~1 .lut_mask = 16'hFF40;
defparam \L_UART_TOP_inst|RX_Slave1|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y4_N5
dffeas \L_UART_TOP_inst|RX_Slave1|fifo_write (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|fifo_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|fifo_write .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|fifo_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (\L_UART_TOP_inst|RX_Slave1|fifo_write~q  & !\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave1|fifo_write~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h00F0;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (((VCC) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hF000;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]) # (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  $ 
// (((\L_UART_TOP_inst|RX_Slave1|fifo_write~q  & !\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ))))

	.dataa(\L_UART_TOP_inst|RX_Slave1|fifo_write~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12 .lut_mask = 16'hFCDE;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y7_N5
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) # ((GND))))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y7_N7
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ((VCC)))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (((VCC) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y7_N9
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # ((GND))))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y7_N11
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ((VCC)))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (((VCC) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y7_N13
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) # ((GND))))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 16'h5A6F;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y7_N15
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & ((VCC)))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (((VCC) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 16'hA509;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y7_N17
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ (((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]) # ((GND))))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 16'h5A6F;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y7_N19
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN148 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN148_BDD149  = (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// !\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN148_BDD149 ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN148 .lut_mask = 16'h0001;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout  = \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  $ 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 16'hF00F;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y7_N21
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN150 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN150_BDD151  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1] & (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// !\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN150_BDD151 ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN150 .lut_mask = 16'h0002;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN146 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN146_BDD147  = (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ) # (!\L_UART_TOP_inst|RX_Slave1|fifo_write~q ))))

	.dataa(\L_UART_TOP_inst|RX_Slave1|fifo_write~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN146_BDD147 ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN146 .lut_mask = 16'h0301;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN148_BDD149  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN150_BDD151  & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN146_BDD147 )))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN148_BDD149 ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN150_BDD151 ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN146_BDD147 ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y7_N27
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # ((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout )))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 16'h8EDE;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1] & \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 .lut_mask = 16'h0F00;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y7_N5
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & !\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 .lut_mask = 16'h0002;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ) # 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ) # ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & 
// !\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout )))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 .lut_mask = 16'hEEFE;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  & 
// ((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~0 .lut_mask = 16'h1300;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y7_N13
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2_combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3_combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2_combout )))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~4_combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3_combout  & 
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~5_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ) # (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~4_combout )))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & 
// (((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ) # (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~4_combout ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 16'h7770;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y7_N25
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector26~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector26~1_combout  = (\L_UART_TOP_inst|RX_Slave1|Selector26~0_combout  & (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & 
// \L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ))) # (!\L_UART_TOP_inst|RX_Slave1|Selector26~0_combout  & ((\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q )) # 
// (!\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q  & ((\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q )))))

	.dataa(\L_UART_TOP_inst|RX_Slave1|Selector26~0_combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datad(\L_UART_TOP_inst|RX_Slave1|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector26~1 .lut_mask = 16'h6450;
defparam \L_UART_TOP_inst|RX_Slave1|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y4_N31
dffeas \L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector26~1_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector25~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector25~0_combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q  & (((\L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q  & \L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q )))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ))

	.dataa(\L_UART_TOP_inst|RX_Slave1|state.S_FIFO_WRITE~q ),
	.datab(\L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector25~0 .lut_mask = 16'hC0AA;
defparam \L_UART_TOP_inst|RX_Slave1|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|Selector25~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|Selector25~1_combout  = (\L_UART_TOP_inst|RX_Slave1|Selector25~0_combout ) # ((\L_UART_TOP_inst|RX_Slave1|Equal0~4_combout  & (!\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q  & \L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q )))

	.dataa(\L_UART_TOP_inst|RX_Slave1|Equal0~4_combout ),
	.datab(\L_UART_TOP_inst|RX_UART1|uart_rx_i|DOUT_VLD~q ),
	.datac(\L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ),
	.datad(\L_UART_TOP_inst|RX_Slave1|Selector25~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|Selector25~1 .lut_mask = 16'hFF20;
defparam \L_UART_TOP_inst|RX_Slave1|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y4_N3
dffeas \L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|Selector25~1_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|error_flg~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|error_flg~0_combout  = (\L_UART_TOP_inst|RX_Slave1|error_flg~q  & (((!\L_UART_TOP_inst|RX_Slave1|err_reg~0_combout )))) # (!\L_UART_TOP_inst|RX_Slave1|error_flg~q  & (\L_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~q  & 
// (\L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q )))

	.dataa(\L_UART_TOP_inst|RX_UART1|uart_rx_i|FRAME_ERROR~q ),
	.datab(\L_UART_TOP_inst|RX_Slave1|state.S_DATA_WAIT~q ),
	.datac(\L_UART_TOP_inst|RX_Slave1|error_flg~q ),
	.datad(\L_UART_TOP_inst|RX_Slave1|err_reg~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|error_flg~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|error_flg~0 .lut_mask = 16'h08F8;
defparam \L_UART_TOP_inst|RX_Slave1|error_flg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y4_N21
dffeas \L_UART_TOP_inst|RX_Slave1|error_flg (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|error_flg~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|error_flg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|error_flg .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|error_flg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|rdy~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|rdy~0_combout  = (\L_UART_TOP_inst|RX_Slave1|rdy~q ) # ((!\L_UART_TOP_inst|RX_Slave1|error_flg~q  & \L_UART_TOP_inst|RX_Slave1|err_reg~0_combout ))

	.dataa(\L_UART_TOP_inst|RX_Slave1|error_flg~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave1|rdy~q ),
	.datad(\L_UART_TOP_inst|RX_Slave1|err_reg~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|rdy~0 .lut_mask = 16'hF5F0;
defparam \L_UART_TOP_inst|RX_Slave1|rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector12~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector12~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (((\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [1]) # (\L_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout )))) # 
// (!\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (!\L_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout  & (\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [1])))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [1]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector12~0 .lut_mask = 16'hDCD0;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N9
dffeas \L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave1|rdy~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave1|rdy~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [1]) # (!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave1|rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|rdy~1 .lut_mask = 16'hFF55;
defparam \L_UART_TOP_inst|RX_Slave1|rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N17
dffeas \L_UART_TOP_inst|RX_Slave1|rdy (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave1|rdy~0_combout ),
	.asdata(vcc),
	.clrn(!\L_UART_TOP_inst|RX_Slave1|rdy~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave1|rdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave1|rdy .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave1|rdy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|data_pointer[0]~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|data_pointer[0]~1_combout  = (\L_UART_TOP_inst|RX_Slave1|rdy~q  & !\L_UART_TOP_inst|RX_Slave2|rdy~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave1|rdy~q ),
	.datad(\L_UART_TOP_inst|RX_Slave2|rdy~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|data_pointer[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|data_pointer[0]~1 .lut_mask = 16'h00F0;
defparam \L_UART_TOP_inst|TX_Master_inst|data_pointer[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N11
dffeas \L_UART_TOP_inst|TX_Master_inst|data_pointer[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|data_pointer[0]~1_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|TX_Master_inst|data_pointer[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|data_pointer[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|data_pointer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Decoder0~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & !\L_UART_TOP_inst|TX_Master_inst|data_pointer [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Decoder0~0 .lut_mask = 16'h00F0;
defparam \L_UART_TOP_inst|TX_Master_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector11~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector11~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (((\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [2]) # (\L_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout )))) # 
// (!\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (!\L_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout  & (\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [2])))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [2]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector11~0 .lut_mask = 16'hDCD0;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N13
dffeas \L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|rdy~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|rdy~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [2]) # (!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|rdy~1 .lut_mask = 16'hFF0F;
defparam \L_UART_TOP_inst|RX_Slave2|rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N19
dffeas \L_UART_TOP_inst|RX_Slave2|rdy (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|rdy~0_combout ),
	.asdata(vcc),
	.clrn(!\L_UART_TOP_inst|RX_Slave2|rdy~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|rdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|rdy .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|rdy .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N25
dffeas \L_UART_TOP_inst|TX_Master_inst|data_pointer[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\L_UART_TOP_inst|RX_Slave2|rdy~q ),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\L_UART_TOP_inst|TX_Master_inst|data_pointer[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|data_pointer[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|data_pointer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector16~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector16~0_combout  = (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & !\L_UART_TOP_inst|TX_Master_inst|data_pointer [0])

	.dataa(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector16~0 .lut_mask = 16'h0055;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector16~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector16~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q  & (!\L_UART_TOP_inst|TX_Master_inst|Selector16~0_combout )) # (!\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q  & 
// ((\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (!\L_UART_TOP_inst|TX_Master_inst|Selector16~0_combout )) # (!\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & ((\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q )))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|Selector16~0_combout ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector16~1 .lut_mask = 16'h3732;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector16~2 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector16~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|Selector26~0_combout  & ((\L_UART_TOP_inst|TX_Master_inst|Selector16~0_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|Selector16~1_combout  & 
// \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0])))) # (!\L_UART_TOP_inst|TX_Master_inst|Selector26~0_combout  & (\L_UART_TOP_inst|TX_Master_inst|Selector16~1_combout  & (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0])))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|Selector26~0_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|Selector16~1_combout ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Selector16~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector16~2 .lut_mask = 16'hEAC0;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N3
dffeas \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector16~2_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hF000;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]) # (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  $ 
// (((!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q  & \L_UART_TOP_inst|RX_Slave0|fifo_write~q ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(\L_UART_TOP_inst|RX_Slave0|fifo_write~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12 .lut_mask = 16'hEFBA;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N13
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) # ((GND))))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y4_N15
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ((VCC)))) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (((VCC) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y4_N17
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN134 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN134_BDD135  = (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ) # (!\L_UART_TOP_inst|RX_Slave0|fifo_write~q ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(\L_UART_TOP_inst|RX_Slave0|fifo_write~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN134_BDD135 ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN134 .lut_mask = 16'h0045;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # ((GND))))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y4_N19
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ((VCC)))) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (((VCC) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y4_N21
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) # ((GND))))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 16'h5A6F;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y4_N23
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & ((VCC)))) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (((VCC) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 16'hA509;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y4_N25
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ (((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]) # ((GND))))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 16'h5A6F;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y4_N27
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout  = \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  $ 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 16'hF00F;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y4_N29
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN138 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN138_BDD139  = (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// !\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN138_BDD139 ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN138 .lut_mask = 16'h0010;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN136 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN136_BDD137  = (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// !\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN136_BDD137 ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN136 .lut_mask = 16'h0001;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN134_BDD135  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN138_BDD139  & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN136_BDD137  & 
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout )))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN134_BDD135 ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN138_BDD139 ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN136_BDD137 ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  & !\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 .lut_mask = 16'h00F0;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N5
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0] & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & !\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 .lut_mask = 16'h0004;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ) # 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ) # ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & 
// !\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout )))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 .lut_mask = 16'hEEFE;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N21
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout )))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 16'hB1FA;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0] & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  & 
// ((!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .lut_mask = 16'h1050;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N7
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2_combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~4_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3_combout )))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~5_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ) # (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~4_combout )))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ) # 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~4_combout ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 16'h7770;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N29
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector25~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector25~0_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q  & ((\L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q )))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q  & (((\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ))))

	.dataa(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(\L_UART_TOP_inst|RX_Slave0|state.S_FIFO_WRITE~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector25~0 .lut_mask = 16'hB830;
defparam \L_UART_TOP_inst|RX_Slave0|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|Selector25~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|Selector25~1_combout  = (\L_UART_TOP_inst|RX_Slave0|Selector25~0_combout ) # ((\L_UART_TOP_inst|RX_Slave0|Equal0~4_combout  & (\L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q  & !\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q )))

	.dataa(\L_UART_TOP_inst|RX_Slave0|Equal0~4_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave0|Selector25~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|DOUT_VLD~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|Selector25~1 .lut_mask = 16'hCCEC;
defparam \L_UART_TOP_inst|RX_Slave0|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N7
dffeas \L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|Selector25~1_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~0_combout  = (\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q  & (\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q  & \L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q 
// ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_clk_divider_i|DIV_MARK~q ),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|fsm_pstate.stopbit~q ),
	.datad(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~0 .lut_mask = 16'hC000;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N29
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|error_flg~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|error_flg~0_combout  = (\L_UART_TOP_inst|RX_Slave0|error_flg~q  & (((!\L_UART_TOP_inst|RX_Slave0|err_reg~0_combout )))) # (!\L_UART_TOP_inst|RX_Slave0|error_flg~q  & (\L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q  & 
// (\L_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~q )))

	.dataa(\L_UART_TOP_inst|RX_Slave0|state.S_DATA_WAIT~q ),
	.datab(\L_UART_TOP_inst|RX_UART0|uart_rx_i|FRAME_ERROR~q ),
	.datac(\L_UART_TOP_inst|RX_Slave0|error_flg~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|err_reg~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|error_flg~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|error_flg~0 .lut_mask = 16'h08F8;
defparam \L_UART_TOP_inst|RX_Slave0|error_flg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N25
dffeas \L_UART_TOP_inst|RX_Slave0|error_flg (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|error_flg~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|error_flg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|error_flg .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|error_flg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|rdy~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|rdy~0_combout  = (\L_UART_TOP_inst|RX_Slave0|rdy~q ) # ((!\L_UART_TOP_inst|RX_Slave0|error_flg~q  & \L_UART_TOP_inst|RX_Slave0|err_reg~0_combout ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave0|error_flg~q ),
	.datac(\L_UART_TOP_inst|RX_Slave0|rdy~q ),
	.datad(\L_UART_TOP_inst|RX_Slave0|err_reg~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|rdy~0 .lut_mask = 16'hF3F0;
defparam \L_UART_TOP_inst|RX_Slave0|rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector13~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector13~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (((\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [0]) # (\L_UART_TOP_inst|TX_Master_inst|Selector16~0_combout )))) # 
// (!\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (!\L_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout  & (\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [0])))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [0]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Selector16~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector13~0 .lut_mask = 16'hDCD0;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N17
dffeas \L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave0|rdy~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave0|rdy~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [0]) # (!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_rdy_reg [0]),
	.datab(gnd),
	.datac(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave0|rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|rdy~1 .lut_mask = 16'hAFAF;
defparam \L_UART_TOP_inst|RX_Slave0|rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y3_N17
dffeas \L_UART_TOP_inst|RX_Slave0|rdy (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave0|rdy~0_combout ),
	.asdata(vcc),
	.clrn(!\L_UART_TOP_inst|RX_Slave0|rdy~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave0|rdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave0|rdy .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave0|rdy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|state~18 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|state~18_combout  = (!\L_UART_TOP_inst|RX_Slave2|err_reg~q  & (!\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & (!\L_UART_TOP_inst|RX_Slave0|err_reg~q  & !\L_UART_TOP_inst|RX_Slave1|err_reg~q )))

	.dataa(\L_UART_TOP_inst|RX_Slave2|err_reg~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datac(\L_UART_TOP_inst|RX_Slave0|err_reg~q ),
	.datad(\L_UART_TOP_inst|RX_Slave1|err_reg~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|state~18_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|state~18 .lut_mask = 16'h0001;
defparam \L_UART_TOP_inst|TX_Master_inst|state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|data_pointer[1]~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|data_pointer[1]~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state~18_combout  & ((\L_UART_TOP_inst|RX_Slave0|rdy~q ) # ((\L_UART_TOP_inst|RX_Slave1|rdy~q ) # (\L_UART_TOP_inst|RX_Slave2|rdy~q ))))

	.dataa(\L_UART_TOP_inst|RX_Slave0|rdy~q ),
	.datab(\L_UART_TOP_inst|RX_Slave1|rdy~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|state~18_combout ),
	.datad(\L_UART_TOP_inst|RX_Slave2|rdy~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|data_pointer[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|data_pointer[1]~0 .lut_mask = 16'hF0E0;
defparam \L_UART_TOP_inst|TX_Master_inst|data_pointer[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N15
dffeas \L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\L_UART_TOP_inst|TX_Master_inst|data_pointer[1]~0_combout ),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector3~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector3~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [7] & (!\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (!\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & 
// \L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [7]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector3~0 .lut_mask = 16'h0200;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector4~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector4~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & (!\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (!\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & \L_UART_TOP_inst|TX_Master_inst|tx_cnt 
// [6])))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [6]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector4~0 .lut_mask = 16'h0200;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector0~0_combout  = (\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q  & ((\L_UART_TOP_inst|RX_Slave2|fifo_write~q ) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q )))

	.dataa(\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_Slave2|fifo_write~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector0~0 .lut_mask = 16'hAA22;
defparam \L_UART_TOP_inst|RX_Slave2|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector0~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector0~1_combout  = (\L_UART_TOP_inst|RX_Slave2|Selector0~0_combout ) # ((\L_UART_TOP_inst|RX_Slave2|err_reg~q  & (\L_UART_TOP_inst|RX_Slave2|fifo_write~q  & !\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q )))

	.dataa(\L_UART_TOP_inst|RX_Slave2|err_reg~q ),
	.datab(\L_UART_TOP_inst|RX_Slave2|Selector0~0_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave2|fifo_write~q ),
	.datad(\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector0~1 .lut_mask = 16'hCCEC;
defparam \L_UART_TOP_inst|RX_Slave2|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N11
dffeas \L_UART_TOP_inst|RX_Slave2|fifo_write (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|fifo_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|fifo_write .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|fifo_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (\L_UART_TOP_inst|RX_Slave2|fifo_write~q  & !\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave2|fifo_write~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h00F0;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (((VCC) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector17~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector17~1_combout  = (\L_UART_TOP_inst|RX_Slave2|err_reg~q  & !\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave2|err_reg~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector17~1 .lut_mask = 16'h00F0;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N11
dffeas \L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|TX_Master_inst|Selector17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N11
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # ((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout )))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 16'h8BEE;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2] & \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 .lut_mask = 16'h0F00;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N7
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout  = (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2] & \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 .lut_mask = 16'h0100;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & VCC)))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (((VCC) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 16'hC309;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ (((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & (((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]) # (GND))))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7])) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 16'h3C6F;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y5_N17
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout  = \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  $ 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 16'hF00F;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y5_N19
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN144 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN144_BDD145  = (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// !\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN144_BDD145 ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN144 .lut_mask = 16'h0010;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN142 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN142_BDD143  = (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// !\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN142_BDD143 ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN142 .lut_mask = 16'h0001;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN140 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN140_BDD141  = (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ) # (!\L_UART_TOP_inst|RX_Slave2|fifo_write~q ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(\L_UART_TOP_inst|RX_Slave2|fifo_write~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN140_BDD141 ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN140 .lut_mask = 16'h0405;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN144_BDD145  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN142_BDD143  & 
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN140_BDD141 )))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN144_BDD145 ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN142_BDD143 ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_RESYN140_BDD141 ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ) # 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ) # ((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout  & 
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8_combout ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 .lut_mask = 16'hFFDC;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2] & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  & 
// ((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~9_combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~0 .lut_mask = 16'h0700;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N1
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hF000;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]) # (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  $ 
// (((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q  & \L_UART_TOP_inst|RX_Slave2|fifo_write~q ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(\L_UART_TOP_inst|RX_Slave2|fifo_write~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12 .lut_mask = 16'hEFBA;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y5_N3
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & (((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) # (GND))))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y5_N5
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & VCC)))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (((VCC) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y5_N7
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & (((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # (GND))))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h3C6F;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y5_N9
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & VCC)))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (((VCC) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y5_N11
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & (((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) # (GND))))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 16'h3C6F;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y5_N13
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N15
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector4~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector4~1_combout  = (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector4~1 .lut_mask = 16'h2320;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector4~2 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector4~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\L_UART_TOP_inst|TX_Master_inst|Selector4~1_combout ) # 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & \L_UART_TOP_inst|TX_Master_inst|data_pointer [0]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|Selector4~1_combout ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector4~2 .lut_mask = 16'hA8A0;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector5~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector5~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & (!\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (!\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & \L_UART_TOP_inst|TX_Master_inst|tx_cnt 
// [5])))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [5]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector5~0 .lut_mask = 16'h0200;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector5~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector5~1_combout  = (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]))) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector5~1 .lut_mask = 16'h3202;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector5~2 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector5~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\L_UART_TOP_inst|TX_Master_inst|Selector5~1_combout ) # 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & \L_UART_TOP_inst|TX_Master_inst|data_pointer [0]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Selector5~1_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector5~2 .lut_mask = 16'hF080;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector6~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector6~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & (!\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [4] & 
// !\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [4]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector6~0 .lut_mask = 16'h0020;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector6~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector6~1_combout  = (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector6~1 .lut_mask = 16'h4450;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector6~2 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector6~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\L_UART_TOP_inst|TX_Master_inst|Selector6~1_combout ) # 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & \L_UART_TOP_inst|TX_Master_inst|data_pointer [0]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Selector6~1_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector6~2 .lut_mask = 16'hF080;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector7~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector7~1_combout  = (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]))) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector7~1 .lut_mask = 16'h00CA;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector7~2 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector7~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\L_UART_TOP_inst|TX_Master_inst|Selector7~1_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Selector7~1_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector7~2 .lut_mask = 16'hAA80;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector7~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector7~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & (!\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (!\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & \L_UART_TOP_inst|TX_Master_inst|tx_cnt 
// [3])))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [3]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector7~0 .lut_mask = 16'h0200;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector8~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector8~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & (!\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (!\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & \L_UART_TOP_inst|TX_Master_inst|tx_cnt 
// [2])))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector8~0 .lut_mask = 16'h0200;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Add3~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Add3~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [0] $ (VCC))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & 
// (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [0] & VCC))
// \L_UART_TOP_inst|TX_Master_inst|Add3~1  = CARRY((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & \L_UART_TOP_inst|TX_Master_inst|tx_cnt [0]))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Add3~0_combout ),
	.cout(\L_UART_TOP_inst|TX_Master_inst|Add3~1 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Add3~0 .lut_mask = 16'h6688;
defparam \L_UART_TOP_inst|TX_Master_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector10~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector10~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & (!\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [0] & 
// !\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [0]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector10~0 .lut_mask = 16'h0020;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector10~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector10~1_combout  = (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector10~1 .lut_mask = 16'h00AC;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector10~2 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector10~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\L_UART_TOP_inst|TX_Master_inst|Selector10~1_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|Selector10~1_combout ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector10~2 .lut_mask = 16'hA8A0;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector10~3 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector10~3_combout  = (\L_UART_TOP_inst|TX_Master_inst|Selector10~0_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|Selector10~2_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|Add3~0_combout  & 
// \L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|Add3~0_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|Selector10~0_combout ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|Selector10~2_combout ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector10~3 .lut_mask = 16'hFEFC;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N31
dffeas \L_UART_TOP_inst|TX_Master_inst|tx_cnt[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector10~3_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Add3~2 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Add3~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & ((\L_UART_TOP_inst|TX_Master_inst|tx_cnt [1] & (\L_UART_TOP_inst|TX_Master_inst|Add3~1  & VCC)) # (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [1] & 
// (!\L_UART_TOP_inst|TX_Master_inst|Add3~1 )))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & ((\L_UART_TOP_inst|TX_Master_inst|tx_cnt [1] & (!\L_UART_TOP_inst|TX_Master_inst|Add3~1 )) # (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [1] & 
// ((\L_UART_TOP_inst|TX_Master_inst|Add3~1 ) # (GND)))))
// \L_UART_TOP_inst|TX_Master_inst|Add3~3  = CARRY((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [1] & !\L_UART_TOP_inst|TX_Master_inst|Add3~1 )) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  
// & ((!\L_UART_TOP_inst|TX_Master_inst|Add3~1 ) # (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [1]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|TX_Master_inst|Add3~1 ),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Add3~2_combout ),
	.cout(\L_UART_TOP_inst|TX_Master_inst|Add3~3 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Add3~2 .lut_mask = 16'h9617;
defparam \L_UART_TOP_inst|TX_Master_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Add3~4 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Add3~4_combout  = ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  $ (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [2] $ (!\L_UART_TOP_inst|TX_Master_inst|Add3~3 )))) # (GND)
// \L_UART_TOP_inst|TX_Master_inst|Add3~5  = CARRY((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & ((\L_UART_TOP_inst|TX_Master_inst|tx_cnt [2]) # (!\L_UART_TOP_inst|TX_Master_inst|Add3~3 ))) # 
// (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [2] & !\L_UART_TOP_inst|TX_Master_inst|Add3~3 )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|TX_Master_inst|Add3~3 ),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Add3~4_combout ),
	.cout(\L_UART_TOP_inst|TX_Master_inst|Add3~5 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Add3~4 .lut_mask = 16'h698E;
defparam \L_UART_TOP_inst|TX_Master_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector8~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector8~1_combout  = (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector8~1 .lut_mask = 16'h2320;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector8~2 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector8~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\L_UART_TOP_inst|TX_Master_inst|Selector8~1_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Selector8~1_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector8~2 .lut_mask = 16'hAA80;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector8~3 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector8~3_combout  = (\L_UART_TOP_inst|TX_Master_inst|Selector8~0_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|Selector8~2_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & 
// \L_UART_TOP_inst|TX_Master_inst|Add3~4_combout )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|Selector8~0_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|Add3~4_combout ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Selector8~2_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector8~3 .lut_mask = 16'hFFEA;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N23
dffeas \L_UART_TOP_inst|TX_Master_inst|tx_cnt[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector8~3_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Add3~6 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Add3~6_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & ((\L_UART_TOP_inst|TX_Master_inst|tx_cnt [3] & (\L_UART_TOP_inst|TX_Master_inst|Add3~5  & VCC)) # (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [3] & 
// (!\L_UART_TOP_inst|TX_Master_inst|Add3~5 )))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & ((\L_UART_TOP_inst|TX_Master_inst|tx_cnt [3] & (!\L_UART_TOP_inst|TX_Master_inst|Add3~5 )) # (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [3] & 
// ((\L_UART_TOP_inst|TX_Master_inst|Add3~5 ) # (GND)))))
// \L_UART_TOP_inst|TX_Master_inst|Add3~7  = CARRY((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [3] & !\L_UART_TOP_inst|TX_Master_inst|Add3~5 )) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  
// & ((!\L_UART_TOP_inst|TX_Master_inst|Add3~5 ) # (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [3]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|TX_Master_inst|Add3~5 ),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Add3~6_combout ),
	.cout(\L_UART_TOP_inst|TX_Master_inst|Add3~7 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Add3~6 .lut_mask = 16'h9617;
defparam \L_UART_TOP_inst|TX_Master_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector7~3 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector7~3_combout  = (\L_UART_TOP_inst|TX_Master_inst|Selector7~2_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|Selector7~0_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|Add3~6_combout  & 
// \L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|Selector7~2_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|Selector7~0_combout ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|Add3~6_combout ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector7~3 .lut_mask = 16'hFEEE;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N15
dffeas \L_UART_TOP_inst|TX_Master_inst|tx_cnt[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector7~3_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Add3~8 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Add3~8_combout  = ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  $ (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [4] $ (!\L_UART_TOP_inst|TX_Master_inst|Add3~7 )))) # (GND)
// \L_UART_TOP_inst|TX_Master_inst|Add3~9  = CARRY((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & ((\L_UART_TOP_inst|TX_Master_inst|tx_cnt [4]) # (!\L_UART_TOP_inst|TX_Master_inst|Add3~7 ))) # 
// (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [4] & !\L_UART_TOP_inst|TX_Master_inst|Add3~7 )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|TX_Master_inst|Add3~7 ),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Add3~8_combout ),
	.cout(\L_UART_TOP_inst|TX_Master_inst|Add3~9 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Add3~8 .lut_mask = 16'h698E;
defparam \L_UART_TOP_inst|TX_Master_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector6~3 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector6~3_combout  = (\L_UART_TOP_inst|TX_Master_inst|Selector6~0_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|Selector6~2_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & 
// \L_UART_TOP_inst|TX_Master_inst|Add3~8_combout )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|Selector6~0_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|Selector6~2_combout ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Add3~8_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector6~3 .lut_mask = 16'hFEEE;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N19
dffeas \L_UART_TOP_inst|TX_Master_inst|tx_cnt[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector6~3_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Add3~10 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Add3~10_combout  = (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [5] & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & (\L_UART_TOP_inst|TX_Master_inst|Add3~9  & VCC)) # 
// (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & (!\L_UART_TOP_inst|TX_Master_inst|Add3~9 )))) # (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [5] & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & (!\L_UART_TOP_inst|TX_Master_inst|Add3~9 
// )) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & ((\L_UART_TOP_inst|TX_Master_inst|Add3~9 ) # (GND)))))
// \L_UART_TOP_inst|TX_Master_inst|Add3~11  = CARRY((\L_UART_TOP_inst|TX_Master_inst|tx_cnt [5] & (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & !\L_UART_TOP_inst|TX_Master_inst|Add3~9 )) # (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [5] & 
// ((!\L_UART_TOP_inst|TX_Master_inst|Add3~9 ) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [5]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|TX_Master_inst|Add3~9 ),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Add3~10_combout ),
	.cout(\L_UART_TOP_inst|TX_Master_inst|Add3~11 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Add3~10 .lut_mask = 16'h9617;
defparam \L_UART_TOP_inst|TX_Master_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector5~3 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector5~3_combout  = (\L_UART_TOP_inst|TX_Master_inst|Selector5~0_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|Selector5~2_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & 
// \L_UART_TOP_inst|TX_Master_inst|Add3~10_combout )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|Selector5~0_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|Selector5~2_combout ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Add3~10_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector5~3 .lut_mask = 16'hFEFA;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N11
dffeas \L_UART_TOP_inst|TX_Master_inst|tx_cnt[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector5~3_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Add3~12 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Add3~12_combout  = ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  $ (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [6] $ (!\L_UART_TOP_inst|TX_Master_inst|Add3~11 )))) # (GND)
// \L_UART_TOP_inst|TX_Master_inst|Add3~13  = CARRY((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & ((\L_UART_TOP_inst|TX_Master_inst|tx_cnt [6]) # (!\L_UART_TOP_inst|TX_Master_inst|Add3~11 ))) # 
// (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [6] & !\L_UART_TOP_inst|TX_Master_inst|Add3~11 )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|TX_Master_inst|Add3~11 ),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Add3~12_combout ),
	.cout(\L_UART_TOP_inst|TX_Master_inst|Add3~13 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Add3~12 .lut_mask = 16'h698E;
defparam \L_UART_TOP_inst|TX_Master_inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector4~3 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector4~3_combout  = (\L_UART_TOP_inst|TX_Master_inst|Selector4~0_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|Selector4~2_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & 
// \L_UART_TOP_inst|TX_Master_inst|Add3~12_combout )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|Selector4~0_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|Selector4~2_combout ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Add3~12_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector4~3 .lut_mask = 16'hFEFA;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N17
dffeas \L_UART_TOP_inst|TX_Master_inst|tx_cnt[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector4~3_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Add3~14 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Add3~14_combout  = (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [7] & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & (\L_UART_TOP_inst|TX_Master_inst|Add3~13  & VCC)) # 
// (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & (!\L_UART_TOP_inst|TX_Master_inst|Add3~13 )))) # (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [7] & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & (!\L_UART_TOP_inst|TX_Master_inst|Add3~13 
// )) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & ((\L_UART_TOP_inst|TX_Master_inst|Add3~13 ) # (GND)))))
// \L_UART_TOP_inst|TX_Master_inst|Add3~15  = CARRY((\L_UART_TOP_inst|TX_Master_inst|tx_cnt [7] & (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & !\L_UART_TOP_inst|TX_Master_inst|Add3~13 )) # (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [7] & 
// ((!\L_UART_TOP_inst|TX_Master_inst|Add3~13 ) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [7]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|TX_Master_inst|Add3~13 ),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Add3~14_combout ),
	.cout(\L_UART_TOP_inst|TX_Master_inst|Add3~15 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Add3~14 .lut_mask = 16'h9617;
defparam \L_UART_TOP_inst|TX_Master_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector3~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector3~1_combout  = (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]))) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector3~1 .lut_mask = 16'h00CA;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector3~2 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector3~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\L_UART_TOP_inst|TX_Master_inst|Selector3~1_combout ) # 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & \L_UART_TOP_inst|TX_Master_inst|data_pointer [0]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|Selector3~1_combout ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector3~2 .lut_mask = 16'hF800;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector3~3 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector3~3_combout  = (\L_UART_TOP_inst|TX_Master_inst|Selector3~0_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|Selector3~2_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & 
// \L_UART_TOP_inst|TX_Master_inst|Add3~14_combout )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|Selector3~0_combout ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|Add3~14_combout ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Selector3~2_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector3~3 .lut_mask = 16'hFFEC;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N11
dffeas \L_UART_TOP_inst|TX_Master_inst|tx_cnt[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector3~3_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector2~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector2~0_combout  = (!\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (!\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [8] & 
// \L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [8]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector2~0 .lut_mask = 16'h1000;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector2~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector2~1_combout  = (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8])) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8])))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector2~1 .lut_mask = 16'h00B8;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector2~2 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector2~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\L_UART_TOP_inst|TX_Master_inst|Selector2~1_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & 
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Selector2~1_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector2~2 .lut_mask = 16'hAA80;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Add3~16 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Add3~16_combout  = ((\L_UART_TOP_inst|TX_Master_inst|tx_cnt [8] $ (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  $ (!\L_UART_TOP_inst|TX_Master_inst|Add3~15 )))) # (GND)
// \L_UART_TOP_inst|TX_Master_inst|Add3~17  = CARRY((\L_UART_TOP_inst|TX_Master_inst|tx_cnt [8] & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ) # (!\L_UART_TOP_inst|TX_Master_inst|Add3~15 ))) # (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [8] & 
// (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & !\L_UART_TOP_inst|TX_Master_inst|Add3~15 )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [8]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|TX_Master_inst|Add3~15 ),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Add3~16_combout ),
	.cout(\L_UART_TOP_inst|TX_Master_inst|Add3~17 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Add3~16 .lut_mask = 16'h698E;
defparam \L_UART_TOP_inst|TX_Master_inst|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector2~3 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector2~3_combout  = (\L_UART_TOP_inst|TX_Master_inst|Selector2~0_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|Selector2~2_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & 
// \L_UART_TOP_inst|TX_Master_inst|Add3~16_combout )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|Selector2~0_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|Selector2~2_combout ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Add3~16_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector2~3 .lut_mask = 16'hFEEE;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N23
dffeas \L_UART_TOP_inst|TX_Master_inst|tx_cnt[8] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[8] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Add3~18 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Add3~18_combout  = (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [9] & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & (\L_UART_TOP_inst|TX_Master_inst|Add3~17  & VCC)) # 
// (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & (!\L_UART_TOP_inst|TX_Master_inst|Add3~17 )))) # (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [9] & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & (!\L_UART_TOP_inst|TX_Master_inst|Add3~17 
// )) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & ((\L_UART_TOP_inst|TX_Master_inst|Add3~17 ) # (GND)))))
// \L_UART_TOP_inst|TX_Master_inst|Add3~19  = CARRY((\L_UART_TOP_inst|TX_Master_inst|tx_cnt [9] & (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  & !\L_UART_TOP_inst|TX_Master_inst|Add3~17 )) # (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [9] & 
// ((!\L_UART_TOP_inst|TX_Master_inst|Add3~17 ) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [9]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|TX_Master_inst|Add3~17 ),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Add3~18_combout ),
	.cout(\L_UART_TOP_inst|TX_Master_inst|Add3~19 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Add3~18 .lut_mask = 16'h9617;
defparam \L_UART_TOP_inst|TX_Master_inst|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector1~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector1~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & ((\L_UART_TOP_inst|TX_Master_inst|Add3~18_combout ) # ((!\L_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout  & 
// \L_UART_TOP_inst|TX_Master_inst|tx_cnt [9])))) # (!\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (!\L_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout  & (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [9])))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [9]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Add3~18_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector1~0 .lut_mask = 16'hBA30;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N17
dffeas \L_UART_TOP_inst|TX_Master_inst|tx_cnt[9] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[9] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Add3~20 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Add3~20_combout  = \L_UART_TOP_inst|TX_Master_inst|tx_cnt [10] $ (\L_UART_TOP_inst|TX_Master_inst|Add3~19  $ (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [10]),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ),
	.cin(\L_UART_TOP_inst|TX_Master_inst|Add3~19 ),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Add3~20 .lut_mask = 16'h3CC3;
defparam \L_UART_TOP_inst|TX_Master_inst|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector0~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector0~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & ((\L_UART_TOP_inst|TX_Master_inst|Add3~20_combout ) # ((!\L_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout  & 
// \L_UART_TOP_inst|TX_Master_inst|tx_cnt [10])))) # (!\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (!\L_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout  & (\L_UART_TOP_inst|TX_Master_inst|tx_cnt [10])))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|WideOr0~0_combout ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [10]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Add3~20_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector0~0 .lut_mask = 16'hBA30;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N25
dffeas \L_UART_TOP_inst|TX_Master_inst|tx_cnt[10] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[10] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Equal1~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Equal1~0_combout  = (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [7] & (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [10] & (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [8] & !\L_UART_TOP_inst|TX_Master_inst|tx_cnt [9])))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [7]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [10]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [8]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [9]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Equal1~0 .lut_mask = 16'h0001;
defparam \L_UART_TOP_inst|TX_Master_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Equal1~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Equal1~1_combout  = (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [5] & (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [6] & (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [3] & !\L_UART_TOP_inst|TX_Master_inst|tx_cnt [4])))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [5]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [6]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [3]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [4]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Equal1~1 .lut_mask = 16'h0001;
defparam \L_UART_TOP_inst|TX_Master_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout  & (((!\L_UART_TOP_inst|TX_Master_inst|Equal1~1_combout ) # (!\L_UART_TOP_inst|TX_Master_inst|Equal1~2_combout )) # 
// (!\L_UART_TOP_inst|TX_Master_inst|Equal1~0_combout )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|Equal1~0_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|Equal1~2_combout ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|Equal1~1_combout ),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0 .lut_mask = 16'h7F00;
defparam \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector26~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector26~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector26~0 .lut_mask = 16'hF000;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector14~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector14~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q  & (((!\L_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout )))) # (!\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q  & 
// ((\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & ((!\L_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout ))) # (!\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector14~0 .lut_mask = 16'h02FE;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector14~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector14~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|Selector26~0_combout  & ((\L_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & 
// \L_UART_TOP_inst|TX_Master_inst|Selector14~0_combout )))) # (!\L_UART_TOP_inst|TX_Master_inst|Selector26~0_combout  & (((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & \L_UART_TOP_inst|TX_Master_inst|Selector14~0_combout ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|Selector26~0_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|Decoder0~0_combout ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Selector14~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector14~1 .lut_mask = 16'hF888;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N31
dffeas \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2_combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3_combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2_combout )))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~4_combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3_combout  & 
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~5_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ) # (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~4_combout )))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & 
// (((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ) # (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~4_combout ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 16'h7770;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N29
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector26~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector26~1_combout  = (\L_UART_TOP_inst|RX_Slave2|Selector26~0_combout  & (\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & (\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & 
// !\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ))) # (!\L_UART_TOP_inst|RX_Slave2|Selector26~0_combout  & ((\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ))) # (!\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & (\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ))))

	.dataa(\L_UART_TOP_inst|RX_Slave2|Selector26~0_combout ),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datac(\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector26~1 .lut_mask = 16'h5484;
defparam \L_UART_TOP_inst|RX_Slave2|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N13
dffeas \L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector26~1_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector25~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector25~0_combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q  & (((\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & \L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q )))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ))

	.dataa(\L_UART_TOP_inst|RX_Slave2|state.S_FIFO_WRITE~q ),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datac(\L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector25~0 .lut_mask = 16'hC0AA;
defparam \L_UART_TOP_inst|RX_Slave2|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector15~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector15~0_combout  = (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & (\L_UART_TOP_inst|RX_Slave2|Equal0~4_combout  & (!\L_UART_TOP_inst|RX_Slave2|counter [0] & \L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q )))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datab(\L_UART_TOP_inst|RX_Slave2|Equal0~4_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave2|counter [0]),
	.datad(\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector15~0 .lut_mask = 16'h0400;
defparam \L_UART_TOP_inst|RX_Slave2|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|counter~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|counter~0_combout  = (\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & (\L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q )) # (!\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & ((!\L_UART_TOP_inst|RX_Slave2|err_reg~q )))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ),
	.datac(\L_UART_TOP_inst|RX_Slave2|err_reg~q ),
	.datad(\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter~0 .lut_mask = 16'hCC0F;
defparam \L_UART_TOP_inst|RX_Slave2|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N3
dffeas \L_UART_TOP_inst|RX_Slave2|counter[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Add0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Add0~1  = CARRY(\L_UART_TOP_inst|RX_Slave2|counter [0])

	.dataa(\L_UART_TOP_inst|RX_Slave2|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\L_UART_TOP_inst|RX_Slave2|Add0~1 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Add0~0 .lut_mask = 16'h55AA;
defparam \L_UART_TOP_inst|RX_Slave2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Add0~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Add0~2_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [1] & (!\L_UART_TOP_inst|RX_Slave2|Add0~1 )) # (!\L_UART_TOP_inst|RX_Slave2|counter [1] & ((\L_UART_TOP_inst|RX_Slave2|Add0~1 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave2|Add0~3  = CARRY((!\L_UART_TOP_inst|RX_Slave2|Add0~1 ) # (!\L_UART_TOP_inst|RX_Slave2|counter [1]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave2|Add0~1 ),
	.combout(\L_UART_TOP_inst|RX_Slave2|Add0~2_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave2|Add0~3 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Add0~2 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_Slave2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector14~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector14~0_combout  = (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & (\L_UART_TOP_inst|RX_Slave2|Add0~2_combout  & \L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave2|Add0~2_combout ),
	.datad(\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector14~0 .lut_mask = 16'h5000;
defparam \L_UART_TOP_inst|RX_Slave2|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N29
dffeas \L_UART_TOP_inst|RX_Slave2|counter[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Add0~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Add0~4_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [2] & (\L_UART_TOP_inst|RX_Slave2|Add0~3  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave2|counter [2] & (!\L_UART_TOP_inst|RX_Slave2|Add0~3  & VCC))
// \L_UART_TOP_inst|RX_Slave2|Add0~5  = CARRY((\L_UART_TOP_inst|RX_Slave2|counter [2] & !\L_UART_TOP_inst|RX_Slave2|Add0~3 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave2|Add0~3 ),
	.combout(\L_UART_TOP_inst|RX_Slave2|Add0~4_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave2|Add0~5 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Add0~4 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_Slave2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector13~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector13~0_combout  = (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & (\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & \L_UART_TOP_inst|RX_Slave2|Add0~4_combout ))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datab(\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_Slave2|Add0~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector13~0 .lut_mask = 16'h4400;
defparam \L_UART_TOP_inst|RX_Slave2|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N23
dffeas \L_UART_TOP_inst|RX_Slave2|counter[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Add0~6 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Add0~6_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [3] & (!\L_UART_TOP_inst|RX_Slave2|Add0~5 )) # (!\L_UART_TOP_inst|RX_Slave2|counter [3] & ((\L_UART_TOP_inst|RX_Slave2|Add0~5 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave2|Add0~7  = CARRY((!\L_UART_TOP_inst|RX_Slave2|Add0~5 ) # (!\L_UART_TOP_inst|RX_Slave2|counter [3]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave2|Add0~5 ),
	.combout(\L_UART_TOP_inst|RX_Slave2|Add0~6_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave2|Add0~7 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Add0~6 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_Slave2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector12~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector12~0_combout  = (\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & \L_UART_TOP_inst|RX_Slave2|Add0~6_combout ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datad(\L_UART_TOP_inst|RX_Slave2|Add0~6_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector12~0 .lut_mask = 16'h0C00;
defparam \L_UART_TOP_inst|RX_Slave2|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N19
dffeas \L_UART_TOP_inst|RX_Slave2|counter[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Add0~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Add0~8_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [4] & (\L_UART_TOP_inst|RX_Slave2|Add0~7  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave2|counter [4] & (!\L_UART_TOP_inst|RX_Slave2|Add0~7  & VCC))
// \L_UART_TOP_inst|RX_Slave2|Add0~9  = CARRY((\L_UART_TOP_inst|RX_Slave2|counter [4] & !\L_UART_TOP_inst|RX_Slave2|Add0~7 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave2|Add0~7 ),
	.combout(\L_UART_TOP_inst|RX_Slave2|Add0~8_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave2|Add0~9 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Add0~8 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_Slave2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector11~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector11~0_combout  = (\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & \L_UART_TOP_inst|RX_Slave2|Add0~8_combout ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datad(\L_UART_TOP_inst|RX_Slave2|Add0~8_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector11~0 .lut_mask = 16'h0C00;
defparam \L_UART_TOP_inst|RX_Slave2|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N9
dffeas \L_UART_TOP_inst|RX_Slave2|counter[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Add0~10 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Add0~10_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [5] & (!\L_UART_TOP_inst|RX_Slave2|Add0~9 )) # (!\L_UART_TOP_inst|RX_Slave2|counter [5] & ((\L_UART_TOP_inst|RX_Slave2|Add0~9 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave2|Add0~11  = CARRY((!\L_UART_TOP_inst|RX_Slave2|Add0~9 ) # (!\L_UART_TOP_inst|RX_Slave2|counter [5]))

	.dataa(\L_UART_TOP_inst|RX_Slave2|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave2|Add0~9 ),
	.combout(\L_UART_TOP_inst|RX_Slave2|Add0~10_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave2|Add0~11 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Add0~10 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_Slave2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector10~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector10~0_combout  = (\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & \L_UART_TOP_inst|RX_Slave2|Add0~10_combout ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datad(\L_UART_TOP_inst|RX_Slave2|Add0~10_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector10~0 .lut_mask = 16'h0C00;
defparam \L_UART_TOP_inst|RX_Slave2|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N21
dffeas \L_UART_TOP_inst|RX_Slave2|counter[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Add0~12 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Add0~12_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [6] & (\L_UART_TOP_inst|RX_Slave2|Add0~11  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave2|counter [6] & (!\L_UART_TOP_inst|RX_Slave2|Add0~11  & VCC))
// \L_UART_TOP_inst|RX_Slave2|Add0~13  = CARRY((\L_UART_TOP_inst|RX_Slave2|counter [6] & !\L_UART_TOP_inst|RX_Slave2|Add0~11 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave2|Add0~11 ),
	.combout(\L_UART_TOP_inst|RX_Slave2|Add0~12_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave2|Add0~13 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Add0~12 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_Slave2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector9~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector9~0_combout  = (\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & \L_UART_TOP_inst|RX_Slave2|Add0~12_combout ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datad(\L_UART_TOP_inst|RX_Slave2|Add0~12_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector9~0 .lut_mask = 16'h0C00;
defparam \L_UART_TOP_inst|RX_Slave2|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N1
dffeas \L_UART_TOP_inst|RX_Slave2|counter[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Add0~14 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Add0~14_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [7] & (!\L_UART_TOP_inst|RX_Slave2|Add0~13 )) # (!\L_UART_TOP_inst|RX_Slave2|counter [7] & ((\L_UART_TOP_inst|RX_Slave2|Add0~13 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave2|Add0~15  = CARRY((!\L_UART_TOP_inst|RX_Slave2|Add0~13 ) # (!\L_UART_TOP_inst|RX_Slave2|counter [7]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave2|Add0~13 ),
	.combout(\L_UART_TOP_inst|RX_Slave2|Add0~14_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave2|Add0~15 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Add0~14 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_Slave2|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector8~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector8~0_combout  = (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & (\L_UART_TOP_inst|RX_Slave2|Add0~14_combout  & \L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ))

	.dataa(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave2|Add0~14_combout ),
	.datad(\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector8~0 .lut_mask = 16'h5000;
defparam \L_UART_TOP_inst|RX_Slave2|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N11
dffeas \L_UART_TOP_inst|RX_Slave2|counter[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Add0~16 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Add0~16_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [8] & (\L_UART_TOP_inst|RX_Slave2|Add0~15  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave2|counter [8] & (!\L_UART_TOP_inst|RX_Slave2|Add0~15  & VCC))
// \L_UART_TOP_inst|RX_Slave2|Add0~17  = CARRY((\L_UART_TOP_inst|RX_Slave2|counter [8] & !\L_UART_TOP_inst|RX_Slave2|Add0~15 ))

	.dataa(\L_UART_TOP_inst|RX_Slave2|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave2|Add0~15 ),
	.combout(\L_UART_TOP_inst|RX_Slave2|Add0~16_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave2|Add0~17 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Add0~16 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_Slave2|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector7~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector7~0_combout  = (\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & \L_UART_TOP_inst|RX_Slave2|Add0~16_combout ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datad(\L_UART_TOP_inst|RX_Slave2|Add0~16_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector7~0 .lut_mask = 16'h0C00;
defparam \L_UART_TOP_inst|RX_Slave2|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N7
dffeas \L_UART_TOP_inst|RX_Slave2|counter[8] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter[8] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Add0~18 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Add0~18_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [9] & (!\L_UART_TOP_inst|RX_Slave2|Add0~17 )) # (!\L_UART_TOP_inst|RX_Slave2|counter [9] & ((\L_UART_TOP_inst|RX_Slave2|Add0~17 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave2|Add0~19  = CARRY((!\L_UART_TOP_inst|RX_Slave2|Add0~17 ) # (!\L_UART_TOP_inst|RX_Slave2|counter [9]))

	.dataa(\L_UART_TOP_inst|RX_Slave2|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave2|Add0~17 ),
	.combout(\L_UART_TOP_inst|RX_Slave2|Add0~18_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave2|Add0~19 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Add0~18 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_Slave2|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector6~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector6~0_combout  = (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & (\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & \L_UART_TOP_inst|RX_Slave2|Add0~18_combout ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datac(\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datad(\L_UART_TOP_inst|RX_Slave2|Add0~18_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector6~0 .lut_mask = 16'h3000;
defparam \L_UART_TOP_inst|RX_Slave2|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N31
dffeas \L_UART_TOP_inst|RX_Slave2|counter[9] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter[9] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Equal0~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Equal0~1_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [7]) # (((!\L_UART_TOP_inst|RX_Slave2|counter [8]) # (!\L_UART_TOP_inst|RX_Slave2|counter [9])) # (!\L_UART_TOP_inst|RX_Slave2|counter [6]))

	.dataa(\L_UART_TOP_inst|RX_Slave2|counter [7]),
	.datab(\L_UART_TOP_inst|RX_Slave2|counter [6]),
	.datac(\L_UART_TOP_inst|RX_Slave2|counter [9]),
	.datad(\L_UART_TOP_inst|RX_Slave2|counter [8]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Equal0~1 .lut_mask = 16'hBFFF;
defparam \L_UART_TOP_inst|RX_Slave2|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Equal0~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Equal0~2_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [2]) # ((\L_UART_TOP_inst|RX_Slave2|counter [5]) # ((\L_UART_TOP_inst|RX_Slave2|counter [4]) # (\L_UART_TOP_inst|RX_Slave2|counter [3])))

	.dataa(\L_UART_TOP_inst|RX_Slave2|counter [2]),
	.datab(\L_UART_TOP_inst|RX_Slave2|counter [5]),
	.datac(\L_UART_TOP_inst|RX_Slave2|counter [4]),
	.datad(\L_UART_TOP_inst|RX_Slave2|counter [3]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Equal0~2 .lut_mask = 16'hFFFE;
defparam \L_UART_TOP_inst|RX_Slave2|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Add0~20 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Add0~20_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [10] & (\L_UART_TOP_inst|RX_Slave2|Add0~19  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave2|counter [10] & (!\L_UART_TOP_inst|RX_Slave2|Add0~19  & VCC))
// \L_UART_TOP_inst|RX_Slave2|Add0~21  = CARRY((\L_UART_TOP_inst|RX_Slave2|counter [10] & !\L_UART_TOP_inst|RX_Slave2|Add0~19 ))

	.dataa(\L_UART_TOP_inst|RX_Slave2|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave2|Add0~19 ),
	.combout(\L_UART_TOP_inst|RX_Slave2|Add0~20_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave2|Add0~21 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Add0~20 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_Slave2|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector5~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector5~0_combout  = (\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & \L_UART_TOP_inst|RX_Slave2|Add0~20_combout ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datad(\L_UART_TOP_inst|RX_Slave2|Add0~20_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector5~0 .lut_mask = 16'h0C00;
defparam \L_UART_TOP_inst|RX_Slave2|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N5
dffeas \L_UART_TOP_inst|RX_Slave2|counter[10] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter[10] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Add0~22 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Add0~22_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [11] & (!\L_UART_TOP_inst|RX_Slave2|Add0~21 )) # (!\L_UART_TOP_inst|RX_Slave2|counter [11] & ((\L_UART_TOP_inst|RX_Slave2|Add0~21 ) # (GND)))
// \L_UART_TOP_inst|RX_Slave2|Add0~23  = CARRY((!\L_UART_TOP_inst|RX_Slave2|Add0~21 ) # (!\L_UART_TOP_inst|RX_Slave2|counter [11]))

	.dataa(\L_UART_TOP_inst|RX_Slave2|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave2|Add0~21 ),
	.combout(\L_UART_TOP_inst|RX_Slave2|Add0~22_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave2|Add0~23 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Add0~22 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_Slave2|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector4~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector4~0_combout  = (\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & \L_UART_TOP_inst|RX_Slave2|Add0~22_combout ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datad(\L_UART_TOP_inst|RX_Slave2|Add0~22_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector4~0 .lut_mask = 16'h0C00;
defparam \L_UART_TOP_inst|RX_Slave2|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N31
dffeas \L_UART_TOP_inst|RX_Slave2|counter[11] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter[11] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Add0~24 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Add0~24_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [12] & (\L_UART_TOP_inst|RX_Slave2|Add0~23  $ (GND))) # (!\L_UART_TOP_inst|RX_Slave2|counter [12] & (!\L_UART_TOP_inst|RX_Slave2|Add0~23  & VCC))
// \L_UART_TOP_inst|RX_Slave2|Add0~25  = CARRY((\L_UART_TOP_inst|RX_Slave2|counter [12] & !\L_UART_TOP_inst|RX_Slave2|Add0~23 ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_Slave2|Add0~23 ),
	.combout(\L_UART_TOP_inst|RX_Slave2|Add0~24_combout ),
	.cout(\L_UART_TOP_inst|RX_Slave2|Add0~25 ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Add0~24 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_Slave2|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector3~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector3~0_combout  = (\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & (\L_UART_TOP_inst|RX_Slave2|Add0~24_combout  & !\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ))

	.dataa(\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave2|Add0~24_combout ),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector3~0 .lut_mask = 16'h00A0;
defparam \L_UART_TOP_inst|RX_Slave2|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N1
dffeas \L_UART_TOP_inst|RX_Slave2|counter[12] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter[12] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Add0~26 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Add0~26_combout  = \L_UART_TOP_inst|RX_Slave2|counter [13] $ (\L_UART_TOP_inst|RX_Slave2|Add0~25 )

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|counter [13]),
	.datac(gnd),
	.datad(gnd),
	.cin(\L_UART_TOP_inst|RX_Slave2|Add0~25 ),
	.combout(\L_UART_TOP_inst|RX_Slave2|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Add0~26 .lut_mask = 16'h3C3C;
defparam \L_UART_TOP_inst|RX_Slave2|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector2~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector2~0_combout  = (\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q  & (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & \L_UART_TOP_inst|RX_Slave2|Add0~26_combout ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|state.S_IDLE~q ),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datad(\L_UART_TOP_inst|RX_Slave2|Add0~26_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector2~0 .lut_mask = 16'h0C00;
defparam \L_UART_TOP_inst|RX_Slave2|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N13
dffeas \L_UART_TOP_inst|RX_Slave2|counter[13] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_Slave2|counter~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|counter[13] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Equal0~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Equal0~0_combout  = (((\L_UART_TOP_inst|RX_Slave2|counter [13]) # (!\L_UART_TOP_inst|RX_Slave2|counter [11])) # (!\L_UART_TOP_inst|RX_Slave2|counter [10])) # (!\L_UART_TOP_inst|RX_Slave2|counter [12])

	.dataa(\L_UART_TOP_inst|RX_Slave2|counter [12]),
	.datab(\L_UART_TOP_inst|RX_Slave2|counter [10]),
	.datac(\L_UART_TOP_inst|RX_Slave2|counter [11]),
	.datad(\L_UART_TOP_inst|RX_Slave2|counter [13]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Equal0~0 .lut_mask = 16'hFF7F;
defparam \L_UART_TOP_inst|RX_Slave2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Equal0~3 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Equal0~3_combout  = (\L_UART_TOP_inst|RX_Slave2|counter [0]) # (\L_UART_TOP_inst|RX_Slave2|counter [1])

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave2|counter [0]),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_Slave2|counter [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Equal0~3 .lut_mask = 16'hFFCC;
defparam \L_UART_TOP_inst|RX_Slave2|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Equal0~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Equal0~4_combout  = (\L_UART_TOP_inst|RX_Slave2|Equal0~1_combout ) # ((\L_UART_TOP_inst|RX_Slave2|Equal0~2_combout ) # ((\L_UART_TOP_inst|RX_Slave2|Equal0~0_combout ) # (\L_UART_TOP_inst|RX_Slave2|Equal0~3_combout )))

	.dataa(\L_UART_TOP_inst|RX_Slave2|Equal0~1_combout ),
	.datab(\L_UART_TOP_inst|RX_Slave2|Equal0~2_combout ),
	.datac(\L_UART_TOP_inst|RX_Slave2|Equal0~0_combout ),
	.datad(\L_UART_TOP_inst|RX_Slave2|Equal0~3_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Equal0~4 .lut_mask = 16'hFFFE;
defparam \L_UART_TOP_inst|RX_Slave2|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|Selector25~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|Selector25~1_combout  = (\L_UART_TOP_inst|RX_Slave2|Selector25~0_combout ) # ((!\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & (\L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q  & \L_UART_TOP_inst|RX_Slave2|Equal0~4_combout )))

	.dataa(\L_UART_TOP_inst|RX_Slave2|Selector25~0_combout ),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datac(\L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ),
	.datad(\L_UART_TOP_inst|RX_Slave2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|Selector25~1 .lut_mask = 16'hBAAA;
defparam \L_UART_TOP_inst|RX_Slave2|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N29
dffeas \L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|Selector25~1_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|err_reg~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|err_reg~0_combout  = (!\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q  & (\L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q  & !\L_UART_TOP_inst|RX_Slave2|Equal0~4_combout ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_UART2|uart_rx_i|DOUT_VLD~q ),
	.datac(\L_UART_TOP_inst|RX_Slave2|state.S_DATA_WAIT~q ),
	.datad(\L_UART_TOP_inst|RX_Slave2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|err_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|err_reg~0 .lut_mask = 16'h0030;
defparam \L_UART_TOP_inst|RX_Slave2|err_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|err_reg~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|err_reg~1_combout  = (\L_UART_TOP_inst|RX_Slave2|err_reg~q ) # ((\L_UART_TOP_inst|RX_Slave2|err_reg~0_combout  & \L_UART_TOP_inst|RX_Slave2|error_flg~q ))

	.dataa(\L_UART_TOP_inst|RX_Slave2|err_reg~0_combout ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave2|err_reg~q ),
	.datad(\L_UART_TOP_inst|RX_Slave2|error_flg~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|err_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|err_reg~1 .lut_mask = 16'hFAF0;
defparam \L_UART_TOP_inst|RX_Slave2|err_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_Slave2|err_reg~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_Slave2|err_reg~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]) # (!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_Slave2|err_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|err_reg~2 .lut_mask = 16'hFF0F;
defparam \L_UART_TOP_inst|RX_Slave2|err_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N5
dffeas \L_UART_TOP_inst|RX_Slave2|err_reg (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_Slave2|err_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\L_UART_TOP_inst|RX_Slave2|err_reg~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_Slave2|err_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_Slave2|err_reg .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_Slave2|err_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector25~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector25~0_combout  = (!\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & ((\L_UART_TOP_inst|RX_Slave2|err_reg~q ) # ((\L_UART_TOP_inst|RX_Slave0|err_reg~q ) # (\L_UART_TOP_inst|RX_Slave1|err_reg~q ))))

	.dataa(\L_UART_TOP_inst|RX_Slave2|err_reg~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datac(\L_UART_TOP_inst|RX_Slave0|err_reg~q ),
	.datad(\L_UART_TOP_inst|RX_Slave1|err_reg~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector25~0 .lut_mask = 16'h3332;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N1
dffeas \L_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|state~19 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|state~19_combout  = (!\L_UART_TOP_inst|RX_Slave1|rdy~q  & (!\L_UART_TOP_inst|RX_Slave2|rdy~q  & (\L_UART_TOP_inst|TX_Master_inst|state~18_combout  & !\L_UART_TOP_inst|RX_Slave0|rdy~q )))

	.dataa(\L_UART_TOP_inst|RX_Slave1|rdy~q ),
	.datab(\L_UART_TOP_inst|RX_Slave2|rdy~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|state~18_combout ),
	.datad(\L_UART_TOP_inst|RX_Slave0|rdy~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|state~19_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|state~19 .lut_mask = 16'h0010;
defparam \L_UART_TOP_inst|TX_Master_inst|state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector23~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector23~0_combout  = (!\L_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE~q  & (!\L_UART_TOP_inst|TX_Master_inst|state~19_combout  & ((!\L_UART_TOP_inst|TX_Master_inst|Equal1~3_combout ) # 
// (!\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_ERROR_STATE~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|Equal1~3_combout ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|state~19_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector23~0 .lut_mask = 16'h0013;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N25
dffeas \L_UART_TOP_inst|TX_Master_inst|state.S_IDLE (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_IDLE .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector9~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector9~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q  & (!\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & (!\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & \L_UART_TOP_inst|TX_Master_inst|tx_cnt 
// [1])))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_IDLE~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector9~0 .lut_mask = 16'h0200;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector9~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector9~1_combout  = (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [0] & ((\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])) # (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector9~1 .lut_mask = 16'h00AC;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector9~2 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector9~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q  & ((\L_UART_TOP_inst|TX_Master_inst|Selector9~1_combout ) # 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & \L_UART_TOP_inst|TX_Master_inst|data_pointer [0]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|Selector9~1_combout ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector9~2 .lut_mask = 16'hF800;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector9~3 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector9~3_combout  = (\L_UART_TOP_inst|TX_Master_inst|Selector9~0_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|Selector9~2_combout ) # ((\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & 
// \L_UART_TOP_inst|TX_Master_inst|Add3~2_combout )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|Selector9~0_combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|Selector9~2_combout ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Add3~2_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector9~3 .lut_mask = 16'hFEFA;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N31
dffeas \L_UART_TOP_inst|TX_Master_inst|tx_cnt[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector9~3_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|tx_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Equal1~2 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Equal1~2_combout  = (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [1] & (!\L_UART_TOP_inst|TX_Master_inst|tx_cnt [0] & !\L_UART_TOP_inst|TX_Master_inst|tx_cnt [2]))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [1]),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [0]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|tx_cnt [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Equal1~2 .lut_mask = 16'h0005;
defparam \L_UART_TOP_inst|TX_Master_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Equal1~3 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Equal1~3_combout  = (\L_UART_TOP_inst|TX_Master_inst|Equal1~2_combout  & (\L_UART_TOP_inst|TX_Master_inst|Equal1~1_combout  & \L_UART_TOP_inst|TX_Master_inst|Equal1~0_combout ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|TX_Master_inst|Equal1~2_combout ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|Equal1~1_combout ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Equal1~3 .lut_mask = 16'hC000;
defparam \L_UART_TOP_inst|TX_Master_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0_combout  = (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0] & \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0 .lut_mask = 16'h0F00;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y6_N17
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q  & (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2] $ 
// (((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1] & \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0])))))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2]),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3 .lut_mask = 16'h28A0;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y6_N5
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal0~0 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal0~0_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3] & (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1] & 
// (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2] & \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0])))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3]),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2]),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal0~0 .lut_mask = 16'h0200;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~2 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~2_combout  = (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal0~0_combout  & (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q  & 
// (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0] $ (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]))))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal0~0_combout ),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~2 .lut_mask = 16'h1400;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y6_N21
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0_combout  = \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3] $ (((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1] & 
// (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2] & \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]))))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3]),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2]),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0 .lut_mask = 16'h6AAA;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~1 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~1_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0_combout  & (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal0~0_combout  & 
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Add0~0_combout ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal0~0_combout ),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~1 .lut_mask = 16'h0A00;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y6_N11
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~0 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~0_combout  = (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3] & (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1] & 
// (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2] & \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0])))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [3]),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [1]),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [2]),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|clk_div_cnt [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~0 .lut_mask = 16'h0100;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y6_N15
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~0 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~0_combout  = \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] $ (((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] & 
// (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q  & \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ))))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~0 .lut_mask = 16'h78F0;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N19
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~2 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~2_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q  & \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q )

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~2 .lut_mask = 16'hCC00;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~3 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~3_combout  = \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2] $ (((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] & 
// (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~2_combout  & \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]))))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~2_combout ),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2]),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~3 .lut_mask = 16'h78F0;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N7
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] & (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] & 
// (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2])))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~1 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~1_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q  & ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ) # 
// ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q  & !\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0_combout )))) # (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q  & 
// (((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q  & !\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0_combout ))))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q ),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~1 .lut_mask = 16'h88F8;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N15
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~1 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~1_combout  = \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] $ (((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q  & 
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q )))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~1 .lut_mask = 16'h3CF0;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N23
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] & (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] & (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~2_combout  
// & \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2])))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count~2_combout ),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0 .lut_mask = 16'h8000;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0_combout ) # ((!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & 
// (!\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q  & \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q )))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1 .lut_mask = 16'hFF10;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y6_N9
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N27
dffeas \L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART~q ),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector28~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector28~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ) # ((\L_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q  & ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ) # 
// (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q ),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector28~0 .lut_mask = 16'hFABA;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y6_N19
dffeas \L_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector24~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector24~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ) # ((!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q  & (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q  & 
// \L_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q )))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|state.S_CLR_RDY~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector24~0 .lut_mask = 16'hF4F0;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector24~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector24~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|Selector24~0_combout ) # ((!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout  & (!\L_UART_TOP_inst|TX_Master_inst|Equal1~3_combout  & 
// \L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q )))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|Equal1~3_combout ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|Selector24~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector24~1 .lut_mask = 16'hFF10;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y6_N23
dffeas \L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector24~1_combout ),
	.asdata(vcc),
	.clrn(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|Selector30~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|Selector30~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q ) # ((!\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q  & \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|TX_Master_inst|state.S_TX_DATA~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|state.S_VAL_TX_UART~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|Selector30~0 .lut_mask = 16'hFF30;
defparam \L_UART_TOP_inst|TX_Master_inst|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y6_N25
dffeas \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~8 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~8_combout  = (!\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q  & (((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & 
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q )) # (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q )))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~8 .lut_mask = 16'h3111;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~9 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~9_combout  = (\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked  & !\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~8_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~9_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~9 .lut_mask = 16'h00F0;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y6_N13
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ) # (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q )

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY .lut_mask = 16'hF5F5;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout  & ((\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ) # ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync~q  & 
// !\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q )))) # (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout  & (((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync~q  & 
// !\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ))))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|DIN_RDY~combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync~q ),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0 .lut_mask = 16'h88F8;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N25
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~0 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~0_combout  = (\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked  & ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & 
// (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync~q )) # (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q  & ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q )))))

	.dataa(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.txsync~q ),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q ),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_clk_divider_i|DIV_MARK~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~0 .lut_mask = 16'h88A0;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N27
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7]~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7]~0_combout  = !\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART0|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7]~0 .lut_mask = 16'h00FF;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N27
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N11
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5]~feeder_combout  = \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [6]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N5
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N17
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3]~feeder_combout  = \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [4]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N21
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2]~feeder_combout  = \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [3]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N1
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1]~feeder_combout  = \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N9
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0]~feeder_combout  = \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0]~feeder .lut_mask = 16'hF0F0;
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N25
dffeas \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART0|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]) # ((\L_UART_TOP_inst|RX_Slave0|fifo_write~q  & 
// !\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_Slave0|fifo_write~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10 .lut_mask = 16'hAAFA;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N7
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y4_N9
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y4_N11
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y4_N13
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y4_N15
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y4_N17
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// !\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y4_N19
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y4_N21
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout  = \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] $ 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT )

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 16'hA5A5;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y4_N23
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & !\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 16'h000F;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]) # ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11 .lut_mask = 16'hFAAA;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N23
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [0])))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 16'h0074;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N1
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [0]))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [0]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 16'h74F0;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout  = \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] $ (VCC)
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]) # ((!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & 
// (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q )))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 16'hFF40;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N13
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]))) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [1]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 16'h5410;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N5
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [1]))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [1]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 16'hACCC;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y4_N15
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [2])))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 16'h4450;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N3
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [2])))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [2]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 16'hCAAA;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// !\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y4_N17
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [3])))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 16'h4450;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N25
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [3])))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [3]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 16'hEC4C;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y4_N19
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [4])))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 16'h4450;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N7
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [4])))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [4]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 16'hCAAA;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// !\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y4_N21
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4])) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [5])))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 16'h2230;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N29
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4])) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [5]))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [5]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 16'hACCC;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y4_N23
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [6]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 16'h3210;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N27
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [6])))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [6]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 16'hEA2A;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// !\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y4_N25
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6])) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [7])))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .lut_mask = 16'h4450;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N11
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [7])))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [7]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 16'hCAAA;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout  = \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] $ 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT )

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 16'h5A5A;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y4_N27
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7])) # (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [8])))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [0]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .lut_mask = 16'h2230;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N1
dffeas \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & 
// (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7])) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [8]))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [8]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 16'hACCC;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y4_N0
fiftyfivenm_ram_block \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [7],\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [6],\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [5],\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [4],\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [3],
\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [2],\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [1],\L_UART_TOP_inst|RX_UART0|uart_rx_i|rx_data [0]}),
	.portaaddr({\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 9;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 18;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 511;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 9;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 18;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 511;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7]~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7]~0_combout  = !\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART2|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7]~0 .lut_mask = 16'h00FF;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N21
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6]~feeder_combout  = \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [7]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N23
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5]~feeder_combout  = \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5]~feeder .lut_mask = 16'hF0F0;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N7
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4]~feeder_combout  = \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [5]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N31
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3]~feeder_combout  = \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3]~feeder .lut_mask = 16'hF0F0;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N19
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2]~feeder_combout  = \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2]~feeder .lut_mask = 16'hF0F0;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N13
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1]~feeder_combout  = \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1]~feeder .lut_mask = 16'hF0F0;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N15
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0]~feeder_combout  = \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0]~feeder .lut_mask = 16'hF0F0;
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N29
dffeas \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART2|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]) # ((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q  & 
// \L_UART_TOP_inst|RX_Slave2|fifo_write~q ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datad(\L_UART_TOP_inst|RX_Slave2|fifo_write~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10 .lut_mask = 16'hF3F0;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y9_N9
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N11
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N13
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N15
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N17
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N19
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// !\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N21
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N23
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout  = \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  $ 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 16'hF00F;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N25
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2] & !\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 16'h0303;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]) # ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & 
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11 .lut_mask = 16'hFCF0;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N15
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [0])))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 16'h0072;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N13
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [0])))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [0]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 16'h3AAA;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout  = \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] $ (VCC)
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]) # ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q )))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 16'hF2F0;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N17
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [1])))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 16'h4450;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N7
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [1])))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [1]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 16'hCAAA;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y9_N19
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [2])))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 16'h4450;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N11
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [2])))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [2]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 16'hCAAA;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// !\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y9_N21
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [3]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 16'h3210;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y9_N29
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [3]))))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [3]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 16'hDF80;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y9_N23
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [4])))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 16'h00B8;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N15
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [4])))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [4]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 16'hCAAA;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// !\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y9_N25
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [5]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 16'h3210;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N27
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [5])))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [5]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 16'hCAAA;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y9_N27
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5])) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [6])))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 16'h2230;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y9_N3
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5])) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [6]))))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [6]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 16'hACCC;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout  = (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// !\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y9_N29
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6])) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [7])))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .lut_mask = 16'h4450;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N13
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]))) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [7])))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [7]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 16'hCAAA;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout  = \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] $ 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT )

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 16'h5A5A;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y9_N31
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7])) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [8])))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .lut_mask = 16'h00B8;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N5
dffeas \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7])) # (!\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [8]))))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2] & (((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [8]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 16'hD8F0;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y9_N0
fiftyfivenm_ram_block \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [7],\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [6],\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [5],\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [4],\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [3],
\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [2],\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [1],\L_UART_TOP_inst|RX_UART2|uart_rx_i|rx_data [0]}),
	.portaaddr({\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 9;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 18;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 511;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 9;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 18;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 511;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[6]~4 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[6]~4_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]))) # 
// (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[6]~4 .lut_mask = 16'hEE22;
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7]~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7]~0_combout  = !\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART1|use_debouncer_g:debouncer_i|DEB_OUT~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7]~0 .lut_mask = 16'h00FF;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y7_N19
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6]~feeder_combout  = \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [7]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y7_N31
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5]~feeder_combout  = \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5]~feeder .lut_mask = 16'hF0F0;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y7_N7
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4]~feeder_combout  = \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [5]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y7_N23
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3]~feeder_combout  = \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3]~feeder .lut_mask = 16'hF0F0;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y7_N15
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2]~feeder_combout  = \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2]~feeder .lut_mask = 16'hF0F0;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y7_N9
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1]~feeder_combout  = \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1]~feeder .lut_mask = 16'hF0F0;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y7_N25
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0]~feeder (
// Equation(s):
// \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0]~feeder_combout  = \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y7_N11
dffeas \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_UART1|uart_rx_i|uart_rx_data_shift_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]) # ((\L_UART_TOP_inst|RX_Slave1|fifo_write~q  & 
// !\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_Slave1|fifo_write~q ),
	.datac(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10 .lut_mask = 16'hF0FC;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y7_N15
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y7_N17
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y7_N19
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y7_N21
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y7_N23
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y7_N25
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// !\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y7_N27
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y7_N29
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout  = \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] $ 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT )

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 16'hA5A5;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y7_N31
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1] & !\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 16'h0303;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]) # ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & 
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11 .lut_mask = 16'hFAF0;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y7_N1
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [0]))))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 16'h1054;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y7_N19
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & 
// ((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [0])))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [0]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 16'h4CEC;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout  = \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] $ (VCC)
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]) # ((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1])))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 16'hBAAA;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N11
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [1]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 16'h3210;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N1
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [1]))))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [1]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 16'hACCC;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y8_N13
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [2]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 16'h3210;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y7_N11
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [2])))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [2]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 16'hCAAA;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// !\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y8_N15
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [3])))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 16'h00D8;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N7
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [3])))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [3]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 16'hE2AA;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y8_N17
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [4]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 16'h3210;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N27
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N28
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [4])))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [4]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 16'hCAAA;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// !\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y8_N19
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4])) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [5])))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 16'h2230;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y7_N1
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [5])))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [5]))

	.dataa(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 16'hE4CC;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT )) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # (GND)))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY((!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y8_N21
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5])) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [6])))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datad(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 16'h00B8;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y7_N7
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [6])))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [6]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 16'hEC4C;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  $ (GND))) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  & VCC))
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// !\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.cout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y8_N23
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6])) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [7])))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .lut_mask = 16'h2230;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N9
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = (\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6])) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [7]))))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [7]))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 16'hACCC;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N24
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout  = \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  $ 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.cin(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 16'h0FF0;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y8_N25
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.ena(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout  = (!\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1] & ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7])) # (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [8])))))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|clr_FIFO_reg [1]),
	.datac(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .lut_mask = 16'h2230;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y7_N3
dffeas \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & 
// ((\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]))) # (!\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1] & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [8])))) # 
// (!\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [8]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rd_FIFO_reg [1]),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 16'hEC4C;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y7_N0
fiftyfivenm_ram_block \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [7],\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [6],\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [5],\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [4],\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [3],
\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [2],\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [1],\L_UART_TOP_inst|RX_UART1|uart_rx_i|rx_data [0]}),
	.portaaddr({\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 9;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 18;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 511;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 9;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 18;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 511;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~8 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~8_combout  = (\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q  & \UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TX_Master_inst|state.S_WRITE_UART_D~q ),
	.datad(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~8 .lut_mask = 16'hF000;
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N21
dffeas \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[6]~4_combout ),
	.asdata(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.ena(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6]~feeder (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6]~feeder_combout  = \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6]~feeder .lut_mask = 16'hF0F0;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q  & ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ) # 
// (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q )))

	.dataa(gnd),
	.datab(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_valid~q ),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.idle~q ),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.stopbit~q ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0 .lut_mask = 16'hCC0C;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N13
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~7 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~7_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]))) # 
// (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~7 .lut_mask = 16'hEE22;
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N11
dffeas \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~7_combout ),
	.asdata(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.ena(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N5
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[7] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[7] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N18
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[5]~5 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[5]~5_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]))) # 
// (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[5]~5 .lut_mask = 16'hEE22;
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N19
dffeas \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[5]~5_combout ),
	.asdata(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.ena(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N22
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5]~feeder (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5]~feeder_combout  = \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [5]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N23
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N12
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[4]~6 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[4]~6_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4])) # 
// (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datab(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[4]~6 .lut_mask = 16'hAACC;
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N13
dffeas \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[4]~6_combout ),
	.asdata(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.ena(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N11
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[4] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[4] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N10
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] & ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [5]) # ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1])))) # 
// (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] & (((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [4] & !\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]))))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [5]),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [4]),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2 .lut_mask = 16'hCCB8;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] & ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2_combout  & ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [7]))) # 
// (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2_combout  & (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [6])))) # (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] & (((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2_combout ))))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [6]),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [7]),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~2_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3 .lut_mask = 16'hF388;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N16
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[2]~0 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[2]~0_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2])) # 
// (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[2]~0 .lut_mask = 16'hBB88;
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N17
dffeas \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[2]~0_combout ),
	.asdata(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.ena(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N30
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2]~feeder (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2]~feeder_combout  = \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [2]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N31
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[3]~3 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[3]~3_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & (\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3])) # 
// (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3])))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[3]~3 .lut_mask = 16'hBB88;
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N9
dffeas \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[3]~3_combout ),
	.asdata(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.ena(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N7
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[3] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[3] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N4
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[1]~1 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[1]~1_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]))) # 
// (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[1]~1 .lut_mask = 16'hEE22;
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N5
dffeas \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[1]~1_combout ),
	.asdata(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.ena(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N26
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1]~feeder (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1]~feeder_combout  = \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [1]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1]~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N27
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N14
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[0]~2 (
// Equation(s):
// \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[0]~2_combout  = (\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & ((\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]))) # 
// (!\L_UART_TOP_inst|TX_Master_inst|data_pointer [1] & (\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]))

	.dataa(\L_UART_TOP_inst|RX_FIFO_inst0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datab(\L_UART_TOP_inst|TX_Master_inst|data_pointer [1]),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|RX_FIFO_inst2|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[0]~2 .lut_mask = 16'hEE22;
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N15
dffeas \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[0]~2_combout ),
	.asdata(\L_UART_TOP_inst|RX_FIFO_inst1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\L_UART_TOP_inst|TX_Master_inst|data_pointer [0]),
	.ena(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N21
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[0] (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\L_UART_TOP_inst|TX_Master_inst|rs232_0_to_uart_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|uart_tx_input_data_reg_p~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[0] .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N20
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] & (((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0])))) # (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] & 
// ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] & (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [1])) # (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0] & ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [0])))))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [1]),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [0]),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [0]),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0 .lut_mask = 16'hEE30;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N6
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] & ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0_combout  & ((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [3]))) # 
// (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0_combout  & (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [2])))) # (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1] & (((\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0_combout ))))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [2]),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [1]),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_data [3]),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1 .lut_mask = 16'hF388;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N2
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0_combout  = (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q  & (((!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2] & \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1_combout )) # 
// (!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q )))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.databits~q ),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2]),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q ),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~1_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0 .lut_mask = 16'h0705;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N8
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1 (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1_combout  = (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0_combout ) # ((!\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q  & (\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2] & 
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3_combout )))

	.dataa(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_pstate.startbit~q ),
	.datab(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|tx_bit_count [2]),
	.datac(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux0~3_combout ),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~0_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1 .lut_mask = 16'hFF40;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N0
fiftyfivenm_lcell_comb \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD~feeder (
// Equation(s):
// \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD~feeder_combout  = \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|Mux1~1_combout ),
	.cin(gnd),
	.combout(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD~feeder .lut_mask = 16'hFF00;
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y6_N1
dffeas \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD (
	.clk(\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\UART_PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD .is_wysiwyg = "true";
defparam \L_UART_TOP_inst|TEENSY_TX_UART|uart_tx_i|UART_TXD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N28
fiftyfivenm_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = (!\i_rcb_registers|MUX_Control [0] & (\i_rcb_registers|MUX_Control [1] & !\i_rcb_registers|MUX_Control [2]))

	.dataa(\i_rcb_registers|MUX_Control [0]),
	.datab(gnd),
	.datac(\i_rcb_registers|MUX_Control [1]),
	.datad(\i_rcb_registers|MUX_Control [2]),
	.cin(gnd),
	.combout(\Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~2 .lut_mask = 16'h0050;
defparam \Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N4
fiftyfivenm_lcell_comb R_TOOL_EX_LED_DIN$latch(
// Equation(s):
// \R_TOOL_EX_LED_DIN$latch~combout  = (\Mux0~2_combout  & (\TEENSY_LEDS_STRIP_DO~input_o )) # (!\Mux0~2_combout  & ((\R_TOOL_EX_LED_DIN$latch~combout )))

	.dataa(\TEENSY_LEDS_STRIP_DO~input_o ),
	.datab(gnd),
	.datac(\R_TOOL_EX_LED_DIN$latch~combout ),
	.datad(\Mux0~2_combout ),
	.cin(gnd),
	.combout(\R_TOOL_EX_LED_DIN$latch~combout ),
	.cout());
// synopsys translate_off
defparam R_TOOL_EX_LED_DIN$latch.lut_mask = 16'hAAF0;
defparam R_TOOL_EX_LED_DIN$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N18
fiftyfivenm_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = (\i_rcb_registers|MUX_Control [0] & (\i_rcb_registers|MUX_Control [1] & !\i_rcb_registers|MUX_Control [2]))

	.dataa(\i_rcb_registers|MUX_Control [0]),
	.datab(gnd),
	.datac(\i_rcb_registers|MUX_Control [1]),
	.datad(\i_rcb_registers|MUX_Control [2]),
	.cin(gnd),
	.combout(\Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~3 .lut_mask = 16'h00A0;
defparam \Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N16
fiftyfivenm_lcell_comb R_LED_DIN$latch(
// Equation(s):
// \R_LED_DIN$latch~combout  = (\Mux0~3_combout  & (\TEENSY_LEDS_STRIP_DO~input_o )) # (!\Mux0~3_combout  & ((\R_LED_DIN$latch~combout )))

	.dataa(\TEENSY_LEDS_STRIP_DO~input_o ),
	.datab(\R_LED_DIN$latch~combout ),
	.datac(gnd),
	.datad(\Mux0~3_combout ),
	.cin(gnd),
	.combout(\R_LED_DIN$latch~combout ),
	.cout());
// synopsys translate_off
defparam R_LED_DIN$latch.lut_mask = 16'hAACC;
defparam R_LED_DIN$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N2
fiftyfivenm_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = (\i_rcb_registers|MUX_Control [0] & (!\i_rcb_registers|MUX_Control [1] & \i_rcb_registers|MUX_Control [2]))

	.dataa(\i_rcb_registers|MUX_Control [0]),
	.datab(gnd),
	.datac(\i_rcb_registers|MUX_Control [1]),
	.datad(\i_rcb_registers|MUX_Control [2]),
	.cin(gnd),
	.combout(\Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~4 .lut_mask = 16'h0A00;
defparam \Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N26
fiftyfivenm_lcell_comb ROBOT_ESTOP_LED_DIN$latch(
// Equation(s):
// \ROBOT_ESTOP_LED_DIN$latch~combout  = (\Mux0~4_combout  & (\TEENSY_LEDS_STRIP_DO~input_o )) # (!\Mux0~4_combout  & ((\ROBOT_ESTOP_LED_DIN$latch~combout )))

	.dataa(\TEENSY_LEDS_STRIP_DO~input_o ),
	.datab(gnd),
	.datac(\ROBOT_ESTOP_LED_DIN$latch~combout ),
	.datad(\Mux0~4_combout ),
	.cin(gnd),
	.combout(\ROBOT_ESTOP_LED_DIN$latch~combout ),
	.cout());
// synopsys translate_off
defparam ROBOT_ESTOP_LED_DIN$latch.lut_mask = 16'hAAF0;
defparam ROBOT_ESTOP_LED_DIN$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N20
fiftyfivenm_lcell_comb \Mux0~5 (
// Equation(s):
// \Mux0~5_combout  = (!\i_rcb_registers|MUX_Control [0] & (!\i_rcb_registers|MUX_Control [1] & \i_rcb_registers|MUX_Control [2]))

	.dataa(\i_rcb_registers|MUX_Control [0]),
	.datab(gnd),
	.datac(\i_rcb_registers|MUX_Control [1]),
	.datad(\i_rcb_registers|MUX_Control [2]),
	.cin(gnd),
	.combout(\Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~5 .lut_mask = 16'h0500;
defparam \Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N14
fiftyfivenm_lcell_comb S_LED_DIN$latch(
// Equation(s):
// \S_LED_DIN$latch~combout  = (\Mux0~5_combout  & (\TEENSY_LEDS_STRIP_DO~input_o )) # (!\Mux0~5_combout  & ((\S_LED_DIN$latch~combout )))

	.dataa(\TEENSY_LEDS_STRIP_DO~input_o ),
	.datab(gnd),
	.datac(\S_LED_DIN$latch~combout ),
	.datad(\Mux0~5_combout ),
	.cin(gnd),
	.combout(\S_LED_DIN$latch~combout ),
	.cout());
// synopsys translate_off
defparam S_LED_DIN$latch.lut_mask = 16'hAAF0;
defparam S_LED_DIN$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N8
fiftyfivenm_io_ibuf \RST_WD~input (
	.i(RST_WD),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\RST_WD~input_o ));
// synopsys translate_off
defparam \RST_WD~input .bus_hold = "false";
defparam \RST_WD~input .listen_to_nsleep_signal = "false";
defparam \RST_WD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y39_N22
fiftyfivenm_io_ibuf \CONFIG_SEL~input (
	.i(CONFIG_SEL),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CONFIG_SEL~input_o ));
// synopsys translate_off
defparam \CONFIG_SEL~input .bus_hold = "false";
defparam \CONFIG_SEL~input .listen_to_nsleep_signal = "false";
defparam \CONFIG_SEL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N8
fiftyfivenm_io_ibuf \CPU_RESETn~input (
	.i(CPU_RESETn),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CPU_RESETn~input_o ));
// synopsys translate_off
defparam \CPU_RESETn~input .bus_hold = "false";
defparam \CPU_RESETn~input .listen_to_nsleep_signal = "false";
defparam \CPU_RESETn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
fiftyfivenm_io_ibuf \ESTOP_OPEN_REQUEST~input (
	.i(ESTOP_OPEN_REQUEST),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ESTOP_OPEN_REQUEST~input_o ));
// synopsys translate_off
defparam \ESTOP_OPEN_REQUEST~input .bus_hold = "false";
defparam \ESTOP_OPEN_REQUEST~input .listen_to_nsleep_signal = "false";
defparam \ESTOP_OPEN_REQUEST~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N1
fiftyfivenm_io_ibuf \ESTOP_STATUS~input (
	.i(ESTOP_STATUS),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ESTOP_STATUS~input_o ));
// synopsys translate_off
defparam \ESTOP_STATUS~input .bus_hold = "false";
defparam \ESTOP_STATUS~input .listen_to_nsleep_signal = "false";
defparam \ESTOP_STATUS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y18_N22
fiftyfivenm_io_ibuf \ESTOP_STATUS_FAIL~input (
	.i(ESTOP_STATUS_FAIL),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ESTOP_STATUS_FAIL~input_o ));
// synopsys translate_off
defparam \ESTOP_STATUS_FAIL~input .bus_hold = "false";
defparam \ESTOP_STATUS_FAIL~input .listen_to_nsleep_signal = "false";
defparam \ESTOP_STATUS_FAIL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y33_N15
fiftyfivenm_io_ibuf \FAN1_TACHO_BUFF~input (
	.i(FAN1_TACHO_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\FAN1_TACHO_BUFF~input_o ));
// synopsys translate_off
defparam \FAN1_TACHO_BUFF~input .bus_hold = "false";
defparam \FAN1_TACHO_BUFF~input .listen_to_nsleep_signal = "false";
defparam \FAN1_TACHO_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y34_N23
fiftyfivenm_io_ibuf \FAN2_TACHO_BUFF~input (
	.i(FAN2_TACHO_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\FAN2_TACHO_BUFF~input_o ));
// synopsys translate_off
defparam \FAN2_TACHO_BUFF~input .bus_hold = "false";
defparam \FAN2_TACHO_BUFF~input .listen_to_nsleep_signal = "false";
defparam \FAN2_TACHO_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y39_N8
fiftyfivenm_io_ibuf \FLA_PWR_DIS~input (
	.i(FLA_PWR_DIS),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\FLA_PWR_DIS~input_o ));
// synopsys translate_off
defparam \FLA_PWR_DIS~input .bus_hold = "false";
defparam \FLA_PWR_DIS~input .listen_to_nsleep_signal = "false";
defparam \FLA_PWR_DIS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y36_N8
fiftyfivenm_io_ibuf \FPGA_L_ROBOT_RX~input (
	.i(FPGA_L_ROBOT_RX),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\FPGA_L_ROBOT_RX~input_o ));
// synopsys translate_off
defparam \FPGA_L_ROBOT_RX~input .bus_hold = "false";
defparam \FPGA_L_ROBOT_RX~input .listen_to_nsleep_signal = "false";
defparam \FPGA_L_ROBOT_RX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y36_N1
fiftyfivenm_io_ibuf \FPGA_R_ROBOT_RX~input (
	.i(FPGA_R_ROBOT_RX),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\FPGA_R_ROBOT_RX~input_o ));
// synopsys translate_off
defparam \FPGA_R_ROBOT_RX~input .bus_hold = "false";
defparam \FPGA_R_ROBOT_RX~input .listen_to_nsleep_signal = "false";
defparam \FPGA_R_ROBOT_RX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N1
fiftyfivenm_io_ibuf \L_4MB_SER_IN_ER~input (
	.i(L_4MB_SER_IN_ER),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_4MB_SER_IN_ER~input_o ));
// synopsys translate_off
defparam \L_4MB_SER_IN_ER~input .bus_hold = "false";
defparam \L_4MB_SER_IN_ER~input .listen_to_nsleep_signal = "false";
defparam \L_4MB_SER_IN_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y20_N15
fiftyfivenm_io_ibuf \L_EEF_SER_IN_ER~input (
	.i(L_EEF_SER_IN_ER),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_EEF_SER_IN_ER~input_o ));
// synopsys translate_off
defparam \L_EEF_SER_IN_ER~input .bus_hold = "false";
defparam \L_EEF_SER_IN_ER~input .listen_to_nsleep_signal = "false";
defparam \L_EEF_SER_IN_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y21_N8
fiftyfivenm_io_ibuf \L_M5B_SER_IN_ER~input (
	.i(L_M5B_SER_IN_ER),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_M5B_SER_IN_ER~input_o ));
// synopsys translate_off
defparam \L_M5B_SER_IN_ER~input .bus_hold = "false";
defparam \L_M5B_SER_IN_ER~input .listen_to_nsleep_signal = "false";
defparam \L_M5B_SER_IN_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N15
fiftyfivenm_io_ibuf \L_ROBOT_DIFF_SP2~input (
	.i(L_ROBOT_DIFF_SP2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_ROBOT_DIFF_SP2~input_o ));
// synopsys translate_off
defparam \L_ROBOT_DIFF_SP2~input .bus_hold = "false";
defparam \L_ROBOT_DIFF_SP2~input .listen_to_nsleep_signal = "false";
defparam \L_ROBOT_DIFF_SP2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N1
fiftyfivenm_io_ibuf \L_SCU_INVALIDn~input (
	.i(L_SCU_INVALIDn),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_SCU_INVALIDn~input_o ));
// synopsys translate_off
defparam \L_SCU_INVALIDn~input .bus_hold = "false";
defparam \L_SCU_INVALIDn~input .listen_to_nsleep_signal = "false";
defparam \L_SCU_INVALIDn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N22
fiftyfivenm_io_ibuf \L_SER_RX_ER~input (
	.i(L_SER_RX_ER),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_SER_RX_ER~input_o ));
// synopsys translate_off
defparam \L_SER_RX_ER~input .bus_hold = "false";
defparam \L_SER_RX_ER~input .listen_to_nsleep_signal = "false";
defparam \L_SER_RX_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N15
fiftyfivenm_io_ibuf \MICCB_SP_IN_A_F~input (
	.i(MICCB_SP_IN_A_F),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MICCB_SP_IN_A_F~input_o ));
// synopsys translate_off
defparam \MICCB_SP_IN_A_F~input .bus_hold = "false";
defparam \MICCB_SP_IN_A_F~input .listen_to_nsleep_signal = "false";
defparam \MICCB_SP_IN_A_F~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y39_N1
fiftyfivenm_io_ibuf \MICCB_SP_IN_B_F~input (
	.i(MICCB_SP_IN_B_F),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MICCB_SP_IN_B_F~input_o ));
// synopsys translate_off
defparam \MICCB_SP_IN_B_F~input .bus_hold = "false";
defparam \MICCB_SP_IN_B_F~input .listen_to_nsleep_signal = "false";
defparam \MICCB_SP_IN_B_F~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N8
fiftyfivenm_io_ibuf \MicCB_ESTOP_OPEN_REQUEST~input (
	.i(MicCB_ESTOP_OPEN_REQUEST),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MicCB_ESTOP_OPEN_REQUEST~input_o ));
// synopsys translate_off
defparam \MicCB_ESTOP_OPEN_REQUEST~input .bus_hold = "false";
defparam \MicCB_ESTOP_OPEN_REQUEST~input .listen_to_nsleep_signal = "false";
defparam \MicCB_ESTOP_OPEN_REQUEST~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y20_N1
fiftyfivenm_io_ibuf \MICCB_GEN_SYNC_FAIL~input (
	.i(MICCB_GEN_SYNC_FAIL),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MICCB_GEN_SYNC_FAIL~input_o ));
// synopsys translate_off
defparam \MICCB_GEN_SYNC_FAIL~input .bus_hold = "false";
defparam \MICCB_GEN_SYNC_FAIL~input .listen_to_nsleep_signal = "false";
defparam \MICCB_GEN_SYNC_FAIL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N15
fiftyfivenm_io_ibuf \MICCB_SPARE_IO0~input (
	.i(MICCB_SPARE_IO0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MICCB_SPARE_IO0~input_o ));
// synopsys translate_off
defparam \MICCB_SPARE_IO0~input .bus_hold = "false";
defparam \MICCB_SPARE_IO0~input .listen_to_nsleep_signal = "false";
defparam \MICCB_SPARE_IO0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N1
fiftyfivenm_io_ibuf \MICCB_SPARE_IO1~input (
	.i(MICCB_SPARE_IO1),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MICCB_SPARE_IO1~input_o ));
// synopsys translate_off
defparam \MICCB_SPARE_IO1~input .bus_hold = "false";
defparam \MICCB_SPARE_IO1~input .listen_to_nsleep_signal = "false";
defparam \MICCB_SPARE_IO1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \MICCB_SPARE_IO2~input (
	.i(MICCB_SPARE_IO2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MICCB_SPARE_IO2~input_o ));
// synopsys translate_off
defparam \MICCB_SPARE_IO2~input .bus_hold = "false";
defparam \MICCB_SPARE_IO2~input .listen_to_nsleep_signal = "false";
defparam \MICCB_SPARE_IO2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N15
fiftyfivenm_io_ibuf \MICCB_SPARE_IO3~input (
	.i(MICCB_SPARE_IO3),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MICCB_SPARE_IO3~input_o ));
// synopsys translate_off
defparam \MICCB_SPARE_IO3~input .bus_hold = "false";
defparam \MICCB_SPARE_IO3~input .listen_to_nsleep_signal = "false";
defparam \MICCB_SPARE_IO3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N8
fiftyfivenm_io_ibuf \TEENSY_FPGA_R_TX~input (
	.i(TEENSY_FPGA_R_TX),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\TEENSY_FPGA_R_TX~input_o ));
// synopsys translate_off
defparam \TEENSY_FPGA_R_TX~input .bus_hold = "false";
defparam \TEENSY_FPGA_R_TX~input .listen_to_nsleep_signal = "false";
defparam \TEENSY_FPGA_R_TX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N22
fiftyfivenm_io_ibuf \TEENSY_FPGA_L_TX~input (
	.i(TEENSY_FPGA_L_TX),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\TEENSY_FPGA_L_TX~input_o ));
// synopsys translate_off
defparam \TEENSY_FPGA_L_TX~input .bus_hold = "false";
defparam \TEENSY_FPGA_L_TX~input .listen_to_nsleep_signal = "false";
defparam \TEENSY_FPGA_L_TX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y54_N29
fiftyfivenm_io_ibuf \PS_PG_FPGA~input (
	.i(PS_PG_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PS_PG_FPGA~input_o ));
// synopsys translate_off
defparam \PS_PG_FPGA~input .bus_hold = "false";
defparam \PS_PG_FPGA~input .listen_to_nsleep_signal = "false";
defparam \PS_PG_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N8
fiftyfivenm_io_ibuf \R_4MB_SER_IN_ER~input (
	.i(R_4MB_SER_IN_ER),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_4MB_SER_IN_ER~input_o ));
// synopsys translate_off
defparam \R_4MB_SER_IN_ER~input .bus_hold = "false";
defparam \R_4MB_SER_IN_ER~input .listen_to_nsleep_signal = "false";
defparam \R_4MB_SER_IN_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y20_N23
fiftyfivenm_io_ibuf \R_EEF_SER_IN_ER~input (
	.i(R_EEF_SER_IN_ER),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_EEF_SER_IN_ER~input_o ));
// synopsys translate_off
defparam \R_EEF_SER_IN_ER~input .bus_hold = "false";
defparam \R_EEF_SER_IN_ER~input .listen_to_nsleep_signal = "false";
defparam \R_EEF_SER_IN_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y21_N1
fiftyfivenm_io_ibuf \R_M5B_SER_IN_ER~input (
	.i(R_M5B_SER_IN_ER),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_M5B_SER_IN_ER~input_o ));
// synopsys translate_off
defparam \R_M5B_SER_IN_ER~input .bus_hold = "false";
defparam \R_M5B_SER_IN_ER~input .listen_to_nsleep_signal = "false";
defparam \R_M5B_SER_IN_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N22
fiftyfivenm_io_ibuf \R_ROBOT_DIFF_SP1~input (
	.i(R_ROBOT_DIFF_SP1),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_ROBOT_DIFF_SP1~input_o ));
// synopsys translate_off
defparam \R_ROBOT_DIFF_SP1~input .bus_hold = "false";
defparam \R_ROBOT_DIFF_SP1~input .listen_to_nsleep_signal = "false";
defparam \R_ROBOT_DIFF_SP1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N29
fiftyfivenm_io_ibuf \R_ROBOT_DIFF_SP2~input (
	.i(R_ROBOT_DIFF_SP2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_ROBOT_DIFF_SP2~input_o ));
// synopsys translate_off
defparam \R_ROBOT_DIFF_SP2~input .bus_hold = "false";
defparam \R_ROBOT_DIFF_SP2~input .listen_to_nsleep_signal = "false";
defparam \R_ROBOT_DIFF_SP2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N8
fiftyfivenm_io_ibuf \R_SCU_Invalid_n~input (
	.i(R_SCU_Invalid_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_SCU_Invalid_n~input_o ));
// synopsys translate_off
defparam \R_SCU_Invalid_n~input .bus_hold = "false";
defparam \R_SCU_Invalid_n~input .listen_to_nsleep_signal = "false";
defparam \R_SCU_Invalid_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N15
fiftyfivenm_io_ibuf \R_SER_RX_ER~input (
	.i(R_SER_RX_ER),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_SER_RX_ER~input_o ));
// synopsys translate_off
defparam \R_SER_RX_ER~input .bus_hold = "false";
defparam \R_SER_RX_ER~input .listen_to_nsleep_signal = "false";
defparam \R_SER_RX_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
fiftyfivenm_io_ibuf \SPARE1_DIFF0~input (
	.i(SPARE1_DIFF0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE1_DIFF0~input_o ));
// synopsys translate_off
defparam \SPARE1_DIFF0~input .bus_hold = "false";
defparam \SPARE1_DIFF0~input .listen_to_nsleep_signal = "false";
defparam \SPARE1_DIFF0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
fiftyfivenm_io_ibuf \SPARE1_DIFF1~input (
	.i(SPARE1_DIFF1),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE1_DIFF1~input_o ));
// synopsys translate_off
defparam \SPARE1_DIFF1~input .bus_hold = "false";
defparam \SPARE1_DIFF1~input .listen_to_nsleep_signal = "false";
defparam \SPARE1_DIFF1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N29
fiftyfivenm_io_ibuf \SPARE1_IO0_FPGA~input (
	.i(SPARE1_IO0_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE1_IO0_FPGA~input_o ));
// synopsys translate_off
defparam \SPARE1_IO0_FPGA~input .bus_hold = "false";
defparam \SPARE1_IO0_FPGA~input .listen_to_nsleep_signal = "false";
defparam \SPARE1_IO0_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N22
fiftyfivenm_io_ibuf \SPARE1_IO1_FPGA~input (
	.i(SPARE1_IO1_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE1_IO1_FPGA~input_o ));
// synopsys translate_off
defparam \SPARE1_IO1_FPGA~input .bus_hold = "false";
defparam \SPARE1_IO1_FPGA~input .listen_to_nsleep_signal = "false";
defparam \SPARE1_IO1_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
fiftyfivenm_io_ibuf \SPARE2_DIFF0~input (
	.i(SPARE2_DIFF0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE2_DIFF0~input_o ));
// synopsys translate_off
defparam \SPARE2_DIFF0~input .bus_hold = "false";
defparam \SPARE2_DIFF0~input .listen_to_nsleep_signal = "false";
defparam \SPARE2_DIFF0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
fiftyfivenm_io_ibuf \SPARE2_DIFF1~input (
	.i(SPARE2_DIFF1),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE2_DIFF1~input_o ));
// synopsys translate_off
defparam \SPARE2_DIFF1~input .bus_hold = "false";
defparam \SPARE2_DIFF1~input .listen_to_nsleep_signal = "false";
defparam \SPARE2_DIFF1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
fiftyfivenm_io_ibuf \SPARE2_IO0_FPGA~input (
	.i(SPARE2_IO0_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE2_IO0_FPGA~input_o ));
// synopsys translate_off
defparam \SPARE2_IO0_FPGA~input .bus_hold = "false";
defparam \SPARE2_IO0_FPGA~input .listen_to_nsleep_signal = "false";
defparam \SPARE2_IO0_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N29
fiftyfivenm_io_ibuf \SPARE2_IO1_FPGA~input (
	.i(SPARE2_IO1_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE2_IO1_FPGA~input_o ));
// synopsys translate_off
defparam \SPARE2_IO1_FPGA~input .bus_hold = "false";
defparam \SPARE2_IO1_FPGA~input .listen_to_nsleep_signal = "false";
defparam \SPARE2_IO1_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N15
fiftyfivenm_io_ibuf \SSR_ON_FPGA~input (
	.i(SSR_ON_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SSR_ON_FPGA~input_o ));
// synopsys translate_off
defparam \SSR_ON_FPGA~input .bus_hold = "false";
defparam \SSR_ON_FPGA~input .listen_to_nsleep_signal = "false";
defparam \SSR_ON_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y34_N1
fiftyfivenm_io_ibuf \SCL_ADC~input (
	.i(SCL_ADC),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SCL_ADC~input_o ));
// synopsys translate_off
defparam \SCL_ADC~input .bus_hold = "false";
defparam \SCL_ADC~input .listen_to_nsleep_signal = "false";
defparam \SCL_ADC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y36_N23
fiftyfivenm_io_ibuf \SDA_ADC~input (
	.i(SDA_ADC),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SDA_ADC~input_o ));
// synopsys translate_off
defparam \SDA_ADC~input .bus_hold = "false";
defparam \SDA_ADC~input .listen_to_nsleep_signal = "false";
defparam \SDA_ADC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~GND~combout ),
	.par_en(vcc),
	.xe_ye(\~GND~combout ),
	.se(\~GND~combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

endmodule
