;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV @-7, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP -7, <-420
	CMP -7, <-420
	DJN -1, @-20
	ADD 210, 60
	JMN @12, #200
	SUB @121, 103
	SUB @121, 103
	SUB <0, @2
	SLT @82, 17
	SUB @127, 100
	ADD #32, <221
	DAT <12, <221
	CMP 12, @15
	SLT -1, <-20
	CMP 1, @120
	CMP @127, 100
	DJN -1, @-20
	CMP 1, @120
	CMP @-121, -503
	DJN -1, @-20
	JMP 121, 211
	CMP @-121, -503
	SLT @12, @17
	JMP 121, 211
	DAT <12, <221
	DAT <12, <221
	SUB @0, @2
	SUB @0, @2
	SUB @121, 106
	SUB @0, @2
	SUB @0, @2
	ADD <210, 30
	ADD <210, 30
	ADD <210, 30
	CMP @127, 100
	SUB 121, 211
	SUB @127, 100
	CMP @127, 100
	MOV -1, <-20
	SLT @121, 170
	MOV -1, <-20
	MOV @-7, <-20
	SPL 0, #-12
	SPL 0, #-12
	SPL 0, #-12
