<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-samsung › include › plat › regs-timer.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs-timer.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* arch/arm/mach-s3c2410/include/mach/regs-timer.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2003 Simtec Electronics &lt;linux@simtec.co.uk&gt;</span>
<span class="cm"> *		      http://www.simtec.co.uk/products/SWLINUX/</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * S3C2410 Timer configuration</span>
<span class="cm">*/</span>

<span class="cp">#ifndef __ASM_ARCH_REGS_TIMER_H</span>
<span class="cp">#define __ASM_ARCH_REGS_TIMER_H</span>

<span class="cp">#define S3C_TIMERREG(x) (S3C_VA_TIMER + (x))</span>
<span class="cp">#define S3C_TIMERREG2(tmr,reg) S3C_TIMERREG((reg)+0x0c+((tmr)*0x0c))</span>

<span class="cp">#define S3C2410_TCFG0	      S3C_TIMERREG(0x00)</span>
<span class="cp">#define S3C2410_TCFG1	      S3C_TIMERREG(0x04)</span>
<span class="cp">#define S3C2410_TCON	      S3C_TIMERREG(0x08)</span>

<span class="cp">#define S3C64XX_TINT_CSTAT    S3C_TIMERREG(0x44)</span>

<span class="cp">#define S3C2410_TCFG_PRESCALER0_MASK (255&lt;&lt;0)</span>
<span class="cp">#define S3C2410_TCFG_PRESCALER1_MASK (255&lt;&lt;8)</span>
<span class="cp">#define S3C2410_TCFG_PRESCALER1_SHIFT (8)</span>
<span class="cp">#define S3C2410_TCFG_DEADZONE_MASK   (255&lt;&lt;16)</span>
<span class="cp">#define S3C2410_TCFG_DEADZONE_SHIFT  (16)</span>

<span class="cp">#define S3C2410_TCFG1_MUX4_DIV2	  (0&lt;&lt;16)</span>
<span class="cp">#define S3C2410_TCFG1_MUX4_DIV4	  (1&lt;&lt;16)</span>
<span class="cp">#define S3C2410_TCFG1_MUX4_DIV8	  (2&lt;&lt;16)</span>
<span class="cp">#define S3C2410_TCFG1_MUX4_DIV16  (3&lt;&lt;16)</span>
<span class="cp">#define S3C2410_TCFG1_MUX4_TCLK1  (4&lt;&lt;16)</span>
<span class="cp">#define S3C2410_TCFG1_MUX4_MASK	  (15&lt;&lt;16)</span>
<span class="cp">#define S3C2410_TCFG1_MUX4_SHIFT  (16)</span>

<span class="cp">#define S3C2410_TCFG1_MUX3_DIV2	  (0&lt;&lt;12)</span>
<span class="cp">#define S3C2410_TCFG1_MUX3_DIV4	  (1&lt;&lt;12)</span>
<span class="cp">#define S3C2410_TCFG1_MUX3_DIV8	  (2&lt;&lt;12)</span>
<span class="cp">#define S3C2410_TCFG1_MUX3_DIV16  (3&lt;&lt;12)</span>
<span class="cp">#define S3C2410_TCFG1_MUX3_TCLK1  (4&lt;&lt;12)</span>
<span class="cp">#define S3C2410_TCFG1_MUX3_MASK	  (15&lt;&lt;12)</span>


<span class="cp">#define S3C2410_TCFG1_MUX2_DIV2	  (0&lt;&lt;8)</span>
<span class="cp">#define S3C2410_TCFG1_MUX2_DIV4	  (1&lt;&lt;8)</span>
<span class="cp">#define S3C2410_TCFG1_MUX2_DIV8	  (2&lt;&lt;8)</span>
<span class="cp">#define S3C2410_TCFG1_MUX2_DIV16  (3&lt;&lt;8)</span>
<span class="cp">#define S3C2410_TCFG1_MUX2_TCLK1  (4&lt;&lt;8)</span>
<span class="cp">#define S3C2410_TCFG1_MUX2_MASK	  (15&lt;&lt;8)</span>


<span class="cp">#define S3C2410_TCFG1_MUX1_DIV2	  (0&lt;&lt;4)</span>
<span class="cp">#define S3C2410_TCFG1_MUX1_DIV4	  (1&lt;&lt;4)</span>
<span class="cp">#define S3C2410_TCFG1_MUX1_DIV8	  (2&lt;&lt;4)</span>
<span class="cp">#define S3C2410_TCFG1_MUX1_DIV16  (3&lt;&lt;4)</span>
<span class="cp">#define S3C2410_TCFG1_MUX1_TCLK0  (4&lt;&lt;4)</span>
<span class="cp">#define S3C2410_TCFG1_MUX1_MASK	  (15&lt;&lt;4)</span>

<span class="cp">#define S3C2410_TCFG1_MUX0_DIV2	  (0&lt;&lt;0)</span>
<span class="cp">#define S3C2410_TCFG1_MUX0_DIV4	  (1&lt;&lt;0)</span>
<span class="cp">#define S3C2410_TCFG1_MUX0_DIV8	  (2&lt;&lt;0)</span>
<span class="cp">#define S3C2410_TCFG1_MUX0_DIV16  (3&lt;&lt;0)</span>
<span class="cp">#define S3C2410_TCFG1_MUX0_TCLK0  (4&lt;&lt;0)</span>
<span class="cp">#define S3C2410_TCFG1_MUX0_MASK	  (15&lt;&lt;0)</span>

<span class="cp">#define S3C2410_TCFG1_MUX_DIV2	  (0&lt;&lt;0)</span>
<span class="cp">#define S3C2410_TCFG1_MUX_DIV4	  (1&lt;&lt;0)</span>
<span class="cp">#define S3C2410_TCFG1_MUX_DIV8	  (2&lt;&lt;0)</span>
<span class="cp">#define S3C2410_TCFG1_MUX_DIV16   (3&lt;&lt;0)</span>
<span class="cp">#define S3C2410_TCFG1_MUX_TCLK    (4&lt;&lt;0)</span>
<span class="cp">#define S3C2410_TCFG1_MUX_MASK	  (15&lt;&lt;0)</span>

<span class="cp">#define S3C64XX_TCFG1_MUX_DIV1	  (0&lt;&lt;0)</span>
<span class="cp">#define S3C64XX_TCFG1_MUX_DIV2	  (1&lt;&lt;0)</span>
<span class="cp">#define S3C64XX_TCFG1_MUX_DIV4	  (2&lt;&lt;0)</span>
<span class="cp">#define S3C64XX_TCFG1_MUX_DIV8    (3&lt;&lt;0)</span>
<span class="cp">#define S3C64XX_TCFG1_MUX_DIV16   (4&lt;&lt;0)</span>
<span class="cp">#define S3C64XX_TCFG1_MUX_TCLK    (5&lt;&lt;0)  </span><span class="cm">/* 3 sets of TCLK */</span><span class="cp"></span>
<span class="cp">#define S3C64XX_TCFG1_MUX_MASK	  (15&lt;&lt;0)</span>

<span class="cp">#define S3C2410_TCFG1_SHIFT(x)	  ((x) * 4)</span>

<span class="cm">/* for each timer, we have an count buffer, an compare buffer and</span>
<span class="cm"> * an observation buffer</span>
<span class="cm">*/</span>

<span class="cm">/* WARNING - timer 4 has no buffer reg, and it&#39;s observation is at +4 */</span>

<span class="cp">#define S3C2410_TCNTB(tmr)    S3C_TIMERREG2(tmr, 0x00)</span>
<span class="cp">#define S3C2410_TCMPB(tmr)    S3C_TIMERREG2(tmr, 0x04)</span>
<span class="cp">#define S3C2410_TCNTO(tmr)    S3C_TIMERREG2(tmr, (((tmr) == 4) ? 0x04 : 0x08))</span>

<span class="cp">#define S3C2410_TCON_T4RELOAD	  (1&lt;&lt;22)</span>
<span class="cp">#define S3C2410_TCON_T4MANUALUPD  (1&lt;&lt;21)</span>
<span class="cp">#define S3C2410_TCON_T4START	  (1&lt;&lt;20)</span>

<span class="cp">#define S3C2410_TCON_T3RELOAD	  (1&lt;&lt;19)</span>
<span class="cp">#define S3C2410_TCON_T3INVERT	  (1&lt;&lt;18)</span>
<span class="cp">#define S3C2410_TCON_T3MANUALUPD  (1&lt;&lt;17)</span>
<span class="cp">#define S3C2410_TCON_T3START	  (1&lt;&lt;16)</span>

<span class="cp">#define S3C2410_TCON_T2RELOAD	  (1&lt;&lt;15)</span>
<span class="cp">#define S3C2410_TCON_T2INVERT	  (1&lt;&lt;14)</span>
<span class="cp">#define S3C2410_TCON_T2MANUALUPD  (1&lt;&lt;13)</span>
<span class="cp">#define S3C2410_TCON_T2START	  (1&lt;&lt;12)</span>

<span class="cp">#define S3C2410_TCON_T1RELOAD	  (1&lt;&lt;11)</span>
<span class="cp">#define S3C2410_TCON_T1INVERT	  (1&lt;&lt;10)</span>
<span class="cp">#define S3C2410_TCON_T1MANUALUPD  (1&lt;&lt;9)</span>
<span class="cp">#define S3C2410_TCON_T1START	  (1&lt;&lt;8)</span>

<span class="cp">#define S3C2410_TCON_T0DEADZONE	  (1&lt;&lt;4)</span>
<span class="cp">#define S3C2410_TCON_T0RELOAD	  (1&lt;&lt;3)</span>
<span class="cp">#define S3C2410_TCON_T0INVERT	  (1&lt;&lt;2)</span>
<span class="cp">#define S3C2410_TCON_T0MANUALUPD  (1&lt;&lt;1)</span>
<span class="cp">#define S3C2410_TCON_T0START	  (1&lt;&lt;0)</span>

<span class="cp">#endif </span><span class="cm">/*  __ASM_ARCH_REGS_TIMER_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
