ALLEN,P.E.AND HOLBERG, D. R. 1987. CMOS Analog Circuit Design. Oxford University Press, Oxford, UK.
Michel R. C. M. Berkelaar , Pim H. W. Buurman , Jochen A. G. Jess, Computing the entire active area/power consumption versus delay trade-off curve for gate sizing with a piecewise linear simulator, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.474-480, November 06-10, 1994, San Jose, California, USA
Michel R. C. M. Berkelaar , Jochen A. G. Jess, Gate sizing in MOS digital circuits with linear programming, Proceedings of the conference on European design automation, March 12-15, 1990, Glasgow, Scotland
M. Borah , R. M. Owens , M. J. Irwin, Transistor sizing for low power CMOS circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.6, p.665-671, November 2006[doi>10.1109/43.503935]
Timothy M. Burks , Karem A. Sakallah , Trevor N. Mudge, Critical paths in circuits with level-sensitive latches, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.2, p.273-291, June 1995[doi>10.1109/92.386227]
ECKER, J. 1980. Geometric programming: Methods, computations and applications. SIAM Rev. 22 (Jul. 1980), 338-362.
FISHBURN,J.AND DUNLOP, A. 1985. TILOS: A posynomial programming approach to transistor sizing. In Proceedings of the IEEE International Conference on Computer-Aided Design (Nov. 18-21) IEEE Computer Society Press, Los Alamitos, CA, 326-328.
A. Ghosh , S. Devadas , K. Keutzer , J. White, Estimation of average switching activity in combinational and sequential circuits, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.253-259, June 08-12, 1992, Anaheim, California, USA
K. S. Hedlund, Aesop: a tool for automated transistor sizing, Proceedings of the 24th ACM/IEEE Design Automation Conference, p.114-120, June 28-July 01, 1987, Miami Beach, Florida, USA[doi>10.1145/37888.37905]
LAWRENCE, C., ZHOU,J.L.,AND TITS, A. L. 1996. User's guide for CFSQP version 2.4: A C code for solving (large scale) constrained nonlinear (minimax) optimization problems, generating iterates satisfying all inequality constraints. Tech. Rep. TR-94-16r1. Institute for Systems Research, University of Maryland, College Park, MD.
LUENBERGER, D. G. 1984. Linear and Nonlinear Programming. 2nd Addison-Wesley, Reading, MA.
NAJM, F. N. 1994. Low-pass filter for computing the transition density in digital circuits. IEEE Trans. Comput.-Aided Des. 13 (Sept. 1994), 1123-1131.
Farid N. Najm, Transition density, a stochastic measure of activity in digital circuits, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.644-649, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127744]
RUBENSTEIN, J., PENFIELD, P., AND HOROWITZ, M. A. 1983. Signal delay in RC tree networks. IEEE Trans. Comput.-Aided Des. 2 (July 1983), 202-211.
Sachin S. Sapatnekar , Weitong Chuang, Power vs. delay in gate sizing: conflicting objectives?, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.463-466, November 05-09, 1995, San Jose, California, USA
SAPATNEKAR,S.S.,RAO,V.B.,VAIDYA,P.M.,AND KANG, S. M. 1993. An exact solution to the transistor sizing problem for CMOS circuits using convex optimization. IEEE Trans. Comput.-Aided Des. 12 (Nov. 1993), 1621-1634.
SHYU,J.M.,SANGIOVANNI-VINCENTELLI,A.L.,FISHBURN, J., AND DUNLOP, A. 1988. Optimization-based transistor sizing. IEEE J. Solid-State Circuits 23 (Apr. 1988), 400-409.
Yutaka Tamiya , Yusuke Matsunaga , Masahiro Fujita, LP based cell selection with constraints of timing, area, and power consumption, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.378-381, November 06-10, 1994, San Jose, California, USA
TAN,C.H.AND ALLEN, J. 1994. Minimization of power in VLSI circuits using transistor sizing, input ordering, and statistical power estimation. In Proceedings of the 1994 International Workshop on Low Power Design 75-80.
Chi-Ying Tsui , Massoud Pedram , Alvin M. Despain, Efficient estimation of dynamic power consumption under a real delay model, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.224-228, November 07-11, 1993, Santa Clara, California, USA
VEENDRICK, H. J. M. 1984. Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits. IEEE J. Solid-State Circuits SC-19, 468-473.
