<html><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Verilog Behavioral Modeling - Procedural Blocks 1</title><style>
/* cspell:disable-file */
/* webkit printing magic: print all background colors */
html {
	-webkit-print-color-adjust: exact;
}
* {
	box-sizing: border-box;
	-webkit-print-color-adjust: exact;
}

html,
body {
	margin: 0;
	padding: 0;
}
@media only screen {
	body {
		margin: 2em auto;
		max-width: 900px;
		color: rgb(55, 53, 47);
	}
}

body {
	line-height: 1.5;
	white-space: pre-wrap;
}

a,
a.visited {
	color: inherit;
	text-decoration: underline;
}

.pdf-relative-link-path {
	font-size: 80%;
	color: #444;
}

h1,
h2,
h3 {
	letter-spacing: -0.01em;
	line-height: 1.2;
	font-weight: 600;
	margin-bottom: 0;
}

.page-title {
	font-size: 2.5rem;
	font-weight: 700;
	margin-top: 0;
	margin-bottom: 0.75em;
}

h1 {
	font-size: 1.875rem;
	margin-top: 1.875rem;
}

h2 {
	font-size: 1.5rem;
	margin-top: 1.5rem;
}

h3 {
	font-size: 1.25rem;
	margin-top: 1.25rem;
}

.source {
	border: 1px solid #ddd;
	border-radius: 3px;
	padding: 1.5em;
	word-break: break-all;
}

.callout {
	border-radius: 3px;
	padding: 1rem;
}

figure {
	margin: 1.25em 0;
	page-break-inside: avoid;
}

figcaption {
	opacity: 0.5;
	font-size: 85%;
	margin-top: 0.5em;
}

mark {
	background-color: transparent;
}

.indented {
	padding-left: 1.5em;
}

hr {
	background: transparent;
	display: block;
	width: 100%;
	height: 1px;
	visibility: visible;
	border: none;
	border-bottom: 1px solid rgba(55, 53, 47, 0.09);
}

img {
	max-width: 100%;
}

@media only print {
	img {
		max-height: 100vh;
		object-fit: contain;
	}
}

@page {
	margin: 1in;
}

.collection-content {
	font-size: 0.875rem;
}

.column-list {
	display: flex;
	justify-content: space-between;
}

.column {
	padding: 0 1em;
}

.column:first-child {
	padding-left: 0;
}

.column:last-child {
	padding-right: 0;
}

.table_of_contents-item {
	display: block;
	font-size: 0.875rem;
	line-height: 1.3;
	padding: 0.125rem;
}

.table_of_contents-indent-1 {
	margin-left: 1.5rem;
}

.table_of_contents-indent-2 {
	margin-left: 3rem;
}

.table_of_contents-indent-3 {
	margin-left: 4.5rem;
}

.table_of_contents-link {
	text-decoration: none;
	opacity: 0.7;
	border-bottom: 1px solid rgba(55, 53, 47, 0.18);
}

table,
th,
td {
	border: 1px solid rgba(55, 53, 47, 0.09);
	border-collapse: collapse;
}

table {
	border-left: none;
	border-right: none;
}

th,
td {
	font-weight: normal;
	padding: 0.25em 0.5em;
	line-height: 1.5;
	min-height: 1.5em;
	text-align: left;
}

th {
	color: rgba(55, 53, 47, 0.6);
}

ol,
ul {
	margin: 0;
	margin-block-start: 0.6em;
	margin-block-end: 0.6em;
}

li > ol:first-child,
li > ul:first-child {
	margin-block-start: 0.6em;
}

ul > li {
	list-style: disc;
}

ul.to-do-list {
	text-indent: -1.7em;
}

ul.to-do-list > li {
	list-style: none;
}

.to-do-children-checked {
	text-decoration: line-through;
	opacity: 0.375;
}

ul.toggle > li {
	list-style: none;
}

ul {
	padding-inline-start: 1.7em;
}

ul > li {
	padding-left: 0.1em;
}

ol {
	padding-inline-start: 1.6em;
}

ol > li {
	padding-left: 0.2em;
}

.mono ol {
	padding-inline-start: 2em;
}

.mono ol > li {
	text-indent: -0.4em;
}

.toggle {
	padding-inline-start: 0em;
	list-style-type: none;
}

/* Indent toggle children */
.toggle > li > details {
	padding-left: 1.7em;
}

.toggle > li > details > summary {
	margin-left: -1.1em;
}

.selected-value {
	display: inline-block;
	padding: 0 0.5em;
	background: rgba(206, 205, 202, 0.5);
	border-radius: 3px;
	margin-right: 0.5em;
	margin-top: 0.3em;
	margin-bottom: 0.3em;
	white-space: nowrap;
}

.collection-title {
	display: inline-block;
	margin-right: 1em;
}

.simple-table {
	margin-top: 1em;
	font-size: 0.875rem;
	empty-cells: show;
}
.simple-table td {
	height: 29px;
	min-width: 120px;
}

.simple-table th {
	height: 29px;
	min-width: 120px;
}

.simple-table-header-color {
	background: rgb(247, 246, 243);
	color: black;
}
.simple-table-header {
	font-weight: 500;
}

time {
	opacity: 0.5;
}

.icon {
	display: inline-block;
	max-width: 1.2em;
	max-height: 1.2em;
	text-decoration: none;
	vertical-align: text-bottom;
	margin-right: 0.5em;
}

img.icon {
	border-radius: 3px;
}

.user-icon {
	width: 1.5em;
	height: 1.5em;
	border-radius: 100%;
	margin-right: 0.5rem;
}

.user-icon-inner {
	font-size: 0.8em;
}

.text-icon {
	border: 1px solid #000;
	text-align: center;
}

.page-cover-image {
	display: block;
	object-fit: cover;
	width: 100%;
	max-height: 30vh;
}

.page-header-icon {
	font-size: 3rem;
	margin-bottom: 1rem;
}

.page-header-icon-with-cover {
	margin-top: -0.72em;
	margin-left: 0.07em;
}

.page-header-icon img {
	border-radius: 3px;
}

.link-to-page {
	margin: 1em 0;
	padding: 0;
	border: none;
	font-weight: 500;
}

p > .user {
	opacity: 0.5;
}

td > .user,
td > time {
	white-space: nowrap;
}

input[type="checkbox"] {
	transform: scale(1.5);
	margin-right: 0.6em;
	vertical-align: middle;
}

p {
	margin-top: 0.5em;
	margin-bottom: 0.5em;
}

.image {
	border: none;
	margin: 1.5em 0;
	padding: 0;
	border-radius: 0;
	text-align: center;
}

.code,
code {
	background: rgba(135, 131, 120, 0.15);
	border-radius: 3px;
	padding: 0.2em 0.4em;
	border-radius: 3px;
	font-size: 85%;
	tab-size: 2;
}

code {
	color: #eb5757;
}

.code {
	padding: 1.5em 1em;
}

.code-wrap {
	white-space: pre-wrap;
	word-break: break-all;
}

.code > code {
	background: none;
	padding: 0;
	font-size: 100%;
	color: inherit;
}

blockquote {
	font-size: 1.25em;
	margin: 1em 0;
	padding-left: 1em;
	border-left: 3px solid rgb(55, 53, 47);
}

.bookmark {
	text-decoration: none;
	max-height: 8em;
	padding: 0;
	display: flex;
	width: 100%;
	align-items: stretch;
}

.bookmark-title {
	font-size: 0.85em;
	overflow: hidden;
	text-overflow: ellipsis;
	height: 1.75em;
	white-space: nowrap;
}

.bookmark-text {
	display: flex;
	flex-direction: column;
}

.bookmark-info {
	flex: 4 1 180px;
	padding: 12px 14px 14px;
	display: flex;
	flex-direction: column;
	justify-content: space-between;
}

.bookmark-image {
	width: 33%;
	flex: 1 1 180px;
	display: block;
	position: relative;
	object-fit: cover;
	border-radius: 1px;
}

.bookmark-description {
	color: rgba(55, 53, 47, 0.6);
	font-size: 0.75em;
	overflow: hidden;
	max-height: 4.5em;
	word-break: break-word;
}

.bookmark-href {
	font-size: 0.75em;
	margin-top: 0.25em;
}

.sans { font-family: ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol"; }
.code { font-family: "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace; }
.serif { font-family: Lyon-Text, Georgia, ui-serif, serif; }
.mono { font-family: iawriter-mono, Nitti, Menlo, Courier, monospace; }
.pdf .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK JP'; }
.pdf:lang(zh-CN) .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK SC'; }
.pdf:lang(zh-TW) .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK TC'; }
.pdf:lang(ko-KR) .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK KR'; }
.pdf .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK JP'; }
.pdf:lang(zh-CN) .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK SC'; }
.pdf:lang(zh-TW) .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK TC'; }
.pdf:lang(ko-KR) .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK KR'; }
.pdf .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK JP'; }
.pdf:lang(zh-CN) .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK SC'; }
.pdf:lang(zh-TW) .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK TC'; }
.pdf:lang(ko-KR) .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK KR'; }
.pdf .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK JP'; }
.pdf:lang(zh-CN) .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK SC'; }
.pdf:lang(zh-TW) .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK TC'; }
.pdf:lang(ko-KR) .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK KR'; }
.highlight-default {
	color: rgba(55, 53, 47, 1);
}
.highlight-gray {
	color: rgba(120, 119, 116, 1);
	fill: rgba(120, 119, 116, 1);
}
.highlight-brown {
	color: rgba(159, 107, 83, 1);
	fill: rgba(159, 107, 83, 1);
}
.highlight-orange {
	color: rgba(217, 115, 13, 1);
	fill: rgba(217, 115, 13, 1);
}
.highlight-yellow {
	color: rgba(203, 145, 47, 1);
	fill: rgba(203, 145, 47, 1);
}
.highlight-teal {
	color: rgba(68, 131, 97, 1);
	fill: rgba(68, 131, 97, 1);
}
.highlight-blue {
	color: rgba(51, 126, 169, 1);
	fill: rgba(51, 126, 169, 1);
}
.highlight-purple {
	color: rgba(144, 101, 176, 1);
	fill: rgba(144, 101, 176, 1);
}
.highlight-pink {
	color: rgba(193, 76, 138, 1);
	fill: rgba(193, 76, 138, 1);
}
.highlight-red {
	color: rgba(212, 76, 71, 1);
	fill: rgba(212, 76, 71, 1);
}
.highlight-gray_background {
	background: rgba(241, 241, 239, 1);
}
.highlight-brown_background {
	background: rgba(244, 238, 238, 1);
}
.highlight-orange_background {
	background: rgba(251, 236, 221, 1);
}
.highlight-yellow_background {
	background: rgba(251, 243, 219, 1);
}
.highlight-teal_background {
	background: rgba(237, 243, 236, 1);
}
.highlight-blue_background {
	background: rgba(231, 243, 248, 1);
}
.highlight-purple_background {
	background: rgba(244, 240, 247, 0.8);
}
.highlight-pink_background {
	background: rgba(249, 238, 243, 0.8);
}
.highlight-red_background {
	background: rgba(253, 235, 236, 1);
}
.block-color-default {
	color: inherit;
	fill: inherit;
}
.block-color-gray {
	color: rgba(120, 119, 116, 1);
	fill: rgba(120, 119, 116, 1);
}
.block-color-brown {
	color: rgba(159, 107, 83, 1);
	fill: rgba(159, 107, 83, 1);
}
.block-color-orange {
	color: rgba(217, 115, 13, 1);
	fill: rgba(217, 115, 13, 1);
}
.block-color-yellow {
	color: rgba(203, 145, 47, 1);
	fill: rgba(203, 145, 47, 1);
}
.block-color-teal {
	color: rgba(68, 131, 97, 1);
	fill: rgba(68, 131, 97, 1);
}
.block-color-blue {
	color: rgba(51, 126, 169, 1);
	fill: rgba(51, 126, 169, 1);
}
.block-color-purple {
	color: rgba(144, 101, 176, 1);
	fill: rgba(144, 101, 176, 1);
}
.block-color-pink {
	color: rgba(193, 76, 138, 1);
	fill: rgba(193, 76, 138, 1);
}
.block-color-red {
	color: rgba(212, 76, 71, 1);
	fill: rgba(212, 76, 71, 1);
}
.block-color-gray_background {
	background: rgba(241, 241, 239, 1);
}
.block-color-brown_background {
	background: rgba(244, 238, 238, 1);
}
.block-color-orange_background {
	background: rgba(251, 236, 221, 1);
}
.block-color-yellow_background {
	background: rgba(251, 243, 219, 1);
}
.block-color-teal_background {
	background: rgba(237, 243, 236, 1);
}
.block-color-blue_background {
	background: rgba(231, 243, 248, 1);
}
.block-color-purple_background {
	background: rgba(244, 240, 247, 0.8);
}
.block-color-pink_background {
	background: rgba(249, 238, 243, 0.8);
}
.block-color-red_background {
	background: rgba(253, 235, 236, 1);
}
.select-value-color-pink { background-color: rgba(245, 224, 233, 1); }
.select-value-color-purple { background-color: rgba(232, 222, 238, 1); }
.select-value-color-green { background-color: rgba(219, 237, 219, 1); }
.select-value-color-gray { background-color: rgba(227, 226, 224, 1); }
.select-value-color-opaquegray { background-color: rgba(255, 255, 255, 0.0375); }
.select-value-color-orange { background-color: rgba(250, 222, 201, 1); }
.select-value-color-brown { background-color: rgba(238, 224, 218, 1); }
.select-value-color-red { background-color: rgba(255, 226, 221, 1); }
.select-value-color-yellow { background-color: rgba(253, 236, 200, 1); }
.select-value-color-blue { background-color: rgba(211, 229, 239, 1); }

.checkbox {
	display: inline-flex;
	vertical-align: text-bottom;
	width: 16;
	height: 16;
	background-size: 16px;
	margin-left: 2px;
	margin-right: 5px;
}

.checkbox-on {
	background-image: url("data:image/svg+xml;charset=UTF-8,%3Csvg%20width%3D%2216%22%20height%3D%2216%22%20viewBox%3D%220%200%2016%2016%22%20fill%3D%22none%22%20xmlns%3D%22http%3A%2F%2Fwww.w3.org%2F2000%2Fsvg%22%3E%0A%3Crect%20width%3D%2216%22%20height%3D%2216%22%20fill%3D%22%2358A9D7%22%2F%3E%0A%3Cpath%20d%3D%22M6.71429%2012.2852L14%204.9995L12.7143%203.71436L6.71429%209.71378L3.28571%206.2831L2%207.57092L6.71429%2012.2852Z%22%20fill%3D%22white%22%2F%3E%0A%3C%2Fsvg%3E");
}

.checkbox-off {
	background-image: url("data:image/svg+xml;charset=UTF-8,%3Csvg%20width%3D%2216%22%20height%3D%2216%22%20viewBox%3D%220%200%2016%2016%22%20fill%3D%22none%22%20xmlns%3D%22http%3A%2F%2Fwww.w3.org%2F2000%2Fsvg%22%3E%0A%3Crect%20x%3D%220.75%22%20y%3D%220.75%22%20width%3D%2214.5%22%20height%3D%2214.5%22%20fill%3D%22white%22%20stroke%3D%22%2336352F%22%20stroke-width%3D%221.5%22%2F%3E%0A%3C%2Fsvg%3E");
}
	
</style><link rel="stylesheet" href="dark-theme.css"><link rel="stylesheet"  target="_blank" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.5.0/styles/github-dark-dimmed.min.css"><script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.5.0/highlight.min.js"></script></head><body><article id="7a1d2dc3-3dfe-4b35-b509-9025b28a42b5" class="page sans"><header><img class="page-cover-image" src="Verilog%20Be%208dca9/1.png" style="object-position:center 50%"/><div class="page-header-icon page-header-icon-with-cover"><img class="icon" src="Verilog%20Be%208dca9/yang-tr-wb.png"/></div><h1 class="page-title"><strong>Verilog Behavioral Modeling</strong> - <strong>Procedural Blocks 1</strong></h1><link rel="stylesheet" href="dark-theme.css"><link rel="stylesheet"  target="_blank" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.5.0/styles/github-dark-dimmed.min.css"><script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.5.0/highlight.min.js"></script></header><div class="page-body"><div><iframe src="https://player.soundon.fm/embed/?podcast=6a4a3e88-5307-4ed5-8700-6d8fcce3465a&episode=06a580b5-d5c3-4d97-8a58-e668c278f714" id="soundon"></iframe></div></figure><h2 id="a1e657d6-a366-4523-9cd5-9cb7ab1c2ac1" class="block-color-purple_background">參考資料 </h2><figure id="0fa88dfa-bd3e-4a1f-8459-6ff7ee8774d3"><a  target="_blank" href="https://www.chipverify.com/verilog/verilog-always-block" class="bookmark source"><div class="bookmark-info"><div class="bookmark-text"><div class="bookmark-title">Verilog always block</div><div class="bookmark-description">An always block is one of the procedural blocks in Verilog. Statements inside an always block are executed sequentially. always @ (event) [statement] always @ (event) begin [multiple statements] end The always block is executed at some particular event. The event is defined by a sensitivity list.</div></div><div class="bookmark-href"><img src="https://www.chipverify.com/templates/g5_oxygen/favicon.ico" class="icon bookmark-icon"/>https://www.chipverify.com/verilog/verilog-always-block</div></div><img src="https://www.chipverify.com/images/verilog/assign-combo.PNG" class="bookmark-image"/></a></figure><div id="e4fccf29-91b5-4921-a99a-34069c56f445" class="column-list"><div id="adf9ef35-1e27-4211-9d12-6d70df675e4b" style="width:50%" class="column"><figure id="7b6941d2-b798-453e-b1cd-c183287bd73f"><a  target="_blank" href="https://www.chipverify.com/verilog/verilog-combinational-logic-always" class="bookmark source"><div class="bookmark-info"><div class="bookmark-text"><div class="bookmark-title">Combinational Logic with always</div><div class="bookmark-description">The verilog always block can be used for both sequential and combinational logic. A few design examples were shown using an assign statement in a previous article. The same set of designs will be explored next using an always block. Example #1 S</div></div><div class="bookmark-href"><img src="https://www.chipverify.com/templates/g5_oxygen/favicon.ico" class="icon bookmark-icon"/>https://www.chipverify.com/verilog/verilog-combinational-logic-always</div></div><img src="https://www.chipverify.com/images/verilog/schematic/simple_combo_with_assign.png" class="bookmark-image"/></a></figure></div><div id="8fc4033c-e4a4-40a3-af37-f0ca7c8bb29c" style="width:50%" class="column"><figure id="15fb6c11-e61f-457b-b1c1-d659cde0ca51"><a  target="_blank" href="https://www.chipverify.com/verilog/verilog-always-sequential-logic" class="bookmark source"><div class="bookmark-info"><div class="bookmark-text"><div class="bookmark-title">Sequential Logic with always</div><div class="bookmark-description">A previous article showed different examples of using an always block to implement combinational logic. An always block is also mainly used to implement sequential logic which has memory elements like flip flops that can hold values. Here are some exa</div></div><div class="bookmark-href"><img src="https://www.chipverify.com/templates/g5_oxygen/favicon.ico" class="icon bookmark-icon"/>https://www.chipverify.com/verilog/verilog-always-sequential-logic</div></div></a></figure></div></div><ul id="fd5def17-63b9-4af4-88f3-bae84ee213a5" class="bulleted-list"><li style="list-style-type:disc">Fundamentals of Digital Logic With Verilog Design (2013/02/12), Brown, Stephen/ Vranesic, Zvonko</li></ul><h2 id="f22e9723-cf0b-4552-8823-c46aa1cc85a0" class="block-color-purple_background">課程設計</h2><div id="5cceb83b-1a1a-4c52-aac7-d824c21d47c1" class="column-list"><div id="45347b1f-cc44-467d-9618-c65361e64192" style="width:18.75%" class="column"><figure id="8dca94b3-f70d-4f71-823e-c87cd96a09ba" class="image"><a href="Verilog%20Be%208dca9/yang02.png"><img style="width:108px" src="Verilog%20Be%208dca9/yang02.png"/></a></figure></div><div id="0505984e-378a-4dae-93c1-255401a1c25e" style="width:81.25%" class="column"><div id="yang-id-001" class="yang-class-001">目 錄：</div>
<a href="#d7aaa83a-1915-432f-a58e-948cba8319e7" class="yang-class-002">[課堂練習  1]：<strong>桶式移位器</strong> (A barrel shifter)。</a>
<a href="#d6170aa4-abf4-4ee3-822f-83463a6a7274" class="yang-class-002">[課堂練習  2]：具控制訊號的 SR 閂鎖器 (Gated SR latch)。</a>
<a href="#514700aa-fd65-4bf6-986d-35bf52ebb1db" class="yang-class-002">[課堂作業  1]：具控制訊號的 D 閂鎖器(Gated D latch)。</a>
<a href="#9a62ef24-1588-45f9-872c-6747ea298aaa" class="yang-class-002">[課堂作業  2]：主從式 D 型正反器 (Master-slave D flip-flop)。</a>
<a href="#9928497c-dd53-482a-a076-e6665e2995a4" class="yang-class-002">[課堂作業  3]：T 型正反器 (T flip-flop)。</a>
</div></div><h3 id="c30d6eed-8853-4b4f-98ad-076f62b05a1f" class="block-color-yellow">課堂作業說明</h3><div><iframe src="https://player.soundon.fm/embed/?podcast=6a4a3e88-5307-4ed5-8700-6d8fcce3465a&episode=51bc7467-2a1c-4069-81cd-5a414509ba94" id="soundon"></iframe></div></figure><a href="#yang-id-001" class="yang-class-003">回目錄</a>
<h3 id="d7aaa83a-1915-432f-a58e-948cba8319e7" class="block-color-teal_background">[課堂練習  1]：<strong>桶式移位器</strong> (A barrel shifter)。</h3><ul id="bb92bdd0-5d45-43ef-a7ae-8ed1526d1c25" class="to-do-list"><li><div class="checkbox checkbox-off"></div> <span class="to-do-children-unchecked">使用 <mark class="highlight-yellow"><strong>Verilog Behavioral Modeling</strong></mark><strong> </strong>描述，設計桶式移位器 (A barrel shifter)。</span></li></ul><ul id="a93e10d7-42e8-4cf2-b258-979572a3832a" class="to-do-list"><li><div class="checkbox checkbox-off"></div> <span class="to-do-children-unchecked">注意，這是一『組合邏輯』電路，所以 <mark class="highlight-yellow"><strong>always</strong></mark><mark class="highlight-red"><strong> </strong></mark>敘述觸發條件敘述，必須涵蓋所有輸入訊號。</span></li></ul><p id="53a7ce52-66a2-4268-bcea-2335b7b602ba" class="">
</p><figure id="59dbe352-41ee-4d36-89ea-c1724920a671" class="image"><a href="Verilog%20Be%208dca9/Untitled.png"><img style="width:528px" src="Verilog%20Be%208dca9/Untitled.png"/></a><figcaption>Brown, Stephen/ Vranesic, Zvonko p.239</figcaption></figure><h3 id="e1a11420-3ec6-42f5-a94e-28b8fd5b214a" class="block-color-yellow">行為模式 Verilog 描述</h3><figure id="449c1605-e54d-4be4-99e1-76fe996290bd" class="image"><a href="Verilog%20Be%208dca9/Untitled%201.png"><img style="width:384px" src="Verilog%20Be%208dca9/Untitled%201.png"/></a></figure><h3 id="ed834073-4147-4a1c-967a-3850d5e89b0a" class="block-color-yellow">RTL 分析電路</h3><figure id="c34c6e79-2873-4aeb-88e5-2fafaeb65777" class="image"><a href="Verilog%20Be%208dca9/Untitled%202.png"><img style="width:2646px" src="Verilog%20Be%208dca9/Untitled%202.png"/></a></figure><h3 id="b9eb66e5-8df1-40b2-a717-5e6b73892347" class="block-color-yellow">測試程式 (Testbench)</h3><figure id="adc6bd68-f21a-46c1-ab02-b373baa4a1b7" class="image"><a href="Verilog%20Be%208dca9/Untitled%203.png"><img style="width:432px" src="Verilog%20Be%208dca9/Untitled%203.png"/></a></figure><h3 id="726061be-91a6-43cb-bb6a-17b547857a9b" class="block-color-yellow">模擬測試結果</h3><figure id="2f265220-5009-4aba-a4c8-0a452ad72549" class="image"><a href="Verilog%20Be%208dca9/Untitled%204.png"><img style="width:2891px" src="Verilog%20Be%208dca9/Untitled%204.png"/></a></figure><p id="b55792d9-26f9-4deb-904e-4f2d5fee3f8e" class="">
</p><a href="#yang-id-001" class="yang-class-003">回目錄</a>
<h3 id="d6170aa4-abf4-4ee3-822f-83463a6a7274" class="block-color-teal_background">[課堂練習  2]：具控制訊號的 SR 閂鎖器 (Gated SR latch)。</h3><ul id="10799c61-2b1b-4d24-923c-6c3af3c6a86e" class="to-do-list"><li><div class="checkbox checkbox-off"></div> <span class="to-do-children-unchecked">使用 <mark class="highlight-yellow"><strong>Verilog Behavioral Modeling</strong></mark><strong> </strong>描述，設計具控制訊號的 SR 閂鎖器 (Gated SR latch)。</span></li></ul><ul id="4bee2aad-d13c-488b-bdd0-348b32a9a334" class="to-do-list"><li><div class="checkbox checkbox-off"></div> <span class="to-do-children-unchecked">注意，這是一『序向邏輯』電路，所以 <mark class="highlight-yellow"><strong>always</strong></mark><mark class="highlight-red"><strong> </strong></mark>敘述觸發條件敘述，只會有特定的訊號監測，以這個電路而言就是<mark class="highlight-yellow"> </mark><mark class="highlight-yellow"><strong>Clk</strong></mark><mark class="highlight-yellow"> </mark>訊號。</span></li></ul><p id="0d769d13-c1b0-45f6-a4f0-401b68e96922" class="">
</p><figure id="794ea691-8989-459e-b8cb-262ca05aaf7f" class="image"><a href="Verilog%20Be%208dca9/Untitled%205.png"><img style="width:528px" src="Verilog%20Be%208dca9/Untitled%205.png"/></a><figcaption>Brown, Stephen/ Vranesic, Zvonko p.252</figcaption></figure><h3 id="e4335520-946d-47ea-9d2a-3efd845e55a1" class="block-color-yellow">行為模式 Verilog 描述</h3><figure id="eb257dc3-6af2-408f-895a-21e150083f95" class="image"><a href="Verilog%20Be%208dca9/Untitled%206.png"><img style="width:384px" src="Verilog%20Be%208dca9/Untitled%206.png"/></a></figure><h3 id="cce66c24-5bbf-495c-9f34-ba3f62aadf8c" class="block-color-yellow">RTL 分析電路</h3><figure id="97e145cf-d26d-4456-bce7-7bbcf5e62bfb" class="image"><a href="Verilog%20Be%208dca9/Untitled%207.png"><img style="width:528px" src="Verilog%20Be%208dca9/Untitled%207.png"/></a></figure><h3 id="47913b5f-b451-4f0b-93b0-0c8dc6ef414e" class="block-color-yellow">測試程式 (Testbench)</h3><figure id="92156fd7-6867-49c1-a6d8-ace6cf5dbdd8" class="image"><a href="Verilog%20Be%208dca9/Untitled%208.png"><img style="width:480px" src="Verilog%20Be%208dca9/Untitled%208.png"/></a></figure><h3 id="6e6750cc-4be5-45d5-adef-be94c6695fae" class="block-color-yellow">模擬測試結果</h3><figure id="c5964a39-adfb-4de1-9bad-5551cfaa6bca" class="image"><a href="Verilog%20Be%208dca9/Untitled%209.png"><img style="width:2879px" src="Verilog%20Be%208dca9/Untitled%209.png"/></a></figure><a href="#yang-id-001" class="yang-class-003">回目錄</a>
<h3 id="514700aa-fd65-4bf6-986d-35bf52ebb1db" class="block-color-blue_background">[課堂作業  1]：具控制訊號的 D 閂鎖器(Gated D latch)。</h3><div><iframe src="https://player.soundon.fm/embed/?podcast=6a4a3e88-5307-4ed5-8700-6d8fcce3465a&episode=a8e9147c-9df9-405e-b973-5feab8eb791c" id="soundon"></iframe></div></figure><ul id="1accad16-23a3-4064-a0f3-b52475ef5f57" class="to-do-list"><li><div class="checkbox checkbox-off"></div> <span class="to-do-children-unchecked">使用 <mark class="highlight-yellow"><strong>Verilog Behavioral Modeling </strong></mark>描述，設計具控制訊號的 D 閂鎖器(Gated D latch)。</span></li></ul><ul id="627325ce-d8de-41e6-8699-28edd68f2aa2" class="to-do-list"><li><div class="checkbox checkbox-off"></div> <span class="to-do-children-unchecked">參考課堂練習，依序完成<mark class="highlight-yellow"><strong>『行為模式 Verilog 描述』</strong></mark>、<strong><mark class="highlight-yellow">『RTL 分析電路』</mark></strong>、<strong><mark class="highlight-yellow">『測試程式 (Testbench)』</mark></strong>、及<mark class="highlight-yellow"><strong>『模擬測試結果』</strong></mark>4個步驟。</span></li></ul><p id="9d8d839a-a495-4322-8768-c57937f2d417" class="">
</p><figure id="a6ac26a1-abc4-45ae-bc67-b1e77eb7721f" class="image"><a href="Verilog%20Be%208dca9/Untitled%2010.png"><img style="width:528px" src="Verilog%20Be%208dca9/Untitled%2010.png"/></a><figcaption>Brown, Stephen/ Vranesic, Zvonko p.255</figcaption></figure><p id="cf02ae65-0e44-40d2-94d2-a15b5ee3af53" class="">
</p><a href="#yang-id-001" class="yang-class-003">回目錄</a>
<h3 id="9a62ef24-1588-45f9-872c-6747ea298aaa" class="block-color-blue_background">[課堂作業  2]：主從式 D 型正反器 (Master-slave D flip-flop)。</h3><div><iframe src="https://player.soundon.fm/embed/?podcast=6a4a3e88-5307-4ed5-8700-6d8fcce3465a&episode=d6579119-e228-4b0a-b3fe-9900c9613d81" id="soundon"></iframe></div></figure><ul id="0ed6dab8-d0d9-4e0f-aed4-75d8d03a4af0" class="to-do-list"><li><div class="checkbox checkbox-off"></div> <span class="to-do-children-unchecked">使用 Verilog Behavioral Modeling 描述，設計<mark class="highlight-yellow"><strong>『負邊緣觸發』</strong></mark>主從式 D 型正反器(Master-slave D flip-flop)。</span></li></ul><ul id="0a7a3b35-17f2-4f65-8e6a-c9d42c4fc8d3" class="to-do-list"><li><div class="checkbox checkbox-off"></div> <span class="to-do-children-unchecked">參考課堂練習，依序完成<mark class="highlight-yellow"><strong>『行為模式 Verilog 描述』</strong></mark>、<strong><mark class="highlight-yellow">『RTL 分析電路』</mark></strong>、<strong><mark class="highlight-yellow">『測試程式 (Testbench)』</mark></strong>、及<mark class="highlight-yellow"><strong>『模擬測試結果』</strong></mark>4個步驟。</span></li></ul><p id="d96fd96b-2abf-416e-af65-fcafe716298d" class="">
</p><figure id="dc1a357e-abbc-4e23-b436-fc33b409419f" class="image"><a href="Verilog%20Be%208dca9/Untitled%2011.png"><img style="width:528px" src="Verilog%20Be%208dca9/Untitled%2011.png"/></a><figcaption>Brown, Stephen/ Vranesic, Zvonko p.257</figcaption></figure><a href="#yang-id-001" class="yang-class-003">回目錄</a>
<h3 id="9928497c-dd53-482a-a076-e6665e2995a4" class="block-color-blue_background">[課堂作業  3]：T 型正反器 (T flip-flop)。</h3><div><iframe src="https://player.soundon.fm/embed/?podcast=6a4a3e88-5307-4ed5-8700-6d8fcce3465a&episode=2c939b84-77f9-4fad-9e33-be851a055f6f" id="soundon"></iframe></div></figure><ul id="50f56c11-3ca4-4e2a-b34e-5b31945c095f" class="to-do-list"><li><div class="checkbox checkbox-off"></div> <span class="to-do-children-unchecked">使用 <mark class="highlight-yellow"><strong>Verilog Behavioral Modeling</strong></mark> 描述，設計<mark class="highlight-yellow"><strong>『正邊緣觸發』</strong></mark>T 型正反器 (T flip-flop)。</span></li></ul><ul id="9ab89603-384e-47ce-8a8e-22997552d98a" class="to-do-list"><li><div class="checkbox checkbox-off"></div> <span class="to-do-children-unchecked">參考課堂練習，依序完成<mark class="highlight-yellow"><strong>『行為模式 Verilog 描述』</strong></mark>、<strong><mark class="highlight-yellow">『RTL 分析電路』</mark></strong>、<strong><mark class="highlight-yellow">『測試程式 (Testbench)』</mark></strong>、及<mark class="highlight-yellow"><strong>『模擬測試結果』</strong></mark>4個步驟。</span></li></ul><figure id="6736572b-9b19-4439-a55f-1a2177563af9" class="image"><a href="Verilog%20Be%208dca9/Untitled%2012.png"><img style="width:528px" src="Verilog%20Be%208dca9/Untitled%2012.png"/></a><figcaption>Brown, Stephen/ Vranesic, Zvonko p.265</figcaption></figure><p id="d89c3024-5dc9-4ca3-b09f-13563aec784a" class="">
</p><figure id="27bcc27b-ef27-49de-b1ed-958b1229dddf" class="image"><a href="Verilog%20Be%208dca9/%E5%9C%96%E7%89%873.png"><img style="width:1322px" src="Verilog%20Be%208dca9/%E5%9C%96%E7%89%873.png"/></a></figure><p id="430f3574-2869-455b-b34b-46c023e4e96d" class="">
</p></div></article>
<script>hljs.highlightAll();</script>
</body></html>