m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ1/simulation/modelsim
vregisterQ1
Z1 !s110 1712513990
!i10b 1
!s100 ec<zZ@RBL6BfW3X3_m9Nk1
Ig1kPWVR3U;@j`@POWlNik1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1712513030
8C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ1/registerQ1.v
FC:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ1/registerQ1.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1712513990.000000
!s107 C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ1/registerQ1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ1|C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ1/registerQ1.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ1
Z7 tCvgOpt 0
nregister@q1
vregisterQ1_tb
R1
!i10b 1
!s100 20A4Ig:2_KV7_OjkK=ALJ0
IWA;Ic=eCG0caFQjP[S6V]0
R2
R0
w1712513900
8C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ1/registerQ1_tb.v
FC:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ1/registerQ1_tb.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ1/registerQ1_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ1|C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ1/registerQ1_tb.v|
!i113 1
R5
R6
R7
nregister@q1_tb
