###############################################################
#  Generated by:      Cadence Innovus 19.13-s080_1
#  OS:                Linux x86_64(Host ID cadence212)
#  Generated on:      Mon Sep 12 18:12:47 2022
#  Design:            mtm_riscv_chip
#  Command:           report_clock_trees -summary -out_file ./timingReports/07_clock_tree_summary.txt
###############################################################

Clock DAG stats:
================

-------------------------------------------------------------
Cell type                     Count    Area       Capacitance
-------------------------------------------------------------
Buffers                        131     512.971       0.283
Inverters                        0       0.000       0.000
Integrated Clock Gates           0       0.000       0.000
Non-Integrated Clock Gates       0       0.000       0.000
Clock Logic                      0       0.000       0.000
All                            131     512.971       0.283
-------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top           0.000
Trunk      3744.860
Leaf      31683.400
Total     35428.260
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk       2126.880
Leaf        8498.035
Total      10624.915
-----------------------


Clock DAG capacitances:
=======================

---------------------------------
Type     Gate     Wire     Total
---------------------------------
Top      0.000    0.000     0.000
Trunk    0.283    0.473     0.757
Leaf     6.691    4.939    11.630
Total    6.975    5.412    12.387
---------------------------------


Clock DAG sink capacitances:
============================

--------------------------------------------------------
Count    Total    Average    Std. Dev.    Min      Max
--------------------------------------------------------
11891    6.691     0.001       0.001      0.000    0.060
--------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.200        9      0.120       0.026      0.089    0.181    {5 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}            -
Leaf        0.200      123      0.164       0.014      0.125    0.195    {0 <= 0.120ns, 37 <= 0.160ns, 73 <= 0.180ns, 12 <= 0.190ns, 1 <= 0.200ns}         -
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

------------------------------------------
Name         Type      Inst     Inst Area 
                       Count    (um^2)
------------------------------------------
CKBD20BWP    buffer       8       46.570
CKBD16BWP    buffer      11       52.391
CKBD12BWP    buffer     111      411.188
CKBD8BWP     buffer       1        2.822
------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

-----------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
                               Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
                                                                (Ohms)                                
-----------------------------------------------------------------------------------------------------------------------
Tclk          0    131    0      0       22      100    711.28     13894      512.971   5.412  6.975  u_pads_in/u_clk/C
-----------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
Tclk             0             0             0            0           0          0       11889      0       2       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                        (Ohms)                         
------------------------------------------------------------------------------------------------------------
  0    131    0      0       22     14.5556    100    96.6748  711.280   1389.404     512.971   5.412  6.975
------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0       11889      0       2       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

------------------------------------------------------------------------
Metric                               Minimum  Average  Maximum   Std.dev
------------------------------------------------------------------------
Source-sink routed net length (um)    30.180   72.633   711.280   71.834
Source-sink manhattan distance (um)   28.700   69.554   711.760   71.897
Source-sink resistance (Ohm)         295.472  447.420  1389.404  118.627
------------------------------------------------------------------------

Transition distribution for half-corner WC_dc:setup.late:
=========================================================

-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.200        9      0.120       0.026      0.089    0.181    {5 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}            -
Leaf        0.200      123      0.164       0.014      0.125    0.195    {0 <= 0.120ns, 37 <= 0.160ns, 73 <= 0.180ns, 12 <= 0.190ns, 1 <= 0.200ns}         -
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
Tclk                0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Clock Timing Summary:
=====================

Target and measured clock slews (in ns):

-----------------------------------------------------------------------------------------------------------------------------------------
Clock tree  Timing Corner       Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                                Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
-----------------------------------------------------------------------------------------------------------------------------------------
Tclk        WC_dc:setup.early      0.195          0.152         0.130          0.181      ignored          -      ignored          -
Tclk        WC_dc:setup.late       0.195          0.152         0.130          0.181      explicit      0.200     explicit      0.200
Tclk        WCL_dc:setup.early     0.208          0.159         0.139          0.134      ignored          -      ignored          -
Tclk        WCL_dc:setup.late      0.208          0.159         0.139          0.134      ignored          -      ignored          -
Tclk        WCZ_dc:setup.early     0.204          0.155         0.135          0.118      ignored          -      ignored          -
Tclk        WCZ_dc:setup.late      0.204          0.155         0.135          0.118      ignored          -      ignored          -
Tclk        ML_dc:setup.early      0.093          0.069         0.144          0.172      ignored          -      ignored          -
Tclk        ML_dc:setup.late       0.093          0.069         0.144          0.172      ignored          -      ignored          -
Tclk        ML_dc:hold.early       0.093          0.069         0.144          0.172      ignored          -      ignored          -
Tclk        ML_dc:hold.late        0.093          0.069         0.144          0.172      ignored          -      ignored          -
Tclk        LT_dc:setup.early      0.098          0.076         0.128          0.115      ignored          -      ignored          -
Tclk        LT_dc:setup.late       0.098          0.076         0.128          0.115      ignored          -      ignored          -
Tclk        LT_dc:hold.early       0.098          0.076         0.128          0.115      ignored          -      ignored          -
Tclk        LT_dc:hold.late        0.098          0.076         0.128          0.115      ignored          -      ignored          -
Tclk        BC_dc:hold.early       0.085          0.064         0.130          0.140      ignored          -      ignored          -
Tclk        BC_dc:hold.late        0.085          0.064         0.130          0.140      ignored          -      ignored          -
-----------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

Total Transition Slacks Summary:
================================

-------------------------------------------------------------------------------------------------
Total       Total Leaf    Total        Total Leaf    Mean        Median      Std.Dev     Worst
Overslew    Overslew      Underslew    Underslew     Overslew    Overslew    Overslew    Overslew
-------------------------------------------------------------------------------------------------
 0.000        0.000        -5.129        -4.412       0.000       0.000       0.000       0.000
-------------------------------------------------------------------------------------------------

Transition times measured in the half-corner WC_dc:setup.late

Top Underslews:

------------------------------------------------------------------------------------------------------------------------------
Driving node                                                                                                    Underslew (ns)
------------------------------------------------------------------------------------------------------------------------------
u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_buf_00406          -0.111
u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/CTS_ccl_buf_00405                                                           -0.101
u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/CTS_ccl_a_buf_00391                                                         -0.094
u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00401        -0.084
u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/CTS_ccl_a_buf_00393                                                         -0.083
u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00395        -0.079
u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00399        -0.076
u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/CTS_ccl_a_buf_00104                                     -0.075
u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/CTS_ccl_a_buf_00317                                     -0.070
u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/CTS_ccl_a_buf_00297                                     -0.068
------------------------------------------------------------------------------------------------------------------------------

