Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 05:06:27 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_57_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 Delay1No12_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 1.066ns (30.588%)  route 2.419ns (69.412%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.741ns = ( 5.741 - 4.000 ) 
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.210ns (routing 0.170ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.155ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=12852, routed)       1.210     2.161    Delay1No12_instance/clk_IBUF_BUFG
    SLICE_X123Y422       FDCE                                         r  Delay1No12_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y422       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.240 r  Delay1No12_instance/Y_reg[2]/Q
                         net (fo=4, routed)           0.447     2.687    Delay1No12_instance/Q[2]
    SLICE_X122Y445       LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     2.812 r  Delay1No12_instance/geqOp_carry_i_15/O
                         net (fo=1, routed)           0.016     2.828    Sum1_1_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X122Y445       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.018 r  Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.044    Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X122Y446       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.059 r  Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.085    Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X122Y447       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.137 r  Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.435     3.572    Delay1No13_instance/CO[0]
    SLICE_X119Y449       LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.073     3.645 r  Delay1No13_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.236     3.881    Delay1No12_instance/Y_reg[23]_0[0]
    SLICE_X117Y452       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     4.005 r  Delay1No12_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.098     4.103    Delay1No12_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X117Y452       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     4.138 r  Delay1No12_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=34, routed)          0.637     4.775    Delay1No13_instance/shiftVal__5[0]
    SLICE_X116Y449       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     4.899 r  Delay1No13_instance/shiftedFracY_d1[36]_i_2/O
                         net (fo=4, routed)           0.283     5.182    Delay1No13_instance/shiftedFracY_d1_reg[38][7]
    SLICE_X115Y450       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     5.307 r  Delay1No13_instance/shiftedFracY_d1[32]_i_4/O
                         net (fo=2, routed)           0.164     5.471    Delay1No12_instance/Y_reg[26]_0[9]
    SLICE_X116Y448       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     5.595 r  Delay1No12_instance/shiftedFracY_d1[32]_i_1/O
                         net (fo=1, routed)           0.051     5.646    Sum1_1_impl_instance/FPAddSubOp_instance/D[21]
    SLICE_X116Y448       FDRE                                         r  Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=12852, routed)       1.081     5.741    Sum1_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X116Y448       FDRE                                         r  Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[32]/C
                         clock pessimism              0.361     6.102    
                         clock uncertainty           -0.035     6.066    
    SLICE_X116Y448       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.091    Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[32]
  -------------------------------------------------------------------
                         required time                          6.091    
                         arrival time                          -5.646    
  -------------------------------------------------------------------
                         slack                                  0.446    




