==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.2
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file 'digitrec.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@W [SYNCHK-23] digitrec.cpp:92: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@I [XFORM-102] Partitioning array 'sumArr.V' (digitrec.cpp:144) in dimension 2 automatically.
@I [XFORM-102] Automatically partitioning small array 'minArray.V' (digitrec.cpp:139) completely based on array size.
@I [XFORM-101] Partitioning array 'minArray.V' (digitrec.cpp:139) in dimension 1 completely.
@I [XFORM-401] Performing if-conversion on hyperblock to (digitrec.cpp:164:26) in function 'knn_vote'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (digitrec.cpp:174:16) to (digitrec.cpp:173:25) in function 'knn_vote'... converting 9 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (digitrec.cpp:228:10) to (digitrec.cpp:225:23) in function 'knn_vote'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (digitrec.cpp:243:11) to (digitrec.cpp:242:25) in function 'knn_vote'... converting 3 basic blocks.
@I [HLS-111] Elapsed time: 8.31 seconds; current memory usage: 149 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'dut' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut_update_knn' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 150 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut_update_knn' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.12 seconds; current memory usage: 150 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut_knn_vote' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.22 seconds; current memory usage: 151 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut_knn_vote' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.58 seconds; current memory usage: 152 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut_digitrec' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.62 seconds; current memory usage: 152 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut_digitrec' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.16 seconds; current memory usage: 152 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.27 seconds; current memory usage: 152 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 152 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut_update_knn' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'dut_update_knn'.
@I [HLS-111] Elapsed time: 0.13 seconds; current memory usage: 153 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut_knn_vote' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'dut_mux_3to1_sel2_6_1': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dut_knn_vote'.
@I [HLS-111] Elapsed time: 0.2 seconds; current memory usage: 155 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut_digitrec' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'dut_digitrec'.
@I [HLS-111] Elapsed time: 0.82 seconds; current memory usage: 159 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'dut/strm_in_V_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'dut/strm_out_V_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'dut'.
@I [HLS-111] Elapsed time: 0.24 seconds; current memory usage: 160 MB.
@I [RTMG-278] Implementing memory 'dut_knn_vote_voteArray_V_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dut_knn_vote_sumArr_0_V_ram' using distributed RAMs.
@I [RTMG-279] Implementing memory 'dut_digitrec_training_data_V_rom' using auto ROMs.
@I [RTMG-278] Implementing memory 'dut_digitrec_knn_set_V_ram' using distributed RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for dut.
@I [VHDL-304] Generating VHDL RTL for dut.
@I [VLOG-307] Generating Verilog RTL for dut.
@I [HLS-112] Total elapsed time: 31.238 seconds; peak memory usage: 160 MB.
