# Low-Power 8-bit ALU Design Using VLSI Techniques

This repository contains my internship project on designing a low-power 8-bit Arithmetic Logic Unit (ALU) using Verilog, ModelSim, Vivado, and Microwind.

## ğŸ“„ Project Report
- [Download Report (PDF)](report.pdf)

## ğŸ”§ Tools Used
- Verilog HDL (RTL Design)
- ModelSim & Vivado (Simulation)
- Microwind (Layout, Power & Area Analysis)

## ğŸ“Š Features
- Arithmetic: ADD, SUB
- Logic: AND, OR, XOR, NOT
- Shift: Left & Right
- Clock Gating for Low Power

## ğŸ“· Simulation & Layout
See `/images` folder for:
- Block Diagram
- Simulation Waveforms
- ALU Layout

---
âœï¸ Intern: **Ragulgandhi G**  
ğŸ¢ Organization: **Codec Technologies**  
ğŸ“… Duration: Julyâ€“August 2025

