
projekt_e_nucleuo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000731c  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  080074f4  080074f4  000084f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007548  08007548  00009018  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007548  08007548  00008548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007550  08007550  00009018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007550  08007550  00008550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007554  08007554  00008554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  08007558  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000063c  20000018  08007570  00009018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000654  08007570  00009654  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015e36  00000000  00000000  00009048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002af9  00000000  00000000  0001ee7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001358  00000000  00000000  00021978  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f26  00000000  00000000  00022cd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026f83  00000000  00000000  00023bf6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001639e  00000000  00000000  0004ab79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe2a9  00000000  00000000  00060f17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015f1c0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000526c  00000000  00000000  0015f204  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  00164470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000018 	.word	0x20000018
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080074dc 	.word	0x080074dc

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000001c 	.word	0x2000001c
 8000214:	080074dc 	.word	0x080074dc

08000218 <strcmp>:
 8000218:	f810 2b01 	ldrb.w	r2, [r0], #1
 800021c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000220:	2a01      	cmp	r2, #1
 8000222:	bf28      	it	cs
 8000224:	429a      	cmpcs	r2, r3
 8000226:	d0f7      	beq.n	8000218 <strcmp>
 8000228:	1ad0      	subs	r0, r2, r3
 800022a:	4770      	bx	lr

0800022c <__aeabi_uldivmod>:
 800022c:	b953      	cbnz	r3, 8000244 <__aeabi_uldivmod+0x18>
 800022e:	b94a      	cbnz	r2, 8000244 <__aeabi_uldivmod+0x18>
 8000230:	2900      	cmp	r1, #0
 8000232:	bf08      	it	eq
 8000234:	2800      	cmpeq	r0, #0
 8000236:	bf1c      	itt	ne
 8000238:	f04f 31ff 	movne.w	r1, #4294967295
 800023c:	f04f 30ff 	movne.w	r0, #4294967295
 8000240:	f000 b988 	b.w	8000554 <__aeabi_idiv0>
 8000244:	f1ad 0c08 	sub.w	ip, sp, #8
 8000248:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800024c:	f000 f806 	bl	800025c <__udivmoddi4>
 8000250:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000254:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000258:	b004      	add	sp, #16
 800025a:	4770      	bx	lr

0800025c <__udivmoddi4>:
 800025c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000260:	9d08      	ldr	r5, [sp, #32]
 8000262:	468e      	mov	lr, r1
 8000264:	4604      	mov	r4, r0
 8000266:	4688      	mov	r8, r1
 8000268:	2b00      	cmp	r3, #0
 800026a:	d14a      	bne.n	8000302 <__udivmoddi4+0xa6>
 800026c:	428a      	cmp	r2, r1
 800026e:	4617      	mov	r7, r2
 8000270:	d962      	bls.n	8000338 <__udivmoddi4+0xdc>
 8000272:	fab2 f682 	clz	r6, r2
 8000276:	b14e      	cbz	r6, 800028c <__udivmoddi4+0x30>
 8000278:	f1c6 0320 	rsb	r3, r6, #32
 800027c:	fa01 f806 	lsl.w	r8, r1, r6
 8000280:	fa20 f303 	lsr.w	r3, r0, r3
 8000284:	40b7      	lsls	r7, r6
 8000286:	ea43 0808 	orr.w	r8, r3, r8
 800028a:	40b4      	lsls	r4, r6
 800028c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000290:	fa1f fc87 	uxth.w	ip, r7
 8000294:	fbb8 f1fe 	udiv	r1, r8, lr
 8000298:	0c23      	lsrs	r3, r4, #16
 800029a:	fb0e 8811 	mls	r8, lr, r1, r8
 800029e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002a2:	fb01 f20c 	mul.w	r2, r1, ip
 80002a6:	429a      	cmp	r2, r3
 80002a8:	d909      	bls.n	80002be <__udivmoddi4+0x62>
 80002aa:	18fb      	adds	r3, r7, r3
 80002ac:	f101 30ff 	add.w	r0, r1, #4294967295
 80002b0:	f080 80ea 	bcs.w	8000488 <__udivmoddi4+0x22c>
 80002b4:	429a      	cmp	r2, r3
 80002b6:	f240 80e7 	bls.w	8000488 <__udivmoddi4+0x22c>
 80002ba:	3902      	subs	r1, #2
 80002bc:	443b      	add	r3, r7
 80002be:	1a9a      	subs	r2, r3, r2
 80002c0:	b2a3      	uxth	r3, r4
 80002c2:	fbb2 f0fe 	udiv	r0, r2, lr
 80002c6:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ce:	fb00 fc0c 	mul.w	ip, r0, ip
 80002d2:	459c      	cmp	ip, r3
 80002d4:	d909      	bls.n	80002ea <__udivmoddi4+0x8e>
 80002d6:	18fb      	adds	r3, r7, r3
 80002d8:	f100 32ff 	add.w	r2, r0, #4294967295
 80002dc:	f080 80d6 	bcs.w	800048c <__udivmoddi4+0x230>
 80002e0:	459c      	cmp	ip, r3
 80002e2:	f240 80d3 	bls.w	800048c <__udivmoddi4+0x230>
 80002e6:	443b      	add	r3, r7
 80002e8:	3802      	subs	r0, #2
 80002ea:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ee:	eba3 030c 	sub.w	r3, r3, ip
 80002f2:	2100      	movs	r1, #0
 80002f4:	b11d      	cbz	r5, 80002fe <__udivmoddi4+0xa2>
 80002f6:	40f3      	lsrs	r3, r6
 80002f8:	2200      	movs	r2, #0
 80002fa:	e9c5 3200 	strd	r3, r2, [r5]
 80002fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000302:	428b      	cmp	r3, r1
 8000304:	d905      	bls.n	8000312 <__udivmoddi4+0xb6>
 8000306:	b10d      	cbz	r5, 800030c <__udivmoddi4+0xb0>
 8000308:	e9c5 0100 	strd	r0, r1, [r5]
 800030c:	2100      	movs	r1, #0
 800030e:	4608      	mov	r0, r1
 8000310:	e7f5      	b.n	80002fe <__udivmoddi4+0xa2>
 8000312:	fab3 f183 	clz	r1, r3
 8000316:	2900      	cmp	r1, #0
 8000318:	d146      	bne.n	80003a8 <__udivmoddi4+0x14c>
 800031a:	4573      	cmp	r3, lr
 800031c:	d302      	bcc.n	8000324 <__udivmoddi4+0xc8>
 800031e:	4282      	cmp	r2, r0
 8000320:	f200 8105 	bhi.w	800052e <__udivmoddi4+0x2d2>
 8000324:	1a84      	subs	r4, r0, r2
 8000326:	eb6e 0203 	sbc.w	r2, lr, r3
 800032a:	2001      	movs	r0, #1
 800032c:	4690      	mov	r8, r2
 800032e:	2d00      	cmp	r5, #0
 8000330:	d0e5      	beq.n	80002fe <__udivmoddi4+0xa2>
 8000332:	e9c5 4800 	strd	r4, r8, [r5]
 8000336:	e7e2      	b.n	80002fe <__udivmoddi4+0xa2>
 8000338:	2a00      	cmp	r2, #0
 800033a:	f000 8090 	beq.w	800045e <__udivmoddi4+0x202>
 800033e:	fab2 f682 	clz	r6, r2
 8000342:	2e00      	cmp	r6, #0
 8000344:	f040 80a4 	bne.w	8000490 <__udivmoddi4+0x234>
 8000348:	1a8a      	subs	r2, r1, r2
 800034a:	0c03      	lsrs	r3, r0, #16
 800034c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000350:	b280      	uxth	r0, r0
 8000352:	b2bc      	uxth	r4, r7
 8000354:	2101      	movs	r1, #1
 8000356:	fbb2 fcfe 	udiv	ip, r2, lr
 800035a:	fb0e 221c 	mls	r2, lr, ip, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb04 f20c 	mul.w	r2, r4, ip
 8000366:	429a      	cmp	r2, r3
 8000368:	d907      	bls.n	800037a <__udivmoddi4+0x11e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000370:	d202      	bcs.n	8000378 <__udivmoddi4+0x11c>
 8000372:	429a      	cmp	r2, r3
 8000374:	f200 80e0 	bhi.w	8000538 <__udivmoddi4+0x2dc>
 8000378:	46c4      	mov	ip, r8
 800037a:	1a9b      	subs	r3, r3, r2
 800037c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000380:	fb0e 3312 	mls	r3, lr, r2, r3
 8000384:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000388:	fb02 f404 	mul.w	r4, r2, r4
 800038c:	429c      	cmp	r4, r3
 800038e:	d907      	bls.n	80003a0 <__udivmoddi4+0x144>
 8000390:	18fb      	adds	r3, r7, r3
 8000392:	f102 30ff 	add.w	r0, r2, #4294967295
 8000396:	d202      	bcs.n	800039e <__udivmoddi4+0x142>
 8000398:	429c      	cmp	r4, r3
 800039a:	f200 80ca 	bhi.w	8000532 <__udivmoddi4+0x2d6>
 800039e:	4602      	mov	r2, r0
 80003a0:	1b1b      	subs	r3, r3, r4
 80003a2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003a6:	e7a5      	b.n	80002f4 <__udivmoddi4+0x98>
 80003a8:	f1c1 0620 	rsb	r6, r1, #32
 80003ac:	408b      	lsls	r3, r1
 80003ae:	fa22 f706 	lsr.w	r7, r2, r6
 80003b2:	431f      	orrs	r7, r3
 80003b4:	fa0e f401 	lsl.w	r4, lr, r1
 80003b8:	fa20 f306 	lsr.w	r3, r0, r6
 80003bc:	fa2e fe06 	lsr.w	lr, lr, r6
 80003c0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003c4:	4323      	orrs	r3, r4
 80003c6:	fa00 f801 	lsl.w	r8, r0, r1
 80003ca:	fa1f fc87 	uxth.w	ip, r7
 80003ce:	fbbe f0f9 	udiv	r0, lr, r9
 80003d2:	0c1c      	lsrs	r4, r3, #16
 80003d4:	fb09 ee10 	mls	lr, r9, r0, lr
 80003d8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003dc:	fb00 fe0c 	mul.w	lr, r0, ip
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	fa02 f201 	lsl.w	r2, r2, r1
 80003e6:	d909      	bls.n	80003fc <__udivmoddi4+0x1a0>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f100 3aff 	add.w	sl, r0, #4294967295
 80003ee:	f080 809c 	bcs.w	800052a <__udivmoddi4+0x2ce>
 80003f2:	45a6      	cmp	lr, r4
 80003f4:	f240 8099 	bls.w	800052a <__udivmoddi4+0x2ce>
 80003f8:	3802      	subs	r0, #2
 80003fa:	443c      	add	r4, r7
 80003fc:	eba4 040e 	sub.w	r4, r4, lr
 8000400:	fa1f fe83 	uxth.w	lr, r3
 8000404:	fbb4 f3f9 	udiv	r3, r4, r9
 8000408:	fb09 4413 	mls	r4, r9, r3, r4
 800040c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000410:	fb03 fc0c 	mul.w	ip, r3, ip
 8000414:	45a4      	cmp	ip, r4
 8000416:	d908      	bls.n	800042a <__udivmoddi4+0x1ce>
 8000418:	193c      	adds	r4, r7, r4
 800041a:	f103 3eff 	add.w	lr, r3, #4294967295
 800041e:	f080 8082 	bcs.w	8000526 <__udivmoddi4+0x2ca>
 8000422:	45a4      	cmp	ip, r4
 8000424:	d97f      	bls.n	8000526 <__udivmoddi4+0x2ca>
 8000426:	3b02      	subs	r3, #2
 8000428:	443c      	add	r4, r7
 800042a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800042e:	eba4 040c 	sub.w	r4, r4, ip
 8000432:	fba0 ec02 	umull	lr, ip, r0, r2
 8000436:	4564      	cmp	r4, ip
 8000438:	4673      	mov	r3, lr
 800043a:	46e1      	mov	r9, ip
 800043c:	d362      	bcc.n	8000504 <__udivmoddi4+0x2a8>
 800043e:	d05f      	beq.n	8000500 <__udivmoddi4+0x2a4>
 8000440:	b15d      	cbz	r5, 800045a <__udivmoddi4+0x1fe>
 8000442:	ebb8 0203 	subs.w	r2, r8, r3
 8000446:	eb64 0409 	sbc.w	r4, r4, r9
 800044a:	fa04 f606 	lsl.w	r6, r4, r6
 800044e:	fa22 f301 	lsr.w	r3, r2, r1
 8000452:	431e      	orrs	r6, r3
 8000454:	40cc      	lsrs	r4, r1
 8000456:	e9c5 6400 	strd	r6, r4, [r5]
 800045a:	2100      	movs	r1, #0
 800045c:	e74f      	b.n	80002fe <__udivmoddi4+0xa2>
 800045e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000462:	0c01      	lsrs	r1, r0, #16
 8000464:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000468:	b280      	uxth	r0, r0
 800046a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800046e:	463b      	mov	r3, r7
 8000470:	4638      	mov	r0, r7
 8000472:	463c      	mov	r4, r7
 8000474:	46b8      	mov	r8, r7
 8000476:	46be      	mov	lr, r7
 8000478:	2620      	movs	r6, #32
 800047a:	fbb1 f1f7 	udiv	r1, r1, r7
 800047e:	eba2 0208 	sub.w	r2, r2, r8
 8000482:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000486:	e766      	b.n	8000356 <__udivmoddi4+0xfa>
 8000488:	4601      	mov	r1, r0
 800048a:	e718      	b.n	80002be <__udivmoddi4+0x62>
 800048c:	4610      	mov	r0, r2
 800048e:	e72c      	b.n	80002ea <__udivmoddi4+0x8e>
 8000490:	f1c6 0220 	rsb	r2, r6, #32
 8000494:	fa2e f302 	lsr.w	r3, lr, r2
 8000498:	40b7      	lsls	r7, r6
 800049a:	40b1      	lsls	r1, r6
 800049c:	fa20 f202 	lsr.w	r2, r0, r2
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	430a      	orrs	r2, r1
 80004a6:	fbb3 f8fe 	udiv	r8, r3, lr
 80004aa:	b2bc      	uxth	r4, r7
 80004ac:	fb0e 3318 	mls	r3, lr, r8, r3
 80004b0:	0c11      	lsrs	r1, r2, #16
 80004b2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b6:	fb08 f904 	mul.w	r9, r8, r4
 80004ba:	40b0      	lsls	r0, r6
 80004bc:	4589      	cmp	r9, r1
 80004be:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004c2:	b280      	uxth	r0, r0
 80004c4:	d93e      	bls.n	8000544 <__udivmoddi4+0x2e8>
 80004c6:	1879      	adds	r1, r7, r1
 80004c8:	f108 3cff 	add.w	ip, r8, #4294967295
 80004cc:	d201      	bcs.n	80004d2 <__udivmoddi4+0x276>
 80004ce:	4589      	cmp	r9, r1
 80004d0:	d81f      	bhi.n	8000512 <__udivmoddi4+0x2b6>
 80004d2:	eba1 0109 	sub.w	r1, r1, r9
 80004d6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004da:	fb09 f804 	mul.w	r8, r9, r4
 80004de:	fb0e 1119 	mls	r1, lr, r9, r1
 80004e2:	b292      	uxth	r2, r2
 80004e4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004e8:	4542      	cmp	r2, r8
 80004ea:	d229      	bcs.n	8000540 <__udivmoddi4+0x2e4>
 80004ec:	18ba      	adds	r2, r7, r2
 80004ee:	f109 31ff 	add.w	r1, r9, #4294967295
 80004f2:	d2c4      	bcs.n	800047e <__udivmoddi4+0x222>
 80004f4:	4542      	cmp	r2, r8
 80004f6:	d2c2      	bcs.n	800047e <__udivmoddi4+0x222>
 80004f8:	f1a9 0102 	sub.w	r1, r9, #2
 80004fc:	443a      	add	r2, r7
 80004fe:	e7be      	b.n	800047e <__udivmoddi4+0x222>
 8000500:	45f0      	cmp	r8, lr
 8000502:	d29d      	bcs.n	8000440 <__udivmoddi4+0x1e4>
 8000504:	ebbe 0302 	subs.w	r3, lr, r2
 8000508:	eb6c 0c07 	sbc.w	ip, ip, r7
 800050c:	3801      	subs	r0, #1
 800050e:	46e1      	mov	r9, ip
 8000510:	e796      	b.n	8000440 <__udivmoddi4+0x1e4>
 8000512:	eba7 0909 	sub.w	r9, r7, r9
 8000516:	4449      	add	r1, r9
 8000518:	f1a8 0c02 	sub.w	ip, r8, #2
 800051c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000520:	fb09 f804 	mul.w	r8, r9, r4
 8000524:	e7db      	b.n	80004de <__udivmoddi4+0x282>
 8000526:	4673      	mov	r3, lr
 8000528:	e77f      	b.n	800042a <__udivmoddi4+0x1ce>
 800052a:	4650      	mov	r0, sl
 800052c:	e766      	b.n	80003fc <__udivmoddi4+0x1a0>
 800052e:	4608      	mov	r0, r1
 8000530:	e6fd      	b.n	800032e <__udivmoddi4+0xd2>
 8000532:	443b      	add	r3, r7
 8000534:	3a02      	subs	r2, #2
 8000536:	e733      	b.n	80003a0 <__udivmoddi4+0x144>
 8000538:	f1ac 0c02 	sub.w	ip, ip, #2
 800053c:	443b      	add	r3, r7
 800053e:	e71c      	b.n	800037a <__udivmoddi4+0x11e>
 8000540:	4649      	mov	r1, r9
 8000542:	e79c      	b.n	800047e <__udivmoddi4+0x222>
 8000544:	eba1 0109 	sub.w	r1, r1, r9
 8000548:	46c4      	mov	ip, r8
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	e7c4      	b.n	80004de <__udivmoddi4+0x282>

08000554 <__aeabi_idiv0>:
 8000554:	4770      	bx	lr
 8000556:	bf00      	nop

08000558 <MAX30003_ReadECG>:
#include "MAX30003.h"
#include <stdint.h>

int MAX30003_ReadECG(SPI_HandleTypeDef *hspi)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b088      	sub	sp, #32
 800055c:	af02      	add	r7, sp, #8
 800055e:	6078      	str	r0, [r7, #4]
    uint8_t tx_buf[4] = {0,0,0,0};
 8000560:	2300      	movs	r3, #0
 8000562:	60fb      	str	r3, [r7, #12]
    uint8_t rx_buf[4] = {0,0,0,0};
 8000564:	2300      	movs	r3, #0
 8000566:	60bb      	str	r3, [r7, #8]

	/* Read ECG FIFO command */
	tx_buf[0] = (0x21 << 1) | 1;   // INFO read
 8000568:	2343      	movs	r3, #67	@ 0x43
 800056a:	733b      	strb	r3, [r7, #12]
	tx_buf[1] = 0x00;
 800056c:	2300      	movs	r3, #0
 800056e:	737b      	strb	r3, [r7, #13]
	tx_buf[2] = 0x00;
 8000570:	2300      	movs	r3, #0
 8000572:	73bb      	strb	r3, [r7, #14]
	tx_buf[3] = 0x00;
 8000574:	2300      	movs	r3, #0
 8000576:	73fb      	strb	r3, [r7, #15]

	MAX30003_CS_Low();
 8000578:	f000 f828 	bl	80005cc <MAX30003_CS_Low>

	/* We only send the FIFO read command, rest are dummy bytes */
	HAL_SPI_TransmitReceive(hspi, tx_buf,rx_buf, 4, 10000);
 800057c:	f107 0208 	add.w	r2, r7, #8
 8000580:	f107 010c 	add.w	r1, r7, #12
 8000584:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000588:	9300      	str	r3, [sp, #0]
 800058a:	2304      	movs	r3, #4
 800058c:	6878      	ldr	r0, [r7, #4]
 800058e:	f003 fb72 	bl	8003c76 <HAL_SPI_TransmitReceive>

	MAX30003_CS_High();
 8000592:	f000 f827 	bl	80005e4 <MAX30003_CS_High>
     * ECG FIFO data format:
     * [23:6] = ECG sample (18-bit signed)
     * [5:0]  = status bits
     */
	// 1. Combine the 3 bytes into a 24-bit unsigned container
	uint32_t raw_data = ((uint32_t)rx_buf[1] << 16) |
 8000596:	7a7b      	ldrb	r3, [r7, #9]
 8000598:	041a      	lsls	r2, r3, #16
	                    ((uint32_t)rx_buf[2] << 8)  |
 800059a:	7abb      	ldrb	r3, [r7, #10]
 800059c:	021b      	lsls	r3, r3, #8
	uint32_t raw_data = ((uint32_t)rx_buf[1] << 16) |
 800059e:	4313      	orrs	r3, r2
	                     (uint32_t)rx_buf[3];
 80005a0:	7afa      	ldrb	r2, [r7, #11]
	uint32_t raw_data = ((uint32_t)rx_buf[1] << 16) |
 80005a2:	4313      	orrs	r3, r2
 80005a4:	613b      	str	r3, [r7, #16]

	// 2. Remove the 6 status bits (ETAG/PTAG)
	// This moves the 18-bit sample into the range [17:0]
	int32_t ecg_sample = (int32_t)(raw_data >> 6);
 80005a6:	693b      	ldr	r3, [r7, #16]
 80005a8:	099b      	lsrs	r3, r3, #6
 80005aa:	617b      	str	r3, [r7, #20]

	// 3. Handle the Sign Bit (Bit 17)
	// Since it's an 18-bit signed number, we must fill the
	// remaining 14 bits of the 32-bit integer with 1s if negative.
	if (ecg_sample & (1 << 17)) {
 80005ac:	697b      	ldr	r3, [r7, #20]
 80005ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d005      	beq.n	80005c2 <MAX30003_ReadECG+0x6a>
	    ecg_sample |= 0xFFFC0000; // Apply sign extension mask
 80005b6:	697b      	ldr	r3, [r7, #20]
 80005b8:	ea6f 3383 	mvn.w	r3, r3, lsl #14
 80005bc:	ea6f 3393 	mvn.w	r3, r3, lsr #14
 80005c0:	617b      	str	r3, [r7, #20]
	}

    return ecg_sample;
 80005c2:	697b      	ldr	r3, [r7, #20]
}
 80005c4:	4618      	mov	r0, r3
 80005c6:	3718      	adds	r7, #24
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}

080005cc <MAX30003_CS_Low>:

void MAX30003_CS_Low(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
     HAL_GPIO_WritePin(MAX30003_CS_PORT, MAX30003_CS_PIN, GPIO_PIN_RESET);
 80005d0:	2200      	movs	r2, #0
 80005d2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80005d6:	4802      	ldr	r0, [pc, #8]	@ (80005e0 <MAX30003_CS_Low+0x14>)
 80005d8:	f002 f8c0 	bl	800275c <HAL_GPIO_WritePin>
}
 80005dc:	bf00      	nop
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	48000800 	.word	0x48000800

080005e4 <MAX30003_CS_High>:

void MAX30003_CS_High(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
     HAL_GPIO_WritePin(MAX30003_CS_PORT, MAX30003_CS_PIN, GPIO_PIN_SET);
 80005e8:	2201      	movs	r2, #1
 80005ea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80005ee:	4802      	ldr	r0, [pc, #8]	@ (80005f8 <MAX30003_CS_High+0x14>)
 80005f0:	f002 f8b4 	bl	800275c <HAL_GPIO_WritePin>
}
 80005f4:	bf00      	nop
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	48000800 	.word	0x48000800

080005fc <MAX30003_Write_Register>:

void MAX30003_Write_Register(SPI_HandleTypeDef *hspi, uint8_t addr, uint32_t data) {
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b086      	sub	sp, #24
 8000600:	af00      	add	r7, sp, #0
 8000602:	60f8      	str	r0, [r7, #12]
 8000604:	460b      	mov	r3, r1
 8000606:	607a      	str	r2, [r7, #4]
 8000608:	72fb      	strb	r3, [r7, #11]
    uint8_t tx_buf[4];

    // Command: (Address << 1) | 0 for Write
    tx_buf[0] = (addr << 1) | 0;
 800060a:	7afb      	ldrb	r3, [r7, #11]
 800060c:	005b      	lsls	r3, r3, #1
 800060e:	b2db      	uxtb	r3, r3
 8000610:	753b      	strb	r3, [r7, #20]
    tx_buf[1] = (uint8_t)(data >> 16);
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	0c1b      	lsrs	r3, r3, #16
 8000616:	b2db      	uxtb	r3, r3
 8000618:	757b      	strb	r3, [r7, #21]
    tx_buf[2] = (uint8_t)(data >> 8);
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	0a1b      	lsrs	r3, r3, #8
 800061e:	b2db      	uxtb	r3, r3
 8000620:	75bb      	strb	r3, [r7, #22]
    tx_buf[3] = (uint8_t)(data);
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	b2db      	uxtb	r3, r3
 8000626:	75fb      	strb	r3, [r7, #23]

    MAX30003_CS_Low();
 8000628:	f7ff ffd0 	bl	80005cc <MAX30003_CS_Low>
    HAL_SPI_Transmit(hspi, tx_buf, 4, 10);
 800062c:	f107 0114 	add.w	r1, r7, #20
 8000630:	230a      	movs	r3, #10
 8000632:	2204      	movs	r2, #4
 8000634:	68f8      	ldr	r0, [r7, #12]
 8000636:	f003 f9a8 	bl	800398a <HAL_SPI_Transmit>
    MAX30003_CS_High();
 800063a:	f7ff ffd3 	bl	80005e4 <MAX30003_CS_High>
}
 800063e:	bf00      	nop
 8000640:	3718      	adds	r7, #24
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
	...

08000648 <MAX30003_Init>:

void MAX30003_Init(SPI_HandleTypeDef *hspi) {
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
    // 1. Software Reset
    MAX30003_Write_Register(hspi, 0x08, 0x000000);
 8000650:	2200      	movs	r2, #0
 8000652:	2108      	movs	r1, #8
 8000654:	6878      	ldr	r0, [r7, #4]
 8000656:	f7ff ffd1 	bl	80005fc <MAX30003_Write_Register>
    HAL_Delay(100);
 800065a:	2064      	movs	r0, #100	@ 0x64
 800065c:	f001 fb44 	bl	8001ce8 <HAL_Delay>
    // Bit 1: RBIASP = 1 (bias ECGP)
    // Bit 0: RBIASN = 1 (bias ECGN)
    //
    // Binary: 0000 1000 0000 0000 0010 1011
    // Hex:    0x08002B
    MAX30003_Write_Register(hspi, 0x10, 0x08002B);
 8000660:	4a16      	ldr	r2, [pc, #88]	@ (80006bc <MAX30003_Init+0x74>)
 8000662:	2110      	movs	r1, #16
 8000664:	6878      	ldr	r0, [r7, #4]
 8000666:	f7ff ffc9 	bl	80005fc <MAX30003_Write_Register>

    HAL_Delay(150);  // Daj vremena da PLL locka
 800066a:	2096      	movs	r0, #150	@ 0x96
 800066c:	f001 fb3c 	bl	8001ce8 <HAL_Delay>
    // 3. Provjeri PLL lock (opciono)}

    // 4. CNFG_EMUX (0x14): Otvori input switcheve
    // Bit 21: OPENP = 0 (zatvori ECGP switch)
    // Bit 20: OPENN = 0 (zatvori ECGN switch)
    MAX30003_Write_Register(hspi, 0x14, 0x000000);
 8000670:	2200      	movs	r2, #0
 8000672:	2114      	movs	r1, #20
 8000674:	6878      	ldr	r0, [r7, #4]
 8000676:	f7ff ffc1 	bl	80005fc <MAX30003_Write_Register>
    // Bit 14: DHPF = 1 (0.5Hz high-pass filter)
    // Bits 13-12: DLPF = 01 (40Hz low-pass filter)
    //
    // Binary: 0000 0000 0101 0000 0000 0000
    // Hex:    0x005000
    MAX30003_Write_Register(hspi, 0x15, 0x005000);
 800067a:	f44f 42a0 	mov.w	r2, #20480	@ 0x5000
 800067e:	2115      	movs	r1, #21
 8000680:	6878      	ldr	r0, [r7, #4]
 8000682:	f7ff ffbb 	bl	80005fc <MAX30003_Write_Register>

    // 6. MNGR_INT (0x04): FIFO interrupt threshold
    // Bits 23-19: EFIT = 00000 (threshold = 1 sample)
    MAX30003_Write_Register(hspi, 0x04, 0x000004);
 8000686:	2204      	movs	r2, #4
 8000688:	2104      	movs	r1, #4
 800068a:	6878      	ldr	r0, [r7, #4]
 800068c:	f7ff ffb6 	bl	80005fc <MAX30003_Write_Register>

    // 7. EN_INT (0x02): Omogući FIFO interrupt (opciono)
    // Bit 23: EN_EINT = 1 (enable ECG FIFO interrupt)
    MAX30003_Write_Register(hspi, 0x02, 0x800000);
 8000690:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000694:	2102      	movs	r1, #2
 8000696:	6878      	ldr	r0, [r7, #4]
 8000698:	f7ff ffb0 	bl	80005fc <MAX30003_Write_Register>

    // 8. SYNCH (0x09): Synchronize i pokreni akviziciju
    MAX30003_Write_Register(hspi, 0x09, 0x000000);
 800069c:	2200      	movs	r2, #0
 800069e:	2109      	movs	r1, #9
 80006a0:	6878      	ldr	r0, [r7, #4]
 80006a2:	f7ff ffab 	bl	80005fc <MAX30003_Write_Register>

    HAL_Delay(100);  // Daj vremena da se FIFO napuni
 80006a6:	2064      	movs	r0, #100	@ 0x64
 80006a8:	f001 fb1e 	bl	8001ce8 <HAL_Delay>

    // 9. Flush prvi sample (može biti invalid)
    MAX30003_ReadECG(hspi);
 80006ac:	6878      	ldr	r0, [r7, #4]
 80006ae:	f7ff ff53 	bl	8000558 <MAX30003_ReadECG>
}
 80006b2:	bf00      	nop
 80006b4:	3708      	adds	r7, #8
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	0008002b 	.word	0x0008002b

080006c0 <PanTompkins_Init>:
static void UpdateRRAverage(int rr);
static void UpdateThresholds(void);
static int IsLocalPeak(void);

/* ==================== INITIALIZATION ==================== */
void PanTompkins_Init(void) {
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
    int i;

    // Clear all buffers
    for (i = 0; i < BUF_SIZE; i++) filtered[i] = 0;
 80006c6:	2300      	movs	r3, #0
 80006c8:	607b      	str	r3, [r7, #4]
 80006ca:	e007      	b.n	80006dc <PanTompkins_Init+0x1c>
 80006cc:	4a41      	ldr	r2, [pc, #260]	@ (80007d4 <PanTompkins_Init+0x114>)
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	2100      	movs	r1, #0
 80006d2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	3301      	adds	r3, #1
 80006da:	607b      	str	r3, [r7, #4]
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	2b3f      	cmp	r3, #63	@ 0x3f
 80006e0:	ddf4      	ble.n	80006cc <PanTompkins_Init+0xc>
    for (i = 0; i < 3; i++) integrated[i] = 0;
 80006e2:	2300      	movs	r3, #0
 80006e4:	607b      	str	r3, [r7, #4]
 80006e6:	e007      	b.n	80006f8 <PanTompkins_Init+0x38>
 80006e8:	4a3b      	ldr	r2, [pc, #236]	@ (80007d8 <PanTompkins_Init+0x118>)
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	2100      	movs	r1, #0
 80006ee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	3301      	adds	r3, #1
 80006f6:	607b      	str	r3, [r7, #4]
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	2b02      	cmp	r3, #2
 80006fc:	ddf4      	ble.n	80006e8 <PanTompkins_Init+0x28>

    // Initialize RR buffers with reasonable default (72 BPM at 256 Hz)
    int default_rr = (60 * FS) / 72;  // ~213 samples for 72 BPM
 80006fe:	23d5      	movs	r3, #213	@ 0xd5
 8000700:	603b      	str	r3, [r7, #0]
    for (i = 0; i < 8; i++) {
 8000702:	2300      	movs	r3, #0
 8000704:	607b      	str	r3, [r7, #4]
 8000706:	e00c      	b.n	8000722 <PanTompkins_Init+0x62>
        rr_buffer[i] = default_rr;
 8000708:	4934      	ldr	r1, [pc, #208]	@ (80007dc <PanTompkins_Init+0x11c>)
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	683a      	ldr	r2, [r7, #0]
 800070e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        rr_limited_buffer[i] = default_rr;
 8000712:	4933      	ldr	r1, [pc, #204]	@ (80007e0 <PanTompkins_Init+0x120>)
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	683a      	ldr	r2, [r7, #0]
 8000718:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (i = 0; i < 8; i++) {
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	3301      	adds	r3, #1
 8000720:	607b      	str	r3, [r7, #4]
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	2b07      	cmp	r3, #7
 8000726:	ddef      	ble.n	8000708 <PanTompkins_Init+0x48>
    }

    // Reset counters and indices
    n_samples = 0;
 8000728:	4b2e      	ldr	r3, [pc, #184]	@ (80007e4 <PanTompkins_Init+0x124>)
 800072a:	2200      	movs	r2, #0
 800072c:	601a      	str	r2, [r3, #0]
    r_n_samples = -1;
 800072e:	4b2e      	ldr	r3, [pc, #184]	@ (80007e8 <PanTompkins_Init+0x128>)
 8000730:	f04f 32ff 	mov.w	r2, #4294967295
 8000734:	601a      	str	r2, [r3, #0]
    last_r_n_samples = -1;
 8000736:	4b2d      	ldr	r3, [pc, #180]	@ (80007ec <PanTompkins_Init+0x12c>)
 8000738:	f04f 32ff 	mov.w	r2, #4294967295
 800073c:	601a      	str	r2, [r3, #0]
    filtered_idx = 0;
 800073e:	4b2c      	ldr	r3, [pc, #176]	@ (80007f0 <PanTompkins_Init+0x130>)
 8000740:	2200      	movs	r2, #0
 8000742:	601a      	str	r2, [r3, #0]
    rr_idx = 0;
 8000744:	4b2b      	ldr	r3, [pc, #172]	@ (80007f4 <PanTompkins_Init+0x134>)
 8000746:	2200      	movs	r2, #0
 8000748:	601a      	str	r2, [r3, #0]
    rr_lim_idx = 0;
 800074a:	4b2b      	ldr	r3, [pc, #172]	@ (80007f8 <PanTompkins_Init+0x138>)
 800074c:	2200      	movs	r2, #0
 800074e:	601a      	str	r2, [r3, #0]

    // Initialize peak estimators - CRITICAL FIX: Start with more realistic values
    spki = 500;   // Signal peak estimate for integrated signal
 8000750:	4b2a      	ldr	r3, [pc, #168]	@ (80007fc <PanTompkins_Init+0x13c>)
 8000752:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000756:	601a      	str	r2, [r3, #0]
    npki = 100;   // Noise peak estimate for integrated signal
 8000758:	4b29      	ldr	r3, [pc, #164]	@ (8000800 <PanTompkins_Init+0x140>)
 800075a:	2264      	movs	r2, #100	@ 0x64
 800075c:	601a      	str	r2, [r3, #0]
    spkf = 800;   // Signal peak estimate for filtered signal
 800075e:	4b29      	ldr	r3, [pc, #164]	@ (8000804 <PanTompkins_Init+0x144>)
 8000760:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8000764:	601a      	str	r2, [r3, #0]
    npkf = 200;   // Noise peak estimate for filtered signal
 8000766:	4b28      	ldr	r3, [pc, #160]	@ (8000808 <PanTompkins_Init+0x148>)
 8000768:	22c8      	movs	r2, #200	@ 0xc8
 800076a:	601a      	str	r2, [r3, #0]

    // Initialize thresholds based on peak estimates
    UpdateThresholds();
 800076c:	f000 fb1a 	bl	8000da4 <UpdateThresholds>

    // Initialize RR parameters
    rr_avg = default_rr;
 8000770:	4a26      	ldr	r2, [pc, #152]	@ (800080c <PanTompkins_Init+0x14c>)
 8000772:	683b      	ldr	r3, [r7, #0]
 8000774:	6013      	str	r3, [r2, #0]
    rr_avg_limited = default_rr;
 8000776:	4a26      	ldr	r2, [pc, #152]	@ (8000810 <PanTompkins_Init+0x150>)
 8000778:	683b      	ldr	r3, [r7, #0]
 800077a:	6013      	str	r3, [r2, #0]

    // Set initial limits
    rr_low_limit = (default_rr * 92) / 100;
 800077c:	683b      	ldr	r3, [r7, #0]
 800077e:	225c      	movs	r2, #92	@ 0x5c
 8000780:	fb02 f303 	mul.w	r3, r2, r3
 8000784:	4a23      	ldr	r2, [pc, #140]	@ (8000814 <PanTompkins_Init+0x154>)
 8000786:	fb82 1203 	smull	r1, r2, r2, r3
 800078a:	1152      	asrs	r2, r2, #5
 800078c:	17db      	asrs	r3, r3, #31
 800078e:	1ad3      	subs	r3, r2, r3
 8000790:	4a21      	ldr	r2, [pc, #132]	@ (8000818 <PanTompkins_Init+0x158>)
 8000792:	6013      	str	r3, [r2, #0]
    rr_high_limit = (default_rr * 116) / 100;
 8000794:	683b      	ldr	r3, [r7, #0]
 8000796:	2274      	movs	r2, #116	@ 0x74
 8000798:	fb02 f303 	mul.w	r3, r2, r3
 800079c:	4a1d      	ldr	r2, [pc, #116]	@ (8000814 <PanTompkins_Init+0x154>)
 800079e:	fb82 1203 	smull	r1, r2, r2, r3
 80007a2:	1152      	asrs	r2, r2, #5
 80007a4:	17db      	asrs	r3, r3, #31
 80007a6:	1ad3      	subs	r3, r2, r3
 80007a8:	4a1c      	ldr	r2, [pc, #112]	@ (800081c <PanTompkins_Init+0x15c>)
 80007aa:	6013      	str	r3, [r2, #0]
    rr_missed_limit = (default_rr * 166) / 100;
 80007ac:	683b      	ldr	r3, [r7, #0]
 80007ae:	22a6      	movs	r2, #166	@ 0xa6
 80007b0:	fb02 f303 	mul.w	r3, r2, r3
 80007b4:	4a17      	ldr	r2, [pc, #92]	@ (8000814 <PanTompkins_Init+0x154>)
 80007b6:	fb82 1203 	smull	r1, r2, r2, r3
 80007ba:	1152      	asrs	r2, r2, #5
 80007bc:	17db      	asrs	r3, r3, #31
 80007be:	1ad3      	subs	r3, r2, r3
 80007c0:	4a17      	ldr	r2, [pc, #92]	@ (8000820 <PanTompkins_Init+0x160>)
 80007c2:	6013      	str	r3, [r2, #0]

    bpm = 72;
 80007c4:	4b17      	ldr	r3, [pc, #92]	@ (8000824 <PanTompkins_Init+0x164>)
 80007c6:	2248      	movs	r2, #72	@ 0x48
 80007c8:	601a      	str	r2, [r3, #0]
}
 80007ca:	bf00      	nop
 80007cc:	3708      	adds	r7, #8
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	20000034 	.word	0x20000034
 80007d8:	20000138 	.word	0x20000138
 80007dc:	20000168 	.word	0x20000168
 80007e0:	20000188 	.word	0x20000188
 80007e4:	20000164 	.word	0x20000164
 80007e8:	20000000 	.word	0x20000000
 80007ec:	20000004 	.word	0x20000004
 80007f0:	20000134 	.word	0x20000134
 80007f4:	200001a8 	.word	0x200001a8
 80007f8:	200001ac 	.word	0x200001ac
 80007fc:	20000144 	.word	0x20000144
 8000800:	20000148 	.word	0x20000148
 8000804:	2000014c 	.word	0x2000014c
 8000808:	20000150 	.word	0x20000150
 800080c:	200001b0 	.word	0x200001b0
 8000810:	200001b4 	.word	0x200001b4
 8000814:	51eb851f 	.word	0x51eb851f
 8000818:	200001b8 	.word	0x200001b8
 800081c:	200001bc 	.word	0x200001bc
 8000820:	200001c0 	.word	0x200001c0
 8000824:	200001c4 	.word	0x200001c4

08000828 <IsLocalPeak>:

/* ==================== HELPER FUNCTIONS ==================== */
static int IsLocalPeak(void) {
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
    return (integrated[1] > integrated[0] && integrated[1] > integrated[2]);
 800082c:	4b09      	ldr	r3, [pc, #36]	@ (8000854 <IsLocalPeak+0x2c>)
 800082e:	685a      	ldr	r2, [r3, #4]
 8000830:	4b08      	ldr	r3, [pc, #32]	@ (8000854 <IsLocalPeak+0x2c>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	429a      	cmp	r2, r3
 8000836:	dd07      	ble.n	8000848 <IsLocalPeak+0x20>
 8000838:	4b06      	ldr	r3, [pc, #24]	@ (8000854 <IsLocalPeak+0x2c>)
 800083a:	685a      	ldr	r2, [r3, #4]
 800083c:	4b05      	ldr	r3, [pc, #20]	@ (8000854 <IsLocalPeak+0x2c>)
 800083e:	689b      	ldr	r3, [r3, #8]
 8000840:	429a      	cmp	r2, r3
 8000842:	dd01      	ble.n	8000848 <IsLocalPeak+0x20>
 8000844:	2301      	movs	r3, #1
 8000846:	e000      	b.n	800084a <IsLocalPeak+0x22>
 8000848:	2300      	movs	r3, #0
}
 800084a:	4618      	mov	r0, r3
 800084c:	46bd      	mov	sp, r7
 800084e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000852:	4770      	bx	lr
 8000854:	20000138 	.word	0x20000138

08000858 <PanTompkins_Process>:

/* ==================== MAIN PROCESSING ==================== */
int PanTompkins_Process(int raw_sample) {
 8000858:	b580      	push	{r7, lr}
 800085a:	b08c      	sub	sp, #48	@ 0x30
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
    int sample, peaki, loc_max, loc_max_idx, idx, val, j;
    int rr;
    static int last_detection_time = 0;

    // Reset if no detection for too long (5 seconds) - more generous timeout
    if (r_n_samples > 0 && (n_samples - r_n_samples) > (FS * 5)) {
 8000860:	4b7f      	ldr	r3, [pc, #508]	@ (8000a60 <PanTompkins_Process+0x208>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	2b00      	cmp	r3, #0
 8000866:	dd0d      	ble.n	8000884 <PanTompkins_Process+0x2c>
 8000868:	4b7e      	ldr	r3, [pc, #504]	@ (8000a64 <PanTompkins_Process+0x20c>)
 800086a:	681a      	ldr	r2, [r3, #0]
 800086c:	4b7c      	ldr	r3, [pc, #496]	@ (8000a60 <PanTompkins_Process+0x208>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	1ad3      	subs	r3, r2, r3
 8000872:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8000876:	dd05      	ble.n	8000884 <PanTompkins_Process+0x2c>
        // Reset to initial state
        PanTompkins_Init();
 8000878:	f7ff ff22 	bl	80006c0 <PanTompkins_Init>
        last_detection_time = n_samples;
 800087c:	4b79      	ldr	r3, [pc, #484]	@ (8000a64 <PanTompkins_Process+0x20c>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	4a79      	ldr	r2, [pc, #484]	@ (8000a68 <PanTompkins_Process+0x210>)
 8000882:	6013      	str	r3, [r2, #0]
    }

    n_samples++;
 8000884:	4b77      	ldr	r3, [pc, #476]	@ (8000a64 <PanTompkins_Process+0x20c>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	3301      	adds	r3, #1
 800088a:	4a76      	ldr	r2, [pc, #472]	@ (8000a64 <PanTompkins_Process+0x20c>)
 800088c:	6013      	str	r3, [r2, #0]

    /* ==================== STEP 1: FILTERING ==================== */
    sample = LowPassFilter(raw_sample);
 800088e:	6878      	ldr	r0, [r7, #4]
 8000890:	f000 fafa 	bl	8000e88 <LowPassFilter>
 8000894:	61f8      	str	r0, [r7, #28]
    sample = HighPassFilter(sample);
 8000896:	69f8      	ldr	r0, [r7, #28]
 8000898:	f000 fb64 	bl	8000f64 <HighPassFilter>
 800089c:	61f8      	str	r0, [r7, #28]

    // Store filtered signal for search-back
    filtered[filtered_idx] = sample;
 800089e:	4b73      	ldr	r3, [pc, #460]	@ (8000a6c <PanTompkins_Process+0x214>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	4973      	ldr	r1, [pc, #460]	@ (8000a70 <PanTompkins_Process+0x218>)
 80008a4:	69fa      	ldr	r2, [r7, #28]
 80008a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    int current_f_idx = filtered_idx;
 80008aa:	4b70      	ldr	r3, [pc, #448]	@ (8000a6c <PanTompkins_Process+0x214>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	61bb      	str	r3, [r7, #24]
    filtered_idx = (filtered_idx + 1) % BUF_SIZE;
 80008b0:	4b6e      	ldr	r3, [pc, #440]	@ (8000a6c <PanTompkins_Process+0x214>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	3301      	adds	r3, #1
 80008b6:	425a      	negs	r2, r3
 80008b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80008bc:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80008c0:	bf58      	it	pl
 80008c2:	4253      	negpl	r3, r2
 80008c4:	4a69      	ldr	r2, [pc, #420]	@ (8000a6c <PanTompkins_Process+0x214>)
 80008c6:	6013      	str	r3, [r2, #0]

    /* ==================== STEP 2-4: DERIVATIVE, SQUARE, INTEGRATE ==================== */
    sample = Derivative(sample);
 80008c8:	69f8      	ldr	r0, [r7, #28]
 80008ca:	f000 fba9 	bl	8001020 <Derivative>
 80008ce:	61f8      	str	r0, [r7, #28]
    sample = sample * sample;
 80008d0:	69fb      	ldr	r3, [r7, #28]
 80008d2:	fb03 f303 	mul.w	r3, r3, r3
 80008d6:	61fb      	str	r3, [r7, #28]
    sample = MovingWindowIntegral(sample);
 80008d8:	69f8      	ldr	r0, [r7, #28]
 80008da:	f000 fbcb 	bl	8001074 <MovingWindowIntegral>
 80008de:	61f8      	str	r0, [r7, #28]

    /* ==================== STEP 5: UPDATE PEAK DETECTION BUFFER ==================== */
    integrated[0] = integrated[1];
 80008e0:	4b64      	ldr	r3, [pc, #400]	@ (8000a74 <PanTompkins_Process+0x21c>)
 80008e2:	685b      	ldr	r3, [r3, #4]
 80008e4:	4a63      	ldr	r2, [pc, #396]	@ (8000a74 <PanTompkins_Process+0x21c>)
 80008e6:	6013      	str	r3, [r2, #0]
    integrated[1] = integrated[2];
 80008e8:	4b62      	ldr	r3, [pc, #392]	@ (8000a74 <PanTompkins_Process+0x21c>)
 80008ea:	689b      	ldr	r3, [r3, #8]
 80008ec:	4a61      	ldr	r2, [pc, #388]	@ (8000a74 <PanTompkins_Process+0x21c>)
 80008ee:	6053      	str	r3, [r2, #4]
    integrated[2] = sample;
 80008f0:	4a60      	ldr	r2, [pc, #384]	@ (8000a74 <PanTompkins_Process+0x21c>)
 80008f2:	69fb      	ldr	r3, [r7, #28]
 80008f4:	6093      	str	r3, [r2, #8]

    /* ==================== STEP 6: PEAK DETECTION ==================== */
    if (IsLocalPeak()) {
 80008f6:	f7ff ff97 	bl	8000828 <IsLocalPeak>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	f000 8139 	beq.w	8000b74 <PanTompkins_Process+0x31c>
        peaki = integrated[1];
 8000902:	4b5c      	ldr	r3, [pc, #368]	@ (8000a74 <PanTompkins_Process+0x21c>)
 8000904:	685b      	ldr	r3, [r3, #4]
 8000906:	617b      	str	r3, [r7, #20]

        // REFRACTORY PERIOD CHECK
        int time_since_last = n_samples - last_detection_time;
 8000908:	4b56      	ldr	r3, [pc, #344]	@ (8000a64 <PanTompkins_Process+0x20c>)
 800090a:	681a      	ldr	r2, [r3, #0]
 800090c:	4b56      	ldr	r3, [pc, #344]	@ (8000a68 <PanTompkins_Process+0x210>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	1ad3      	subs	r3, r2, r3
 8000912:	613b      	str	r3, [r7, #16]
        if (time_since_last < REFRACTORY_SAMPLES) {
 8000914:	693b      	ldr	r3, [r7, #16]
 8000916:	2b59      	cmp	r3, #89	@ 0x59
 8000918:	dc0c      	bgt.n	8000934 <PanTompkins_Process+0xdc>
            // In refractory period - update noise peak
            npki = (npki + (peaki >> 2)) >> 1;  // Faster adaptation for noise
 800091a:	697b      	ldr	r3, [r7, #20]
 800091c:	109a      	asrs	r2, r3, #2
 800091e:	4b56      	ldr	r3, [pc, #344]	@ (8000a78 <PanTompkins_Process+0x220>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	4413      	add	r3, r2
 8000924:	105b      	asrs	r3, r3, #1
 8000926:	4a54      	ldr	r2, [pc, #336]	@ (8000a78 <PanTompkins_Process+0x220>)
 8000928:	6013      	str	r3, [r2, #0]
            UpdateThresholds();
 800092a:	f000 fa3b 	bl	8000da4 <UpdateThresholds>
            return bpm;
 800092e:	4b53      	ldr	r3, [pc, #332]	@ (8000a7c <PanTompkins_Process+0x224>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	e13b      	b.n	8000bac <PanTompkins_Process+0x354>
        }

        // PRIMARY THRESHOLD CHECK
        if (peaki >= thresholdi1) {
 8000934:	4b52      	ldr	r3, [pc, #328]	@ (8000a80 <PanTompkins_Process+0x228>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	697a      	ldr	r2, [r7, #20]
 800093a:	429a      	cmp	r2, r3
 800093c:	db6f      	blt.n	8000a1e <PanTompkins_Process+0x1c6>
            // Update signal peak
            spki = (spki + (peaki >> 1)) >> 1;  // Faster adaptation for signal
 800093e:	697b      	ldr	r3, [r7, #20]
 8000940:	105a      	asrs	r2, r3, #1
 8000942:	4b50      	ldr	r3, [pc, #320]	@ (8000a84 <PanTompkins_Process+0x22c>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	4413      	add	r3, r2
 8000948:	105b      	asrs	r3, r3, #1
 800094a:	4a4e      	ldr	r2, [pc, #312]	@ (8000a84 <PanTompkins_Process+0x22c>)
 800094c:	6013      	str	r3, [r2, #0]

            /* --- SEARCH-BACK FOR R-PEAK --- */
            loc_max = 0;
 800094e:	2300      	movs	r3, #0
 8000950:	62fb      	str	r3, [r7, #44]	@ 0x2c
            loc_max_idx = 0;
 8000952:	2300      	movs	r3, #0
 8000954:	62bb      	str	r3, [r7, #40]	@ 0x28

            // Search for maximum in filtered signal
            for (j = 0; j < SEARCH_BACK_SAMPLES; j++) {
 8000956:	2300      	movs	r3, #0
 8000958:	623b      	str	r3, [r7, #32]
 800095a:	e021      	b.n	80009a0 <PanTompkins_Process+0x148>
                idx = (current_f_idx - j + BUF_SIZE) % BUF_SIZE;
 800095c:	69ba      	ldr	r2, [r7, #24]
 800095e:	6a3b      	ldr	r3, [r7, #32]
 8000960:	1ad3      	subs	r3, r2, r3
 8000962:	3340      	adds	r3, #64	@ 0x40
 8000964:	425a      	negs	r2, r3
 8000966:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800096a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800096e:	bf58      	it	pl
 8000970:	4253      	negpl	r3, r2
 8000972:	60bb      	str	r3, [r7, #8]
                val = filtered[idx];
 8000974:	4a3e      	ldr	r2, [pc, #248]	@ (8000a70 <PanTompkins_Process+0x218>)
 8000976:	68bb      	ldr	r3, [r7, #8]
 8000978:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800097c:	627b      	str	r3, [r7, #36]	@ 0x24
                if (val < 0) val = -val;
 800097e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000980:	2b00      	cmp	r3, #0
 8000982:	da02      	bge.n	800098a <PanTompkins_Process+0x132>
 8000984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000986:	425b      	negs	r3, r3
 8000988:	627b      	str	r3, [r7, #36]	@ 0x24

                if (val > loc_max) {
 800098a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800098c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800098e:	429a      	cmp	r2, r3
 8000990:	dd03      	ble.n	800099a <PanTompkins_Process+0x142>
                    loc_max = val;
 8000992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000994:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    loc_max_idx = j;
 8000996:	6a3b      	ldr	r3, [r7, #32]
 8000998:	62bb      	str	r3, [r7, #40]	@ 0x28
            for (j = 0; j < SEARCH_BACK_SAMPLES; j++) {
 800099a:	6a3b      	ldr	r3, [r7, #32]
 800099c:	3301      	adds	r3, #1
 800099e:	623b      	str	r3, [r7, #32]
 80009a0:	6a3b      	ldr	r3, [r7, #32]
 80009a2:	2b31      	cmp	r3, #49	@ 0x31
 80009a4:	ddda      	ble.n	800095c <PanTompkins_Process+0x104>
                }
            }

            // FILTERED SIGNAL THRESHOLD CHECK
            if (loc_max >= thresholdf1) {
 80009a6:	4b38      	ldr	r3, [pc, #224]	@ (8000a88 <PanTompkins_Process+0x230>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80009ac:	429a      	cmp	r2, r3
 80009ae:	db2d      	blt.n	8000a0c <PanTompkins_Process+0x1b4>
                spkf = (spkf + (loc_max >> 1)) >> 1;  // Faster adaptation
 80009b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009b2:	105a      	asrs	r2, r3, #1
 80009b4:	4b35      	ldr	r3, [pc, #212]	@ (8000a8c <PanTompkins_Process+0x234>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	4413      	add	r3, r2
 80009ba:	105b      	asrs	r3, r3, #1
 80009bc:	4a33      	ldr	r2, [pc, #204]	@ (8000a8c <PanTompkins_Process+0x234>)
 80009be:	6013      	str	r3, [r2, #0]

                // Record R-peak position
                last_r_n_samples = r_n_samples;
 80009c0:	4b27      	ldr	r3, [pc, #156]	@ (8000a60 <PanTompkins_Process+0x208>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	4a32      	ldr	r2, [pc, #200]	@ (8000a90 <PanTompkins_Process+0x238>)
 80009c6:	6013      	str	r3, [r2, #0]
                r_n_samples = n_samples - loc_max_idx;
 80009c8:	4b26      	ldr	r3, [pc, #152]	@ (8000a64 <PanTompkins_Process+0x20c>)
 80009ca:	681a      	ldr	r2, [r3, #0]
 80009cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009ce:	1ad3      	subs	r3, r2, r3
 80009d0:	4a23      	ldr	r2, [pc, #140]	@ (8000a60 <PanTompkins_Process+0x208>)
 80009d2:	6013      	str	r3, [r2, #0]
                last_detection_time = n_samples;
 80009d4:	4b23      	ldr	r3, [pc, #140]	@ (8000a64 <PanTompkins_Process+0x20c>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a23      	ldr	r2, [pc, #140]	@ (8000a68 <PanTompkins_Process+0x210>)
 80009da:	6013      	str	r3, [r2, #0]

                /* --- CALCULATE RR INTERVAL --- */
                if (last_r_n_samples > 0) {
 80009dc:	4b2c      	ldr	r3, [pc, #176]	@ (8000a90 <PanTompkins_Process+0x238>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	f340 80c5 	ble.w	8000b70 <PanTompkins_Process+0x318>
                    rr = r_n_samples - last_r_n_samples;
 80009e6:	4b1e      	ldr	r3, [pc, #120]	@ (8000a60 <PanTompkins_Process+0x208>)
 80009e8:	681a      	ldr	r2, [r3, #0]
 80009ea:	4b29      	ldr	r3, [pc, #164]	@ (8000a90 <PanTompkins_Process+0x238>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	1ad3      	subs	r3, r2, r3
 80009f0:	60fb      	str	r3, [r7, #12]

                    // Validate RR interval
                    if (rr >= REFRACTORY_SAMPLES && rr <= PHYS_MAX_RR) {
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	2b59      	cmp	r3, #89	@ 0x59
 80009f6:	f340 80bb 	ble.w	8000b70 <PanTompkins_Process+0x318>
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8000a00:	f300 80b6 	bgt.w	8000b70 <PanTompkins_Process+0x318>
                        UpdateRRAverage(rr);
 8000a04:	68f8      	ldr	r0, [r7, #12]
 8000a06:	f000 f8e9 	bl	8000bdc <UpdateRRAverage>
 8000a0a:	e0b1      	b.n	8000b70 <PanTompkins_Process+0x318>
                    }
                }
            } else {
                // Filtered peak too low
                npkf = (npkf + (loc_max >> 2)) >> 1;
 8000a0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a0e:	109a      	asrs	r2, r3, #2
 8000a10:	4b20      	ldr	r3, [pc, #128]	@ (8000a94 <PanTompkins_Process+0x23c>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4413      	add	r3, r2
 8000a16:	105b      	asrs	r3, r3, #1
 8000a18:	4a1e      	ldr	r2, [pc, #120]	@ (8000a94 <PanTompkins_Process+0x23c>)
 8000a1a:	6013      	str	r3, [r2, #0]
 8000a1c:	e0a8      	b.n	8000b70 <PanTompkins_Process+0x318>
            }

        } else if (peaki >= thresholdi2) {
 8000a1e:	4b1e      	ldr	r3, [pc, #120]	@ (8000a98 <PanTompkins_Process+0x240>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	697a      	ldr	r2, [r7, #20]
 8000a24:	429a      	cmp	r2, r3
 8000a26:	f2c0 8099 	blt.w	8000b5c <PanTompkins_Process+0x304>
            // SECONDARY THRESHOLD - Check for missed beat
            if (r_n_samples > 0 && time_since_last >= rr_missed_limit) {
 8000a2a:	4b0d      	ldr	r3, [pc, #52]	@ (8000a60 <PanTompkins_Process+0x208>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	f340 808b 	ble.w	8000b4a <PanTompkins_Process+0x2f2>
 8000a34:	4b19      	ldr	r3, [pc, #100]	@ (8000a9c <PanTompkins_Process+0x244>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	693a      	ldr	r2, [r7, #16]
 8000a3a:	429a      	cmp	r2, r3
 8000a3c:	f2c0 8085 	blt.w	8000b4a <PanTompkins_Process+0x2f2>
                // Possibly missed beat
                spki = (spki + (peaki >> 2)) >> 1;
 8000a40:	697b      	ldr	r3, [r7, #20]
 8000a42:	109a      	asrs	r2, r3, #2
 8000a44:	4b0f      	ldr	r3, [pc, #60]	@ (8000a84 <PanTompkins_Process+0x22c>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	4413      	add	r3, r2
 8000a4a:	105b      	asrs	r3, r3, #1
 8000a4c:	4a0d      	ldr	r2, [pc, #52]	@ (8000a84 <PanTompkins_Process+0x22c>)
 8000a4e:	6013      	str	r3, [r2, #0]

                // Search back in filtered signal
                loc_max = 0;
 8000a50:	2300      	movs	r3, #0
 8000a52:	62fb      	str	r3, [r7, #44]	@ 0x2c
                loc_max_idx = 0;
 8000a54:	2300      	movs	r3, #0
 8000a56:	62bb      	str	r3, [r7, #40]	@ 0x28

                for (j = 0; j < SEARCH_BACK_SAMPLES; j++) {
 8000a58:	2300      	movs	r3, #0
 8000a5a:	623b      	str	r3, [r7, #32]
 8000a5c:	e042      	b.n	8000ae4 <PanTompkins_Process+0x28c>
 8000a5e:	bf00      	nop
 8000a60:	20000000 	.word	0x20000000
 8000a64:	20000164 	.word	0x20000164
 8000a68:	200001c8 	.word	0x200001c8
 8000a6c:	20000134 	.word	0x20000134
 8000a70:	20000034 	.word	0x20000034
 8000a74:	20000138 	.word	0x20000138
 8000a78:	20000148 	.word	0x20000148
 8000a7c:	200001c4 	.word	0x200001c4
 8000a80:	20000154 	.word	0x20000154
 8000a84:	20000144 	.word	0x20000144
 8000a88:	2000015c 	.word	0x2000015c
 8000a8c:	2000014c 	.word	0x2000014c
 8000a90:	20000004 	.word	0x20000004
 8000a94:	20000150 	.word	0x20000150
 8000a98:	20000158 	.word	0x20000158
 8000a9c:	200001c0 	.word	0x200001c0
                    idx = (current_f_idx - j + BUF_SIZE) % BUF_SIZE;
 8000aa0:	69ba      	ldr	r2, [r7, #24]
 8000aa2:	6a3b      	ldr	r3, [r7, #32]
 8000aa4:	1ad3      	subs	r3, r2, r3
 8000aa6:	3340      	adds	r3, #64	@ 0x40
 8000aa8:	425a      	negs	r2, r3
 8000aaa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000aae:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000ab2:	bf58      	it	pl
 8000ab4:	4253      	negpl	r3, r2
 8000ab6:	60bb      	str	r3, [r7, #8]
                    val = filtered[idx];
 8000ab8:	4a3e      	ldr	r2, [pc, #248]	@ (8000bb4 <PanTompkins_Process+0x35c>)
 8000aba:	68bb      	ldr	r3, [r7, #8]
 8000abc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ac0:	627b      	str	r3, [r7, #36]	@ 0x24
                    if (val < 0) val = -val;
 8000ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	da02      	bge.n	8000ace <PanTompkins_Process+0x276>
 8000ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aca:	425b      	negs	r3, r3
 8000acc:	627b      	str	r3, [r7, #36]	@ 0x24

                    if (val > loc_max) {
 8000ace:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ad0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ad2:	429a      	cmp	r2, r3
 8000ad4:	dd03      	ble.n	8000ade <PanTompkins_Process+0x286>
                        loc_max = val;
 8000ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ad8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        loc_max_idx = j;
 8000ada:	6a3b      	ldr	r3, [r7, #32]
 8000adc:	62bb      	str	r3, [r7, #40]	@ 0x28
                for (j = 0; j < SEARCH_BACK_SAMPLES; j++) {
 8000ade:	6a3b      	ldr	r3, [r7, #32]
 8000ae0:	3301      	adds	r3, #1
 8000ae2:	623b      	str	r3, [r7, #32]
 8000ae4:	6a3b      	ldr	r3, [r7, #32]
 8000ae6:	2b31      	cmp	r3, #49	@ 0x31
 8000ae8:	ddda      	ble.n	8000aa0 <PanTompkins_Process+0x248>
                    }
                }

                if (loc_max >= thresholdf2) {
 8000aea:	4b33      	ldr	r3, [pc, #204]	@ (8000bb8 <PanTompkins_Process+0x360>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000af0:	429a      	cmp	r2, r3
 8000af2:	db3c      	blt.n	8000b6e <PanTompkins_Process+0x316>
                    spkf = (spkf + (loc_max >> 2)) >> 1;
 8000af4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000af6:	109a      	asrs	r2, r3, #2
 8000af8:	4b30      	ldr	r3, [pc, #192]	@ (8000bbc <PanTompkins_Process+0x364>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4413      	add	r3, r2
 8000afe:	105b      	asrs	r3, r3, #1
 8000b00:	4a2e      	ldr	r2, [pc, #184]	@ (8000bbc <PanTompkins_Process+0x364>)
 8000b02:	6013      	str	r3, [r2, #0]

                    last_r_n_samples = r_n_samples;
 8000b04:	4b2e      	ldr	r3, [pc, #184]	@ (8000bc0 <PanTompkins_Process+0x368>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a2e      	ldr	r2, [pc, #184]	@ (8000bc4 <PanTompkins_Process+0x36c>)
 8000b0a:	6013      	str	r3, [r2, #0]
                    r_n_samples = n_samples - loc_max_idx;
 8000b0c:	4b2e      	ldr	r3, [pc, #184]	@ (8000bc8 <PanTompkins_Process+0x370>)
 8000b0e:	681a      	ldr	r2, [r3, #0]
 8000b10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b12:	1ad3      	subs	r3, r2, r3
 8000b14:	4a2a      	ldr	r2, [pc, #168]	@ (8000bc0 <PanTompkins_Process+0x368>)
 8000b16:	6013      	str	r3, [r2, #0]
                    last_detection_time = n_samples;
 8000b18:	4b2b      	ldr	r3, [pc, #172]	@ (8000bc8 <PanTompkins_Process+0x370>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a2b      	ldr	r2, [pc, #172]	@ (8000bcc <PanTompkins_Process+0x374>)
 8000b1e:	6013      	str	r3, [r2, #0]

                    if (last_r_n_samples > 0) {
 8000b20:	4b28      	ldr	r3, [pc, #160]	@ (8000bc4 <PanTompkins_Process+0x36c>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	dd22      	ble.n	8000b6e <PanTompkins_Process+0x316>
                        rr = r_n_samples - last_r_n_samples;
 8000b28:	4b25      	ldr	r3, [pc, #148]	@ (8000bc0 <PanTompkins_Process+0x368>)
 8000b2a:	681a      	ldr	r2, [r3, #0]
 8000b2c:	4b25      	ldr	r3, [pc, #148]	@ (8000bc4 <PanTompkins_Process+0x36c>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	1ad3      	subs	r3, r2, r3
 8000b32:	60fb      	str	r3, [r7, #12]
                        if (rr >= REFRACTORY_SAMPLES && rr <= PHYS_MAX_RR) {
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	2b59      	cmp	r3, #89	@ 0x59
 8000b38:	dd19      	ble.n	8000b6e <PanTompkins_Process+0x316>
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8000b40:	dc15      	bgt.n	8000b6e <PanTompkins_Process+0x316>
                            UpdateRRAverage(rr);
 8000b42:	68f8      	ldr	r0, [r7, #12]
 8000b44:	f000 f84a 	bl	8000bdc <UpdateRRAverage>
                if (loc_max >= thresholdf2) {
 8000b48:	e011      	b.n	8000b6e <PanTompkins_Process+0x316>
                        }
                    }
                }
            } else {
                npki = (npki + (peaki >> 2)) >> 1;
 8000b4a:	697b      	ldr	r3, [r7, #20]
 8000b4c:	109a      	asrs	r2, r3, #2
 8000b4e:	4b20      	ldr	r3, [pc, #128]	@ (8000bd0 <PanTompkins_Process+0x378>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	4413      	add	r3, r2
 8000b54:	105b      	asrs	r3, r3, #1
 8000b56:	4a1e      	ldr	r2, [pc, #120]	@ (8000bd0 <PanTompkins_Process+0x378>)
 8000b58:	6013      	str	r3, [r2, #0]
 8000b5a:	e009      	b.n	8000b70 <PanTompkins_Process+0x318>
            }
        } else {
            // Below both thresholds - noise
            npki = (npki + (peaki >> 2)) >> 1;
 8000b5c:	697b      	ldr	r3, [r7, #20]
 8000b5e:	109a      	asrs	r2, r3, #2
 8000b60:	4b1b      	ldr	r3, [pc, #108]	@ (8000bd0 <PanTompkins_Process+0x378>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4413      	add	r3, r2
 8000b66:	105b      	asrs	r3, r3, #1
 8000b68:	4a19      	ldr	r2, [pc, #100]	@ (8000bd0 <PanTompkins_Process+0x378>)
 8000b6a:	6013      	str	r3, [r2, #0]
 8000b6c:	e000      	b.n	8000b70 <PanTompkins_Process+0x318>
                if (loc_max >= thresholdf2) {
 8000b6e:	bf00      	nop
        }

        UpdateThresholds();
 8000b70:	f000 f918 	bl	8000da4 <UpdateThresholds>
    }

    /* ==================== STEP 7: CALCULATE BPM ==================== */
    if (rr_avg_limited > 0) {
 8000b74:	4b17      	ldr	r3, [pc, #92]	@ (8000bd4 <PanTompkins_Process+0x37c>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	dd15      	ble.n	8000ba8 <PanTompkins_Process+0x350>
        bpm = (60 * FS) / rr_avg_limited;
 8000b7c:	4b15      	ldr	r3, [pc, #84]	@ (8000bd4 <PanTompkins_Process+0x37c>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	f44f 5270 	mov.w	r2, #15360	@ 0x3c00
 8000b84:	fb92 f3f3 	sdiv	r3, r2, r3
 8000b88:	4a13      	ldr	r2, [pc, #76]	@ (8000bd8 <PanTompkins_Process+0x380>)
 8000b8a:	6013      	str	r3, [r2, #0]

        // Clamp to realistic range
        if (bpm < 40) bpm = 40;
 8000b8c:	4b12      	ldr	r3, [pc, #72]	@ (8000bd8 <PanTompkins_Process+0x380>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	2b27      	cmp	r3, #39	@ 0x27
 8000b92:	dc02      	bgt.n	8000b9a <PanTompkins_Process+0x342>
 8000b94:	4b10      	ldr	r3, [pc, #64]	@ (8000bd8 <PanTompkins_Process+0x380>)
 8000b96:	2228      	movs	r2, #40	@ 0x28
 8000b98:	601a      	str	r2, [r3, #0]
        if (bpm > 200) bpm = 200;
 8000b9a:	4b0f      	ldr	r3, [pc, #60]	@ (8000bd8 <PanTompkins_Process+0x380>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	2bc8      	cmp	r3, #200	@ 0xc8
 8000ba0:	dd02      	ble.n	8000ba8 <PanTompkins_Process+0x350>
 8000ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8000bd8 <PanTompkins_Process+0x380>)
 8000ba4:	22c8      	movs	r2, #200	@ 0xc8
 8000ba6:	601a      	str	r2, [r3, #0]
    }

    return bpm;
 8000ba8:	4b0b      	ldr	r3, [pc, #44]	@ (8000bd8 <PanTompkins_Process+0x380>)
 8000baa:	681b      	ldr	r3, [r3, #0]
}
 8000bac:	4618      	mov	r0, r3
 8000bae:	3730      	adds	r7, #48	@ 0x30
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	20000034 	.word	0x20000034
 8000bb8:	20000160 	.word	0x20000160
 8000bbc:	2000014c 	.word	0x2000014c
 8000bc0:	20000000 	.word	0x20000000
 8000bc4:	20000004 	.word	0x20000004
 8000bc8:	20000164 	.word	0x20000164
 8000bcc:	200001c8 	.word	0x200001c8
 8000bd0:	20000148 	.word	0x20000148
 8000bd4:	200001b4 	.word	0x200001b4
 8000bd8:	200001c4 	.word	0x200001c4

08000bdc <UpdateRRAverage>:

/* ==================== RR INTERVAL AVERAGING ==================== */
static void UpdateRRAverage(int rr) {
 8000bdc:	b480      	push	{r7}
 8000bde:	b087      	sub	sp, #28
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
    int i, sum;
    static int beat_count = 0;

    // Validate RR interval
    if (rr < PHYS_MIN_RR || rr > PHYS_MAX_RR) {
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	2b4b      	cmp	r3, #75	@ 0x4b
 8000be8:	f340 80c0 	ble.w	8000d6c <UpdateRRAverage+0x190>
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8000bf2:	f300 80bb 	bgt.w	8000d6c <UpdateRRAverage+0x190>
        return;  // Ignore physiologically impossible values
    }

    /* ---------- UPDATE ALL-RR AVERAGE ---------- */
    rr_buffer[rr_idx] = rr;
 8000bf6:	4b60      	ldr	r3, [pc, #384]	@ (8000d78 <UpdateRRAverage+0x19c>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4960      	ldr	r1, [pc, #384]	@ (8000d7c <UpdateRRAverage+0x1a0>)
 8000bfc:	687a      	ldr	r2, [r7, #4]
 8000bfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    rr_idx = (rr_idx + 1) % 8;
 8000c02:	4b5d      	ldr	r3, [pc, #372]	@ (8000d78 <UpdateRRAverage+0x19c>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	3301      	adds	r3, #1
 8000c08:	425a      	negs	r2, r3
 8000c0a:	f003 0307 	and.w	r3, r3, #7
 8000c0e:	f002 0207 	and.w	r2, r2, #7
 8000c12:	bf58      	it	pl
 8000c14:	4253      	negpl	r3, r2
 8000c16:	4a58      	ldr	r2, [pc, #352]	@ (8000d78 <UpdateRRAverage+0x19c>)
 8000c18:	6013      	str	r3, [r2, #0]

    sum = 0;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	613b      	str	r3, [r7, #16]
    for (i = 0; i < 8; i++) {
 8000c1e:	2300      	movs	r3, #0
 8000c20:	617b      	str	r3, [r7, #20]
 8000c22:	e009      	b.n	8000c38 <UpdateRRAverage+0x5c>
        sum += rr_buffer[i];
 8000c24:	4a55      	ldr	r2, [pc, #340]	@ (8000d7c <UpdateRRAverage+0x1a0>)
 8000c26:	697b      	ldr	r3, [r7, #20]
 8000c28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c2c:	693a      	ldr	r2, [r7, #16]
 8000c2e:	4413      	add	r3, r2
 8000c30:	613b      	str	r3, [r7, #16]
    for (i = 0; i < 8; i++) {
 8000c32:	697b      	ldr	r3, [r7, #20]
 8000c34:	3301      	adds	r3, #1
 8000c36:	617b      	str	r3, [r7, #20]
 8000c38:	697b      	ldr	r3, [r7, #20]
 8000c3a:	2b07      	cmp	r3, #7
 8000c3c:	ddf2      	ble.n	8000c24 <UpdateRRAverage+0x48>
    }
    rr_avg = sum / 8;
 8000c3e:	693b      	ldr	r3, [r7, #16]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	da00      	bge.n	8000c46 <UpdateRRAverage+0x6a>
 8000c44:	3307      	adds	r3, #7
 8000c46:	10db      	asrs	r3, r3, #3
 8000c48:	461a      	mov	r2, r3
 8000c4a:	4b4d      	ldr	r3, [pc, #308]	@ (8000d80 <UpdateRRAverage+0x1a4>)
 8000c4c:	601a      	str	r2, [r3, #0]

    beat_count++;
 8000c4e:	4b4d      	ldr	r3, [pc, #308]	@ (8000d84 <UpdateRRAverage+0x1a8>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	3301      	adds	r3, #1
 8000c54:	4a4b      	ldr	r2, [pc, #300]	@ (8000d84 <UpdateRRAverage+0x1a8>)
 8000c56:	6013      	str	r3, [r2, #0]

    /* ---------- UPDATE LIMITED RR AVERAGE ---------- */
    if (beat_count <= 4) {
 8000c58:	4b4a      	ldr	r3, [pc, #296]	@ (8000d84 <UpdateRRAverage+0x1a8>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	2b04      	cmp	r3, #4
 8000c5e:	dc06      	bgt.n	8000c6e <UpdateRRAverage+0x92>
        // Learning phase: accept first few beats
        rr_limited_buffer[rr_lim_idx] = rr;
 8000c60:	4b49      	ldr	r3, [pc, #292]	@ (8000d88 <UpdateRRAverage+0x1ac>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4949      	ldr	r1, [pc, #292]	@ (8000d8c <UpdateRRAverage+0x1b0>)
 8000c66:	687a      	ldr	r2, [r7, #4]
 8000c68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000c6c:	e02e      	b.n	8000ccc <UpdateRRAverage+0xf0>
    } else {
        // Check if RR is within expected range of current average
        int lower_bound = (rr_avg_limited * 70) / 100;  // 70% of average
 8000c6e:	4b48      	ldr	r3, [pc, #288]	@ (8000d90 <UpdateRRAverage+0x1b4>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	2246      	movs	r2, #70	@ 0x46
 8000c74:	fb02 f303 	mul.w	r3, r2, r3
 8000c78:	4a46      	ldr	r2, [pc, #280]	@ (8000d94 <UpdateRRAverage+0x1b8>)
 8000c7a:	fb82 1203 	smull	r1, r2, r2, r3
 8000c7e:	1152      	asrs	r2, r2, #5
 8000c80:	17db      	asrs	r3, r3, #31
 8000c82:	1ad3      	subs	r3, r2, r3
 8000c84:	60fb      	str	r3, [r7, #12]
        int upper_bound = (rr_avg_limited * 130) / 100; // 130% of average
 8000c86:	4b42      	ldr	r3, [pc, #264]	@ (8000d90 <UpdateRRAverage+0x1b4>)
 8000c88:	681a      	ldr	r2, [r3, #0]
 8000c8a:	4613      	mov	r3, r2
 8000c8c:	019b      	lsls	r3, r3, #6
 8000c8e:	4413      	add	r3, r2
 8000c90:	005b      	lsls	r3, r3, #1
 8000c92:	4a40      	ldr	r2, [pc, #256]	@ (8000d94 <UpdateRRAverage+0x1b8>)
 8000c94:	fb82 1203 	smull	r1, r2, r2, r3
 8000c98:	1152      	asrs	r2, r2, #5
 8000c9a:	17db      	asrs	r3, r3, #31
 8000c9c:	1ad3      	subs	r3, r2, r3
 8000c9e:	60bb      	str	r3, [r7, #8]

        if (rr >= lower_bound && rr <= upper_bound) {
 8000ca0:	687a      	ldr	r2, [r7, #4]
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	429a      	cmp	r2, r3
 8000ca6:	db0a      	blt.n	8000cbe <UpdateRRAverage+0xe2>
 8000ca8:	687a      	ldr	r2, [r7, #4]
 8000caa:	68bb      	ldr	r3, [r7, #8]
 8000cac:	429a      	cmp	r2, r3
 8000cae:	dc06      	bgt.n	8000cbe <UpdateRRAverage+0xe2>
            rr_limited_buffer[rr_lim_idx] = rr;
 8000cb0:	4b35      	ldr	r3, [pc, #212]	@ (8000d88 <UpdateRRAverage+0x1ac>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4935      	ldr	r1, [pc, #212]	@ (8000d8c <UpdateRRAverage+0x1b0>)
 8000cb6:	687a      	ldr	r2, [r7, #4]
 8000cb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000cbc:	e006      	b.n	8000ccc <UpdateRRAverage+0xf0>
        } else {
            // Use average instead of outlier
            rr_limited_buffer[rr_lim_idx] = rr_avg_limited;
 8000cbe:	4b32      	ldr	r3, [pc, #200]	@ (8000d88 <UpdateRRAverage+0x1ac>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	4a33      	ldr	r2, [pc, #204]	@ (8000d90 <UpdateRRAverage+0x1b4>)
 8000cc4:	6812      	ldr	r2, [r2, #0]
 8000cc6:	4931      	ldr	r1, [pc, #196]	@ (8000d8c <UpdateRRAverage+0x1b0>)
 8000cc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        }
    }

    rr_lim_idx = (rr_lim_idx + 1) % 8;
 8000ccc:	4b2e      	ldr	r3, [pc, #184]	@ (8000d88 <UpdateRRAverage+0x1ac>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	3301      	adds	r3, #1
 8000cd2:	425a      	negs	r2, r3
 8000cd4:	f003 0307 	and.w	r3, r3, #7
 8000cd8:	f002 0207 	and.w	r2, r2, #7
 8000cdc:	bf58      	it	pl
 8000cde:	4253      	negpl	r3, r2
 8000ce0:	4a29      	ldr	r2, [pc, #164]	@ (8000d88 <UpdateRRAverage+0x1ac>)
 8000ce2:	6013      	str	r3, [r2, #0]

    /* ---------- RECALCULATE LIMITED AVERAGE ---------- */
    sum = 0;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	613b      	str	r3, [r7, #16]
    for (i = 0; i < 8; i++) {
 8000ce8:	2300      	movs	r3, #0
 8000cea:	617b      	str	r3, [r7, #20]
 8000cec:	e009      	b.n	8000d02 <UpdateRRAverage+0x126>
        sum += rr_limited_buffer[i];
 8000cee:	4a27      	ldr	r2, [pc, #156]	@ (8000d8c <UpdateRRAverage+0x1b0>)
 8000cf0:	697b      	ldr	r3, [r7, #20]
 8000cf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cf6:	693a      	ldr	r2, [r7, #16]
 8000cf8:	4413      	add	r3, r2
 8000cfa:	613b      	str	r3, [r7, #16]
    for (i = 0; i < 8; i++) {
 8000cfc:	697b      	ldr	r3, [r7, #20]
 8000cfe:	3301      	adds	r3, #1
 8000d00:	617b      	str	r3, [r7, #20]
 8000d02:	697b      	ldr	r3, [r7, #20]
 8000d04:	2b07      	cmp	r3, #7
 8000d06:	ddf2      	ble.n	8000cee <UpdateRRAverage+0x112>
    }
    rr_avg_limited = sum / 8;
 8000d08:	693b      	ldr	r3, [r7, #16]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	da00      	bge.n	8000d10 <UpdateRRAverage+0x134>
 8000d0e:	3307      	adds	r3, #7
 8000d10:	10db      	asrs	r3, r3, #3
 8000d12:	461a      	mov	r2, r3
 8000d14:	4b1e      	ldr	r3, [pc, #120]	@ (8000d90 <UpdateRRAverage+0x1b4>)
 8000d16:	601a      	str	r2, [r3, #0]

    /* ---------- UPDATE LIMITS ---------- */
    rr_low_limit = (rr_avg_limited * 85) / 100;    // 85% for tighter bounds
 8000d18:	4b1d      	ldr	r3, [pc, #116]	@ (8000d90 <UpdateRRAverage+0x1b4>)
 8000d1a:	681a      	ldr	r2, [r3, #0]
 8000d1c:	4613      	mov	r3, r2
 8000d1e:	009b      	lsls	r3, r3, #2
 8000d20:	4413      	add	r3, r2
 8000d22:	011a      	lsls	r2, r3, #4
 8000d24:	4413      	add	r3, r2
 8000d26:	4a1b      	ldr	r2, [pc, #108]	@ (8000d94 <UpdateRRAverage+0x1b8>)
 8000d28:	fb82 1203 	smull	r1, r2, r2, r3
 8000d2c:	1152      	asrs	r2, r2, #5
 8000d2e:	17db      	asrs	r3, r3, #31
 8000d30:	1ad3      	subs	r3, r2, r3
 8000d32:	4a19      	ldr	r2, [pc, #100]	@ (8000d98 <UpdateRRAverage+0x1bc>)
 8000d34:	6013      	str	r3, [r2, #0]
    rr_high_limit = (rr_avg_limited * 115) / 100;  // 115% for tighter bounds
 8000d36:	4b16      	ldr	r3, [pc, #88]	@ (8000d90 <UpdateRRAverage+0x1b4>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	2273      	movs	r2, #115	@ 0x73
 8000d3c:	fb02 f303 	mul.w	r3, r2, r3
 8000d40:	4a14      	ldr	r2, [pc, #80]	@ (8000d94 <UpdateRRAverage+0x1b8>)
 8000d42:	fb82 1203 	smull	r1, r2, r2, r3
 8000d46:	1152      	asrs	r2, r2, #5
 8000d48:	17db      	asrs	r3, r3, #31
 8000d4a:	1ad3      	subs	r3, r2, r3
 8000d4c:	4a13      	ldr	r2, [pc, #76]	@ (8000d9c <UpdateRRAverage+0x1c0>)
 8000d4e:	6013      	str	r3, [r2, #0]
    rr_missed_limit = (rr_avg_limited * 150) / 100; // 150% for missed beats
 8000d50:	4b0f      	ldr	r3, [pc, #60]	@ (8000d90 <UpdateRRAverage+0x1b4>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	2296      	movs	r2, #150	@ 0x96
 8000d56:	fb02 f303 	mul.w	r3, r2, r3
 8000d5a:	4a0e      	ldr	r2, [pc, #56]	@ (8000d94 <UpdateRRAverage+0x1b8>)
 8000d5c:	fb82 1203 	smull	r1, r2, r2, r3
 8000d60:	1152      	asrs	r2, r2, #5
 8000d62:	17db      	asrs	r3, r3, #31
 8000d64:	1ad3      	subs	r3, r2, r3
 8000d66:	4a0e      	ldr	r2, [pc, #56]	@ (8000da0 <UpdateRRAverage+0x1c4>)
 8000d68:	6013      	str	r3, [r2, #0]
 8000d6a:	e000      	b.n	8000d6e <UpdateRRAverage+0x192>
        return;  // Ignore physiologically impossible values
 8000d6c:	bf00      	nop
}
 8000d6e:	371c      	adds	r7, #28
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr
 8000d78:	200001a8 	.word	0x200001a8
 8000d7c:	20000168 	.word	0x20000168
 8000d80:	200001b0 	.word	0x200001b0
 8000d84:	200001cc 	.word	0x200001cc
 8000d88:	200001ac 	.word	0x200001ac
 8000d8c:	20000188 	.word	0x20000188
 8000d90:	200001b4 	.word	0x200001b4
 8000d94:	51eb851f 	.word	0x51eb851f
 8000d98:	200001b8 	.word	0x200001b8
 8000d9c:	200001bc 	.word	0x200001bc
 8000da0:	200001c0 	.word	0x200001c0

08000da4 <UpdateThresholds>:

/* ==================== THRESHOLD UPDATING ==================== */
static void UpdateThresholds(void) {
 8000da4:	b480      	push	{r7}
 8000da6:	b083      	sub	sp, #12
 8000da8:	af00      	add	r7, sp, #0
    // Ensure noise doesn't exceed signal
    if (npki > spki) npki = spki >> 1;
 8000daa:	4b2f      	ldr	r3, [pc, #188]	@ (8000e68 <UpdateThresholds+0xc4>)
 8000dac:	681a      	ldr	r2, [r3, #0]
 8000dae:	4b2f      	ldr	r3, [pc, #188]	@ (8000e6c <UpdateThresholds+0xc8>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	429a      	cmp	r2, r3
 8000db4:	dd04      	ble.n	8000dc0 <UpdateThresholds+0x1c>
 8000db6:	4b2d      	ldr	r3, [pc, #180]	@ (8000e6c <UpdateThresholds+0xc8>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	105b      	asrs	r3, r3, #1
 8000dbc:	4a2a      	ldr	r2, [pc, #168]	@ (8000e68 <UpdateThresholds+0xc4>)
 8000dbe:	6013      	str	r3, [r2, #0]
    if (npkf > spkf) npkf = spkf >> 1;
 8000dc0:	4b2b      	ldr	r3, [pc, #172]	@ (8000e70 <UpdateThresholds+0xcc>)
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	4b2b      	ldr	r3, [pc, #172]	@ (8000e74 <UpdateThresholds+0xd0>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	429a      	cmp	r2, r3
 8000dca:	dd04      	ble.n	8000dd6 <UpdateThresholds+0x32>
 8000dcc:	4b29      	ldr	r3, [pc, #164]	@ (8000e74 <UpdateThresholds+0xd0>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	105b      	asrs	r3, r3, #1
 8000dd2:	4a27      	ldr	r2, [pc, #156]	@ (8000e70 <UpdateThresholds+0xcc>)
 8000dd4:	6013      	str	r3, [r2, #0]

    // Ensure minimum thresholds to prevent false negatives
    int min_threshold_i = 50;
 8000dd6:	2332      	movs	r3, #50	@ 0x32
 8000dd8:	607b      	str	r3, [r7, #4]
    int min_threshold_f = 100;
 8000dda:	2364      	movs	r3, #100	@ 0x64
 8000ddc:	603b      	str	r3, [r7, #0]

    // Primary threshold = noise + 0.375 * (signal - noise)
    thresholdi1 = npki + ((spki - npki) * 3 / 8);
 8000dde:	4b23      	ldr	r3, [pc, #140]	@ (8000e6c <UpdateThresholds+0xc8>)
 8000de0:	681a      	ldr	r2, [r3, #0]
 8000de2:	4b21      	ldr	r3, [pc, #132]	@ (8000e68 <UpdateThresholds+0xc4>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	1ad2      	subs	r2, r2, r3
 8000de8:	4613      	mov	r3, r2
 8000dea:	005b      	lsls	r3, r3, #1
 8000dec:	4413      	add	r3, r2
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	da00      	bge.n	8000df4 <UpdateThresholds+0x50>
 8000df2:	3307      	adds	r3, #7
 8000df4:	10db      	asrs	r3, r3, #3
 8000df6:	461a      	mov	r2, r3
 8000df8:	4b1b      	ldr	r3, [pc, #108]	@ (8000e68 <UpdateThresholds+0xc4>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	4413      	add	r3, r2
 8000dfe:	4a1e      	ldr	r2, [pc, #120]	@ (8000e78 <UpdateThresholds+0xd4>)
 8000e00:	6013      	str	r3, [r2, #0]
    thresholdf1 = npkf + ((spkf - npkf) * 3 / 8);
 8000e02:	4b1c      	ldr	r3, [pc, #112]	@ (8000e74 <UpdateThresholds+0xd0>)
 8000e04:	681a      	ldr	r2, [r3, #0]
 8000e06:	4b1a      	ldr	r3, [pc, #104]	@ (8000e70 <UpdateThresholds+0xcc>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	1ad2      	subs	r2, r2, r3
 8000e0c:	4613      	mov	r3, r2
 8000e0e:	005b      	lsls	r3, r3, #1
 8000e10:	4413      	add	r3, r2
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	da00      	bge.n	8000e18 <UpdateThresholds+0x74>
 8000e16:	3307      	adds	r3, #7
 8000e18:	10db      	asrs	r3, r3, #3
 8000e1a:	461a      	mov	r2, r3
 8000e1c:	4b14      	ldr	r3, [pc, #80]	@ (8000e70 <UpdateThresholds+0xcc>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4413      	add	r3, r2
 8000e22:	4a16      	ldr	r2, [pc, #88]	@ (8000e7c <UpdateThresholds+0xd8>)
 8000e24:	6013      	str	r3, [r2, #0]

    if (thresholdi1 < min_threshold_i) thresholdi1 = min_threshold_i;
 8000e26:	4b14      	ldr	r3, [pc, #80]	@ (8000e78 <UpdateThresholds+0xd4>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	687a      	ldr	r2, [r7, #4]
 8000e2c:	429a      	cmp	r2, r3
 8000e2e:	dd02      	ble.n	8000e36 <UpdateThresholds+0x92>
 8000e30:	4a11      	ldr	r2, [pc, #68]	@ (8000e78 <UpdateThresholds+0xd4>)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	6013      	str	r3, [r2, #0]
    if (thresholdf1 < min_threshold_f) thresholdf1 = min_threshold_f;
 8000e36:	4b11      	ldr	r3, [pc, #68]	@ (8000e7c <UpdateThresholds+0xd8>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	683a      	ldr	r2, [r7, #0]
 8000e3c:	429a      	cmp	r2, r3
 8000e3e:	dd02      	ble.n	8000e46 <UpdateThresholds+0xa2>
 8000e40:	4a0e      	ldr	r2, [pc, #56]	@ (8000e7c <UpdateThresholds+0xd8>)
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	6013      	str	r3, [r2, #0]

    // Secondary threshold = 0.5 * primary
    thresholdi2 = thresholdi1 >> 1;
 8000e46:	4b0c      	ldr	r3, [pc, #48]	@ (8000e78 <UpdateThresholds+0xd4>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	105b      	asrs	r3, r3, #1
 8000e4c:	4a0c      	ldr	r2, [pc, #48]	@ (8000e80 <UpdateThresholds+0xdc>)
 8000e4e:	6013      	str	r3, [r2, #0]
    thresholdf2 = thresholdf1 >> 1;
 8000e50:	4b0a      	ldr	r3, [pc, #40]	@ (8000e7c <UpdateThresholds+0xd8>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	105b      	asrs	r3, r3, #1
 8000e56:	4a0b      	ldr	r2, [pc, #44]	@ (8000e84 <UpdateThresholds+0xe0>)
 8000e58:	6013      	str	r3, [r2, #0]
}
 8000e5a:	bf00      	nop
 8000e5c:	370c      	adds	r7, #12
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr
 8000e66:	bf00      	nop
 8000e68:	20000148 	.word	0x20000148
 8000e6c:	20000144 	.word	0x20000144
 8000e70:	20000150 	.word	0x20000150
 8000e74:	2000014c 	.word	0x2000014c
 8000e78:	20000154 	.word	0x20000154
 8000e7c:	2000015c 	.word	0x2000015c
 8000e80:	20000158 	.word	0x20000158
 8000e84:	20000160 	.word	0x20000160

08000e88 <LowPassFilter>:
void PanTompkins_ResetRR(void) {
    PanTompkins_Init();
}

/* ==================== FILTER IMPLEMENTATIONS ==================== */
int LowPassFilter(int data) {
 8000e88:	b480      	push	{r7}
 8000e8a:	b087      	sub	sp, #28
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
    static int y1 = 0, y2 = 0;
    static int x[13];
    static int n = 0;

    x[n] = data;
 8000e90:	4b2f      	ldr	r3, [pc, #188]	@ (8000f50 <LowPassFilter+0xc8>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	492f      	ldr	r1, [pc, #188]	@ (8000f54 <LowPassFilter+0xcc>)
 8000e96:	687a      	ldr	r2, [r7, #4]
 8000e98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    int x0 = x[n];
 8000e9c:	4b2c      	ldr	r3, [pc, #176]	@ (8000f50 <LowPassFilter+0xc8>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4a2c      	ldr	r2, [pc, #176]	@ (8000f54 <LowPassFilter+0xcc>)
 8000ea2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ea6:	617b      	str	r3, [r7, #20]
    int x6 = x[(n + 13 - 6) % 13];
 8000ea8:	4b29      	ldr	r3, [pc, #164]	@ (8000f50 <LowPassFilter+0xc8>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	1dd9      	adds	r1, r3, #7
 8000eae:	4b2a      	ldr	r3, [pc, #168]	@ (8000f58 <LowPassFilter+0xd0>)
 8000eb0:	fb83 2301 	smull	r2, r3, r3, r1
 8000eb4:	109a      	asrs	r2, r3, #2
 8000eb6:	17cb      	asrs	r3, r1, #31
 8000eb8:	1ad2      	subs	r2, r2, r3
 8000eba:	4613      	mov	r3, r2
 8000ebc:	005b      	lsls	r3, r3, #1
 8000ebe:	4413      	add	r3, r2
 8000ec0:	009b      	lsls	r3, r3, #2
 8000ec2:	4413      	add	r3, r2
 8000ec4:	1aca      	subs	r2, r1, r3
 8000ec6:	4b23      	ldr	r3, [pc, #140]	@ (8000f54 <LowPassFilter+0xcc>)
 8000ec8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ecc:	613b      	str	r3, [r7, #16]
    int x12 = x[(n + 13 - 12) % 13];
 8000ece:	4b20      	ldr	r3, [pc, #128]	@ (8000f50 <LowPassFilter+0xc8>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	1c59      	adds	r1, r3, #1
 8000ed4:	4b20      	ldr	r3, [pc, #128]	@ (8000f58 <LowPassFilter+0xd0>)
 8000ed6:	fb83 2301 	smull	r2, r3, r3, r1
 8000eda:	109a      	asrs	r2, r3, #2
 8000edc:	17cb      	asrs	r3, r1, #31
 8000ede:	1ad2      	subs	r2, r2, r3
 8000ee0:	4613      	mov	r3, r2
 8000ee2:	005b      	lsls	r3, r3, #1
 8000ee4:	4413      	add	r3, r2
 8000ee6:	009b      	lsls	r3, r3, #2
 8000ee8:	4413      	add	r3, r2
 8000eea:	1aca      	subs	r2, r1, r3
 8000eec:	4b19      	ldr	r3, [pc, #100]	@ (8000f54 <LowPassFilter+0xcc>)
 8000eee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ef2:	60fb      	str	r3, [r7, #12]

    int y0 = (y1 << 1) - y2 + x0 - (x6 << 1) + x12;
 8000ef4:	4b19      	ldr	r3, [pc, #100]	@ (8000f5c <LowPassFilter+0xd4>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	005a      	lsls	r2, r3, #1
 8000efa:	4b19      	ldr	r3, [pc, #100]	@ (8000f60 <LowPassFilter+0xd8>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	1ad2      	subs	r2, r2, r3
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	441a      	add	r2, r3
 8000f04:	693b      	ldr	r3, [r7, #16]
 8000f06:	005b      	lsls	r3, r3, #1
 8000f08:	1ad3      	subs	r3, r2, r3
 8000f0a:	68fa      	ldr	r2, [r7, #12]
 8000f0c:	4413      	add	r3, r2
 8000f0e:	60bb      	str	r3, [r7, #8]

    y2 = y1;
 8000f10:	4b12      	ldr	r3, [pc, #72]	@ (8000f5c <LowPassFilter+0xd4>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a12      	ldr	r2, [pc, #72]	@ (8000f60 <LowPassFilter+0xd8>)
 8000f16:	6013      	str	r3, [r2, #0]
    y1 = y0;
 8000f18:	4a10      	ldr	r2, [pc, #64]	@ (8000f5c <LowPassFilter+0xd4>)
 8000f1a:	68bb      	ldr	r3, [r7, #8]
 8000f1c:	6013      	str	r3, [r2, #0]
    n = (n + 1) % 13;
 8000f1e:	4b0c      	ldr	r3, [pc, #48]	@ (8000f50 <LowPassFilter+0xc8>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	1c59      	adds	r1, r3, #1
 8000f24:	4b0c      	ldr	r3, [pc, #48]	@ (8000f58 <LowPassFilter+0xd0>)
 8000f26:	fb83 2301 	smull	r2, r3, r3, r1
 8000f2a:	109a      	asrs	r2, r3, #2
 8000f2c:	17cb      	asrs	r3, r1, #31
 8000f2e:	1ad2      	subs	r2, r2, r3
 8000f30:	4613      	mov	r3, r2
 8000f32:	005b      	lsls	r3, r3, #1
 8000f34:	4413      	add	r3, r2
 8000f36:	009b      	lsls	r3, r3, #2
 8000f38:	4413      	add	r3, r2
 8000f3a:	1aca      	subs	r2, r1, r3
 8000f3c:	4b04      	ldr	r3, [pc, #16]	@ (8000f50 <LowPassFilter+0xc8>)
 8000f3e:	601a      	str	r2, [r3, #0]

    return y0 >> 5;
 8000f40:	68bb      	ldr	r3, [r7, #8]
 8000f42:	115b      	asrs	r3, r3, #5
}
 8000f44:	4618      	mov	r0, r3
 8000f46:	371c      	adds	r7, #28
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr
 8000f50:	200001d0 	.word	0x200001d0
 8000f54:	200001d4 	.word	0x200001d4
 8000f58:	4ec4ec4f 	.word	0x4ec4ec4f
 8000f5c:	20000208 	.word	0x20000208
 8000f60:	2000020c 	.word	0x2000020c

08000f64 <HighPassFilter>:

int HighPassFilter(int data) {
 8000f64:	b480      	push	{r7}
 8000f66:	b087      	sub	sp, #28
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
    static int y1 = 0;
    static int x[33];
    static int n = 0;

    x[n] = data;
 8000f6c:	4b28      	ldr	r3, [pc, #160]	@ (8001010 <HighPassFilter+0xac>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4928      	ldr	r1, [pc, #160]	@ (8001014 <HighPassFilter+0xb0>)
 8000f72:	687a      	ldr	r2, [r7, #4]
 8000f74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    int x0 = x[n];
 8000f78:	4b25      	ldr	r3, [pc, #148]	@ (8001010 <HighPassFilter+0xac>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a25      	ldr	r2, [pc, #148]	@ (8001014 <HighPassFilter+0xb0>)
 8000f7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f82:	617b      	str	r3, [r7, #20]
    int x16 = x[(n + 33 - 16) % 33];
 8000f84:	4b22      	ldr	r3, [pc, #136]	@ (8001010 <HighPassFilter+0xac>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	f103 0111 	add.w	r1, r3, #17
 8000f8c:	4b22      	ldr	r3, [pc, #136]	@ (8001018 <HighPassFilter+0xb4>)
 8000f8e:	fb83 2301 	smull	r2, r3, r3, r1
 8000f92:	10da      	asrs	r2, r3, #3
 8000f94:	17cb      	asrs	r3, r1, #31
 8000f96:	1ad2      	subs	r2, r2, r3
 8000f98:	4613      	mov	r3, r2
 8000f9a:	015b      	lsls	r3, r3, #5
 8000f9c:	4413      	add	r3, r2
 8000f9e:	1aca      	subs	r2, r1, r3
 8000fa0:	4b1c      	ldr	r3, [pc, #112]	@ (8001014 <HighPassFilter+0xb0>)
 8000fa2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fa6:	613b      	str	r3, [r7, #16]
    int x32 = x[(n + 33 - 32) % 33];
 8000fa8:	4b19      	ldr	r3, [pc, #100]	@ (8001010 <HighPassFilter+0xac>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	1c59      	adds	r1, r3, #1
 8000fae:	4b1a      	ldr	r3, [pc, #104]	@ (8001018 <HighPassFilter+0xb4>)
 8000fb0:	fb83 2301 	smull	r2, r3, r3, r1
 8000fb4:	10da      	asrs	r2, r3, #3
 8000fb6:	17cb      	asrs	r3, r1, #31
 8000fb8:	1ad2      	subs	r2, r2, r3
 8000fba:	4613      	mov	r3, r2
 8000fbc:	015b      	lsls	r3, r3, #5
 8000fbe:	4413      	add	r3, r2
 8000fc0:	1aca      	subs	r2, r1, r3
 8000fc2:	4b14      	ldr	r3, [pc, #80]	@ (8001014 <HighPassFilter+0xb0>)
 8000fc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fc8:	60fb      	str	r3, [r7, #12]

    int y0 = y1 + x0 - x32;
 8000fca:	4b14      	ldr	r3, [pc, #80]	@ (800101c <HighPassFilter+0xb8>)
 8000fcc:	681a      	ldr	r2, [r3, #0]
 8000fce:	697b      	ldr	r3, [r7, #20]
 8000fd0:	441a      	add	r2, r3
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	1ad3      	subs	r3, r2, r3
 8000fd6:	60bb      	str	r3, [r7, #8]
    y1 = y0;
 8000fd8:	4a10      	ldr	r2, [pc, #64]	@ (800101c <HighPassFilter+0xb8>)
 8000fda:	68bb      	ldr	r3, [r7, #8]
 8000fdc:	6013      	str	r3, [r2, #0]
    n = (n + 1) % 33;
 8000fde:	4b0c      	ldr	r3, [pc, #48]	@ (8001010 <HighPassFilter+0xac>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	1c59      	adds	r1, r3, #1
 8000fe4:	4b0c      	ldr	r3, [pc, #48]	@ (8001018 <HighPassFilter+0xb4>)
 8000fe6:	fb83 2301 	smull	r2, r3, r3, r1
 8000fea:	10da      	asrs	r2, r3, #3
 8000fec:	17cb      	asrs	r3, r1, #31
 8000fee:	1ad2      	subs	r2, r2, r3
 8000ff0:	4613      	mov	r3, r2
 8000ff2:	015b      	lsls	r3, r3, #5
 8000ff4:	4413      	add	r3, r2
 8000ff6:	1aca      	subs	r2, r1, r3
 8000ff8:	4b05      	ldr	r3, [pc, #20]	@ (8001010 <HighPassFilter+0xac>)
 8000ffa:	601a      	str	r2, [r3, #0]

    return x16 - (y0 >> 5);
 8000ffc:	68bb      	ldr	r3, [r7, #8]
 8000ffe:	115b      	asrs	r3, r3, #5
 8001000:	693a      	ldr	r2, [r7, #16]
 8001002:	1ad3      	subs	r3, r2, r3
}
 8001004:	4618      	mov	r0, r3
 8001006:	371c      	adds	r7, #28
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr
 8001010:	20000210 	.word	0x20000210
 8001014:	20000214 	.word	0x20000214
 8001018:	3e0f83e1 	.word	0x3e0f83e1
 800101c:	20000298 	.word	0x20000298

08001020 <Derivative>:

int Derivative(int data) {
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
    static int x[5] = {0};

    int y = ((data << 1) + x[0] - x[2] - (x[3] << 1)) >> 3;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	005a      	lsls	r2, r3, #1
 800102c:	4b10      	ldr	r3, [pc, #64]	@ (8001070 <Derivative+0x50>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	441a      	add	r2, r3
 8001032:	4b0f      	ldr	r3, [pc, #60]	@ (8001070 <Derivative+0x50>)
 8001034:	689b      	ldr	r3, [r3, #8]
 8001036:	1ad2      	subs	r2, r2, r3
 8001038:	4b0d      	ldr	r3, [pc, #52]	@ (8001070 <Derivative+0x50>)
 800103a:	68db      	ldr	r3, [r3, #12]
 800103c:	005b      	lsls	r3, r3, #1
 800103e:	1ad3      	subs	r3, r2, r3
 8001040:	10db      	asrs	r3, r3, #3
 8001042:	60fb      	str	r3, [r7, #12]

    x[3] = x[2];
 8001044:	4b0a      	ldr	r3, [pc, #40]	@ (8001070 <Derivative+0x50>)
 8001046:	689b      	ldr	r3, [r3, #8]
 8001048:	4a09      	ldr	r2, [pc, #36]	@ (8001070 <Derivative+0x50>)
 800104a:	60d3      	str	r3, [r2, #12]
    x[2] = x[1];
 800104c:	4b08      	ldr	r3, [pc, #32]	@ (8001070 <Derivative+0x50>)
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	4a07      	ldr	r2, [pc, #28]	@ (8001070 <Derivative+0x50>)
 8001052:	6093      	str	r3, [r2, #8]
    x[1] = x[0];
 8001054:	4b06      	ldr	r3, [pc, #24]	@ (8001070 <Derivative+0x50>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4a05      	ldr	r2, [pc, #20]	@ (8001070 <Derivative+0x50>)
 800105a:	6053      	str	r3, [r2, #4]
    x[0] = data;
 800105c:	4a04      	ldr	r2, [pc, #16]	@ (8001070 <Derivative+0x50>)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	6013      	str	r3, [r2, #0]

    return y;
 8001062:	68fb      	ldr	r3, [r7, #12]
}
 8001064:	4618      	mov	r0, r3
 8001066:	3714      	adds	r7, #20
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr
 8001070:	2000029c 	.word	0x2000029c

08001074 <MovingWindowIntegral>:

int MovingWindowIntegral(int data) {
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
    static int x[MWI_WINDOW] = {0};
    static int i = 0;
    static long sum = 0;

    sum -= x[i];
 800107c:	4b19      	ldr	r3, [pc, #100]	@ (80010e4 <MovingWindowIntegral+0x70>)
 800107e:	681a      	ldr	r2, [r3, #0]
 8001080:	4b19      	ldr	r3, [pc, #100]	@ (80010e8 <MovingWindowIntegral+0x74>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4919      	ldr	r1, [pc, #100]	@ (80010ec <MovingWindowIntegral+0x78>)
 8001086:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800108a:	1ad3      	subs	r3, r2, r3
 800108c:	4a15      	ldr	r2, [pc, #84]	@ (80010e4 <MovingWindowIntegral+0x70>)
 800108e:	6013      	str	r3, [r2, #0]
    sum += data;
 8001090:	4b14      	ldr	r3, [pc, #80]	@ (80010e4 <MovingWindowIntegral+0x70>)
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	4413      	add	r3, r2
 8001098:	4a12      	ldr	r2, [pc, #72]	@ (80010e4 <MovingWindowIntegral+0x70>)
 800109a:	6013      	str	r3, [r2, #0]
    x[i] = data;
 800109c:	4b12      	ldr	r3, [pc, #72]	@ (80010e8 <MovingWindowIntegral+0x74>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4912      	ldr	r1, [pc, #72]	@ (80010ec <MovingWindowIntegral+0x78>)
 80010a2:	687a      	ldr	r2, [r7, #4]
 80010a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    i = (i + 1) % MWI_WINDOW;
 80010a8:	4b0f      	ldr	r3, [pc, #60]	@ (80010e8 <MovingWindowIntegral+0x74>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	1c5a      	adds	r2, r3, #1
 80010ae:	4b10      	ldr	r3, [pc, #64]	@ (80010f0 <MovingWindowIntegral+0x7c>)
 80010b0:	fb83 1302 	smull	r1, r3, r3, r2
 80010b4:	1119      	asrs	r1, r3, #4
 80010b6:	17d3      	asrs	r3, r2, #31
 80010b8:	1acb      	subs	r3, r1, r3
 80010ba:	2126      	movs	r1, #38	@ 0x26
 80010bc:	fb01 f303 	mul.w	r3, r1, r3
 80010c0:	1ad3      	subs	r3, r2, r3
 80010c2:	4a09      	ldr	r2, [pc, #36]	@ (80010e8 <MovingWindowIntegral+0x74>)
 80010c4:	6013      	str	r3, [r2, #0]

    return (int)(sum / MWI_WINDOW);
 80010c6:	4b07      	ldr	r3, [pc, #28]	@ (80010e4 <MovingWindowIntegral+0x70>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4a09      	ldr	r2, [pc, #36]	@ (80010f0 <MovingWindowIntegral+0x7c>)
 80010cc:	fb82 1203 	smull	r1, r2, r2, r3
 80010d0:	1112      	asrs	r2, r2, #4
 80010d2:	17db      	asrs	r3, r3, #31
 80010d4:	1ad3      	subs	r3, r2, r3
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop
 80010e4:	200002b0 	.word	0x200002b0
 80010e8:	200002b4 	.word	0x200002b4
 80010ec:	200002b8 	.word	0x200002b8
 80010f0:	6bca1af3 	.word	0x6bca1af3

080010f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010f8:	f000 fd85 	bl	8001c06 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010fc:	f000 f864 	bl	80011c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001100:	f000 f9c8 	bl	8001494 <MX_GPIO_Init>
  MX_DMA_Init();
 8001104:	f000 f984 	bl	8001410 <MX_DMA_Init>
  MX_UART4_Init();
 8001108:	f000 f936 	bl	8001378 <MX_UART4_Init>
  MX_SPI2_Init();
 800110c:	f000 f8a8 	bl	8001260 <MX_SPI2_Init>
  MX_TIM2_Init();
 8001110:	f000 f8e4 	bl	80012dc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 8001114:	4823      	ldr	r0, [pc, #140]	@ (80011a4 <main+0xb0>)
 8001116:	f003 faa9 	bl	800466c <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart4, &rx_byte, 1); //omogucujemo interrupt da povežemo python sa mikrokontrolerom
 800111a:	2201      	movs	r2, #1
 800111c:	4922      	ldr	r1, [pc, #136]	@ (80011a8 <main+0xb4>)
 800111e:	4823      	ldr	r0, [pc, #140]	@ (80011ac <main+0xb8>)
 8001120:	f004 f8b4 	bl	800528c <HAL_UART_Receive_IT>
  PanTompkins_Init();
 8001124:	f7ff facc 	bl	80006c0 <PanTompkins_Init>
  myPacket.header = 0xAA;
 8001128:	4b21      	ldr	r3, [pc, #132]	@ (80011b0 <main+0xbc>)
 800112a:	22aa      	movs	r2, #170	@ 0xaa
 800112c:	701a      	strb	r2, [r3, #0]
  myPacket.footer = 0x0A;
 800112e:	4b20      	ldr	r3, [pc, #128]	@ (80011b0 <main+0xbc>)
 8001130:	220a      	movs	r2, #10
 8001132:	725a      	strb	r2, [r3, #9]
  myPacket.bpm = 0;
 8001134:	4b1e      	ldr	r3, [pc, #120]	@ (80011b0 <main+0xbc>)
 8001136:	2200      	movs	r2, #0
 8001138:	715a      	strb	r2, [r3, #5]
 800113a:	2200      	movs	r2, #0
 800113c:	719a      	strb	r2, [r3, #6]
 800113e:	2200      	movs	r2, #0
 8001140:	71da      	strb	r2, [r3, #7]
 8001142:	2200      	movs	r2, #0
 8001144:	721a      	strb	r2, [r3, #8]
  MAX30003_Init(&hspi2);
 8001146:	481b      	ldr	r0, [pc, #108]	@ (80011b4 <main+0xc0>)
 8001148:	f7ff fa7e 	bl	8000648 <MAX30003_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (streaming)
 800114c:	4b1a      	ldr	r3, [pc, #104]	@ (80011b8 <main+0xc4>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	b2db      	uxtb	r3, r3
 8001152:	2b00      	cmp	r3, #0
 8001154:	d0fa      	beq.n	800114c <main+0x58>
	    {
	      if(transfer_complete == 0){
 8001156:	4b19      	ldr	r3, [pc, #100]	@ (80011bc <main+0xc8>)
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	b2db      	uxtb	r3, r3
 800115c:	2b00      	cmp	r3, #0
 800115e:	d1f5      	bne.n	800114c <main+0x58>
	    	  transfer_complete = 1;
 8001160:	4b16      	ldr	r3, [pc, #88]	@ (80011bc <main+0xc8>)
 8001162:	2201      	movs	r2, #1
 8001164:	701a      	strb	r2, [r3, #0]
	   	  ecg_data = MAX30003_ReadECG(&hspi2);
 8001166:	4813      	ldr	r0, [pc, #76]	@ (80011b4 <main+0xc0>)
 8001168:	f7ff f9f6 	bl	8000558 <MAX30003_ReadECG>
 800116c:	4603      	mov	r3, r0
 800116e:	4a14      	ldr	r2, [pc, #80]	@ (80011c0 <main+0xcc>)
 8001170:	6013      	str	r3, [r2, #0]
	    	//  ecg_data = generate_ecg_sample();
	   	myPacket.ecg_raw = ecg_data;
 8001172:	4b13      	ldr	r3, [pc, #76]	@ (80011c0 <main+0xcc>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4a0e      	ldr	r2, [pc, #56]	@ (80011b0 <main+0xbc>)
 8001178:	f8c2 3001 	str.w	r3, [r2, #1]
	    	  bpm_main = PanTompkins_Process(ecg_data);
 800117c:	4b10      	ldr	r3, [pc, #64]	@ (80011c0 <main+0xcc>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff fb69 	bl	8000858 <PanTompkins_Process>
 8001186:	4603      	mov	r3, r0
 8001188:	4a0e      	ldr	r2, [pc, #56]	@ (80011c4 <main+0xd0>)
 800118a:	6013      	str	r3, [r2, #0]
	    	  myPacket.bpm = bpm_main;
 800118c:	4b0d      	ldr	r3, [pc, #52]	@ (80011c4 <main+0xd0>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a07      	ldr	r2, [pc, #28]	@ (80011b0 <main+0xbc>)
 8001192:	f8c2 3005 	str.w	r3, [r2, #5]
	    	  HAL_UART_Transmit(&huart4, (uint8_t*)&myPacket, sizeof(myPacket), 5); //5 ms timeout
 8001196:	2305      	movs	r3, #5
 8001198:	220a      	movs	r2, #10
 800119a:	4905      	ldr	r1, [pc, #20]	@ (80011b0 <main+0xbc>)
 800119c:	4803      	ldr	r0, [pc, #12]	@ (80011ac <main+0xb8>)
 800119e:	f003 ffe7 	bl	8005170 <HAL_UART_Transmit>
	  if (streaming)
 80011a2:	e7d3      	b.n	800114c <main+0x58>
 80011a4:	20000474 	.word	0x20000474
 80011a8:	20000614 	.word	0x20000614
 80011ac:	200004c0 	.word	0x200004c0
 80011b0:	20000644 	.word	0x20000644
 80011b4:	20000350 	.word	0x20000350
 80011b8:	20000639 	.word	0x20000639
 80011bc:	20000008 	.word	0x20000008
 80011c0:	20000640 	.word	0x20000640
 80011c4:	2000063c 	.word	0x2000063c

080011c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b094      	sub	sp, #80	@ 0x50
 80011cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ce:	f107 0318 	add.w	r3, r7, #24
 80011d2:	2238      	movs	r2, #56	@ 0x38
 80011d4:	2100      	movs	r1, #0
 80011d6:	4618      	mov	r0, r3
 80011d8:	f006 f954 	bl	8007484 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011dc:	1d3b      	adds	r3, r7, #4
 80011de:	2200      	movs	r2, #0
 80011e0:	601a      	str	r2, [r3, #0]
 80011e2:	605a      	str	r2, [r3, #4]
 80011e4:	609a      	str	r2, [r3, #8]
 80011e6:	60da      	str	r2, [r3, #12]
 80011e8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011ea:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80011ee:	f001 faf1 	bl	80027d4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011f2:	2302      	movs	r3, #2
 80011f4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011f6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011fa:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011fc:	2340      	movs	r3, #64	@ 0x40
 80011fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001200:	2302      	movs	r3, #2
 8001202:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001204:	2302      	movs	r3, #2
 8001206:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001208:	2301      	movs	r3, #1
 800120a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 9;
 800120c:	2309      	movs	r3, #9
 800120e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001210:	2302      	movs	r3, #2
 8001212:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001214:	2302      	movs	r3, #2
 8001216:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001218:	2302      	movs	r3, #2
 800121a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800121c:	f107 0318 	add.w	r3, r7, #24
 8001220:	4618      	mov	r0, r3
 8001222:	f001 fb8b 	bl	800293c <HAL_RCC_OscConfig>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <SystemClock_Config+0x68>
  {
    Error_Handler();
 800122c:	f000 fa7e 	bl	800172c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001230:	230f      	movs	r3, #15
 8001232:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001234:	2303      	movs	r3, #3
 8001236:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001238:	2300      	movs	r3, #0
 800123a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800123c:	2300      	movs	r3, #0
 800123e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001240:	2300      	movs	r3, #0
 8001242:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001244:	1d3b      	adds	r3, r7, #4
 8001246:	2102      	movs	r1, #2
 8001248:	4618      	mov	r0, r3
 800124a:	f001 fe89 	bl	8002f60 <HAL_RCC_ClockConfig>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d001      	beq.n	8001258 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001254:	f000 fa6a 	bl	800172c <Error_Handler>
  }
}
 8001258:	bf00      	nop
 800125a:	3750      	adds	r7, #80	@ 0x50
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}

08001260 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001264:	4b1b      	ldr	r3, [pc, #108]	@ (80012d4 <MX_SPI2_Init+0x74>)
 8001266:	4a1c      	ldr	r2, [pc, #112]	@ (80012d8 <MX_SPI2_Init+0x78>)
 8001268:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800126a:	4b1a      	ldr	r3, [pc, #104]	@ (80012d4 <MX_SPI2_Init+0x74>)
 800126c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001270:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001272:	4b18      	ldr	r3, [pc, #96]	@ (80012d4 <MX_SPI2_Init+0x74>)
 8001274:	2200      	movs	r2, #0
 8001276:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001278:	4b16      	ldr	r3, [pc, #88]	@ (80012d4 <MX_SPI2_Init+0x74>)
 800127a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800127e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001280:	4b14      	ldr	r3, [pc, #80]	@ (80012d4 <MX_SPI2_Init+0x74>)
 8001282:	2200      	movs	r2, #0
 8001284:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001286:	4b13      	ldr	r3, [pc, #76]	@ (80012d4 <MX_SPI2_Init+0x74>)
 8001288:	2200      	movs	r2, #0
 800128a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800128c:	4b11      	ldr	r3, [pc, #68]	@ (80012d4 <MX_SPI2_Init+0x74>)
 800128e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001292:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001294:	4b0f      	ldr	r3, [pc, #60]	@ (80012d4 <MX_SPI2_Init+0x74>)
 8001296:	2210      	movs	r2, #16
 8001298:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800129a:	4b0e      	ldr	r3, [pc, #56]	@ (80012d4 <MX_SPI2_Init+0x74>)
 800129c:	2200      	movs	r2, #0
 800129e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80012a0:	4b0c      	ldr	r3, [pc, #48]	@ (80012d4 <MX_SPI2_Init+0x74>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012a6:	4b0b      	ldr	r3, [pc, #44]	@ (80012d4 <MX_SPI2_Init+0x74>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80012ac:	4b09      	ldr	r3, [pc, #36]	@ (80012d4 <MX_SPI2_Init+0x74>)
 80012ae:	2207      	movs	r2, #7
 80012b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80012b2:	4b08      	ldr	r3, [pc, #32]	@ (80012d4 <MX_SPI2_Init+0x74>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80012b8:	4b06      	ldr	r3, [pc, #24]	@ (80012d4 <MX_SPI2_Init+0x74>)
 80012ba:	2208      	movs	r2, #8
 80012bc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80012be:	4805      	ldr	r0, [pc, #20]	@ (80012d4 <MX_SPI2_Init+0x74>)
 80012c0:	f002 fab8 	bl	8003834 <HAL_SPI_Init>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80012ca:	f000 fa2f 	bl	800172c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80012ce:	bf00      	nop
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	20000350 	.word	0x20000350
 80012d8:	40003800 	.word	0x40003800

080012dc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b088      	sub	sp, #32
 80012e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012e2:	f107 0310 	add.w	r3, r7, #16
 80012e6:	2200      	movs	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
 80012ea:	605a      	str	r2, [r3, #4]
 80012ec:	609a      	str	r2, [r3, #8]
 80012ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012f0:	1d3b      	adds	r3, r7, #4
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	605a      	str	r2, [r3, #4]
 80012f8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012fa:	4b1e      	ldr	r3, [pc, #120]	@ (8001374 <MX_TIM2_Init+0x98>)
 80012fc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001300:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3600;
 8001302:	4b1c      	ldr	r3, [pc, #112]	@ (8001374 <MX_TIM2_Init+0x98>)
 8001304:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8001308:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800130a:	4b1a      	ldr	r3, [pc, #104]	@ (8001374 <MX_TIM2_Init+0x98>)
 800130c:	2200      	movs	r2, #0
 800130e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 78;
 8001310:	4b18      	ldr	r3, [pc, #96]	@ (8001374 <MX_TIM2_Init+0x98>)
 8001312:	224e      	movs	r2, #78	@ 0x4e
 8001314:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001316:	4b17      	ldr	r3, [pc, #92]	@ (8001374 <MX_TIM2_Init+0x98>)
 8001318:	2200      	movs	r2, #0
 800131a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800131c:	4b15      	ldr	r3, [pc, #84]	@ (8001374 <MX_TIM2_Init+0x98>)
 800131e:	2200      	movs	r2, #0
 8001320:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001322:	4814      	ldr	r0, [pc, #80]	@ (8001374 <MX_TIM2_Init+0x98>)
 8001324:	f003 f94a 	bl	80045bc <HAL_TIM_Base_Init>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800132e:	f000 f9fd 	bl	800172c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001332:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001336:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001338:	f107 0310 	add.w	r3, r7, #16
 800133c:	4619      	mov	r1, r3
 800133e:	480d      	ldr	r0, [pc, #52]	@ (8001374 <MX_TIM2_Init+0x98>)
 8001340:	f003 fb5c 	bl	80049fc <HAL_TIM_ConfigClockSource>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800134a:	f000 f9ef 	bl	800172c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800134e:	2300      	movs	r3, #0
 8001350:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001352:	2300      	movs	r3, #0
 8001354:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001356:	1d3b      	adds	r3, r7, #4
 8001358:	4619      	mov	r1, r3
 800135a:	4806      	ldr	r0, [pc, #24]	@ (8001374 <MX_TIM2_Init+0x98>)
 800135c:	f003 fddc 	bl	8004f18 <HAL_TIMEx_MasterConfigSynchronization>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001366:	f000 f9e1 	bl	800172c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800136a:	bf00      	nop
 800136c:	3720      	adds	r7, #32
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	20000474 	.word	0x20000474

08001378 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800137c:	4b22      	ldr	r3, [pc, #136]	@ (8001408 <MX_UART4_Init+0x90>)
 800137e:	4a23      	ldr	r2, [pc, #140]	@ (800140c <MX_UART4_Init+0x94>)
 8001380:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001382:	4b21      	ldr	r3, [pc, #132]	@ (8001408 <MX_UART4_Init+0x90>)
 8001384:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001388:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800138a:	4b1f      	ldr	r3, [pc, #124]	@ (8001408 <MX_UART4_Init+0x90>)
 800138c:	2200      	movs	r2, #0
 800138e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001390:	4b1d      	ldr	r3, [pc, #116]	@ (8001408 <MX_UART4_Init+0x90>)
 8001392:	2200      	movs	r2, #0
 8001394:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001396:	4b1c      	ldr	r3, [pc, #112]	@ (8001408 <MX_UART4_Init+0x90>)
 8001398:	2200      	movs	r2, #0
 800139a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800139c:	4b1a      	ldr	r3, [pc, #104]	@ (8001408 <MX_UART4_Init+0x90>)
 800139e:	220c      	movs	r2, #12
 80013a0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013a2:	4b19      	ldr	r3, [pc, #100]	@ (8001408 <MX_UART4_Init+0x90>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80013a8:	4b17      	ldr	r3, [pc, #92]	@ (8001408 <MX_UART4_Init+0x90>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013ae:	4b16      	ldr	r3, [pc, #88]	@ (8001408 <MX_UART4_Init+0x90>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80013b4:	4b14      	ldr	r3, [pc, #80]	@ (8001408 <MX_UART4_Init+0x90>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013ba:	4b13      	ldr	r3, [pc, #76]	@ (8001408 <MX_UART4_Init+0x90>)
 80013bc:	2200      	movs	r2, #0
 80013be:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80013c0:	4811      	ldr	r0, [pc, #68]	@ (8001408 <MX_UART4_Init+0x90>)
 80013c2:	f003 fe85 	bl	80050d0 <HAL_UART_Init>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 80013cc:	f000 f9ae 	bl	800172c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013d0:	2100      	movs	r1, #0
 80013d2:	480d      	ldr	r0, [pc, #52]	@ (8001408 <MX_UART4_Init+0x90>)
 80013d4:	f005 ff8b 	bl	80072ee <HAL_UARTEx_SetTxFifoThreshold>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 80013de:	f000 f9a5 	bl	800172c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013e2:	2100      	movs	r1, #0
 80013e4:	4808      	ldr	r0, [pc, #32]	@ (8001408 <MX_UART4_Init+0x90>)
 80013e6:	f005 ffc0 	bl	800736a <HAL_UARTEx_SetRxFifoThreshold>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 80013f0:	f000 f99c 	bl	800172c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 80013f4:	4804      	ldr	r0, [pc, #16]	@ (8001408 <MX_UART4_Init+0x90>)
 80013f6:	f005 ff41 	bl	800727c <HAL_UARTEx_DisableFifoMode>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8001400:	f000 f994 	bl	800172c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001404:	bf00      	nop
 8001406:	bd80      	pop	{r7, pc}
 8001408:	200004c0 	.word	0x200004c0
 800140c:	40004c00 	.word	0x40004c00

08001410 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001416:	4b1e      	ldr	r3, [pc, #120]	@ (8001490 <MX_DMA_Init+0x80>)
 8001418:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800141a:	4a1d      	ldr	r2, [pc, #116]	@ (8001490 <MX_DMA_Init+0x80>)
 800141c:	f043 0304 	orr.w	r3, r3, #4
 8001420:	6493      	str	r3, [r2, #72]	@ 0x48
 8001422:	4b1b      	ldr	r3, [pc, #108]	@ (8001490 <MX_DMA_Init+0x80>)
 8001424:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001426:	f003 0304 	and.w	r3, r3, #4
 800142a:	607b      	str	r3, [r7, #4]
 800142c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800142e:	4b18      	ldr	r3, [pc, #96]	@ (8001490 <MX_DMA_Init+0x80>)
 8001430:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001432:	4a17      	ldr	r2, [pc, #92]	@ (8001490 <MX_DMA_Init+0x80>)
 8001434:	f043 0301 	orr.w	r3, r3, #1
 8001438:	6493      	str	r3, [r2, #72]	@ 0x48
 800143a:	4b15      	ldr	r3, [pc, #84]	@ (8001490 <MX_DMA_Init+0x80>)
 800143c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800143e:	f003 0301 	and.w	r3, r3, #1
 8001442:	603b      	str	r3, [r7, #0]
 8001444:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001446:	2200      	movs	r2, #0
 8001448:	2100      	movs	r1, #0
 800144a:	200b      	movs	r0, #11
 800144c:	f000 fd49 	bl	8001ee2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001450:	200b      	movs	r0, #11
 8001452:	f000 fd60 	bl	8001f16 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001456:	2200      	movs	r2, #0
 8001458:	2100      	movs	r1, #0
 800145a:	200c      	movs	r0, #12
 800145c:	f000 fd41 	bl	8001ee2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001460:	200c      	movs	r0, #12
 8001462:	f000 fd58 	bl	8001f16 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001466:	2200      	movs	r2, #0
 8001468:	2100      	movs	r1, #0
 800146a:	200d      	movs	r0, #13
 800146c:	f000 fd39 	bl	8001ee2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001470:	200d      	movs	r0, #13
 8001472:	f000 fd50 	bl	8001f16 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001476:	2200      	movs	r2, #0
 8001478:	2100      	movs	r1, #0
 800147a:	200e      	movs	r0, #14
 800147c:	f000 fd31 	bl	8001ee2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001480:	200e      	movs	r0, #14
 8001482:	f000 fd48 	bl	8001f16 <HAL_NVIC_EnableIRQ>

}
 8001486:	bf00      	nop
 8001488:	3708      	adds	r7, #8
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	40021000 	.word	0x40021000

08001494 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b08a      	sub	sp, #40	@ 0x28
 8001498:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800149a:	f107 0314 	add.w	r3, r7, #20
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]
 80014a2:	605a      	str	r2, [r3, #4]
 80014a4:	609a      	str	r2, [r3, #8]
 80014a6:	60da      	str	r2, [r3, #12]
 80014a8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014aa:	4b42      	ldr	r3, [pc, #264]	@ (80015b4 <MX_GPIO_Init+0x120>)
 80014ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ae:	4a41      	ldr	r2, [pc, #260]	@ (80015b4 <MX_GPIO_Init+0x120>)
 80014b0:	f043 0304 	orr.w	r3, r3, #4
 80014b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014b6:	4b3f      	ldr	r3, [pc, #252]	@ (80015b4 <MX_GPIO_Init+0x120>)
 80014b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ba:	f003 0304 	and.w	r3, r3, #4
 80014be:	613b      	str	r3, [r7, #16]
 80014c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014c2:	4b3c      	ldr	r3, [pc, #240]	@ (80015b4 <MX_GPIO_Init+0x120>)
 80014c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014c6:	4a3b      	ldr	r2, [pc, #236]	@ (80015b4 <MX_GPIO_Init+0x120>)
 80014c8:	f043 0320 	orr.w	r3, r3, #32
 80014cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014ce:	4b39      	ldr	r3, [pc, #228]	@ (80015b4 <MX_GPIO_Init+0x120>)
 80014d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014d2:	f003 0320 	and.w	r3, r3, #32
 80014d6:	60fb      	str	r3, [r7, #12]
 80014d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014da:	4b36      	ldr	r3, [pc, #216]	@ (80015b4 <MX_GPIO_Init+0x120>)
 80014dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014de:	4a35      	ldr	r2, [pc, #212]	@ (80015b4 <MX_GPIO_Init+0x120>)
 80014e0:	f043 0301 	orr.w	r3, r3, #1
 80014e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014e6:	4b33      	ldr	r3, [pc, #204]	@ (80015b4 <MX_GPIO_Init+0x120>)
 80014e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ea:	f003 0301 	and.w	r3, r3, #1
 80014ee:	60bb      	str	r3, [r7, #8]
 80014f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f2:	4b30      	ldr	r3, [pc, #192]	@ (80015b4 <MX_GPIO_Init+0x120>)
 80014f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014f6:	4a2f      	ldr	r2, [pc, #188]	@ (80015b4 <MX_GPIO_Init+0x120>)
 80014f8:	f043 0302 	orr.w	r3, r3, #2
 80014fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014fe:	4b2d      	ldr	r3, [pc, #180]	@ (80015b4 <MX_GPIO_Init+0x120>)
 8001500:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001502:	f003 0302 	and.w	r3, r3, #2
 8001506:	607b      	str	r3, [r7, #4]
 8001508:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800150a:	2200      	movs	r2, #0
 800150c:	2120      	movs	r1, #32
 800150e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001512:	f001 f923 	bl	800275c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8001516:	2200      	movs	r2, #0
 8001518:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800151c:	4826      	ldr	r0, [pc, #152]	@ (80015b8 <MX_GPIO_Init+0x124>)
 800151e:	f001 f91d 	bl	800275c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001522:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001526:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001528:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800152c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152e:	2300      	movs	r3, #0
 8001530:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001532:	f107 0314 	add.w	r3, r7, #20
 8001536:	4619      	mov	r1, r3
 8001538:	481f      	ldr	r0, [pc, #124]	@ (80015b8 <MX_GPIO_Init+0x124>)
 800153a:	f000 ff8d 	bl	8002458 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPUART1_TX_Pin LPUART1_RX_Pin */
  GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 800153e:	230c      	movs	r3, #12
 8001540:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001542:	2302      	movs	r3, #2
 8001544:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001546:	2300      	movs	r3, #0
 8001548:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800154a:	2300      	movs	r3, #0
 800154c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 800154e:	230c      	movs	r3, #12
 8001550:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001552:	f107 0314 	add.w	r3, r7, #20
 8001556:	4619      	mov	r1, r3
 8001558:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800155c:	f000 ff7c 	bl	8002458 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001560:	2320      	movs	r3, #32
 8001562:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001564:	2301      	movs	r3, #1
 8001566:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001568:	2300      	movs	r3, #0
 800156a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800156c:	2300      	movs	r3, #0
 800156e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001570:	f107 0314 	add.w	r3, r7, #20
 8001574:	4619      	mov	r1, r3
 8001576:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800157a:	f000 ff6d 	bl	8002458 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800157e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001582:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001584:	2301      	movs	r3, #1
 8001586:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001588:	2300      	movs	r3, #0
 800158a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800158c:	2300      	movs	r3, #0
 800158e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001590:	f107 0314 	add.w	r3, r7, #20
 8001594:	4619      	mov	r1, r3
 8001596:	4808      	ldr	r0, [pc, #32]	@ (80015b8 <MX_GPIO_Init+0x124>)
 8001598:	f000 ff5e 	bl	8002458 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800159c:	2200      	movs	r2, #0
 800159e:	2100      	movs	r1, #0
 80015a0:	2028      	movs	r0, #40	@ 0x28
 80015a2:	f000 fc9e 	bl	8001ee2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80015a6:	2028      	movs	r0, #40	@ 0x28
 80015a8:	f000 fcb5 	bl	8001f16 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80015ac:	bf00      	nop
 80015ae:	3728      	adds	r7, #40	@ 0x28
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	40021000 	.word	0x40021000
 80015b8:	48000800 	.word	0x48000800

080015bc <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
//Nakon što se triggera interrupt na rx, ova se funkcija automatski poziva

{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
    if (huart->Instance == UART4)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a2b      	ldr	r2, [pc, #172]	@ (8001678 <HAL_UART_RxCpltCallback+0xbc>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d14f      	bne.n	800166e <HAL_UART_RxCpltCallback+0xb2>
    {
        if (rx_byte == '\n')   // kraj poruke, poruke koje šaljemo iz pythonu moraju zavrsavat na '\n'
 80015ce:	4b2b      	ldr	r3, [pc, #172]	@ (800167c <HAL_UART_RxCpltCallback+0xc0>)
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	2b0a      	cmp	r3, #10
 80015d4:	d134      	bne.n	8001640 <HAL_UART_RxCpltCallback+0x84>
        {
            rx_buffer[rx_index] = '\0';
 80015d6:	4b2a      	ldr	r3, [pc, #168]	@ (8001680 <HAL_UART_RxCpltCallback+0xc4>)
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	461a      	mov	r2, r3
 80015dc:	4b29      	ldr	r3, [pc, #164]	@ (8001684 <HAL_UART_RxCpltCallback+0xc8>)
 80015de:	2100      	movs	r1, #0
 80015e0:	5499      	strb	r1, [r3, r2]
            rx_index = 0;
 80015e2:	4b27      	ldr	r3, [pc, #156]	@ (8001680 <HAL_UART_RxCpltCallback+0xc4>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	701a      	strb	r2, [r3, #0]

            if (strcmp(rx_buffer, "#?#") == 0)
 80015e8:	4927      	ldr	r1, [pc, #156]	@ (8001688 <HAL_UART_RxCpltCallback+0xcc>)
 80015ea:	4826      	ldr	r0, [pc, #152]	@ (8001684 <HAL_UART_RxCpltCallback+0xc8>)
 80015ec:	f7fe fe14 	bl	8000218 <strcmp>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d106      	bne.n	8001604 <HAL_UART_RxCpltCallback+0x48>
            {
                // SYNC zahtjev saljemo sa uartom u python skriptu
            	//preko uarta5 šaljemo znak !, koji sadrži samo jedan bajt i timeout je 100ms
                HAL_UART_Transmit(&huart4, (uint8_t*)"!", 1, 100);
 80015f6:	2364      	movs	r3, #100	@ 0x64
 80015f8:	2201      	movs	r2, #1
 80015fa:	4924      	ldr	r1, [pc, #144]	@ (800168c <HAL_UART_RxCpltCallback+0xd0>)
 80015fc:	4824      	ldr	r0, [pc, #144]	@ (8001690 <HAL_UART_RxCpltCallback+0xd4>)
 80015fe:	f003 fdb7 	bl	8005170 <HAL_UART_Transmit>
 8001602:	e02f      	b.n	8001664 <HAL_UART_RxCpltCallback+0xa8>
            }
            else if (strcmp(rx_buffer, "#A#") == 0)
 8001604:	4923      	ldr	r1, [pc, #140]	@ (8001694 <HAL_UART_RxCpltCallback+0xd8>)
 8001606:	481f      	ldr	r0, [pc, #124]	@ (8001684 <HAL_UART_RxCpltCallback+0xc8>)
 8001608:	f7fe fe06 	bl	8000218 <strcmp>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d107      	bne.n	8001622 <HAL_UART_RxCpltCallback+0x66>
            {
            	//strcmp(a,b) - usporedjuje dva stringa i ako su jednaki vraca nulu
                // START STREAM
            	HAL_UART_Receive_IT(&huart4, &rx_byte, 1);
 8001612:	2201      	movs	r2, #1
 8001614:	4919      	ldr	r1, [pc, #100]	@ (800167c <HAL_UART_RxCpltCallback+0xc0>)
 8001616:	481e      	ldr	r0, [pc, #120]	@ (8001690 <HAL_UART_RxCpltCallback+0xd4>)
 8001618:	f003 fe38 	bl	800528c <HAL_UART_Receive_IT>
            	start_stream();
 800161c:	f000 f870 	bl	8001700 <start_stream>
 8001620:	e020      	b.n	8001664 <HAL_UART_RxCpltCallback+0xa8>
            }
            else if (strcmp(rx_buffer, "#S#") == 0)
 8001622:	491d      	ldr	r1, [pc, #116]	@ (8001698 <HAL_UART_RxCpltCallback+0xdc>)
 8001624:	4817      	ldr	r0, [pc, #92]	@ (8001684 <HAL_UART_RxCpltCallback+0xc8>)
 8001626:	f7fe fdf7 	bl	8000218 <strcmp>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d102      	bne.n	8001636 <HAL_UART_RxCpltCallback+0x7a>
            {
                // STOP STREAM
                stop_streaming();
 8001630:	f000 f852 	bl	80016d8 <stop_streaming>
 8001634:	e016      	b.n	8001664 <HAL_UART_RxCpltCallback+0xa8>
            }
            else if(strcmp(rx_buffer, "#D#") == 0)
 8001636:	4919      	ldr	r1, [pc, #100]	@ (800169c <HAL_UART_RxCpltCallback+0xe0>)
 8001638:	4812      	ldr	r0, [pc, #72]	@ (8001684 <HAL_UART_RxCpltCallback+0xc8>)
 800163a:	f7fe fded 	bl	8000218 <strcmp>
 800163e:	e011      	b.n	8001664 <HAL_UART_RxCpltCallback+0xa8>

            }
        }
        else
        {
            rx_buffer[rx_index++] = rx_byte;
 8001640:	4b0f      	ldr	r3, [pc, #60]	@ (8001680 <HAL_UART_RxCpltCallback+0xc4>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	1c5a      	adds	r2, r3, #1
 8001646:	b2d1      	uxtb	r1, r2
 8001648:	4a0d      	ldr	r2, [pc, #52]	@ (8001680 <HAL_UART_RxCpltCallback+0xc4>)
 800164a:	7011      	strb	r1, [r2, #0]
 800164c:	461a      	mov	r2, r3
 800164e:	4b0b      	ldr	r3, [pc, #44]	@ (800167c <HAL_UART_RxCpltCallback+0xc0>)
 8001650:	7819      	ldrb	r1, [r3, #0]
 8001652:	4b0c      	ldr	r3, [pc, #48]	@ (8001684 <HAL_UART_RxCpltCallback+0xc8>)
 8001654:	5499      	strb	r1, [r3, r2]
            if (rx_index >= sizeof(rx_buffer))
 8001656:	4b0a      	ldr	r3, [pc, #40]	@ (8001680 <HAL_UART_RxCpltCallback+0xc4>)
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	2b1f      	cmp	r3, #31
 800165c:	d902      	bls.n	8001664 <HAL_UART_RxCpltCallback+0xa8>
                rx_index = 0;
 800165e:	4b08      	ldr	r3, [pc, #32]	@ (8001680 <HAL_UART_RxCpltCallback+0xc4>)
 8001660:	2200      	movs	r2, #0
 8001662:	701a      	strb	r2, [r3, #0]
        }

        HAL_UART_Receive_IT(&huart4, &rx_byte, 1);
 8001664:	2201      	movs	r2, #1
 8001666:	4905      	ldr	r1, [pc, #20]	@ (800167c <HAL_UART_RxCpltCallback+0xc0>)
 8001668:	4809      	ldr	r0, [pc, #36]	@ (8001690 <HAL_UART_RxCpltCallback+0xd4>)
 800166a:	f003 fe0f 	bl	800528c <HAL_UART_Receive_IT>

    }
}
 800166e:	bf00      	nop
 8001670:	3708      	adds	r7, #8
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40004c00 	.word	0x40004c00
 800167c:	20000614 	.word	0x20000614
 8001680:	20000638 	.word	0x20000638
 8001684:	20000618 	.word	0x20000618
 8001688:	080074f4 	.word	0x080074f4
 800168c:	080074f8 	.word	0x080074f8
 8001690:	200004c0 	.word	0x200004c0
 8001694:	080074fc 	.word	0x080074fc
 8001698:	08007500 	.word	0x08007500
 800169c:	08007504 	.word	0x08007504

080016a0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80016b0:	d107      	bne.n	80016c2 <HAL_TIM_PeriodElapsedCallback+0x22>

		if (streaming)
 80016b2:	4b07      	ldr	r3, [pc, #28]	@ (80016d0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80016b4:	781b      	ldrb	r3, [r3, #0]
 80016b6:	b2db      	uxtb	r3, r3
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d002      	beq.n	80016c2 <HAL_TIM_PeriodElapsedCallback+0x22>
			   {
			      transfer_complete = 0; //znaci da mozemo po sljedeci podatak sa SPI
 80016bc:	4b05      	ldr	r3, [pc, #20]	@ (80016d4 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80016be:	2200      	movs	r2, #0
 80016c0:	701a      	strb	r2, [r3, #0]
			   }

	}


}
 80016c2:	bf00      	nop
 80016c4:	370c      	adds	r7, #12
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	20000639 	.word	0x20000639
 80016d4:	20000008 	.word	0x20000008

080016d8 <stop_streaming>:


void stop_streaming(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
	transfer_complete = 0;
 80016dc:	4b05      	ldr	r3, [pc, #20]	@ (80016f4 <stop_streaming+0x1c>)
 80016de:	2200      	movs	r2, #0
 80016e0:	701a      	strb	r2, [r3, #0]
    streaming = 0;
 80016e2:	4b05      	ldr	r3, [pc, #20]	@ (80016f8 <stop_streaming+0x20>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	701a      	strb	r2, [r3, #0]
    HAL_UART_AbortTransmit(&huart4);
 80016e8:	4804      	ldr	r0, [pc, #16]	@ (80016fc <stop_streaming+0x24>)
 80016ea:	f003 fe1b 	bl	8005324 <HAL_UART_AbortTransmit>
}
 80016ee:	bf00      	nop
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	20000008 	.word	0x20000008
 80016f8:	20000639 	.word	0x20000639
 80016fc:	200004c0 	.word	0x200004c0

08001700 <start_stream>:


void start_stream(void){
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
	if (!streaming)
 8001704:	4b07      	ldr	r3, [pc, #28]	@ (8001724 <start_stream+0x24>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	b2db      	uxtb	r3, r3
 800170a:	2b00      	cmp	r3, #0
 800170c:	d105      	bne.n	800171a <start_stream+0x1a>
	  {
	    streaming = 1;
 800170e:	4b05      	ldr	r3, [pc, #20]	@ (8001724 <start_stream+0x24>)
 8001710:	2201      	movs	r2, #1
 8001712:	701a      	strb	r2, [r3, #0]
	    transfer_complete = 1;
 8001714:	4b04      	ldr	r3, [pc, #16]	@ (8001728 <start_stream+0x28>)
 8001716:	2201      	movs	r2, #1
 8001718:	701a      	strb	r2, [r3, #0]
	  }
}
 800171a:	bf00      	nop
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr
 8001724:	20000639 	.word	0x20000639
 8001728:	20000008 	.word	0x20000008

0800172c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001730:	b672      	cpsid	i
}
 8001732:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001734:	bf00      	nop
 8001736:	e7fd      	b.n	8001734 <Error_Handler+0x8>

08001738 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800173e:	4b0f      	ldr	r3, [pc, #60]	@ (800177c <HAL_MspInit+0x44>)
 8001740:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001742:	4a0e      	ldr	r2, [pc, #56]	@ (800177c <HAL_MspInit+0x44>)
 8001744:	f043 0301 	orr.w	r3, r3, #1
 8001748:	6613      	str	r3, [r2, #96]	@ 0x60
 800174a:	4b0c      	ldr	r3, [pc, #48]	@ (800177c <HAL_MspInit+0x44>)
 800174c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800174e:	f003 0301 	and.w	r3, r3, #1
 8001752:	607b      	str	r3, [r7, #4]
 8001754:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001756:	4b09      	ldr	r3, [pc, #36]	@ (800177c <HAL_MspInit+0x44>)
 8001758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800175a:	4a08      	ldr	r2, [pc, #32]	@ (800177c <HAL_MspInit+0x44>)
 800175c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001760:	6593      	str	r3, [r2, #88]	@ 0x58
 8001762:	4b06      	ldr	r3, [pc, #24]	@ (800177c <HAL_MspInit+0x44>)
 8001764:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001766:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800176a:	603b      	str	r3, [r7, #0]
 800176c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800176e:	f001 f8d5 	bl	800291c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001772:	bf00      	nop
 8001774:	3708      	adds	r7, #8
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40021000 	.word	0x40021000

08001780 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b08a      	sub	sp, #40	@ 0x28
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001788:	f107 0314 	add.w	r3, r7, #20
 800178c:	2200      	movs	r2, #0
 800178e:	601a      	str	r2, [r3, #0]
 8001790:	605a      	str	r2, [r3, #4]
 8001792:	609a      	str	r2, [r3, #8]
 8001794:	60da      	str	r2, [r3, #12]
 8001796:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a45      	ldr	r2, [pc, #276]	@ (80018b4 <HAL_SPI_MspInit+0x134>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	f040 8083 	bne.w	80018aa <HAL_SPI_MspInit+0x12a>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80017a4:	4b44      	ldr	r3, [pc, #272]	@ (80018b8 <HAL_SPI_MspInit+0x138>)
 80017a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017a8:	4a43      	ldr	r2, [pc, #268]	@ (80018b8 <HAL_SPI_MspInit+0x138>)
 80017aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80017b0:	4b41      	ldr	r3, [pc, #260]	@ (80018b8 <HAL_SPI_MspInit+0x138>)
 80017b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017b8:	613b      	str	r3, [r7, #16]
 80017ba:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017bc:	4b3e      	ldr	r3, [pc, #248]	@ (80018b8 <HAL_SPI_MspInit+0x138>)
 80017be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017c0:	4a3d      	ldr	r2, [pc, #244]	@ (80018b8 <HAL_SPI_MspInit+0x138>)
 80017c2:	f043 0302 	orr.w	r3, r3, #2
 80017c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017c8:	4b3b      	ldr	r3, [pc, #236]	@ (80018b8 <HAL_SPI_MspInit+0x138>)
 80017ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017cc:	f003 0302 	and.w	r3, r3, #2
 80017d0:	60fb      	str	r3, [r7, #12]
 80017d2:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80017d4:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80017d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017da:	2302      	movs	r3, #2
 80017dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017de:	2300      	movs	r3, #0
 80017e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017e2:	2300      	movs	r3, #0
 80017e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80017e6:	2305      	movs	r3, #5
 80017e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017ea:	f107 0314 	add.w	r3, r7, #20
 80017ee:	4619      	mov	r1, r3
 80017f0:	4832      	ldr	r0, [pc, #200]	@ (80018bc <HAL_SPI_MspInit+0x13c>)
 80017f2:	f000 fe31 	bl	8002458 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel3;
 80017f6:	4b32      	ldr	r3, [pc, #200]	@ (80018c0 <HAL_SPI_MspInit+0x140>)
 80017f8:	4a32      	ldr	r2, [pc, #200]	@ (80018c4 <HAL_SPI_MspInit+0x144>)
 80017fa:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 80017fc:	4b30      	ldr	r3, [pc, #192]	@ (80018c0 <HAL_SPI_MspInit+0x140>)
 80017fe:	220c      	movs	r2, #12
 8001800:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001802:	4b2f      	ldr	r3, [pc, #188]	@ (80018c0 <HAL_SPI_MspInit+0x140>)
 8001804:	2200      	movs	r2, #0
 8001806:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001808:	4b2d      	ldr	r3, [pc, #180]	@ (80018c0 <HAL_SPI_MspInit+0x140>)
 800180a:	2200      	movs	r2, #0
 800180c:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800180e:	4b2c      	ldr	r3, [pc, #176]	@ (80018c0 <HAL_SPI_MspInit+0x140>)
 8001810:	2280      	movs	r2, #128	@ 0x80
 8001812:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001814:	4b2a      	ldr	r3, [pc, #168]	@ (80018c0 <HAL_SPI_MspInit+0x140>)
 8001816:	2200      	movs	r2, #0
 8001818:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800181a:	4b29      	ldr	r3, [pc, #164]	@ (80018c0 <HAL_SPI_MspInit+0x140>)
 800181c:	2200      	movs	r2, #0
 800181e:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8001820:	4b27      	ldr	r3, [pc, #156]	@ (80018c0 <HAL_SPI_MspInit+0x140>)
 8001822:	2200      	movs	r2, #0
 8001824:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001826:	4b26      	ldr	r3, [pc, #152]	@ (80018c0 <HAL_SPI_MspInit+0x140>)
 8001828:	2200      	movs	r2, #0
 800182a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800182c:	4824      	ldr	r0, [pc, #144]	@ (80018c0 <HAL_SPI_MspInit+0x140>)
 800182e:	f000 fb8d 	bl	8001f4c <HAL_DMA_Init>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d001      	beq.n	800183c <HAL_SPI_MspInit+0xbc>
    {
      Error_Handler();
 8001838:	f7ff ff78 	bl	800172c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	4a20      	ldr	r2, [pc, #128]	@ (80018c0 <HAL_SPI_MspInit+0x140>)
 8001840:	659a      	str	r2, [r3, #88]	@ 0x58
 8001842:	4a1f      	ldr	r2, [pc, #124]	@ (80018c0 <HAL_SPI_MspInit+0x140>)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel4;
 8001848:	4b1f      	ldr	r3, [pc, #124]	@ (80018c8 <HAL_SPI_MspInit+0x148>)
 800184a:	4a20      	ldr	r2, [pc, #128]	@ (80018cc <HAL_SPI_MspInit+0x14c>)
 800184c:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 800184e:	4b1e      	ldr	r3, [pc, #120]	@ (80018c8 <HAL_SPI_MspInit+0x148>)
 8001850:	220d      	movs	r2, #13
 8001852:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001854:	4b1c      	ldr	r3, [pc, #112]	@ (80018c8 <HAL_SPI_MspInit+0x148>)
 8001856:	2210      	movs	r2, #16
 8001858:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800185a:	4b1b      	ldr	r3, [pc, #108]	@ (80018c8 <HAL_SPI_MspInit+0x148>)
 800185c:	2200      	movs	r2, #0
 800185e:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001860:	4b19      	ldr	r3, [pc, #100]	@ (80018c8 <HAL_SPI_MspInit+0x148>)
 8001862:	2280      	movs	r2, #128	@ 0x80
 8001864:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001866:	4b18      	ldr	r3, [pc, #96]	@ (80018c8 <HAL_SPI_MspInit+0x148>)
 8001868:	2200      	movs	r2, #0
 800186a:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800186c:	4b16      	ldr	r3, [pc, #88]	@ (80018c8 <HAL_SPI_MspInit+0x148>)
 800186e:	2200      	movs	r2, #0
 8001870:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001872:	4b15      	ldr	r3, [pc, #84]	@ (80018c8 <HAL_SPI_MspInit+0x148>)
 8001874:	2200      	movs	r2, #0
 8001876:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001878:	4b13      	ldr	r3, [pc, #76]	@ (80018c8 <HAL_SPI_MspInit+0x148>)
 800187a:	2200      	movs	r2, #0
 800187c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800187e:	4812      	ldr	r0, [pc, #72]	@ (80018c8 <HAL_SPI_MspInit+0x148>)
 8001880:	f000 fb64 	bl	8001f4c <HAL_DMA_Init>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d001      	beq.n	800188e <HAL_SPI_MspInit+0x10e>
    {
      Error_Handler();
 800188a:	f7ff ff4f 	bl	800172c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4a0d      	ldr	r2, [pc, #52]	@ (80018c8 <HAL_SPI_MspInit+0x148>)
 8001892:	655a      	str	r2, [r3, #84]	@ 0x54
 8001894:	4a0c      	ldr	r2, [pc, #48]	@ (80018c8 <HAL_SPI_MspInit+0x148>)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 800189a:	2200      	movs	r2, #0
 800189c:	2100      	movs	r1, #0
 800189e:	2024      	movs	r0, #36	@ 0x24
 80018a0:	f000 fb1f 	bl	8001ee2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80018a4:	2024      	movs	r0, #36	@ 0x24
 80018a6:	f000 fb36 	bl	8001f16 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80018aa:	bf00      	nop
 80018ac:	3728      	adds	r7, #40	@ 0x28
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	40003800 	.word	0x40003800
 80018b8:	40021000 	.word	0x40021000
 80018bc:	48000400 	.word	0x48000400
 80018c0:	200003b4 	.word	0x200003b4
 80018c4:	40020030 	.word	0x40020030
 80018c8:	20000414 	.word	0x20000414
 80018cc:	40020044 	.word	0x40020044

080018d0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80018e0:	d113      	bne.n	800190a <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001914 <HAL_TIM_Base_MspInit+0x44>)
 80018e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018e6:	4a0b      	ldr	r2, [pc, #44]	@ (8001914 <HAL_TIM_Base_MspInit+0x44>)
 80018e8:	f043 0301 	orr.w	r3, r3, #1
 80018ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80018ee:	4b09      	ldr	r3, [pc, #36]	@ (8001914 <HAL_TIM_Base_MspInit+0x44>)
 80018f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018f2:	f003 0301 	and.w	r3, r3, #1
 80018f6:	60fb      	str	r3, [r7, #12]
 80018f8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80018fa:	2200      	movs	r2, #0
 80018fc:	2100      	movs	r1, #0
 80018fe:	201c      	movs	r0, #28
 8001900:	f000 faef 	bl	8001ee2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001904:	201c      	movs	r0, #28
 8001906:	f000 fb06 	bl	8001f16 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800190a:	bf00      	nop
 800190c:	3710      	adds	r7, #16
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	40021000 	.word	0x40021000

08001918 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b09e      	sub	sp, #120	@ 0x78
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001920:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001924:	2200      	movs	r2, #0
 8001926:	601a      	str	r2, [r3, #0]
 8001928:	605a      	str	r2, [r3, #4]
 800192a:	609a      	str	r2, [r3, #8]
 800192c:	60da      	str	r2, [r3, #12]
 800192e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001930:	f107 0310 	add.w	r3, r7, #16
 8001934:	2254      	movs	r2, #84	@ 0x54
 8001936:	2100      	movs	r1, #0
 8001938:	4618      	mov	r0, r3
 800193a:	f005 fda3 	bl	8007484 <memset>
  if(huart->Instance==UART4)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4a4d      	ldr	r2, [pc, #308]	@ (8001a78 <HAL_UART_MspInit+0x160>)
 8001944:	4293      	cmp	r3, r2
 8001946:	f040 8092 	bne.w	8001a6e <HAL_UART_MspInit+0x156>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 800194a:	2308      	movs	r3, #8
 800194c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 800194e:	2300      	movs	r3, #0
 8001950:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001952:	f107 0310 	add.w	r3, r7, #16
 8001956:	4618      	mov	r0, r3
 8001958:	f001 fd1e 	bl	8003398 <HAL_RCCEx_PeriphCLKConfig>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001962:	f7ff fee3 	bl	800172c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001966:	4b45      	ldr	r3, [pc, #276]	@ (8001a7c <HAL_UART_MspInit+0x164>)
 8001968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800196a:	4a44      	ldr	r2, [pc, #272]	@ (8001a7c <HAL_UART_MspInit+0x164>)
 800196c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001970:	6593      	str	r3, [r2, #88]	@ 0x58
 8001972:	4b42      	ldr	r3, [pc, #264]	@ (8001a7c <HAL_UART_MspInit+0x164>)
 8001974:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001976:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800197a:	60fb      	str	r3, [r7, #12]
 800197c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800197e:	4b3f      	ldr	r3, [pc, #252]	@ (8001a7c <HAL_UART_MspInit+0x164>)
 8001980:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001982:	4a3e      	ldr	r2, [pc, #248]	@ (8001a7c <HAL_UART_MspInit+0x164>)
 8001984:	f043 0304 	orr.w	r3, r3, #4
 8001988:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800198a:	4b3c      	ldr	r3, [pc, #240]	@ (8001a7c <HAL_UART_MspInit+0x164>)
 800198c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800198e:	f003 0304 	and.w	r3, r3, #4
 8001992:	60bb      	str	r3, [r7, #8]
 8001994:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001996:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800199a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800199c:	2302      	movs	r3, #2
 800199e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a0:	2300      	movs	r3, #0
 80019a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a4:	2300      	movs	r3, #0
 80019a6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 80019a8:	2305      	movs	r3, #5
 80019aa:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019ac:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80019b0:	4619      	mov	r1, r3
 80019b2:	4833      	ldr	r0, [pc, #204]	@ (8001a80 <HAL_UART_MspInit+0x168>)
 80019b4:	f000 fd50 	bl	8002458 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Channel1;
 80019b8:	4b32      	ldr	r3, [pc, #200]	@ (8001a84 <HAL_UART_MspInit+0x16c>)
 80019ba:	4a33      	ldr	r2, [pc, #204]	@ (8001a88 <HAL_UART_MspInit+0x170>)
 80019bc:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 80019be:	4b31      	ldr	r3, [pc, #196]	@ (8001a84 <HAL_UART_MspInit+0x16c>)
 80019c0:	221e      	movs	r2, #30
 80019c2:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019c4:	4b2f      	ldr	r3, [pc, #188]	@ (8001a84 <HAL_UART_MspInit+0x16c>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019ca:	4b2e      	ldr	r3, [pc, #184]	@ (8001a84 <HAL_UART_MspInit+0x16c>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80019d0:	4b2c      	ldr	r3, [pc, #176]	@ (8001a84 <HAL_UART_MspInit+0x16c>)
 80019d2:	2280      	movs	r2, #128	@ 0x80
 80019d4:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019d6:	4b2b      	ldr	r3, [pc, #172]	@ (8001a84 <HAL_UART_MspInit+0x16c>)
 80019d8:	2200      	movs	r2, #0
 80019da:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019dc:	4b29      	ldr	r3, [pc, #164]	@ (8001a84 <HAL_UART_MspInit+0x16c>)
 80019de:	2200      	movs	r2, #0
 80019e0:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 80019e2:	4b28      	ldr	r3, [pc, #160]	@ (8001a84 <HAL_UART_MspInit+0x16c>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 80019e8:	4b26      	ldr	r3, [pc, #152]	@ (8001a84 <HAL_UART_MspInit+0x16c>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 80019ee:	4825      	ldr	r0, [pc, #148]	@ (8001a84 <HAL_UART_MspInit+0x16c>)
 80019f0:	f000 faac 	bl	8001f4c <HAL_DMA_Init>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 80019fa:	f7ff fe97 	bl	800172c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	4a20      	ldr	r2, [pc, #128]	@ (8001a84 <HAL_UART_MspInit+0x16c>)
 8001a02:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001a06:	4a1f      	ldr	r2, [pc, #124]	@ (8001a84 <HAL_UART_MspInit+0x16c>)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Channel2;
 8001a0c:	4b1f      	ldr	r3, [pc, #124]	@ (8001a8c <HAL_UART_MspInit+0x174>)
 8001a0e:	4a20      	ldr	r2, [pc, #128]	@ (8001a90 <HAL_UART_MspInit+0x178>)
 8001a10:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 8001a12:	4b1e      	ldr	r3, [pc, #120]	@ (8001a8c <HAL_UART_MspInit+0x174>)
 8001a14:	221f      	movs	r2, #31
 8001a16:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a18:	4b1c      	ldr	r3, [pc, #112]	@ (8001a8c <HAL_UART_MspInit+0x174>)
 8001a1a:	2210      	movs	r2, #16
 8001a1c:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a1e:	4b1b      	ldr	r3, [pc, #108]	@ (8001a8c <HAL_UART_MspInit+0x174>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a24:	4b19      	ldr	r3, [pc, #100]	@ (8001a8c <HAL_UART_MspInit+0x174>)
 8001a26:	2280      	movs	r2, #128	@ 0x80
 8001a28:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a2a:	4b18      	ldr	r3, [pc, #96]	@ (8001a8c <HAL_UART_MspInit+0x174>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a30:	4b16      	ldr	r3, [pc, #88]	@ (8001a8c <HAL_UART_MspInit+0x174>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8001a36:	4b15      	ldr	r3, [pc, #84]	@ (8001a8c <HAL_UART_MspInit+0x174>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001a3c:	4b13      	ldr	r3, [pc, #76]	@ (8001a8c <HAL_UART_MspInit+0x174>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8001a42:	4812      	ldr	r0, [pc, #72]	@ (8001a8c <HAL_UART_MspInit+0x174>)
 8001a44:	f000 fa82 	bl	8001f4c <HAL_DMA_Init>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 8001a4e:	f7ff fe6d 	bl	800172c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4a0d      	ldr	r2, [pc, #52]	@ (8001a8c <HAL_UART_MspInit+0x174>)
 8001a56:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001a58:	4a0c      	ldr	r2, [pc, #48]	@ (8001a8c <HAL_UART_MspInit+0x174>)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8001a5e:	2200      	movs	r2, #0
 8001a60:	2100      	movs	r1, #0
 8001a62:	2034      	movs	r0, #52	@ 0x34
 8001a64:	f000 fa3d 	bl	8001ee2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001a68:	2034      	movs	r0, #52	@ 0x34
 8001a6a:	f000 fa54 	bl	8001f16 <HAL_NVIC_EnableIRQ>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 8001a6e:	bf00      	nop
 8001a70:	3778      	adds	r7, #120	@ 0x78
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40004c00 	.word	0x40004c00
 8001a7c:	40021000 	.word	0x40021000
 8001a80:	48000800 	.word	0x48000800
 8001a84:	20000554 	.word	0x20000554
 8001a88:	40020008 	.word	0x40020008
 8001a8c:	200005b4 	.word	0x200005b4
 8001a90:	4002001c 	.word	0x4002001c

08001a94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a98:	bf00      	nop
 8001a9a:	e7fd      	b.n	8001a98 <NMI_Handler+0x4>

08001a9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aa0:	bf00      	nop
 8001aa2:	e7fd      	b.n	8001aa0 <HardFault_Handler+0x4>

08001aa4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001aa8:	bf00      	nop
 8001aaa:	e7fd      	b.n	8001aa8 <MemManage_Handler+0x4>

08001aac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ab0:	bf00      	nop
 8001ab2:	e7fd      	b.n	8001ab0 <BusFault_Handler+0x4>

08001ab4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ab8:	bf00      	nop
 8001aba:	e7fd      	b.n	8001ab8 <UsageFault_Handler+0x4>

08001abc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ac0:	bf00      	nop
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr

08001aca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001aca:	b480      	push	{r7}
 8001acc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ace:	bf00      	nop
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001adc:	bf00      	nop
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr

08001ae6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ae6:	b580      	push	{r7, lr}
 8001ae8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001aea:	f000 f8df 	bl	8001cac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001aee:	bf00      	nop
 8001af0:	bd80      	pop	{r7, pc}
	...

08001af4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8001af8:	4802      	ldr	r0, [pc, #8]	@ (8001b04 <DMA1_Channel1_IRQHandler+0x10>)
 8001afa:	f000 fb8f 	bl	800221c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001afe:	bf00      	nop
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	20000554 	.word	0x20000554

08001b08 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8001b0c:	4802      	ldr	r0, [pc, #8]	@ (8001b18 <DMA1_Channel2_IRQHandler+0x10>)
 8001b0e:	f000 fb85 	bl	800221c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001b12:	bf00      	nop
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	200005b4 	.word	0x200005b4

08001b1c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001b20:	4802      	ldr	r0, [pc, #8]	@ (8001b2c <DMA1_Channel3_IRQHandler+0x10>)
 8001b22:	f000 fb7b 	bl	800221c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001b26:	bf00      	nop
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	200003b4 	.word	0x200003b4

08001b30 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001b34:	4802      	ldr	r0, [pc, #8]	@ (8001b40 <DMA1_Channel4_IRQHandler+0x10>)
 8001b36:	f000 fb71 	bl	800221c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001b3a:	bf00      	nop
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	20000414 	.word	0x20000414

08001b44 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001b48:	4802      	ldr	r0, [pc, #8]	@ (8001b54 <TIM2_IRQHandler+0x10>)
 8001b4a:	f002 fe07 	bl	800475c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001b4e:	bf00      	nop
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	20000474 	.word	0x20000474

08001b58 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001b5c:	4802      	ldr	r0, [pc, #8]	@ (8001b68 <SPI2_IRQHandler+0x10>)
 8001b5e:	f002 faa9 	bl	80040b4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001b62:	bf00      	nop
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	20000350 	.word	0x20000350

08001b6c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001b70:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001b74:	f000 fe0a 	bl	800278c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001b78:	bf00      	nop
 8001b7a:	bd80      	pop	{r7, pc}

08001b7c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt / UART4 wake-up interrupt through EXTI line 34.
  */
void UART4_IRQHandler(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001b80:	4802      	ldr	r0, [pc, #8]	@ (8001b8c <UART4_IRQHandler+0x10>)
 8001b82:	f003 fc5f 	bl	8005444 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001b86:	bf00      	nop
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	200004c0 	.word	0x200004c0

08001b90 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001b94:	4b06      	ldr	r3, [pc, #24]	@ (8001bb0 <SystemInit+0x20>)
 8001b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b9a:	4a05      	ldr	r2, [pc, #20]	@ (8001bb0 <SystemInit+0x20>)
 8001b9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ba0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ba4:	bf00      	nop
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
 8001bae:	bf00      	nop
 8001bb0:	e000ed00 	.word	0xe000ed00

08001bb4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001bb4:	480d      	ldr	r0, [pc, #52]	@ (8001bec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001bb6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001bb8:	f7ff ffea 	bl	8001b90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bbc:	480c      	ldr	r0, [pc, #48]	@ (8001bf0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001bbe:	490d      	ldr	r1, [pc, #52]	@ (8001bf4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001bc0:	4a0d      	ldr	r2, [pc, #52]	@ (8001bf8 <LoopForever+0xe>)
  movs r3, #0
 8001bc2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001bc4:	e002      	b.n	8001bcc <LoopCopyDataInit>

08001bc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bca:	3304      	adds	r3, #4

08001bcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bd0:	d3f9      	bcc.n	8001bc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bd2:	4a0a      	ldr	r2, [pc, #40]	@ (8001bfc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001bd4:	4c0a      	ldr	r4, [pc, #40]	@ (8001c00 <LoopForever+0x16>)
  movs r3, #0
 8001bd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bd8:	e001      	b.n	8001bde <LoopFillZerobss>

08001bda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bdc:	3204      	adds	r2, #4

08001bde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001be0:	d3fb      	bcc.n	8001bda <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001be2:	f005 fc57 	bl	8007494 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001be6:	f7ff fa85 	bl	80010f4 <main>

08001bea <LoopForever>:

LoopForever:
    b LoopForever
 8001bea:	e7fe      	b.n	8001bea <LoopForever>
  ldr   r0, =_estack
 8001bec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001bf0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bf4:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8001bf8:	08007558 	.word	0x08007558
  ldr r2, =_sbss
 8001bfc:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8001c00:	20000654 	.word	0x20000654

08001c04 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c04:	e7fe      	b.n	8001c04 <ADC1_2_IRQHandler>

08001c06 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c06:	b580      	push	{r7, lr}
 8001c08:	b082      	sub	sp, #8
 8001c0a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c10:	2003      	movs	r0, #3
 8001c12:	f000 f95b 	bl	8001ecc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c16:	2000      	movs	r0, #0
 8001c18:	f000 f80e 	bl	8001c38 <HAL_InitTick>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d002      	beq.n	8001c28 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	71fb      	strb	r3, [r7, #7]
 8001c26:	e001      	b.n	8001c2c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c28:	f7ff fd86 	bl	8001738 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c2c:	79fb      	ldrb	r3, [r7, #7]

}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3708      	adds	r7, #8
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
	...

08001c38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b084      	sub	sp, #16
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c40:	2300      	movs	r3, #0
 8001c42:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001c44:	4b16      	ldr	r3, [pc, #88]	@ (8001ca0 <HAL_InitTick+0x68>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d022      	beq.n	8001c92 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001c4c:	4b15      	ldr	r3, [pc, #84]	@ (8001ca4 <HAL_InitTick+0x6c>)
 8001c4e:	681a      	ldr	r2, [r3, #0]
 8001c50:	4b13      	ldr	r3, [pc, #76]	@ (8001ca0 <HAL_InitTick+0x68>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001c58:	fbb1 f3f3 	udiv	r3, r1, r3
 8001c5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c60:	4618      	mov	r0, r3
 8001c62:	f000 f966 	bl	8001f32 <HAL_SYSTICK_Config>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d10f      	bne.n	8001c8c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2b0f      	cmp	r3, #15
 8001c70:	d809      	bhi.n	8001c86 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c72:	2200      	movs	r2, #0
 8001c74:	6879      	ldr	r1, [r7, #4]
 8001c76:	f04f 30ff 	mov.w	r0, #4294967295
 8001c7a:	f000 f932 	bl	8001ee2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c7e:	4a0a      	ldr	r2, [pc, #40]	@ (8001ca8 <HAL_InitTick+0x70>)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6013      	str	r3, [r2, #0]
 8001c84:	e007      	b.n	8001c96 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	73fb      	strb	r3, [r7, #15]
 8001c8a:	e004      	b.n	8001c96 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	73fb      	strb	r3, [r7, #15]
 8001c90:	e001      	b.n	8001c96 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c96:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3710      	adds	r7, #16
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	20000014 	.word	0x20000014
 8001ca4:	2000000c 	.word	0x2000000c
 8001ca8:	20000010 	.word	0x20000010

08001cac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cb0:	4b05      	ldr	r3, [pc, #20]	@ (8001cc8 <HAL_IncTick+0x1c>)
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	4b05      	ldr	r3, [pc, #20]	@ (8001ccc <HAL_IncTick+0x20>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4413      	add	r3, r2
 8001cba:	4a03      	ldr	r2, [pc, #12]	@ (8001cc8 <HAL_IncTick+0x1c>)
 8001cbc:	6013      	str	r3, [r2, #0]
}
 8001cbe:	bf00      	nop
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr
 8001cc8:	20000650 	.word	0x20000650
 8001ccc:	20000014 	.word	0x20000014

08001cd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  return uwTick;
 8001cd4:	4b03      	ldr	r3, [pc, #12]	@ (8001ce4 <HAL_GetTick+0x14>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	20000650 	.word	0x20000650

08001ce8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b084      	sub	sp, #16
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cf0:	f7ff ffee 	bl	8001cd0 <HAL_GetTick>
 8001cf4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d00:	d004      	beq.n	8001d0c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d02:	4b09      	ldr	r3, [pc, #36]	@ (8001d28 <HAL_Delay+0x40>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	68fa      	ldr	r2, [r7, #12]
 8001d08:	4413      	add	r3, r2
 8001d0a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d0c:	bf00      	nop
 8001d0e:	f7ff ffdf 	bl	8001cd0 <HAL_GetTick>
 8001d12:	4602      	mov	r2, r0
 8001d14:	68bb      	ldr	r3, [r7, #8]
 8001d16:	1ad3      	subs	r3, r2, r3
 8001d18:	68fa      	ldr	r2, [r7, #12]
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	d8f7      	bhi.n	8001d0e <HAL_Delay+0x26>
  {
  }
}
 8001d1e:	bf00      	nop
 8001d20:	bf00      	nop
 8001d22:	3710      	adds	r7, #16
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	20000014 	.word	0x20000014

08001d2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b085      	sub	sp, #20
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	f003 0307 	and.w	r3, r3, #7
 8001d3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d3c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d70 <__NVIC_SetPriorityGrouping+0x44>)
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d42:	68ba      	ldr	r2, [r7, #8]
 8001d44:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d48:	4013      	ands	r3, r2
 8001d4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d54:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d5e:	4a04      	ldr	r2, [pc, #16]	@ (8001d70 <__NVIC_SetPriorityGrouping+0x44>)
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	60d3      	str	r3, [r2, #12]
}
 8001d64:	bf00      	nop
 8001d66:	3714      	adds	r7, #20
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr
 8001d70:	e000ed00 	.word	0xe000ed00

08001d74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d78:	4b04      	ldr	r3, [pc, #16]	@ (8001d8c <__NVIC_GetPriorityGrouping+0x18>)
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	0a1b      	lsrs	r3, r3, #8
 8001d7e:	f003 0307 	and.w	r3, r3, #7
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr
 8001d8c:	e000ed00 	.word	0xe000ed00

08001d90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	4603      	mov	r3, r0
 8001d98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	db0b      	blt.n	8001dba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001da2:	79fb      	ldrb	r3, [r7, #7]
 8001da4:	f003 021f 	and.w	r2, r3, #31
 8001da8:	4907      	ldr	r1, [pc, #28]	@ (8001dc8 <__NVIC_EnableIRQ+0x38>)
 8001daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dae:	095b      	lsrs	r3, r3, #5
 8001db0:	2001      	movs	r0, #1
 8001db2:	fa00 f202 	lsl.w	r2, r0, r2
 8001db6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001dba:	bf00      	nop
 8001dbc:	370c      	adds	r7, #12
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	e000e100 	.word	0xe000e100

08001dcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	6039      	str	r1, [r7, #0]
 8001dd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	db0a      	blt.n	8001df6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	b2da      	uxtb	r2, r3
 8001de4:	490c      	ldr	r1, [pc, #48]	@ (8001e18 <__NVIC_SetPriority+0x4c>)
 8001de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dea:	0112      	lsls	r2, r2, #4
 8001dec:	b2d2      	uxtb	r2, r2
 8001dee:	440b      	add	r3, r1
 8001df0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001df4:	e00a      	b.n	8001e0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	b2da      	uxtb	r2, r3
 8001dfa:	4908      	ldr	r1, [pc, #32]	@ (8001e1c <__NVIC_SetPriority+0x50>)
 8001dfc:	79fb      	ldrb	r3, [r7, #7]
 8001dfe:	f003 030f 	and.w	r3, r3, #15
 8001e02:	3b04      	subs	r3, #4
 8001e04:	0112      	lsls	r2, r2, #4
 8001e06:	b2d2      	uxtb	r2, r2
 8001e08:	440b      	add	r3, r1
 8001e0a:	761a      	strb	r2, [r3, #24]
}
 8001e0c:	bf00      	nop
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr
 8001e18:	e000e100 	.word	0xe000e100
 8001e1c:	e000ed00 	.word	0xe000ed00

08001e20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b089      	sub	sp, #36	@ 0x24
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	60f8      	str	r0, [r7, #12]
 8001e28:	60b9      	str	r1, [r7, #8]
 8001e2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	f003 0307 	and.w	r3, r3, #7
 8001e32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e34:	69fb      	ldr	r3, [r7, #28]
 8001e36:	f1c3 0307 	rsb	r3, r3, #7
 8001e3a:	2b04      	cmp	r3, #4
 8001e3c:	bf28      	it	cs
 8001e3e:	2304      	movcs	r3, #4
 8001e40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e42:	69fb      	ldr	r3, [r7, #28]
 8001e44:	3304      	adds	r3, #4
 8001e46:	2b06      	cmp	r3, #6
 8001e48:	d902      	bls.n	8001e50 <NVIC_EncodePriority+0x30>
 8001e4a:	69fb      	ldr	r3, [r7, #28]
 8001e4c:	3b03      	subs	r3, #3
 8001e4e:	e000      	b.n	8001e52 <NVIC_EncodePriority+0x32>
 8001e50:	2300      	movs	r3, #0
 8001e52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e54:	f04f 32ff 	mov.w	r2, #4294967295
 8001e58:	69bb      	ldr	r3, [r7, #24]
 8001e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5e:	43da      	mvns	r2, r3
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	401a      	ands	r2, r3
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e68:	f04f 31ff 	mov.w	r1, #4294967295
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e72:	43d9      	mvns	r1, r3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e78:	4313      	orrs	r3, r2
         );
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3724      	adds	r7, #36	@ 0x24
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
	...

08001e88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	3b01      	subs	r3, #1
 8001e94:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e98:	d301      	bcc.n	8001e9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e00f      	b.n	8001ebe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e9e:	4a0a      	ldr	r2, [pc, #40]	@ (8001ec8 <SysTick_Config+0x40>)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	3b01      	subs	r3, #1
 8001ea4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ea6:	210f      	movs	r1, #15
 8001ea8:	f04f 30ff 	mov.w	r0, #4294967295
 8001eac:	f7ff ff8e 	bl	8001dcc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001eb0:	4b05      	ldr	r3, [pc, #20]	@ (8001ec8 <SysTick_Config+0x40>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eb6:	4b04      	ldr	r3, [pc, #16]	@ (8001ec8 <SysTick_Config+0x40>)
 8001eb8:	2207      	movs	r2, #7
 8001eba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ebc:	2300      	movs	r3, #0
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	e000e010 	.word	0xe000e010

08001ecc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f7ff ff29 	bl	8001d2c <__NVIC_SetPriorityGrouping>
}
 8001eda:	bf00      	nop
 8001edc:	3708      	adds	r7, #8
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}

08001ee2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ee2:	b580      	push	{r7, lr}
 8001ee4:	b086      	sub	sp, #24
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	4603      	mov	r3, r0
 8001eea:	60b9      	str	r1, [r7, #8]
 8001eec:	607a      	str	r2, [r7, #4]
 8001eee:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ef0:	f7ff ff40 	bl	8001d74 <__NVIC_GetPriorityGrouping>
 8001ef4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ef6:	687a      	ldr	r2, [r7, #4]
 8001ef8:	68b9      	ldr	r1, [r7, #8]
 8001efa:	6978      	ldr	r0, [r7, #20]
 8001efc:	f7ff ff90 	bl	8001e20 <NVIC_EncodePriority>
 8001f00:	4602      	mov	r2, r0
 8001f02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f06:	4611      	mov	r1, r2
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7ff ff5f 	bl	8001dcc <__NVIC_SetPriority>
}
 8001f0e:	bf00      	nop
 8001f10:	3718      	adds	r7, #24
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f16:	b580      	push	{r7, lr}
 8001f18:	b082      	sub	sp, #8
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7ff ff33 	bl	8001d90 <__NVIC_EnableIRQ>
}
 8001f2a:	bf00      	nop
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}

08001f32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f32:	b580      	push	{r7, lr}
 8001f34:	b082      	sub	sp, #8
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f3a:	6878      	ldr	r0, [r7, #4]
 8001f3c:	f7ff ffa4 	bl	8001e88 <SysTick_Config>
 8001f40:	4603      	mov	r3, r0
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3708      	adds	r7, #8
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
	...

08001f4c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b084      	sub	sp, #16
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d101      	bne.n	8001f5e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e08d      	b.n	800207a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	461a      	mov	r2, r3
 8001f64:	4b47      	ldr	r3, [pc, #284]	@ (8002084 <HAL_DMA_Init+0x138>)
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d80f      	bhi.n	8001f8a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	461a      	mov	r2, r3
 8001f70:	4b45      	ldr	r3, [pc, #276]	@ (8002088 <HAL_DMA_Init+0x13c>)
 8001f72:	4413      	add	r3, r2
 8001f74:	4a45      	ldr	r2, [pc, #276]	@ (800208c <HAL_DMA_Init+0x140>)
 8001f76:	fba2 2303 	umull	r2, r3, r2, r3
 8001f7a:	091b      	lsrs	r3, r3, #4
 8001f7c:	009a      	lsls	r2, r3, #2
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	4a42      	ldr	r2, [pc, #264]	@ (8002090 <HAL_DMA_Init+0x144>)
 8001f86:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f88:	e00e      	b.n	8001fa8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	461a      	mov	r2, r3
 8001f90:	4b40      	ldr	r3, [pc, #256]	@ (8002094 <HAL_DMA_Init+0x148>)
 8001f92:	4413      	add	r3, r2
 8001f94:	4a3d      	ldr	r2, [pc, #244]	@ (800208c <HAL_DMA_Init+0x140>)
 8001f96:	fba2 2303 	umull	r2, r3, r2, r3
 8001f9a:	091b      	lsrs	r3, r3, #4
 8001f9c:	009a      	lsls	r2, r3, #2
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4a3c      	ldr	r2, [pc, #240]	@ (8002098 <HAL_DMA_Init+0x14c>)
 8001fa6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2202      	movs	r2, #2
 8001fac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001fbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001fc2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001fcc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	691b      	ldr	r3, [r3, #16]
 8001fd2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fd8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	699b      	ldr	r3, [r3, #24]
 8001fde:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fe4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6a1b      	ldr	r3, [r3, #32]
 8001fea:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001fec:	68fa      	ldr	r2, [r7, #12]
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	68fa      	ldr	r2, [r7, #12]
 8001ff8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	f000 f9ca 	bl	8002394 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002008:	d102      	bne.n	8002010 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2200      	movs	r2, #0
 800200e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	685a      	ldr	r2, [r3, #4]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002018:	b2d2      	uxtb	r2, r2
 800201a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002020:	687a      	ldr	r2, [r7, #4]
 8002022:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002024:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d010      	beq.n	8002050 <HAL_DMA_Init+0x104>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	2b04      	cmp	r3, #4
 8002034:	d80c      	bhi.n	8002050 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002036:	6878      	ldr	r0, [r7, #4]
 8002038:	f000 f9ea 	bl	8002410 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002048:	687a      	ldr	r2, [r7, #4]
 800204a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800204c:	605a      	str	r2, [r3, #4]
 800204e:	e008      	b.n	8002062 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2200      	movs	r2, #0
 8002054:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2200      	movs	r2, #0
 800205a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2200      	movs	r2, #0
 8002060:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2200      	movs	r2, #0
 8002066:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2201      	movs	r2, #1
 800206c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2200      	movs	r2, #0
 8002074:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002078:	2300      	movs	r3, #0
}
 800207a:	4618      	mov	r0, r3
 800207c:	3710      	adds	r7, #16
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	40020407 	.word	0x40020407
 8002088:	bffdfff8 	.word	0xbffdfff8
 800208c:	cccccccd 	.word	0xcccccccd
 8002090:	40020000 	.word	0x40020000
 8002094:	bffdfbf8 	.word	0xbffdfbf8
 8002098:	40020400 	.word	0x40020400

0800209c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800209c:	b480      	push	{r7}
 800209e:	b085      	sub	sp, #20
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020a4:	2300      	movs	r3, #0
 80020a6:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80020ae:	b2db      	uxtb	r3, r3
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d005      	beq.n	80020c0 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2204      	movs	r2, #4
 80020b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	73fb      	strb	r3, [r7, #15]
 80020be:	e037      	b.n	8002130 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f022 020e 	bic.w	r2, r2, #14
 80020ce:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020da:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80020de:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f022 0201 	bic.w	r2, r2, #1
 80020ee:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020f4:	f003 021f 	and.w	r2, r3, #31
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020fc:	2101      	movs	r1, #1
 80020fe:	fa01 f202 	lsl.w	r2, r1, r2
 8002102:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002108:	687a      	ldr	r2, [r7, #4]
 800210a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800210c:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002112:	2b00      	cmp	r3, #0
 8002114:	d00c      	beq.n	8002130 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002120:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002124:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800212a:	687a      	ldr	r2, [r7, #4]
 800212c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800212e:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2201      	movs	r2, #1
 8002134:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2200      	movs	r2, #0
 800213c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8002140:	7bfb      	ldrb	r3, [r7, #15]
}
 8002142:	4618      	mov	r0, r3
 8002144:	3714      	adds	r7, #20
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr

0800214e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800214e:	b580      	push	{r7, lr}
 8002150:	b084      	sub	sp, #16
 8002152:	af00      	add	r7, sp, #0
 8002154:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002156:	2300      	movs	r3, #0
 8002158:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002160:	b2db      	uxtb	r3, r3
 8002162:	2b02      	cmp	r3, #2
 8002164:	d00d      	beq.n	8002182 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2204      	movs	r2, #4
 800216a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2201      	movs	r2, #1
 8002170:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2200      	movs	r2, #0
 8002178:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	73fb      	strb	r3, [r7, #15]
 8002180:	e047      	b.n	8002212 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f022 020e 	bic.w	r2, r2, #14
 8002190:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f022 0201 	bic.w	r2, r2, #1
 80021a0:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80021b0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021b6:	f003 021f 	and.w	r2, r3, #31
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021be:	2101      	movs	r1, #1
 80021c0:	fa01 f202 	lsl.w	r2, r1, r2
 80021c4:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021ca:	687a      	ldr	r2, [r7, #4]
 80021cc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80021ce:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d00c      	beq.n	80021f2 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021e2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80021e6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ec:	687a      	ldr	r2, [r7, #4]
 80021ee:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80021f0:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2201      	movs	r2, #1
 80021f6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2200      	movs	r2, #0
 80021fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002206:	2b00      	cmp	r3, #0
 8002208:	d003      	beq.n	8002212 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	4798      	blx	r3
    }
  }
  return status;
 8002212:	7bfb      	ldrb	r3, [r7, #15]
}
 8002214:	4618      	mov	r0, r3
 8002216:	3710      	adds	r7, #16
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}

0800221c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b084      	sub	sp, #16
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002238:	f003 031f 	and.w	r3, r3, #31
 800223c:	2204      	movs	r2, #4
 800223e:	409a      	lsls	r2, r3
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	4013      	ands	r3, r2
 8002244:	2b00      	cmp	r3, #0
 8002246:	d026      	beq.n	8002296 <HAL_DMA_IRQHandler+0x7a>
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	f003 0304 	and.w	r3, r3, #4
 800224e:	2b00      	cmp	r3, #0
 8002250:	d021      	beq.n	8002296 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f003 0320 	and.w	r3, r3, #32
 800225c:	2b00      	cmp	r3, #0
 800225e:	d107      	bne.n	8002270 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f022 0204 	bic.w	r2, r2, #4
 800226e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002274:	f003 021f 	and.w	r2, r3, #31
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800227c:	2104      	movs	r1, #4
 800227e:	fa01 f202 	lsl.w	r2, r1, r2
 8002282:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002288:	2b00      	cmp	r3, #0
 800228a:	d071      	beq.n	8002370 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002290:	6878      	ldr	r0, [r7, #4]
 8002292:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002294:	e06c      	b.n	8002370 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800229a:	f003 031f 	and.w	r3, r3, #31
 800229e:	2202      	movs	r2, #2
 80022a0:	409a      	lsls	r2, r3
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	4013      	ands	r3, r2
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d02e      	beq.n	8002308 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	f003 0302 	and.w	r3, r3, #2
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d029      	beq.n	8002308 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 0320 	and.w	r3, r3, #32
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d10b      	bne.n	80022da <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f022 020a 	bic.w	r2, r2, #10
 80022d0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2201      	movs	r2, #1
 80022d6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022de:	f003 021f 	and.w	r2, r3, #31
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e6:	2102      	movs	r1, #2
 80022e8:	fa01 f202 	lsl.w	r2, r1, r2
 80022ec:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2200      	movs	r2, #0
 80022f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d038      	beq.n	8002370 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002306:	e033      	b.n	8002370 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800230c:	f003 031f 	and.w	r3, r3, #31
 8002310:	2208      	movs	r2, #8
 8002312:	409a      	lsls	r2, r3
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	4013      	ands	r3, r2
 8002318:	2b00      	cmp	r3, #0
 800231a:	d02a      	beq.n	8002372 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	f003 0308 	and.w	r3, r3, #8
 8002322:	2b00      	cmp	r3, #0
 8002324:	d025      	beq.n	8002372 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f022 020e 	bic.w	r2, r2, #14
 8002334:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800233a:	f003 021f 	and.w	r2, r3, #31
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002342:	2101      	movs	r1, #1
 8002344:	fa01 f202 	lsl.w	r2, r1, r2
 8002348:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2201      	movs	r2, #1
 800234e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2201      	movs	r2, #1
 8002354:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2200      	movs	r2, #0
 800235c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002364:	2b00      	cmp	r3, #0
 8002366:	d004      	beq.n	8002372 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800236c:	6878      	ldr	r0, [r7, #4]
 800236e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002370:	bf00      	nop
 8002372:	bf00      	nop
}
 8002374:	3710      	adds	r7, #16
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}

0800237a <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800237a:	b480      	push	{r7}
 800237c:	b083      	sub	sp, #12
 800237e:	af00      	add	r7, sp, #0
 8002380:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8002386:	4618      	mov	r0, r3
 8002388:	370c      	adds	r7, #12
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
	...

08002394 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002394:	b480      	push	{r7}
 8002396:	b087      	sub	sp, #28
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	461a      	mov	r2, r3
 80023a2:	4b16      	ldr	r3, [pc, #88]	@ (80023fc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d802      	bhi.n	80023ae <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80023a8:	4b15      	ldr	r3, [pc, #84]	@ (8002400 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80023aa:	617b      	str	r3, [r7, #20]
 80023ac:	e001      	b.n	80023b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80023ae:	4b15      	ldr	r3, [pc, #84]	@ (8002404 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80023b0:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	3b08      	subs	r3, #8
 80023be:	4a12      	ldr	r2, [pc, #72]	@ (8002408 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80023c0:	fba2 2303 	umull	r2, r3, r2, r3
 80023c4:	091b      	lsrs	r3, r3, #4
 80023c6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023cc:	089b      	lsrs	r3, r3, #2
 80023ce:	009a      	lsls	r2, r3, #2
 80023d0:	693b      	ldr	r3, [r7, #16]
 80023d2:	4413      	add	r3, r2
 80023d4:	461a      	mov	r2, r3
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a0b      	ldr	r2, [pc, #44]	@ (800240c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80023de:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	f003 031f 	and.w	r3, r3, #31
 80023e6:	2201      	movs	r2, #1
 80023e8:	409a      	lsls	r2, r3
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80023ee:	bf00      	nop
 80023f0:	371c      	adds	r7, #28
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
 80023fa:	bf00      	nop
 80023fc:	40020407 	.word	0x40020407
 8002400:	40020800 	.word	0x40020800
 8002404:	40020820 	.word	0x40020820
 8002408:	cccccccd 	.word	0xcccccccd
 800240c:	40020880 	.word	0x40020880

08002410 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002410:	b480      	push	{r7}
 8002412:	b085      	sub	sp, #20
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	b2db      	uxtb	r3, r3
 800241e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002420:	68fa      	ldr	r2, [r7, #12]
 8002422:	4b0b      	ldr	r3, [pc, #44]	@ (8002450 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002424:	4413      	add	r3, r2
 8002426:	009b      	lsls	r3, r3, #2
 8002428:	461a      	mov	r2, r3
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a08      	ldr	r2, [pc, #32]	@ (8002454 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002432:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	3b01      	subs	r3, #1
 8002438:	f003 031f 	and.w	r3, r3, #31
 800243c:	2201      	movs	r2, #1
 800243e:	409a      	lsls	r2, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002444:	bf00      	nop
 8002446:	3714      	adds	r7, #20
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr
 8002450:	1000823f 	.word	0x1000823f
 8002454:	40020940 	.word	0x40020940

08002458 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002458:	b480      	push	{r7}
 800245a:	b087      	sub	sp, #28
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
 8002460:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002462:	2300      	movs	r3, #0
 8002464:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002466:	e15a      	b.n	800271e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	2101      	movs	r1, #1
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	fa01 f303 	lsl.w	r3, r1, r3
 8002474:	4013      	ands	r3, r2
 8002476:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	2b00      	cmp	r3, #0
 800247c:	f000 814c 	beq.w	8002718 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	f003 0303 	and.w	r3, r3, #3
 8002488:	2b01      	cmp	r3, #1
 800248a:	d005      	beq.n	8002498 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002494:	2b02      	cmp	r3, #2
 8002496:	d130      	bne.n	80024fa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	005b      	lsls	r3, r3, #1
 80024a2:	2203      	movs	r2, #3
 80024a4:	fa02 f303 	lsl.w	r3, r2, r3
 80024a8:	43db      	mvns	r3, r3
 80024aa:	693a      	ldr	r2, [r7, #16]
 80024ac:	4013      	ands	r3, r2
 80024ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	68da      	ldr	r2, [r3, #12]
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	005b      	lsls	r3, r3, #1
 80024b8:	fa02 f303 	lsl.w	r3, r2, r3
 80024bc:	693a      	ldr	r2, [r7, #16]
 80024be:	4313      	orrs	r3, r2
 80024c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	693a      	ldr	r2, [r7, #16]
 80024c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80024ce:	2201      	movs	r2, #1
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	fa02 f303 	lsl.w	r3, r2, r3
 80024d6:	43db      	mvns	r3, r3
 80024d8:	693a      	ldr	r2, [r7, #16]
 80024da:	4013      	ands	r3, r2
 80024dc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	091b      	lsrs	r3, r3, #4
 80024e4:	f003 0201 	and.w	r2, r3, #1
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	fa02 f303 	lsl.w	r3, r2, r3
 80024ee:	693a      	ldr	r2, [r7, #16]
 80024f0:	4313      	orrs	r3, r2
 80024f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	693a      	ldr	r2, [r7, #16]
 80024f8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	f003 0303 	and.w	r3, r3, #3
 8002502:	2b03      	cmp	r3, #3
 8002504:	d017      	beq.n	8002536 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	68db      	ldr	r3, [r3, #12]
 800250a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	005b      	lsls	r3, r3, #1
 8002510:	2203      	movs	r2, #3
 8002512:	fa02 f303 	lsl.w	r3, r2, r3
 8002516:	43db      	mvns	r3, r3
 8002518:	693a      	ldr	r2, [r7, #16]
 800251a:	4013      	ands	r3, r2
 800251c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	689a      	ldr	r2, [r3, #8]
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	005b      	lsls	r3, r3, #1
 8002526:	fa02 f303 	lsl.w	r3, r2, r3
 800252a:	693a      	ldr	r2, [r7, #16]
 800252c:	4313      	orrs	r3, r2
 800252e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	693a      	ldr	r2, [r7, #16]
 8002534:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f003 0303 	and.w	r3, r3, #3
 800253e:	2b02      	cmp	r3, #2
 8002540:	d123      	bne.n	800258a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	08da      	lsrs	r2, r3, #3
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	3208      	adds	r2, #8
 800254a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800254e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	f003 0307 	and.w	r3, r3, #7
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	220f      	movs	r2, #15
 800255a:	fa02 f303 	lsl.w	r3, r2, r3
 800255e:	43db      	mvns	r3, r3
 8002560:	693a      	ldr	r2, [r7, #16]
 8002562:	4013      	ands	r3, r2
 8002564:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	691a      	ldr	r2, [r3, #16]
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	f003 0307 	and.w	r3, r3, #7
 8002570:	009b      	lsls	r3, r3, #2
 8002572:	fa02 f303 	lsl.w	r3, r2, r3
 8002576:	693a      	ldr	r2, [r7, #16]
 8002578:	4313      	orrs	r3, r2
 800257a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	08da      	lsrs	r2, r3, #3
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	3208      	adds	r2, #8
 8002584:	6939      	ldr	r1, [r7, #16]
 8002586:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	005b      	lsls	r3, r3, #1
 8002594:	2203      	movs	r2, #3
 8002596:	fa02 f303 	lsl.w	r3, r2, r3
 800259a:	43db      	mvns	r3, r3
 800259c:	693a      	ldr	r2, [r7, #16]
 800259e:	4013      	ands	r3, r2
 80025a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	f003 0203 	and.w	r2, r3, #3
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	005b      	lsls	r3, r3, #1
 80025ae:	fa02 f303 	lsl.w	r3, r2, r3
 80025b2:	693a      	ldr	r2, [r7, #16]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	693a      	ldr	r2, [r7, #16]
 80025bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	f000 80a6 	beq.w	8002718 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025cc:	4b5b      	ldr	r3, [pc, #364]	@ (800273c <HAL_GPIO_Init+0x2e4>)
 80025ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025d0:	4a5a      	ldr	r2, [pc, #360]	@ (800273c <HAL_GPIO_Init+0x2e4>)
 80025d2:	f043 0301 	orr.w	r3, r3, #1
 80025d6:	6613      	str	r3, [r2, #96]	@ 0x60
 80025d8:	4b58      	ldr	r3, [pc, #352]	@ (800273c <HAL_GPIO_Init+0x2e4>)
 80025da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025dc:	f003 0301 	and.w	r3, r3, #1
 80025e0:	60bb      	str	r3, [r7, #8]
 80025e2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80025e4:	4a56      	ldr	r2, [pc, #344]	@ (8002740 <HAL_GPIO_Init+0x2e8>)
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	089b      	lsrs	r3, r3, #2
 80025ea:	3302      	adds	r3, #2
 80025ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	f003 0303 	and.w	r3, r3, #3
 80025f8:	009b      	lsls	r3, r3, #2
 80025fa:	220f      	movs	r2, #15
 80025fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002600:	43db      	mvns	r3, r3
 8002602:	693a      	ldr	r2, [r7, #16]
 8002604:	4013      	ands	r3, r2
 8002606:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800260e:	d01f      	beq.n	8002650 <HAL_GPIO_Init+0x1f8>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	4a4c      	ldr	r2, [pc, #304]	@ (8002744 <HAL_GPIO_Init+0x2ec>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d019      	beq.n	800264c <HAL_GPIO_Init+0x1f4>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	4a4b      	ldr	r2, [pc, #300]	@ (8002748 <HAL_GPIO_Init+0x2f0>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d013      	beq.n	8002648 <HAL_GPIO_Init+0x1f0>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	4a4a      	ldr	r2, [pc, #296]	@ (800274c <HAL_GPIO_Init+0x2f4>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d00d      	beq.n	8002644 <HAL_GPIO_Init+0x1ec>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	4a49      	ldr	r2, [pc, #292]	@ (8002750 <HAL_GPIO_Init+0x2f8>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d007      	beq.n	8002640 <HAL_GPIO_Init+0x1e8>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	4a48      	ldr	r2, [pc, #288]	@ (8002754 <HAL_GPIO_Init+0x2fc>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d101      	bne.n	800263c <HAL_GPIO_Init+0x1e4>
 8002638:	2305      	movs	r3, #5
 800263a:	e00a      	b.n	8002652 <HAL_GPIO_Init+0x1fa>
 800263c:	2306      	movs	r3, #6
 800263e:	e008      	b.n	8002652 <HAL_GPIO_Init+0x1fa>
 8002640:	2304      	movs	r3, #4
 8002642:	e006      	b.n	8002652 <HAL_GPIO_Init+0x1fa>
 8002644:	2303      	movs	r3, #3
 8002646:	e004      	b.n	8002652 <HAL_GPIO_Init+0x1fa>
 8002648:	2302      	movs	r3, #2
 800264a:	e002      	b.n	8002652 <HAL_GPIO_Init+0x1fa>
 800264c:	2301      	movs	r3, #1
 800264e:	e000      	b.n	8002652 <HAL_GPIO_Init+0x1fa>
 8002650:	2300      	movs	r3, #0
 8002652:	697a      	ldr	r2, [r7, #20]
 8002654:	f002 0203 	and.w	r2, r2, #3
 8002658:	0092      	lsls	r2, r2, #2
 800265a:	4093      	lsls	r3, r2
 800265c:	693a      	ldr	r2, [r7, #16]
 800265e:	4313      	orrs	r3, r2
 8002660:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002662:	4937      	ldr	r1, [pc, #220]	@ (8002740 <HAL_GPIO_Init+0x2e8>)
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	089b      	lsrs	r3, r3, #2
 8002668:	3302      	adds	r3, #2
 800266a:	693a      	ldr	r2, [r7, #16]
 800266c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002670:	4b39      	ldr	r3, [pc, #228]	@ (8002758 <HAL_GPIO_Init+0x300>)
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	43db      	mvns	r3, r3
 800267a:	693a      	ldr	r2, [r7, #16]
 800267c:	4013      	ands	r3, r2
 800267e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002688:	2b00      	cmp	r3, #0
 800268a:	d003      	beq.n	8002694 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800268c:	693a      	ldr	r2, [r7, #16]
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	4313      	orrs	r3, r2
 8002692:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002694:	4a30      	ldr	r2, [pc, #192]	@ (8002758 <HAL_GPIO_Init+0x300>)
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800269a:	4b2f      	ldr	r3, [pc, #188]	@ (8002758 <HAL_GPIO_Init+0x300>)
 800269c:	68db      	ldr	r3, [r3, #12]
 800269e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	43db      	mvns	r3, r3
 80026a4:	693a      	ldr	r2, [r7, #16]
 80026a6:	4013      	ands	r3, r2
 80026a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d003      	beq.n	80026be <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80026b6:	693a      	ldr	r2, [r7, #16]
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	4313      	orrs	r3, r2
 80026bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80026be:	4a26      	ldr	r2, [pc, #152]	@ (8002758 <HAL_GPIO_Init+0x300>)
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80026c4:	4b24      	ldr	r3, [pc, #144]	@ (8002758 <HAL_GPIO_Init+0x300>)
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	43db      	mvns	r3, r3
 80026ce:	693a      	ldr	r2, [r7, #16]
 80026d0:	4013      	ands	r3, r2
 80026d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d003      	beq.n	80026e8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80026e0:	693a      	ldr	r2, [r7, #16]
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80026e8:	4a1b      	ldr	r2, [pc, #108]	@ (8002758 <HAL_GPIO_Init+0x300>)
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80026ee:	4b1a      	ldr	r3, [pc, #104]	@ (8002758 <HAL_GPIO_Init+0x300>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	43db      	mvns	r3, r3
 80026f8:	693a      	ldr	r2, [r7, #16]
 80026fa:	4013      	ands	r3, r2
 80026fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002706:	2b00      	cmp	r3, #0
 8002708:	d003      	beq.n	8002712 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800270a:	693a      	ldr	r2, [r7, #16]
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	4313      	orrs	r3, r2
 8002710:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002712:	4a11      	ldr	r2, [pc, #68]	@ (8002758 <HAL_GPIO_Init+0x300>)
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	3301      	adds	r3, #1
 800271c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	fa22 f303 	lsr.w	r3, r2, r3
 8002728:	2b00      	cmp	r3, #0
 800272a:	f47f ae9d 	bne.w	8002468 <HAL_GPIO_Init+0x10>
  }
}
 800272e:	bf00      	nop
 8002730:	bf00      	nop
 8002732:	371c      	adds	r7, #28
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr
 800273c:	40021000 	.word	0x40021000
 8002740:	40010000 	.word	0x40010000
 8002744:	48000400 	.word	0x48000400
 8002748:	48000800 	.word	0x48000800
 800274c:	48000c00 	.word	0x48000c00
 8002750:	48001000 	.word	0x48001000
 8002754:	48001400 	.word	0x48001400
 8002758:	40010400 	.word	0x40010400

0800275c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	460b      	mov	r3, r1
 8002766:	807b      	strh	r3, [r7, #2]
 8002768:	4613      	mov	r3, r2
 800276a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800276c:	787b      	ldrb	r3, [r7, #1]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d003      	beq.n	800277a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002772:	887a      	ldrh	r2, [r7, #2]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002778:	e002      	b.n	8002780 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800277a:	887a      	ldrh	r2, [r7, #2]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002780:	bf00      	nop
 8002782:	370c      	adds	r7, #12
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr

0800278c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	4603      	mov	r3, r0
 8002794:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002796:	4b08      	ldr	r3, [pc, #32]	@ (80027b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002798:	695a      	ldr	r2, [r3, #20]
 800279a:	88fb      	ldrh	r3, [r7, #6]
 800279c:	4013      	ands	r3, r2
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d006      	beq.n	80027b0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80027a2:	4a05      	ldr	r2, [pc, #20]	@ (80027b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80027a4:	88fb      	ldrh	r3, [r7, #6]
 80027a6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80027a8:	88fb      	ldrh	r3, [r7, #6]
 80027aa:	4618      	mov	r0, r3
 80027ac:	f000 f806 	bl	80027bc <HAL_GPIO_EXTI_Callback>
  }
}
 80027b0:	bf00      	nop
 80027b2:	3708      	adds	r7, #8
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	40010400 	.word	0x40010400

080027bc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80027bc:	b480      	push	{r7}
 80027be:	b083      	sub	sp, #12
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	4603      	mov	r3, r0
 80027c4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80027c6:	bf00      	nop
 80027c8:	370c      	adds	r7, #12
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr
	...

080027d4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b085      	sub	sp, #20
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d141      	bne.n	8002866 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80027e2:	4b4b      	ldr	r3, [pc, #300]	@ (8002910 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80027ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027ee:	d131      	bne.n	8002854 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80027f0:	4b47      	ldr	r3, [pc, #284]	@ (8002910 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80027f6:	4a46      	ldr	r2, [pc, #280]	@ (8002910 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80027fc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002800:	4b43      	ldr	r3, [pc, #268]	@ (8002910 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002808:	4a41      	ldr	r2, [pc, #260]	@ (8002910 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800280a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800280e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002810:	4b40      	ldr	r3, [pc, #256]	@ (8002914 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	2232      	movs	r2, #50	@ 0x32
 8002816:	fb02 f303 	mul.w	r3, r2, r3
 800281a:	4a3f      	ldr	r2, [pc, #252]	@ (8002918 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800281c:	fba2 2303 	umull	r2, r3, r2, r3
 8002820:	0c9b      	lsrs	r3, r3, #18
 8002822:	3301      	adds	r3, #1
 8002824:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002826:	e002      	b.n	800282e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	3b01      	subs	r3, #1
 800282c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800282e:	4b38      	ldr	r3, [pc, #224]	@ (8002910 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002830:	695b      	ldr	r3, [r3, #20]
 8002832:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002836:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800283a:	d102      	bne.n	8002842 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d1f2      	bne.n	8002828 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002842:	4b33      	ldr	r3, [pc, #204]	@ (8002910 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002844:	695b      	ldr	r3, [r3, #20]
 8002846:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800284a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800284e:	d158      	bne.n	8002902 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002850:	2303      	movs	r3, #3
 8002852:	e057      	b.n	8002904 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002854:	4b2e      	ldr	r3, [pc, #184]	@ (8002910 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002856:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800285a:	4a2d      	ldr	r2, [pc, #180]	@ (8002910 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800285c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002860:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002864:	e04d      	b.n	8002902 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800286c:	d141      	bne.n	80028f2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800286e:	4b28      	ldr	r3, [pc, #160]	@ (8002910 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002876:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800287a:	d131      	bne.n	80028e0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800287c:	4b24      	ldr	r3, [pc, #144]	@ (8002910 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800287e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002882:	4a23      	ldr	r2, [pc, #140]	@ (8002910 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002884:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002888:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800288c:	4b20      	ldr	r3, [pc, #128]	@ (8002910 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002894:	4a1e      	ldr	r2, [pc, #120]	@ (8002910 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002896:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800289a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800289c:	4b1d      	ldr	r3, [pc, #116]	@ (8002914 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	2232      	movs	r2, #50	@ 0x32
 80028a2:	fb02 f303 	mul.w	r3, r2, r3
 80028a6:	4a1c      	ldr	r2, [pc, #112]	@ (8002918 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80028a8:	fba2 2303 	umull	r2, r3, r2, r3
 80028ac:	0c9b      	lsrs	r3, r3, #18
 80028ae:	3301      	adds	r3, #1
 80028b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80028b2:	e002      	b.n	80028ba <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	3b01      	subs	r3, #1
 80028b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80028ba:	4b15      	ldr	r3, [pc, #84]	@ (8002910 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028bc:	695b      	ldr	r3, [r3, #20]
 80028be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028c6:	d102      	bne.n	80028ce <HAL_PWREx_ControlVoltageScaling+0xfa>
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d1f2      	bne.n	80028b4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80028ce:	4b10      	ldr	r3, [pc, #64]	@ (8002910 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028d0:	695b      	ldr	r3, [r3, #20]
 80028d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028da:	d112      	bne.n	8002902 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80028dc:	2303      	movs	r3, #3
 80028de:	e011      	b.n	8002904 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80028e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002910 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80028e6:	4a0a      	ldr	r2, [pc, #40]	@ (8002910 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028ec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80028f0:	e007      	b.n	8002902 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80028f2:	4b07      	ldr	r3, [pc, #28]	@ (8002910 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80028fa:	4a05      	ldr	r2, [pc, #20]	@ (8002910 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028fc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002900:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002902:	2300      	movs	r3, #0
}
 8002904:	4618      	mov	r0, r3
 8002906:	3714      	adds	r7, #20
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr
 8002910:	40007000 	.word	0x40007000
 8002914:	2000000c 	.word	0x2000000c
 8002918:	431bde83 	.word	0x431bde83

0800291c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002920:	4b05      	ldr	r3, [pc, #20]	@ (8002938 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	4a04      	ldr	r2, [pc, #16]	@ (8002938 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002926:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800292a:	6093      	str	r3, [r2, #8]
}
 800292c:	bf00      	nop
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr
 8002936:	bf00      	nop
 8002938:	40007000 	.word	0x40007000

0800293c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b088      	sub	sp, #32
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d101      	bne.n	800294e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e2fe      	b.n	8002f4c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 0301 	and.w	r3, r3, #1
 8002956:	2b00      	cmp	r3, #0
 8002958:	d075      	beq.n	8002a46 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800295a:	4b97      	ldr	r3, [pc, #604]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	f003 030c 	and.w	r3, r3, #12
 8002962:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002964:	4b94      	ldr	r3, [pc, #592]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	f003 0303 	and.w	r3, r3, #3
 800296c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800296e:	69bb      	ldr	r3, [r7, #24]
 8002970:	2b0c      	cmp	r3, #12
 8002972:	d102      	bne.n	800297a <HAL_RCC_OscConfig+0x3e>
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	2b03      	cmp	r3, #3
 8002978:	d002      	beq.n	8002980 <HAL_RCC_OscConfig+0x44>
 800297a:	69bb      	ldr	r3, [r7, #24]
 800297c:	2b08      	cmp	r3, #8
 800297e:	d10b      	bne.n	8002998 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002980:	4b8d      	ldr	r3, [pc, #564]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002988:	2b00      	cmp	r3, #0
 800298a:	d05b      	beq.n	8002a44 <HAL_RCC_OscConfig+0x108>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d157      	bne.n	8002a44 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	e2d9      	b.n	8002f4c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029a0:	d106      	bne.n	80029b0 <HAL_RCC_OscConfig+0x74>
 80029a2:	4b85      	ldr	r3, [pc, #532]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a84      	ldr	r2, [pc, #528]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 80029a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029ac:	6013      	str	r3, [r2, #0]
 80029ae:	e01d      	b.n	80029ec <HAL_RCC_OscConfig+0xb0>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80029b8:	d10c      	bne.n	80029d4 <HAL_RCC_OscConfig+0x98>
 80029ba:	4b7f      	ldr	r3, [pc, #508]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a7e      	ldr	r2, [pc, #504]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 80029c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029c4:	6013      	str	r3, [r2, #0]
 80029c6:	4b7c      	ldr	r3, [pc, #496]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a7b      	ldr	r2, [pc, #492]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 80029cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029d0:	6013      	str	r3, [r2, #0]
 80029d2:	e00b      	b.n	80029ec <HAL_RCC_OscConfig+0xb0>
 80029d4:	4b78      	ldr	r3, [pc, #480]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a77      	ldr	r2, [pc, #476]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 80029da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029de:	6013      	str	r3, [r2, #0]
 80029e0:	4b75      	ldr	r3, [pc, #468]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a74      	ldr	r2, [pc, #464]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 80029e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d013      	beq.n	8002a1c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029f4:	f7ff f96c 	bl	8001cd0 <HAL_GetTick>
 80029f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029fa:	e008      	b.n	8002a0e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029fc:	f7ff f968 	bl	8001cd0 <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	2b64      	cmp	r3, #100	@ 0x64
 8002a08:	d901      	bls.n	8002a0e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e29e      	b.n	8002f4c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a0e:	4b6a      	ldr	r3, [pc, #424]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d0f0      	beq.n	80029fc <HAL_RCC_OscConfig+0xc0>
 8002a1a:	e014      	b.n	8002a46 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a1c:	f7ff f958 	bl	8001cd0 <HAL_GetTick>
 8002a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a22:	e008      	b.n	8002a36 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a24:	f7ff f954 	bl	8001cd0 <HAL_GetTick>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	2b64      	cmp	r3, #100	@ 0x64
 8002a30:	d901      	bls.n	8002a36 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a32:	2303      	movs	r3, #3
 8002a34:	e28a      	b.n	8002f4c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a36:	4b60      	ldr	r3, [pc, #384]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d1f0      	bne.n	8002a24 <HAL_RCC_OscConfig+0xe8>
 8002a42:	e000      	b.n	8002a46 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 0302 	and.w	r3, r3, #2
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d075      	beq.n	8002b3e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a52:	4b59      	ldr	r3, [pc, #356]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	f003 030c 	and.w	r3, r3, #12
 8002a5a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a5c:	4b56      	ldr	r3, [pc, #344]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 8002a5e:	68db      	ldr	r3, [r3, #12]
 8002a60:	f003 0303 	and.w	r3, r3, #3
 8002a64:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002a66:	69bb      	ldr	r3, [r7, #24]
 8002a68:	2b0c      	cmp	r3, #12
 8002a6a:	d102      	bne.n	8002a72 <HAL_RCC_OscConfig+0x136>
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	2b02      	cmp	r3, #2
 8002a70:	d002      	beq.n	8002a78 <HAL_RCC_OscConfig+0x13c>
 8002a72:	69bb      	ldr	r3, [r7, #24]
 8002a74:	2b04      	cmp	r3, #4
 8002a76:	d11f      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a78:	4b4f      	ldr	r3, [pc, #316]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d005      	beq.n	8002a90 <HAL_RCC_OscConfig+0x154>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d101      	bne.n	8002a90 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e25d      	b.n	8002f4c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a90:	4b49      	ldr	r3, [pc, #292]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	691b      	ldr	r3, [r3, #16]
 8002a9c:	061b      	lsls	r3, r3, #24
 8002a9e:	4946      	ldr	r1, [pc, #280]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002aa4:	4b45      	ldr	r3, [pc, #276]	@ (8002bbc <HAL_RCC_OscConfig+0x280>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f7ff f8c5 	bl	8001c38 <HAL_InitTick>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d043      	beq.n	8002b3c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e249      	b.n	8002f4c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d023      	beq.n	8002b08 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ac0:	4b3d      	ldr	r3, [pc, #244]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a3c      	ldr	r2, [pc, #240]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 8002ac6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002aca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002acc:	f7ff f900 	bl	8001cd0 <HAL_GetTick>
 8002ad0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ad2:	e008      	b.n	8002ae6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ad4:	f7ff f8fc 	bl	8001cd0 <HAL_GetTick>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	1ad3      	subs	r3, r2, r3
 8002ade:	2b02      	cmp	r3, #2
 8002ae0:	d901      	bls.n	8002ae6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	e232      	b.n	8002f4c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ae6:	4b34      	ldr	r3, [pc, #208]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d0f0      	beq.n	8002ad4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002af2:	4b31      	ldr	r3, [pc, #196]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	691b      	ldr	r3, [r3, #16]
 8002afe:	061b      	lsls	r3, r3, #24
 8002b00:	492d      	ldr	r1, [pc, #180]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 8002b02:	4313      	orrs	r3, r2
 8002b04:	604b      	str	r3, [r1, #4]
 8002b06:	e01a      	b.n	8002b3e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b08:	4b2b      	ldr	r3, [pc, #172]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a2a      	ldr	r2, [pc, #168]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 8002b0e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002b12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b14:	f7ff f8dc 	bl	8001cd0 <HAL_GetTick>
 8002b18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b1a:	e008      	b.n	8002b2e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b1c:	f7ff f8d8 	bl	8001cd0 <HAL_GetTick>
 8002b20:	4602      	mov	r2, r0
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	2b02      	cmp	r3, #2
 8002b28:	d901      	bls.n	8002b2e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e20e      	b.n	8002f4c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b2e:	4b22      	ldr	r3, [pc, #136]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d1f0      	bne.n	8002b1c <HAL_RCC_OscConfig+0x1e0>
 8002b3a:	e000      	b.n	8002b3e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b3c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 0308 	and.w	r3, r3, #8
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d041      	beq.n	8002bce <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	695b      	ldr	r3, [r3, #20]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d01c      	beq.n	8002b8c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b52:	4b19      	ldr	r3, [pc, #100]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 8002b54:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b58:	4a17      	ldr	r2, [pc, #92]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 8002b5a:	f043 0301 	orr.w	r3, r3, #1
 8002b5e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b62:	f7ff f8b5 	bl	8001cd0 <HAL_GetTick>
 8002b66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b68:	e008      	b.n	8002b7c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b6a:	f7ff f8b1 	bl	8001cd0 <HAL_GetTick>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	2b02      	cmp	r3, #2
 8002b76:	d901      	bls.n	8002b7c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002b78:	2303      	movs	r3, #3
 8002b7a:	e1e7      	b.n	8002f4c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b7c:	4b0e      	ldr	r3, [pc, #56]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 8002b7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b82:	f003 0302 	and.w	r3, r3, #2
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d0ef      	beq.n	8002b6a <HAL_RCC_OscConfig+0x22e>
 8002b8a:	e020      	b.n	8002bce <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b8c:	4b0a      	ldr	r3, [pc, #40]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 8002b8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b92:	4a09      	ldr	r2, [pc, #36]	@ (8002bb8 <HAL_RCC_OscConfig+0x27c>)
 8002b94:	f023 0301 	bic.w	r3, r3, #1
 8002b98:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b9c:	f7ff f898 	bl	8001cd0 <HAL_GetTick>
 8002ba0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ba2:	e00d      	b.n	8002bc0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ba4:	f7ff f894 	bl	8001cd0 <HAL_GetTick>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d906      	bls.n	8002bc0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e1ca      	b.n	8002f4c <HAL_RCC_OscConfig+0x610>
 8002bb6:	bf00      	nop
 8002bb8:	40021000 	.word	0x40021000
 8002bbc:	20000010 	.word	0x20000010
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002bc0:	4b8c      	ldr	r3, [pc, #560]	@ (8002df4 <HAL_RCC_OscConfig+0x4b8>)
 8002bc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bc6:	f003 0302 	and.w	r3, r3, #2
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d1ea      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 0304 	and.w	r3, r3, #4
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	f000 80a6 	beq.w	8002d28 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002be0:	4b84      	ldr	r3, [pc, #528]	@ (8002df4 <HAL_RCC_OscConfig+0x4b8>)
 8002be2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002be4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d101      	bne.n	8002bf0 <HAL_RCC_OscConfig+0x2b4>
 8002bec:	2301      	movs	r3, #1
 8002bee:	e000      	b.n	8002bf2 <HAL_RCC_OscConfig+0x2b6>
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d00d      	beq.n	8002c12 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bf6:	4b7f      	ldr	r3, [pc, #508]	@ (8002df4 <HAL_RCC_OscConfig+0x4b8>)
 8002bf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bfa:	4a7e      	ldr	r2, [pc, #504]	@ (8002df4 <HAL_RCC_OscConfig+0x4b8>)
 8002bfc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c00:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c02:	4b7c      	ldr	r3, [pc, #496]	@ (8002df4 <HAL_RCC_OscConfig+0x4b8>)
 8002c04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c0a:	60fb      	str	r3, [r7, #12]
 8002c0c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c12:	4b79      	ldr	r3, [pc, #484]	@ (8002df8 <HAL_RCC_OscConfig+0x4bc>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d118      	bne.n	8002c50 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c1e:	4b76      	ldr	r3, [pc, #472]	@ (8002df8 <HAL_RCC_OscConfig+0x4bc>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a75      	ldr	r2, [pc, #468]	@ (8002df8 <HAL_RCC_OscConfig+0x4bc>)
 8002c24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c2a:	f7ff f851 	bl	8001cd0 <HAL_GetTick>
 8002c2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c30:	e008      	b.n	8002c44 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c32:	f7ff f84d 	bl	8001cd0 <HAL_GetTick>
 8002c36:	4602      	mov	r2, r0
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	1ad3      	subs	r3, r2, r3
 8002c3c:	2b02      	cmp	r3, #2
 8002c3e:	d901      	bls.n	8002c44 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002c40:	2303      	movs	r3, #3
 8002c42:	e183      	b.n	8002f4c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c44:	4b6c      	ldr	r3, [pc, #432]	@ (8002df8 <HAL_RCC_OscConfig+0x4bc>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d0f0      	beq.n	8002c32 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d108      	bne.n	8002c6a <HAL_RCC_OscConfig+0x32e>
 8002c58:	4b66      	ldr	r3, [pc, #408]	@ (8002df4 <HAL_RCC_OscConfig+0x4b8>)
 8002c5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c5e:	4a65      	ldr	r2, [pc, #404]	@ (8002df4 <HAL_RCC_OscConfig+0x4b8>)
 8002c60:	f043 0301 	orr.w	r3, r3, #1
 8002c64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c68:	e024      	b.n	8002cb4 <HAL_RCC_OscConfig+0x378>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	2b05      	cmp	r3, #5
 8002c70:	d110      	bne.n	8002c94 <HAL_RCC_OscConfig+0x358>
 8002c72:	4b60      	ldr	r3, [pc, #384]	@ (8002df4 <HAL_RCC_OscConfig+0x4b8>)
 8002c74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c78:	4a5e      	ldr	r2, [pc, #376]	@ (8002df4 <HAL_RCC_OscConfig+0x4b8>)
 8002c7a:	f043 0304 	orr.w	r3, r3, #4
 8002c7e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c82:	4b5c      	ldr	r3, [pc, #368]	@ (8002df4 <HAL_RCC_OscConfig+0x4b8>)
 8002c84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c88:	4a5a      	ldr	r2, [pc, #360]	@ (8002df4 <HAL_RCC_OscConfig+0x4b8>)
 8002c8a:	f043 0301 	orr.w	r3, r3, #1
 8002c8e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c92:	e00f      	b.n	8002cb4 <HAL_RCC_OscConfig+0x378>
 8002c94:	4b57      	ldr	r3, [pc, #348]	@ (8002df4 <HAL_RCC_OscConfig+0x4b8>)
 8002c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c9a:	4a56      	ldr	r2, [pc, #344]	@ (8002df4 <HAL_RCC_OscConfig+0x4b8>)
 8002c9c:	f023 0301 	bic.w	r3, r3, #1
 8002ca0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ca4:	4b53      	ldr	r3, [pc, #332]	@ (8002df4 <HAL_RCC_OscConfig+0x4b8>)
 8002ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002caa:	4a52      	ldr	r2, [pc, #328]	@ (8002df4 <HAL_RCC_OscConfig+0x4b8>)
 8002cac:	f023 0304 	bic.w	r3, r3, #4
 8002cb0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d016      	beq.n	8002cea <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cbc:	f7ff f808 	bl	8001cd0 <HAL_GetTick>
 8002cc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cc2:	e00a      	b.n	8002cda <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cc4:	f7ff f804 	bl	8001cd0 <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d901      	bls.n	8002cda <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e138      	b.n	8002f4c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cda:	4b46      	ldr	r3, [pc, #280]	@ (8002df4 <HAL_RCC_OscConfig+0x4b8>)
 8002cdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ce0:	f003 0302 	and.w	r3, r3, #2
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d0ed      	beq.n	8002cc4 <HAL_RCC_OscConfig+0x388>
 8002ce8:	e015      	b.n	8002d16 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cea:	f7fe fff1 	bl	8001cd0 <HAL_GetTick>
 8002cee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cf0:	e00a      	b.n	8002d08 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cf2:	f7fe ffed 	bl	8001cd0 <HAL_GetTick>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d901      	bls.n	8002d08 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002d04:	2303      	movs	r3, #3
 8002d06:	e121      	b.n	8002f4c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d08:	4b3a      	ldr	r3, [pc, #232]	@ (8002df4 <HAL_RCC_OscConfig+0x4b8>)
 8002d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d0e:	f003 0302 	and.w	r3, r3, #2
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d1ed      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d16:	7ffb      	ldrb	r3, [r7, #31]
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d105      	bne.n	8002d28 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d1c:	4b35      	ldr	r3, [pc, #212]	@ (8002df4 <HAL_RCC_OscConfig+0x4b8>)
 8002d1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d20:	4a34      	ldr	r2, [pc, #208]	@ (8002df4 <HAL_RCC_OscConfig+0x4b8>)
 8002d22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d26:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 0320 	and.w	r3, r3, #32
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d03c      	beq.n	8002dae <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	699b      	ldr	r3, [r3, #24]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d01c      	beq.n	8002d76 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002d3c:	4b2d      	ldr	r3, [pc, #180]	@ (8002df4 <HAL_RCC_OscConfig+0x4b8>)
 8002d3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d42:	4a2c      	ldr	r2, [pc, #176]	@ (8002df4 <HAL_RCC_OscConfig+0x4b8>)
 8002d44:	f043 0301 	orr.w	r3, r3, #1
 8002d48:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d4c:	f7fe ffc0 	bl	8001cd0 <HAL_GetTick>
 8002d50:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002d52:	e008      	b.n	8002d66 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d54:	f7fe ffbc 	bl	8001cd0 <HAL_GetTick>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	1ad3      	subs	r3, r2, r3
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	d901      	bls.n	8002d66 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002d62:	2303      	movs	r3, #3
 8002d64:	e0f2      	b.n	8002f4c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002d66:	4b23      	ldr	r3, [pc, #140]	@ (8002df4 <HAL_RCC_OscConfig+0x4b8>)
 8002d68:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d6c:	f003 0302 	and.w	r3, r3, #2
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d0ef      	beq.n	8002d54 <HAL_RCC_OscConfig+0x418>
 8002d74:	e01b      	b.n	8002dae <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002d76:	4b1f      	ldr	r3, [pc, #124]	@ (8002df4 <HAL_RCC_OscConfig+0x4b8>)
 8002d78:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d7c:	4a1d      	ldr	r2, [pc, #116]	@ (8002df4 <HAL_RCC_OscConfig+0x4b8>)
 8002d7e:	f023 0301 	bic.w	r3, r3, #1
 8002d82:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d86:	f7fe ffa3 	bl	8001cd0 <HAL_GetTick>
 8002d8a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002d8c:	e008      	b.n	8002da0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d8e:	f7fe ff9f 	bl	8001cd0 <HAL_GetTick>
 8002d92:	4602      	mov	r2, r0
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	2b02      	cmp	r3, #2
 8002d9a:	d901      	bls.n	8002da0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002d9c:	2303      	movs	r3, #3
 8002d9e:	e0d5      	b.n	8002f4c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002da0:	4b14      	ldr	r3, [pc, #80]	@ (8002df4 <HAL_RCC_OscConfig+0x4b8>)
 8002da2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002da6:	f003 0302 	and.w	r3, r3, #2
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d1ef      	bne.n	8002d8e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	69db      	ldr	r3, [r3, #28]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	f000 80c9 	beq.w	8002f4a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002db8:	4b0e      	ldr	r3, [pc, #56]	@ (8002df4 <HAL_RCC_OscConfig+0x4b8>)
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	f003 030c 	and.w	r3, r3, #12
 8002dc0:	2b0c      	cmp	r3, #12
 8002dc2:	f000 8083 	beq.w	8002ecc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	69db      	ldr	r3, [r3, #28]
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d15e      	bne.n	8002e8c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dce:	4b09      	ldr	r3, [pc, #36]	@ (8002df4 <HAL_RCC_OscConfig+0x4b8>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a08      	ldr	r2, [pc, #32]	@ (8002df4 <HAL_RCC_OscConfig+0x4b8>)
 8002dd4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002dd8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dda:	f7fe ff79 	bl	8001cd0 <HAL_GetTick>
 8002dde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002de0:	e00c      	b.n	8002dfc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002de2:	f7fe ff75 	bl	8001cd0 <HAL_GetTick>
 8002de6:	4602      	mov	r2, r0
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	2b02      	cmp	r3, #2
 8002dee:	d905      	bls.n	8002dfc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002df0:	2303      	movs	r3, #3
 8002df2:	e0ab      	b.n	8002f4c <HAL_RCC_OscConfig+0x610>
 8002df4:	40021000 	.word	0x40021000
 8002df8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002dfc:	4b55      	ldr	r3, [pc, #340]	@ (8002f54 <HAL_RCC_OscConfig+0x618>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d1ec      	bne.n	8002de2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e08:	4b52      	ldr	r3, [pc, #328]	@ (8002f54 <HAL_RCC_OscConfig+0x618>)
 8002e0a:	68da      	ldr	r2, [r3, #12]
 8002e0c:	4b52      	ldr	r3, [pc, #328]	@ (8002f58 <HAL_RCC_OscConfig+0x61c>)
 8002e0e:	4013      	ands	r3, r2
 8002e10:	687a      	ldr	r2, [r7, #4]
 8002e12:	6a11      	ldr	r1, [r2, #32]
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002e18:	3a01      	subs	r2, #1
 8002e1a:	0112      	lsls	r2, r2, #4
 8002e1c:	4311      	orrs	r1, r2
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002e22:	0212      	lsls	r2, r2, #8
 8002e24:	4311      	orrs	r1, r2
 8002e26:	687a      	ldr	r2, [r7, #4]
 8002e28:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002e2a:	0852      	lsrs	r2, r2, #1
 8002e2c:	3a01      	subs	r2, #1
 8002e2e:	0552      	lsls	r2, r2, #21
 8002e30:	4311      	orrs	r1, r2
 8002e32:	687a      	ldr	r2, [r7, #4]
 8002e34:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002e36:	0852      	lsrs	r2, r2, #1
 8002e38:	3a01      	subs	r2, #1
 8002e3a:	0652      	lsls	r2, r2, #25
 8002e3c:	4311      	orrs	r1, r2
 8002e3e:	687a      	ldr	r2, [r7, #4]
 8002e40:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002e42:	06d2      	lsls	r2, r2, #27
 8002e44:	430a      	orrs	r2, r1
 8002e46:	4943      	ldr	r1, [pc, #268]	@ (8002f54 <HAL_RCC_OscConfig+0x618>)
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e4c:	4b41      	ldr	r3, [pc, #260]	@ (8002f54 <HAL_RCC_OscConfig+0x618>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a40      	ldr	r2, [pc, #256]	@ (8002f54 <HAL_RCC_OscConfig+0x618>)
 8002e52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e56:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e58:	4b3e      	ldr	r3, [pc, #248]	@ (8002f54 <HAL_RCC_OscConfig+0x618>)
 8002e5a:	68db      	ldr	r3, [r3, #12]
 8002e5c:	4a3d      	ldr	r2, [pc, #244]	@ (8002f54 <HAL_RCC_OscConfig+0x618>)
 8002e5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e62:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e64:	f7fe ff34 	bl	8001cd0 <HAL_GetTick>
 8002e68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e6a:	e008      	b.n	8002e7e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e6c:	f7fe ff30 	bl	8001cd0 <HAL_GetTick>
 8002e70:	4602      	mov	r2, r0
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	1ad3      	subs	r3, r2, r3
 8002e76:	2b02      	cmp	r3, #2
 8002e78:	d901      	bls.n	8002e7e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002e7a:	2303      	movs	r3, #3
 8002e7c:	e066      	b.n	8002f4c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e7e:	4b35      	ldr	r3, [pc, #212]	@ (8002f54 <HAL_RCC_OscConfig+0x618>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d0f0      	beq.n	8002e6c <HAL_RCC_OscConfig+0x530>
 8002e8a:	e05e      	b.n	8002f4a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e8c:	4b31      	ldr	r3, [pc, #196]	@ (8002f54 <HAL_RCC_OscConfig+0x618>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a30      	ldr	r2, [pc, #192]	@ (8002f54 <HAL_RCC_OscConfig+0x618>)
 8002e92:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e98:	f7fe ff1a 	bl	8001cd0 <HAL_GetTick>
 8002e9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e9e:	e008      	b.n	8002eb2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ea0:	f7fe ff16 	bl	8001cd0 <HAL_GetTick>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	d901      	bls.n	8002eb2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	e04c      	b.n	8002f4c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002eb2:	4b28      	ldr	r3, [pc, #160]	@ (8002f54 <HAL_RCC_OscConfig+0x618>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d1f0      	bne.n	8002ea0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002ebe:	4b25      	ldr	r3, [pc, #148]	@ (8002f54 <HAL_RCC_OscConfig+0x618>)
 8002ec0:	68da      	ldr	r2, [r3, #12]
 8002ec2:	4924      	ldr	r1, [pc, #144]	@ (8002f54 <HAL_RCC_OscConfig+0x618>)
 8002ec4:	4b25      	ldr	r3, [pc, #148]	@ (8002f5c <HAL_RCC_OscConfig+0x620>)
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	60cb      	str	r3, [r1, #12]
 8002eca:	e03e      	b.n	8002f4a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	69db      	ldr	r3, [r3, #28]
 8002ed0:	2b01      	cmp	r3, #1
 8002ed2:	d101      	bne.n	8002ed8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	e039      	b.n	8002f4c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002ed8:	4b1e      	ldr	r3, [pc, #120]	@ (8002f54 <HAL_RCC_OscConfig+0x618>)
 8002eda:	68db      	ldr	r3, [r3, #12]
 8002edc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	f003 0203 	and.w	r2, r3, #3
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6a1b      	ldr	r3, [r3, #32]
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	d12c      	bne.n	8002f46 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ef6:	3b01      	subs	r3, #1
 8002ef8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002efa:	429a      	cmp	r2, r3
 8002efc:	d123      	bne.n	8002f46 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f08:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	d11b      	bne.n	8002f46 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f18:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	d113      	bne.n	8002f46 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f28:	085b      	lsrs	r3, r3, #1
 8002f2a:	3b01      	subs	r3, #1
 8002f2c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	d109      	bne.n	8002f46 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f3c:	085b      	lsrs	r3, r3, #1
 8002f3e:	3b01      	subs	r3, #1
 8002f40:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d001      	beq.n	8002f4a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e000      	b.n	8002f4c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002f4a:	2300      	movs	r3, #0
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3720      	adds	r7, #32
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}
 8002f54:	40021000 	.word	0x40021000
 8002f58:	019f800c 	.word	0x019f800c
 8002f5c:	feeefffc 	.word	0xfeeefffc

08002f60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b086      	sub	sp, #24
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
 8002f68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d101      	bne.n	8002f78 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	e11e      	b.n	80031b6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f78:	4b91      	ldr	r3, [pc, #580]	@ (80031c0 <HAL_RCC_ClockConfig+0x260>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 030f 	and.w	r3, r3, #15
 8002f80:	683a      	ldr	r2, [r7, #0]
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d910      	bls.n	8002fa8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f86:	4b8e      	ldr	r3, [pc, #568]	@ (80031c0 <HAL_RCC_ClockConfig+0x260>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f023 020f 	bic.w	r2, r3, #15
 8002f8e:	498c      	ldr	r1, [pc, #560]	@ (80031c0 <HAL_RCC_ClockConfig+0x260>)
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	4313      	orrs	r3, r2
 8002f94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f96:	4b8a      	ldr	r3, [pc, #552]	@ (80031c0 <HAL_RCC_ClockConfig+0x260>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 030f 	and.w	r3, r3, #15
 8002f9e:	683a      	ldr	r2, [r7, #0]
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d001      	beq.n	8002fa8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	e106      	b.n	80031b6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 0301 	and.w	r3, r3, #1
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d073      	beq.n	800309c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	2b03      	cmp	r3, #3
 8002fba:	d129      	bne.n	8003010 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fbc:	4b81      	ldr	r3, [pc, #516]	@ (80031c4 <HAL_RCC_ClockConfig+0x264>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d101      	bne.n	8002fcc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e0f4      	b.n	80031b6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002fcc:	f000 f99e 	bl	800330c <RCC_GetSysClockFreqFromPLLSource>
 8002fd0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	4a7c      	ldr	r2, [pc, #496]	@ (80031c8 <HAL_RCC_ClockConfig+0x268>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d93f      	bls.n	800305a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002fda:	4b7a      	ldr	r3, [pc, #488]	@ (80031c4 <HAL_RCC_ClockConfig+0x264>)
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d009      	beq.n	8002ffa <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d033      	beq.n	800305a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d12f      	bne.n	800305a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002ffa:	4b72      	ldr	r3, [pc, #456]	@ (80031c4 <HAL_RCC_ClockConfig+0x264>)
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003002:	4a70      	ldr	r2, [pc, #448]	@ (80031c4 <HAL_RCC_ClockConfig+0x264>)
 8003004:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003008:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800300a:	2380      	movs	r3, #128	@ 0x80
 800300c:	617b      	str	r3, [r7, #20]
 800300e:	e024      	b.n	800305a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	2b02      	cmp	r3, #2
 8003016:	d107      	bne.n	8003028 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003018:	4b6a      	ldr	r3, [pc, #424]	@ (80031c4 <HAL_RCC_ClockConfig+0x264>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003020:	2b00      	cmp	r3, #0
 8003022:	d109      	bne.n	8003038 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003024:	2301      	movs	r3, #1
 8003026:	e0c6      	b.n	80031b6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003028:	4b66      	ldr	r3, [pc, #408]	@ (80031c4 <HAL_RCC_ClockConfig+0x264>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003030:	2b00      	cmp	r3, #0
 8003032:	d101      	bne.n	8003038 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e0be      	b.n	80031b6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003038:	f000 f8ce 	bl	80031d8 <HAL_RCC_GetSysClockFreq>
 800303c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	4a61      	ldr	r2, [pc, #388]	@ (80031c8 <HAL_RCC_ClockConfig+0x268>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d909      	bls.n	800305a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003046:	4b5f      	ldr	r3, [pc, #380]	@ (80031c4 <HAL_RCC_ClockConfig+0x264>)
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800304e:	4a5d      	ldr	r2, [pc, #372]	@ (80031c4 <HAL_RCC_ClockConfig+0x264>)
 8003050:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003054:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003056:	2380      	movs	r3, #128	@ 0x80
 8003058:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800305a:	4b5a      	ldr	r3, [pc, #360]	@ (80031c4 <HAL_RCC_ClockConfig+0x264>)
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	f023 0203 	bic.w	r2, r3, #3
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	4957      	ldr	r1, [pc, #348]	@ (80031c4 <HAL_RCC_ClockConfig+0x264>)
 8003068:	4313      	orrs	r3, r2
 800306a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800306c:	f7fe fe30 	bl	8001cd0 <HAL_GetTick>
 8003070:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003072:	e00a      	b.n	800308a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003074:	f7fe fe2c 	bl	8001cd0 <HAL_GetTick>
 8003078:	4602      	mov	r2, r0
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	1ad3      	subs	r3, r2, r3
 800307e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003082:	4293      	cmp	r3, r2
 8003084:	d901      	bls.n	800308a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003086:	2303      	movs	r3, #3
 8003088:	e095      	b.n	80031b6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800308a:	4b4e      	ldr	r3, [pc, #312]	@ (80031c4 <HAL_RCC_ClockConfig+0x264>)
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	f003 020c 	and.w	r2, r3, #12
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	429a      	cmp	r2, r3
 800309a:	d1eb      	bne.n	8003074 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f003 0302 	and.w	r3, r3, #2
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d023      	beq.n	80030f0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 0304 	and.w	r3, r3, #4
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d005      	beq.n	80030c0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030b4:	4b43      	ldr	r3, [pc, #268]	@ (80031c4 <HAL_RCC_ClockConfig+0x264>)
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	4a42      	ldr	r2, [pc, #264]	@ (80031c4 <HAL_RCC_ClockConfig+0x264>)
 80030ba:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80030be:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0308 	and.w	r3, r3, #8
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d007      	beq.n	80030dc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80030cc:	4b3d      	ldr	r3, [pc, #244]	@ (80031c4 <HAL_RCC_ClockConfig+0x264>)
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80030d4:	4a3b      	ldr	r2, [pc, #236]	@ (80031c4 <HAL_RCC_ClockConfig+0x264>)
 80030d6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80030da:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030dc:	4b39      	ldr	r3, [pc, #228]	@ (80031c4 <HAL_RCC_ClockConfig+0x264>)
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	4936      	ldr	r1, [pc, #216]	@ (80031c4 <HAL_RCC_ClockConfig+0x264>)
 80030ea:	4313      	orrs	r3, r2
 80030ec:	608b      	str	r3, [r1, #8]
 80030ee:	e008      	b.n	8003102 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80030f0:	697b      	ldr	r3, [r7, #20]
 80030f2:	2b80      	cmp	r3, #128	@ 0x80
 80030f4:	d105      	bne.n	8003102 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80030f6:	4b33      	ldr	r3, [pc, #204]	@ (80031c4 <HAL_RCC_ClockConfig+0x264>)
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	4a32      	ldr	r2, [pc, #200]	@ (80031c4 <HAL_RCC_ClockConfig+0x264>)
 80030fc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003100:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003102:	4b2f      	ldr	r3, [pc, #188]	@ (80031c0 <HAL_RCC_ClockConfig+0x260>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 030f 	and.w	r3, r3, #15
 800310a:	683a      	ldr	r2, [r7, #0]
 800310c:	429a      	cmp	r2, r3
 800310e:	d21d      	bcs.n	800314c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003110:	4b2b      	ldr	r3, [pc, #172]	@ (80031c0 <HAL_RCC_ClockConfig+0x260>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f023 020f 	bic.w	r2, r3, #15
 8003118:	4929      	ldr	r1, [pc, #164]	@ (80031c0 <HAL_RCC_ClockConfig+0x260>)
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	4313      	orrs	r3, r2
 800311e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003120:	f7fe fdd6 	bl	8001cd0 <HAL_GetTick>
 8003124:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003126:	e00a      	b.n	800313e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003128:	f7fe fdd2 	bl	8001cd0 <HAL_GetTick>
 800312c:	4602      	mov	r2, r0
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003136:	4293      	cmp	r3, r2
 8003138:	d901      	bls.n	800313e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800313a:	2303      	movs	r3, #3
 800313c:	e03b      	b.n	80031b6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800313e:	4b20      	ldr	r3, [pc, #128]	@ (80031c0 <HAL_RCC_ClockConfig+0x260>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 030f 	and.w	r3, r3, #15
 8003146:	683a      	ldr	r2, [r7, #0]
 8003148:	429a      	cmp	r2, r3
 800314a:	d1ed      	bne.n	8003128 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 0304 	and.w	r3, r3, #4
 8003154:	2b00      	cmp	r3, #0
 8003156:	d008      	beq.n	800316a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003158:	4b1a      	ldr	r3, [pc, #104]	@ (80031c4 <HAL_RCC_ClockConfig+0x264>)
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	68db      	ldr	r3, [r3, #12]
 8003164:	4917      	ldr	r1, [pc, #92]	@ (80031c4 <HAL_RCC_ClockConfig+0x264>)
 8003166:	4313      	orrs	r3, r2
 8003168:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 0308 	and.w	r3, r3, #8
 8003172:	2b00      	cmp	r3, #0
 8003174:	d009      	beq.n	800318a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003176:	4b13      	ldr	r3, [pc, #76]	@ (80031c4 <HAL_RCC_ClockConfig+0x264>)
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	691b      	ldr	r3, [r3, #16]
 8003182:	00db      	lsls	r3, r3, #3
 8003184:	490f      	ldr	r1, [pc, #60]	@ (80031c4 <HAL_RCC_ClockConfig+0x264>)
 8003186:	4313      	orrs	r3, r2
 8003188:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800318a:	f000 f825 	bl	80031d8 <HAL_RCC_GetSysClockFreq>
 800318e:	4602      	mov	r2, r0
 8003190:	4b0c      	ldr	r3, [pc, #48]	@ (80031c4 <HAL_RCC_ClockConfig+0x264>)
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	091b      	lsrs	r3, r3, #4
 8003196:	f003 030f 	and.w	r3, r3, #15
 800319a:	490c      	ldr	r1, [pc, #48]	@ (80031cc <HAL_RCC_ClockConfig+0x26c>)
 800319c:	5ccb      	ldrb	r3, [r1, r3]
 800319e:	f003 031f 	and.w	r3, r3, #31
 80031a2:	fa22 f303 	lsr.w	r3, r2, r3
 80031a6:	4a0a      	ldr	r2, [pc, #40]	@ (80031d0 <HAL_RCC_ClockConfig+0x270>)
 80031a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80031aa:	4b0a      	ldr	r3, [pc, #40]	@ (80031d4 <HAL_RCC_ClockConfig+0x274>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4618      	mov	r0, r3
 80031b0:	f7fe fd42 	bl	8001c38 <HAL_InitTick>
 80031b4:	4603      	mov	r3, r0
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3718      	adds	r7, #24
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	bf00      	nop
 80031c0:	40022000 	.word	0x40022000
 80031c4:	40021000 	.word	0x40021000
 80031c8:	04c4b400 	.word	0x04c4b400
 80031cc:	08007508 	.word	0x08007508
 80031d0:	2000000c 	.word	0x2000000c
 80031d4:	20000010 	.word	0x20000010

080031d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031d8:	b480      	push	{r7}
 80031da:	b087      	sub	sp, #28
 80031dc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80031de:	4b2c      	ldr	r3, [pc, #176]	@ (8003290 <HAL_RCC_GetSysClockFreq+0xb8>)
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	f003 030c 	and.w	r3, r3, #12
 80031e6:	2b04      	cmp	r3, #4
 80031e8:	d102      	bne.n	80031f0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80031ea:	4b2a      	ldr	r3, [pc, #168]	@ (8003294 <HAL_RCC_GetSysClockFreq+0xbc>)
 80031ec:	613b      	str	r3, [r7, #16]
 80031ee:	e047      	b.n	8003280 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80031f0:	4b27      	ldr	r3, [pc, #156]	@ (8003290 <HAL_RCC_GetSysClockFreq+0xb8>)
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	f003 030c 	and.w	r3, r3, #12
 80031f8:	2b08      	cmp	r3, #8
 80031fa:	d102      	bne.n	8003202 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80031fc:	4b26      	ldr	r3, [pc, #152]	@ (8003298 <HAL_RCC_GetSysClockFreq+0xc0>)
 80031fe:	613b      	str	r3, [r7, #16]
 8003200:	e03e      	b.n	8003280 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003202:	4b23      	ldr	r3, [pc, #140]	@ (8003290 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	f003 030c 	and.w	r3, r3, #12
 800320a:	2b0c      	cmp	r3, #12
 800320c:	d136      	bne.n	800327c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800320e:	4b20      	ldr	r3, [pc, #128]	@ (8003290 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	f003 0303 	and.w	r3, r3, #3
 8003216:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003218:	4b1d      	ldr	r3, [pc, #116]	@ (8003290 <HAL_RCC_GetSysClockFreq+0xb8>)
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	091b      	lsrs	r3, r3, #4
 800321e:	f003 030f 	and.w	r3, r3, #15
 8003222:	3301      	adds	r3, #1
 8003224:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2b03      	cmp	r3, #3
 800322a:	d10c      	bne.n	8003246 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800322c:	4a1a      	ldr	r2, [pc, #104]	@ (8003298 <HAL_RCC_GetSysClockFreq+0xc0>)
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	fbb2 f3f3 	udiv	r3, r2, r3
 8003234:	4a16      	ldr	r2, [pc, #88]	@ (8003290 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003236:	68d2      	ldr	r2, [r2, #12]
 8003238:	0a12      	lsrs	r2, r2, #8
 800323a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800323e:	fb02 f303 	mul.w	r3, r2, r3
 8003242:	617b      	str	r3, [r7, #20]
      break;
 8003244:	e00c      	b.n	8003260 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003246:	4a13      	ldr	r2, [pc, #76]	@ (8003294 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	fbb2 f3f3 	udiv	r3, r2, r3
 800324e:	4a10      	ldr	r2, [pc, #64]	@ (8003290 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003250:	68d2      	ldr	r2, [r2, #12]
 8003252:	0a12      	lsrs	r2, r2, #8
 8003254:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003258:	fb02 f303 	mul.w	r3, r2, r3
 800325c:	617b      	str	r3, [r7, #20]
      break;
 800325e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003260:	4b0b      	ldr	r3, [pc, #44]	@ (8003290 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	0e5b      	lsrs	r3, r3, #25
 8003266:	f003 0303 	and.w	r3, r3, #3
 800326a:	3301      	adds	r3, #1
 800326c:	005b      	lsls	r3, r3, #1
 800326e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003270:	697a      	ldr	r2, [r7, #20]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	fbb2 f3f3 	udiv	r3, r2, r3
 8003278:	613b      	str	r3, [r7, #16]
 800327a:	e001      	b.n	8003280 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800327c:	2300      	movs	r3, #0
 800327e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003280:	693b      	ldr	r3, [r7, #16]
}
 8003282:	4618      	mov	r0, r3
 8003284:	371c      	adds	r7, #28
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr
 800328e:	bf00      	nop
 8003290:	40021000 	.word	0x40021000
 8003294:	00f42400 	.word	0x00f42400
 8003298:	016e3600 	.word	0x016e3600

0800329c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800329c:	b480      	push	{r7}
 800329e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032a0:	4b03      	ldr	r3, [pc, #12]	@ (80032b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80032a2:	681b      	ldr	r3, [r3, #0]
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	46bd      	mov	sp, r7
 80032a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ac:	4770      	bx	lr
 80032ae:	bf00      	nop
 80032b0:	2000000c 	.word	0x2000000c

080032b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80032b8:	f7ff fff0 	bl	800329c <HAL_RCC_GetHCLKFreq>
 80032bc:	4602      	mov	r2, r0
 80032be:	4b06      	ldr	r3, [pc, #24]	@ (80032d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	0a1b      	lsrs	r3, r3, #8
 80032c4:	f003 0307 	and.w	r3, r3, #7
 80032c8:	4904      	ldr	r1, [pc, #16]	@ (80032dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80032ca:	5ccb      	ldrb	r3, [r1, r3]
 80032cc:	f003 031f 	and.w	r3, r3, #31
 80032d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032d4:	4618      	mov	r0, r3
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	40021000 	.word	0x40021000
 80032dc:	08007518 	.word	0x08007518

080032e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80032e4:	f7ff ffda 	bl	800329c <HAL_RCC_GetHCLKFreq>
 80032e8:	4602      	mov	r2, r0
 80032ea:	4b06      	ldr	r3, [pc, #24]	@ (8003304 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032ec:	689b      	ldr	r3, [r3, #8]
 80032ee:	0adb      	lsrs	r3, r3, #11
 80032f0:	f003 0307 	and.w	r3, r3, #7
 80032f4:	4904      	ldr	r1, [pc, #16]	@ (8003308 <HAL_RCC_GetPCLK2Freq+0x28>)
 80032f6:	5ccb      	ldrb	r3, [r1, r3]
 80032f8:	f003 031f 	and.w	r3, r3, #31
 80032fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003300:	4618      	mov	r0, r3
 8003302:	bd80      	pop	{r7, pc}
 8003304:	40021000 	.word	0x40021000
 8003308:	08007518 	.word	0x08007518

0800330c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800330c:	b480      	push	{r7}
 800330e:	b087      	sub	sp, #28
 8003310:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003312:	4b1e      	ldr	r3, [pc, #120]	@ (800338c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003314:	68db      	ldr	r3, [r3, #12]
 8003316:	f003 0303 	and.w	r3, r3, #3
 800331a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800331c:	4b1b      	ldr	r3, [pc, #108]	@ (800338c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	091b      	lsrs	r3, r3, #4
 8003322:	f003 030f 	and.w	r3, r3, #15
 8003326:	3301      	adds	r3, #1
 8003328:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	2b03      	cmp	r3, #3
 800332e:	d10c      	bne.n	800334a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003330:	4a17      	ldr	r2, [pc, #92]	@ (8003390 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	fbb2 f3f3 	udiv	r3, r2, r3
 8003338:	4a14      	ldr	r2, [pc, #80]	@ (800338c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800333a:	68d2      	ldr	r2, [r2, #12]
 800333c:	0a12      	lsrs	r2, r2, #8
 800333e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003342:	fb02 f303 	mul.w	r3, r2, r3
 8003346:	617b      	str	r3, [r7, #20]
    break;
 8003348:	e00c      	b.n	8003364 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800334a:	4a12      	ldr	r2, [pc, #72]	@ (8003394 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003352:	4a0e      	ldr	r2, [pc, #56]	@ (800338c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003354:	68d2      	ldr	r2, [r2, #12]
 8003356:	0a12      	lsrs	r2, r2, #8
 8003358:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800335c:	fb02 f303 	mul.w	r3, r2, r3
 8003360:	617b      	str	r3, [r7, #20]
    break;
 8003362:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003364:	4b09      	ldr	r3, [pc, #36]	@ (800338c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	0e5b      	lsrs	r3, r3, #25
 800336a:	f003 0303 	and.w	r3, r3, #3
 800336e:	3301      	adds	r3, #1
 8003370:	005b      	lsls	r3, r3, #1
 8003372:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003374:	697a      	ldr	r2, [r7, #20]
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	fbb2 f3f3 	udiv	r3, r2, r3
 800337c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800337e:	687b      	ldr	r3, [r7, #4]
}
 8003380:	4618      	mov	r0, r3
 8003382:	371c      	adds	r7, #28
 8003384:	46bd      	mov	sp, r7
 8003386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338a:	4770      	bx	lr
 800338c:	40021000 	.word	0x40021000
 8003390:	016e3600 	.word	0x016e3600
 8003394:	00f42400 	.word	0x00f42400

08003398 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b086      	sub	sp, #24
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80033a0:	2300      	movs	r3, #0
 80033a2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80033a4:	2300      	movs	r3, #0
 80033a6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	f000 8098 	beq.w	80034e6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033b6:	2300      	movs	r3, #0
 80033b8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033ba:	4b43      	ldr	r3, [pc, #268]	@ (80034c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d10d      	bne.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033c6:	4b40      	ldr	r3, [pc, #256]	@ (80034c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ca:	4a3f      	ldr	r2, [pc, #252]	@ (80034c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80033d2:	4b3d      	ldr	r3, [pc, #244]	@ (80034c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033da:	60bb      	str	r3, [r7, #8]
 80033dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033de:	2301      	movs	r3, #1
 80033e0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033e2:	4b3a      	ldr	r3, [pc, #232]	@ (80034cc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a39      	ldr	r2, [pc, #228]	@ (80034cc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80033e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033ec:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80033ee:	f7fe fc6f 	bl	8001cd0 <HAL_GetTick>
 80033f2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033f4:	e009      	b.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033f6:	f7fe fc6b 	bl	8001cd0 <HAL_GetTick>
 80033fa:	4602      	mov	r2, r0
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	1ad3      	subs	r3, r2, r3
 8003400:	2b02      	cmp	r3, #2
 8003402:	d902      	bls.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003404:	2303      	movs	r3, #3
 8003406:	74fb      	strb	r3, [r7, #19]
        break;
 8003408:	e005      	b.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800340a:	4b30      	ldr	r3, [pc, #192]	@ (80034cc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003412:	2b00      	cmp	r3, #0
 8003414:	d0ef      	beq.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003416:	7cfb      	ldrb	r3, [r7, #19]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d159      	bne.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800341c:	4b2a      	ldr	r3, [pc, #168]	@ (80034c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800341e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003422:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003426:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d01e      	beq.n	800346c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003432:	697a      	ldr	r2, [r7, #20]
 8003434:	429a      	cmp	r2, r3
 8003436:	d019      	beq.n	800346c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003438:	4b23      	ldr	r3, [pc, #140]	@ (80034c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800343a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800343e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003442:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003444:	4b20      	ldr	r3, [pc, #128]	@ (80034c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003446:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800344a:	4a1f      	ldr	r2, [pc, #124]	@ (80034c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800344c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003450:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003454:	4b1c      	ldr	r3, [pc, #112]	@ (80034c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003456:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800345a:	4a1b      	ldr	r2, [pc, #108]	@ (80034c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800345c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003460:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003464:	4a18      	ldr	r2, [pc, #96]	@ (80034c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	f003 0301 	and.w	r3, r3, #1
 8003472:	2b00      	cmp	r3, #0
 8003474:	d016      	beq.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003476:	f7fe fc2b 	bl	8001cd0 <HAL_GetTick>
 800347a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800347c:	e00b      	b.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800347e:	f7fe fc27 	bl	8001cd0 <HAL_GetTick>
 8003482:	4602      	mov	r2, r0
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	1ad3      	subs	r3, r2, r3
 8003488:	f241 3288 	movw	r2, #5000	@ 0x1388
 800348c:	4293      	cmp	r3, r2
 800348e:	d902      	bls.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003490:	2303      	movs	r3, #3
 8003492:	74fb      	strb	r3, [r7, #19]
            break;
 8003494:	e006      	b.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003496:	4b0c      	ldr	r3, [pc, #48]	@ (80034c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003498:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800349c:	f003 0302 	and.w	r3, r3, #2
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d0ec      	beq.n	800347e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80034a4:	7cfb      	ldrb	r3, [r7, #19]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d10b      	bne.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80034aa:	4b07      	ldr	r3, [pc, #28]	@ (80034c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034b8:	4903      	ldr	r1, [pc, #12]	@ (80034c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034ba:	4313      	orrs	r3, r2
 80034bc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80034c0:	e008      	b.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80034c2:	7cfb      	ldrb	r3, [r7, #19]
 80034c4:	74bb      	strb	r3, [r7, #18]
 80034c6:	e005      	b.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80034c8:	40021000 	.word	0x40021000
 80034cc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034d0:	7cfb      	ldrb	r3, [r7, #19]
 80034d2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034d4:	7c7b      	ldrb	r3, [r7, #17]
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d105      	bne.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034da:	4ba7      	ldr	r3, [pc, #668]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034de:	4aa6      	ldr	r2, [pc, #664]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034e4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 0301 	and.w	r3, r3, #1
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d00a      	beq.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80034f2:	4ba1      	ldr	r3, [pc, #644]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034f8:	f023 0203 	bic.w	r2, r3, #3
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	499d      	ldr	r1, [pc, #628]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003502:	4313      	orrs	r3, r2
 8003504:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0302 	and.w	r3, r3, #2
 8003510:	2b00      	cmp	r3, #0
 8003512:	d00a      	beq.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003514:	4b98      	ldr	r3, [pc, #608]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003516:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800351a:	f023 020c 	bic.w	r2, r3, #12
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	4995      	ldr	r1, [pc, #596]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003524:	4313      	orrs	r3, r2
 8003526:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f003 0304 	and.w	r3, r3, #4
 8003532:	2b00      	cmp	r3, #0
 8003534:	d00a      	beq.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003536:	4b90      	ldr	r3, [pc, #576]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003538:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800353c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	68db      	ldr	r3, [r3, #12]
 8003544:	498c      	ldr	r1, [pc, #560]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003546:	4313      	orrs	r3, r2
 8003548:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 0308 	and.w	r3, r3, #8
 8003554:	2b00      	cmp	r3, #0
 8003556:	d00a      	beq.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003558:	4b87      	ldr	r3, [pc, #540]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800355a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800355e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	691b      	ldr	r3, [r3, #16]
 8003566:	4984      	ldr	r1, [pc, #528]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003568:	4313      	orrs	r3, r2
 800356a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f003 0310 	and.w	r3, r3, #16
 8003576:	2b00      	cmp	r3, #0
 8003578:	d00a      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800357a:	4b7f      	ldr	r3, [pc, #508]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800357c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003580:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	695b      	ldr	r3, [r3, #20]
 8003588:	497b      	ldr	r1, [pc, #492]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800358a:	4313      	orrs	r3, r2
 800358c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 0320 	and.w	r3, r3, #32
 8003598:	2b00      	cmp	r3, #0
 800359a:	d00a      	beq.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800359c:	4b76      	ldr	r3, [pc, #472]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800359e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035a2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	699b      	ldr	r3, [r3, #24]
 80035aa:	4973      	ldr	r1, [pc, #460]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035ac:	4313      	orrs	r3, r2
 80035ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d00a      	beq.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80035be:	4b6e      	ldr	r3, [pc, #440]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035c4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	69db      	ldr	r3, [r3, #28]
 80035cc:	496a      	ldr	r1, [pc, #424]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035ce:	4313      	orrs	r3, r2
 80035d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d00a      	beq.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80035e0:	4b65      	ldr	r3, [pc, #404]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035e6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6a1b      	ldr	r3, [r3, #32]
 80035ee:	4962      	ldr	r1, [pc, #392]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035f0:	4313      	orrs	r3, r2
 80035f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d00a      	beq.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003602:	4b5d      	ldr	r3, [pc, #372]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003604:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003608:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003610:	4959      	ldr	r1, [pc, #356]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003612:	4313      	orrs	r3, r2
 8003614:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003620:	2b00      	cmp	r3, #0
 8003622:	d00a      	beq.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003624:	4b54      	ldr	r3, [pc, #336]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003626:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800362a:	f023 0203 	bic.w	r2, r3, #3
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003632:	4951      	ldr	r1, [pc, #324]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003634:	4313      	orrs	r3, r2
 8003636:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003642:	2b00      	cmp	r3, #0
 8003644:	d00a      	beq.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003646:	4b4c      	ldr	r3, [pc, #304]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003648:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800364c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003654:	4948      	ldr	r1, [pc, #288]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003656:	4313      	orrs	r3, r2
 8003658:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003664:	2b00      	cmp	r3, #0
 8003666:	d015      	beq.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003668:	4b43      	ldr	r3, [pc, #268]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800366a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800366e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003676:	4940      	ldr	r1, [pc, #256]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003678:	4313      	orrs	r3, r2
 800367a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003682:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003686:	d105      	bne.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003688:	4b3b      	ldr	r3, [pc, #236]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800368a:	68db      	ldr	r3, [r3, #12]
 800368c:	4a3a      	ldr	r2, [pc, #232]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800368e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003692:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800369c:	2b00      	cmp	r3, #0
 800369e:	d015      	beq.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80036a0:	4b35      	ldr	r3, [pc, #212]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036a6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036ae:	4932      	ldr	r1, [pc, #200]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036b0:	4313      	orrs	r3, r2
 80036b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80036be:	d105      	bne.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036c0:	4b2d      	ldr	r3, [pc, #180]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	4a2c      	ldr	r2, [pc, #176]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036ca:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d015      	beq.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80036d8:	4b27      	ldr	r3, [pc, #156]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036de:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036e6:	4924      	ldr	r1, [pc, #144]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036e8:	4313      	orrs	r3, r2
 80036ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036f6:	d105      	bne.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036f8:	4b1f      	ldr	r3, [pc, #124]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	4a1e      	ldr	r2, [pc, #120]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003702:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800370c:	2b00      	cmp	r3, #0
 800370e:	d015      	beq.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003710:	4b19      	ldr	r3, [pc, #100]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003712:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003716:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800371e:	4916      	ldr	r1, [pc, #88]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003720:	4313      	orrs	r3, r2
 8003722:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800372a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800372e:	d105      	bne.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003730:	4b11      	ldr	r3, [pc, #68]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003732:	68db      	ldr	r3, [r3, #12]
 8003734:	4a10      	ldr	r2, [pc, #64]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003736:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800373a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003744:	2b00      	cmp	r3, #0
 8003746:	d019      	beq.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003748:	4b0b      	ldr	r3, [pc, #44]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800374a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800374e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003756:	4908      	ldr	r1, [pc, #32]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003758:	4313      	orrs	r3, r2
 800375a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003762:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003766:	d109      	bne.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003768:	4b03      	ldr	r3, [pc, #12]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800376a:	68db      	ldr	r3, [r3, #12]
 800376c:	4a02      	ldr	r2, [pc, #8]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800376e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003772:	60d3      	str	r3, [r2, #12]
 8003774:	e002      	b.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003776:	bf00      	nop
 8003778:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003784:	2b00      	cmp	r3, #0
 8003786:	d015      	beq.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003788:	4b29      	ldr	r3, [pc, #164]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800378a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800378e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003796:	4926      	ldr	r1, [pc, #152]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003798:	4313      	orrs	r3, r2
 800379a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80037a6:	d105      	bne.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80037a8:	4b21      	ldr	r3, [pc, #132]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037aa:	68db      	ldr	r3, [r3, #12]
 80037ac:	4a20      	ldr	r2, [pc, #128]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037b2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d015      	beq.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80037c0:	4b1b      	ldr	r3, [pc, #108]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037c6:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037ce:	4918      	ldr	r1, [pc, #96]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037d0:	4313      	orrs	r3, r2
 80037d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037de:	d105      	bne.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80037e0:	4b13      	ldr	r3, [pc, #76]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037e2:	68db      	ldr	r3, [r3, #12]
 80037e4:	4a12      	ldr	r2, [pc, #72]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037ea:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d015      	beq.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80037f8:	4b0d      	ldr	r3, [pc, #52]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80037fe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003806:	490a      	ldr	r1, [pc, #40]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003808:	4313      	orrs	r3, r2
 800380a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003812:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003816:	d105      	bne.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003818:	4b05      	ldr	r3, [pc, #20]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800381a:	68db      	ldr	r3, [r3, #12]
 800381c:	4a04      	ldr	r2, [pc, #16]	@ (8003830 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800381e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003822:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003824:	7cbb      	ldrb	r3, [r7, #18]
}
 8003826:	4618      	mov	r0, r3
 8003828:	3718      	adds	r7, #24
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	40021000 	.word	0x40021000

08003834 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b084      	sub	sp, #16
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d101      	bne.n	8003846 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e09d      	b.n	8003982 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800384a:	2b00      	cmp	r3, #0
 800384c:	d108      	bne.n	8003860 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003856:	d009      	beq.n	800386c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2200      	movs	r2, #0
 800385c:	61da      	str	r2, [r3, #28]
 800385e:	e005      	b.n	800386c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2200      	movs	r2, #0
 8003864:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2200      	movs	r2, #0
 800386a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2200      	movs	r2, #0
 8003870:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003878:	b2db      	uxtb	r3, r3
 800387a:	2b00      	cmp	r3, #0
 800387c:	d106      	bne.n	800388c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2200      	movs	r2, #0
 8003882:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003886:	6878      	ldr	r0, [r7, #4]
 8003888:	f7fd ff7a 	bl	8001780 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2202      	movs	r2, #2
 8003890:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80038a2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	68db      	ldr	r3, [r3, #12]
 80038a8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80038ac:	d902      	bls.n	80038b4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80038ae:	2300      	movs	r3, #0
 80038b0:	60fb      	str	r3, [r7, #12]
 80038b2:	e002      	b.n	80038ba <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80038b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80038b8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80038c2:	d007      	beq.n	80038d4 <HAL_SPI_Init+0xa0>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	68db      	ldr	r3, [r3, #12]
 80038c8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80038cc:	d002      	beq.n	80038d4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2200      	movs	r2, #0
 80038d2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80038e4:	431a      	orrs	r2, r3
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	691b      	ldr	r3, [r3, #16]
 80038ea:	f003 0302 	and.w	r3, r3, #2
 80038ee:	431a      	orrs	r2, r3
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	695b      	ldr	r3, [r3, #20]
 80038f4:	f003 0301 	and.w	r3, r3, #1
 80038f8:	431a      	orrs	r2, r3
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	699b      	ldr	r3, [r3, #24]
 80038fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003902:	431a      	orrs	r2, r3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	69db      	ldr	r3, [r3, #28]
 8003908:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800390c:	431a      	orrs	r2, r3
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6a1b      	ldr	r3, [r3, #32]
 8003912:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003916:	ea42 0103 	orr.w	r1, r2, r3
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800391e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	430a      	orrs	r2, r1
 8003928:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	699b      	ldr	r3, [r3, #24]
 800392e:	0c1b      	lsrs	r3, r3, #16
 8003930:	f003 0204 	and.w	r2, r3, #4
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003938:	f003 0310 	and.w	r3, r3, #16
 800393c:	431a      	orrs	r2, r3
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003942:	f003 0308 	and.w	r3, r3, #8
 8003946:	431a      	orrs	r2, r3
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	68db      	ldr	r3, [r3, #12]
 800394c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003950:	ea42 0103 	orr.w	r1, r2, r3
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	430a      	orrs	r2, r1
 8003960:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	69da      	ldr	r2, [r3, #28]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003970:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2200      	movs	r2, #0
 8003976:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2201      	movs	r2, #1
 800397c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003980:	2300      	movs	r3, #0
}
 8003982:	4618      	mov	r0, r3
 8003984:	3710      	adds	r7, #16
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}

0800398a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800398a:	b580      	push	{r7, lr}
 800398c:	b088      	sub	sp, #32
 800398e:	af00      	add	r7, sp, #0
 8003990:	60f8      	str	r0, [r7, #12]
 8003992:	60b9      	str	r1, [r7, #8]
 8003994:	603b      	str	r3, [r7, #0]
 8003996:	4613      	mov	r3, r2
 8003998:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800399a:	f7fe f999 	bl	8001cd0 <HAL_GetTick>
 800399e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80039a0:	88fb      	ldrh	r3, [r7, #6]
 80039a2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d001      	beq.n	80039b4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80039b0:	2302      	movs	r3, #2
 80039b2:	e15c      	b.n	8003c6e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d002      	beq.n	80039c0 <HAL_SPI_Transmit+0x36>
 80039ba:	88fb      	ldrh	r3, [r7, #6]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d101      	bne.n	80039c4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	e154      	b.n	8003c6e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d101      	bne.n	80039d2 <HAL_SPI_Transmit+0x48>
 80039ce:	2302      	movs	r3, #2
 80039d0:	e14d      	b.n	8003c6e <HAL_SPI_Transmit+0x2e4>
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	2201      	movs	r2, #1
 80039d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2203      	movs	r2, #3
 80039de:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2200      	movs	r2, #0
 80039e6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	68ba      	ldr	r2, [r7, #8]
 80039ec:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	88fa      	ldrh	r2, [r7, #6]
 80039f2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	88fa      	ldrh	r2, [r7, #6]
 80039f8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	2200      	movs	r2, #0
 80039fe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	2200      	movs	r2, #0
 8003a04:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2200      	movs	r2, #0
 8003a14:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a24:	d10f      	bne.n	8003a46 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a34:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003a44:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a50:	2b40      	cmp	r3, #64	@ 0x40
 8003a52:	d007      	beq.n	8003a64 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003a62:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	68db      	ldr	r3, [r3, #12]
 8003a68:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003a6c:	d952      	bls.n	8003b14 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d002      	beq.n	8003a7c <HAL_SPI_Transmit+0xf2>
 8003a76:	8b7b      	ldrh	r3, [r7, #26]
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d145      	bne.n	8003b08 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a80:	881a      	ldrh	r2, [r3, #0]
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a8c:	1c9a      	adds	r2, r3, #2
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a96:	b29b      	uxth	r3, r3
 8003a98:	3b01      	subs	r3, #1
 8003a9a:	b29a      	uxth	r2, r3
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003aa0:	e032      	b.n	8003b08 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	689b      	ldr	r3, [r3, #8]
 8003aa8:	f003 0302 	and.w	r3, r3, #2
 8003aac:	2b02      	cmp	r3, #2
 8003aae:	d112      	bne.n	8003ad6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ab4:	881a      	ldrh	r2, [r3, #0]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ac0:	1c9a      	adds	r2, r3, #2
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003aca:	b29b      	uxth	r3, r3
 8003acc:	3b01      	subs	r3, #1
 8003ace:	b29a      	uxth	r2, r3
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003ad4:	e018      	b.n	8003b08 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ad6:	f7fe f8fb 	bl	8001cd0 <HAL_GetTick>
 8003ada:	4602      	mov	r2, r0
 8003adc:	69fb      	ldr	r3, [r7, #28]
 8003ade:	1ad3      	subs	r3, r2, r3
 8003ae0:	683a      	ldr	r2, [r7, #0]
 8003ae2:	429a      	cmp	r2, r3
 8003ae4:	d803      	bhi.n	8003aee <HAL_SPI_Transmit+0x164>
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aec:	d102      	bne.n	8003af4 <HAL_SPI_Transmit+0x16a>
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d109      	bne.n	8003b08 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2201      	movs	r2, #1
 8003af8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2200      	movs	r2, #0
 8003b00:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003b04:	2303      	movs	r3, #3
 8003b06:	e0b2      	b.n	8003c6e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b0c:	b29b      	uxth	r3, r3
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d1c7      	bne.n	8003aa2 <HAL_SPI_Transmit+0x118>
 8003b12:	e083      	b.n	8003c1c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d002      	beq.n	8003b22 <HAL_SPI_Transmit+0x198>
 8003b1c:	8b7b      	ldrh	r3, [r7, #26]
 8003b1e:	2b01      	cmp	r3, #1
 8003b20:	d177      	bne.n	8003c12 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b26:	b29b      	uxth	r3, r3
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	d912      	bls.n	8003b52 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b30:	881a      	ldrh	r2, [r3, #0]
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b3c:	1c9a      	adds	r2, r3, #2
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b46:	b29b      	uxth	r3, r3
 8003b48:	3b02      	subs	r3, #2
 8003b4a:	b29a      	uxth	r2, r3
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003b50:	e05f      	b.n	8003c12 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	330c      	adds	r3, #12
 8003b5c:	7812      	ldrb	r2, [r2, #0]
 8003b5e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b64:	1c5a      	adds	r2, r3, #1
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b6e:	b29b      	uxth	r3, r3
 8003b70:	3b01      	subs	r3, #1
 8003b72:	b29a      	uxth	r2, r3
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003b78:	e04b      	b.n	8003c12 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	f003 0302 	and.w	r3, r3, #2
 8003b84:	2b02      	cmp	r3, #2
 8003b86:	d12b      	bne.n	8003be0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b8c:	b29b      	uxth	r3, r3
 8003b8e:	2b01      	cmp	r3, #1
 8003b90:	d912      	bls.n	8003bb8 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b96:	881a      	ldrh	r2, [r3, #0]
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ba2:	1c9a      	adds	r2, r3, #2
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bac:	b29b      	uxth	r3, r3
 8003bae:	3b02      	subs	r3, #2
 8003bb0:	b29a      	uxth	r2, r3
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003bb6:	e02c      	b.n	8003c12 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	330c      	adds	r3, #12
 8003bc2:	7812      	ldrb	r2, [r2, #0]
 8003bc4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bca:	1c5a      	adds	r2, r3, #1
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	3b01      	subs	r3, #1
 8003bd8:	b29a      	uxth	r2, r3
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003bde:	e018      	b.n	8003c12 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003be0:	f7fe f876 	bl	8001cd0 <HAL_GetTick>
 8003be4:	4602      	mov	r2, r0
 8003be6:	69fb      	ldr	r3, [r7, #28]
 8003be8:	1ad3      	subs	r3, r2, r3
 8003bea:	683a      	ldr	r2, [r7, #0]
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d803      	bhi.n	8003bf8 <HAL_SPI_Transmit+0x26e>
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bf6:	d102      	bne.n	8003bfe <HAL_SPI_Transmit+0x274>
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d109      	bne.n	8003c12 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2201      	movs	r2, #1
 8003c02:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003c0e:	2303      	movs	r3, #3
 8003c10:	e02d      	b.n	8003c6e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d1ae      	bne.n	8003b7a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003c1c:	69fa      	ldr	r2, [r7, #28]
 8003c1e:	6839      	ldr	r1, [r7, #0]
 8003c20:	68f8      	ldr	r0, [r7, #12]
 8003c22:	f000 fc85 	bl	8004530 <SPI_EndRxTxTransaction>
 8003c26:	4603      	mov	r3, r0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d002      	beq.n	8003c32 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2220      	movs	r2, #32
 8003c30:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d10a      	bne.n	8003c50 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	617b      	str	r3, [r7, #20]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	68db      	ldr	r3, [r3, #12]
 8003c44:	617b      	str	r3, [r7, #20]
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	617b      	str	r3, [r7, #20]
 8003c4e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2201      	movs	r2, #1
 8003c54:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d001      	beq.n	8003c6c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	e000      	b.n	8003c6e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8003c6c:	2300      	movs	r3, #0
  }
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3720      	adds	r7, #32
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}

08003c76 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003c76:	b580      	push	{r7, lr}
 8003c78:	b08a      	sub	sp, #40	@ 0x28
 8003c7a:	af00      	add	r7, sp, #0
 8003c7c:	60f8      	str	r0, [r7, #12]
 8003c7e:	60b9      	str	r1, [r7, #8]
 8003c80:	607a      	str	r2, [r7, #4]
 8003c82:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003c84:	2301      	movs	r3, #1
 8003c86:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c88:	f7fe f822 	bl	8001cd0 <HAL_GetTick>
 8003c8c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003c94:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003c9c:	887b      	ldrh	r3, [r7, #2]
 8003c9e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8003ca0:	887b      	ldrh	r3, [r7, #2]
 8003ca2:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003ca4:	7ffb      	ldrb	r3, [r7, #31]
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d00c      	beq.n	8003cc4 <HAL_SPI_TransmitReceive+0x4e>
 8003caa:	69bb      	ldr	r3, [r7, #24]
 8003cac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003cb0:	d106      	bne.n	8003cc0 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d102      	bne.n	8003cc0 <HAL_SPI_TransmitReceive+0x4a>
 8003cba:	7ffb      	ldrb	r3, [r7, #31]
 8003cbc:	2b04      	cmp	r3, #4
 8003cbe:	d001      	beq.n	8003cc4 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003cc0:	2302      	movs	r3, #2
 8003cc2:	e1f3      	b.n	80040ac <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d005      	beq.n	8003cd6 <HAL_SPI_TransmitReceive+0x60>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d002      	beq.n	8003cd6 <HAL_SPI_TransmitReceive+0x60>
 8003cd0:	887b      	ldrh	r3, [r7, #2]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d101      	bne.n	8003cda <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e1e8      	b.n	80040ac <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d101      	bne.n	8003ce8 <HAL_SPI_TransmitReceive+0x72>
 8003ce4:	2302      	movs	r3, #2
 8003ce6:	e1e1      	b.n	80040ac <HAL_SPI_TransmitReceive+0x436>
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2201      	movs	r2, #1
 8003cec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003cf6:	b2db      	uxtb	r3, r3
 8003cf8:	2b04      	cmp	r3, #4
 8003cfa:	d003      	beq.n	8003d04 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	2205      	movs	r2, #5
 8003d00:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2200      	movs	r2, #0
 8003d08:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	687a      	ldr	r2, [r7, #4]
 8003d0e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	887a      	ldrh	r2, [r7, #2]
 8003d14:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	887a      	ldrh	r2, [r7, #2]
 8003d1c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	68ba      	ldr	r2, [r7, #8]
 8003d24:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	887a      	ldrh	r2, [r7, #2]
 8003d2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	887a      	ldrh	r2, [r7, #2]
 8003d30:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2200      	movs	r2, #0
 8003d36:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	68db      	ldr	r3, [r3, #12]
 8003d42:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003d46:	d802      	bhi.n	8003d4e <HAL_SPI_TransmitReceive+0xd8>
 8003d48:	8abb      	ldrh	r3, [r7, #20]
 8003d4a:	2b01      	cmp	r3, #1
 8003d4c:	d908      	bls.n	8003d60 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	685a      	ldr	r2, [r3, #4]
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003d5c:	605a      	str	r2, [r3, #4]
 8003d5e:	e007      	b.n	8003d70 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	685a      	ldr	r2, [r3, #4]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003d6e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d7a:	2b40      	cmp	r3, #64	@ 0x40
 8003d7c:	d007      	beq.n	8003d8e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d8c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	68db      	ldr	r3, [r3, #12]
 8003d92:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003d96:	f240 8083 	bls.w	8003ea0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d002      	beq.n	8003da8 <HAL_SPI_TransmitReceive+0x132>
 8003da2:	8afb      	ldrh	r3, [r7, #22]
 8003da4:	2b01      	cmp	r3, #1
 8003da6:	d16f      	bne.n	8003e88 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dac:	881a      	ldrh	r2, [r3, #0]
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003db8:	1c9a      	adds	r2, r3, #2
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003dc2:	b29b      	uxth	r3, r3
 8003dc4:	3b01      	subs	r3, #1
 8003dc6:	b29a      	uxth	r2, r3
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003dcc:	e05c      	b.n	8003e88 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	f003 0302 	and.w	r3, r3, #2
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d11b      	bne.n	8003e14 <HAL_SPI_TransmitReceive+0x19e>
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003de0:	b29b      	uxth	r3, r3
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d016      	beq.n	8003e14 <HAL_SPI_TransmitReceive+0x19e>
 8003de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	d113      	bne.n	8003e14 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003df0:	881a      	ldrh	r2, [r3, #0]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dfc:	1c9a      	adds	r2, r3, #2
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e06:	b29b      	uxth	r3, r3
 8003e08:	3b01      	subs	r3, #1
 8003e0a:	b29a      	uxth	r2, r3
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003e10:	2300      	movs	r3, #0
 8003e12:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	f003 0301 	and.w	r3, r3, #1
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d11c      	bne.n	8003e5c <HAL_SPI_TransmitReceive+0x1e6>
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003e28:	b29b      	uxth	r3, r3
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d016      	beq.n	8003e5c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	68da      	ldr	r2, [r3, #12]
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e38:	b292      	uxth	r2, r2
 8003e3a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e40:	1c9a      	adds	r2, r3, #2
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	3b01      	subs	r3, #1
 8003e50:	b29a      	uxth	r2, r3
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003e5c:	f7fd ff38 	bl	8001cd0 <HAL_GetTick>
 8003e60:	4602      	mov	r2, r0
 8003e62:	6a3b      	ldr	r3, [r7, #32]
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d80d      	bhi.n	8003e88 <HAL_SPI_TransmitReceive+0x212>
 8003e6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e72:	d009      	beq.n	8003e88 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2201      	movs	r2, #1
 8003e78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003e84:	2303      	movs	r3, #3
 8003e86:	e111      	b.n	80040ac <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e8c:	b29b      	uxth	r3, r3
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d19d      	bne.n	8003dce <HAL_SPI_TransmitReceive+0x158>
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003e98:	b29b      	uxth	r3, r3
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d197      	bne.n	8003dce <HAL_SPI_TransmitReceive+0x158>
 8003e9e:	e0e5      	b.n	800406c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d003      	beq.n	8003eb0 <HAL_SPI_TransmitReceive+0x23a>
 8003ea8:	8afb      	ldrh	r3, [r7, #22]
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	f040 80d1 	bne.w	8004052 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003eb4:	b29b      	uxth	r3, r3
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d912      	bls.n	8003ee0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ebe:	881a      	ldrh	r2, [r3, #0]
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003eca:	1c9a      	adds	r2, r3, #2
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ed4:	b29b      	uxth	r3, r3
 8003ed6:	3b02      	subs	r3, #2
 8003ed8:	b29a      	uxth	r2, r3
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003ede:	e0b8      	b.n	8004052 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	330c      	adds	r3, #12
 8003eea:	7812      	ldrb	r2, [r2, #0]
 8003eec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ef2:	1c5a      	adds	r2, r3, #1
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003efc:	b29b      	uxth	r3, r3
 8003efe:	3b01      	subs	r3, #1
 8003f00:	b29a      	uxth	r2, r3
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f06:	e0a4      	b.n	8004052 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	f003 0302 	and.w	r3, r3, #2
 8003f12:	2b02      	cmp	r3, #2
 8003f14:	d134      	bne.n	8003f80 <HAL_SPI_TransmitReceive+0x30a>
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f1a:	b29b      	uxth	r3, r3
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d02f      	beq.n	8003f80 <HAL_SPI_TransmitReceive+0x30a>
 8003f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d12c      	bne.n	8003f80 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f2a:	b29b      	uxth	r3, r3
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	d912      	bls.n	8003f56 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f34:	881a      	ldrh	r2, [r3, #0]
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f40:	1c9a      	adds	r2, r3, #2
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f4a:	b29b      	uxth	r3, r3
 8003f4c:	3b02      	subs	r3, #2
 8003f4e:	b29a      	uxth	r2, r3
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003f54:	e012      	b.n	8003f7c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	330c      	adds	r3, #12
 8003f60:	7812      	ldrb	r2, [r2, #0]
 8003f62:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f68:	1c5a      	adds	r2, r3, #1
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f72:	b29b      	uxth	r3, r3
 8003f74:	3b01      	subs	r3, #1
 8003f76:	b29a      	uxth	r2, r3
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	f003 0301 	and.w	r3, r3, #1
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d148      	bne.n	8004020 <HAL_SPI_TransmitReceive+0x3aa>
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003f94:	b29b      	uxth	r3, r3
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d042      	beq.n	8004020 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003fa0:	b29b      	uxth	r3, r3
 8003fa2:	2b01      	cmp	r3, #1
 8003fa4:	d923      	bls.n	8003fee <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	68da      	ldr	r2, [r3, #12]
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fb0:	b292      	uxth	r2, r2
 8003fb2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fb8:	1c9a      	adds	r2, r3, #2
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003fc4:	b29b      	uxth	r3, r3
 8003fc6:	3b02      	subs	r3, #2
 8003fc8:	b29a      	uxth	r2, r3
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003fd6:	b29b      	uxth	r3, r3
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	d81f      	bhi.n	800401c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	685a      	ldr	r2, [r3, #4]
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003fea:	605a      	str	r2, [r3, #4]
 8003fec:	e016      	b.n	800401c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f103 020c 	add.w	r2, r3, #12
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ffa:	7812      	ldrb	r2, [r2, #0]
 8003ffc:	b2d2      	uxtb	r2, r2
 8003ffe:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004004:	1c5a      	adds	r2, r3, #1
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004010:	b29b      	uxth	r3, r3
 8004012:	3b01      	subs	r3, #1
 8004014:	b29a      	uxth	r2, r3
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800401c:	2301      	movs	r3, #1
 800401e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004020:	f7fd fe56 	bl	8001cd0 <HAL_GetTick>
 8004024:	4602      	mov	r2, r0
 8004026:	6a3b      	ldr	r3, [r7, #32]
 8004028:	1ad3      	subs	r3, r2, r3
 800402a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800402c:	429a      	cmp	r2, r3
 800402e:	d803      	bhi.n	8004038 <HAL_SPI_TransmitReceive+0x3c2>
 8004030:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004032:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004036:	d102      	bne.n	800403e <HAL_SPI_TransmitReceive+0x3c8>
 8004038:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800403a:	2b00      	cmp	r3, #0
 800403c:	d109      	bne.n	8004052 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	2201      	movs	r2, #1
 8004042:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2200      	movs	r2, #0
 800404a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800404e:	2303      	movs	r3, #3
 8004050:	e02c      	b.n	80040ac <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004056:	b29b      	uxth	r3, r3
 8004058:	2b00      	cmp	r3, #0
 800405a:	f47f af55 	bne.w	8003f08 <HAL_SPI_TransmitReceive+0x292>
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004064:	b29b      	uxth	r3, r3
 8004066:	2b00      	cmp	r3, #0
 8004068:	f47f af4e 	bne.w	8003f08 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800406c:	6a3a      	ldr	r2, [r7, #32]
 800406e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004070:	68f8      	ldr	r0, [r7, #12]
 8004072:	f000 fa5d 	bl	8004530 <SPI_EndRxTxTransaction>
 8004076:	4603      	mov	r3, r0
 8004078:	2b00      	cmp	r3, #0
 800407a:	d008      	beq.n	800408e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	2220      	movs	r2, #32
 8004080:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	2200      	movs	r2, #0
 8004086:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	e00e      	b.n	80040ac <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2201      	movs	r2, #1
 8004092:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2200      	movs	r2, #0
 800409a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d001      	beq.n	80040aa <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e000      	b.n	80040ac <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80040aa:	2300      	movs	r3, #0
  }
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	3728      	adds	r7, #40	@ 0x28
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b088      	sub	sp, #32
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80040cc:	69bb      	ldr	r3, [r7, #24]
 80040ce:	099b      	lsrs	r3, r3, #6
 80040d0:	f003 0301 	and.w	r3, r3, #1
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d10f      	bne.n	80040f8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80040d8:	69bb      	ldr	r3, [r7, #24]
 80040da:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d00a      	beq.n	80040f8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80040e2:	69fb      	ldr	r3, [r7, #28]
 80040e4:	099b      	lsrs	r3, r3, #6
 80040e6:	f003 0301 	and.w	r3, r3, #1
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d004      	beq.n	80040f8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	4798      	blx	r3
    return;
 80040f6:	e0d7      	b.n	80042a8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80040f8:	69bb      	ldr	r3, [r7, #24]
 80040fa:	085b      	lsrs	r3, r3, #1
 80040fc:	f003 0301 	and.w	r3, r3, #1
 8004100:	2b00      	cmp	r3, #0
 8004102:	d00a      	beq.n	800411a <HAL_SPI_IRQHandler+0x66>
 8004104:	69fb      	ldr	r3, [r7, #28]
 8004106:	09db      	lsrs	r3, r3, #7
 8004108:	f003 0301 	and.w	r3, r3, #1
 800410c:	2b00      	cmp	r3, #0
 800410e:	d004      	beq.n	800411a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004114:	6878      	ldr	r0, [r7, #4]
 8004116:	4798      	blx	r3
    return;
 8004118:	e0c6      	b.n	80042a8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800411a:	69bb      	ldr	r3, [r7, #24]
 800411c:	095b      	lsrs	r3, r3, #5
 800411e:	f003 0301 	and.w	r3, r3, #1
 8004122:	2b00      	cmp	r3, #0
 8004124:	d10c      	bne.n	8004140 <HAL_SPI_IRQHandler+0x8c>
 8004126:	69bb      	ldr	r3, [r7, #24]
 8004128:	099b      	lsrs	r3, r3, #6
 800412a:	f003 0301 	and.w	r3, r3, #1
 800412e:	2b00      	cmp	r3, #0
 8004130:	d106      	bne.n	8004140 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004132:	69bb      	ldr	r3, [r7, #24]
 8004134:	0a1b      	lsrs	r3, r3, #8
 8004136:	f003 0301 	and.w	r3, r3, #1
 800413a:	2b00      	cmp	r3, #0
 800413c:	f000 80b4 	beq.w	80042a8 <HAL_SPI_IRQHandler+0x1f4>
 8004140:	69fb      	ldr	r3, [r7, #28]
 8004142:	095b      	lsrs	r3, r3, #5
 8004144:	f003 0301 	and.w	r3, r3, #1
 8004148:	2b00      	cmp	r3, #0
 800414a:	f000 80ad 	beq.w	80042a8 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800414e:	69bb      	ldr	r3, [r7, #24]
 8004150:	099b      	lsrs	r3, r3, #6
 8004152:	f003 0301 	and.w	r3, r3, #1
 8004156:	2b00      	cmp	r3, #0
 8004158:	d023      	beq.n	80041a2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004160:	b2db      	uxtb	r3, r3
 8004162:	2b03      	cmp	r3, #3
 8004164:	d011      	beq.n	800418a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800416a:	f043 0204 	orr.w	r2, r3, #4
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004172:	2300      	movs	r3, #0
 8004174:	617b      	str	r3, [r7, #20]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	68db      	ldr	r3, [r3, #12]
 800417c:	617b      	str	r3, [r7, #20]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	689b      	ldr	r3, [r3, #8]
 8004184:	617b      	str	r3, [r7, #20]
 8004186:	697b      	ldr	r3, [r7, #20]
 8004188:	e00b      	b.n	80041a2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800418a:	2300      	movs	r3, #0
 800418c:	613b      	str	r3, [r7, #16]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	68db      	ldr	r3, [r3, #12]
 8004194:	613b      	str	r3, [r7, #16]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	613b      	str	r3, [r7, #16]
 800419e:	693b      	ldr	r3, [r7, #16]
        return;
 80041a0:	e082      	b.n	80042a8 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80041a2:	69bb      	ldr	r3, [r7, #24]
 80041a4:	095b      	lsrs	r3, r3, #5
 80041a6:	f003 0301 	and.w	r3, r3, #1
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d014      	beq.n	80041d8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041b2:	f043 0201 	orr.w	r2, r3, #1
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80041ba:	2300      	movs	r3, #0
 80041bc:	60fb      	str	r3, [r7, #12]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	60fb      	str	r3, [r7, #12]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041d4:	601a      	str	r2, [r3, #0]
 80041d6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80041d8:	69bb      	ldr	r3, [r7, #24]
 80041da:	0a1b      	lsrs	r3, r3, #8
 80041dc:	f003 0301 	and.w	r3, r3, #1
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d00c      	beq.n	80041fe <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041e8:	f043 0208 	orr.w	r2, r3, #8
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80041f0:	2300      	movs	r3, #0
 80041f2:	60bb      	str	r3, [r7, #8]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	689b      	ldr	r3, [r3, #8]
 80041fa:	60bb      	str	r3, [r7, #8]
 80041fc:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004202:	2b00      	cmp	r3, #0
 8004204:	d04f      	beq.n	80042a6 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	685a      	ldr	r2, [r3, #4]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004214:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2201      	movs	r2, #1
 800421a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800421e:	69fb      	ldr	r3, [r7, #28]
 8004220:	f003 0302 	and.w	r3, r3, #2
 8004224:	2b00      	cmp	r3, #0
 8004226:	d104      	bne.n	8004232 <HAL_SPI_IRQHandler+0x17e>
 8004228:	69fb      	ldr	r3, [r7, #28]
 800422a:	f003 0301 	and.w	r3, r3, #1
 800422e:	2b00      	cmp	r3, #0
 8004230:	d034      	beq.n	800429c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	685a      	ldr	r2, [r3, #4]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f022 0203 	bic.w	r2, r2, #3
 8004240:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004246:	2b00      	cmp	r3, #0
 8004248:	d011      	beq.n	800426e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800424e:	4a18      	ldr	r2, [pc, #96]	@ (80042b0 <HAL_SPI_IRQHandler+0x1fc>)
 8004250:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004256:	4618      	mov	r0, r3
 8004258:	f7fd ff79 	bl	800214e <HAL_DMA_Abort_IT>
 800425c:	4603      	mov	r3, r0
 800425e:	2b00      	cmp	r3, #0
 8004260:	d005      	beq.n	800426e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004266:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004272:	2b00      	cmp	r3, #0
 8004274:	d016      	beq.n	80042a4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800427a:	4a0d      	ldr	r2, [pc, #52]	@ (80042b0 <HAL_SPI_IRQHandler+0x1fc>)
 800427c:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004282:	4618      	mov	r0, r3
 8004284:	f7fd ff63 	bl	800214e <HAL_DMA_Abort_IT>
 8004288:	4603      	mov	r3, r0
 800428a:	2b00      	cmp	r3, #0
 800428c:	d00a      	beq.n	80042a4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004292:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800429a:	e003      	b.n	80042a4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f000 f809 	bl	80042b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80042a2:	e000      	b.n	80042a6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80042a4:	bf00      	nop
    return;
 80042a6:	bf00      	nop
  }
}
 80042a8:	3720      	adds	r7, #32
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}
 80042ae:	bf00      	nop
 80042b0:	080042c9 	.word	0x080042c9

080042b4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80042bc:	bf00      	nop
 80042be:	370c      	adds	r7, #12
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr

080042c8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b084      	sub	sp, #16
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042d4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2200      	movs	r2, #0
 80042da:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2200      	movs	r2, #0
 80042e2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80042e4:	68f8      	ldr	r0, [r7, #12]
 80042e6:	f7ff ffe5 	bl	80042b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80042ea:	bf00      	nop
 80042ec:	3710      	adds	r7, #16
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}
	...

080042f4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b088      	sub	sp, #32
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	60f8      	str	r0, [r7, #12]
 80042fc:	60b9      	str	r1, [r7, #8]
 80042fe:	603b      	str	r3, [r7, #0]
 8004300:	4613      	mov	r3, r2
 8004302:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004304:	f7fd fce4 	bl	8001cd0 <HAL_GetTick>
 8004308:	4602      	mov	r2, r0
 800430a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800430c:	1a9b      	subs	r3, r3, r2
 800430e:	683a      	ldr	r2, [r7, #0]
 8004310:	4413      	add	r3, r2
 8004312:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004314:	f7fd fcdc 	bl	8001cd0 <HAL_GetTick>
 8004318:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800431a:	4b39      	ldr	r3, [pc, #228]	@ (8004400 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	015b      	lsls	r3, r3, #5
 8004320:	0d1b      	lsrs	r3, r3, #20
 8004322:	69fa      	ldr	r2, [r7, #28]
 8004324:	fb02 f303 	mul.w	r3, r2, r3
 8004328:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800432a:	e054      	b.n	80043d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004332:	d050      	beq.n	80043d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004334:	f7fd fccc 	bl	8001cd0 <HAL_GetTick>
 8004338:	4602      	mov	r2, r0
 800433a:	69bb      	ldr	r3, [r7, #24]
 800433c:	1ad3      	subs	r3, r2, r3
 800433e:	69fa      	ldr	r2, [r7, #28]
 8004340:	429a      	cmp	r2, r3
 8004342:	d902      	bls.n	800434a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004344:	69fb      	ldr	r3, [r7, #28]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d13d      	bne.n	80043c6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	685a      	ldr	r2, [r3, #4]
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004358:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004362:	d111      	bne.n	8004388 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	689b      	ldr	r3, [r3, #8]
 8004368:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800436c:	d004      	beq.n	8004378 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004376:	d107      	bne.n	8004388 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004386:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800438c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004390:	d10f      	bne.n	80043b2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80043a0:	601a      	str	r2, [r3, #0]
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80043b0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2201      	movs	r2, #1
 80043b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2200      	movs	r2, #0
 80043be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80043c2:	2303      	movs	r3, #3
 80043c4:	e017      	b.n	80043f6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d101      	bne.n	80043d0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80043cc:	2300      	movs	r3, #0
 80043ce:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	3b01      	subs	r3, #1
 80043d4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	689a      	ldr	r2, [r3, #8]
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	4013      	ands	r3, r2
 80043e0:	68ba      	ldr	r2, [r7, #8]
 80043e2:	429a      	cmp	r2, r3
 80043e4:	bf0c      	ite	eq
 80043e6:	2301      	moveq	r3, #1
 80043e8:	2300      	movne	r3, #0
 80043ea:	b2db      	uxtb	r3, r3
 80043ec:	461a      	mov	r2, r3
 80043ee:	79fb      	ldrb	r3, [r7, #7]
 80043f0:	429a      	cmp	r2, r3
 80043f2:	d19b      	bne.n	800432c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80043f4:	2300      	movs	r3, #0
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	3720      	adds	r7, #32
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}
 80043fe:	bf00      	nop
 8004400:	2000000c 	.word	0x2000000c

08004404 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b08a      	sub	sp, #40	@ 0x28
 8004408:	af00      	add	r7, sp, #0
 800440a:	60f8      	str	r0, [r7, #12]
 800440c:	60b9      	str	r1, [r7, #8]
 800440e:	607a      	str	r2, [r7, #4]
 8004410:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004412:	2300      	movs	r3, #0
 8004414:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004416:	f7fd fc5b 	bl	8001cd0 <HAL_GetTick>
 800441a:	4602      	mov	r2, r0
 800441c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800441e:	1a9b      	subs	r3, r3, r2
 8004420:	683a      	ldr	r2, [r7, #0]
 8004422:	4413      	add	r3, r2
 8004424:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004426:	f7fd fc53 	bl	8001cd0 <HAL_GetTick>
 800442a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	330c      	adds	r3, #12
 8004432:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004434:	4b3d      	ldr	r3, [pc, #244]	@ (800452c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004436:	681a      	ldr	r2, [r3, #0]
 8004438:	4613      	mov	r3, r2
 800443a:	009b      	lsls	r3, r3, #2
 800443c:	4413      	add	r3, r2
 800443e:	00da      	lsls	r2, r3, #3
 8004440:	1ad3      	subs	r3, r2, r3
 8004442:	0d1b      	lsrs	r3, r3, #20
 8004444:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004446:	fb02 f303 	mul.w	r3, r2, r3
 800444a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800444c:	e060      	b.n	8004510 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004454:	d107      	bne.n	8004466 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d104      	bne.n	8004466 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800445c:	69fb      	ldr	r3, [r7, #28]
 800445e:	781b      	ldrb	r3, [r3, #0]
 8004460:	b2db      	uxtb	r3, r3
 8004462:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004464:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	f1b3 3fff 	cmp.w	r3, #4294967295
 800446c:	d050      	beq.n	8004510 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800446e:	f7fd fc2f 	bl	8001cd0 <HAL_GetTick>
 8004472:	4602      	mov	r2, r0
 8004474:	6a3b      	ldr	r3, [r7, #32]
 8004476:	1ad3      	subs	r3, r2, r3
 8004478:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800447a:	429a      	cmp	r2, r3
 800447c:	d902      	bls.n	8004484 <SPI_WaitFifoStateUntilTimeout+0x80>
 800447e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004480:	2b00      	cmp	r3, #0
 8004482:	d13d      	bne.n	8004500 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	685a      	ldr	r2, [r3, #4]
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004492:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800449c:	d111      	bne.n	80044c2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044a6:	d004      	beq.n	80044b2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044b0:	d107      	bne.n	80044c2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80044c0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044ca:	d10f      	bne.n	80044ec <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80044da:	601a      	str	r2, [r3, #0]
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80044ea:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2201      	movs	r2, #1
 80044f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2200      	movs	r2, #0
 80044f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80044fc:	2303      	movs	r3, #3
 80044fe:	e010      	b.n	8004522 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004500:	69bb      	ldr	r3, [r7, #24]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d101      	bne.n	800450a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004506:	2300      	movs	r3, #0
 8004508:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800450a:	69bb      	ldr	r3, [r7, #24]
 800450c:	3b01      	subs	r3, #1
 800450e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	689a      	ldr	r2, [r3, #8]
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	4013      	ands	r3, r2
 800451a:	687a      	ldr	r2, [r7, #4]
 800451c:	429a      	cmp	r2, r3
 800451e:	d196      	bne.n	800444e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004520:	2300      	movs	r3, #0
}
 8004522:	4618      	mov	r0, r3
 8004524:	3728      	adds	r7, #40	@ 0x28
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}
 800452a:	bf00      	nop
 800452c:	2000000c 	.word	0x2000000c

08004530 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b086      	sub	sp, #24
 8004534:	af02      	add	r7, sp, #8
 8004536:	60f8      	str	r0, [r7, #12]
 8004538:	60b9      	str	r1, [r7, #8]
 800453a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	9300      	str	r3, [sp, #0]
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	2200      	movs	r2, #0
 8004544:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004548:	68f8      	ldr	r0, [r7, #12]
 800454a:	f7ff ff5b 	bl	8004404 <SPI_WaitFifoStateUntilTimeout>
 800454e:	4603      	mov	r3, r0
 8004550:	2b00      	cmp	r3, #0
 8004552:	d007      	beq.n	8004564 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004558:	f043 0220 	orr.w	r2, r3, #32
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004560:	2303      	movs	r3, #3
 8004562:	e027      	b.n	80045b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	9300      	str	r3, [sp, #0]
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	2200      	movs	r2, #0
 800456c:	2180      	movs	r1, #128	@ 0x80
 800456e:	68f8      	ldr	r0, [r7, #12]
 8004570:	f7ff fec0 	bl	80042f4 <SPI_WaitFlagStateUntilTimeout>
 8004574:	4603      	mov	r3, r0
 8004576:	2b00      	cmp	r3, #0
 8004578:	d007      	beq.n	800458a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800457e:	f043 0220 	orr.w	r2, r3, #32
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004586:	2303      	movs	r3, #3
 8004588:	e014      	b.n	80045b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	9300      	str	r3, [sp, #0]
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	2200      	movs	r2, #0
 8004592:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004596:	68f8      	ldr	r0, [r7, #12]
 8004598:	f7ff ff34 	bl	8004404 <SPI_WaitFifoStateUntilTimeout>
 800459c:	4603      	mov	r3, r0
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d007      	beq.n	80045b2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045a6:	f043 0220 	orr.w	r2, r3, #32
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80045ae:	2303      	movs	r3, #3
 80045b0:	e000      	b.n	80045b4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80045b2:	2300      	movs	r3, #0
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	3710      	adds	r7, #16
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}

080045bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b082      	sub	sp, #8
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d101      	bne.n	80045ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e049      	b.n	8004662 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045d4:	b2db      	uxtb	r3, r3
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d106      	bne.n	80045e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80045e2:	6878      	ldr	r0, [r7, #4]
 80045e4:	f7fd f974 	bl	80018d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2202      	movs	r2, #2
 80045ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	3304      	adds	r3, #4
 80045f8:	4619      	mov	r1, r3
 80045fa:	4610      	mov	r0, r2
 80045fc:	f000 fb3c 	bl	8004c78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2201      	movs	r2, #1
 8004604:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2201      	movs	r2, #1
 800460c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2201      	movs	r2, #1
 8004614:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2201      	movs	r2, #1
 800461c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2201      	movs	r2, #1
 8004624:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2201      	movs	r2, #1
 8004634:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2201      	movs	r2, #1
 800463c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2201      	movs	r2, #1
 8004644:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2201      	movs	r2, #1
 800464c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2201      	movs	r2, #1
 800465c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004660:	2300      	movs	r3, #0
}
 8004662:	4618      	mov	r0, r3
 8004664:	3708      	adds	r7, #8
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}
	...

0800466c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800466c:	b480      	push	{r7}
 800466e:	b085      	sub	sp, #20
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800467a:	b2db      	uxtb	r3, r3
 800467c:	2b01      	cmp	r3, #1
 800467e:	d001      	beq.n	8004684 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004680:	2301      	movs	r3, #1
 8004682:	e054      	b.n	800472e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2202      	movs	r2, #2
 8004688:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	68da      	ldr	r2, [r3, #12]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f042 0201 	orr.w	r2, r2, #1
 800469a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a26      	ldr	r2, [pc, #152]	@ (800473c <HAL_TIM_Base_Start_IT+0xd0>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d022      	beq.n	80046ec <HAL_TIM_Base_Start_IT+0x80>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046ae:	d01d      	beq.n	80046ec <HAL_TIM_Base_Start_IT+0x80>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a22      	ldr	r2, [pc, #136]	@ (8004740 <HAL_TIM_Base_Start_IT+0xd4>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d018      	beq.n	80046ec <HAL_TIM_Base_Start_IT+0x80>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a21      	ldr	r2, [pc, #132]	@ (8004744 <HAL_TIM_Base_Start_IT+0xd8>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d013      	beq.n	80046ec <HAL_TIM_Base_Start_IT+0x80>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a1f      	ldr	r2, [pc, #124]	@ (8004748 <HAL_TIM_Base_Start_IT+0xdc>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d00e      	beq.n	80046ec <HAL_TIM_Base_Start_IT+0x80>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4a1e      	ldr	r2, [pc, #120]	@ (800474c <HAL_TIM_Base_Start_IT+0xe0>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d009      	beq.n	80046ec <HAL_TIM_Base_Start_IT+0x80>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a1c      	ldr	r2, [pc, #112]	@ (8004750 <HAL_TIM_Base_Start_IT+0xe4>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d004      	beq.n	80046ec <HAL_TIM_Base_Start_IT+0x80>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a1b      	ldr	r2, [pc, #108]	@ (8004754 <HAL_TIM_Base_Start_IT+0xe8>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d115      	bne.n	8004718 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	689a      	ldr	r2, [r3, #8]
 80046f2:	4b19      	ldr	r3, [pc, #100]	@ (8004758 <HAL_TIM_Base_Start_IT+0xec>)
 80046f4:	4013      	ands	r3, r2
 80046f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2b06      	cmp	r3, #6
 80046fc:	d015      	beq.n	800472a <HAL_TIM_Base_Start_IT+0xbe>
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004704:	d011      	beq.n	800472a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f042 0201 	orr.w	r2, r2, #1
 8004714:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004716:	e008      	b.n	800472a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f042 0201 	orr.w	r2, r2, #1
 8004726:	601a      	str	r2, [r3, #0]
 8004728:	e000      	b.n	800472c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800472a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800472c:	2300      	movs	r3, #0
}
 800472e:	4618      	mov	r0, r3
 8004730:	3714      	adds	r7, #20
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr
 800473a:	bf00      	nop
 800473c:	40012c00 	.word	0x40012c00
 8004740:	40000400 	.word	0x40000400
 8004744:	40000800 	.word	0x40000800
 8004748:	40000c00 	.word	0x40000c00
 800474c:	40013400 	.word	0x40013400
 8004750:	40014000 	.word	0x40014000
 8004754:	40015000 	.word	0x40015000
 8004758:	00010007 	.word	0x00010007

0800475c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	68db      	ldr	r3, [r3, #12]
 800476a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	691b      	ldr	r3, [r3, #16]
 8004772:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	f003 0302 	and.w	r3, r3, #2
 800477a:	2b00      	cmp	r3, #0
 800477c:	d020      	beq.n	80047c0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	f003 0302 	and.w	r3, r3, #2
 8004784:	2b00      	cmp	r3, #0
 8004786:	d01b      	beq.n	80047c0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f06f 0202 	mvn.w	r2, #2
 8004790:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2201      	movs	r2, #1
 8004796:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	699b      	ldr	r3, [r3, #24]
 800479e:	f003 0303 	and.w	r3, r3, #3
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d003      	beq.n	80047ae <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f000 fa48 	bl	8004c3c <HAL_TIM_IC_CaptureCallback>
 80047ac:	e005      	b.n	80047ba <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	f000 fa3a 	bl	8004c28 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f000 fa4b 	bl	8004c50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2200      	movs	r2, #0
 80047be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	f003 0304 	and.w	r3, r3, #4
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d020      	beq.n	800480c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	f003 0304 	and.w	r3, r3, #4
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d01b      	beq.n	800480c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f06f 0204 	mvn.w	r2, #4
 80047dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2202      	movs	r2, #2
 80047e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	699b      	ldr	r3, [r3, #24]
 80047ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d003      	beq.n	80047fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047f2:	6878      	ldr	r0, [r7, #4]
 80047f4:	f000 fa22 	bl	8004c3c <HAL_TIM_IC_CaptureCallback>
 80047f8:	e005      	b.n	8004806 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047fa:	6878      	ldr	r0, [r7, #4]
 80047fc:	f000 fa14 	bl	8004c28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004800:	6878      	ldr	r0, [r7, #4]
 8004802:	f000 fa25 	bl	8004c50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2200      	movs	r2, #0
 800480a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	f003 0308 	and.w	r3, r3, #8
 8004812:	2b00      	cmp	r3, #0
 8004814:	d020      	beq.n	8004858 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	f003 0308 	and.w	r3, r3, #8
 800481c:	2b00      	cmp	r3, #0
 800481e:	d01b      	beq.n	8004858 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f06f 0208 	mvn.w	r2, #8
 8004828:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2204      	movs	r2, #4
 800482e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	69db      	ldr	r3, [r3, #28]
 8004836:	f003 0303 	and.w	r3, r3, #3
 800483a:	2b00      	cmp	r3, #0
 800483c:	d003      	beq.n	8004846 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800483e:	6878      	ldr	r0, [r7, #4]
 8004840:	f000 f9fc 	bl	8004c3c <HAL_TIM_IC_CaptureCallback>
 8004844:	e005      	b.n	8004852 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004846:	6878      	ldr	r0, [r7, #4]
 8004848:	f000 f9ee 	bl	8004c28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800484c:	6878      	ldr	r0, [r7, #4]
 800484e:	f000 f9ff 	bl	8004c50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2200      	movs	r2, #0
 8004856:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	f003 0310 	and.w	r3, r3, #16
 800485e:	2b00      	cmp	r3, #0
 8004860:	d020      	beq.n	80048a4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	f003 0310 	and.w	r3, r3, #16
 8004868:	2b00      	cmp	r3, #0
 800486a:	d01b      	beq.n	80048a4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f06f 0210 	mvn.w	r2, #16
 8004874:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2208      	movs	r2, #8
 800487a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	69db      	ldr	r3, [r3, #28]
 8004882:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004886:	2b00      	cmp	r3, #0
 8004888:	d003      	beq.n	8004892 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	f000 f9d6 	bl	8004c3c <HAL_TIM_IC_CaptureCallback>
 8004890:	e005      	b.n	800489e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004892:	6878      	ldr	r0, [r7, #4]
 8004894:	f000 f9c8 	bl	8004c28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004898:	6878      	ldr	r0, [r7, #4]
 800489a:	f000 f9d9 	bl	8004c50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2200      	movs	r2, #0
 80048a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	f003 0301 	and.w	r3, r3, #1
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d00c      	beq.n	80048c8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	f003 0301 	and.w	r3, r3, #1
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d007      	beq.n	80048c8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f06f 0201 	mvn.w	r2, #1
 80048c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80048c2:	6878      	ldr	r0, [r7, #4]
 80048c4:	f7fc feec 	bl	80016a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d104      	bne.n	80048dc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d00c      	beq.n	80048f6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d007      	beq.n	80048f6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80048ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80048f0:	6878      	ldr	r0, [r7, #4]
 80048f2:	f000 fbb1 	bl	8005058 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d00c      	beq.n	800491a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004906:	2b00      	cmp	r3, #0
 8004908:	d007      	beq.n	800491a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004912:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004914:	6878      	ldr	r0, [r7, #4]
 8004916:	f000 fba9 	bl	800506c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004920:	2b00      	cmp	r3, #0
 8004922:	d00c      	beq.n	800493e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800492a:	2b00      	cmp	r3, #0
 800492c:	d007      	beq.n	800493e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004936:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004938:	6878      	ldr	r0, [r7, #4]
 800493a:	f000 f993 	bl	8004c64 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	f003 0320 	and.w	r3, r3, #32
 8004944:	2b00      	cmp	r3, #0
 8004946:	d00c      	beq.n	8004962 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f003 0320 	and.w	r3, r3, #32
 800494e:	2b00      	cmp	r3, #0
 8004950:	d007      	beq.n	8004962 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f06f 0220 	mvn.w	r2, #32
 800495a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800495c:	6878      	ldr	r0, [r7, #4]
 800495e:	f000 fb71 	bl	8005044 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004968:	2b00      	cmp	r3, #0
 800496a:	d00c      	beq.n	8004986 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004972:	2b00      	cmp	r3, #0
 8004974:	d007      	beq.n	8004986 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800497e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	f000 fb7d 	bl	8005080 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800498c:	2b00      	cmp	r3, #0
 800498e:	d00c      	beq.n	80049aa <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004996:	2b00      	cmp	r3, #0
 8004998:	d007      	beq.n	80049aa <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80049a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f000 fb75 	bl	8005094 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d00c      	beq.n	80049ce <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d007      	beq.n	80049ce <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80049c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f000 fb6d 	bl	80050a8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d00c      	beq.n	80049f2 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d007      	beq.n	80049f2 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80049ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f000 fb65 	bl	80050bc <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80049f2:	bf00      	nop
 80049f4:	3710      	adds	r7, #16
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
	...

080049fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b084      	sub	sp, #16
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a06:	2300      	movs	r3, #0
 8004a08:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a10:	2b01      	cmp	r3, #1
 8004a12:	d101      	bne.n	8004a18 <HAL_TIM_ConfigClockSource+0x1c>
 8004a14:	2302      	movs	r3, #2
 8004a16:	e0f6      	b.n	8004c06 <HAL_TIM_ConfigClockSource+0x20a>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2202      	movs	r2, #2
 8004a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8004a36:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004a3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a42:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	68ba      	ldr	r2, [r7, #8]
 8004a4a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a6f      	ldr	r2, [pc, #444]	@ (8004c10 <HAL_TIM_ConfigClockSource+0x214>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	f000 80c1 	beq.w	8004bda <HAL_TIM_ConfigClockSource+0x1de>
 8004a58:	4a6d      	ldr	r2, [pc, #436]	@ (8004c10 <HAL_TIM_ConfigClockSource+0x214>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	f200 80c6 	bhi.w	8004bec <HAL_TIM_ConfigClockSource+0x1f0>
 8004a60:	4a6c      	ldr	r2, [pc, #432]	@ (8004c14 <HAL_TIM_ConfigClockSource+0x218>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	f000 80b9 	beq.w	8004bda <HAL_TIM_ConfigClockSource+0x1de>
 8004a68:	4a6a      	ldr	r2, [pc, #424]	@ (8004c14 <HAL_TIM_ConfigClockSource+0x218>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	f200 80be 	bhi.w	8004bec <HAL_TIM_ConfigClockSource+0x1f0>
 8004a70:	4a69      	ldr	r2, [pc, #420]	@ (8004c18 <HAL_TIM_ConfigClockSource+0x21c>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	f000 80b1 	beq.w	8004bda <HAL_TIM_ConfigClockSource+0x1de>
 8004a78:	4a67      	ldr	r2, [pc, #412]	@ (8004c18 <HAL_TIM_ConfigClockSource+0x21c>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	f200 80b6 	bhi.w	8004bec <HAL_TIM_ConfigClockSource+0x1f0>
 8004a80:	4a66      	ldr	r2, [pc, #408]	@ (8004c1c <HAL_TIM_ConfigClockSource+0x220>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	f000 80a9 	beq.w	8004bda <HAL_TIM_ConfigClockSource+0x1de>
 8004a88:	4a64      	ldr	r2, [pc, #400]	@ (8004c1c <HAL_TIM_ConfigClockSource+0x220>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	f200 80ae 	bhi.w	8004bec <HAL_TIM_ConfigClockSource+0x1f0>
 8004a90:	4a63      	ldr	r2, [pc, #396]	@ (8004c20 <HAL_TIM_ConfigClockSource+0x224>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	f000 80a1 	beq.w	8004bda <HAL_TIM_ConfigClockSource+0x1de>
 8004a98:	4a61      	ldr	r2, [pc, #388]	@ (8004c20 <HAL_TIM_ConfigClockSource+0x224>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	f200 80a6 	bhi.w	8004bec <HAL_TIM_ConfigClockSource+0x1f0>
 8004aa0:	4a60      	ldr	r2, [pc, #384]	@ (8004c24 <HAL_TIM_ConfigClockSource+0x228>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	f000 8099 	beq.w	8004bda <HAL_TIM_ConfigClockSource+0x1de>
 8004aa8:	4a5e      	ldr	r2, [pc, #376]	@ (8004c24 <HAL_TIM_ConfigClockSource+0x228>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	f200 809e 	bhi.w	8004bec <HAL_TIM_ConfigClockSource+0x1f0>
 8004ab0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004ab4:	f000 8091 	beq.w	8004bda <HAL_TIM_ConfigClockSource+0x1de>
 8004ab8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004abc:	f200 8096 	bhi.w	8004bec <HAL_TIM_ConfigClockSource+0x1f0>
 8004ac0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ac4:	f000 8089 	beq.w	8004bda <HAL_TIM_ConfigClockSource+0x1de>
 8004ac8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004acc:	f200 808e 	bhi.w	8004bec <HAL_TIM_ConfigClockSource+0x1f0>
 8004ad0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ad4:	d03e      	beq.n	8004b54 <HAL_TIM_ConfigClockSource+0x158>
 8004ad6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ada:	f200 8087 	bhi.w	8004bec <HAL_TIM_ConfigClockSource+0x1f0>
 8004ade:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ae2:	f000 8086 	beq.w	8004bf2 <HAL_TIM_ConfigClockSource+0x1f6>
 8004ae6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004aea:	d87f      	bhi.n	8004bec <HAL_TIM_ConfigClockSource+0x1f0>
 8004aec:	2b70      	cmp	r3, #112	@ 0x70
 8004aee:	d01a      	beq.n	8004b26 <HAL_TIM_ConfigClockSource+0x12a>
 8004af0:	2b70      	cmp	r3, #112	@ 0x70
 8004af2:	d87b      	bhi.n	8004bec <HAL_TIM_ConfigClockSource+0x1f0>
 8004af4:	2b60      	cmp	r3, #96	@ 0x60
 8004af6:	d050      	beq.n	8004b9a <HAL_TIM_ConfigClockSource+0x19e>
 8004af8:	2b60      	cmp	r3, #96	@ 0x60
 8004afa:	d877      	bhi.n	8004bec <HAL_TIM_ConfigClockSource+0x1f0>
 8004afc:	2b50      	cmp	r3, #80	@ 0x50
 8004afe:	d03c      	beq.n	8004b7a <HAL_TIM_ConfigClockSource+0x17e>
 8004b00:	2b50      	cmp	r3, #80	@ 0x50
 8004b02:	d873      	bhi.n	8004bec <HAL_TIM_ConfigClockSource+0x1f0>
 8004b04:	2b40      	cmp	r3, #64	@ 0x40
 8004b06:	d058      	beq.n	8004bba <HAL_TIM_ConfigClockSource+0x1be>
 8004b08:	2b40      	cmp	r3, #64	@ 0x40
 8004b0a:	d86f      	bhi.n	8004bec <HAL_TIM_ConfigClockSource+0x1f0>
 8004b0c:	2b30      	cmp	r3, #48	@ 0x30
 8004b0e:	d064      	beq.n	8004bda <HAL_TIM_ConfigClockSource+0x1de>
 8004b10:	2b30      	cmp	r3, #48	@ 0x30
 8004b12:	d86b      	bhi.n	8004bec <HAL_TIM_ConfigClockSource+0x1f0>
 8004b14:	2b20      	cmp	r3, #32
 8004b16:	d060      	beq.n	8004bda <HAL_TIM_ConfigClockSource+0x1de>
 8004b18:	2b20      	cmp	r3, #32
 8004b1a:	d867      	bhi.n	8004bec <HAL_TIM_ConfigClockSource+0x1f0>
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d05c      	beq.n	8004bda <HAL_TIM_ConfigClockSource+0x1de>
 8004b20:	2b10      	cmp	r3, #16
 8004b22:	d05a      	beq.n	8004bda <HAL_TIM_ConfigClockSource+0x1de>
 8004b24:	e062      	b.n	8004bec <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004b36:	f000 f9cf 	bl	8004ed8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004b48:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	68ba      	ldr	r2, [r7, #8]
 8004b50:	609a      	str	r2, [r3, #8]
      break;
 8004b52:	e04f      	b.n	8004bf4 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004b64:	f000 f9b8 	bl	8004ed8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	689a      	ldr	r2, [r3, #8]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b76:	609a      	str	r2, [r3, #8]
      break;
 8004b78:	e03c      	b.n	8004bf4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b86:	461a      	mov	r2, r3
 8004b88:	f000 f92a 	bl	8004de0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	2150      	movs	r1, #80	@ 0x50
 8004b92:	4618      	mov	r0, r3
 8004b94:	f000 f983 	bl	8004e9e <TIM_ITRx_SetConfig>
      break;
 8004b98:	e02c      	b.n	8004bf4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ba6:	461a      	mov	r2, r3
 8004ba8:	f000 f949 	bl	8004e3e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	2160      	movs	r1, #96	@ 0x60
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	f000 f973 	bl	8004e9e <TIM_ITRx_SetConfig>
      break;
 8004bb8:	e01c      	b.n	8004bf4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bc6:	461a      	mov	r2, r3
 8004bc8:	f000 f90a 	bl	8004de0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	2140      	movs	r1, #64	@ 0x40
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f000 f963 	bl	8004e9e <TIM_ITRx_SetConfig>
      break;
 8004bd8:	e00c      	b.n	8004bf4 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681a      	ldr	r2, [r3, #0]
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4619      	mov	r1, r3
 8004be4:	4610      	mov	r0, r2
 8004be6:	f000 f95a 	bl	8004e9e <TIM_ITRx_SetConfig>
      break;
 8004bea:	e003      	b.n	8004bf4 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	73fb      	strb	r3, [r7, #15]
      break;
 8004bf0:	e000      	b.n	8004bf4 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8004bf2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3710      	adds	r7, #16
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}
 8004c0e:	bf00      	nop
 8004c10:	00100070 	.word	0x00100070
 8004c14:	00100060 	.word	0x00100060
 8004c18:	00100050 	.word	0x00100050
 8004c1c:	00100040 	.word	0x00100040
 8004c20:	00100030 	.word	0x00100030
 8004c24:	00100020 	.word	0x00100020

08004c28 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b083      	sub	sp, #12
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c30:	bf00      	nop
 8004c32:	370c      	adds	r7, #12
 8004c34:	46bd      	mov	sp, r7
 8004c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3a:	4770      	bx	lr

08004c3c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b083      	sub	sp, #12
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c44:	bf00      	nop
 8004c46:	370c      	adds	r7, #12
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4e:	4770      	bx	lr

08004c50 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b083      	sub	sp, #12
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004c58:	bf00      	nop
 8004c5a:	370c      	adds	r7, #12
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c62:	4770      	bx	lr

08004c64 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b083      	sub	sp, #12
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004c6c:	bf00      	nop
 8004c6e:	370c      	adds	r7, #12
 8004c70:	46bd      	mov	sp, r7
 8004c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c76:	4770      	bx	lr

08004c78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b085      	sub	sp, #20
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
 8004c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	4a4c      	ldr	r2, [pc, #304]	@ (8004dbc <TIM_Base_SetConfig+0x144>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d017      	beq.n	8004cc0 <TIM_Base_SetConfig+0x48>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c96:	d013      	beq.n	8004cc0 <TIM_Base_SetConfig+0x48>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	4a49      	ldr	r2, [pc, #292]	@ (8004dc0 <TIM_Base_SetConfig+0x148>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d00f      	beq.n	8004cc0 <TIM_Base_SetConfig+0x48>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	4a48      	ldr	r2, [pc, #288]	@ (8004dc4 <TIM_Base_SetConfig+0x14c>)
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d00b      	beq.n	8004cc0 <TIM_Base_SetConfig+0x48>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	4a47      	ldr	r2, [pc, #284]	@ (8004dc8 <TIM_Base_SetConfig+0x150>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d007      	beq.n	8004cc0 <TIM_Base_SetConfig+0x48>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	4a46      	ldr	r2, [pc, #280]	@ (8004dcc <TIM_Base_SetConfig+0x154>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d003      	beq.n	8004cc0 <TIM_Base_SetConfig+0x48>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	4a45      	ldr	r2, [pc, #276]	@ (8004dd0 <TIM_Base_SetConfig+0x158>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d108      	bne.n	8004cd2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cc6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	68fa      	ldr	r2, [r7, #12]
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	4a39      	ldr	r2, [pc, #228]	@ (8004dbc <TIM_Base_SetConfig+0x144>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d023      	beq.n	8004d22 <TIM_Base_SetConfig+0xaa>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ce0:	d01f      	beq.n	8004d22 <TIM_Base_SetConfig+0xaa>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	4a36      	ldr	r2, [pc, #216]	@ (8004dc0 <TIM_Base_SetConfig+0x148>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d01b      	beq.n	8004d22 <TIM_Base_SetConfig+0xaa>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	4a35      	ldr	r2, [pc, #212]	@ (8004dc4 <TIM_Base_SetConfig+0x14c>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d017      	beq.n	8004d22 <TIM_Base_SetConfig+0xaa>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	4a34      	ldr	r2, [pc, #208]	@ (8004dc8 <TIM_Base_SetConfig+0x150>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d013      	beq.n	8004d22 <TIM_Base_SetConfig+0xaa>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	4a33      	ldr	r2, [pc, #204]	@ (8004dcc <TIM_Base_SetConfig+0x154>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d00f      	beq.n	8004d22 <TIM_Base_SetConfig+0xaa>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	4a33      	ldr	r2, [pc, #204]	@ (8004dd4 <TIM_Base_SetConfig+0x15c>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d00b      	beq.n	8004d22 <TIM_Base_SetConfig+0xaa>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4a32      	ldr	r2, [pc, #200]	@ (8004dd8 <TIM_Base_SetConfig+0x160>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d007      	beq.n	8004d22 <TIM_Base_SetConfig+0xaa>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	4a31      	ldr	r2, [pc, #196]	@ (8004ddc <TIM_Base_SetConfig+0x164>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d003      	beq.n	8004d22 <TIM_Base_SetConfig+0xaa>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	4a2c      	ldr	r2, [pc, #176]	@ (8004dd0 <TIM_Base_SetConfig+0x158>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d108      	bne.n	8004d34 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	68db      	ldr	r3, [r3, #12]
 8004d2e:	68fa      	ldr	r2, [r7, #12]
 8004d30:	4313      	orrs	r3, r2
 8004d32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	695b      	ldr	r3, [r3, #20]
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	68fa      	ldr	r2, [r7, #12]
 8004d46:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	689a      	ldr	r2, [r3, #8]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	4a18      	ldr	r2, [pc, #96]	@ (8004dbc <TIM_Base_SetConfig+0x144>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d013      	beq.n	8004d88 <TIM_Base_SetConfig+0x110>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	4a1a      	ldr	r2, [pc, #104]	@ (8004dcc <TIM_Base_SetConfig+0x154>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d00f      	beq.n	8004d88 <TIM_Base_SetConfig+0x110>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	4a1a      	ldr	r2, [pc, #104]	@ (8004dd4 <TIM_Base_SetConfig+0x15c>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d00b      	beq.n	8004d88 <TIM_Base_SetConfig+0x110>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	4a19      	ldr	r2, [pc, #100]	@ (8004dd8 <TIM_Base_SetConfig+0x160>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d007      	beq.n	8004d88 <TIM_Base_SetConfig+0x110>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	4a18      	ldr	r2, [pc, #96]	@ (8004ddc <TIM_Base_SetConfig+0x164>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d003      	beq.n	8004d88 <TIM_Base_SetConfig+0x110>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	4a13      	ldr	r2, [pc, #76]	@ (8004dd0 <TIM_Base_SetConfig+0x158>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d103      	bne.n	8004d90 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	691a      	ldr	r2, [r3, #16]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2201      	movs	r2, #1
 8004d94:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	691b      	ldr	r3, [r3, #16]
 8004d9a:	f003 0301 	and.w	r3, r3, #1
 8004d9e:	2b01      	cmp	r3, #1
 8004da0:	d105      	bne.n	8004dae <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	691b      	ldr	r3, [r3, #16]
 8004da6:	f023 0201 	bic.w	r2, r3, #1
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	611a      	str	r2, [r3, #16]
  }
}
 8004dae:	bf00      	nop
 8004db0:	3714      	adds	r7, #20
 8004db2:	46bd      	mov	sp, r7
 8004db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db8:	4770      	bx	lr
 8004dba:	bf00      	nop
 8004dbc:	40012c00 	.word	0x40012c00
 8004dc0:	40000400 	.word	0x40000400
 8004dc4:	40000800 	.word	0x40000800
 8004dc8:	40000c00 	.word	0x40000c00
 8004dcc:	40013400 	.word	0x40013400
 8004dd0:	40015000 	.word	0x40015000
 8004dd4:	40014000 	.word	0x40014000
 8004dd8:	40014400 	.word	0x40014400
 8004ddc:	40014800 	.word	0x40014800

08004de0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b087      	sub	sp, #28
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	60f8      	str	r0, [r7, #12]
 8004de8:	60b9      	str	r1, [r7, #8]
 8004dea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6a1b      	ldr	r3, [r3, #32]
 8004df0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	6a1b      	ldr	r3, [r3, #32]
 8004df6:	f023 0201 	bic.w	r2, r3, #1
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	699b      	ldr	r3, [r3, #24]
 8004e02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	011b      	lsls	r3, r3, #4
 8004e10:	693a      	ldr	r2, [r7, #16]
 8004e12:	4313      	orrs	r3, r2
 8004e14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	f023 030a 	bic.w	r3, r3, #10
 8004e1c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e1e:	697a      	ldr	r2, [r7, #20]
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	4313      	orrs	r3, r2
 8004e24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	693a      	ldr	r2, [r7, #16]
 8004e2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	697a      	ldr	r2, [r7, #20]
 8004e30:	621a      	str	r2, [r3, #32]
}
 8004e32:	bf00      	nop
 8004e34:	371c      	adds	r7, #28
 8004e36:	46bd      	mov	sp, r7
 8004e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3c:	4770      	bx	lr

08004e3e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e3e:	b480      	push	{r7}
 8004e40:	b087      	sub	sp, #28
 8004e42:	af00      	add	r7, sp, #0
 8004e44:	60f8      	str	r0, [r7, #12]
 8004e46:	60b9      	str	r1, [r7, #8]
 8004e48:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	6a1b      	ldr	r3, [r3, #32]
 8004e4e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	6a1b      	ldr	r3, [r3, #32]
 8004e54:	f023 0210 	bic.w	r2, r3, #16
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	699b      	ldr	r3, [r3, #24]
 8004e60:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004e68:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	031b      	lsls	r3, r3, #12
 8004e6e:	693a      	ldr	r2, [r7, #16]
 8004e70:	4313      	orrs	r3, r2
 8004e72:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004e7a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	011b      	lsls	r3, r3, #4
 8004e80:	697a      	ldr	r2, [r7, #20]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	693a      	ldr	r2, [r7, #16]
 8004e8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	697a      	ldr	r2, [r7, #20]
 8004e90:	621a      	str	r2, [r3, #32]
}
 8004e92:	bf00      	nop
 8004e94:	371c      	adds	r7, #28
 8004e96:	46bd      	mov	sp, r7
 8004e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9c:	4770      	bx	lr

08004e9e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e9e:	b480      	push	{r7}
 8004ea0:	b085      	sub	sp, #20
 8004ea2:	af00      	add	r7, sp, #0
 8004ea4:	6078      	str	r0, [r7, #4]
 8004ea6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	689b      	ldr	r3, [r3, #8]
 8004eac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004eb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004eb8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004eba:	683a      	ldr	r2, [r7, #0]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	f043 0307 	orr.w	r3, r3, #7
 8004ec4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	68fa      	ldr	r2, [r7, #12]
 8004eca:	609a      	str	r2, [r3, #8]
}
 8004ecc:	bf00      	nop
 8004ece:	3714      	adds	r7, #20
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed6:	4770      	bx	lr

08004ed8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b087      	sub	sp, #28
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	60f8      	str	r0, [r7, #12]
 8004ee0:	60b9      	str	r1, [r7, #8]
 8004ee2:	607a      	str	r2, [r7, #4]
 8004ee4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004ef2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	021a      	lsls	r2, r3, #8
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	431a      	orrs	r2, r3
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	4313      	orrs	r3, r2
 8004f00:	697a      	ldr	r2, [r7, #20]
 8004f02:	4313      	orrs	r3, r2
 8004f04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	697a      	ldr	r2, [r7, #20]
 8004f0a:	609a      	str	r2, [r3, #8]
}
 8004f0c:	bf00      	nop
 8004f0e:	371c      	adds	r7, #28
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr

08004f18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b085      	sub	sp, #20
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
 8004f20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f28:	2b01      	cmp	r3, #1
 8004f2a:	d101      	bne.n	8004f30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f2c:	2302      	movs	r3, #2
 8004f2e:	e074      	b.n	800501a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2201      	movs	r2, #1
 8004f34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2202      	movs	r2, #2
 8004f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	689b      	ldr	r3, [r3, #8]
 8004f4e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a34      	ldr	r2, [pc, #208]	@ (8005028 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d009      	beq.n	8004f6e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a33      	ldr	r2, [pc, #204]	@ (800502c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d004      	beq.n	8004f6e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a31      	ldr	r2, [pc, #196]	@ (8005030 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d108      	bne.n	8004f80 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004f74:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	68fa      	ldr	r2, [r7, #12]
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004f86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f8a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	68fa      	ldr	r2, [r7, #12]
 8004f92:	4313      	orrs	r3, r2
 8004f94:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	68fa      	ldr	r2, [r7, #12]
 8004f9c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a21      	ldr	r2, [pc, #132]	@ (8005028 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d022      	beq.n	8004fee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fb0:	d01d      	beq.n	8004fee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a1f      	ldr	r2, [pc, #124]	@ (8005034 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d018      	beq.n	8004fee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a1d      	ldr	r2, [pc, #116]	@ (8005038 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d013      	beq.n	8004fee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a1c      	ldr	r2, [pc, #112]	@ (800503c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d00e      	beq.n	8004fee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a15      	ldr	r2, [pc, #84]	@ (800502c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d009      	beq.n	8004fee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4a18      	ldr	r2, [pc, #96]	@ (8005040 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d004      	beq.n	8004fee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a11      	ldr	r2, [pc, #68]	@ (8005030 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d10c      	bne.n	8005008 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ff4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	68ba      	ldr	r2, [r7, #8]
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	68ba      	ldr	r2, [r7, #8]
 8005006:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2201      	movs	r2, #1
 800500c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2200      	movs	r2, #0
 8005014:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005018:	2300      	movs	r3, #0
}
 800501a:	4618      	mov	r0, r3
 800501c:	3714      	adds	r7, #20
 800501e:	46bd      	mov	sp, r7
 8005020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005024:	4770      	bx	lr
 8005026:	bf00      	nop
 8005028:	40012c00 	.word	0x40012c00
 800502c:	40013400 	.word	0x40013400
 8005030:	40015000 	.word	0x40015000
 8005034:	40000400 	.word	0x40000400
 8005038:	40000800 	.word	0x40000800
 800503c:	40000c00 	.word	0x40000c00
 8005040:	40014000 	.word	0x40014000

08005044 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005044:	b480      	push	{r7}
 8005046:	b083      	sub	sp, #12
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800504c:	bf00      	nop
 800504e:	370c      	adds	r7, #12
 8005050:	46bd      	mov	sp, r7
 8005052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005056:	4770      	bx	lr

08005058 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005058:	b480      	push	{r7}
 800505a:	b083      	sub	sp, #12
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005060:	bf00      	nop
 8005062:	370c      	adds	r7, #12
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr

0800506c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800506c:	b480      	push	{r7}
 800506e:	b083      	sub	sp, #12
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005074:	bf00      	nop
 8005076:	370c      	adds	r7, #12
 8005078:	46bd      	mov	sp, r7
 800507a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507e:	4770      	bx	lr

08005080 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8005080:	b480      	push	{r7}
 8005082:	b083      	sub	sp, #12
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8005088:	bf00      	nop
 800508a:	370c      	adds	r7, #12
 800508c:	46bd      	mov	sp, r7
 800508e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005092:	4770      	bx	lr

08005094 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8005094:	b480      	push	{r7}
 8005096:	b083      	sub	sp, #12
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800509c:	bf00      	nop
 800509e:	370c      	adds	r7, #12
 80050a0:	46bd      	mov	sp, r7
 80050a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a6:	4770      	bx	lr

080050a8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b083      	sub	sp, #12
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80050b0:	bf00      	nop
 80050b2:	370c      	adds	r7, #12
 80050b4:	46bd      	mov	sp, r7
 80050b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ba:	4770      	bx	lr

080050bc <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80050bc:	b480      	push	{r7}
 80050be:	b083      	sub	sp, #12
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80050c4:	bf00      	nop
 80050c6:	370c      	adds	r7, #12
 80050c8:	46bd      	mov	sp, r7
 80050ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ce:	4770      	bx	lr

080050d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b082      	sub	sp, #8
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d101      	bne.n	80050e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050de:	2301      	movs	r3, #1
 80050e0:	e042      	b.n	8005168 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d106      	bne.n	80050fa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2200      	movs	r2, #0
 80050f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050f4:	6878      	ldr	r0, [r7, #4]
 80050f6:	f7fc fc0f 	bl	8001918 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2224      	movs	r2, #36	@ 0x24
 80050fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f022 0201 	bic.w	r2, r2, #1
 8005110:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005116:	2b00      	cmp	r3, #0
 8005118:	d002      	beq.n	8005120 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f000 fff0 	bl	8006100 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005120:	6878      	ldr	r0, [r7, #4]
 8005122:	f000 fcf1 	bl	8005b08 <UART_SetConfig>
 8005126:	4603      	mov	r3, r0
 8005128:	2b01      	cmp	r3, #1
 800512a:	d101      	bne.n	8005130 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800512c:	2301      	movs	r3, #1
 800512e:	e01b      	b.n	8005168 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	685a      	ldr	r2, [r3, #4]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800513e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	689a      	ldr	r2, [r3, #8]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800514e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f042 0201 	orr.w	r2, r2, #1
 800515e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005160:	6878      	ldr	r0, [r7, #4]
 8005162:	f001 f86f 	bl	8006244 <UART_CheckIdleState>
 8005166:	4603      	mov	r3, r0
}
 8005168:	4618      	mov	r0, r3
 800516a:	3708      	adds	r7, #8
 800516c:	46bd      	mov	sp, r7
 800516e:	bd80      	pop	{r7, pc}

08005170 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b08a      	sub	sp, #40	@ 0x28
 8005174:	af02      	add	r7, sp, #8
 8005176:	60f8      	str	r0, [r7, #12]
 8005178:	60b9      	str	r1, [r7, #8]
 800517a:	603b      	str	r3, [r7, #0]
 800517c:	4613      	mov	r3, r2
 800517e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005186:	2b20      	cmp	r3, #32
 8005188:	d17b      	bne.n	8005282 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d002      	beq.n	8005196 <HAL_UART_Transmit+0x26>
 8005190:	88fb      	ldrh	r3, [r7, #6]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d101      	bne.n	800519a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005196:	2301      	movs	r3, #1
 8005198:	e074      	b.n	8005284 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2200      	movs	r2, #0
 800519e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	2221      	movs	r2, #33	@ 0x21
 80051a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051aa:	f7fc fd91 	bl	8001cd0 <HAL_GetTick>
 80051ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	88fa      	ldrh	r2, [r7, #6]
 80051b4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	88fa      	ldrh	r2, [r7, #6]
 80051bc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051c8:	d108      	bne.n	80051dc <HAL_UART_Transmit+0x6c>
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	691b      	ldr	r3, [r3, #16]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d104      	bne.n	80051dc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80051d2:	2300      	movs	r3, #0
 80051d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	61bb      	str	r3, [r7, #24]
 80051da:	e003      	b.n	80051e4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80051e0:	2300      	movs	r3, #0
 80051e2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80051e4:	e030      	b.n	8005248 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	9300      	str	r3, [sp, #0]
 80051ea:	697b      	ldr	r3, [r7, #20]
 80051ec:	2200      	movs	r2, #0
 80051ee:	2180      	movs	r1, #128	@ 0x80
 80051f0:	68f8      	ldr	r0, [r7, #12]
 80051f2:	f001 f8d1 	bl	8006398 <UART_WaitOnFlagUntilTimeout>
 80051f6:	4603      	mov	r3, r0
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d005      	beq.n	8005208 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2220      	movs	r2, #32
 8005200:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005204:	2303      	movs	r3, #3
 8005206:	e03d      	b.n	8005284 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005208:	69fb      	ldr	r3, [r7, #28]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d10b      	bne.n	8005226 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800520e:	69bb      	ldr	r3, [r7, #24]
 8005210:	881b      	ldrh	r3, [r3, #0]
 8005212:	461a      	mov	r2, r3
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800521c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800521e:	69bb      	ldr	r3, [r7, #24]
 8005220:	3302      	adds	r3, #2
 8005222:	61bb      	str	r3, [r7, #24]
 8005224:	e007      	b.n	8005236 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005226:	69fb      	ldr	r3, [r7, #28]
 8005228:	781a      	ldrb	r2, [r3, #0]
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005230:	69fb      	ldr	r3, [r7, #28]
 8005232:	3301      	adds	r3, #1
 8005234:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800523c:	b29b      	uxth	r3, r3
 800523e:	3b01      	subs	r3, #1
 8005240:	b29a      	uxth	r2, r3
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800524e:	b29b      	uxth	r3, r3
 8005250:	2b00      	cmp	r3, #0
 8005252:	d1c8      	bne.n	80051e6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	9300      	str	r3, [sp, #0]
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	2200      	movs	r2, #0
 800525c:	2140      	movs	r1, #64	@ 0x40
 800525e:	68f8      	ldr	r0, [r7, #12]
 8005260:	f001 f89a 	bl	8006398 <UART_WaitOnFlagUntilTimeout>
 8005264:	4603      	mov	r3, r0
 8005266:	2b00      	cmp	r3, #0
 8005268:	d005      	beq.n	8005276 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2220      	movs	r2, #32
 800526e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005272:	2303      	movs	r3, #3
 8005274:	e006      	b.n	8005284 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2220      	movs	r2, #32
 800527a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800527e:	2300      	movs	r3, #0
 8005280:	e000      	b.n	8005284 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005282:	2302      	movs	r3, #2
  }
}
 8005284:	4618      	mov	r0, r3
 8005286:	3720      	adds	r7, #32
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}

0800528c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b08a      	sub	sp, #40	@ 0x28
 8005290:	af00      	add	r7, sp, #0
 8005292:	60f8      	str	r0, [r7, #12]
 8005294:	60b9      	str	r1, [r7, #8]
 8005296:	4613      	mov	r3, r2
 8005298:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80052a0:	2b20      	cmp	r3, #32
 80052a2:	d137      	bne.n	8005314 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d002      	beq.n	80052b0 <HAL_UART_Receive_IT+0x24>
 80052aa:	88fb      	ldrh	r3, [r7, #6]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d101      	bne.n	80052b4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80052b0:	2301      	movs	r3, #1
 80052b2:	e030      	b.n	8005316 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2200      	movs	r2, #0
 80052b8:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a18      	ldr	r2, [pc, #96]	@ (8005320 <HAL_UART_Receive_IT+0x94>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d01f      	beq.n	8005304 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d018      	beq.n	8005304 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	e853 3f00 	ldrex	r3, [r3]
 80052de:	613b      	str	r3, [r7, #16]
   return(result);
 80052e0:	693b      	ldr	r3, [r7, #16]
 80052e2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80052e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	461a      	mov	r2, r3
 80052ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052f0:	623b      	str	r3, [r7, #32]
 80052f2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f4:	69f9      	ldr	r1, [r7, #28]
 80052f6:	6a3a      	ldr	r2, [r7, #32]
 80052f8:	e841 2300 	strex	r3, r2, [r1]
 80052fc:	61bb      	str	r3, [r7, #24]
   return(result);
 80052fe:	69bb      	ldr	r3, [r7, #24]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d1e6      	bne.n	80052d2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005304:	88fb      	ldrh	r3, [r7, #6]
 8005306:	461a      	mov	r2, r3
 8005308:	68b9      	ldr	r1, [r7, #8]
 800530a:	68f8      	ldr	r0, [r7, #12]
 800530c:	f001 f8b2 	bl	8006474 <UART_Start_Receive_IT>
 8005310:	4603      	mov	r3, r0
 8005312:	e000      	b.n	8005316 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005314:	2302      	movs	r3, #2
  }
}
 8005316:	4618      	mov	r0, r3
 8005318:	3728      	adds	r7, #40	@ 0x28
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}
 800531e:	bf00      	nop
 8005320:	40008000 	.word	0x40008000

08005324 <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b094      	sub	sp, #80	@ 0x50
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  /* Disable TCIE, TXEIE and TXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005332:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005334:	e853 3f00 	ldrex	r3, [r3]
 8005338:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800533a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800533c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005340:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	461a      	mov	r2, r3
 8005348:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800534a:	643b      	str	r3, [r7, #64]	@ 0x40
 800534c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800534e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005350:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005352:	e841 2300 	strex	r3, r2, [r1]
 8005356:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800535a:	2b00      	cmp	r3, #0
 800535c:	d1e6      	bne.n	800532c <HAL_UART_AbortTransmit+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	3308      	adds	r3, #8
 8005364:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005366:	6a3b      	ldr	r3, [r7, #32]
 8005368:	e853 3f00 	ldrex	r3, [r3]
 800536c:	61fb      	str	r3, [r7, #28]
   return(result);
 800536e:	69fb      	ldr	r3, [r7, #28]
 8005370:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005374:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	3308      	adds	r3, #8
 800537c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800537e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005380:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005382:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005384:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005386:	e841 2300 	strex	r3, r2, [r1]
 800538a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800538c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800538e:	2b00      	cmp	r3, #0
 8005390:	d1e5      	bne.n	800535e <HAL_UART_AbortTransmit+0x3a>

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	689b      	ldr	r3, [r3, #8]
 8005398:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800539c:	2b80      	cmp	r3, #128	@ 0x80
 800539e:	d137      	bne.n	8005410 <HAL_UART_AbortTransmit+0xec>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	3308      	adds	r3, #8
 80053a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	e853 3f00 	ldrex	r3, [r3]
 80053ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80053b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	3308      	adds	r3, #8
 80053be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80053c0:	61ba      	str	r2, [r7, #24]
 80053c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053c4:	6979      	ldr	r1, [r7, #20]
 80053c6:	69ba      	ldr	r2, [r7, #24]
 80053c8:	e841 2300 	strex	r3, r2, [r1]
 80053cc:	613b      	str	r3, [r7, #16]
   return(result);
 80053ce:	693b      	ldr	r3, [r7, #16]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d1e5      	bne.n	80053a0 <HAL_UART_AbortTransmit+0x7c>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d019      	beq.n	8005410 <HAL_UART_AbortTransmit+0xec>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80053e0:	2200      	movs	r2, #0
 80053e2:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80053e8:	4618      	mov	r0, r3
 80053ea:	f7fc fe57 	bl	800209c <HAL_DMA_Abort>
 80053ee:	4603      	mov	r3, r0
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d00d      	beq.n	8005410 <HAL_UART_AbortTransmit+0xec>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80053f8:	4618      	mov	r0, r3
 80053fa:	f7fc ffbe 	bl	800237a <HAL_DMA_GetError>
 80053fe:	4603      	mov	r3, r0
 8005400:	2b20      	cmp	r3, #32
 8005402:	d105      	bne.n	8005410 <HAL_UART_AbortTransmit+0xec>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2210      	movs	r2, #16
 8005408:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800540c:	2303      	movs	r3, #3
 800540e:	e015      	b.n	800543c <HAL_UART_AbortTransmit+0x118>
      }
    }
  }

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0U;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2200      	movs	r2, #0
 8005414:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800541c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005420:	d107      	bne.n	8005432 <HAL_UART_AbortTransmit+0x10e>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	699a      	ldr	r2, [r3, #24]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f042 0210 	orr.w	r2, r2, #16
 8005430:	619a      	str	r2, [r3, #24]
  }

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2220      	movs	r2, #32
 8005436:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  return HAL_OK;
 800543a:	2300      	movs	r3, #0
}
 800543c:	4618      	mov	r0, r3
 800543e:	3750      	adds	r7, #80	@ 0x50
 8005440:	46bd      	mov	sp, r7
 8005442:	bd80      	pop	{r7, pc}

08005444 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b0ba      	sub	sp, #232	@ 0xe8
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	69db      	ldr	r3, [r3, #28]
 8005452:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800546a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800546e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005472:	4013      	ands	r3, r2
 8005474:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005478:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800547c:	2b00      	cmp	r3, #0
 800547e:	d11b      	bne.n	80054b8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005480:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005484:	f003 0320 	and.w	r3, r3, #32
 8005488:	2b00      	cmp	r3, #0
 800548a:	d015      	beq.n	80054b8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800548c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005490:	f003 0320 	and.w	r3, r3, #32
 8005494:	2b00      	cmp	r3, #0
 8005496:	d105      	bne.n	80054a4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005498:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800549c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d009      	beq.n	80054b8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	f000 8300 	beq.w	8005aae <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	4798      	blx	r3
      }
      return;
 80054b6:	e2fa      	b.n	8005aae <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80054b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80054bc:	2b00      	cmp	r3, #0
 80054be:	f000 8123 	beq.w	8005708 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80054c2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80054c6:	4b8d      	ldr	r3, [pc, #564]	@ (80056fc <HAL_UART_IRQHandler+0x2b8>)
 80054c8:	4013      	ands	r3, r2
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d106      	bne.n	80054dc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80054ce:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80054d2:	4b8b      	ldr	r3, [pc, #556]	@ (8005700 <HAL_UART_IRQHandler+0x2bc>)
 80054d4:	4013      	ands	r3, r2
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	f000 8116 	beq.w	8005708 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80054dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054e0:	f003 0301 	and.w	r3, r3, #1
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d011      	beq.n	800550c <HAL_UART_IRQHandler+0xc8>
 80054e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d00b      	beq.n	800550c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	2201      	movs	r2, #1
 80054fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005502:	f043 0201 	orr.w	r2, r3, #1
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800550c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005510:	f003 0302 	and.w	r3, r3, #2
 8005514:	2b00      	cmp	r3, #0
 8005516:	d011      	beq.n	800553c <HAL_UART_IRQHandler+0xf8>
 8005518:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800551c:	f003 0301 	and.w	r3, r3, #1
 8005520:	2b00      	cmp	r3, #0
 8005522:	d00b      	beq.n	800553c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	2202      	movs	r2, #2
 800552a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005532:	f043 0204 	orr.w	r2, r3, #4
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800553c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005540:	f003 0304 	and.w	r3, r3, #4
 8005544:	2b00      	cmp	r3, #0
 8005546:	d011      	beq.n	800556c <HAL_UART_IRQHandler+0x128>
 8005548:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800554c:	f003 0301 	and.w	r3, r3, #1
 8005550:	2b00      	cmp	r3, #0
 8005552:	d00b      	beq.n	800556c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	2204      	movs	r2, #4
 800555a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005562:	f043 0202 	orr.w	r2, r3, #2
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800556c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005570:	f003 0308 	and.w	r3, r3, #8
 8005574:	2b00      	cmp	r3, #0
 8005576:	d017      	beq.n	80055a8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005578:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800557c:	f003 0320 	and.w	r3, r3, #32
 8005580:	2b00      	cmp	r3, #0
 8005582:	d105      	bne.n	8005590 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005584:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005588:	4b5c      	ldr	r3, [pc, #368]	@ (80056fc <HAL_UART_IRQHandler+0x2b8>)
 800558a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800558c:	2b00      	cmp	r3, #0
 800558e:	d00b      	beq.n	80055a8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	2208      	movs	r2, #8
 8005596:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800559e:	f043 0208 	orr.w	r2, r3, #8
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80055a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d012      	beq.n	80055da <HAL_UART_IRQHandler+0x196>
 80055b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055b8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d00c      	beq.n	80055da <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80055c8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055d0:	f043 0220 	orr.w	r2, r3, #32
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	f000 8266 	beq.w	8005ab2 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80055e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055ea:	f003 0320 	and.w	r3, r3, #32
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d013      	beq.n	800561a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80055f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055f6:	f003 0320 	and.w	r3, r3, #32
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d105      	bne.n	800560a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80055fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005602:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005606:	2b00      	cmp	r3, #0
 8005608:	d007      	beq.n	800561a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800560e:	2b00      	cmp	r3, #0
 8005610:	d003      	beq.n	800561a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005620:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	689b      	ldr	r3, [r3, #8]
 800562a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800562e:	2b40      	cmp	r3, #64	@ 0x40
 8005630:	d005      	beq.n	800563e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005632:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005636:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800563a:	2b00      	cmp	r3, #0
 800563c:	d054      	beq.n	80056e8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f001 f83a 	bl	80066b8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	689b      	ldr	r3, [r3, #8]
 800564a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800564e:	2b40      	cmp	r3, #64	@ 0x40
 8005650:	d146      	bne.n	80056e0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	3308      	adds	r3, #8
 8005658:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800565c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005660:	e853 3f00 	ldrex	r3, [r3]
 8005664:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005668:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800566c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005670:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	3308      	adds	r3, #8
 800567a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800567e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005682:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005686:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800568a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800568e:	e841 2300 	strex	r3, r2, [r1]
 8005692:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005696:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800569a:	2b00      	cmp	r3, #0
 800569c:	d1d9      	bne.n	8005652 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d017      	beq.n	80056d8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056ae:	4a15      	ldr	r2, [pc, #84]	@ (8005704 <HAL_UART_IRQHandler+0x2c0>)
 80056b0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056b8:	4618      	mov	r0, r3
 80056ba:	f7fc fd48 	bl	800214e <HAL_DMA_Abort_IT>
 80056be:	4603      	mov	r3, r0
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d019      	beq.n	80056f8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056cc:	687a      	ldr	r2, [r7, #4]
 80056ce:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80056d2:	4610      	mov	r0, r2
 80056d4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056d6:	e00f      	b.n	80056f8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80056d8:	6878      	ldr	r0, [r7, #4]
 80056da:	f000 f9ff 	bl	8005adc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056de:	e00b      	b.n	80056f8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	f000 f9fb 	bl	8005adc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056e6:	e007      	b.n	80056f8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	f000 f9f7 	bl	8005adc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2200      	movs	r2, #0
 80056f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80056f6:	e1dc      	b.n	8005ab2 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056f8:	bf00      	nop
    return;
 80056fa:	e1da      	b.n	8005ab2 <HAL_UART_IRQHandler+0x66e>
 80056fc:	10000001 	.word	0x10000001
 8005700:	04000120 	.word	0x04000120
 8005704:	08006785 	.word	0x08006785

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800570c:	2b01      	cmp	r3, #1
 800570e:	f040 8170 	bne.w	80059f2 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005712:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005716:	f003 0310 	and.w	r3, r3, #16
 800571a:	2b00      	cmp	r3, #0
 800571c:	f000 8169 	beq.w	80059f2 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005720:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005724:	f003 0310 	and.w	r3, r3, #16
 8005728:	2b00      	cmp	r3, #0
 800572a:	f000 8162 	beq.w	80059f2 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	2210      	movs	r2, #16
 8005734:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005740:	2b40      	cmp	r3, #64	@ 0x40
 8005742:	f040 80d8 	bne.w	80058f6 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005754:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005758:	2b00      	cmp	r3, #0
 800575a:	f000 80af 	beq.w	80058bc <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005764:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005768:	429a      	cmp	r2, r3
 800576a:	f080 80a7 	bcs.w	80058bc <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005774:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f003 0320 	and.w	r3, r3, #32
 8005786:	2b00      	cmp	r3, #0
 8005788:	f040 8087 	bne.w	800589a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005794:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005798:	e853 3f00 	ldrex	r3, [r3]
 800579c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80057a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80057a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80057a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	461a      	mov	r2, r3
 80057b2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80057b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80057ba:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057be:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80057c2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80057c6:	e841 2300 	strex	r3, r2, [r1]
 80057ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80057ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d1da      	bne.n	800578c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	3308      	adds	r3, #8
 80057dc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80057e0:	e853 3f00 	ldrex	r3, [r3]
 80057e4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80057e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80057e8:	f023 0301 	bic.w	r3, r3, #1
 80057ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	3308      	adds	r3, #8
 80057f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80057fa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80057fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005800:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005802:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005806:	e841 2300 	strex	r3, r2, [r1]
 800580a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800580c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800580e:	2b00      	cmp	r3, #0
 8005810:	d1e1      	bne.n	80057d6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	3308      	adds	r3, #8
 8005818:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800581a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800581c:	e853 3f00 	ldrex	r3, [r3]
 8005820:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005822:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005824:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005828:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	3308      	adds	r3, #8
 8005832:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005836:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005838:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800583a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800583c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800583e:	e841 2300 	strex	r3, r2, [r1]
 8005842:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005844:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005846:	2b00      	cmp	r3, #0
 8005848:	d1e3      	bne.n	8005812 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2220      	movs	r2, #32
 800584e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2200      	movs	r2, #0
 8005856:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800585e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005860:	e853 3f00 	ldrex	r3, [r3]
 8005864:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005866:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005868:	f023 0310 	bic.w	r3, r3, #16
 800586c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	461a      	mov	r2, r3
 8005876:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800587a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800587c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800587e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005880:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005882:	e841 2300 	strex	r3, r2, [r1]
 8005886:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005888:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800588a:	2b00      	cmp	r3, #0
 800588c:	d1e4      	bne.n	8005858 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005894:	4618      	mov	r0, r3
 8005896:	f7fc fc01 	bl	800209c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2202      	movs	r2, #2
 800589e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80058ac:	b29b      	uxth	r3, r3
 80058ae:	1ad3      	subs	r3, r2, r3
 80058b0:	b29b      	uxth	r3, r3
 80058b2:	4619      	mov	r1, r3
 80058b4:	6878      	ldr	r0, [r7, #4]
 80058b6:	f000 f91b 	bl	8005af0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80058ba:	e0fc      	b.n	8005ab6 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80058c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80058c6:	429a      	cmp	r2, r3
 80058c8:	f040 80f5 	bne.w	8005ab6 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f003 0320 	and.w	r3, r3, #32
 80058da:	2b20      	cmp	r3, #32
 80058dc:	f040 80eb 	bne.w	8005ab6 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2202      	movs	r2, #2
 80058e4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80058ec:	4619      	mov	r1, r3
 80058ee:	6878      	ldr	r0, [r7, #4]
 80058f0:	f000 f8fe 	bl	8005af0 <HAL_UARTEx_RxEventCallback>
      return;
 80058f4:	e0df      	b.n	8005ab6 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005902:	b29b      	uxth	r3, r3
 8005904:	1ad3      	subs	r3, r2, r3
 8005906:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005910:	b29b      	uxth	r3, r3
 8005912:	2b00      	cmp	r3, #0
 8005914:	f000 80d1 	beq.w	8005aba <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8005918:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800591c:	2b00      	cmp	r3, #0
 800591e:	f000 80cc 	beq.w	8005aba <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005928:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800592a:	e853 3f00 	ldrex	r3, [r3]
 800592e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005930:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005932:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005936:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	461a      	mov	r2, r3
 8005940:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005944:	647b      	str	r3, [r7, #68]	@ 0x44
 8005946:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005948:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800594a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800594c:	e841 2300 	strex	r3, r2, [r1]
 8005950:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005952:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005954:	2b00      	cmp	r3, #0
 8005956:	d1e4      	bne.n	8005922 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	3308      	adds	r3, #8
 800595e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005962:	e853 3f00 	ldrex	r3, [r3]
 8005966:	623b      	str	r3, [r7, #32]
   return(result);
 8005968:	6a3b      	ldr	r3, [r7, #32]
 800596a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800596e:	f023 0301 	bic.w	r3, r3, #1
 8005972:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	3308      	adds	r3, #8
 800597c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005980:	633a      	str	r2, [r7, #48]	@ 0x30
 8005982:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005984:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005986:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005988:	e841 2300 	strex	r3, r2, [r1]
 800598c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800598e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005990:	2b00      	cmp	r3, #0
 8005992:	d1e1      	bne.n	8005958 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2220      	movs	r2, #32
 8005998:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2200      	movs	r2, #0
 80059a0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2200      	movs	r2, #0
 80059a6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	e853 3f00 	ldrex	r3, [r3]
 80059b4:	60fb      	str	r3, [r7, #12]
   return(result);
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	f023 0310 	bic.w	r3, r3, #16
 80059bc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	461a      	mov	r2, r3
 80059c6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80059ca:	61fb      	str	r3, [r7, #28]
 80059cc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ce:	69b9      	ldr	r1, [r7, #24]
 80059d0:	69fa      	ldr	r2, [r7, #28]
 80059d2:	e841 2300 	strex	r3, r2, [r1]
 80059d6:	617b      	str	r3, [r7, #20]
   return(result);
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d1e4      	bne.n	80059a8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2202      	movs	r2, #2
 80059e2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80059e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80059e8:	4619      	mov	r1, r3
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	f000 f880 	bl	8005af0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80059f0:	e063      	b.n	8005aba <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80059f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d00e      	beq.n	8005a1c <HAL_UART_IRQHandler+0x5d8>
 80059fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d008      	beq.n	8005a1c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005a12:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005a14:	6878      	ldr	r0, [r7, #4]
 8005a16:	f001 fc13 	bl	8007240 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005a1a:	e051      	b.n	8005ac0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005a1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d014      	beq.n	8005a52 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005a28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d105      	bne.n	8005a40 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005a34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a38:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d008      	beq.n	8005a52 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d03a      	beq.n	8005abe <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005a4c:	6878      	ldr	r0, [r7, #4]
 8005a4e:	4798      	blx	r3
    }
    return;
 8005a50:	e035      	b.n	8005abe <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005a52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d009      	beq.n	8005a72 <HAL_UART_IRQHandler+0x62e>
 8005a5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d003      	beq.n	8005a72 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8005a6a:	6878      	ldr	r0, [r7, #4]
 8005a6c:	f000 fe9c 	bl	80067a8 <UART_EndTransmit_IT>
    return;
 8005a70:	e026      	b.n	8005ac0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005a72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a76:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d009      	beq.n	8005a92 <HAL_UART_IRQHandler+0x64e>
 8005a7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a82:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d003      	beq.n	8005a92 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005a8a:	6878      	ldr	r0, [r7, #4]
 8005a8c:	f001 fbec 	bl	8007268 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005a90:	e016      	b.n	8005ac0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005a92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a96:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d010      	beq.n	8005ac0 <HAL_UART_IRQHandler+0x67c>
 8005a9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	da0c      	bge.n	8005ac0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	f001 fbd4 	bl	8007254 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005aac:	e008      	b.n	8005ac0 <HAL_UART_IRQHandler+0x67c>
      return;
 8005aae:	bf00      	nop
 8005ab0:	e006      	b.n	8005ac0 <HAL_UART_IRQHandler+0x67c>
    return;
 8005ab2:	bf00      	nop
 8005ab4:	e004      	b.n	8005ac0 <HAL_UART_IRQHandler+0x67c>
      return;
 8005ab6:	bf00      	nop
 8005ab8:	e002      	b.n	8005ac0 <HAL_UART_IRQHandler+0x67c>
      return;
 8005aba:	bf00      	nop
 8005abc:	e000      	b.n	8005ac0 <HAL_UART_IRQHandler+0x67c>
    return;
 8005abe:	bf00      	nop
  }
}
 8005ac0:	37e8      	adds	r7, #232	@ 0xe8
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}
 8005ac6:	bf00      	nop

08005ac8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b083      	sub	sp, #12
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005ad0:	bf00      	nop
 8005ad2:	370c      	adds	r7, #12
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr

08005adc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b083      	sub	sp, #12
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005ae4:	bf00      	nop
 8005ae6:	370c      	adds	r7, #12
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr

08005af0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b083      	sub	sp, #12
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
 8005af8:	460b      	mov	r3, r1
 8005afa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005afc:	bf00      	nop
 8005afe:	370c      	adds	r7, #12
 8005b00:	46bd      	mov	sp, r7
 8005b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b06:	4770      	bx	lr

08005b08 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b0c:	b08c      	sub	sp, #48	@ 0x30
 8005b0e:	af00      	add	r7, sp, #0
 8005b10:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005b12:	2300      	movs	r3, #0
 8005b14:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	689a      	ldr	r2, [r3, #8]
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	691b      	ldr	r3, [r3, #16]
 8005b20:	431a      	orrs	r2, r3
 8005b22:	697b      	ldr	r3, [r7, #20]
 8005b24:	695b      	ldr	r3, [r3, #20]
 8005b26:	431a      	orrs	r2, r3
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	69db      	ldr	r3, [r3, #28]
 8005b2c:	4313      	orrs	r3, r2
 8005b2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	681a      	ldr	r2, [r3, #0]
 8005b36:	4baa      	ldr	r3, [pc, #680]	@ (8005de0 <UART_SetConfig+0x2d8>)
 8005b38:	4013      	ands	r3, r2
 8005b3a:	697a      	ldr	r2, [r7, #20]
 8005b3c:	6812      	ldr	r2, [r2, #0]
 8005b3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b40:	430b      	orrs	r3, r1
 8005b42:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b44:	697b      	ldr	r3, [r7, #20]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	68da      	ldr	r2, [r3, #12]
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	430a      	orrs	r2, r1
 8005b58:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	699b      	ldr	r3, [r3, #24]
 8005b5e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a9f      	ldr	r2, [pc, #636]	@ (8005de4 <UART_SetConfig+0x2dc>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d004      	beq.n	8005b74 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005b6a:	697b      	ldr	r3, [r7, #20]
 8005b6c:	6a1b      	ldr	r3, [r3, #32]
 8005b6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b70:	4313      	orrs	r3, r2
 8005b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	689b      	ldr	r3, [r3, #8]
 8005b7a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005b7e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005b82:	697a      	ldr	r2, [r7, #20]
 8005b84:	6812      	ldr	r2, [r2, #0]
 8005b86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b88:	430b      	orrs	r3, r1
 8005b8a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b92:	f023 010f 	bic.w	r1, r3, #15
 8005b96:	697b      	ldr	r3, [r7, #20]
 8005b98:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	430a      	orrs	r2, r1
 8005ba0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005ba2:	697b      	ldr	r3, [r7, #20]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4a90      	ldr	r2, [pc, #576]	@ (8005de8 <UART_SetConfig+0x2e0>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d125      	bne.n	8005bf8 <UART_SetConfig+0xf0>
 8005bac:	4b8f      	ldr	r3, [pc, #572]	@ (8005dec <UART_SetConfig+0x2e4>)
 8005bae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bb2:	f003 0303 	and.w	r3, r3, #3
 8005bb6:	2b03      	cmp	r3, #3
 8005bb8:	d81a      	bhi.n	8005bf0 <UART_SetConfig+0xe8>
 8005bba:	a201      	add	r2, pc, #4	@ (adr r2, 8005bc0 <UART_SetConfig+0xb8>)
 8005bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bc0:	08005bd1 	.word	0x08005bd1
 8005bc4:	08005be1 	.word	0x08005be1
 8005bc8:	08005bd9 	.word	0x08005bd9
 8005bcc:	08005be9 	.word	0x08005be9
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bd6:	e116      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005bd8:	2302      	movs	r3, #2
 8005bda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bde:	e112      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005be0:	2304      	movs	r3, #4
 8005be2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005be6:	e10e      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005be8:	2308      	movs	r3, #8
 8005bea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bee:	e10a      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005bf0:	2310      	movs	r3, #16
 8005bf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bf6:	e106      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a7c      	ldr	r2, [pc, #496]	@ (8005df0 <UART_SetConfig+0x2e8>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d138      	bne.n	8005c74 <UART_SetConfig+0x16c>
 8005c02:	4b7a      	ldr	r3, [pc, #488]	@ (8005dec <UART_SetConfig+0x2e4>)
 8005c04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c08:	f003 030c 	and.w	r3, r3, #12
 8005c0c:	2b0c      	cmp	r3, #12
 8005c0e:	d82d      	bhi.n	8005c6c <UART_SetConfig+0x164>
 8005c10:	a201      	add	r2, pc, #4	@ (adr r2, 8005c18 <UART_SetConfig+0x110>)
 8005c12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c16:	bf00      	nop
 8005c18:	08005c4d 	.word	0x08005c4d
 8005c1c:	08005c6d 	.word	0x08005c6d
 8005c20:	08005c6d 	.word	0x08005c6d
 8005c24:	08005c6d 	.word	0x08005c6d
 8005c28:	08005c5d 	.word	0x08005c5d
 8005c2c:	08005c6d 	.word	0x08005c6d
 8005c30:	08005c6d 	.word	0x08005c6d
 8005c34:	08005c6d 	.word	0x08005c6d
 8005c38:	08005c55 	.word	0x08005c55
 8005c3c:	08005c6d 	.word	0x08005c6d
 8005c40:	08005c6d 	.word	0x08005c6d
 8005c44:	08005c6d 	.word	0x08005c6d
 8005c48:	08005c65 	.word	0x08005c65
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c52:	e0d8      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005c54:	2302      	movs	r3, #2
 8005c56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c5a:	e0d4      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005c5c:	2304      	movs	r3, #4
 8005c5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c62:	e0d0      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005c64:	2308      	movs	r3, #8
 8005c66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c6a:	e0cc      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005c6c:	2310      	movs	r3, #16
 8005c6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c72:	e0c8      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4a5e      	ldr	r2, [pc, #376]	@ (8005df4 <UART_SetConfig+0x2ec>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d125      	bne.n	8005cca <UART_SetConfig+0x1c2>
 8005c7e:	4b5b      	ldr	r3, [pc, #364]	@ (8005dec <UART_SetConfig+0x2e4>)
 8005c80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c84:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005c88:	2b30      	cmp	r3, #48	@ 0x30
 8005c8a:	d016      	beq.n	8005cba <UART_SetConfig+0x1b2>
 8005c8c:	2b30      	cmp	r3, #48	@ 0x30
 8005c8e:	d818      	bhi.n	8005cc2 <UART_SetConfig+0x1ba>
 8005c90:	2b20      	cmp	r3, #32
 8005c92:	d00a      	beq.n	8005caa <UART_SetConfig+0x1a2>
 8005c94:	2b20      	cmp	r3, #32
 8005c96:	d814      	bhi.n	8005cc2 <UART_SetConfig+0x1ba>
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d002      	beq.n	8005ca2 <UART_SetConfig+0x19a>
 8005c9c:	2b10      	cmp	r3, #16
 8005c9e:	d008      	beq.n	8005cb2 <UART_SetConfig+0x1aa>
 8005ca0:	e00f      	b.n	8005cc2 <UART_SetConfig+0x1ba>
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ca8:	e0ad      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005caa:	2302      	movs	r3, #2
 8005cac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cb0:	e0a9      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005cb2:	2304      	movs	r3, #4
 8005cb4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cb8:	e0a5      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005cba:	2308      	movs	r3, #8
 8005cbc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cc0:	e0a1      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005cc2:	2310      	movs	r3, #16
 8005cc4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cc8:	e09d      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005cca:	697b      	ldr	r3, [r7, #20]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4a4a      	ldr	r2, [pc, #296]	@ (8005df8 <UART_SetConfig+0x2f0>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d125      	bne.n	8005d20 <UART_SetConfig+0x218>
 8005cd4:	4b45      	ldr	r3, [pc, #276]	@ (8005dec <UART_SetConfig+0x2e4>)
 8005cd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cda:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005cde:	2bc0      	cmp	r3, #192	@ 0xc0
 8005ce0:	d016      	beq.n	8005d10 <UART_SetConfig+0x208>
 8005ce2:	2bc0      	cmp	r3, #192	@ 0xc0
 8005ce4:	d818      	bhi.n	8005d18 <UART_SetConfig+0x210>
 8005ce6:	2b80      	cmp	r3, #128	@ 0x80
 8005ce8:	d00a      	beq.n	8005d00 <UART_SetConfig+0x1f8>
 8005cea:	2b80      	cmp	r3, #128	@ 0x80
 8005cec:	d814      	bhi.n	8005d18 <UART_SetConfig+0x210>
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d002      	beq.n	8005cf8 <UART_SetConfig+0x1f0>
 8005cf2:	2b40      	cmp	r3, #64	@ 0x40
 8005cf4:	d008      	beq.n	8005d08 <UART_SetConfig+0x200>
 8005cf6:	e00f      	b.n	8005d18 <UART_SetConfig+0x210>
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cfe:	e082      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005d00:	2302      	movs	r3, #2
 8005d02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d06:	e07e      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005d08:	2304      	movs	r3, #4
 8005d0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d0e:	e07a      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005d10:	2308      	movs	r3, #8
 8005d12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d16:	e076      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005d18:	2310      	movs	r3, #16
 8005d1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d1e:	e072      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005d20:	697b      	ldr	r3, [r7, #20]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a35      	ldr	r2, [pc, #212]	@ (8005dfc <UART_SetConfig+0x2f4>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d12a      	bne.n	8005d80 <UART_SetConfig+0x278>
 8005d2a:	4b30      	ldr	r3, [pc, #192]	@ (8005dec <UART_SetConfig+0x2e4>)
 8005d2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d30:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d34:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d38:	d01a      	beq.n	8005d70 <UART_SetConfig+0x268>
 8005d3a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d3e:	d81b      	bhi.n	8005d78 <UART_SetConfig+0x270>
 8005d40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d44:	d00c      	beq.n	8005d60 <UART_SetConfig+0x258>
 8005d46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d4a:	d815      	bhi.n	8005d78 <UART_SetConfig+0x270>
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d003      	beq.n	8005d58 <UART_SetConfig+0x250>
 8005d50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d54:	d008      	beq.n	8005d68 <UART_SetConfig+0x260>
 8005d56:	e00f      	b.n	8005d78 <UART_SetConfig+0x270>
 8005d58:	2300      	movs	r3, #0
 8005d5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d5e:	e052      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005d60:	2302      	movs	r3, #2
 8005d62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d66:	e04e      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005d68:	2304      	movs	r3, #4
 8005d6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d6e:	e04a      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005d70:	2308      	movs	r3, #8
 8005d72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d76:	e046      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005d78:	2310      	movs	r3, #16
 8005d7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d7e:	e042      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a17      	ldr	r2, [pc, #92]	@ (8005de4 <UART_SetConfig+0x2dc>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d13a      	bne.n	8005e00 <UART_SetConfig+0x2f8>
 8005d8a:	4b18      	ldr	r3, [pc, #96]	@ (8005dec <UART_SetConfig+0x2e4>)
 8005d8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d90:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005d94:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005d98:	d01a      	beq.n	8005dd0 <UART_SetConfig+0x2c8>
 8005d9a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005d9e:	d81b      	bhi.n	8005dd8 <UART_SetConfig+0x2d0>
 8005da0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005da4:	d00c      	beq.n	8005dc0 <UART_SetConfig+0x2b8>
 8005da6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005daa:	d815      	bhi.n	8005dd8 <UART_SetConfig+0x2d0>
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d003      	beq.n	8005db8 <UART_SetConfig+0x2b0>
 8005db0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005db4:	d008      	beq.n	8005dc8 <UART_SetConfig+0x2c0>
 8005db6:	e00f      	b.n	8005dd8 <UART_SetConfig+0x2d0>
 8005db8:	2300      	movs	r3, #0
 8005dba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dbe:	e022      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005dc0:	2302      	movs	r3, #2
 8005dc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dc6:	e01e      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005dc8:	2304      	movs	r3, #4
 8005dca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dce:	e01a      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005dd0:	2308      	movs	r3, #8
 8005dd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dd6:	e016      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005dd8:	2310      	movs	r3, #16
 8005dda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dde:	e012      	b.n	8005e06 <UART_SetConfig+0x2fe>
 8005de0:	cfff69f3 	.word	0xcfff69f3
 8005de4:	40008000 	.word	0x40008000
 8005de8:	40013800 	.word	0x40013800
 8005dec:	40021000 	.word	0x40021000
 8005df0:	40004400 	.word	0x40004400
 8005df4:	40004800 	.word	0x40004800
 8005df8:	40004c00 	.word	0x40004c00
 8005dfc:	40005000 	.word	0x40005000
 8005e00:	2310      	movs	r3, #16
 8005e02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4aae      	ldr	r2, [pc, #696]	@ (80060c4 <UART_SetConfig+0x5bc>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	f040 8097 	bne.w	8005f40 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005e12:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005e16:	2b08      	cmp	r3, #8
 8005e18:	d823      	bhi.n	8005e62 <UART_SetConfig+0x35a>
 8005e1a:	a201      	add	r2, pc, #4	@ (adr r2, 8005e20 <UART_SetConfig+0x318>)
 8005e1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e20:	08005e45 	.word	0x08005e45
 8005e24:	08005e63 	.word	0x08005e63
 8005e28:	08005e4d 	.word	0x08005e4d
 8005e2c:	08005e63 	.word	0x08005e63
 8005e30:	08005e53 	.word	0x08005e53
 8005e34:	08005e63 	.word	0x08005e63
 8005e38:	08005e63 	.word	0x08005e63
 8005e3c:	08005e63 	.word	0x08005e63
 8005e40:	08005e5b 	.word	0x08005e5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e44:	f7fd fa36 	bl	80032b4 <HAL_RCC_GetPCLK1Freq>
 8005e48:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005e4a:	e010      	b.n	8005e6e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e4c:	4b9e      	ldr	r3, [pc, #632]	@ (80060c8 <UART_SetConfig+0x5c0>)
 8005e4e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005e50:	e00d      	b.n	8005e6e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e52:	f7fd f9c1 	bl	80031d8 <HAL_RCC_GetSysClockFreq>
 8005e56:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005e58:	e009      	b.n	8005e6e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e5e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005e60:	e005      	b.n	8005e6e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005e62:	2300      	movs	r3, #0
 8005e64:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005e66:	2301      	movs	r3, #1
 8005e68:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005e6c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	f000 8130 	beq.w	80060d6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005e76:	697b      	ldr	r3, [r7, #20]
 8005e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e7a:	4a94      	ldr	r2, [pc, #592]	@ (80060cc <UART_SetConfig+0x5c4>)
 8005e7c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e80:	461a      	mov	r2, r3
 8005e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e84:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e88:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	685a      	ldr	r2, [r3, #4]
 8005e8e:	4613      	mov	r3, r2
 8005e90:	005b      	lsls	r3, r3, #1
 8005e92:	4413      	add	r3, r2
 8005e94:	69ba      	ldr	r2, [r7, #24]
 8005e96:	429a      	cmp	r2, r3
 8005e98:	d305      	bcc.n	8005ea6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	685b      	ldr	r3, [r3, #4]
 8005e9e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005ea0:	69ba      	ldr	r2, [r7, #24]
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	d903      	bls.n	8005eae <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005eac:	e113      	b.n	80060d6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	60bb      	str	r3, [r7, #8]
 8005eb4:	60fa      	str	r2, [r7, #12]
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eba:	4a84      	ldr	r2, [pc, #528]	@ (80060cc <UART_SetConfig+0x5c4>)
 8005ebc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ec0:	b29b      	uxth	r3, r3
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	603b      	str	r3, [r7, #0]
 8005ec6:	607a      	str	r2, [r7, #4]
 8005ec8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ecc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005ed0:	f7fa f9ac 	bl	800022c <__aeabi_uldivmod>
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	460b      	mov	r3, r1
 8005ed8:	4610      	mov	r0, r2
 8005eda:	4619      	mov	r1, r3
 8005edc:	f04f 0200 	mov.w	r2, #0
 8005ee0:	f04f 0300 	mov.w	r3, #0
 8005ee4:	020b      	lsls	r3, r1, #8
 8005ee6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005eea:	0202      	lsls	r2, r0, #8
 8005eec:	6979      	ldr	r1, [r7, #20]
 8005eee:	6849      	ldr	r1, [r1, #4]
 8005ef0:	0849      	lsrs	r1, r1, #1
 8005ef2:	2000      	movs	r0, #0
 8005ef4:	460c      	mov	r4, r1
 8005ef6:	4605      	mov	r5, r0
 8005ef8:	eb12 0804 	adds.w	r8, r2, r4
 8005efc:	eb43 0905 	adc.w	r9, r3, r5
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	2200      	movs	r2, #0
 8005f06:	469a      	mov	sl, r3
 8005f08:	4693      	mov	fp, r2
 8005f0a:	4652      	mov	r2, sl
 8005f0c:	465b      	mov	r3, fp
 8005f0e:	4640      	mov	r0, r8
 8005f10:	4649      	mov	r1, r9
 8005f12:	f7fa f98b 	bl	800022c <__aeabi_uldivmod>
 8005f16:	4602      	mov	r2, r0
 8005f18:	460b      	mov	r3, r1
 8005f1a:	4613      	mov	r3, r2
 8005f1c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005f1e:	6a3b      	ldr	r3, [r7, #32]
 8005f20:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f24:	d308      	bcc.n	8005f38 <UART_SetConfig+0x430>
 8005f26:	6a3b      	ldr	r3, [r7, #32]
 8005f28:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f2c:	d204      	bcs.n	8005f38 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	6a3a      	ldr	r2, [r7, #32]
 8005f34:	60da      	str	r2, [r3, #12]
 8005f36:	e0ce      	b.n	80060d6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005f38:	2301      	movs	r3, #1
 8005f3a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005f3e:	e0ca      	b.n	80060d6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f40:	697b      	ldr	r3, [r7, #20]
 8005f42:	69db      	ldr	r3, [r3, #28]
 8005f44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f48:	d166      	bne.n	8006018 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005f4a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005f4e:	2b08      	cmp	r3, #8
 8005f50:	d827      	bhi.n	8005fa2 <UART_SetConfig+0x49a>
 8005f52:	a201      	add	r2, pc, #4	@ (adr r2, 8005f58 <UART_SetConfig+0x450>)
 8005f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f58:	08005f7d 	.word	0x08005f7d
 8005f5c:	08005f85 	.word	0x08005f85
 8005f60:	08005f8d 	.word	0x08005f8d
 8005f64:	08005fa3 	.word	0x08005fa3
 8005f68:	08005f93 	.word	0x08005f93
 8005f6c:	08005fa3 	.word	0x08005fa3
 8005f70:	08005fa3 	.word	0x08005fa3
 8005f74:	08005fa3 	.word	0x08005fa3
 8005f78:	08005f9b 	.word	0x08005f9b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f7c:	f7fd f99a 	bl	80032b4 <HAL_RCC_GetPCLK1Freq>
 8005f80:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f82:	e014      	b.n	8005fae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005f84:	f7fd f9ac 	bl	80032e0 <HAL_RCC_GetPCLK2Freq>
 8005f88:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f8a:	e010      	b.n	8005fae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f8c:	4b4e      	ldr	r3, [pc, #312]	@ (80060c8 <UART_SetConfig+0x5c0>)
 8005f8e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005f90:	e00d      	b.n	8005fae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f92:	f7fd f921 	bl	80031d8 <HAL_RCC_GetSysClockFreq>
 8005f96:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f98:	e009      	b.n	8005fae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f9e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005fa0:	e005      	b.n	8005fae <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005fac:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	f000 8090 	beq.w	80060d6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005fb6:	697b      	ldr	r3, [r7, #20]
 8005fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fba:	4a44      	ldr	r2, [pc, #272]	@ (80060cc <UART_SetConfig+0x5c4>)
 8005fbc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005fc0:	461a      	mov	r2, r3
 8005fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc4:	fbb3 f3f2 	udiv	r3, r3, r2
 8005fc8:	005a      	lsls	r2, r3, #1
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	085b      	lsrs	r3, r3, #1
 8005fd0:	441a      	add	r2, r3
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	685b      	ldr	r3, [r3, #4]
 8005fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fda:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005fdc:	6a3b      	ldr	r3, [r7, #32]
 8005fde:	2b0f      	cmp	r3, #15
 8005fe0:	d916      	bls.n	8006010 <UART_SetConfig+0x508>
 8005fe2:	6a3b      	ldr	r3, [r7, #32]
 8005fe4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005fe8:	d212      	bcs.n	8006010 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005fea:	6a3b      	ldr	r3, [r7, #32]
 8005fec:	b29b      	uxth	r3, r3
 8005fee:	f023 030f 	bic.w	r3, r3, #15
 8005ff2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005ff4:	6a3b      	ldr	r3, [r7, #32]
 8005ff6:	085b      	lsrs	r3, r3, #1
 8005ff8:	b29b      	uxth	r3, r3
 8005ffa:	f003 0307 	and.w	r3, r3, #7
 8005ffe:	b29a      	uxth	r2, r3
 8006000:	8bfb      	ldrh	r3, [r7, #30]
 8006002:	4313      	orrs	r3, r2
 8006004:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	8bfa      	ldrh	r2, [r7, #30]
 800600c:	60da      	str	r2, [r3, #12]
 800600e:	e062      	b.n	80060d6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006010:	2301      	movs	r3, #1
 8006012:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006016:	e05e      	b.n	80060d6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006018:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800601c:	2b08      	cmp	r3, #8
 800601e:	d828      	bhi.n	8006072 <UART_SetConfig+0x56a>
 8006020:	a201      	add	r2, pc, #4	@ (adr r2, 8006028 <UART_SetConfig+0x520>)
 8006022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006026:	bf00      	nop
 8006028:	0800604d 	.word	0x0800604d
 800602c:	08006055 	.word	0x08006055
 8006030:	0800605d 	.word	0x0800605d
 8006034:	08006073 	.word	0x08006073
 8006038:	08006063 	.word	0x08006063
 800603c:	08006073 	.word	0x08006073
 8006040:	08006073 	.word	0x08006073
 8006044:	08006073 	.word	0x08006073
 8006048:	0800606b 	.word	0x0800606b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800604c:	f7fd f932 	bl	80032b4 <HAL_RCC_GetPCLK1Freq>
 8006050:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006052:	e014      	b.n	800607e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006054:	f7fd f944 	bl	80032e0 <HAL_RCC_GetPCLK2Freq>
 8006058:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800605a:	e010      	b.n	800607e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800605c:	4b1a      	ldr	r3, [pc, #104]	@ (80060c8 <UART_SetConfig+0x5c0>)
 800605e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006060:	e00d      	b.n	800607e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006062:	f7fd f8b9 	bl	80031d8 <HAL_RCC_GetSysClockFreq>
 8006066:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006068:	e009      	b.n	800607e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800606a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800606e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006070:	e005      	b.n	800607e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006072:	2300      	movs	r3, #0
 8006074:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006076:	2301      	movs	r3, #1
 8006078:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800607c:	bf00      	nop
    }

    if (pclk != 0U)
 800607e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006080:	2b00      	cmp	r3, #0
 8006082:	d028      	beq.n	80060d6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006088:	4a10      	ldr	r2, [pc, #64]	@ (80060cc <UART_SetConfig+0x5c4>)
 800608a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800608e:	461a      	mov	r2, r3
 8006090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006092:	fbb3 f2f2 	udiv	r2, r3, r2
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	085b      	lsrs	r3, r3, #1
 800609c:	441a      	add	r2, r3
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	685b      	ldr	r3, [r3, #4]
 80060a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80060a6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80060a8:	6a3b      	ldr	r3, [r7, #32]
 80060aa:	2b0f      	cmp	r3, #15
 80060ac:	d910      	bls.n	80060d0 <UART_SetConfig+0x5c8>
 80060ae:	6a3b      	ldr	r3, [r7, #32]
 80060b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060b4:	d20c      	bcs.n	80060d0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80060b6:	6a3b      	ldr	r3, [r7, #32]
 80060b8:	b29a      	uxth	r2, r3
 80060ba:	697b      	ldr	r3, [r7, #20]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	60da      	str	r2, [r3, #12]
 80060c0:	e009      	b.n	80060d6 <UART_SetConfig+0x5ce>
 80060c2:	bf00      	nop
 80060c4:	40008000 	.word	0x40008000
 80060c8:	00f42400 	.word	0x00f42400
 80060cc:	08007520 	.word	0x08007520
      }
      else
      {
        ret = HAL_ERROR;
 80060d0:	2301      	movs	r3, #1
 80060d2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	2201      	movs	r2, #1
 80060da:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	2201      	movs	r2, #1
 80060e2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80060e6:	697b      	ldr	r3, [r7, #20]
 80060e8:	2200      	movs	r2, #0
 80060ea:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80060ec:	697b      	ldr	r3, [r7, #20]
 80060ee:	2200      	movs	r2, #0
 80060f0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80060f2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80060f6:	4618      	mov	r0, r3
 80060f8:	3730      	adds	r7, #48	@ 0x30
 80060fa:	46bd      	mov	sp, r7
 80060fc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006100 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006100:	b480      	push	{r7}
 8006102:	b083      	sub	sp, #12
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800610c:	f003 0308 	and.w	r3, r3, #8
 8006110:	2b00      	cmp	r3, #0
 8006112:	d00a      	beq.n	800612a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	430a      	orrs	r2, r1
 8006128:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800612e:	f003 0301 	and.w	r3, r3, #1
 8006132:	2b00      	cmp	r3, #0
 8006134:	d00a      	beq.n	800614c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	685b      	ldr	r3, [r3, #4]
 800613c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	430a      	orrs	r2, r1
 800614a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006150:	f003 0302 	and.w	r3, r3, #2
 8006154:	2b00      	cmp	r3, #0
 8006156:	d00a      	beq.n	800616e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	685b      	ldr	r3, [r3, #4]
 800615e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	430a      	orrs	r2, r1
 800616c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006172:	f003 0304 	and.w	r3, r3, #4
 8006176:	2b00      	cmp	r3, #0
 8006178:	d00a      	beq.n	8006190 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	685b      	ldr	r3, [r3, #4]
 8006180:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	430a      	orrs	r2, r1
 800618e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006194:	f003 0310 	and.w	r3, r3, #16
 8006198:	2b00      	cmp	r3, #0
 800619a:	d00a      	beq.n	80061b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	689b      	ldr	r3, [r3, #8]
 80061a2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	430a      	orrs	r2, r1
 80061b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061b6:	f003 0320 	and.w	r3, r3, #32
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d00a      	beq.n	80061d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	430a      	orrs	r2, r1
 80061d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d01a      	beq.n	8006216 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	430a      	orrs	r2, r1
 80061f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80061fe:	d10a      	bne.n	8006216 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	685b      	ldr	r3, [r3, #4]
 8006206:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	430a      	orrs	r2, r1
 8006214:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800621a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800621e:	2b00      	cmp	r3, #0
 8006220:	d00a      	beq.n	8006238 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	685b      	ldr	r3, [r3, #4]
 8006228:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	430a      	orrs	r2, r1
 8006236:	605a      	str	r2, [r3, #4]
  }
}
 8006238:	bf00      	nop
 800623a:	370c      	adds	r7, #12
 800623c:	46bd      	mov	sp, r7
 800623e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006242:	4770      	bx	lr

08006244 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b098      	sub	sp, #96	@ 0x60
 8006248:	af02      	add	r7, sp, #8
 800624a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2200      	movs	r2, #0
 8006250:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006254:	f7fb fd3c 	bl	8001cd0 <HAL_GetTick>
 8006258:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f003 0308 	and.w	r3, r3, #8
 8006264:	2b08      	cmp	r3, #8
 8006266:	d12f      	bne.n	80062c8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006268:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800626c:	9300      	str	r3, [sp, #0]
 800626e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006270:	2200      	movs	r2, #0
 8006272:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006276:	6878      	ldr	r0, [r7, #4]
 8006278:	f000 f88e 	bl	8006398 <UART_WaitOnFlagUntilTimeout>
 800627c:	4603      	mov	r3, r0
 800627e:	2b00      	cmp	r3, #0
 8006280:	d022      	beq.n	80062c8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800628a:	e853 3f00 	ldrex	r3, [r3]
 800628e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006290:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006292:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006296:	653b      	str	r3, [r7, #80]	@ 0x50
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	461a      	mov	r2, r3
 800629e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80062a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80062a2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062a4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80062a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80062a8:	e841 2300 	strex	r3, r2, [r1]
 80062ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80062ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d1e6      	bne.n	8006282 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2220      	movs	r2, #32
 80062b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2200      	movs	r2, #0
 80062c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80062c4:	2303      	movs	r3, #3
 80062c6:	e063      	b.n	8006390 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f003 0304 	and.w	r3, r3, #4
 80062d2:	2b04      	cmp	r3, #4
 80062d4:	d149      	bne.n	800636a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80062d6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80062da:	9300      	str	r3, [sp, #0]
 80062dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80062de:	2200      	movs	r2, #0
 80062e0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80062e4:	6878      	ldr	r0, [r7, #4]
 80062e6:	f000 f857 	bl	8006398 <UART_WaitOnFlagUntilTimeout>
 80062ea:	4603      	mov	r3, r0
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d03c      	beq.n	800636a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f8:	e853 3f00 	ldrex	r3, [r3]
 80062fc:	623b      	str	r3, [r7, #32]
   return(result);
 80062fe:	6a3b      	ldr	r3, [r7, #32]
 8006300:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006304:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	461a      	mov	r2, r3
 800630c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800630e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006310:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006312:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006314:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006316:	e841 2300 	strex	r3, r2, [r1]
 800631a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800631c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800631e:	2b00      	cmp	r3, #0
 8006320:	d1e6      	bne.n	80062f0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	3308      	adds	r3, #8
 8006328:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	e853 3f00 	ldrex	r3, [r3]
 8006330:	60fb      	str	r3, [r7, #12]
   return(result);
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	f023 0301 	bic.w	r3, r3, #1
 8006338:	64bb      	str	r3, [r7, #72]	@ 0x48
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	3308      	adds	r3, #8
 8006340:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006342:	61fa      	str	r2, [r7, #28]
 8006344:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006346:	69b9      	ldr	r1, [r7, #24]
 8006348:	69fa      	ldr	r2, [r7, #28]
 800634a:	e841 2300 	strex	r3, r2, [r1]
 800634e:	617b      	str	r3, [r7, #20]
   return(result);
 8006350:	697b      	ldr	r3, [r7, #20]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d1e5      	bne.n	8006322 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2220      	movs	r2, #32
 800635a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2200      	movs	r2, #0
 8006362:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006366:	2303      	movs	r3, #3
 8006368:	e012      	b.n	8006390 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2220      	movs	r2, #32
 800636e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2220      	movs	r2, #32
 8006376:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2200      	movs	r2, #0
 800637e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2200      	movs	r2, #0
 8006384:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2200      	movs	r2, #0
 800638a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800638e:	2300      	movs	r3, #0
}
 8006390:	4618      	mov	r0, r3
 8006392:	3758      	adds	r7, #88	@ 0x58
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}

08006398 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b084      	sub	sp, #16
 800639c:	af00      	add	r7, sp, #0
 800639e:	60f8      	str	r0, [r7, #12]
 80063a0:	60b9      	str	r1, [r7, #8]
 80063a2:	603b      	str	r3, [r7, #0]
 80063a4:	4613      	mov	r3, r2
 80063a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063a8:	e04f      	b.n	800644a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063aa:	69bb      	ldr	r3, [r7, #24]
 80063ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063b0:	d04b      	beq.n	800644a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063b2:	f7fb fc8d 	bl	8001cd0 <HAL_GetTick>
 80063b6:	4602      	mov	r2, r0
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	1ad3      	subs	r3, r2, r3
 80063bc:	69ba      	ldr	r2, [r7, #24]
 80063be:	429a      	cmp	r2, r3
 80063c0:	d302      	bcc.n	80063c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80063c2:	69bb      	ldr	r3, [r7, #24]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d101      	bne.n	80063cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80063c8:	2303      	movs	r3, #3
 80063ca:	e04e      	b.n	800646a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f003 0304 	and.w	r3, r3, #4
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d037      	beq.n	800644a <UART_WaitOnFlagUntilTimeout+0xb2>
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	2b80      	cmp	r3, #128	@ 0x80
 80063de:	d034      	beq.n	800644a <UART_WaitOnFlagUntilTimeout+0xb2>
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	2b40      	cmp	r3, #64	@ 0x40
 80063e4:	d031      	beq.n	800644a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	69db      	ldr	r3, [r3, #28]
 80063ec:	f003 0308 	and.w	r3, r3, #8
 80063f0:	2b08      	cmp	r3, #8
 80063f2:	d110      	bne.n	8006416 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	2208      	movs	r2, #8
 80063fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80063fc:	68f8      	ldr	r0, [r7, #12]
 80063fe:	f000 f95b 	bl	80066b8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	2208      	movs	r2, #8
 8006406:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	2200      	movs	r2, #0
 800640e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006412:	2301      	movs	r3, #1
 8006414:	e029      	b.n	800646a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	69db      	ldr	r3, [r3, #28]
 800641c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006420:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006424:	d111      	bne.n	800644a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800642e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006430:	68f8      	ldr	r0, [r7, #12]
 8006432:	f000 f941 	bl	80066b8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	2220      	movs	r2, #32
 800643a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2200      	movs	r2, #0
 8006442:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006446:	2303      	movs	r3, #3
 8006448:	e00f      	b.n	800646a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	69da      	ldr	r2, [r3, #28]
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	4013      	ands	r3, r2
 8006454:	68ba      	ldr	r2, [r7, #8]
 8006456:	429a      	cmp	r2, r3
 8006458:	bf0c      	ite	eq
 800645a:	2301      	moveq	r3, #1
 800645c:	2300      	movne	r3, #0
 800645e:	b2db      	uxtb	r3, r3
 8006460:	461a      	mov	r2, r3
 8006462:	79fb      	ldrb	r3, [r7, #7]
 8006464:	429a      	cmp	r2, r3
 8006466:	d0a0      	beq.n	80063aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006468:	2300      	movs	r3, #0
}
 800646a:	4618      	mov	r0, r3
 800646c:	3710      	adds	r7, #16
 800646e:	46bd      	mov	sp, r7
 8006470:	bd80      	pop	{r7, pc}
	...

08006474 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006474:	b480      	push	{r7}
 8006476:	b0a3      	sub	sp, #140	@ 0x8c
 8006478:	af00      	add	r7, sp, #0
 800647a:	60f8      	str	r0, [r7, #12]
 800647c:	60b9      	str	r1, [r7, #8]
 800647e:	4613      	mov	r3, r2
 8006480:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	68ba      	ldr	r2, [r7, #8]
 8006486:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	88fa      	ldrh	r2, [r7, #6]
 800648c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	88fa      	ldrh	r2, [r7, #6]
 8006494:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2200      	movs	r2, #0
 800649c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	689b      	ldr	r3, [r3, #8]
 80064a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064a6:	d10e      	bne.n	80064c6 <UART_Start_Receive_IT+0x52>
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	691b      	ldr	r3, [r3, #16]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d105      	bne.n	80064bc <UART_Start_Receive_IT+0x48>
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80064b6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80064ba:	e02d      	b.n	8006518 <UART_Start_Receive_IT+0xa4>
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	22ff      	movs	r2, #255	@ 0xff
 80064c0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80064c4:	e028      	b.n	8006518 <UART_Start_Receive_IT+0xa4>
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	689b      	ldr	r3, [r3, #8]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d10d      	bne.n	80064ea <UART_Start_Receive_IT+0x76>
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	691b      	ldr	r3, [r3, #16]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d104      	bne.n	80064e0 <UART_Start_Receive_IT+0x6c>
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	22ff      	movs	r2, #255	@ 0xff
 80064da:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80064de:	e01b      	b.n	8006518 <UART_Start_Receive_IT+0xa4>
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	227f      	movs	r2, #127	@ 0x7f
 80064e4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80064e8:	e016      	b.n	8006518 <UART_Start_Receive_IT+0xa4>
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80064f2:	d10d      	bne.n	8006510 <UART_Start_Receive_IT+0x9c>
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	691b      	ldr	r3, [r3, #16]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d104      	bne.n	8006506 <UART_Start_Receive_IT+0x92>
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	227f      	movs	r2, #127	@ 0x7f
 8006500:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006504:	e008      	b.n	8006518 <UART_Start_Receive_IT+0xa4>
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	223f      	movs	r2, #63	@ 0x3f
 800650a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800650e:	e003      	b.n	8006518 <UART_Start_Receive_IT+0xa4>
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	2200      	movs	r2, #0
 8006514:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2200      	movs	r2, #0
 800651c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	2222      	movs	r2, #34	@ 0x22
 8006524:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	3308      	adds	r3, #8
 800652e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006530:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006532:	e853 3f00 	ldrex	r3, [r3]
 8006536:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006538:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800653a:	f043 0301 	orr.w	r3, r3, #1
 800653e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	3308      	adds	r3, #8
 8006548:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800654c:	673a      	str	r2, [r7, #112]	@ 0x70
 800654e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006550:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8006552:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006554:	e841 2300 	strex	r3, r2, [r1]
 8006558:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800655a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800655c:	2b00      	cmp	r3, #0
 800655e:	d1e3      	bne.n	8006528 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006564:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006568:	d14f      	bne.n	800660a <UART_Start_Receive_IT+0x196>
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006570:	88fa      	ldrh	r2, [r7, #6]
 8006572:	429a      	cmp	r2, r3
 8006574:	d349      	bcc.n	800660a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	689b      	ldr	r3, [r3, #8]
 800657a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800657e:	d107      	bne.n	8006590 <UART_Start_Receive_IT+0x11c>
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	691b      	ldr	r3, [r3, #16]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d103      	bne.n	8006590 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	4a47      	ldr	r2, [pc, #284]	@ (80066a8 <UART_Start_Receive_IT+0x234>)
 800658c:	675a      	str	r2, [r3, #116]	@ 0x74
 800658e:	e002      	b.n	8006596 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	4a46      	ldr	r2, [pc, #280]	@ (80066ac <UART_Start_Receive_IT+0x238>)
 8006594:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	691b      	ldr	r3, [r3, #16]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d01a      	beq.n	80065d4 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80065a6:	e853 3f00 	ldrex	r3, [r3]
 80065aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80065ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80065ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80065b2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	461a      	mov	r2, r3
 80065bc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80065c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80065c2:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065c4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80065c6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80065c8:	e841 2300 	strex	r3, r2, [r1]
 80065cc:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80065ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d1e4      	bne.n	800659e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	3308      	adds	r3, #8
 80065da:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065de:	e853 3f00 	ldrex	r3, [r3]
 80065e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80065e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80065ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	3308      	adds	r3, #8
 80065f2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80065f4:	64ba      	str	r2, [r7, #72]	@ 0x48
 80065f6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80065fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80065fc:	e841 2300 	strex	r3, r2, [r1]
 8006600:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006602:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006604:	2b00      	cmp	r3, #0
 8006606:	d1e5      	bne.n	80065d4 <UART_Start_Receive_IT+0x160>
 8006608:	e046      	b.n	8006698 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	689b      	ldr	r3, [r3, #8]
 800660e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006612:	d107      	bne.n	8006624 <UART_Start_Receive_IT+0x1b0>
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	691b      	ldr	r3, [r3, #16]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d103      	bne.n	8006624 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	4a24      	ldr	r2, [pc, #144]	@ (80066b0 <UART_Start_Receive_IT+0x23c>)
 8006620:	675a      	str	r2, [r3, #116]	@ 0x74
 8006622:	e002      	b.n	800662a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	4a23      	ldr	r2, [pc, #140]	@ (80066b4 <UART_Start_Receive_IT+0x240>)
 8006628:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	691b      	ldr	r3, [r3, #16]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d019      	beq.n	8006666 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800663a:	e853 3f00 	ldrex	r3, [r3]
 800663e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006642:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006646:	677b      	str	r3, [r7, #116]	@ 0x74
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	461a      	mov	r2, r3
 800664e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006650:	637b      	str	r3, [r7, #52]	@ 0x34
 8006652:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006654:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006656:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006658:	e841 2300 	strex	r3, r2, [r1]
 800665c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800665e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006660:	2b00      	cmp	r3, #0
 8006662:	d1e6      	bne.n	8006632 <UART_Start_Receive_IT+0x1be>
 8006664:	e018      	b.n	8006698 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800666c:	697b      	ldr	r3, [r7, #20]
 800666e:	e853 3f00 	ldrex	r3, [r3]
 8006672:	613b      	str	r3, [r7, #16]
   return(result);
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	f043 0320 	orr.w	r3, r3, #32
 800667a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	461a      	mov	r2, r3
 8006682:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006684:	623b      	str	r3, [r7, #32]
 8006686:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006688:	69f9      	ldr	r1, [r7, #28]
 800668a:	6a3a      	ldr	r2, [r7, #32]
 800668c:	e841 2300 	strex	r3, r2, [r1]
 8006690:	61bb      	str	r3, [r7, #24]
   return(result);
 8006692:	69bb      	ldr	r3, [r7, #24]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d1e6      	bne.n	8006666 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8006698:	2300      	movs	r3, #0
}
 800669a:	4618      	mov	r0, r3
 800669c:	378c      	adds	r7, #140	@ 0x8c
 800669e:	46bd      	mov	sp, r7
 80066a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a4:	4770      	bx	lr
 80066a6:	bf00      	nop
 80066a8:	08006ed5 	.word	0x08006ed5
 80066ac:	08006b71 	.word	0x08006b71
 80066b0:	080069b9 	.word	0x080069b9
 80066b4:	08006801 	.word	0x08006801

080066b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b095      	sub	sp, #84	@ 0x54
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066c8:	e853 3f00 	ldrex	r3, [r3]
 80066cc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80066ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80066d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	461a      	mov	r2, r3
 80066dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066de:	643b      	str	r3, [r7, #64]	@ 0x40
 80066e0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066e2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80066e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80066e6:	e841 2300 	strex	r3, r2, [r1]
 80066ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80066ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d1e6      	bne.n	80066c0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	3308      	adds	r3, #8
 80066f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066fa:	6a3b      	ldr	r3, [r7, #32]
 80066fc:	e853 3f00 	ldrex	r3, [r3]
 8006700:	61fb      	str	r3, [r7, #28]
   return(result);
 8006702:	69fb      	ldr	r3, [r7, #28]
 8006704:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006708:	f023 0301 	bic.w	r3, r3, #1
 800670c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	3308      	adds	r3, #8
 8006714:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006716:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006718:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800671a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800671c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800671e:	e841 2300 	strex	r3, r2, [r1]
 8006722:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006726:	2b00      	cmp	r3, #0
 8006728:	d1e3      	bne.n	80066f2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800672e:	2b01      	cmp	r3, #1
 8006730:	d118      	bne.n	8006764 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	e853 3f00 	ldrex	r3, [r3]
 800673e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	f023 0310 	bic.w	r3, r3, #16
 8006746:	647b      	str	r3, [r7, #68]	@ 0x44
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	461a      	mov	r2, r3
 800674e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006750:	61bb      	str	r3, [r7, #24]
 8006752:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006754:	6979      	ldr	r1, [r7, #20]
 8006756:	69ba      	ldr	r2, [r7, #24]
 8006758:	e841 2300 	strex	r3, r2, [r1]
 800675c:	613b      	str	r3, [r7, #16]
   return(result);
 800675e:	693b      	ldr	r3, [r7, #16]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d1e6      	bne.n	8006732 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2220      	movs	r2, #32
 8006768:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2200      	movs	r2, #0
 8006770:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2200      	movs	r2, #0
 8006776:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006778:	bf00      	nop
 800677a:	3754      	adds	r7, #84	@ 0x54
 800677c:	46bd      	mov	sp, r7
 800677e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006782:	4770      	bx	lr

08006784 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b084      	sub	sp, #16
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006790:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2200      	movs	r2, #0
 8006796:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800679a:	68f8      	ldr	r0, [r7, #12]
 800679c:	f7ff f99e 	bl	8005adc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80067a0:	bf00      	nop
 80067a2:	3710      	adds	r7, #16
 80067a4:	46bd      	mov	sp, r7
 80067a6:	bd80      	pop	{r7, pc}

080067a8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b088      	sub	sp, #32
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	e853 3f00 	ldrex	r3, [r3]
 80067bc:	60bb      	str	r3, [r7, #8]
   return(result);
 80067be:	68bb      	ldr	r3, [r7, #8]
 80067c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80067c4:	61fb      	str	r3, [r7, #28]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	461a      	mov	r2, r3
 80067cc:	69fb      	ldr	r3, [r7, #28]
 80067ce:	61bb      	str	r3, [r7, #24]
 80067d0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067d2:	6979      	ldr	r1, [r7, #20]
 80067d4:	69ba      	ldr	r2, [r7, #24]
 80067d6:	e841 2300 	strex	r3, r2, [r1]
 80067da:	613b      	str	r3, [r7, #16]
   return(result);
 80067dc:	693b      	ldr	r3, [r7, #16]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d1e6      	bne.n	80067b0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2220      	movs	r2, #32
 80067e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2200      	movs	r2, #0
 80067ee:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80067f0:	6878      	ldr	r0, [r7, #4]
 80067f2:	f7ff f969 	bl	8005ac8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80067f6:	bf00      	nop
 80067f8:	3720      	adds	r7, #32
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bd80      	pop	{r7, pc}
	...

08006800 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b09c      	sub	sp, #112	@ 0x70
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800680e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006818:	2b22      	cmp	r3, #34	@ 0x22
 800681a:	f040 80be 	bne.w	800699a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006824:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006828:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800682c:	b2d9      	uxtb	r1, r3
 800682e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006832:	b2da      	uxtb	r2, r3
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006838:	400a      	ands	r2, r1
 800683a:	b2d2      	uxtb	r2, r2
 800683c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006842:	1c5a      	adds	r2, r3, #1
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800684e:	b29b      	uxth	r3, r3
 8006850:	3b01      	subs	r3, #1
 8006852:	b29a      	uxth	r2, r3
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006860:	b29b      	uxth	r3, r3
 8006862:	2b00      	cmp	r3, #0
 8006864:	f040 80a1 	bne.w	80069aa <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800686e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006870:	e853 3f00 	ldrex	r3, [r3]
 8006874:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006876:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006878:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800687c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	461a      	mov	r2, r3
 8006884:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006886:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006888:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800688a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800688c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800688e:	e841 2300 	strex	r3, r2, [r1]
 8006892:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006894:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006896:	2b00      	cmp	r3, #0
 8006898:	d1e6      	bne.n	8006868 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	3308      	adds	r3, #8
 80068a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068a4:	e853 3f00 	ldrex	r3, [r3]
 80068a8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80068aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068ac:	f023 0301 	bic.w	r3, r3, #1
 80068b0:	667b      	str	r3, [r7, #100]	@ 0x64
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	3308      	adds	r3, #8
 80068b8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80068ba:	647a      	str	r2, [r7, #68]	@ 0x44
 80068bc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80068c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80068c2:	e841 2300 	strex	r3, r2, [r1]
 80068c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80068c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d1e5      	bne.n	800689a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2220      	movs	r2, #32
 80068d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2200      	movs	r2, #0
 80068da:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2200      	movs	r2, #0
 80068e0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	4a33      	ldr	r2, [pc, #204]	@ (80069b4 <UART_RxISR_8BIT+0x1b4>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d01f      	beq.n	800692c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	685b      	ldr	r3, [r3, #4]
 80068f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d018      	beq.n	800692c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006902:	e853 3f00 	ldrex	r3, [r3]
 8006906:	623b      	str	r3, [r7, #32]
   return(result);
 8006908:	6a3b      	ldr	r3, [r7, #32]
 800690a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800690e:	663b      	str	r3, [r7, #96]	@ 0x60
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	461a      	mov	r2, r3
 8006916:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006918:	633b      	str	r3, [r7, #48]	@ 0x30
 800691a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800691c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800691e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006920:	e841 2300 	strex	r3, r2, [r1]
 8006924:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006928:	2b00      	cmp	r3, #0
 800692a:	d1e6      	bne.n	80068fa <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006930:	2b01      	cmp	r3, #1
 8006932:	d12e      	bne.n	8006992 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2200      	movs	r2, #0
 8006938:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006940:	693b      	ldr	r3, [r7, #16]
 8006942:	e853 3f00 	ldrex	r3, [r3]
 8006946:	60fb      	str	r3, [r7, #12]
   return(result);
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	f023 0310 	bic.w	r3, r3, #16
 800694e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	461a      	mov	r2, r3
 8006956:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006958:	61fb      	str	r3, [r7, #28]
 800695a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800695c:	69b9      	ldr	r1, [r7, #24]
 800695e:	69fa      	ldr	r2, [r7, #28]
 8006960:	e841 2300 	strex	r3, r2, [r1]
 8006964:	617b      	str	r3, [r7, #20]
   return(result);
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	2b00      	cmp	r3, #0
 800696a:	d1e6      	bne.n	800693a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	69db      	ldr	r3, [r3, #28]
 8006972:	f003 0310 	and.w	r3, r3, #16
 8006976:	2b10      	cmp	r3, #16
 8006978:	d103      	bne.n	8006982 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	2210      	movs	r2, #16
 8006980:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006988:	4619      	mov	r1, r3
 800698a:	6878      	ldr	r0, [r7, #4]
 800698c:	f7ff f8b0 	bl	8005af0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006990:	e00b      	b.n	80069aa <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8006992:	6878      	ldr	r0, [r7, #4]
 8006994:	f7fa fe12 	bl	80015bc <HAL_UART_RxCpltCallback>
}
 8006998:	e007      	b.n	80069aa <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	699a      	ldr	r2, [r3, #24]
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f042 0208 	orr.w	r2, r2, #8
 80069a8:	619a      	str	r2, [r3, #24]
}
 80069aa:	bf00      	nop
 80069ac:	3770      	adds	r7, #112	@ 0x70
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}
 80069b2:	bf00      	nop
 80069b4:	40008000 	.word	0x40008000

080069b8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b09c      	sub	sp, #112	@ 0x70
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80069c6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80069d0:	2b22      	cmp	r3, #34	@ 0x22
 80069d2:	f040 80be 	bne.w	8006b52 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069dc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069e4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80069e6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80069ea:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80069ee:	4013      	ands	r3, r2
 80069f0:	b29a      	uxth	r2, r3
 80069f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80069f4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069fa:	1c9a      	adds	r2, r3, #2
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006a06:	b29b      	uxth	r3, r3
 8006a08:	3b01      	subs	r3, #1
 8006a0a:	b29a      	uxth	r2, r3
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006a18:	b29b      	uxth	r3, r3
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	f040 80a1 	bne.w	8006b62 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a28:	e853 3f00 	ldrex	r3, [r3]
 8006a2c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006a2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a34:	667b      	str	r3, [r7, #100]	@ 0x64
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	461a      	mov	r2, r3
 8006a3c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006a3e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006a40:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a42:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006a44:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006a46:	e841 2300 	strex	r3, r2, [r1]
 8006a4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006a4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d1e6      	bne.n	8006a20 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	3308      	adds	r3, #8
 8006a58:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a5c:	e853 3f00 	ldrex	r3, [r3]
 8006a60:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006a62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a64:	f023 0301 	bic.w	r3, r3, #1
 8006a68:	663b      	str	r3, [r7, #96]	@ 0x60
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	3308      	adds	r3, #8
 8006a70:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006a72:	643a      	str	r2, [r7, #64]	@ 0x40
 8006a74:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a76:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006a78:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006a7a:	e841 2300 	strex	r3, r2, [r1]
 8006a7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006a80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d1e5      	bne.n	8006a52 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2220      	movs	r2, #32
 8006a8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2200      	movs	r2, #0
 8006a92:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2200      	movs	r2, #0
 8006a98:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a33      	ldr	r2, [pc, #204]	@ (8006b6c <UART_RxISR_16BIT+0x1b4>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d01f      	beq.n	8006ae4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	685b      	ldr	r3, [r3, #4]
 8006aaa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d018      	beq.n	8006ae4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ab8:	6a3b      	ldr	r3, [r7, #32]
 8006aba:	e853 3f00 	ldrex	r3, [r3]
 8006abe:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ac0:	69fb      	ldr	r3, [r7, #28]
 8006ac2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006ac6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	461a      	mov	r2, r3
 8006ace:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ad0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ad2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ad4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006ad6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ad8:	e841 2300 	strex	r3, r2, [r1]
 8006adc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d1e6      	bne.n	8006ab2 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ae8:	2b01      	cmp	r3, #1
 8006aea:	d12e      	bne.n	8006b4a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2200      	movs	r2, #0
 8006af0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	e853 3f00 	ldrex	r3, [r3]
 8006afe:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	f023 0310 	bic.w	r3, r3, #16
 8006b06:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	461a      	mov	r2, r3
 8006b0e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006b10:	61bb      	str	r3, [r7, #24]
 8006b12:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b14:	6979      	ldr	r1, [r7, #20]
 8006b16:	69ba      	ldr	r2, [r7, #24]
 8006b18:	e841 2300 	strex	r3, r2, [r1]
 8006b1c:	613b      	str	r3, [r7, #16]
   return(result);
 8006b1e:	693b      	ldr	r3, [r7, #16]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d1e6      	bne.n	8006af2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	69db      	ldr	r3, [r3, #28]
 8006b2a:	f003 0310 	and.w	r3, r3, #16
 8006b2e:	2b10      	cmp	r3, #16
 8006b30:	d103      	bne.n	8006b3a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	2210      	movs	r2, #16
 8006b38:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006b40:	4619      	mov	r1, r3
 8006b42:	6878      	ldr	r0, [r7, #4]
 8006b44:	f7fe ffd4 	bl	8005af0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006b48:	e00b      	b.n	8006b62 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f7fa fd36 	bl	80015bc <HAL_UART_RxCpltCallback>
}
 8006b50:	e007      	b.n	8006b62 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	699a      	ldr	r2, [r3, #24]
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f042 0208 	orr.w	r2, r2, #8
 8006b60:	619a      	str	r2, [r3, #24]
}
 8006b62:	bf00      	nop
 8006b64:	3770      	adds	r7, #112	@ 0x70
 8006b66:	46bd      	mov	sp, r7
 8006b68:	bd80      	pop	{r7, pc}
 8006b6a:	bf00      	nop
 8006b6c:	40008000 	.word	0x40008000

08006b70 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b0ac      	sub	sp, #176	@ 0xb0
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006b7e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	69db      	ldr	r3, [r3, #28]
 8006b88:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	689b      	ldr	r3, [r3, #8]
 8006b9c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ba6:	2b22      	cmp	r3, #34	@ 0x22
 8006ba8:	f040 8183 	bne.w	8006eb2 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006bb2:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006bb6:	e126      	b.n	8006e06 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bbe:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006bc2:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8006bc6:	b2d9      	uxtb	r1, r3
 8006bc8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8006bcc:	b2da      	uxtb	r2, r3
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bd2:	400a      	ands	r2, r1
 8006bd4:	b2d2      	uxtb	r2, r2
 8006bd6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bdc:	1c5a      	adds	r2, r3, #1
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006be8:	b29b      	uxth	r3, r3
 8006bea:	3b01      	subs	r3, #1
 8006bec:	b29a      	uxth	r2, r3
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	69db      	ldr	r3, [r3, #28]
 8006bfa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006bfe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c02:	f003 0307 	and.w	r3, r3, #7
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d053      	beq.n	8006cb2 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006c0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c0e:	f003 0301 	and.w	r3, r3, #1
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d011      	beq.n	8006c3a <UART_RxISR_8BIT_FIFOEN+0xca>
 8006c16:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006c1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d00b      	beq.n	8006c3a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	2201      	movs	r2, #1
 8006c28:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c30:	f043 0201 	orr.w	r2, r3, #1
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006c3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c3e:	f003 0302 	and.w	r3, r3, #2
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d011      	beq.n	8006c6a <UART_RxISR_8BIT_FIFOEN+0xfa>
 8006c46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006c4a:	f003 0301 	and.w	r3, r3, #1
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d00b      	beq.n	8006c6a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	2202      	movs	r2, #2
 8006c58:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c60:	f043 0204 	orr.w	r2, r3, #4
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006c6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c6e:	f003 0304 	and.w	r3, r3, #4
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d011      	beq.n	8006c9a <UART_RxISR_8BIT_FIFOEN+0x12a>
 8006c76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006c7a:	f003 0301 	and.w	r3, r3, #1
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d00b      	beq.n	8006c9a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	2204      	movs	r2, #4
 8006c88:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c90:	f043 0202 	orr.w	r2, r3, #2
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d006      	beq.n	8006cb2 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	f7fe ff19 	bl	8005adc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2200      	movs	r2, #0
 8006cae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006cb8:	b29b      	uxth	r3, r3
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	f040 80a3 	bne.w	8006e06 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cc6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006cc8:	e853 3f00 	ldrex	r3, [r3]
 8006ccc:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8006cce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006cd0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006cd4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	461a      	mov	r2, r3
 8006cde:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006ce2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006ce4:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ce6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8006ce8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006cea:	e841 2300 	strex	r3, r2, [r1]
 8006cee:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8006cf0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d1e4      	bne.n	8006cc0 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	3308      	adds	r3, #8
 8006cfc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cfe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d00:	e853 3f00 	ldrex	r3, [r3]
 8006d04:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8006d06:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d08:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d0c:	f023 0301 	bic.w	r3, r3, #1
 8006d10:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	3308      	adds	r3, #8
 8006d1a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006d1e:	66ba      	str	r2, [r7, #104]	@ 0x68
 8006d20:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d22:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8006d24:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006d26:	e841 2300 	strex	r3, r2, [r1]
 8006d2a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006d2c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d1e1      	bne.n	8006cf6 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2220      	movs	r2, #32
 8006d36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2200      	movs	r2, #0
 8006d44:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4a60      	ldr	r2, [pc, #384]	@ (8006ecc <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d021      	beq.n	8006d94 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	685b      	ldr	r3, [r3, #4]
 8006d56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d01a      	beq.n	8006d94 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d66:	e853 3f00 	ldrex	r3, [r3]
 8006d6a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006d6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d6e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006d72:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	461a      	mov	r2, r3
 8006d7c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006d80:	657b      	str	r3, [r7, #84]	@ 0x54
 8006d82:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d84:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006d86:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006d88:	e841 2300 	strex	r3, r2, [r1]
 8006d8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006d8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d1e4      	bne.n	8006d5e <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	d130      	bne.n	8006dfe <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006da8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006daa:	e853 3f00 	ldrex	r3, [r3]
 8006dae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006db0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006db2:	f023 0310 	bic.w	r3, r3, #16
 8006db6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	461a      	mov	r2, r3
 8006dc0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006dc4:	643b      	str	r3, [r7, #64]	@ 0x40
 8006dc6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dc8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006dca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006dcc:	e841 2300 	strex	r3, r2, [r1]
 8006dd0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006dd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d1e4      	bne.n	8006da2 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	69db      	ldr	r3, [r3, #28]
 8006dde:	f003 0310 	and.w	r3, r3, #16
 8006de2:	2b10      	cmp	r3, #16
 8006de4:	d103      	bne.n	8006dee <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	2210      	movs	r2, #16
 8006dec:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006df4:	4619      	mov	r1, r3
 8006df6:	6878      	ldr	r0, [r7, #4]
 8006df8:	f7fe fe7a 	bl	8005af0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8006dfc:	e00e      	b.n	8006e1c <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	f7fa fbdc 	bl	80015bc <HAL_UART_RxCpltCallback>
        break;
 8006e04:	e00a      	b.n	8006e1c <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006e06:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d006      	beq.n	8006e1c <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8006e0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006e12:	f003 0320 	and.w	r3, r3, #32
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	f47f aece 	bne.w	8006bb8 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006e22:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006e26:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d049      	beq.n	8006ec2 <UART_RxISR_8BIT_FIFOEN+0x352>
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006e34:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8006e38:	429a      	cmp	r2, r3
 8006e3a:	d242      	bcs.n	8006ec2 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	3308      	adds	r3, #8
 8006e42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e44:	6a3b      	ldr	r3, [r7, #32]
 8006e46:	e853 3f00 	ldrex	r3, [r3]
 8006e4a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e4c:	69fb      	ldr	r3, [r7, #28]
 8006e4e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006e52:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	3308      	adds	r3, #8
 8006e5c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006e60:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006e62:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e64:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e68:	e841 2300 	strex	r3, r2, [r1]
 8006e6c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d1e3      	bne.n	8006e3c <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	4a16      	ldr	r2, [pc, #88]	@ (8006ed0 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8006e78:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	e853 3f00 	ldrex	r3, [r3]
 8006e86:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	f043 0320 	orr.w	r3, r3, #32
 8006e8e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	461a      	mov	r2, r3
 8006e98:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006e9c:	61bb      	str	r3, [r7, #24]
 8006e9e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ea0:	6979      	ldr	r1, [r7, #20]
 8006ea2:	69ba      	ldr	r2, [r7, #24]
 8006ea4:	e841 2300 	strex	r3, r2, [r1]
 8006ea8:	613b      	str	r3, [r7, #16]
   return(result);
 8006eaa:	693b      	ldr	r3, [r7, #16]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d1e4      	bne.n	8006e7a <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006eb0:	e007      	b.n	8006ec2 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	699a      	ldr	r2, [r3, #24]
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f042 0208 	orr.w	r2, r2, #8
 8006ec0:	619a      	str	r2, [r3, #24]
}
 8006ec2:	bf00      	nop
 8006ec4:	37b0      	adds	r7, #176	@ 0xb0
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd80      	pop	{r7, pc}
 8006eca:	bf00      	nop
 8006ecc:	40008000 	.word	0x40008000
 8006ed0:	08006801 	.word	0x08006801

08006ed4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b0ae      	sub	sp, #184	@ 0xb8
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006ee2:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	69db      	ldr	r3, [r3, #28]
 8006eec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	689b      	ldr	r3, [r3, #8]
 8006f00:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006f0a:	2b22      	cmp	r3, #34	@ 0x22
 8006f0c:	f040 8187 	bne.w	800721e <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006f16:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006f1a:	e12a      	b.n	8007172 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f22:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8006f2e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8006f32:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8006f36:	4013      	ands	r3, r2
 8006f38:	b29a      	uxth	r2, r3
 8006f3a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006f3e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f44:	1c9a      	adds	r2, r3, #2
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006f50:	b29b      	uxth	r3, r3
 8006f52:	3b01      	subs	r3, #1
 8006f54:	b29a      	uxth	r2, r3
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	69db      	ldr	r3, [r3, #28]
 8006f62:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006f66:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006f6a:	f003 0307 	and.w	r3, r3, #7
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d053      	beq.n	800701a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006f72:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006f76:	f003 0301 	and.w	r3, r3, #1
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d011      	beq.n	8006fa2 <UART_RxISR_16BIT_FIFOEN+0xce>
 8006f7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006f82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d00b      	beq.n	8006fa2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f98:	f043 0201 	orr.w	r2, r3, #1
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006fa2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006fa6:	f003 0302 	and.w	r3, r3, #2
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d011      	beq.n	8006fd2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8006fae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006fb2:	f003 0301 	and.w	r3, r3, #1
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d00b      	beq.n	8006fd2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	2202      	movs	r2, #2
 8006fc0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fc8:	f043 0204 	orr.w	r2, r3, #4
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006fd2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006fd6:	f003 0304 	and.w	r3, r3, #4
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d011      	beq.n	8007002 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8006fde:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006fe2:	f003 0301 	and.w	r3, r3, #1
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d00b      	beq.n	8007002 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	2204      	movs	r2, #4
 8006ff0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ff8:	f043 0202 	orr.w	r2, r3, #2
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007008:	2b00      	cmp	r3, #0
 800700a:	d006      	beq.n	800701a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f7fe fd65 	bl	8005adc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2200      	movs	r2, #0
 8007016:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007020:	b29b      	uxth	r3, r3
 8007022:	2b00      	cmp	r3, #0
 8007024:	f040 80a5 	bne.w	8007172 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800702e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007030:	e853 3f00 	ldrex	r3, [r3]
 8007034:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007036:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007038:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800703c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	461a      	mov	r2, r3
 8007046:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800704a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800704e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007050:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007052:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007056:	e841 2300 	strex	r3, r2, [r1]
 800705a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800705c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800705e:	2b00      	cmp	r3, #0
 8007060:	d1e2      	bne.n	8007028 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	3308      	adds	r3, #8
 8007068:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800706a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800706c:	e853 3f00 	ldrex	r3, [r3]
 8007070:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007072:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007074:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007078:	f023 0301 	bic.w	r3, r3, #1
 800707c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	3308      	adds	r3, #8
 8007086:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800708a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800708c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800708e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007090:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007092:	e841 2300 	strex	r3, r2, [r1]
 8007096:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007098:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800709a:	2b00      	cmp	r3, #0
 800709c:	d1e1      	bne.n	8007062 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2220      	movs	r2, #32
 80070a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2200      	movs	r2, #0
 80070aa:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2200      	movs	r2, #0
 80070b0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	4a60      	ldr	r2, [pc, #384]	@ (8007238 <UART_RxISR_16BIT_FIFOEN+0x364>)
 80070b8:	4293      	cmp	r3, r2
 80070ba:	d021      	beq.n	8007100 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d01a      	beq.n	8007100 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80070d2:	e853 3f00 	ldrex	r3, [r3]
 80070d6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80070d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80070da:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80070de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	461a      	mov	r2, r3
 80070e8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80070ec:	65bb      	str	r3, [r7, #88]	@ 0x58
 80070ee:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070f0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80070f2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80070f4:	e841 2300 	strex	r3, r2, [r1]
 80070f8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80070fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d1e4      	bne.n	80070ca <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007104:	2b01      	cmp	r3, #1
 8007106:	d130      	bne.n	800716a <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2200      	movs	r2, #0
 800710c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007114:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007116:	e853 3f00 	ldrex	r3, [r3]
 800711a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800711c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800711e:	f023 0310 	bic.w	r3, r3, #16
 8007122:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	461a      	mov	r2, r3
 800712c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007130:	647b      	str	r3, [r7, #68]	@ 0x44
 8007132:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007134:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007136:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007138:	e841 2300 	strex	r3, r2, [r1]
 800713c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800713e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007140:	2b00      	cmp	r3, #0
 8007142:	d1e4      	bne.n	800710e <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	69db      	ldr	r3, [r3, #28]
 800714a:	f003 0310 	and.w	r3, r3, #16
 800714e:	2b10      	cmp	r3, #16
 8007150:	d103      	bne.n	800715a <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	2210      	movs	r2, #16
 8007158:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007160:	4619      	mov	r1, r3
 8007162:	6878      	ldr	r0, [r7, #4]
 8007164:	f7fe fcc4 	bl	8005af0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8007168:	e00e      	b.n	8007188 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f7fa fa26 	bl	80015bc <HAL_UART_RxCpltCallback>
        break;
 8007170:	e00a      	b.n	8007188 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007172:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8007176:	2b00      	cmp	r3, #0
 8007178:	d006      	beq.n	8007188 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800717a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800717e:	f003 0320 	and.w	r3, r3, #32
 8007182:	2b00      	cmp	r3, #0
 8007184:	f47f aeca 	bne.w	8006f1c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800718e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007192:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8007196:	2b00      	cmp	r3, #0
 8007198:	d049      	beq.n	800722e <UART_RxISR_16BIT_FIFOEN+0x35a>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80071a0:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80071a4:	429a      	cmp	r2, r3
 80071a6:	d242      	bcs.n	800722e <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	3308      	adds	r3, #8
 80071ae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071b2:	e853 3f00 	ldrex	r3, [r3]
 80071b6:	623b      	str	r3, [r7, #32]
   return(result);
 80071b8:	6a3b      	ldr	r3, [r7, #32]
 80071ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80071be:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	3308      	adds	r3, #8
 80071c8:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80071cc:	633a      	str	r2, [r7, #48]	@ 0x30
 80071ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071d0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80071d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071d4:	e841 2300 	strex	r3, r2, [r1]
 80071d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80071da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d1e3      	bne.n	80071a8 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	4a16      	ldr	r2, [pc, #88]	@ (800723c <UART_RxISR_16BIT_FIFOEN+0x368>)
 80071e4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ec:	693b      	ldr	r3, [r7, #16]
 80071ee:	e853 3f00 	ldrex	r3, [r3]
 80071f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	f043 0320 	orr.w	r3, r3, #32
 80071fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	461a      	mov	r2, r3
 8007204:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007208:	61fb      	str	r3, [r7, #28]
 800720a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800720c:	69b9      	ldr	r1, [r7, #24]
 800720e:	69fa      	ldr	r2, [r7, #28]
 8007210:	e841 2300 	strex	r3, r2, [r1]
 8007214:	617b      	str	r3, [r7, #20]
   return(result);
 8007216:	697b      	ldr	r3, [r7, #20]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d1e4      	bne.n	80071e6 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800721c:	e007      	b.n	800722e <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	699a      	ldr	r2, [r3, #24]
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f042 0208 	orr.w	r2, r2, #8
 800722c:	619a      	str	r2, [r3, #24]
}
 800722e:	bf00      	nop
 8007230:	37b8      	adds	r7, #184	@ 0xb8
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}
 8007236:	bf00      	nop
 8007238:	40008000 	.word	0x40008000
 800723c:	080069b9 	.word	0x080069b9

08007240 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007240:	b480      	push	{r7}
 8007242:	b083      	sub	sp, #12
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007248:	bf00      	nop
 800724a:	370c      	adds	r7, #12
 800724c:	46bd      	mov	sp, r7
 800724e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007252:	4770      	bx	lr

08007254 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007254:	b480      	push	{r7}
 8007256:	b083      	sub	sp, #12
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800725c:	bf00      	nop
 800725e:	370c      	adds	r7, #12
 8007260:	46bd      	mov	sp, r7
 8007262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007266:	4770      	bx	lr

08007268 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007268:	b480      	push	{r7}
 800726a:	b083      	sub	sp, #12
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007270:	bf00      	nop
 8007272:	370c      	adds	r7, #12
 8007274:	46bd      	mov	sp, r7
 8007276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727a:	4770      	bx	lr

0800727c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800727c:	b480      	push	{r7}
 800727e:	b085      	sub	sp, #20
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800728a:	2b01      	cmp	r3, #1
 800728c:	d101      	bne.n	8007292 <HAL_UARTEx_DisableFifoMode+0x16>
 800728e:	2302      	movs	r3, #2
 8007290:	e027      	b.n	80072e2 <HAL_UARTEx_DisableFifoMode+0x66>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2201      	movs	r2, #1
 8007296:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2224      	movs	r2, #36	@ 0x24
 800729e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	681a      	ldr	r2, [r3, #0]
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f022 0201 	bic.w	r2, r2, #1
 80072b8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80072c0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2200      	movs	r2, #0
 80072c6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	68fa      	ldr	r2, [r7, #12]
 80072ce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2220      	movs	r2, #32
 80072d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2200      	movs	r2, #0
 80072dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80072e0:	2300      	movs	r3, #0
}
 80072e2:	4618      	mov	r0, r3
 80072e4:	3714      	adds	r7, #20
 80072e6:	46bd      	mov	sp, r7
 80072e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ec:	4770      	bx	lr

080072ee <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80072ee:	b580      	push	{r7, lr}
 80072f0:	b084      	sub	sp, #16
 80072f2:	af00      	add	r7, sp, #0
 80072f4:	6078      	str	r0, [r7, #4]
 80072f6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80072fe:	2b01      	cmp	r3, #1
 8007300:	d101      	bne.n	8007306 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007302:	2302      	movs	r3, #2
 8007304:	e02d      	b.n	8007362 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2201      	movs	r2, #1
 800730a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2224      	movs	r2, #36	@ 0x24
 8007312:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	681a      	ldr	r2, [r3, #0]
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	f022 0201 	bic.w	r2, r2, #1
 800732c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	689b      	ldr	r3, [r3, #8]
 8007334:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	683a      	ldr	r2, [r7, #0]
 800733e:	430a      	orrs	r2, r1
 8007340:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007342:	6878      	ldr	r0, [r7, #4]
 8007344:	f000 f850 	bl	80073e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	68fa      	ldr	r2, [r7, #12]
 800734e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2220      	movs	r2, #32
 8007354:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2200      	movs	r2, #0
 800735c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007360:	2300      	movs	r3, #0
}
 8007362:	4618      	mov	r0, r3
 8007364:	3710      	adds	r7, #16
 8007366:	46bd      	mov	sp, r7
 8007368:	bd80      	pop	{r7, pc}

0800736a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800736a:	b580      	push	{r7, lr}
 800736c:	b084      	sub	sp, #16
 800736e:	af00      	add	r7, sp, #0
 8007370:	6078      	str	r0, [r7, #4]
 8007372:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800737a:	2b01      	cmp	r3, #1
 800737c:	d101      	bne.n	8007382 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800737e:	2302      	movs	r3, #2
 8007380:	e02d      	b.n	80073de <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2201      	movs	r2, #1
 8007386:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2224      	movs	r2, #36	@ 0x24
 800738e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	681a      	ldr	r2, [r3, #0]
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f022 0201 	bic.w	r2, r2, #1
 80073a8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	689b      	ldr	r3, [r3, #8]
 80073b0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	683a      	ldr	r2, [r7, #0]
 80073ba:	430a      	orrs	r2, r1
 80073bc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80073be:	6878      	ldr	r0, [r7, #4]
 80073c0:	f000 f812 	bl	80073e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	68fa      	ldr	r2, [r7, #12]
 80073ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2220      	movs	r2, #32
 80073d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2200      	movs	r2, #0
 80073d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80073dc:	2300      	movs	r3, #0
}
 80073de:	4618      	mov	r0, r3
 80073e0:	3710      	adds	r7, #16
 80073e2:	46bd      	mov	sp, r7
 80073e4:	bd80      	pop	{r7, pc}
	...

080073e8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80073e8:	b480      	push	{r7}
 80073ea:	b085      	sub	sp, #20
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d108      	bne.n	800740a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2201      	movs	r2, #1
 80073fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2201      	movs	r2, #1
 8007404:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007408:	e031      	b.n	800746e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800740a:	2308      	movs	r3, #8
 800740c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800740e:	2308      	movs	r3, #8
 8007410:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	689b      	ldr	r3, [r3, #8]
 8007418:	0e5b      	lsrs	r3, r3, #25
 800741a:	b2db      	uxtb	r3, r3
 800741c:	f003 0307 	and.w	r3, r3, #7
 8007420:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	689b      	ldr	r3, [r3, #8]
 8007428:	0f5b      	lsrs	r3, r3, #29
 800742a:	b2db      	uxtb	r3, r3
 800742c:	f003 0307 	and.w	r3, r3, #7
 8007430:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007432:	7bbb      	ldrb	r3, [r7, #14]
 8007434:	7b3a      	ldrb	r2, [r7, #12]
 8007436:	4911      	ldr	r1, [pc, #68]	@ (800747c <UARTEx_SetNbDataToProcess+0x94>)
 8007438:	5c8a      	ldrb	r2, [r1, r2]
 800743a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800743e:	7b3a      	ldrb	r2, [r7, #12]
 8007440:	490f      	ldr	r1, [pc, #60]	@ (8007480 <UARTEx_SetNbDataToProcess+0x98>)
 8007442:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007444:	fb93 f3f2 	sdiv	r3, r3, r2
 8007448:	b29a      	uxth	r2, r3
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007450:	7bfb      	ldrb	r3, [r7, #15]
 8007452:	7b7a      	ldrb	r2, [r7, #13]
 8007454:	4909      	ldr	r1, [pc, #36]	@ (800747c <UARTEx_SetNbDataToProcess+0x94>)
 8007456:	5c8a      	ldrb	r2, [r1, r2]
 8007458:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800745c:	7b7a      	ldrb	r2, [r7, #13]
 800745e:	4908      	ldr	r1, [pc, #32]	@ (8007480 <UARTEx_SetNbDataToProcess+0x98>)
 8007460:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007462:	fb93 f3f2 	sdiv	r3, r3, r2
 8007466:	b29a      	uxth	r2, r3
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800746e:	bf00      	nop
 8007470:	3714      	adds	r7, #20
 8007472:	46bd      	mov	sp, r7
 8007474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007478:	4770      	bx	lr
 800747a:	bf00      	nop
 800747c:	08007538 	.word	0x08007538
 8007480:	08007540 	.word	0x08007540

08007484 <memset>:
 8007484:	4402      	add	r2, r0
 8007486:	4603      	mov	r3, r0
 8007488:	4293      	cmp	r3, r2
 800748a:	d100      	bne.n	800748e <memset+0xa>
 800748c:	4770      	bx	lr
 800748e:	f803 1b01 	strb.w	r1, [r3], #1
 8007492:	e7f9      	b.n	8007488 <memset+0x4>

08007494 <__libc_init_array>:
 8007494:	b570      	push	{r4, r5, r6, lr}
 8007496:	4d0d      	ldr	r5, [pc, #52]	@ (80074cc <__libc_init_array+0x38>)
 8007498:	4c0d      	ldr	r4, [pc, #52]	@ (80074d0 <__libc_init_array+0x3c>)
 800749a:	1b64      	subs	r4, r4, r5
 800749c:	10a4      	asrs	r4, r4, #2
 800749e:	2600      	movs	r6, #0
 80074a0:	42a6      	cmp	r6, r4
 80074a2:	d109      	bne.n	80074b8 <__libc_init_array+0x24>
 80074a4:	4d0b      	ldr	r5, [pc, #44]	@ (80074d4 <__libc_init_array+0x40>)
 80074a6:	4c0c      	ldr	r4, [pc, #48]	@ (80074d8 <__libc_init_array+0x44>)
 80074a8:	f000 f818 	bl	80074dc <_init>
 80074ac:	1b64      	subs	r4, r4, r5
 80074ae:	10a4      	asrs	r4, r4, #2
 80074b0:	2600      	movs	r6, #0
 80074b2:	42a6      	cmp	r6, r4
 80074b4:	d105      	bne.n	80074c2 <__libc_init_array+0x2e>
 80074b6:	bd70      	pop	{r4, r5, r6, pc}
 80074b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80074bc:	4798      	blx	r3
 80074be:	3601      	adds	r6, #1
 80074c0:	e7ee      	b.n	80074a0 <__libc_init_array+0xc>
 80074c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80074c6:	4798      	blx	r3
 80074c8:	3601      	adds	r6, #1
 80074ca:	e7f2      	b.n	80074b2 <__libc_init_array+0x1e>
 80074cc:	08007550 	.word	0x08007550
 80074d0:	08007550 	.word	0x08007550
 80074d4:	08007550 	.word	0x08007550
 80074d8:	08007554 	.word	0x08007554

080074dc <_init>:
 80074dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074de:	bf00      	nop
 80074e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074e2:	bc08      	pop	{r3}
 80074e4:	469e      	mov	lr, r3
 80074e6:	4770      	bx	lr

080074e8 <_fini>:
 80074e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074ea:	bf00      	nop
 80074ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074ee:	bc08      	pop	{r3}
 80074f0:	469e      	mov	lr, r3
 80074f2:	4770      	bx	lr
