INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dimitriosa/Downloads/Project/project_ALU/project_ALU.srcs/sources_1/new/ADD_SUB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD_SUB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dimitriosa/Downloads/Project/project_ALU/project_ALU.srcs/sources_1/imports/Project/ALUdesign.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_defines
INFO: [VRFC 10-311] analyzing module ALUdesign
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dimitriosa/Downloads/Project/project_ALU/project_ALU.srcs/sources_1/imports/Project/MUL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplication
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dimitriosa/Downloads/Project/project_ALU/project_ALU.srcs/sources_1/new/Normalize.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalize
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dimitriosa/Downloads/Project/project_ALU/project_ALU.srcs/sim_1/imports/Project/ALU_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_test
