# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Aug 28 2022 15:57:47

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_app
		4.3::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_n:in
			6.1.2::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_n:out
			6.2.2::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_n:in
			6.4.2::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_n:out
			6.5.2::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk               | Frequency: 107.85 MHz  | Target: 16.00 MHz  | 
Clock: clk_app           | Frequency: 94.57 MHz   | Target: 2.00 MHz   | 
Clock: clk_usb           | Frequency: 104.25 MHz  | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            53228       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        500000           489425      N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            11237       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port          Setup Times  Clock Reference:Phase  
---------  ------------------  -----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  5577         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  3644         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port          Clock to Out  Clock Reference:Phase  
---------  ------------------  ------------  ---------------------  
usb_n:out  u_pll/PLLOUTGLOBAL  14231         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  14003         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port          Hold Times  Clock Reference:Phase  
---------  ------------------  ----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  -4833       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  -2724       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port          Minimum Clock to Out  Clock Reference:Phase  
---------  ------------------  --------------------  ---------------------  
usb_n:out  u_pll/PLLOUTGLOBAL  9997                  clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  9997                  clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 107.85 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sleep_sq_0_LC_7_18_1/lcout
Path End         : up_cnt_1_20_LC_9_17_4/in3
Capture Clock    : up_cnt_1_20_LC_9_17_4/clk
Setup Constraint : 62500p
Path slack       : 53227p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         69222

Launch Clock Arrival Time (clk:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              7126
+ Clock To Q                            796
+ Data Path Delay                      8073
-----------------------------------   ----- 
End-of-path arrival time (ps)         15995
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1307/I                                   Odrv12                         0              1420  RISE       1
I__1307/O                                   Odrv12                       724              2143  RISE       1
I__1308/I                                   Span12Mux_v                    0              2143  RISE       1
I__1308/O                                   Span12Mux_v                  724              2867  RISE       1
I__1309/I                                   Span12Mux_v                    0              2867  RISE       1
I__1309/O                                   Span12Mux_v                  724              3590  RISE       1
I__1310/I                                   Span12Mux_h                    0              3590  RISE       1
I__1310/O                                   Span12Mux_h                  724              4314  RISE       1
I__1311/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1311/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1312/I                                   LocalMux                       0              4665  RISE       1
I__1312/O                                   LocalMux                     486              5151  RISE       1
I__1313/I                                   IoInMux                        0              5151  RISE       1
I__1313/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      30
I__10011/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__10011/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__10012/I                                  GlobalMux                      0              6443  RISE       1
I__10012/O                                  GlobalMux                    227              6671  RISE       1
I__10019/I                                  ClkMux                         0              6671  RISE       1
I__10019/O                                  ClkMux                       455              7126  RISE       1
sleep_sq_0_LC_7_18_1/clk                    LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sleep_sq_0_LC_7_18_1/lcout          LogicCell40_SEQ_MODE_1010    796              7922  53228  RISE       2
I__4445/I                           Odrv4                          0              7922  53228  RISE       1
I__4445/O                           Odrv4                        517              8438  53228  RISE       1
I__4446/I                           LocalMux                       0              8438  53228  RISE       1
I__4446/O                           LocalMux                     486              8924  53228  RISE       1
I__4447/I                           InMux                          0              8924  53228  RISE       1
I__4447/O                           InMux                        382              9307  53228  RISE       1
sleep_sq_RNINCSC_0_LC_9_18_3/in3    LogicCell40_SEQ_MODE_0000      0              9307  53228  RISE       1
sleep_sq_RNINCSC_0_LC_9_18_3/lcout  LogicCell40_SEQ_MODE_0000    465              9772  53228  RISE       2
I__4449/I                           Odrv4                          0              9772  53228  RISE       1
I__4449/O                           Odrv4                        517             10289  53228  RISE       1
I__4450/I                           LocalMux                       0             10289  53228  RISE       1
I__4450/O                           LocalMux                     486             10775  53228  RISE       1
I__4452/I                           InMux                          0             10775  53228  RISE       1
I__4452/O                           InMux                        382             11157  53228  RISE       1
I__4454/I                           CascadeMux                     0             11157  53228  RISE       1
I__4454/O                           CascadeMux                     0             11157  53228  RISE       1
up_cnt_0_LC_9_15_0/in2              LogicCell40_SEQ_MODE_1010      0             11157  53228  RISE       1
up_cnt_0_LC_9_15_0/carryout         LogicCell40_SEQ_MODE_1010    341             11498  53228  RISE       2
up_cnt_1_LC_9_15_1/carryin          LogicCell40_SEQ_MODE_1010      0             11498  53228  RISE       1
up_cnt_1_LC_9_15_1/carryout         LogicCell40_SEQ_MODE_1010    186             11684  53228  RISE       2
up_cnt_2_LC_9_15_2/carryin          LogicCell40_SEQ_MODE_1010      0             11684  53228  RISE       1
up_cnt_2_LC_9_15_2/carryout         LogicCell40_SEQ_MODE_1010    186             11870  53228  RISE       2
up_cnt_3_LC_9_15_3/carryin          LogicCell40_SEQ_MODE_1010      0             11870  53228  RISE       1
up_cnt_3_LC_9_15_3/carryout         LogicCell40_SEQ_MODE_1010    186             12056  53228  RISE       2
up_cnt_4_LC_9_15_4/carryin          LogicCell40_SEQ_MODE_1010      0             12056  53228  RISE       1
up_cnt_4_LC_9_15_4/carryout         LogicCell40_SEQ_MODE_1010    186             12242  53228  RISE       2
up_cnt_5_LC_9_15_5/carryin          LogicCell40_SEQ_MODE_1010      0             12242  53228  RISE       1
up_cnt_5_LC_9_15_5/carryout         LogicCell40_SEQ_MODE_1010    186             12428  53228  RISE       2
up_cnt_6_LC_9_15_6/carryin          LogicCell40_SEQ_MODE_1010      0             12428  53228  RISE       1
up_cnt_6_LC_9_15_6/carryout         LogicCell40_SEQ_MODE_1010    186             12615  53228  RISE       2
up_cnt_7_LC_9_15_7/carryin          LogicCell40_SEQ_MODE_1010      0             12615  53228  RISE       1
up_cnt_7_LC_9_15_7/carryout         LogicCell40_SEQ_MODE_1010    186             12801  53228  RISE       1
IN_MUX_bfv_9_16_0_/carryinitin      ICE_CARRY_IN_MUX               0             12801  53228  RISE       1
IN_MUX_bfv_9_16_0_/carryinitout     ICE_CARRY_IN_MUX             289             13090  53228  RISE       2
up_cnt_8_LC_9_16_0/carryin          LogicCell40_SEQ_MODE_1010      0             13090  53228  RISE       1
up_cnt_8_LC_9_16_0/carryout         LogicCell40_SEQ_MODE_1010    186             13276  53228  RISE       2
up_cnt_9_LC_9_16_1/carryin          LogicCell40_SEQ_MODE_1010      0             13276  53228  RISE       1
up_cnt_9_LC_9_16_1/carryout         LogicCell40_SEQ_MODE_1010    186             13462  53228  RISE       2
up_cnt_10_LC_9_16_2/carryin         LogicCell40_SEQ_MODE_1010      0             13462  53228  RISE       1
up_cnt_10_LC_9_16_2/carryout        LogicCell40_SEQ_MODE_1010    186             13648  53228  RISE       2
up_cnt_11_LC_9_16_3/carryin         LogicCell40_SEQ_MODE_1010      0             13648  53228  RISE       1
up_cnt_11_LC_9_16_3/carryout        LogicCell40_SEQ_MODE_1010    186             13834  53228  RISE       2
up_cnt_12_LC_9_16_4/carryin         LogicCell40_SEQ_MODE_1010      0             13834  53228  RISE       1
up_cnt_12_LC_9_16_4/carryout        LogicCell40_SEQ_MODE_1010    186             14020  53228  RISE       2
up_cnt_13_LC_9_16_5/carryin         LogicCell40_SEQ_MODE_1010      0             14020  53228  RISE       1
up_cnt_13_LC_9_16_5/carryout        LogicCell40_SEQ_MODE_1010    186             14206  53228  RISE       2
up_cnt_14_LC_9_16_6/carryin         LogicCell40_SEQ_MODE_1010      0             14206  53228  RISE       1
up_cnt_14_LC_9_16_6/carryout        LogicCell40_SEQ_MODE_1010    186             14392  53228  RISE       2
up_cnt_15_LC_9_16_7/carryin         LogicCell40_SEQ_MODE_1010      0             14392  53228  RISE       1
up_cnt_15_LC_9_16_7/carryout        LogicCell40_SEQ_MODE_1010    186             14579  53228  RISE       1
IN_MUX_bfv_9_17_0_/carryinitin      ICE_CARRY_IN_MUX               0             14579  53228  RISE       1
IN_MUX_bfv_9_17_0_/carryinitout     ICE_CARRY_IN_MUX             289             14868  53228  RISE       2
up_cnt_16_LC_9_17_0/carryin         LogicCell40_SEQ_MODE_1010      0             14868  53228  RISE       1
up_cnt_16_LC_9_17_0/carryout        LogicCell40_SEQ_MODE_1010    186             15054  53228  RISE       2
up_cnt_17_LC_9_17_1/carryin         LogicCell40_SEQ_MODE_1010      0             15054  53228  RISE       1
up_cnt_17_LC_9_17_1/carryout        LogicCell40_SEQ_MODE_1010    186             15240  53228  RISE       2
up_cnt_18_LC_9_17_2/carryin         LogicCell40_SEQ_MODE_1010      0             15240  53228  RISE       1
up_cnt_18_LC_9_17_2/carryout        LogicCell40_SEQ_MODE_1010    186             15426  53228  RISE       2
up_cnt_19_LC_9_17_3/carryin         LogicCell40_SEQ_MODE_1010      0             15426  53228  RISE       1
up_cnt_19_LC_9_17_3/carryout        LogicCell40_SEQ_MODE_1010    186             15612  53228  RISE       1
I__4492/I                           InMux                          0             15612  53228  RISE       1
I__4492/O                           InMux                        382             15995  53228  RISE       1
up_cnt_1_20_LC_9_17_4/in3           LogicCell40_SEQ_MODE_1010      0             15995  53228  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1307/I                                   Odrv12                         0              1420  RISE       1
I__1307/O                                   Odrv12                       724              2143  RISE       1
I__1308/I                                   Span12Mux_v                    0              2143  RISE       1
I__1308/O                                   Span12Mux_v                  724              2867  RISE       1
I__1309/I                                   Span12Mux_v                    0              2867  RISE       1
I__1309/O                                   Span12Mux_v                  724              3590  RISE       1
I__1310/I                                   Span12Mux_h                    0              3590  RISE       1
I__1310/O                                   Span12Mux_h                  724              4314  RISE       1
I__1311/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1311/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1312/I                                   LocalMux                       0              4665  RISE       1
I__1312/O                                   LocalMux                     486              5151  RISE       1
I__1313/I                                   IoInMux                        0              5151  RISE       1
I__1313/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      30
I__10011/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__10011/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__10012/I                                  GlobalMux                      0              6443  RISE       1
I__10012/O                                  GlobalMux                    227              6671  RISE       1
I__10017/I                                  ClkMux                         0              6671  RISE       1
I__10017/O                                  ClkMux                       455              7126  RISE       1
up_cnt_1_20_LC_9_17_4/clk                   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 94.57 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_3_LC_3_17_5/lcout
Path End         : u_app.data_q_2_LC_1_17_1/in2
Capture Clock    : u_app.data_q_2_LC_1_17_1/clk
Setup Constraint : 500000p
Path slack       : 489426p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   4466
- Setup Time                                 -548
----------------------------------------   ------ 
End-of-path required time (ps)             503918

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  4466
+ Clock To Q                                796
+ Data Path Delay                          9231
---------------------------------------   ----- 
End-of-path arrival time (ps)             14492
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_5_17_5/lcout     LogicCell40_SEQ_MODE_1010      0                 0  RISE       4
I__2232/I                                       Odrv12                         0                 0  RISE       1
I__2232/O                                       Odrv12                       724               724  RISE       1
I__2236/I                                       Span12Mux_h                    0               724  RISE       1
I__2236/O                                       Span12Mux_h                  724              1447  RISE       1
I__2239/I                                       Span12Mux_s9_v                 0              1447  RISE       1
I__2239/O                                       Span12Mux_s9_v               558              2005  RISE       1
I__2241/I                                       LocalMux                       0              2005  RISE       1
I__2241/O                                       LocalMux                     486              2491  RISE       1
I__2242/I                                       IoInMux                        0              2491  RISE       1
I__2242/O                                       IoInMux                      382              2874  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2874  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              3783  RISE      58
I__3562/I                                       gio2CtrlBuf                    0              3783  RISE       1
I__3562/O                                       gio2CtrlBuf                    0              3783  RISE       1
I__3563/I                                       GlobalMux                      0              3783  RISE       1
I__3563/O                                       GlobalMux                    227              4011  RISE       1
I__3580/I                                       ClkMux                         0              4011  RISE       1
I__3580/O                                       ClkMux                       455              4466  RISE       1
u_app.data_q_3_LC_3_17_5/clk                    LogicCell40_SEQ_MODE_1010      0              4466  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_3_LC_3_17_5/lcout             LogicCell40_SEQ_MODE_1010    796              5261  489425  RISE       9
I__1613/I                                  LocalMux                       0              5261  489425  RISE       1
I__1613/O                                  LocalMux                     486              5747  489425  RISE       1
I__1620/I                                  InMux                          0              5747  489425  RISE       1
I__1620/O                                  InMux                        382              6130  489425  RISE       1
u_app.data_q_RNIDKPU_0_LC_2_17_0/in0       LogicCell40_SEQ_MODE_0000      0              6130  489425  RISE       1
u_app.data_q_RNIDKPU_0_LC_2_17_0/lcout     LogicCell40_SEQ_MODE_0000    662              6791  489425  RISE       1
I__1397/I                                  LocalMux                       0              6791  489425  RISE       1
I__1397/O                                  LocalMux                     486              7277  489425  RISE       1
I__1398/I                                  InMux                          0              7277  489425  RISE       1
I__1398/O                                  InMux                        382              7660  489425  RISE       1
u_app.data_q_RNIJ50D2_1_LC_2_18_1/in1      LogicCell40_SEQ_MODE_0000      0              7660  489425  RISE       1
u_app.data_q_RNIJ50D2_1_LC_2_18_1/lcout    LogicCell40_SEQ_MODE_0000    589              8249  489425  RISE       2
I__1463/I                                  LocalMux                       0              8249  489425  RISE       1
I__1463/O                                  LocalMux                     486              8735  489425  RISE       1
I__1465/I                                  InMux                          0              8735  489425  RISE       1
I__1465/O                                  InMux                        382              9117  489425  RISE       1
u_app.data_q_RNI427R3_7_LC_2_19_0/in1      LogicCell40_SEQ_MODE_0000      0              9117  489425  RISE       1
u_app.data_q_RNI427R3_7_LC_2_19_0/ltout    LogicCell40_SEQ_MODE_0000    558              9675  489425  FALL       1
I__1459/I                                  CascadeMux                     0              9675  489425  FALL       1
I__1459/O                                  CascadeMux                     0              9675  489425  FALL       1
u_app.data_q_RNIN7786_4_LC_2_19_1/in2      LogicCell40_SEQ_MODE_0000      0              9675  489425  FALL       1
u_app.data_q_RNIN7786_4_LC_2_19_1/lcout    LogicCell40_SEQ_MODE_0000    558             10234  489425  RISE       2
I__1456/I                                  LocalMux                       0             10234  489425  RISE       1
I__1456/O                                  LocalMux                     486             10719  489425  RISE       1
I__1457/I                                  InMux                          0             10719  489425  RISE       1
I__1457/O                                  InMux                        382             11102  489425  RISE       1
u_app.status_q_RNIJROSC_6_LC_2_18_5/in3    LogicCell40_SEQ_MODE_0000      0             11102  489425  RISE       1
u_app.status_q_RNIJROSC_6_LC_2_18_5/lcout  LogicCell40_SEQ_MODE_0000    465             11567  489425  RISE       7
I__1436/I                                  LocalMux                       0             11567  489425  RISE       1
I__1436/O                                  LocalMux                     486             12053  489425  RISE       1
I__1442/I                                  InMux                          0             12053  489425  RISE       1
I__1442/O                                  InMux                        382             12435  489425  RISE       1
u_app.data_q_RNO_0_2_LC_1_18_0/in3         LogicCell40_SEQ_MODE_0000      0             12435  489425  RISE       1
u_app.data_q_RNO_0_2_LC_1_18_0/lcout       LogicCell40_SEQ_MODE_0000    465             12900  489425  RISE       1
I__1314/I                                  Odrv12                         0             12900  489425  RISE       1
I__1314/O                                  Odrv12                       724             13624  489425  RISE       1
I__1315/I                                  LocalMux                       0             13624  489425  RISE       1
I__1315/O                                  LocalMux                     486             14110  489425  RISE       1
I__1316/I                                  InMux                          0             14110  489425  RISE       1
I__1316/O                                  InMux                        382             14492  489425  RISE       1
I__1317/I                                  CascadeMux                     0             14492  489425  RISE       1
I__1317/O                                  CascadeMux                     0             14492  489425  RISE       1
u_app.data_q_2_LC_1_17_1/in2               LogicCell40_SEQ_MODE_1010      0             14492  489425  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_5_17_5/lcout     LogicCell40_SEQ_MODE_1010      0                 0  RISE       4
I__2232/I                                       Odrv12                         0                 0  RISE       1
I__2232/O                                       Odrv12                       724               724  RISE       1
I__2236/I                                       Span12Mux_h                    0               724  RISE       1
I__2236/O                                       Span12Mux_h                  724              1447  RISE       1
I__2239/I                                       Span12Mux_s9_v                 0              1447  RISE       1
I__2239/O                                       Span12Mux_s9_v               558              2005  RISE       1
I__2241/I                                       LocalMux                       0              2005  RISE       1
I__2241/O                                       LocalMux                     486              2491  RISE       1
I__2242/I                                       IoInMux                        0              2491  RISE       1
I__2242/O                                       IoInMux                      382              2874  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2874  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              3783  RISE      58
I__3562/I                                       gio2CtrlBuf                    0              3783  RISE       1
I__3562/O                                       gio2CtrlBuf                    0              3783  RISE       1
I__3563/I                                       GlobalMux                      0              3783  RISE       1
I__3563/O                                       GlobalMux                    227              4011  RISE       1
I__3583/I                                       ClkMux                         0              4011  RISE       1
I__3583/O                                       ClkMux                       455              4466  RISE       1
u_app.data_q_2_LC_1_17_1/clk                    LogicCell40_SEQ_MODE_1010      0              4466  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 104.25 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_14_17_2/lcout
Path End         : u_usb_cdc.u_sie.addr_q_5_LC_13_20_5/ce
Capture Clock    : u_usb_cdc.u_sie.addr_q_5_LC_13_20_5/clk
Setup Constraint : 20830p
Path slack       : 11237p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21512

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                          8797
---------------------------------------   ----- 
End-of-path arrival time (ps)             10275
 
Launch Clock Path
pin name                                             model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__11018/I                                           GlobalMux                               0                 0  RISE       1
I__11018/O                                           GlobalMux                             227               227  RISE       1
I__11021/I                                           ClkMux                                  0               227  RISE       1
I__11021/O                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_14_17_2/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_14_17_2/lcout                LogicCell40_SEQ_MODE_1010    796              1478  11237  RISE       2
I__7578/I                                                            LocalMux                       0              1478  11237  RISE       1
I__7578/O                                                            LocalMux                     486              1964  11237  RISE       1
I__7579/I                                                            InMux                          0              1964  11237  RISE       1
I__7579/O                                                            InMux                        382              2346  11237  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_RNIF0ND_1_LC_14_17_3/in1          LogicCell40_SEQ_MODE_0000      0              2346  11237  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_RNIF0ND_1_LC_14_17_3/ltout        LogicCell40_SEQ_MODE_0000    558              2905  11237  FALL       1
I__7694/I                                                            CascadeMux                     0              2905  11237  FALL       1
I__7694/O                                                            CascadeMux                     0              2905  11237  FALL       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIRJME_2_LC_14_17_4/in2     LogicCell40_SEQ_MODE_0000      0              2905  11237  FALL       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIRJME_2_LC_14_17_4/lcout   LogicCell40_SEQ_MODE_0000    558              3463  11237  RISE      10
I__7672/I                                                            LocalMux                       0              3463  11237  RISE       1
I__7672/O                                                            LocalMux                     486              3949  11237  RISE       1
I__7675/I                                                            InMux                          0              3949  11237  RISE       1
I__7675/O                                                            InMux                        382              4331  11237  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNI96NC1_2_LC_14_17_6/in3    LogicCell40_SEQ_MODE_0000      0              4331  11237  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNI96NC1_2_LC_14_17_6/ltout  LogicCell40_SEQ_MODE_0000    403              4734  11237  FALL       1
I__7669/I                                                            CascadeMux                     0              4734  11237  FALL       1
I__7669/O                                                            CascadeMux                     0              4734  11237  FALL       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_0_3_LC_14_17_7/in2      LogicCell40_SEQ_MODE_0000      0              4734  11237  FALL       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_0_3_LC_14_17_7/lcout    LogicCell40_SEQ_MODE_0000    558              5293  11237  RISE       1
I__7996/I                                                            Odrv12                         0              5293  11237  RISE       1
I__7996/O                                                            Odrv12                       724              6016  11237  RISE       1
I__7997/I                                                            LocalMux                       0              6016  11237  RISE       1
I__7997/O                                                            LocalMux                     486              6502  11237  RISE       1
I__7998/I                                                            InMux                          0              6502  11237  RISE       1
I__7998/O                                                            InMux                        382              6884  11237  RISE       1
u_usb_cdc.u_sie.pid_q_RNI2VUBC_1_LC_14_21_5/in3                      LogicCell40_SEQ_MODE_0000      0              6884  11237  RISE       1
u_usb_cdc.u_sie.pid_q_RNI2VUBC_1_LC_14_21_5/lcout                    LogicCell40_SEQ_MODE_0000    465              7350  11237  RISE      11
I__7852/I                                                            Odrv4                          0              7350  11237  RISE       1
I__7852/O                                                            Odrv4                        517              7866  11237  RISE       1
I__7855/I                                                            Span4Mux_v                     0              7866  11237  RISE       1
I__7855/O                                                            Span4Mux_v                   517              8383  11237  RISE       1
I__7859/I                                                            Span4Mux_v                     0              8383  11237  RISE       1
I__7859/O                                                            Span4Mux_v                   517              8900  11237  RISE       1
I__7863/I                                                            LocalMux                       0              8900  11237  RISE       1
I__7863/O                                                            LocalMux                     486              9386  11237  RISE       1
I__7865/I                                                            CEMux                          0              9386  11237  RISE       1
I__7865/O                                                            CEMux                        889             10275  11237  RISE       1
u_usb_cdc.u_sie.addr_q_5_LC_13_20_5/ce                               LogicCell40_SEQ_MODE_1010      0             10275  11237  RISE       1

Capture Clock Path
pin name                                 model name                          delay  cumulative delay  edge  Fanout
---------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                       SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__11018/I                               GlobalMux                               0                 0  RISE       1
I__11018/O                               GlobalMux                             227               227  RISE       1
I__11043/I                               ClkMux                                  0               227  RISE       1
I__11043/O                               ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.addr_q_5_LC_13_20_5/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sleep_sq_0_LC_7_18_1/lcout
Path End         : up_cnt_1_20_LC_9_17_4/in3
Capture Clock    : up_cnt_1_20_LC_9_17_4/clk
Setup Constraint : 62500p
Path slack       : 53227p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         69222

Launch Clock Arrival Time (clk:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              7126
+ Clock To Q                            796
+ Data Path Delay                      8073
-----------------------------------   ----- 
End-of-path arrival time (ps)         15995
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1307/I                                   Odrv12                         0              1420  RISE       1
I__1307/O                                   Odrv12                       724              2143  RISE       1
I__1308/I                                   Span12Mux_v                    0              2143  RISE       1
I__1308/O                                   Span12Mux_v                  724              2867  RISE       1
I__1309/I                                   Span12Mux_v                    0              2867  RISE       1
I__1309/O                                   Span12Mux_v                  724              3590  RISE       1
I__1310/I                                   Span12Mux_h                    0              3590  RISE       1
I__1310/O                                   Span12Mux_h                  724              4314  RISE       1
I__1311/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1311/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1312/I                                   LocalMux                       0              4665  RISE       1
I__1312/O                                   LocalMux                     486              5151  RISE       1
I__1313/I                                   IoInMux                        0              5151  RISE       1
I__1313/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      30
I__10011/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__10011/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__10012/I                                  GlobalMux                      0              6443  RISE       1
I__10012/O                                  GlobalMux                    227              6671  RISE       1
I__10019/I                                  ClkMux                         0              6671  RISE       1
I__10019/O                                  ClkMux                       455              7126  RISE       1
sleep_sq_0_LC_7_18_1/clk                    LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sleep_sq_0_LC_7_18_1/lcout          LogicCell40_SEQ_MODE_1010    796              7922  53228  RISE       2
I__4445/I                           Odrv4                          0              7922  53228  RISE       1
I__4445/O                           Odrv4                        517              8438  53228  RISE       1
I__4446/I                           LocalMux                       0              8438  53228  RISE       1
I__4446/O                           LocalMux                     486              8924  53228  RISE       1
I__4447/I                           InMux                          0              8924  53228  RISE       1
I__4447/O                           InMux                        382              9307  53228  RISE       1
sleep_sq_RNINCSC_0_LC_9_18_3/in3    LogicCell40_SEQ_MODE_0000      0              9307  53228  RISE       1
sleep_sq_RNINCSC_0_LC_9_18_3/lcout  LogicCell40_SEQ_MODE_0000    465              9772  53228  RISE       2
I__4449/I                           Odrv4                          0              9772  53228  RISE       1
I__4449/O                           Odrv4                        517             10289  53228  RISE       1
I__4450/I                           LocalMux                       0             10289  53228  RISE       1
I__4450/O                           LocalMux                     486             10775  53228  RISE       1
I__4452/I                           InMux                          0             10775  53228  RISE       1
I__4452/O                           InMux                        382             11157  53228  RISE       1
I__4454/I                           CascadeMux                     0             11157  53228  RISE       1
I__4454/O                           CascadeMux                     0             11157  53228  RISE       1
up_cnt_0_LC_9_15_0/in2              LogicCell40_SEQ_MODE_1010      0             11157  53228  RISE       1
up_cnt_0_LC_9_15_0/carryout         LogicCell40_SEQ_MODE_1010    341             11498  53228  RISE       2
up_cnt_1_LC_9_15_1/carryin          LogicCell40_SEQ_MODE_1010      0             11498  53228  RISE       1
up_cnt_1_LC_9_15_1/carryout         LogicCell40_SEQ_MODE_1010    186             11684  53228  RISE       2
up_cnt_2_LC_9_15_2/carryin          LogicCell40_SEQ_MODE_1010      0             11684  53228  RISE       1
up_cnt_2_LC_9_15_2/carryout         LogicCell40_SEQ_MODE_1010    186             11870  53228  RISE       2
up_cnt_3_LC_9_15_3/carryin          LogicCell40_SEQ_MODE_1010      0             11870  53228  RISE       1
up_cnt_3_LC_9_15_3/carryout         LogicCell40_SEQ_MODE_1010    186             12056  53228  RISE       2
up_cnt_4_LC_9_15_4/carryin          LogicCell40_SEQ_MODE_1010      0             12056  53228  RISE       1
up_cnt_4_LC_9_15_4/carryout         LogicCell40_SEQ_MODE_1010    186             12242  53228  RISE       2
up_cnt_5_LC_9_15_5/carryin          LogicCell40_SEQ_MODE_1010      0             12242  53228  RISE       1
up_cnt_5_LC_9_15_5/carryout         LogicCell40_SEQ_MODE_1010    186             12428  53228  RISE       2
up_cnt_6_LC_9_15_6/carryin          LogicCell40_SEQ_MODE_1010      0             12428  53228  RISE       1
up_cnt_6_LC_9_15_6/carryout         LogicCell40_SEQ_MODE_1010    186             12615  53228  RISE       2
up_cnt_7_LC_9_15_7/carryin          LogicCell40_SEQ_MODE_1010      0             12615  53228  RISE       1
up_cnt_7_LC_9_15_7/carryout         LogicCell40_SEQ_MODE_1010    186             12801  53228  RISE       1
IN_MUX_bfv_9_16_0_/carryinitin      ICE_CARRY_IN_MUX               0             12801  53228  RISE       1
IN_MUX_bfv_9_16_0_/carryinitout     ICE_CARRY_IN_MUX             289             13090  53228  RISE       2
up_cnt_8_LC_9_16_0/carryin          LogicCell40_SEQ_MODE_1010      0             13090  53228  RISE       1
up_cnt_8_LC_9_16_0/carryout         LogicCell40_SEQ_MODE_1010    186             13276  53228  RISE       2
up_cnt_9_LC_9_16_1/carryin          LogicCell40_SEQ_MODE_1010      0             13276  53228  RISE       1
up_cnt_9_LC_9_16_1/carryout         LogicCell40_SEQ_MODE_1010    186             13462  53228  RISE       2
up_cnt_10_LC_9_16_2/carryin         LogicCell40_SEQ_MODE_1010      0             13462  53228  RISE       1
up_cnt_10_LC_9_16_2/carryout        LogicCell40_SEQ_MODE_1010    186             13648  53228  RISE       2
up_cnt_11_LC_9_16_3/carryin         LogicCell40_SEQ_MODE_1010      0             13648  53228  RISE       1
up_cnt_11_LC_9_16_3/carryout        LogicCell40_SEQ_MODE_1010    186             13834  53228  RISE       2
up_cnt_12_LC_9_16_4/carryin         LogicCell40_SEQ_MODE_1010      0             13834  53228  RISE       1
up_cnt_12_LC_9_16_4/carryout        LogicCell40_SEQ_MODE_1010    186             14020  53228  RISE       2
up_cnt_13_LC_9_16_5/carryin         LogicCell40_SEQ_MODE_1010      0             14020  53228  RISE       1
up_cnt_13_LC_9_16_5/carryout        LogicCell40_SEQ_MODE_1010    186             14206  53228  RISE       2
up_cnt_14_LC_9_16_6/carryin         LogicCell40_SEQ_MODE_1010      0             14206  53228  RISE       1
up_cnt_14_LC_9_16_6/carryout        LogicCell40_SEQ_MODE_1010    186             14392  53228  RISE       2
up_cnt_15_LC_9_16_7/carryin         LogicCell40_SEQ_MODE_1010      0             14392  53228  RISE       1
up_cnt_15_LC_9_16_7/carryout        LogicCell40_SEQ_MODE_1010    186             14579  53228  RISE       1
IN_MUX_bfv_9_17_0_/carryinitin      ICE_CARRY_IN_MUX               0             14579  53228  RISE       1
IN_MUX_bfv_9_17_0_/carryinitout     ICE_CARRY_IN_MUX             289             14868  53228  RISE       2
up_cnt_16_LC_9_17_0/carryin         LogicCell40_SEQ_MODE_1010      0             14868  53228  RISE       1
up_cnt_16_LC_9_17_0/carryout        LogicCell40_SEQ_MODE_1010    186             15054  53228  RISE       2
up_cnt_17_LC_9_17_1/carryin         LogicCell40_SEQ_MODE_1010      0             15054  53228  RISE       1
up_cnt_17_LC_9_17_1/carryout        LogicCell40_SEQ_MODE_1010    186             15240  53228  RISE       2
up_cnt_18_LC_9_17_2/carryin         LogicCell40_SEQ_MODE_1010      0             15240  53228  RISE       1
up_cnt_18_LC_9_17_2/carryout        LogicCell40_SEQ_MODE_1010    186             15426  53228  RISE       2
up_cnt_19_LC_9_17_3/carryin         LogicCell40_SEQ_MODE_1010      0             15426  53228  RISE       1
up_cnt_19_LC_9_17_3/carryout        LogicCell40_SEQ_MODE_1010    186             15612  53228  RISE       1
I__4492/I                           InMux                          0             15612  53228  RISE       1
I__4492/O                           InMux                        382             15995  53228  RISE       1
up_cnt_1_20_LC_9_17_4/in3           LogicCell40_SEQ_MODE_1010      0             15995  53228  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1307/I                                   Odrv12                         0              1420  RISE       1
I__1307/O                                   Odrv12                       724              2143  RISE       1
I__1308/I                                   Span12Mux_v                    0              2143  RISE       1
I__1308/O                                   Span12Mux_v                  724              2867  RISE       1
I__1309/I                                   Span12Mux_v                    0              2867  RISE       1
I__1309/O                                   Span12Mux_v                  724              3590  RISE       1
I__1310/I                                   Span12Mux_h                    0              3590  RISE       1
I__1310/O                                   Span12Mux_h                  724              4314  RISE       1
I__1311/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1311/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1312/I                                   LocalMux                       0              4665  RISE       1
I__1312/O                                   LocalMux                     486              5151  RISE       1
I__1313/I                                   IoInMux                        0              5151  RISE       1
I__1313/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      30
I__10011/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__10011/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__10012/I                                  GlobalMux                      0              6443  RISE       1
I__10012/O                                  GlobalMux                    227              6671  RISE       1
I__10017/I                                  ClkMux                         0              6671  RISE       1
I__10017/O                                  ClkMux                       455              7126  RISE       1
up_cnt_1_20_LC_9_17_4/clk                   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_14_17_2/lcout
Path End         : u_usb_cdc.u_sie.addr_q_5_LC_13_20_5/ce
Capture Clock    : u_usb_cdc.u_sie.addr_q_5_LC_13_20_5/clk
Setup Constraint : 20830p
Path slack       : 11237p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21512

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                          8797
---------------------------------------   ----- 
End-of-path arrival time (ps)             10275
 
Launch Clock Path
pin name                                             model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__11018/I                                           GlobalMux                               0                 0  RISE       1
I__11018/O                                           GlobalMux                             227               227  RISE       1
I__11021/I                                           ClkMux                                  0               227  RISE       1
I__11021/O                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_14_17_2/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_14_17_2/lcout                LogicCell40_SEQ_MODE_1010    796              1478  11237  RISE       2
I__7578/I                                                            LocalMux                       0              1478  11237  RISE       1
I__7578/O                                                            LocalMux                     486              1964  11237  RISE       1
I__7579/I                                                            InMux                          0              1964  11237  RISE       1
I__7579/O                                                            InMux                        382              2346  11237  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_RNIF0ND_1_LC_14_17_3/in1          LogicCell40_SEQ_MODE_0000      0              2346  11237  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_RNIF0ND_1_LC_14_17_3/ltout        LogicCell40_SEQ_MODE_0000    558              2905  11237  FALL       1
I__7694/I                                                            CascadeMux                     0              2905  11237  FALL       1
I__7694/O                                                            CascadeMux                     0              2905  11237  FALL       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIRJME_2_LC_14_17_4/in2     LogicCell40_SEQ_MODE_0000      0              2905  11237  FALL       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIRJME_2_LC_14_17_4/lcout   LogicCell40_SEQ_MODE_0000    558              3463  11237  RISE      10
I__7672/I                                                            LocalMux                       0              3463  11237  RISE       1
I__7672/O                                                            LocalMux                     486              3949  11237  RISE       1
I__7675/I                                                            InMux                          0              3949  11237  RISE       1
I__7675/O                                                            InMux                        382              4331  11237  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNI96NC1_2_LC_14_17_6/in3    LogicCell40_SEQ_MODE_0000      0              4331  11237  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNI96NC1_2_LC_14_17_6/ltout  LogicCell40_SEQ_MODE_0000    403              4734  11237  FALL       1
I__7669/I                                                            CascadeMux                     0              4734  11237  FALL       1
I__7669/O                                                            CascadeMux                     0              4734  11237  FALL       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_0_3_LC_14_17_7/in2      LogicCell40_SEQ_MODE_0000      0              4734  11237  FALL       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_0_3_LC_14_17_7/lcout    LogicCell40_SEQ_MODE_0000    558              5293  11237  RISE       1
I__7996/I                                                            Odrv12                         0              5293  11237  RISE       1
I__7996/O                                                            Odrv12                       724              6016  11237  RISE       1
I__7997/I                                                            LocalMux                       0              6016  11237  RISE       1
I__7997/O                                                            LocalMux                     486              6502  11237  RISE       1
I__7998/I                                                            InMux                          0              6502  11237  RISE       1
I__7998/O                                                            InMux                        382              6884  11237  RISE       1
u_usb_cdc.u_sie.pid_q_RNI2VUBC_1_LC_14_21_5/in3                      LogicCell40_SEQ_MODE_0000      0              6884  11237  RISE       1
u_usb_cdc.u_sie.pid_q_RNI2VUBC_1_LC_14_21_5/lcout                    LogicCell40_SEQ_MODE_0000    465              7350  11237  RISE      11
I__7852/I                                                            Odrv4                          0              7350  11237  RISE       1
I__7852/O                                                            Odrv4                        517              7866  11237  RISE       1
I__7855/I                                                            Span4Mux_v                     0              7866  11237  RISE       1
I__7855/O                                                            Span4Mux_v                   517              8383  11237  RISE       1
I__7859/I                                                            Span4Mux_v                     0              8383  11237  RISE       1
I__7859/O                                                            Span4Mux_v                   517              8900  11237  RISE       1
I__7863/I                                                            LocalMux                       0              8900  11237  RISE       1
I__7863/O                                                            LocalMux                     486              9386  11237  RISE       1
I__7865/I                                                            CEMux                          0              9386  11237  RISE       1
I__7865/O                                                            CEMux                        889             10275  11237  RISE       1
u_usb_cdc.u_sie.addr_q_5_LC_13_20_5/ce                               LogicCell40_SEQ_MODE_1010      0             10275  11237  RISE       1

Capture Clock Path
pin name                                 model name                          delay  cumulative delay  edge  Fanout
---------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                       SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__11018/I                               GlobalMux                               0                 0  RISE       1
I__11018/O                               GlobalMux                             227               227  RISE       1
I__11043/I                               ClkMux                                  0               227  RISE       1
I__11043/O                               ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.addr_q_5_LC_13_20_5/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_3_LC_3_17_5/lcout
Path End         : u_app.data_q_2_LC_1_17_1/in2
Capture Clock    : u_app.data_q_2_LC_1_17_1/clk
Setup Constraint : 500000p
Path slack       : 489426p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   4466
- Setup Time                                 -548
----------------------------------------   ------ 
End-of-path required time (ps)             503918

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  4466
+ Clock To Q                                796
+ Data Path Delay                          9231
---------------------------------------   ----- 
End-of-path arrival time (ps)             14492
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_5_17_5/lcout     LogicCell40_SEQ_MODE_1010      0                 0  RISE       4
I__2232/I                                       Odrv12                         0                 0  RISE       1
I__2232/O                                       Odrv12                       724               724  RISE       1
I__2236/I                                       Span12Mux_h                    0               724  RISE       1
I__2236/O                                       Span12Mux_h                  724              1447  RISE       1
I__2239/I                                       Span12Mux_s9_v                 0              1447  RISE       1
I__2239/O                                       Span12Mux_s9_v               558              2005  RISE       1
I__2241/I                                       LocalMux                       0              2005  RISE       1
I__2241/O                                       LocalMux                     486              2491  RISE       1
I__2242/I                                       IoInMux                        0              2491  RISE       1
I__2242/O                                       IoInMux                      382              2874  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2874  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              3783  RISE      58
I__3562/I                                       gio2CtrlBuf                    0              3783  RISE       1
I__3562/O                                       gio2CtrlBuf                    0              3783  RISE       1
I__3563/I                                       GlobalMux                      0              3783  RISE       1
I__3563/O                                       GlobalMux                    227              4011  RISE       1
I__3580/I                                       ClkMux                         0              4011  RISE       1
I__3580/O                                       ClkMux                       455              4466  RISE       1
u_app.data_q_3_LC_3_17_5/clk                    LogicCell40_SEQ_MODE_1010      0              4466  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_3_LC_3_17_5/lcout             LogicCell40_SEQ_MODE_1010    796              5261  489425  RISE       9
I__1613/I                                  LocalMux                       0              5261  489425  RISE       1
I__1613/O                                  LocalMux                     486              5747  489425  RISE       1
I__1620/I                                  InMux                          0              5747  489425  RISE       1
I__1620/O                                  InMux                        382              6130  489425  RISE       1
u_app.data_q_RNIDKPU_0_LC_2_17_0/in0       LogicCell40_SEQ_MODE_0000      0              6130  489425  RISE       1
u_app.data_q_RNIDKPU_0_LC_2_17_0/lcout     LogicCell40_SEQ_MODE_0000    662              6791  489425  RISE       1
I__1397/I                                  LocalMux                       0              6791  489425  RISE       1
I__1397/O                                  LocalMux                     486              7277  489425  RISE       1
I__1398/I                                  InMux                          0              7277  489425  RISE       1
I__1398/O                                  InMux                        382              7660  489425  RISE       1
u_app.data_q_RNIJ50D2_1_LC_2_18_1/in1      LogicCell40_SEQ_MODE_0000      0              7660  489425  RISE       1
u_app.data_q_RNIJ50D2_1_LC_2_18_1/lcout    LogicCell40_SEQ_MODE_0000    589              8249  489425  RISE       2
I__1463/I                                  LocalMux                       0              8249  489425  RISE       1
I__1463/O                                  LocalMux                     486              8735  489425  RISE       1
I__1465/I                                  InMux                          0              8735  489425  RISE       1
I__1465/O                                  InMux                        382              9117  489425  RISE       1
u_app.data_q_RNI427R3_7_LC_2_19_0/in1      LogicCell40_SEQ_MODE_0000      0              9117  489425  RISE       1
u_app.data_q_RNI427R3_7_LC_2_19_0/ltout    LogicCell40_SEQ_MODE_0000    558              9675  489425  FALL       1
I__1459/I                                  CascadeMux                     0              9675  489425  FALL       1
I__1459/O                                  CascadeMux                     0              9675  489425  FALL       1
u_app.data_q_RNIN7786_4_LC_2_19_1/in2      LogicCell40_SEQ_MODE_0000      0              9675  489425  FALL       1
u_app.data_q_RNIN7786_4_LC_2_19_1/lcout    LogicCell40_SEQ_MODE_0000    558             10234  489425  RISE       2
I__1456/I                                  LocalMux                       0             10234  489425  RISE       1
I__1456/O                                  LocalMux                     486             10719  489425  RISE       1
I__1457/I                                  InMux                          0             10719  489425  RISE       1
I__1457/O                                  InMux                        382             11102  489425  RISE       1
u_app.status_q_RNIJROSC_6_LC_2_18_5/in3    LogicCell40_SEQ_MODE_0000      0             11102  489425  RISE       1
u_app.status_q_RNIJROSC_6_LC_2_18_5/lcout  LogicCell40_SEQ_MODE_0000    465             11567  489425  RISE       7
I__1436/I                                  LocalMux                       0             11567  489425  RISE       1
I__1436/O                                  LocalMux                     486             12053  489425  RISE       1
I__1442/I                                  InMux                          0             12053  489425  RISE       1
I__1442/O                                  InMux                        382             12435  489425  RISE       1
u_app.data_q_RNO_0_2_LC_1_18_0/in3         LogicCell40_SEQ_MODE_0000      0             12435  489425  RISE       1
u_app.data_q_RNO_0_2_LC_1_18_0/lcout       LogicCell40_SEQ_MODE_0000    465             12900  489425  RISE       1
I__1314/I                                  Odrv12                         0             12900  489425  RISE       1
I__1314/O                                  Odrv12                       724             13624  489425  RISE       1
I__1315/I                                  LocalMux                       0             13624  489425  RISE       1
I__1315/O                                  LocalMux                     486             14110  489425  RISE       1
I__1316/I                                  InMux                          0             14110  489425  RISE       1
I__1316/O                                  InMux                        382             14492  489425  RISE       1
I__1317/I                                  CascadeMux                     0             14492  489425  RISE       1
I__1317/O                                  CascadeMux                     0             14492  489425  RISE       1
u_app.data_q_2_LC_1_17_1/in2               LogicCell40_SEQ_MODE_1010      0             14492  489425  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_5_17_5/lcout     LogicCell40_SEQ_MODE_1010      0                 0  RISE       4
I__2232/I                                       Odrv12                         0                 0  RISE       1
I__2232/O                                       Odrv12                       724               724  RISE       1
I__2236/I                                       Span12Mux_h                    0               724  RISE       1
I__2236/O                                       Span12Mux_h                  724              1447  RISE       1
I__2239/I                                       Span12Mux_s9_v                 0              1447  RISE       1
I__2239/O                                       Span12Mux_s9_v               558              2005  RISE       1
I__2241/I                                       LocalMux                       0              2005  RISE       1
I__2241/O                                       LocalMux                     486              2491  RISE       1
I__2242/I                                       IoInMux                        0              2491  RISE       1
I__2242/O                                       IoInMux                      382              2874  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2874  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              3783  RISE      58
I__3562/I                                       gio2CtrlBuf                    0              3783  RISE       1
I__3562/O                                       gio2CtrlBuf                    0              3783  RISE       1
I__3563/I                                       GlobalMux                      0              3783  RISE       1
I__3563/O                                       GlobalMux                    227              4011  RISE       1
I__3583/I                                       ClkMux                         0              4011  RISE       1
I__3583/O                                       ClkMux                       455              4466  RISE       1
u_app.data_q_2_LC_1_17_1/clk                    LogicCell40_SEQ_MODE_1010      0              4466  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 5577


Data Path Delay                5856
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 5577

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        soc                        0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__7727/I                                       Odrv12                     0      1670               RISE  1       
I__7727/O                                       Odrv12                     724    2393               RISE  1       
I__7728/I                                       Span12Mux_v                0      2393               RISE  1       
I__7728/O                                       Span12Mux_v                724    3117               RISE  1       
I__7729/I                                       Span12Mux_h                0      3117               RISE  1       
I__7729/O                                       Span12Mux_h                724    3840               RISE  1       
I__7730/I                                       Sp12to4                    0      3840               RISE  1       
I__7730/O                                       Sp12to4                    631    4471               RISE  1       
I__7731/I                                       Span4Mux_v                 0      4471               RISE  1       
I__7731/O                                       Span4Mux_v                 517    4988               RISE  1       
I__7732/I                                       LocalMux                   0      4988               RISE  1       
I__7732/O                                       LocalMux                   486    5474               RISE  1       
I__7733/I                                       InMux                      0      5474               RISE  1       
I__7733/O                                       InMux                      382    5856               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_18_6/in3  LogicCell40_SEQ_MODE_1010  0      5856               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11018/I                                      GlobalMux                           0      0                  RISE  1       
I__11018/O                                      GlobalMux                           227    227                RISE  1       
I__11025/I                                      ClkMux                              0      227                RISE  1       
I__11025/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_18_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3644


Data Path Delay                3923
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3644

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        soc                        0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__8756/I                                       Odrv4                      0      1670               RISE  1       
I__8756/O                                       Odrv4                      517    2186               RISE  1       
I__8757/I                                       IoSpan4Mux                 0      2186               RISE  1       
I__8757/O                                       IoSpan4Mux                 424    2610               RISE  1       
I__8758/I                                       Span4Mux_h                 0      2610               RISE  1       
I__8758/O                                       Span4Mux_h                 444    3055               RISE  1       
I__8759/I                                       LocalMux                   0      3055               RISE  1       
I__8759/O                                       LocalMux                   486    3541               RISE  1       
I__8760/I                                       InMux                      0      3541               RISE  1       
I__8760/O                                       InMux                      382    3923               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_14_31_2/in3  LogicCell40_SEQ_MODE_1010  0      3923               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11018/I                                      GlobalMux                           0      0                  RISE  1       
I__11018/O                                      GlobalMux                           227    227                RISE  1       
I__11102/I                                      ClkMux                              0      227                RISE  1       
I__11102/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_14_31_2/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 14231


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             12753
---------------------------- ------
Clock To Out Delay            14231

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11018/I                                           GlobalMux                           0      0                  RISE  1       
I__11018/O                                           GlobalMux                           227    227                RISE  1       
I__11060/I                                           ClkMux                              0      227                RISE  1       
I__11060/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_13_23_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                     model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_13_23_0/lcout        LogicCell40_SEQ_MODE_1010  796    1478               RISE  4       
I__10597/I                                                   Odrv4                      0      1478               RISE  1       
I__10597/O                                                   Odrv4                      517    1995               RISE  1       
I__10598/I                                                   Span4Mux_h                 0      1995               RISE  1       
I__10598/O                                                   Span4Mux_h                 444    2440               RISE  1       
I__10600/I                                                   Span4Mux_v                 0      2440               RISE  1       
I__10600/O                                                   Span4Mux_v                 517    2956               RISE  1       
I__10602/I                                                   LocalMux                   0      2956               RISE  1       
I__10602/O                                                   LocalMux                   486    3442               RISE  1       
I__10604/I                                                   InMux                      0      3442               RISE  1       
I__10604/O                                                   InMux                      382    3825               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_17_18_5/in3    LogicCell40_SEQ_MODE_0000  0      3825               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_17_18_5/lcout  LogicCell40_SEQ_MODE_0000  424    4248               FALL  1       
I__10411/I                                                   Odrv12                     0      4248               FALL  1       
I__10411/O                                                   Odrv12                     796    5044               FALL  1       
I__10412/I                                                   Span12Mux_v                0      5044               FALL  1       
I__10412/O                                                   Span12Mux_v                796    5840               FALL  1       
I__10413/I                                                   Span12Mux_h                0      5840               FALL  1       
I__10413/O                                                   Span12Mux_h                796    6636               FALL  1       
I__10414/I                                                   Sp12to4                    0      6636               FALL  1       
I__10414/O                                                   Sp12to4                    662    7298               FALL  1       
I__10415/I                                                   Span4Mux_s2_v              0      7298               FALL  1       
I__10415/O                                                   Span4Mux_s2_v              372    7670               FALL  1       
I__10416/I                                                   LocalMux                   0      7670               FALL  1       
I__10416/O                                                   LocalMux                   455    8125               FALL  1       
I__10417/I                                                   IoInMux                    0      8125               FALL  1       
I__10417/O                                                   IoInMux                    320    8445               FALL  1       
u_usb_n_preio/DOUT0                                          PRE_IO_PIN_TYPE_101001     0      8445               FALL  1       
u_usb_n_preio/PADOUT                                         PRE_IO_PIN_TYPE_101001     3297   11743              FALL  1       
u_usb_n_iopad/DIN                                            IO_PAD                     0      11743              FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                 IO_PAD                     2488   14231              FALL  1       
usb_n:out                                                    soc                        0      14231              FALL  1       

6.2.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 14003


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             12525
---------------------------- ------
Clock To Out Delay            14003

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11018/I                                           GlobalMux                           0      0                  RISE  1       
I__11018/O                                           GlobalMux                           227    227                RISE  1       
I__11060/I                                           ClkMux                              0      227                RISE  1       
I__11060/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_13_23_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_13_23_0/lcout      LogicCell40_SEQ_MODE_1010  796    1478               RISE  4       
I__10597/I                                                 Odrv4                      0      1478               RISE  1       
I__10597/O                                                 Odrv4                      517    1995               RISE  1       
I__10598/I                                                 Span4Mux_h                 0      1995               RISE  1       
I__10598/O                                                 Span4Mux_h                 444    2440               RISE  1       
I__10600/I                                                 Span4Mux_v                 0      2440               RISE  1       
I__10600/O                                                 Span4Mux_v                 517    2956               RISE  1       
I__10602/I                                                 LocalMux                   0      2956               RISE  1       
I__10602/O                                                 LocalMux                   486    3442               RISE  1       
I__10605/I                                                 InMux                      0      3442               RISE  1       
I__10605/O                                                 InMux                      382    3825               RISE  1       
I__10607/I                                                 CascadeMux                 0      3825               RISE  1       
I__10607/O                                                 CascadeMux                 0      3825               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_17_18_0/in2    LogicCell40_SEQ_MODE_0000  0      3825               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_17_18_0/lcout  LogicCell40_SEQ_MODE_0000  517    4342               FALL  1       
I__10445/I                                                 Odrv12                     0      4342               FALL  1       
I__10445/O                                                 Odrv12                     796    5137               FALL  1       
I__10446/I                                                 Span12Mux_v                0      5137               FALL  1       
I__10446/O                                                 Span12Mux_v                796    5933               FALL  1       
I__10447/I                                                 Sp12to4                    0      5933               FALL  1       
I__10447/O                                                 Sp12to4                    662    6595               FALL  1       
I__10448/I                                                 Span4Mux_s2_v              0      6595               FALL  1       
I__10448/O                                                 Span4Mux_s2_v              372    6967               FALL  1       
I__10449/I                                                 IoSpan4Mux                 0      6967               FALL  1       
I__10449/O                                                 IoSpan4Mux                 475    7443               FALL  1       
I__10450/I                                                 LocalMux                   0      7443               FALL  1       
I__10450/O                                                 LocalMux                   455    7897               FALL  1       
I__10451/I                                                 IoInMux                    0      7897               FALL  1       
I__10451/O                                                 IoInMux                    320    8218               FALL  1       
u_usb_p_preio/DOUT0                                        PRE_IO_PIN_TYPE_101001     0      8218               FALL  1       
u_usb_p_preio/PADOUT                                       PRE_IO_PIN_TYPE_101001     3297   11515              FALL  1       
u_usb_p_iopad/DIN                                          IO_PAD                     0      11515              FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                               IO_PAD                     2488   14003              FALL  1       
usb_p:out                                                  soc                        0      14003              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -4833


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -5515
---------------------------- ------
Hold Time                     -4833

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        soc                        0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__7727/I                                       Odrv12                     0      1142               FALL  1       
I__7727/O                                       Odrv12                     796    1938               FALL  1       
I__7728/I                                       Span12Mux_v                0      1938               FALL  1       
I__7728/O                                       Span12Mux_v                796    2734               FALL  1       
I__7729/I                                       Span12Mux_h                0      2734               FALL  1       
I__7729/O                                       Span12Mux_h                796    3530               FALL  1       
I__7730/I                                       Sp12to4                    0      3530               FALL  1       
I__7730/O                                       Sp12to4                    662    4192               FALL  1       
I__7731/I                                       Span4Mux_v                 0      4192               FALL  1       
I__7731/O                                       Span4Mux_v                 548    4739               FALL  1       
I__7732/I                                       LocalMux                   0      4739               FALL  1       
I__7732/O                                       LocalMux                   455    5194               FALL  1       
I__7733/I                                       InMux                      0      5194               FALL  1       
I__7733/O                                       InMux                      320    5515               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_18_6/in3  LogicCell40_SEQ_MODE_1010  0      5515               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11018/I                                      GlobalMux                           0      0                  RISE  1       
I__11018/O                                      GlobalMux                           227    227                RISE  1       
I__11025/I                                      ClkMux                              0      227                RISE  1       
I__11025/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_18_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2724


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3406
---------------------------- ------
Hold Time                     -2724

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        soc                        0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__8756/I                                       Odrv4                      0      1142               FALL  1       
I__8756/O                                       Odrv4                      548    1690               FALL  1       
I__8757/I                                       IoSpan4Mux                 0      1690               FALL  1       
I__8757/O                                       IoSpan4Mux                 475    2166               FALL  1       
I__8758/I                                       Span4Mux_h                 0      2166               FALL  1       
I__8758/O                                       Span4Mux_h                 465    2631               FALL  1       
I__8759/I                                       LocalMux                   0      2631               FALL  1       
I__8759/O                                       LocalMux                   455    3086               FALL  1       
I__8760/I                                       InMux                      0      3086               FALL  1       
I__8760/O                                       InMux                      320    3406               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_14_31_2/in3  LogicCell40_SEQ_MODE_1010  0      3406               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11018/I                                      GlobalMux                           0      0                  RISE  1       
I__11018/O                                      GlobalMux                           227    227                RISE  1       
I__11102/I                                      ClkMux                              0      227                RISE  1       
I__11102/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_14_31_2/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 9997


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              8519
---------------------------- ------
Clock To Out Delay             9997

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11018/I                                            GlobalMux                           0      0                  RISE  1       
I__11018/O                                            GlobalMux                           227    227                RISE  1       
I__11019/I                                            ClkMux                              0      227                RISE  1       
I__11019/O                                            ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_16_18_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_16_18_7/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  12      
I__11154/I                                                        LocalMux                   0      1478               FALL  1       
I__11154/O                                                        LocalMux                   455    1933               FALL  1       
I__11162/I                                                        InMux                      0      1933               FALL  1       
I__11162/O                                                        InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_16_17_3/in3    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_16_17_3/lcout  LogicCell40_SEQ_MODE_0000  465    2719               RISE  3       
I__9997/I                                                         Odrv12                     0      2719               RISE  1       
I__9997/O                                                         Odrv12                     724    3442               RISE  1       
I__9999/I                                                         Span12Mux_h                0      3442               RISE  1       
I__9999/O                                                         Span12Mux_h                724    4166               RISE  1       
I__10001/I                                                        Span12Mux_v                0      4166               RISE  1       
I__10001/O                                                        Span12Mux_v                724    4889               RISE  1       
I__10004/I                                                        Span12Mux_h                0      4889               RISE  1       
I__10004/O                                                        Span12Mux_h                724    5613               RISE  1       
I__10005/I                                                        LocalMux                   0      5613               RISE  1       
I__10005/O                                                        LocalMux                   486    6099               RISE  1       
I__10006/I                                                        InMux                      0      6099               RISE  1       
I__10006/O                                                        InMux                      382    6481               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_10_32_4/in0    LogicCell40_SEQ_MODE_0000  0      6481               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_10_32_4/lcout  LogicCell40_SEQ_MODE_0000  569    7050               FALL  2       
I__5338/I                                                         LocalMux                   0      7050               FALL  1       
I__5338/O                                                         LocalMux                   455    7505               FALL  1       
I__5340/I                                                         IoInMux                    0      7505               FALL  1       
I__5340/O                                                         IoInMux                    320    7825               FALL  1       
u_usb_n_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      7825               FALL  1       
u_usb_n_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    8083               RISE  1       
u_usb_n_iopad/OE                                                  IO_PAD                     0      8083               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   9997               RISE  1       
usb_n:out                                                         soc                        0      9997               RISE  1       

6.5.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 9997


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              8519
---------------------------- ------
Clock To Out Delay             9997

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11018/I                                            GlobalMux                           0      0                  RISE  1       
I__11018/O                                            GlobalMux                           227    227                RISE  1       
I__11019/I                                            ClkMux                              0      227                RISE  1       
I__11019/O                                            ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_16_18_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_16_18_7/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  12      
I__11154/I                                                        LocalMux                   0      1478               FALL  1       
I__11154/O                                                        LocalMux                   455    1933               FALL  1       
I__11162/I                                                        InMux                      0      1933               FALL  1       
I__11162/O                                                        InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_16_17_3/in3    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_16_17_3/lcout  LogicCell40_SEQ_MODE_0000  465    2719               RISE  3       
I__9997/I                                                         Odrv12                     0      2719               RISE  1       
I__9997/O                                                         Odrv12                     724    3442               RISE  1       
I__9999/I                                                         Span12Mux_h                0      3442               RISE  1       
I__9999/O                                                         Span12Mux_h                724    4166               RISE  1       
I__10001/I                                                        Span12Mux_v                0      4166               RISE  1       
I__10001/O                                                        Span12Mux_v                724    4889               RISE  1       
I__10004/I                                                        Span12Mux_h                0      4889               RISE  1       
I__10004/O                                                        Span12Mux_h                724    5613               RISE  1       
I__10005/I                                                        LocalMux                   0      5613               RISE  1       
I__10005/O                                                        LocalMux                   486    6099               RISE  1       
I__10006/I                                                        InMux                      0      6099               RISE  1       
I__10006/O                                                        InMux                      382    6481               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_10_32_4/in0    LogicCell40_SEQ_MODE_0000  0      6481               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_10_32_4/lcout  LogicCell40_SEQ_MODE_0000  569    7050               FALL  2       
I__5339/I                                                         LocalMux                   0      7050               FALL  1       
I__5339/O                                                         LocalMux                   455    7505               FALL  1       
I__5341/I                                                         IoInMux                    0      7505               FALL  1       
I__5341/O                                                         IoInMux                    320    7825               FALL  1       
u_usb_p_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      7825               FALL  1       
u_usb_p_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    8083               RISE  1       
u_usb_p_iopad/OE                                                  IO_PAD                     0      8083               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   9997               RISE  1       
usb_p:out                                                         soc                        0      9997               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

