# //  Questa Sim-64
# //  Version 10.6c_1 linux_x86_64 Sep 15 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim . 
# Start time: 15:50:41 on Nov 24,2018
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 15:50:41 on Nov 24,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -voptargs=+acc work.tb_opp5
# vsim -voptargs="+acc" work.tb_opp5 
# Start time: 15:50:45 on Nov 24,2018
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_opp5(testbench)#1
# Loading ieee.numeric_std(body)
# Loading work.delaytimecalc(rtl)#1
run 1 us
add wave -position insertpoint  \
sim:/tb_opp5/rst \
sim:/tb_opp5/clk \
sim:/tb_opp5/delay \
sim:/tb_opp5/delay_val \
sim:/tb_opp5/delay_min
add wave -position insertpoint  \
sim:/tb_opp5/UUT/delay_dl \
sim:/tb_opp5/UUT/delayfalling_str \
sim:/tb_opp5/UUT/cnt
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 1 us
# Causality operation skipped due to absence of debug database file
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_opp5(testbench)#1
# Loading ieee.numeric_std(body)
# Loading work.delaytimecalc(rtl)#1
run 1 us
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_opp5(testbench)#1
# Loading ieee.numeric_std(body)
# Loading work.delaytimecalc(rtl)#1
run 1 us
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_opp5(testbench)#1
# Loading ieee.numeric_std(body)
# Loading work.delaytimecalc(rtl)#1
run 1 us
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_opp5(testbench)#1
# Loading ieee.numeric_std(body)
# Loading work.delaytimecalc(rtl)#1
run 1 us
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_opp5(testbench)#1
# Loading ieee.numeric_std(body)
# Loading work.delaytimecalc(rtl)#1
run 1 us
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_opp5(testbench)#1
# Loading ieee.numeric_std(body)
# Loading work.delaytimecalc(rtl)#1
run 1us
# End time: 16:58:24 on Nov 24,2018, Elapsed time: 1:07:39
# Errors: 0, Warnings: 1
