cscope 15 C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM"               0002669113
	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\BSP\stm32f4xx_nucleo.c

43 
	~"¡m32f4xx_nuþeo.h
"

74 
	#__STM32F4xx_NUCLEO_BSP_VERSION_MAIN
 (0x01è

	)

75 
	#__STM32F4xx_NUCLEO_BSP_VERSION_SUB1
 (0x02è

	)

76 
	#__STM32F4xx_NUCLEO_BSP_VERSION_SUB2
 (0x02è

	)

77 
	#__STM32F4xx_NUCLEO_BSP_VERSION_RC
 (0x00è

	)

78 
	#__STM32F4xx_NUCLEO_BSP_VERSION
 ((
__STM32F4xx_NUCLEO_BSP_VERSION_MAIN
 << 24)\

79 |(
__STM32F4xx_NUCLEO_BSP_VERSION_SUB1
 << 16)\

80 |(
__STM32F4xx_NUCLEO_BSP_VERSION_SUB2
 << 8 )\

81 |(
__STM32F4xx_NUCLEO_BSP_VERSION_RC
))

	)

86 
	#SD_DUMMY_BYTE
 0xFF

	)

87 
	#SD_NO_RESPONSE_EXPECTED
 0x80

	)

103 
GPIO_Ty³Def
* 
	gGPIO_PORT
[
LEDn
] = {
LED2_GPIO_PORT
};

105 cÚ¡ 
ušt16_t
 
	gGPIO_PIN
[
LEDn
] = {
LED2_PIN
};

107 
GPIO_Ty³Def
* 
	gBUTTON_PORT
[
BUTTONn
] = {
KEY_BUTTON_GPIO_PORT
};

108 cÚ¡ 
ušt16_t
 
	gBUTTON_PIN
[
BUTTONn
] = {
KEY_BUTTON_PIN
};

109 cÚ¡ 
ušt8_t
 
	gBUTTON_IRQn
[
BUTTONn
] = {
KEY_BUTTON_EXTI_IRQn
};

115 
ušt32_t
 
	gSpixTimeout
 = 
NUCLEO_SPIx_TIMEOUT_MAX
;

116 
SPI_HªdËTy³Def
 
	ghnuþeo_Spi
;

117 
ADC_HªdËTy³Def
 
	ghnuþeo_Adc
;

120 
ADC_ChªÃlCÚfTy³Def
 
	gsCÚfig
;

129 
SPIx_In™
();

130 
SPIx_Wr™e
(
ušt8_t
 
V®ue
);

131 
ušt32_t
 
SPIx_R—d
();

132 
SPIx_E¼Ü
();

133 
SPIx_M¥In™
(
SPI_HªdËTy³Def
 *
h¥i
);

135 
ADCx_In™
();

136 
ADCx_M¥In™
(
ADC_HªdËTy³Def
 *
hadc
);

139 
SD_IO_In™
();

140 
HAL_StusTy³Def
 
SD_IO_Wr™eCmd
(
ušt8_t
 
Cmd
, 
ušt32_t
 
Arg
, ušt8_ˆ
Crc
, ušt8_ˆ
Re¥Ú£
);

141 
HAL_StusTy³Def
 
SD_IO_Wa™Re¥Ú£
(
ušt8_t
 
Re¥Ú£
);

142 
SD_IO_Wr™eDummy
();

143 
SD_IO_Wr™eBy‹
(
ušt8_t
 
D©a
);

144 
ušt8_t
 
SD_IO_R—dBy‹
();

147 
LCD_IO_In™
();

148 
LCD_IO_Wr™eD©a
(
ušt8_t
 
D©a
);

149 
LCD_IO_Wr™eMuÉËD©a
(
ušt8_t
 *
pD©a
, 
ušt32_t
 
Size
);

150 
LCD_IO_Wr™eReg
(
ušt8_t
 
LCDReg
);

151 
LCD_D–ay
(
ušt32_t
 
d–ay
);

165 
ušt32_t
 
	$BSP_G‘V”siÚ
()

167  
__STM32F4xx_NUCLEO_BSP_VERSION
;

168 
	}
}

177 
	$BSP_LED_In™
(
Led_Ty³Def
 
Led
)

179 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

182 
	`LEDx_GPIO_CLK_ENABLE
(
Led
);

185 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN
[
Led
];

186 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_OUTPUT_PP
;

187 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_PULLUP
;

188 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FAST
;

190 
	`HAL_GPIO_In™
(
GPIO_PORT
[
Led
], &
GPIO_In™SŒuù
);

192 
	`HAL_GPIO_Wr™ePš
(
GPIO_PORT
[
Led
], 
GPIO_PIN
[Led], 
GPIO_PIN_RESET
);

193 
	}
}

202 
	$BSP_LED_On
(
Led_Ty³Def
 
Led
)

204 
	`HAL_GPIO_Wr™ePš
(
GPIO_PORT
[
Led
], 
GPIO_PIN
[Led], 
GPIO_PIN_SET
);

205 
	}
}

214 
	$BSP_LED_Off
(
Led_Ty³Def
 
Led
)

216 
	`HAL_GPIO_Wr™ePš
(
GPIO_PORT
[
Led
], 
GPIO_PIN
[Led], 
GPIO_PIN_RESET
);

217 
	}
}

226 
	$BSP_LED_ToggË
(
Led_Ty³Def
 
Led
)

228 
	`HAL_GPIO_ToggËPš
(
GPIO_PORT
[
Led
], 
GPIO_PIN
[Led]);

229 
	}
}

242 
	$BSP_PB_In™
(
Bu‰Ú_Ty³Def
 
Bu‰Ú
, 
Bu‰ÚMode_Ty³Def
 
Bu‰ÚMode
)

244 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

247 
	`BUTTONx_GPIO_CLK_ENABLE
(
Bu‰Ú
);

249 if(
Bu‰ÚMode
 =ð
BUTTON_MODE_GPIO
)

252 
GPIO_In™SŒuù
.
Pš
 = 
BUTTON_PIN
[
Bu‰Ú
];

253 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_INPUT
;

254 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_PULLDOWN
;

255 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FAST
;

256 
	`HAL_GPIO_In™
(
BUTTON_PORT
[
Bu‰Ú
], &
GPIO_In™SŒuù
);

259 if(
Bu‰ÚMode
 =ð
BUTTON_MODE_EXTI
)

262 
GPIO_In™SŒuù
.
Pš
 = 
BUTTON_PIN
[
Bu‰Ú
];

263 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

264 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_IT_FALLING
;

265 
	`HAL_GPIO_In™
(
BUTTON_PORT
[
Bu‰Ú
], &
GPIO_In™SŒuù
);

268 
	`HAL_NVIC_S‘PriÜ™y
((
IRQn_Ty³
)(
BUTTON_IRQn
[
Bu‰Ú
]), 0x0F, 0x00);

269 
	`HAL_NVIC_EÇbËIRQ
((
IRQn_Ty³
)(
BUTTON_IRQn
[
Bu‰Ú
]));

271 
	}
}

279 
ušt32_t
 
	$BSP_PB_G‘S‹
(
Bu‰Ú_Ty³Def
 
Bu‰Ú
)

281  
	`HAL_GPIO_R—dPš
(
BUTTON_PORT
[
Bu‰Ú
], 
BUTTON_PIN
[Button]);

282 
	}
}

292 
	$SPIx_M¥In™
(
SPI_HªdËTy³Def
 *
h¥i
)

294 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

298 
	`NUCLEO_SPIx_SCK_GPIO_CLK_ENABLE
();

299 
	`NUCLEO_SPIx_MISO_MOSI_GPIO_CLK_ENABLE
();

302 
GPIO_In™SŒuù
.
Pš
 = 
NUCLEO_SPIx_SCK_PIN
;

303 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

304 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_PULLUP
;

305 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_HIGH
;

306 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
NUCLEO_SPIx_SCK_AF
;

307 
	`HAL_GPIO_In™
(
NUCLEO_SPIx_SCK_GPIO_PORT
, &
GPIO_In™SŒuù
);

310 
GPIO_In™SŒuù
.
Pš
 = 
NUCLEO_SPIx_MOSI_PIN
;

311 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
NUCLEO_SPIx_MISO_MOSI_AF
;

312 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_PULLDOWN
;

313 
	`HAL_GPIO_In™
(
NUCLEO_SPIx_MISO_MOSI_GPIO_PORT
, &
GPIO_In™SŒuù
);

315 
GPIO_In™SŒuù
.
Pš
 = 
NUCLEO_SPIx_MISO_PIN
;

316 
	`HAL_GPIO_In™
(
NUCLEO_SPIx_MISO_MOSI_GPIO_PORT
, &
GPIO_In™SŒuù
);

320 
	`NUCLEO_SPIx_CLK_ENABLE
();

321 
	}
}

328 
	$SPIx_In™
()

330 if(
	`HAL_SPI_G‘S‹
(&
hnuþeo_Spi
è=ð
HAL_SPI_STATE_RESET
)

333 
hnuþeo_Spi
.
In¡ªû
 = 
NUCLEO_SPIx
;

342 
hnuþeo_Spi
.
In™
.
BaudR©eP»sÿËr
 = 
SPI_BAUDRATEPRESCALER_8
;

343 
hnuþeo_Spi
.
In™
.
DœeùiÚ
 = 
SPI_DIRECTION_2LINES
;

344 
hnuþeo_Spi
.
In™
.
CLKPha£
 = 
SPI_PHASE_2EDGE
;

345 
hnuþeo_Spi
.
In™
.
CLKPÞ¬™y
 = 
SPI_POLARITY_HIGH
;

346 
hnuþeo_Spi
.
In™
.
CRCC®cuÏtiÚ
 = 
SPI_CRCCALCULATION_DISABLED
;

347 
hnuþeo_Spi
.
In™
.
CRCPÞynomŸl
 = 7;

348 
hnuþeo_Spi
.
In™
.
D©aSize
 = 
SPI_DATASIZE_8BIT
;

349 
hnuþeo_Spi
.
In™
.
Fœ¡B™
 = 
SPI_FIRSTBIT_MSB
;

350 
hnuþeo_Spi
.
In™
.
NSS
 = 
SPI_NSS_SOFT
;

351 
hnuþeo_Spi
.
In™
.
TIMode
 = 
SPI_TIMODE_DISABLED
;

352 
hnuþeo_Spi
.
In™
.
Mode
 = 
SPI_MODE_MASTER
;

354 
	`SPIx_M¥In™
(&
hnuþeo_Spi
);

355 
	`HAL_SPI_In™
(&
hnuþeo_Spi
);

357 
	}
}

364 
ušt32_t
 
	$SPIx_R—d
()

366 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

367 
ušt32_t
 
»adv®ue
 = 0;

368 
ušt32_t
 
wr™ev®ue
 = 0xFFFFFFFF;

370 
¡©us
 = 
	`HAL_SPI_T¿nsm™Reûive
(&
hnuþeo_Spi
, (
ušt8_t
*è&
wr™ev®ue
, (ušt8_t*è&
»adv®ue
, 1, 
SpixTimeout
);

373 if(
¡©us
 !ð
HAL_OK
)

376 
	`SPIx_E¼Ü
();

379  
»adv®ue
;

380 
	}
}

387 
	$SPIx_Wr™e
(
ušt8_t
 
V®ue
)

389 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

391 
¡©us
 = 
	`HAL_SPI_T¿nsm™
(&
hnuþeo_Spi
, (
ušt8_t
*è&
V®ue
, 1, 
SpixTimeout
);

394 if(
¡©us
 !ð
HAL_OK
)

397 
	`SPIx_E¼Ü
();

399 
	}
}

406 
	$SPIx_E¼Ü
 ()

409 
	`HAL_SPI_DeIn™
(&
hnuþeo_Spi
);

412 
	`SPIx_In™
();

413 
	}
}

426 
	$SD_IO_In™
()

428 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

429 
ušt8_t
 
couÁ”
;

432 
	`SD_CS_GPIO_CLK_ENABLE
();

435 
GPIO_In™SŒuù
.
Pš
 = 
SD_CS_PIN
;

436 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_OUTPUT_PP
;

437 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_PULLUP
;

438 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_HIGH
;

439 
	`HAL_GPIO_In™
(
SD_CS_GPIO_PORT
, &
GPIO_In™SŒuù
);

443 
	`SPIx_In™
();

446 
	`SD_CS_HIGH
();

450 
couÁ”
 = 0; counter <= 9; counter++)

453 
	`SD_IO_Wr™eBy‹
(
SD_DUMMY_BYTE
);

455 
	}
}

462 
	$SD_IO_Wr™eBy‹
(
ušt8_t
 
D©a
)

465 
	`SPIx_Wr™e
(
D©a
);

466 
	}
}

473 
ušt8_t
 
	$SD_IO_R—dBy‹
()

475 
ušt8_t
 
d©a
 = 0;

478 
d©a
 = 
	`SPIx_R—d
();

481  
d©a
;

482 
	}
}

492 
HAL_StusTy³Def
 
	$SD_IO_Wr™eCmd
(
ušt8_t
 
Cmd
, 
ušt32_t
 
Arg
, ušt8_ˆ
Crc
, ušt8_ˆ
Re¥Ú£
)

494 
ušt32_t
 
couÁ”
 = 0x00;

495 
ušt8_t
 
äame
[6];

498 
äame
[0] = (
Cmd
 | 0x40);

499 
äame
[1] = (
ušt8_t
)(
Arg
 >> 24);

500 
äame
[2] = (
ušt8_t
)(
Arg
 >> 16);

501 
äame
[3] = (
ušt8_t
)(
Arg
 >> 8);

502 
äame
[4] = (
ušt8_t
)(
Arg
);

503 
äame
[5] = (
Crc
);

506 
	`SD_CS_LOW
();

509 
couÁ”
 = 0; counter < 6; counter++)

511 
	`SD_IO_Wr™eBy‹
(
äame
[
couÁ”
]);

514 if(
Re¥Ú£
 !ð
SD_NO_RESPONSE_EXPECTED
)

516  
	`SD_IO_Wa™Re¥Ú£
(
Re¥Ú£
);

519  
HAL_OK
;

520 
	}
}

527 
HAL_StusTy³Def
 
	$SD_IO_Wa™Re¥Ú£
(
ušt8_t
 
Re¥Ú£
)

529 
ušt32_t
 
timeout
 = 0xFFFF;

532 (
	`SD_IO_R—dBy‹
(è!ð
Re¥Ú£
è&& 
timeout
)

534 
timeout
--;

537 ià(
timeout
 == 0)

540  
HAL_TIMEOUT
;

545  
HAL_OK
;

547 
	}
}

554 
	$SD_IO_Wr™eDummy
()

557 
	`SD_CS_HIGH
();

560 
	`SD_IO_Wr™eBy‹
(
SD_DUMMY_BYTE
);

561 
	}
}

569 
	$LCD_IO_In™
()

571 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

574 
	`LCD_CS_GPIO_CLK_ENABLE
();

575 
	`LCD_DC_GPIO_CLK_ENABLE
();

578 
GPIO_In™SŒuù
.
Pš
 = 
LCD_CS_PIN
;

579 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_OUTPUT_PP
;

580 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

581 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_HIGH
;

582 
	`HAL_GPIO_In™
(
SD_CS_GPIO_PORT
, &
GPIO_In™SŒuù
);

585 
GPIO_In™SŒuù
.
Pš
 = 
LCD_DC_PIN
;

586 
	`HAL_GPIO_In™
(
LCD_DC_GPIO_PORT
, &
GPIO_In™SŒuù
);

589 
	`LCD_CS_HIGH
();

592 
	`SPIx_In™
();

593 
	}
}

600 
	$LCD_IO_Wr™eReg
(
ušt8_t
 
LCDReg
)

603 
	`LCD_CS_LOW
();

606 
	`LCD_DC_LOW
();

609 
	`SPIx_Wr™e
(
LCDReg
);

612 
	`LCD_CS_HIGH
();

613 
	}
}

621 
	$LCD_IO_Wr™eD©a
(
ušt8_t
 
D©a
)

624 
	`LCD_CS_LOW
();

627 
	`LCD_DC_HIGH
();

630 
	`SPIx_Wr™e
(
D©a
);

633 
	`LCD_CS_HIGH
();

634 
	}
}

642 
	$LCD_IO_Wr™eMuÉËD©a
(
ušt8_t
 *
pD©a
, 
ušt32_t
 
Size
)

644 
ušt32_t
 
couÁ”
 = 0;

647 
	`LCD_CS_LOW
();

650 
	`LCD_DC_HIGH
();

652 ià(
Size
 == 1)

656 
	`SPIx_Wr™e
(*
pD©a
);

662 
couÁ”
 = 
Size
; counter != 0; counter--)

664 ((
hnuþeo_Spi
.
In¡ªû
->
SR
è& 
SPI_FLAG_TXE
) != SPI_FLAG_TXE)

668 *((
__IO
 
ušt8_t
*)&
hnuþeo_Spi
.
In¡ªû
->
DR
èð*(
pD©a
+1);

670 ((
hnuþeo_Spi
.
In¡ªû
->
SR
è& 
SPI_FLAG_TXE
) != SPI_FLAG_TXE)

673 *((
__IO
 
ušt8_t
*)&
hnuþeo_Spi
.
In¡ªû
->
DR
èð*
pD©a
;

674 
couÁ”
--;

675 
pD©a
 += 2;

679 ((
hnuþeo_Spi
.
In¡ªû
->
SR
è& 
SPI_FLAG_BSY
è!ð
RESET
)

685 
	`LCD_CS_HIGH
();

686 
	}
}

693 
	$LCD_D–ay
(
ušt32_t
 
D–ay
)

695 
	`HAL_D–ay
(
D–ay
);

696 
	}
}

704 
	$ADCx_M¥In™
(
ADC_HªdËTy³Def
 *
hadc
)

706 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

710 
	`NUCLEO_ADCx_GPIO_CLK_ENABLE
();

713 
GPIO_In™SŒuù
.
Pš
 = 
NUCLEO_ADCx_GPIO_PIN
 ;

714 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_ANALOG
;

715 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

716 
	`HAL_GPIO_In™
(
NUCLEO_ADCx_GPIO_PORT
, &
GPIO_In™SŒuù
);

720 
	`NUCLEO_ADCx_CLK_ENABLE
();

721 
	}
}

728 
	$ADCx_In™
()

730 if(
	`HAL_ADC_G‘S‹
(&
hnuþeo_Adc
è=ð
HAL_ADC_STATE_RESET
)

733 
hnuþeo_Adc
.
In¡ªû
 = 
NUCLEO_ADCx
;

734 
hnuþeo_Adc
.
In™
.
ClockP»sÿËr
 = 
ADC_CLOCKPRESCALER_PCLK_DIV4
;

735 
hnuþeo_Adc
.
In™
.
ResÞutiÚ
 = 
ADC_RESOLUTION12b
;

736 
hnuþeo_Adc
.
In™
.
D©aAlign
 = 
ADC_DATAALIGN_RIGHT
;

737 
hnuþeo_Adc
.
In™
.
CÚtšuousCÚvMode
 = 
DISABLE
;

738 
hnuþeo_Adc
.
In™
.
DiscÚtšuousCÚvMode
 = 
DISABLE
;

739 
hnuþeo_Adc
.
In™
.
Ex‹º®TrigCÚvEdge
 = 
ADC_EXTERNALTRIGCONVEDGE_NONE
;

740 
hnuþeo_Adc
.
In™
.
EOCS–eùiÚ
 = 
EOC_SINGLE_CONV
;

741 
hnuþeo_Adc
.
In™
.
NbrOfCÚv”siÚ
 = 1;

742 
hnuþeo_Adc
.
In™
.
DMACÚtšuousReque¡s
 = 
DISABLE
;

744 
	`ADCx_M¥In™
(&
hnuþeo_Adc
);

745 
	`HAL_ADC_In™
(&
hnuþeo_Adc
);

747 
	}
}

755 
ušt8_t
 
	$BSP_JOY_In™
()

757 
ušt8_t
 
¡©us
 = 1;

759 
	`ADCx_In™
();

762 
sCÚfig
.
ChªÃl
 = 
NUCLEO_ADCx_CHANNEL
;

763 
sCÚfig
.
Sam¶šgTime
 = 
ADC_SAMPLETIME_3CYCLES
;

764 
sCÚfig
.
Rªk
 = 1;

765 
¡©us
 = 
	`HAL_ADC_CÚfigChªÃl
(&
hnuþeo_Adc
, &
sCÚfig
);

768  
¡©us
;

769 
	}
}

783 
JOYS‹_Ty³Def
 
	$BSP_JOY_G‘S‹
()

785 
JOYS‹_Ty³Def
 
¡©e
;

786 
ušt16_t
 
keycÚv”‹dv®ue
 = 0;

789 
	`HAL_ADC_S¹
(&
hnuþeo_Adc
);

792 
	`HAL_ADC_PÞlFÜCÚv”siÚ
(&
hnuþeo_Adc
, 10);

795 if(
	`HAL_ADC_G‘S‹
(&
hnuþeo_Adc
è=ð
HAL_ADC_STATE_EOC_REG
)

798 
keycÚv”‹dv®ue
 = 
	`HAL_ADC_G‘V®ue
(&
hnuþeo_Adc
);

801 if((
keycÚv”‹dv®ue
 > 2010) && (keyconvertedvalue < 2090))

803 
¡©e
 = 
JOY_UP
;

805 if((
keycÚv”‹dv®ue
 > 680) && (keyconvertedvalue < 780))

807 
¡©e
 = 
JOY_RIGHT
;

809 if((
keycÚv”‹dv®ue
 > 1270) && (keyconvertedvalue < 1350))

811 
¡©e
 = 
JOY_SEL
;

813 if((
keycÚv”‹dv®ue
 > 50) && (keyconvertedvalue < 130))

815 
¡©e
 = 
JOY_DOWN
;

817 if((
keycÚv”‹dv®ue
 > 3680) && (keyconvertedvalue < 3760))

819 
¡©e
 = 
JOY_LEFT
;

823 
¡©e
 = 
JOY_NONE
;

827 if(
¡©e
 !ð
JOY_NONE
)

829 
keycÚv”‹dv®ue
 = 
	`HAL_ADC_G‘V®ue
(&
hnuþeo_Adc
);

832  
¡©e
;

833 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\BSP\stm32f4xx_nucleo.h

43 #iâdeà
__STM32F4XX_NUCLEO_H


44 
	#__STM32F4XX_NUCLEO_H


	)

46 #ifdeà
__ýlu¥lus


51 
	~"¡m32f4xx_h®.h
"

70 
LED2
 = 0

71 }
	tLed_Ty³Def
;

75 
BUTTON_USER
 = 0,

77 
BUTTON_KEY
 = 
BUTTON_USER


78 } 
	tBu‰Ú_Ty³Def
;

82 
BUTTON_MODE_GPIO
 = 0,

83 
BUTTON_MODE_EXTI
 = 1

84 }
	tBu‰ÚMode_Ty³Def
;

88 
JOY_NONE
 = 0,

89 
JOY_SEL
 = 1,

90 
JOY_DOWN
 = 2,

91 
JOY_LEFT
 = 3,

92 
JOY_RIGHT
 = 4,

93 
JOY_UP
 = 5

94 }
	tJOYS‹_Ty³Def
;

107 #ià!
defšed
 (
USE_STM32F4XX_NUCLEO
)

108 
	#USE_STM32F4XX_NUCLEO


	)

114 
	#LEDn
 1

	)

116 
	#LED2_PIN
 
GPIO_PIN_5


	)

117 
	#LED2_GPIO_PORT
 
GPIOA


	)

118 
	#LED2_GPIO_CLK_ENABLE
(è
	`__GPIOA_CLK_ENABLE
()

	)

119 
	#LED2_GPIO_CLK_DISABLE
(è
	`__GPIOA_CLK_DISABLE
()

	)

121 
	#LEDx_GPIO_CLK_ENABLE
(
__INDEX__
èdo{if((__INDEX__è=ð0è
	`LED2_GPIO_CLK_ENABLE
(); \

122 }0)

	)

123 
	#LEDx_GPIO_CLK_DISABLE
(
__INDEX__
èdo{if((__INDEX__è=ð0è
	`LED2_GPIO_CLK_DISABLE
(); \

124 }0)

	)

132 
	#BUTTONn
 1

	)

137 
	#USER_BUTTON_PIN
 
GPIO_PIN_13


	)

138 
	#USER_BUTTON_GPIO_PORT
 
GPIOC


	)

139 
	#USER_BUTTON_GPIO_CLK_ENABLE
(è
	`__HAL_RCC_GPIOC_CLK_ENABLE
()

	)

140 
	#USER_BUTTON_GPIO_CLK_DISABLE
(è
	`__HAL_RCC_GPIOC_CLK_DISABLE
()

	)

141 
	#USER_BUTTON_EXTI_LINE
 
GPIO_PIN_13


	)

142 
	#USER_BUTTON_EXTI_IRQn
 
EXTI15_10_IRQn


	)

144 
	#KEY_BUTTON_PIN
 
USER_BUTTON_PIN


	)

145 
	#KEY_BUTTON_GPIO_PORT
 
USER_BUTTON_GPIO_PORT


	)

146 
	#KEY_BUTTON_GPIO_CLK_ENABLE
(è
	`USER_BUTTON_GPIO_CLK_ENABLE
()

	)

147 
	#KEY_BUTTON_GPIO_CLK_DISABLE
(è
	`USER_BUTTON_GPIO_CLK_DISABLE
()

	)

148 
	#KEY_BUTTON_EXTI_LINE
 
USER_BUTTON_EXTI_LINE


	)

149 
	#KEY_BUTTON_EXTI_IRQn
 
USER_BUTTON_EXTI_IRQn


	)

152 
	#BUTTONx_GPIO_CLK_ENABLE
(
__BUTTON__
èdØ{ if((__BUTTON__è=ð
BUTTON_USER
è{ 
	`USER_BUTTON_GPIO_CLK_ENABLE
(); } } 0)

	)

154 
	#BUTTONx_GPIO_CLK_DISABLE
(
__BUTTON__
èdØ{ if((__BUTTON__è=ð
BUTTON_USER
è{ 
	`USER_BUTTON_GPIO_CLK_DISABLE
(); } } 0)

	)

163 
	#NUCLEO_SPIx
 
SPI1


	)

164 
	#NUCLEO_SPIx_CLK_ENABLE
(è
	`__SPI1_CLK_ENABLE
()

	)

166 
	#NUCLEO_SPIx_SCK_AF
 
GPIO_AF5_SPI1


	)

167 
	#NUCLEO_SPIx_SCK_GPIO_PORT
 
GPIOA


	)

168 
	#NUCLEO_SPIx_SCK_PIN
 
GPIO_PIN_5


	)

169 
	#NUCLEO_SPIx_SCK_GPIO_CLK_ENABLE
(è
	`__GPIOA_CLK_ENABLE
()

	)

170 
	#NUCLEO_SPIx_SCK_GPIO_CLK_DISABLE
(è
	`__GPIOA_CLK_DISABLE
()

	)

172 
	#NUCLEO_SPIx_MISO_MOSI_AF
 
GPIO_AF5_SPI1


	)

173 
	#NUCLEO_SPIx_MISO_MOSI_GPIO_PORT
 
GPIOA


	)

174 
	#NUCLEO_SPIx_MISO_MOSI_GPIO_CLK_ENABLE
(è
	`__GPIOA_CLK_ENABLE
()

	)

175 
	#NUCLEO_SPIx_MISO_MOSI_GPIO_CLK_DISABLE
(è
	`__GPIOA_CLK_DISABLE
()

	)

176 
	#NUCLEO_SPIx_MISO_PIN
 
GPIO_PIN_6


	)

177 
	#NUCLEO_SPIx_MOSI_PIN
 
GPIO_PIN_7


	)

183 
	#NUCLEO_SPIx_TIMEOUT_MAX
 1000

	)

188 
	#SD_CS_LOW
(è
	`HAL_GPIO_Wr™ePš
(
SD_CS_GPIO_PORT
, 
SD_CS_PIN
, 
GPIO_PIN_RESET
)

	)

189 
	#SD_CS_HIGH
(è
	`HAL_GPIO_Wr™ePš
(
SD_CS_GPIO_PORT
, 
SD_CS_PIN
, 
GPIO_PIN_SET
)

	)

194 
	#LCD_CS_LOW
(è
	`HAL_GPIO_Wr™ePš
(
LCD_CS_GPIO_PORT
, 
LCD_CS_PIN
, 
GPIO_PIN_RESET
)

	)

195 
	#LCD_CS_HIGH
(è
	`HAL_GPIO_Wr™ePš
(
LCD_CS_GPIO_PORT
, 
LCD_CS_PIN
, 
GPIO_PIN_SET
)

	)

196 
	#LCD_DC_LOW
(è
	`HAL_GPIO_Wr™ePš
(
LCD_DC_GPIO_PORT
, 
LCD_DC_PIN
, 
GPIO_PIN_RESET
)

	)

197 
	#LCD_DC_HIGH
(è
	`HAL_GPIO_Wr™ePš
(
LCD_DC_GPIO_PORT
, 
LCD_DC_PIN
, 
GPIO_PIN_SET
)

	)

202 
	#SD_CS_PIN
 
GPIO_PIN_5


	)

203 
	#SD_CS_GPIO_PORT
 
GPIOB


	)

204 
	#SD_CS_GPIO_CLK_ENABLE
(è
	`__GPIOB_CLK_ENABLE
()

	)

205 
	#SD_CS_GPIO_CLK_DISABLE
(è
	`__GPIOB_CLK_DISABLE
()

	)

210 
	#LCD_CS_PIN
 
GPIO_PIN_6


	)

211 
	#LCD_CS_GPIO_PORT
 
GPIOB


	)

212 
	#LCD_CS_GPIO_CLK_ENABLE
(è
	`__GPIOB_CLK_ENABLE
()

	)

213 
	#LCD_CS_GPIO_CLK_DISABLE
(è
	`__GPIOB_CLK_DISABLE
()

	)

218 
	#LCD_DC_PIN
 
GPIO_PIN_9


	)

219 
	#LCD_DC_GPIO_PORT
 
GPIOA


	)

220 
	#LCD_DC_GPIO_CLK_ENABLE
(è
	`__GPIOA_CLK_ENABLE
()

	)

221 
	#LCD_DC_GPIO_CLK_DISABLE
(è
	`__GPIOA_CLK_DISABLE
()

	)

228 
	#NUCLEO_ADCx
 
ADC1


	)

229 
	#NUCLEO_ADCx_CLK_ENABLE
(è
	`__ADC1_CLK_ENABLE
()

	)

231 
	#NUCLEO_ADCx_CHANNEL
 
ADC_CHANNEL_8


	)

233 
	#NUCLEO_ADCx_GPIO_PORT
 
GPIOB


	)

234 
	#NUCLEO_ADCx_GPIO_PIN
 
GPIO_PIN_0


	)

235 
	#NUCLEO_ADCx_GPIO_CLK_ENABLE
(è
	`__GPIOB_CLK_ENABLE
()

	)

236 
	#NUCLEO_ADCx_GPIO_CLK_DISABLE
(è
	`__GPIOB_CLK_DISABLE
()

	)

255 
ušt32_t
 
BSP_G‘V”siÚ
();

256 
BSP_LED_In™
(
Led_Ty³Def
 
Led
);

257 
BSP_LED_On
(
Led_Ty³Def
 
Led
);

258 
BSP_LED_Off
(
Led_Ty³Def
 
Led
);

259 
BSP_LED_ToggË
(
Led_Ty³Def
 
Led
);

260 
BSP_PB_In™
(
Bu‰Ú_Ty³Def
 
Bu‰Ú
, 
Bu‰ÚMode_Ty³Def
 
Bu‰ÚMode
);

261 
ušt32_t
 
BSP_PB_G‘S‹
(
Bu‰Ú_Ty³Def
 
Bu‰Ú
);

262 
ušt8_t
 
BSP_JOY_In™
();

263 
JOYS‹_Ty³Def
 
BSP_JOY_G‘S‹
();

281 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\Legacy\stm32_hal_legacy.h

40 #iâdeà
__STM32_HAL_LEGACY


41 
	#__STM32_HAL_LEGACY


	)

43 #ifdeà
__ýlu¥lus


54 
	#AES_FLAG_RDERR
 
CRYP_FLAG_RDERR


	)

55 
	#AES_FLAG_WRERR
 
CRYP_FLAG_WRERR


	)

56 
	#AES_CLEARFLAG_CCF
 
CRYP_CLEARFLAG_CCF


	)

57 
	#AES_CLEARFLAG_RDERR
 
CRYP_CLEARFLAG_RDERR


	)

58 
	#AES_CLEARFLAG_WRERR
 
CRYP_CLEARFLAG_WRERR


	)

67 
	#ADC_RESOLUTION12b
 
ADC_RESOLUTION_12B


	)

68 
	#ADC_RESOLUTION10b
 
ADC_RESOLUTION_10B


	)

69 
	#ADC_RESOLUTION8b
 
ADC_RESOLUTION_8B


	)

70 
	#ADC_RESOLUTION6b
 
ADC_RESOLUTION_6B


	)

71 
	#OVR_DATA_OVERWRITTEN
 
ADC_OVR_DATA_OVERWRITTEN


	)

72 
	#OVR_DATA_PRESERVED
 
ADC_OVR_DATA_PRESERVED


	)

73 
	#EOC_SINGLE_CONV
 
ADC_EOC_SINGLE_CONV


	)

74 
	#EOC_SEQ_CONV
 
ADC_EOC_SEQ_CONV


	)

75 
	#EOC_SINGLE_SEQ_CONV
 
ADC_EOC_SINGLE_SEQ_CONV


	)

76 
	#REGULAR_GROUP
 
ADC_REGULAR_GROUP


	)

77 
	#INJECTED_GROUP
 
ADC_INJECTED_GROUP


	)

78 
	#REGULAR_INJECTED_GROUP
 
ADC_REGULAR_INJECTED_GROUP


	)

79 
	#AWD_EVENT
 
ADC_AWD_EVENT


	)

80 
	#AWD1_EVENT
 
ADC_AWD1_EVENT


	)

81 
	#AWD2_EVENT
 
ADC_AWD2_EVENT


	)

82 
	#AWD3_EVENT
 
ADC_AWD3_EVENT


	)

83 
	#OVR_EVENT
 
ADC_OVR_EVENT


	)

84 
	#JQOVF_EVENT
 
ADC_JQOVF_EVENT


	)

85 
	#ALL_CHANNELS
 
ADC_ALL_CHANNELS


	)

86 
	#REGULAR_CHANNELS
 
ADC_REGULAR_CHANNELS


	)

87 
	#INJECTED_CHANNELS
 
ADC_INJECTED_CHANNELS


	)

88 
	#SYSCFG_FLAG_SENSOR_ADC
 
ADC_FLAG_SENSOR


	)

89 
	#SYSCFG_FLAG_VREF_ADC
 
ADC_FLAG_VREFINT


	)

90 
	#ADC_CLOCKPRESCALER_PCLK_DIV1
 
ADC_CLOCK_SYNC_PCLK_DIV1


	)

91 
	#ADC_CLOCKPRESCALER_PCLK_DIV2
 
ADC_CLOCK_SYNC_PCLK_DIV2


	)

92 
	#ADC_CLOCKPRESCALER_PCLK_DIV4
 
ADC_CLOCK_SYNC_PCLK_DIV4


	)

93 
	#ADC_CLOCKPRESCALER_PCLK_DIV6
 
ADC_CLOCK_SYNC_PCLK_DIV6


	)

94 
	#ADC_CLOCKPRESCALER_PCLK_DIV8
 
ADC_CLOCK_SYNC_PCLK_DIV8


	)

95 
	#ADC_EXTERNALTRIG0_T6_TRGO
 
ADC_EXTERNALTRIGCONV_T6_TRGO


	)

96 
	#ADC_EXTERNALTRIG1_T21_CC2
 
ADC_EXTERNALTRIGCONV_T21_CC2


	)

97 
	#ADC_EXTERNALTRIG2_T2_TRGO
 
ADC_EXTERNALTRIGCONV_T2_TRGO


	)

98 
	#ADC_EXTERNALTRIG3_T2_CC4
 
ADC_EXTERNALTRIGCONV_T2_CC4


	)

99 
	#ADC_EXTERNALTRIG4_T22_TRGO
 
ADC_EXTERNALTRIGCONV_T22_TRGO


	)

100 
	#ADC_EXTERNALTRIG7_EXT_IT11
 
ADC_EXTERNALTRIGCONV_EXT_IT11


	)

101 
	#ADC_CLOCK_ASYNC
 
ADC_CLOCK_ASYNC_DIV1


	)

102 
	#ADC_EXTERNALTRIG_EDGE_NONE
 
ADC_EXTERNALTRIGCONVEDGE_NONE


	)

103 
	#ADC_EXTERNALTRIG_EDGE_RISING
 
ADC_EXTERNALTRIGCONVEDGE_RISING


	)

104 
	#ADC_EXTERNALTRIG_EDGE_FALLING
 
ADC_EXTERNALTRIGCONVEDGE_FALLING


	)

105 
	#ADC_EXTERNALTRIG_EDGE_RISINGFALLING
 
ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING


	)

114 
	#__HAL_CEC_GET_IT
 
__HAL_CEC_GET_FLAG


	)

124 
	#COMP_WINDOWMODE_DISABLED
 
COMP_WINDOWMODE_DISABLE


	)

125 
	#COMP_WINDOWMODE_ENABLED
 
COMP_WINDOWMODE_ENABLE


	)

126 
	#COMP_EXTI_LINE_COMP1_EVENT
 
COMP_EXTI_LINE_COMP1


	)

127 
	#COMP_EXTI_LINE_COMP2_EVENT
 
COMP_EXTI_LINE_COMP2


	)

137 
	#CRC_OUTPUTDATA_INVERSION_DISABLED
 
CRC_OUTPUTDATA_INVERSION_DISABLE


	)

138 
	#CRC_OUTPUTDATA_INVERSION_ENABLED
 
CRC_OUTPUTDATA_INVERSION_ENABLE


	)

148 
	#DAC1_CHANNEL_1
 
DAC_CHANNEL_1


	)

149 
	#DAC1_CHANNEL_2
 
DAC_CHANNEL_2


	)

150 
	#DAC2_CHANNEL_1
 
DAC_CHANNEL_1


	)

151 
	#DAC_WAVE_NONE
 ((
ušt32_t
)0x00000000)

	)

152 
	#DAC_WAVE_NOISE
 ((
ušt32_t
)
DAC_CR_WAVE1_0
)

	)

153 
	#DAC_WAVE_TRIANGLE
 ((
ušt32_t
)
DAC_CR_WAVE1_1
)

	)

154 
	#DAC_WAVEGENERATION_NONE
 
DAC_WAVE_NONE


	)

155 
	#DAC_WAVEGENERATION_NOISE
 
DAC_WAVE_NOISE


	)

156 
	#DAC_WAVEGENERATION_TRIANGLE
 
DAC_WAVE_TRIANGLE


	)

165 
	#HAL_REMAPDMA_ADC_DMA_CH2
 
DMA_REMAP_ADC_DMA_CH2


	)

166 
	#HAL_REMAPDMA_USART1_TX_DMA_CH4
 
DMA_REMAP_USART1_TX_DMA_CH4


	)

167 
	#HAL_REMAPDMA_USART1_RX_DMA_CH5
 
DMA_REMAP_USART1_RX_DMA_CH5


	)

168 
	#HAL_REMAPDMA_TIM16_DMA_CH4
 
DMA_REMAP_TIM16_DMA_CH4


	)

169 
	#HAL_REMAPDMA_TIM17_DMA_CH2
 
DMA_REMAP_TIM17_DMA_CH2


	)

170 
	#HAL_REMAPDMA_USART3_DMA_CH32
 
DMA_REMAP_USART3_DMA_CH32


	)

171 
	#HAL_REMAPDMA_TIM16_DMA_CH6
 
DMA_REMAP_TIM16_DMA_CH6


	)

172 
	#HAL_REMAPDMA_TIM17_DMA_CH7
 
DMA_REMAP_TIM17_DMA_CH7


	)

173 
	#HAL_REMAPDMA_SPI2_DMA_CH67
 
DMA_REMAP_SPI2_DMA_CH67


	)

174 
	#HAL_REMAPDMA_USART2_DMA_CH67
 
DMA_REMAP_USART2_DMA_CH67


	)

175 
	#HAL_REMAPDMA_USART3_DMA_CH32
 
DMA_REMAP_USART3_DMA_CH32


	)

176 
	#HAL_REMAPDMA_I2C1_DMA_CH76
 
DMA_REMAP_I2C1_DMA_CH76


	)

177 
	#HAL_REMAPDMA_TIM1_DMA_CH6
 
DMA_REMAP_TIM1_DMA_CH6


	)

178 
	#HAL_REMAPDMA_TIM2_DMA_CH7
 
DMA_REMAP_TIM2_DMA_CH7


	)

179 
	#HAL_REMAPDMA_TIM3_DMA_CH6
 
DMA_REMAP_TIM3_DMA_CH6


	)

181 
	#IS_HAL_REMAPDMA
 
IS_DMA_REMAP


	)

182 
	#__HAL_REMAPDMA_CHANNEL_ENABLE
 
__HAL_DMA_REMAP_CHANNEL_ENABLE


	)

183 
	#__HAL_REMAPDMA_CHANNEL_DISABLE
 
__HAL_DMA_REMAP_CHANNEL_DISABLE


	)

195 
	#TYPEPROGRAM_BYTE
 
FLASH_TYPEPROGRAM_BYTE


	)

196 
	#TYPEPROGRAM_HALFWORD
 
FLASH_TYPEPROGRAM_HALFWORD


	)

197 
	#TYPEPROGRAM_WORD
 
FLASH_TYPEPROGRAM_WORD


	)

198 
	#TYPEPROGRAM_DOUBLEWORD
 
FLASH_TYPEPROGRAM_DOUBLEWORD


	)

199 
	#TYPEERASE_SECTORS
 
FLASH_TYPEERASE_SECTORS


	)

200 
	#TYPEERASE_PAGES
 
FLASH_TYPEERASE_PAGES


	)

201 
	#TYPEERASE_PAGEERASE
 
FLASH_TYPEERASE_PAGES


	)

202 
	#TYPEERASE_MASSERASE
 
FLASH_TYPEERASE_MASSERASE


	)

203 
	#WRPSTATE_DISABLE
 
OB_WRPSTATE_DISABLE


	)

204 
	#WRPSTATE_ENABLE
 
OB_WRPSTATE_ENABLE


	)

205 
	#HAL_FLASH_TIMEOUT_VALUE
 
FLASH_TIMEOUT_VALUE


	)

206 
	#OBEX_PCROP
 
OPTIONBYTE_PCROP


	)

207 
	#OBEX_BOOTCONFIG
 
OPTIONBYTE_BOOTCONFIG


	)

208 
	#PCROPSTATE_DISABLE
 
OB_PCROP_STATE_DISABLE


	)

209 
	#PCROPSTATE_ENABLE
 
OB_PCROP_STATE_ENABLE


	)

210 
	#TYPEERASEDATA_BYTE
 
FLASH_TYPEERASEDATA_BYTE


	)

211 
	#TYPEERASEDATA_HALFWORD
 
FLASH_TYPEERASEDATA_HALFWORD


	)

212 
	#TYPEERASEDATA_WORD
 
FLASH_TYPEERASEDATA_WORD


	)

213 
	#TYPEPROGRAMDATA_BYTE
 
FLASH_TYPEPROGRAMDATA_BYTE


	)

214 
	#TYPEPROGRAMDATA_HALFWORD
 
FLASH_TYPEPROGRAMDATA_HALFWORD


	)

215 
	#TYPEPROGRAMDATA_WORD
 
FLASH_TYPEPROGRAMDATA_WORD


	)

216 
	#TYPEPROGRAMDATA_FASTBYTE
 
FLASH_TYPEPROGRAMDATA_FASTBYTE


	)

217 
	#TYPEPROGRAMDATA_FASTHALFWORD
 
FLASH_TYPEPROGRAMDATA_FASTHALFWORD


	)

218 
	#TYPEPROGRAMDATA_FASTWORD
 
FLASH_TYPEPROGRAMDATA_FASTWORD


	)

219 
	#PAGESIZE
 
FLASH_PAGE_SIZE


	)

220 
	#TYPEPROGRAM_FASTBYTE
 
FLASH_TYPEPROGRAM_BYTE


	)

221 
	#TYPEPROGRAM_FASTHALFWORD
 
FLASH_TYPEPROGRAM_HALFWORD


	)

222 
	#TYPEPROGRAM_FASTWORD
 
FLASH_TYPEPROGRAM_WORD


	)

223 
	#VOLTAGE_RANGE_1
 
FLASH_VOLTAGE_RANGE_1


	)

224 
	#VOLTAGE_RANGE_2
 
FLASH_VOLTAGE_RANGE_2


	)

225 
	#VOLTAGE_RANGE_3
 
FLASH_VOLTAGE_RANGE_3


	)

226 
	#VOLTAGE_RANGE_4
 
FLASH_VOLTAGE_RANGE_4


	)

227 
	#TYPEPROGRAM_FAST
 
FLASH_TYPEPROGRAM_FAST


	)

228 
	#TYPEPROGRAM_FAST_AND_LAST
 
FLASH_TYPEPROGRAM_FAST_AND_LAST


	)

229 
	#WRPAREA_BANK1_AREAA
 
OB_WRPAREA_BANK1_AREAA


	)

230 
	#WRPAREA_BANK1_AREAB
 
OB_WRPAREA_BANK1_AREAB


	)

231 
	#WRPAREA_BANK2_AREAA
 
OB_WRPAREA_BANK2_AREAA


	)

232 
	#WRPAREA_BANK2_AREAB
 
OB_WRPAREA_BANK2_AREAB


	)

233 
	#IWDG_STDBY_FREEZE
 
OB_IWDG_STDBY_FREEZE


	)

234 
	#IWDG_STDBY_ACTIVE
 
OB_IWDG_STDBY_RUN


	)

235 
	#IWDG_STOP_FREEZE
 
OB_IWDG_STOP_FREEZE


	)

236 
	#IWDG_STOP_ACTIVE
 
OB_IWDG_STOP_RUN


	)

237 
	#FLASH_ERROR_NONE
 
HAL_FLASH_ERROR_NONE


	)

238 
	#FLASH_ERROR_RD
 
HAL_FLASH_ERROR_RD


	)

239 
	#FLASH_ERROR_PG
 
HAL_FLASH_ERROR_PROG


	)

240 
	#FLASH_ERROR_PGP
 
HAL_FLASH_ERROR_PGS


	)

241 
	#FLASH_ERROR_WRP
 
HAL_FLASH_ERROR_WRP


	)

242 
	#FLASH_ERROR_OPTV
 
HAL_FLASH_ERROR_OPTV


	)

243 
	#FLASH_ERROR_OPTVUSR
 
HAL_FLASH_ERROR_OPTVUSR


	)

244 
	#FLASH_ERROR_PROG
 
HAL_FLASH_ERROR_PROG


	)

245 
	#FLASH_ERROR_OP
 
HAL_FLASH_ERROR_OPERATION


	)

246 
	#FLASH_ERROR_PGA
 
HAL_FLASH_ERROR_PGA


	)

247 
	#FLASH_ERROR_SIZE
 
HAL_FLASH_ERROR_SIZE


	)

248 
	#FLASH_ERROR_SIZ
 
HAL_FLASH_ERROR_SIZE


	)

249 
	#FLASH_ERROR_PGS
 
HAL_FLASH_ERROR_PGS


	)

250 
	#FLASH_ERROR_MIS
 
HAL_FLASH_ERROR_MIS


	)

251 
	#FLASH_ERROR_FAST
 
HAL_FLASH_ERROR_FAST


	)

252 
	#FLASH_ERROR_FWWERR
 
HAL_FLASH_ERROR_FWWERR


	)

253 
	#FLASH_ERROR_NOTZERO
 
HAL_FLASH_ERROR_NOTZERO


	)

254 
	#FLASH_ERROR_OPERATION
 
HAL_FLASH_ERROR_OPERATION


	)

255 
	#FLASH_ERROR_ERS
 
HAL_FLASH_ERROR_ERS


	)

256 
	#OB_WDG_SW
 
OB_IWDG_SW


	)

257 
	#OB_WDG_HW
 
OB_IWDG_HW


	)

258 
	#OB_SDADC12_VDD_MONITOR_SET
 
OB_SDACD_VDD_MONITOR_SET


	)

259 
	#OB_SDADC12_VDD_MONITOR_RESET
 
OB_SDACD_VDD_MONITOR_RESET


	)

260 
	#OB_RAM_PARITY_CHECK_SET
 
OB_SRAM_PARITY_SET


	)

261 
	#OB_RAM_PARITY_CHECK_RESET
 
OB_SRAM_PARITY_RESET


	)

262 
	#IS_OB_SDADC12_VDD_MONITOR
 
IS_OB_SDACD_VDD_MONITOR


	)

263 
	#OB_RDP_LEVEL0
 
OB_RDP_LEVEL_0


	)

264 
	#OB_RDP_LEVEL1
 
OB_RDP_LEVEL_1


	)

265 
	#OB_RDP_LEVEL2
 
OB_RDP_LEVEL_2


	)

274 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PA9
 
I2C_FASTMODEPLUS_PA9


	)

275 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PA10
 
I2C_FASTMODEPLUS_PA10


	)

276 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB6
 
I2C_FASTMODEPLUS_PB6


	)

277 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB7
 
I2C_FASTMODEPLUS_PB7


	)

278 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB8
 
I2C_FASTMODEPLUS_PB8


	)

279 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB9
 
I2C_FASTMODEPLUS_PB9


	)

280 
	#HAL_SYSCFG_FASTMODEPLUS_I2C1
 
I2C_FASTMODEPLUS_I2C1


	)

281 
	#HAL_SYSCFG_FASTMODEPLUS_I2C2
 
I2C_FASTMODEPLUS_I2C2


	)

282 
	#HAL_SYSCFG_FASTMODEPLUS_I2C3
 
I2C_FASTMODEPLUS_I2C3


	)

291 #ià
defšed
(
STM32L4
è|| defšed(
STM32F7
)

292 
	#FMC_NAND_PCC_WAIT_FEATURE_DISABLE
 
FMC_NAND_WAIT_FEATURE_DISABLE


	)

293 
	#FMC_NAND_PCC_WAIT_FEATURE_ENABLE
 
FMC_NAND_WAIT_FEATURE_ENABLE


	)

294 
	#FMC_NAND_PCC_MEM_BUS_WIDTH_8
 
FMC_NAND_MEM_BUS_WIDTH_8


	)

295 
	#FMC_NAND_PCC_MEM_BUS_WIDTH_16
 
FMC_NAND_MEM_BUS_WIDTH_16


	)

297 
	#FMC_NAND_WAIT_FEATURE_DISABLE
 
FMC_NAND_PCC_WAIT_FEATURE_DISABLE


	)

298 
	#FMC_NAND_WAIT_FEATURE_ENABLE
 
FMC_NAND_PCC_WAIT_FEATURE_ENABLE


	)

299 
	#FMC_NAND_MEM_BUS_WIDTH_8
 
FMC_NAND_PCC_MEM_BUS_WIDTH_8


	)

300 
	#FMC_NAND_MEM_BUS_WIDTH_16
 
FMC_NAND_PCC_MEM_BUS_WIDTH_16


	)

310 
	#FSMC_NORSRAM_TYPEDEF
 
FSMC_NORSRAM_Ty³Def


	)

311 
	#FSMC_NORSRAM_EXTENDED_TYPEDEF
 
FSMC_NORSRAM_EXTENDED_Ty³Def


	)

319 
	#GET_GPIO_SOURCE
 
GPIO_GET_INDEX


	)

320 
	#GET_GPIO_INDEX
 
GPIO_GET_INDEX


	)

322 #ià
defšed
(
STM32F4
)

323 
	#GPIO_AF12_SDMMC
 
GPIO_AF12_SDIO


	)

324 
	#GPIO_AF12_SDMMC1
 
GPIO_AF12_SDIO


	)

327 #ià
defšed
(
STM32F7
)

328 
	#GPIO_AF12_SDIO
 
GPIO_AF12_SDMMC1


	)

329 
	#GPIO_AF12_SDMMC
 
GPIO_AF12_SDMMC1


	)

332 #ià
defšed
(
STM32L4
)

333 
	#GPIO_AF12_SDIO
 
GPIO_AF12_SDMMC1


	)

334 
	#GPIO_AF12_SDMMC
 
GPIO_AF12_SDMMC1


	)

337 
	#GPIO_AF0_LPTIM
 
GPIO_AF0_LPTIM1


	)

338 
	#GPIO_AF1_LPTIM
 
GPIO_AF1_LPTIM1


	)

339 
	#GPIO_AF2_LPTIM
 
GPIO_AF2_LPTIM1


	)

341 #ià
defšed
(
STM32L0
è|| defšed(
STM32F4
)

342 
	#GPIO_SPEED_LOW
 
GPIO_SPEED_FREQ_LOW


	)

343 
	#GPIO_SPEED_MEDIUM
 
GPIO_SPEED_FREQ_MEDIUM


	)

344 
	#GPIO_SPEED_FAST
 
GPIO_SPEED_FREQ_HIGH


	)

345 
	#GPIO_SPEED_HIGH
 
GPIO_SPEED_FREQ_VERY_HIGH


	)

355 
	#HRTIM_TIMDELAYEDPROTECTION_DISABLED
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED


	)

356 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6


	)

357 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6


	)

358 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6


	)

359 
	#HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6


	)

360 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7


	)

361 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7


	)

362 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7


	)

363 
	#HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7


	)

371 
	#I2C_DUALADDRESS_DISABLED
 
I2C_DUALADDRESS_DISABLE


	)

372 
	#I2C_DUALADDRESS_ENABLED
 
I2C_DUALADDRESS_ENABLE


	)

373 
	#I2C_GENERALCALL_DISABLED
 
I2C_GENERALCALL_DISABLE


	)

374 
	#I2C_GENERALCALL_ENABLED
 
I2C_GENERALCALL_ENABLE


	)

375 
	#I2C_NOSTRETCH_DISABLED
 
I2C_NOSTRETCH_DISABLE


	)

376 
	#I2C_NOSTRETCH_ENABLED
 
I2C_NOSTRETCH_ENABLE


	)

377 
	#I2C_ANALOGFILTER_ENABLED
 
I2C_ANALOGFILTER_ENABLE


	)

378 
	#I2C_ANALOGFILTER_DISABLED
 
I2C_ANALOGFILTER_DISABLE


	)

386 
	#IRDA_ONE_BIT_SAMPLE_DISABLED
 
IRDA_ONE_BIT_SAMPLE_DISABLE


	)

387 
	#IRDA_ONE_BIT_SAMPLE_ENABLED
 
IRDA_ONE_BIT_SAMPLE_ENABLE


	)

396 
	#KR_KEY_RELOAD
 
IWDG_KEY_RELOAD


	)

397 
	#KR_KEY_ENABLE
 
IWDG_KEY_ENABLE


	)

398 
	#KR_KEY_EWA
 
IWDG_KEY_WRITE_ACCESS_ENABLE


	)

399 
	#KR_KEY_DWA
 
IWDG_KEY_WRITE_ACCESS_DISABLE


	)

408 
	#LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION
 
LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION


	)

409 
	#LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS
 
LPTIM_CLOCKSAMPLETIME_2TRANSITIONS


	)

410 
	#LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS
 
LPTIM_CLOCKSAMPLETIME_4TRANSITIONS


	)

411 
	#LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS
 
LPTIM_CLOCKSAMPLETIME_8TRANSITIONS


	)

413 
	#LPTIM_CLOCKPOLARITY_RISINGEDGE
 
LPTIM_CLOCKPOLARITY_RISING


	)

414 
	#LPTIM_CLOCKPOLARITY_FALLINGEDGE
 
LPTIM_CLOCKPOLARITY_FALLING


	)

415 
	#LPTIM_CLOCKPOLARITY_BOTHEDGES
 
LPTIM_CLOCKPOLARITY_RISING_FALLING


	)

417 
	#LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION
 
LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION


	)

418 
	#LPTIM_TRIGSAMPLETIME_2TRANSISTIONS
 
LPTIM_TRIGSAMPLETIME_2TRANSITIONS


	)

419 
	#LPTIM_TRIGSAMPLETIME_4TRANSISTIONS
 
LPTIM_TRIGSAMPLETIME_4TRANSITIONS


	)

420 
	#LPTIM_TRIGSAMPLETIME_8TRANSISTIONS
 
LPTIM_TRIGSAMPLETIME_8TRANSITIONS


	)

424 
	#LPTIM_TRIGSAMPLETIME_2TRANSITION
 
LPTIM_TRIGSAMPLETIME_2TRANSITIONS


	)

425 
	#LPTIM_TRIGSAMPLETIME_4TRANSITION
 
LPTIM_TRIGSAMPLETIME_4TRANSITIONS


	)

426 
	#LPTIM_TRIGSAMPLETIME_8TRANSITION
 
LPTIM_TRIGSAMPLETIME_8TRANSITIONS


	)

435 
	#NAND_Add»ssTy³def
 
NAND_Add»ssTy³Def


	)

437 
	#__ARRAY_ADDRESS
 
ARRAY_ADDRESS


	)

438 
	#__ADDR_1¡_CYCLE
 
ADDR_1ST_CYCLE


	)

439 
	#__ADDR_2nd_CYCLE
 
ADDR_2ND_CYCLE


	)

440 
	#__ADDR_3rd_CYCLE
 
ADDR_3RD_CYCLE


	)

441 
	#__ADDR_4th_CYCLE
 
ADDR_4TH_CYCLE


	)

449 
	#NOR_StusTy³def
 
HAL_NOR_StusTy³Def


	)

450 
	#NOR_SUCCESS
 
HAL_NOR_STATUS_SUCCESS


	)

451 
	#NOR_ONGOING
 
HAL_NOR_STATUS_ONGOING


	)

452 
	#NOR_ERROR
 
HAL_NOR_STATUS_ERROR


	)

453 
	#NOR_TIMEOUT
 
HAL_NOR_STATUS_TIMEOUT


	)

455 
	#__NOR_WRITE
 
NOR_WRITE


	)

456 
	#__NOR_ADDR_SHIFT
 
NOR_ADDR_SHIFT


	)

465 
	#OPAMP_NONINVERTINGINPUT_VP0
 
OPAMP_NONINVERTINGINPUT_IO0


	)

466 
	#OPAMP_NONINVERTINGINPUT_VP1
 
OPAMP_NONINVERTINGINPUT_IO1


	)

467 
	#OPAMP_NONINVERTINGINPUT_VP2
 
OPAMP_NONINVERTINGINPUT_IO2


	)

468 
	#OPAMP_NONINVERTINGINPUT_VP3
 
OPAMP_NONINVERTINGINPUT_IO3


	)

470 
	#OPAMP_SEC_NONINVERTINGINPUT_VP0
 
OPAMP_SEC_NONINVERTINGINPUT_IO0


	)

471 
	#OPAMP_SEC_NONINVERTINGINPUT_VP1
 
OPAMP_SEC_NONINVERTINGINPUT_IO1


	)

472 
	#OPAMP_SEC_NONINVERTINGINPUT_VP2
 
OPAMP_SEC_NONINVERTINGINPUT_IO2


	)

473 
	#OPAMP_SEC_NONINVERTINGINPUT_VP3
 
OPAMP_SEC_NONINVERTINGINPUT_IO3


	)

475 
	#OPAMP_INVERTINGINPUT_VM0
 
OPAMP_INVERTINGINPUT_IO0


	)

476 
	#OPAMP_INVERTINGINPUT_VM1
 
OPAMP_INVERTINGINPUT_IO1


	)

478 
	#IOPAMP_INVERTINGINPUT_VM0
 
OPAMP_INVERTINGINPUT_IO0


	)

479 
	#IOPAMP_INVERTINGINPUT_VM1
 
OPAMP_INVERTINGINPUT_IO1


	)

481 
	#OPAMP_SEC_INVERTINGINPUT_VM0
 
OPAMP_SEC_INVERTINGINPUT_IO0


	)

482 
	#OPAMP_SEC_INVERTINGINPUT_VM1
 
OPAMP_SEC_INVERTINGINPUT_IO1


	)

484 
	#OPAMP_INVERTINGINPUT_VINM
 
OPAMP_SEC_INVERTINGINPUT_IO1


	)

486 
	#OPAMP_PGACONNECT_NO
 
OPAMP_PGA_CONNECT_INVERTINGINPUT_NO


	)

487 
	#OPAMP_PGACONNECT_VM0
 
OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0


	)

488 
	#OPAMP_PGACONNECT_VM1
 
OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1


	)

497 
	#I2S_STANDARD_PHILLIPS
 
I2S_STANDARD_PHILIPS


	)

507 
	#CF_DATA
 
ATA_DATA


	)

508 
	#CF_SECTOR_COUNT
 
ATA_SECTOR_COUNT


	)

509 
	#CF_SECTOR_NUMBER
 
ATA_SECTOR_NUMBER


	)

510 
	#CF_CYLINDER_LOW
 
ATA_CYLINDER_LOW


	)

511 
	#CF_CYLINDER_HIGH
 
ATA_CYLINDER_HIGH


	)

512 
	#CF_CARD_HEAD
 
ATA_CARD_HEAD


	)

513 
	#CF_STATUS_CMD
 
ATA_STATUS_CMD


	)

514 
	#CF_STATUS_CMD_ALTERNATE
 
ATA_STATUS_CMD_ALTERNATE


	)

515 
	#CF_COMMON_DATA_AREA
 
ATA_COMMON_DATA_AREA


	)

518 
	#CF_READ_SECTOR_CMD
 
ATA_READ_SECTOR_CMD


	)

519 
	#CF_WRITE_SECTOR_CMD
 
ATA_WRITE_SECTOR_CMD


	)

520 
	#CF_ERASE_SECTOR_CMD
 
ATA_ERASE_SECTOR_CMD


	)

521 
	#CF_IDENTIFY_CMD
 
ATA_IDENTIFY_CMD


	)

523 
	#PCCARD_StusTy³def
 
HAL_PCCARD_StusTy³Def


	)

524 
	#PCCARD_SUCCESS
 
HAL_PCCARD_STATUS_SUCCESS


	)

525 
	#PCCARD_ONGOING
 
HAL_PCCARD_STATUS_ONGOING


	)

526 
	#PCCARD_ERROR
 
HAL_PCCARD_STATUS_ERROR


	)

527 
	#PCCARD_TIMEOUT
 
HAL_PCCARD_STATUS_TIMEOUT


	)

536 
	#FORMAT_BIN
 
RTC_FORMAT_BIN


	)

537 
	#FORMAT_BCD
 
RTC_FORMAT_BCD


	)

539 
	#RTC_ALARMSUBSECONDMASK_NÚe
 
RTC_ALARMSUBSECONDMASK_NONE


	)

540 
	#RTC_TAMPERERASEBACKUP_ENABLED
 
RTC_TAMPER_ERASE_BACKUP_ENABLE


	)

541 
	#RTC_TAMPERERASEBACKUP_DISABLED
 
RTC_TAMPER_ERASE_BACKUP_DISABLE


	)

542 
	#RTC_TAMPERMASK_FLAG_DISABLED
 
RTC_TAMPERMASK_FLAG_DISABLE


	)

543 
	#RTC_TAMPERMASK_FLAG_ENABLED
 
RTC_TAMPERMASK_FLAG_ENABLE


	)

545 
	#RTC_MASKTAMPERFLAG_DISABLED
 
RTC_TAMPERMASK_FLAG_DISABLE


	)

546 
	#RTC_MASKTAMPERFLAG_ENABLED
 
RTC_TAMPERMASK_FLAG_ENABLE


	)

547 
	#RTC_TAMPERERASEBACKUP_ENABLED
 
RTC_TAMPER_ERASE_BACKUP_ENABLE


	)

548 
	#RTC_TAMPERERASEBACKUP_DISABLED
 
RTC_TAMPER_ERASE_BACKUP_DISABLE


	)

549 
	#RTC_MASKTAMPERFLAG_DISABLED
 
RTC_TAMPERMASK_FLAG_DISABLE


	)

550 
	#RTC_MASKTAMPERFLAG_ENABLED
 
RTC_TAMPERMASK_FLAG_ENABLE


	)

551 
	#RTC_TAMPER1_2_INTERRUPT
 
RTC_ALL_TAMPER_INTERRUPT


	)

552 
	#RTC_TAMPER1_2_3_INTERRUPT
 
RTC_ALL_TAMPER_INTERRUPT


	)

554 
	#RTC_TIMESTAMPPIN_PC13
 
RTC_TIMESTAMPPIN_DEFAULT


	)

555 
	#RTC_TIMESTAMPPIN_PA0
 
RTC_TIMESTAMPPIN_POS1


	)

556 
	#RTC_TIMESTAMPPIN_PI8
 
RTC_TIMESTAMPPIN_POS1


	)

557 
	#RTC_TIMESTAMPPIN_PC1
 
RTC_TIMESTAMPPIN_POS2


	)

559 
	#RTC_OUTPUT_REMAP_PC13
 
RTC_OUTPUT_REMAP_NONE


	)

560 
	#RTC_OUTPUT_REMAP_PB14
 
RTC_OUTPUT_REMAP_POS1


	)

561 
	#RTC_OUTPUT_REMAP_PB2
 
RTC_OUTPUT_REMAP_POS1


	)

563 
	#RTC_TAMPERPIN_PC13
 
RTC_TAMPERPIN_DEFAULT


	)

564 
	#RTC_TAMPERPIN_PA0
 
RTC_TAMPERPIN_POS1


	)

565 
	#RTC_TAMPERPIN_PI8
 
RTC_TAMPERPIN_POS1


	)

575 
	#SMARTCARD_NACK_ENABLED
 
SMARTCARD_NACK_ENABLE


	)

576 
	#SMARTCARD_NACK_DISABLED
 
SMARTCARD_NACK_DISABLE


	)

578 
	#SMARTCARD_ONEBIT_SAMPLING_DISABLED
 
SMARTCARD_ONE_BIT_SAMPLE_DISABLE


	)

579 
	#SMARTCARD_ONEBIT_SAMPLING_ENABLED
 
SMARTCARD_ONE_BIT_SAMPLE_ENABLE


	)

580 
	#SMARTCARD_ONEBIT_SAMPLING_DISABLE
 
SMARTCARD_ONE_BIT_SAMPLE_DISABLE


	)

581 
	#SMARTCARD_ONEBIT_SAMPLING_ENABLE
 
SMARTCARD_ONE_BIT_SAMPLE_ENABLE


	)

583 
	#SMARTCARD_TIMEOUT_DISABLED
 
SMARTCARD_TIMEOUT_DISABLE


	)

584 
	#SMARTCARD_TIMEOUT_ENABLED
 
SMARTCARD_TIMEOUT_ENABLE


	)

586 
	#SMARTCARD_LASTBIT_DISABLED
 
SMARTCARD_LASTBIT_DISABLE


	)

587 
	#SMARTCARD_LASTBIT_ENABLED
 
SMARTCARD_LASTBIT_ENABLE


	)

596 
	#SMBUS_DUALADDRESS_DISABLED
 
SMBUS_DUALADDRESS_DISABLE


	)

597 
	#SMBUS_DUALADDRESS_ENABLED
 
SMBUS_DUALADDRESS_ENABLE


	)

598 
	#SMBUS_GENERALCALL_DISABLED
 
SMBUS_GENERALCALL_DISABLE


	)

599 
	#SMBUS_GENERALCALL_ENABLED
 
SMBUS_GENERALCALL_ENABLE


	)

600 
	#SMBUS_NOSTRETCH_DISABLED
 
SMBUS_NOSTRETCH_DISABLE


	)

601 
	#SMBUS_NOSTRETCH_ENABLED
 
SMBUS_NOSTRETCH_ENABLE


	)

602 
	#SMBUS_ANALOGFILTER_ENABLED
 
SMBUS_ANALOGFILTER_ENABLE


	)

603 
	#SMBUS_ANALOGFILTER_DISABLED
 
SMBUS_ANALOGFILTER_DISABLE


	)

604 
	#SMBUS_PEC_DISABLED
 
SMBUS_PEC_DISABLE


	)

605 
	#SMBUS_PEC_ENABLED
 
SMBUS_PEC_ENABLE


	)

606 
	#HAL_SMBUS_STATE_SLAVE_LISTEN
 
HAL_SMBUS_STATE_LISTEN


	)

614 
	#SPI_TIMODE_DISABLED
 
SPI_TIMODE_DISABLE


	)

615 
	#SPI_TIMODE_ENABLED
 
SPI_TIMODE_ENABLE


	)

617 
	#SPI_CRCCALCULATION_DISABLED
 
SPI_CRCCALCULATION_DISABLE


	)

618 
	#SPI_CRCCALCULATION_ENABLED
 
SPI_CRCCALCULATION_ENABLE


	)

620 
	#SPI_NSS_PULSE_DISABLED
 
SPI_NSS_PULSE_DISABLE


	)

621 
	#SPI_NSS_PULSE_ENABLED
 
SPI_NSS_PULSE_ENABLE


	)

630 
	#CCER_CCxE_MASK
 
TIM_CCER_CCxE_MASK


	)

631 
	#CCER_CCxNE_MASK
 
TIM_CCER_CCxNE_MASK


	)

633 
	#TIM_DMABa£_CR1
 
TIM_DMABASE_CR1


	)

634 
	#TIM_DMABa£_CR2
 
TIM_DMABASE_CR2


	)

635 
	#TIM_DMABa£_SMCR
 
TIM_DMABASE_SMCR


	)

636 
	#TIM_DMABa£_DIER
 
TIM_DMABASE_DIER


	)

637 
	#TIM_DMABa£_SR
 
TIM_DMABASE_SR


	)

638 
	#TIM_DMABa£_EGR
 
TIM_DMABASE_EGR


	)

639 
	#TIM_DMABa£_CCMR1
 
TIM_DMABASE_CCMR1


	)

640 
	#TIM_DMABa£_CCMR2
 
TIM_DMABASE_CCMR2


	)

641 
	#TIM_DMABa£_CCER
 
TIM_DMABASE_CCER


	)

642 
	#TIM_DMABa£_CNT
 
TIM_DMABASE_CNT


	)

643 
	#TIM_DMABa£_PSC
 
TIM_DMABASE_PSC


	)

644 
	#TIM_DMABa£_ARR
 
TIM_DMABASE_ARR


	)

645 
	#TIM_DMABa£_RCR
 
TIM_DMABASE_RCR


	)

646 
	#TIM_DMABa£_CCR1
 
TIM_DMABASE_CCR1


	)

647 
	#TIM_DMABa£_CCR2
 
TIM_DMABASE_CCR2


	)

648 
	#TIM_DMABa£_CCR3
 
TIM_DMABASE_CCR3


	)

649 
	#TIM_DMABa£_CCR4
 
TIM_DMABASE_CCR4


	)

650 
	#TIM_DMABa£_BDTR
 
TIM_DMABASE_BDTR


	)

651 
	#TIM_DMABa£_DCR
 
TIM_DMABASE_DCR


	)

652 
	#TIM_DMABa£_DMAR
 
TIM_DMABASE_DMAR


	)

653 
	#TIM_DMABa£_OR1
 
TIM_DMABASE_OR1


	)

654 
	#TIM_DMABa£_CCMR3
 
TIM_DMABASE_CCMR3


	)

655 
	#TIM_DMABa£_CCR5
 
TIM_DMABASE_CCR5


	)

656 
	#TIM_DMABa£_CCR6
 
TIM_DMABASE_CCR6


	)

657 
	#TIM_DMABa£_OR2
 
TIM_DMABASE_OR2


	)

658 
	#TIM_DMABa£_OR3
 
TIM_DMABASE_OR3


	)

659 
	#TIM_DMABa£_OR
 
TIM_DMABASE_OR


	)

661 
	#TIM_Ev’tSourû_Upd©e
 
TIM_EVENTSOURCE_UPDATE


	)

662 
	#TIM_Ev’tSourû_CC1
 
TIM_EVENTSOURCE_CC1


	)

663 
	#TIM_Ev’tSourû_CC2
 
TIM_EVENTSOURCE_CC2


	)

664 
	#TIM_Ev’tSourû_CC3
 
TIM_EVENTSOURCE_CC3


	)

665 
	#TIM_Ev’tSourû_CC4
 
TIM_EVENTSOURCE_CC4


	)

666 
	#TIM_Ev’tSourû_COM
 
TIM_EVENTSOURCE_COM


	)

667 
	#TIM_Ev’tSourû_Trigg”
 
TIM_EVENTSOURCE_TRIGGER


	)

668 
	#TIM_Ev’tSourû_B»ak
 
TIM_EVENTSOURCE_BREAK


	)

669 
	#TIM_Ev’tSourû_B»ak2
 
TIM_EVENTSOURCE_BREAK2


	)

671 
	#TIM_DMABur¡L’gth_1T¿nsãr
 
TIM_DMABURSTLENGTH_1TRANSFER


	)

672 
	#TIM_DMABur¡L’gth_2T¿nsãrs
 
TIM_DMABURSTLENGTH_2TRANSFERS


	)

673 
	#TIM_DMABur¡L’gth_3T¿nsãrs
 
TIM_DMABURSTLENGTH_3TRANSFERS


	)

674 
	#TIM_DMABur¡L’gth_4T¿nsãrs
 
TIM_DMABURSTLENGTH_4TRANSFERS


	)

675 
	#TIM_DMABur¡L’gth_5T¿nsãrs
 
TIM_DMABURSTLENGTH_5TRANSFERS


	)

676 
	#TIM_DMABur¡L’gth_6T¿nsãrs
 
TIM_DMABURSTLENGTH_6TRANSFERS


	)

677 
	#TIM_DMABur¡L’gth_7T¿nsãrs
 
TIM_DMABURSTLENGTH_7TRANSFERS


	)

678 
	#TIM_DMABur¡L’gth_8T¿nsãrs
 
TIM_DMABURSTLENGTH_8TRANSFERS


	)

679 
	#TIM_DMABur¡L’gth_9T¿nsãrs
 
TIM_DMABURSTLENGTH_9TRANSFERS


	)

680 
	#TIM_DMABur¡L’gth_10T¿nsãrs
 
TIM_DMABURSTLENGTH_10TRANSFERS


	)

681 
	#TIM_DMABur¡L’gth_11T¿nsãrs
 
TIM_DMABURSTLENGTH_11TRANSFERS


	)

682 
	#TIM_DMABur¡L’gth_12T¿nsãrs
 
TIM_DMABURSTLENGTH_12TRANSFERS


	)

683 
	#TIM_DMABur¡L’gth_13T¿nsãrs
 
TIM_DMABURSTLENGTH_13TRANSFERS


	)

684 
	#TIM_DMABur¡L’gth_14T¿nsãrs
 
TIM_DMABURSTLENGTH_14TRANSFERS


	)

685 
	#TIM_DMABur¡L’gth_15T¿nsãrs
 
TIM_DMABURSTLENGTH_15TRANSFERS


	)

686 
	#TIM_DMABur¡L’gth_16T¿nsãrs
 
TIM_DMABURSTLENGTH_16TRANSFERS


	)

687 
	#TIM_DMABur¡L’gth_17T¿nsãrs
 
TIM_DMABURSTLENGTH_17TRANSFERS


	)

688 
	#TIM_DMABur¡L’gth_18T¿nsãrs
 
TIM_DMABURSTLENGTH_18TRANSFERS


	)

697 
	#TSC_SYNC_POL_FALL
 
TSC_SYNC_POLARITY_FALLING


	)

698 
	#TSC_SYNC_POL_RISE_HIGH
 
TSC_SYNC_POLARITY_RISING


	)

706 
	#UART_ONEBIT_SAMPLING_DISABLED
 
UART_ONE_BIT_SAMPLE_DISABLE


	)

707 
	#UART_ONEBIT_SAMPLING_ENABLED
 
UART_ONE_BIT_SAMPLE_ENABLE


	)

708 
	#UART_ONE_BIT_SAMPLE_DISABLED
 
UART_ONE_BIT_SAMPLE_DISABLE


	)

709 
	#UART_ONE_BIT_SAMPLE_ENABLED
 
UART_ONE_BIT_SAMPLE_ENABLE


	)

711 
	#__HAL_UART_ONEBIT_ENABLE
 
__HAL_UART_ONE_BIT_SAMPLE_ENABLE


	)

712 
	#__HAL_UART_ONEBIT_DISABLE
 
__HAL_UART_ONE_BIT_SAMPLE_DISABLE


	)

714 
	#__DIV_SAMPLING16
 
UART_DIV_SAMPLING16


	)

715 
	#__DIVMANT_SAMPLING16
 
UART_DIVMANT_SAMPLING16


	)

716 
	#__DIVFRAQ_SAMPLING16
 
UART_DIVFRAQ_SAMPLING16


	)

717 
	#__UART_BRR_SAMPLING16
 
UART_BRR_SAMPLING16


	)

719 
	#__DIV_SAMPLING8
 
UART_DIV_SAMPLING8


	)

720 
	#__DIVMANT_SAMPLING8
 
UART_DIVMANT_SAMPLING8


	)

721 
	#__DIVFRAQ_SAMPLING8
 
UART_DIVFRAQ_SAMPLING8


	)

722 
	#__UART_BRR_SAMPLING8
 
UART_BRR_SAMPLING8


	)

724 
	#UART_WAKEUPMETHODE_IDLELINE
 
UART_WAKEUPMETHOD_IDLELINE


	)

725 
	#UART_WAKEUPMETHODE_ADDRESSMARK
 
UART_WAKEUPMETHOD_ADDRESSMARK


	)

736 
	#USART_CLOCK_DISABLED
 
USART_CLOCK_DISABLE


	)

737 
	#USART_CLOCK_ENABLED
 
USART_CLOCK_ENABLE


	)

739 
	#USARTNACK_ENABLED
 
USART_NACK_ENABLE


	)

740 
	#USARTNACK_DISABLED
 
USART_NACK_DISABLE


	)

748 
	#CFR_BASE
 
WWDG_CFR_BASE


	)

757 
	#CAN_Fž‹rFIFO0
 
CAN_FILTER_FIFO0


	)

758 
	#CAN_Fž‹rFIFO1
 
CAN_FILTER_FIFO1


	)

759 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

760 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

761 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

762 
	#INAK_TIMEOUT
 
CAN_TIMEOUT_VALUE


	)

763 
	#SLAK_TIMEOUT
 
CAN_TIMEOUT_VALUE


	)

764 
	#CAN_TXSTATUS_FAILED
 ((
ušt8_t
)0x00)

	)

765 
	#CAN_TXSTATUS_OK
 ((
ušt8_t
)0x01)

	)

766 
	#CAN_TXSTATUS_PENDING
 ((
ušt8_t
)0x02)

	)

776 
	#VLAN_TAG
 
ETH_VLAN_TAG


	)

777 
	#MIN_ETH_PAYLOAD
 
ETH_MIN_ETH_PAYLOAD


	)

778 
	#MAX_ETH_PAYLOAD
 
ETH_MAX_ETH_PAYLOAD


	)

779 
	#JUMBO_FRAME_PAYLOAD
 
ETH_JUMBO_FRAME_PAYLOAD


	)

780 
	#MACMIIAR_CR_MASK
 
ETH_MACMIIAR_CR_MASK


	)

781 
	#MACCR_CLEAR_MASK
 
ETH_MACCR_CLEAR_MASK


	)

782 
	#MACFCR_CLEAR_MASK
 
ETH_MACFCR_CLEAR_MASK


	)

783 
	#DMAOMR_CLEAR_MASK
 
ETH_DMAOMR_CLEAR_MASK


	)

785 
	#ETH_MMCCR
 ((
ušt32_t
)0x00000100)

	)

786 
	#ETH_MMCRIR
 ((
ušt32_t
)0x00000104)

	)

787 
	#ETH_MMCTIR
 ((
ušt32_t
)0x00000108)

	)

788 
	#ETH_MMCRIMR
 ((
ušt32_t
)0x0000010C)

	)

789 
	#ETH_MMCTIMR
 ((
ušt32_t
)0x00000110)

	)

790 
	#ETH_MMCTGFSCCR
 ((
ušt32_t
)0x0000014C)

	)

791 
	#ETH_MMCTGFMSCCR
 ((
ušt32_t
)0x00000150)

	)

792 
	#ETH_MMCTGFCR
 ((
ušt32_t
)0x00000168)

	)

793 
	#ETH_MMCRFCECR
 ((
ušt32_t
)0x00000194)

	)

794 
	#ETH_MMCRFAECR
 ((
ušt32_t
)0x00000198)

	)

795 
	#ETH_MMCRGUFCR
 ((
ušt32_t
)0x000001C4)

	)

814 
	#HAL_CRYP_ComputiÚC¶tC®lback
 
HAL_CRYPEx_ComputiÚC¶tC®lback


	)

823 
	#HAL_HMAC_MD5_Fšish
 
HAL_HASH_MD5_Fšish


	)

824 
	#HAL_HMAC_SHA1_Fšish
 
HAL_HASH_SHA1_Fšish


	)

825 
	#HAL_HMAC_SHA224_Fšish
 
HAL_HASH_SHA224_Fšish


	)

826 
	#HAL_HMAC_SHA256_Fšish
 
HAL_HASH_SHA256_Fšish


	)

830 
	#HASH_AlgoS–eùiÚ_SHA1
 
HASH_ALGOSELECTION_SHA1


	)

831 
	#HASH_AlgoS–eùiÚ_SHA224
 
HASH_ALGOSELECTION_SHA224


	)

832 
	#HASH_AlgoS–eùiÚ_SHA256
 
HASH_ALGOSELECTION_SHA256


	)

833 
	#HASH_AlgoS–eùiÚ_MD5
 
HASH_ALGOSELECTION_MD5


	)

835 
	#HASH_AlgoMode_HASH
 
HASH_ALGOMODE_HASH


	)

836 
	#HASH_AlgoMode_HMAC
 
HASH_ALGOMODE_HMAC


	)

838 
	#HASH_HMACKeyTy³_ShÜtKey
 
HASH_HMAC_KEYTYPE_SHORTKEY


	)

839 
	#HASH_HMACKeyTy³_LÚgKey
 
HASH_HMAC_KEYTYPE_LONGKEY


	)

847 
	#HAL_EÇbËDBGSË•Mode
 
HAL_DBGMCU_EÇbËDBGSË•Mode


	)

848 
	#HAL_Di§bËDBGSË•Mode
 
HAL_DBGMCU_Di§bËDBGSË•Mode


	)

849 
	#HAL_EÇbËDBGStÝMode
 
HAL_DBGMCU_EÇbËDBGStÝMode


	)

850 
	#HAL_Di§bËDBGStÝMode
 
HAL_DBGMCU_Di§bËDBGStÝMode


	)

851 
	#HAL_EÇbËDBGSndbyMode
 
HAL_DBGMCU_EÇbËDBGSndbyMode


	)

852 
	#HAL_Di§bËDBGSndbyMode
 
HAL_DBGMCU_Di§bËDBGSndbyMode


	)

853 
	#HAL_DBG_LowPow”CÚfig
(
P”h
, 
cmd
è(((cmd)==
ENABLE
)? 
	`HAL_DBGMCU_DBG_EÇbËLowPow”CÚfig
(P”hè: 
	`HAL_DBGMCU_DBG_Di§bËLowPow”CÚfig
(P”h))

	)

854 
	#HAL_VREFINT_OuutS–eù
 
HAL_SYSCFG_VREFINT_OuutS–eù


	)

855 
	#HAL_Lock_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_SYSCFG_EÇbË_Lock_VREFINT
(è: 
	`HAL_SYSCFG_Di§bË_Lock_VREFINT
())

	)

856 
	#HAL_VREFINT_Cmd
(
cmd
è(((cmd)==
ENABLE
)? 
	`HAL_SYSCFG_EÇbËVREFINT
(è: 
	`HAL_SYSCFG_Di§bËVREFINT
())

	)

857 
	#HAL_ADC_EÇbËBufãr_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_ADCEx_EÇbËVREFINT
(è: 
	`HAL_ADCEx_Di§bËVREFINT
())

	)

858 
	#HAL_ADC_EÇbËBufãrS’sÜ_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_ADCEx_EÇbËVREFINTTempS’sÜ
(è: 
	`HAL_ADCEx_Di§bËVREFINTTempS’sÜ
())

	)

866 
	#FLASH_H®fPageProg¿m
 
HAL_FLASHEx_H®fPageProg¿m


	)

867 
	#FLASH_EÇbËRunPow”Down
 
HAL_FLASHEx_EÇbËRunPow”Down


	)

868 
	#FLASH_Di§bËRunPow”Down
 
HAL_FLASHEx_Di§bËRunPow”Down


	)

869 
	#HAL_DATA_EEPROMEx_UÆock
 
HAL_FLASHEx_DATAEEPROM_UÆock


	)

870 
	#HAL_DATA_EEPROMEx_Lock
 
HAL_FLASHEx_DATAEEPROM_Lock


	)

871 
	#HAL_DATA_EEPROMEx_E¿£
 
HAL_FLASHEx_DATAEEPROM_E¿£


	)

872 
	#HAL_DATA_EEPROMEx_Prog¿m
 
HAL_FLASHEx_DATAEEPROM_Prog¿m


	)

881 
	#HAL_I2CEx_AÇlogFž‹r_CÚfig
 
HAL_I2CEx_CÚfigAÇlogFž‹r


	)

882 
	#HAL_I2CEx_Dig™®Fž‹r_CÚfig
 
HAL_I2CEx_CÚfigDig™®Fž‹r


	)

884 
	#HAL_I2CFa¡ModePlusCÚfig
(
SYSCFG_I2CFa¡ModePlus
, 
cmd
è(((cmd)==
ENABLE
)? 
	`HAL_I2CEx_EÇbËFa¡ModePlus
(SYSCFG_I2CFa¡ModePlus): 
	`HAL_I2CEx_Di§bËFa¡ModePlus
(SYSCFG_I2CFa¡ModePlus))

	)

892 
	#HAL_PWR_PVDCÚfig
 
HAL_PWR_CÚfigPVD


	)

893 
	#HAL_PWR_Di§bËBkUpReg
 
HAL_PWREx_Di§bËBkUpReg


	)

894 
	#HAL_PWR_Di§bËFÏshPow”Down
 
HAL_PWREx_Di§bËFÏshPow”Down


	)

895 
	#HAL_PWR_Di§bËVddio2MÚ™Ü
 
HAL_PWREx_Di§bËVddio2MÚ™Ü


	)

896 
	#HAL_PWR_EÇbËBkUpReg
 
HAL_PWREx_EÇbËBkUpReg


	)

897 
	#HAL_PWR_EÇbËFÏshPow”Down
 
HAL_PWREx_EÇbËFÏshPow”Down


	)

898 
	#HAL_PWR_EÇbËVddio2MÚ™Ü
 
HAL_PWREx_EÇbËVddio2MÚ™Ü


	)

899 
	#HAL_PWR_PVD_PVM_IRQHªdËr
 
HAL_PWREx_PVD_PVM_IRQHªdËr


	)

900 
	#HAL_PWR_PVDLev–CÚfig
 
HAL_PWR_CÚfigPVD


	)

901 
	#HAL_PWR_Vddio2MÚ™Ü_IRQHªdËr
 
HAL_PWREx_Vddio2MÚ™Ü_IRQHªdËr


	)

902 
	#HAL_PWR_Vddio2MÚ™ÜC®lback
 
HAL_PWREx_Vddio2MÚ™ÜC®lback


	)

903 
	#HAL_PWREx_Aùiv©eOv”Drive
 
HAL_PWREx_EÇbËOv”Drive


	)

904 
	#HAL_PWREx_D—ùiv©eOv”Drive
 
HAL_PWREx_Di§bËOv”Drive


	)

905 
	#HAL_PWREx_Di§bËSDADCAÇlog
 
HAL_PWREx_Di§bËSDADC


	)

906 
	#HAL_PWREx_EÇbËSDADCAÇlog
 
HAL_PWREx_EÇbËSDADC


	)

907 
	#HAL_PWREx_PVMCÚfig
 
HAL_PWREx_CÚfigPVM


	)

909 
	#PWR_MODE_NORMAL
 
PWR_PVD_MODE_NORMAL


	)

910 
	#PWR_MODE_IT_RISING
 
PWR_PVD_MODE_IT_RISING


	)

911 
	#PWR_MODE_IT_FALLING
 
PWR_PVD_MODE_IT_FALLING


	)

912 
	#PWR_MODE_IT_RISING_FALLING
 
PWR_PVD_MODE_IT_RISING_FALLING


	)

913 
	#PWR_MODE_EVENT_RISING
 
PWR_PVD_MODE_EVENT_RISING


	)

914 
	#PWR_MODE_EVENT_FALLING
 
PWR_PVD_MODE_EVENT_FALLING


	)

915 
	#PWR_MODE_EVENT_RISING_FALLING
 
PWR_PVD_MODE_EVENT_RISING_FALLING


	)

917 
	#CR_OFFSET_BB
 
PWR_CR_OFFSET_BB


	)

918 
	#CSR_OFFSET_BB
 
PWR_CSR_OFFSET_BB


	)

920 
	#DBP_B™Numb”
 
DBP_BIT_NUMBER


	)

921 
	#PVDE_B™Numb”
 
PVDE_BIT_NUMBER


	)

922 
	#PMODE_B™Numb”
 
PMODE_BIT_NUMBER


	)

923 
	#EWUP_B™Numb”
 
EWUP_BIT_NUMBER


	)

924 
	#FPDS_B™Numb”
 
FPDS_BIT_NUMBER


	)

925 
	#ODEN_B™Numb”
 
ODEN_BIT_NUMBER


	)

926 
	#ODSWEN_B™Numb”
 
ODSWEN_BIT_NUMBER


	)

927 
	#MRLVDS_B™Numb”
 
MRLVDS_BIT_NUMBER


	)

928 
	#LPLVDS_B™Numb”
 
LPLVDS_BIT_NUMBER


	)

929 
	#BRE_B™Numb”
 
BRE_BIT_NUMBER


	)

931 
	#PWR_MODE_EVT
 
PWR_PVD_MODE_NORMAL


	)

940 
	#HAL_SMBUS_SÏve_Li¡’_IT
 
HAL_SMBUS_EÇbËLi¡’_IT


	)

941 
	#HAL_SMBUS_SÏveAddrC®lback
 
HAL_SMBUS_AddrC®lback


	)

942 
	#HAL_SMBUS_SÏveLi¡’C¶tC®lback
 
HAL_SMBUS_Li¡’C¶tC®lback


	)

950 
	#HAL_SPI_FlushRxFifo
 
HAL_SPIEx_FlushRxFifo


	)

958 
	#HAL_TIM_DMAD–ayPul£C¶t
 
TIM_DMAD–ayPul£C¶t


	)

959 
	#HAL_TIM_DMAE¼Ü
 
TIM_DMAE¼Ü


	)

960 
	#HAL_TIM_DMAC­tu»C¶t
 
TIM_DMAC­tu»C¶t


	)

961 
	#HAL_TIMEx_DMACommutiÚC¶t
 
TIMEx_DMACommutiÚC¶t


	)

969 
	#HAL_UART_WakeupC®lback
 
HAL_UARTEx_WakeupC®lback


	)

977 
	#HAL_LTDC_LšeEv’C®lback
 
HAL_LTDC_LšeEv’tC®lback


	)

996 
	#AES_IT_CC
 
CRYP_IT_CC


	)

997 
	#AES_IT_ERR
 
CRYP_IT_ERR


	)

998 
	#AES_FLAG_CCF
 
CRYP_FLAG_CCF


	)

1006 
	#__HAL_GET_BOOT_MODE
 
__HAL_SYSCFG_GET_BOOT_MODE


	)

1007 
	#__HAL_REMAPMEMORY_FLASH
 
__HAL_SYSCFG_REMAPMEMORY_FLASH


	)

1008 
	#__HAL_REMAPMEMORY_SYSTEMFLASH
 
__HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH


	)

1009 
	#__HAL_REMAPMEMORY_SRAM
 
__HAL_SYSCFG_REMAPMEMORY_SRAM


	)

1010 
	#__HAL_REMAPMEMORY_FMC
 
__HAL_SYSCFG_REMAPMEMORY_FMC


	)

1011 
	#__HAL_REMAPMEMORY_FMC_SDRAM
 
__HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM


	)

1012 
	#__HAL_REMAPMEMORY_FSMC
 
__HAL_SYSCFG_REMAPMEMORY_FSMC


	)

1013 
	#__HAL_REMAPMEMORY_QUADSPI
 
__HAL_SYSCFG_REMAPMEMORY_QUADSPI


	)

1014 
	#__HAL_FMC_BANK
 
__HAL_SYSCFG_FMC_BANK


	)

1015 
	#__HAL_GET_FLAG
 
__HAL_SYSCFG_GET_FLAG


	)

1016 
	#__HAL_CLEAR_FLAG
 
__HAL_SYSCFG_CLEAR_FLAG


	)

1017 
	#__HAL_VREFINT_OUT_ENABLE
 
__HAL_SYSCFG_VREFINT_OUT_ENABLE


	)

1018 
	#__HAL_VREFINT_OUT_DISABLE
 
__HAL_SYSCFG_VREFINT_OUT_DISABLE


	)

1020 
	#SYSCFG_FLAG_VREF_READY
 
SYSCFG_FLAG_VREFINT_READY


	)

1021 
	#SYSCFG_FLAG_RC48
 
RCC_FLAG_HSI48


	)

1022 
	#IS_SYSCFG_FASTMODEPLUS_CONFIG
 
IS_I2C_FASTMODEPLUS


	)

1023 
	#UFB_MODE_B™Numb”
 
UFB_MODE_BIT_NUMBER


	)

1024 
	#CMP_PD_B™Numb”
 
CMP_PD_BIT_NUMBER


	)

1034 
	#__ADC_ENABLE
 
__HAL_ADC_ENABLE


	)

1035 
	#__ADC_DISABLE
 
__HAL_ADC_DISABLE


	)

1036 
	#__HAL_ADC_ENABLING_CONDITIONS
 
ADC_ENABLING_CONDITIONS


	)

1037 
	#__HAL_ADC_DISABLING_CONDITIONS
 
ADC_DISABLING_CONDITIONS


	)

1038 
	#__HAL_ADC_IS_ENABLED
 
ADC_IS_ENABLE


	)

1039 
	#__ADC_IS_ENABLED
 
ADC_IS_ENABLE


	)

1040 
	#__HAL_ADC_IS_SOFTWARE_START_REGULAR
 
ADC_IS_SOFTWARE_START_REGULAR


	)

1041 
	#__HAL_ADC_IS_SOFTWARE_START_INJECTED
 
ADC_IS_SOFTWARE_START_INJECTED


	)

1042 
	#__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED
 
ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED


	)

1043 
	#__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR
 
ADC_IS_CONVERSION_ONGOING_REGULAR


	)

1044 
	#__HAL_ADC_IS_CONVERSION_ONGOING_INJECTED
 
ADC_IS_CONVERSION_ONGOING_INJECTED


	)

1045 
	#__HAL_ADC_IS_CONVERSION_ONGOING
 
ADC_IS_CONVERSION_ONGOING


	)

1046 
	#__HAL_ADC_CLEAR_ERRORCODE
 
ADC_CLEAR_ERRORCODE


	)

1048 
	#__HAL_ADC_GET_RESOLUTION
 
ADC_GET_RESOLUTION


	)

1049 
	#__HAL_ADC_JSQR_RK
 
ADC_JSQR_RK


	)

1050 
	#__HAL_ADC_CFGR_AWD1CH
 
ADC_CFGR_AWD1CH_SHIFT


	)

1051 
	#__HAL_ADC_CFGR_AWD23CR
 
ADC_CFGR_AWD23CR


	)

1052 
	#__HAL_ADC_CFGR_INJECT_AUTO_CONVERSION
 
ADC_CFGR_INJECT_AUTO_CONVERSION


	)

1053 
	#__HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE
 
ADC_CFGR_INJECT_CONTEXT_QUEUE


	)

1054 
	#__HAL_ADC_CFGR_INJECT_DISCCONTINUOUS
 
ADC_CFGR_INJECT_DISCCONTINUOUS


	)

1055 
	#__HAL_ADC_CFGR_REG_DISCCONTINUOUS
 
ADC_CFGR_REG_DISCCONTINUOUS


	)

1056 
	#__HAL_ADC_CFGR_DISCONTINUOUS_NUM
 
ADC_CFGR_DISCONTINUOUS_NUM


	)

1057 
	#__HAL_ADC_CFGR_AUTOWAIT
 
ADC_CFGR_AUTOWAIT


	)

1058 
	#__HAL_ADC_CFGR_CONTINUOUS
 
ADC_CFGR_CONTINUOUS


	)

1059 
	#__HAL_ADC_CFGR_OVERRUN
 
ADC_CFGR_OVERRUN


	)

1060 
	#__HAL_ADC_CFGR_DMACONTREQ
 
ADC_CFGR_DMACONTREQ


	)

1061 
	#__HAL_ADC_CFGR_EXTSEL
 
ADC_CFGR_EXTSEL_SET


	)

1062 
	#__HAL_ADC_JSQR_JEXTSEL
 
ADC_JSQR_JEXTSEL_SET


	)

1063 
	#__HAL_ADC_OFR_CHANNEL
 
ADC_OFR_CHANNEL


	)

1064 
	#__HAL_ADC_DIFSEL_CHANNEL
 
ADC_DIFSEL_CHANNEL


	)

1065 
	#__HAL_ADC_CALFACT_DIFF_SET
 
ADC_CALFACT_DIFF_SET


	)

1066 
	#__HAL_ADC_CALFACT_DIFF_GET
 
ADC_CALFACT_DIFF_GET


	)

1067 
	#__HAL_ADC_TRX_HIGHTHRESHOLD
 
ADC_TRX_HIGHTHRESHOLD


	)

1069 
	#__HAL_ADC_OFFSET_SHIFT_RESOLUTION
 
ADC_OFFSET_SHIFT_RESOLUTION


	)

1070 
	#__HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION
 
ADC_AWD1THRESHOLD_SHIFT_RESOLUTION


	)

1071 
	#__HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION
 
ADC_AWD23THRESHOLD_SHIFT_RESOLUTION


	)

1072 
	#__HAL_ADC_COMMON_REGISTER
 
ADC_COMMON_REGISTER


	)

1073 
	#__HAL_ADC_COMMON_CCR_MULTI
 
ADC_COMMON_CCR_MULTI


	)

1074 
	#__HAL_ADC_MULTIMODE_IS_ENABLED
 
ADC_MULTIMODE_IS_ENABLE


	)

1075 
	#__ADC_MULTIMODE_IS_ENABLED
 
ADC_MULTIMODE_IS_ENABLE


	)

1076 
	#__HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER
 
ADC_NONMULTIMODE_OR_MULTIMODEMASTER


	)

1077 
	#__HAL_ADC_COMMON_ADC_OTHER
 
ADC_COMMON_ADC_OTHER


	)

1078 
	#__HAL_ADC_MULTI_SLAVE
 
ADC_MULTI_SLAVE


	)

1080 
	#__HAL_ADC_SQR1_L
 
ADC_SQR1_L_SHIFT


	)

1081 
	#__HAL_ADC_JSQR_JL
 
ADC_JSQR_JL_SHIFT


	)

1082 
	#__HAL_ADC_JSQR_RK_JL
 
ADC_JSQR_RK_JL


	)

1083 
	#__HAL_ADC_CR1_DISCONTINUOUS_NUM
 
ADC_CR1_DISCONTINUOUS_NUM


	)

1084 
	#__HAL_ADC_CR1_SCAN
 
ADC_CR1_SCAN_SET


	)

1085 
	#__HAL_ADC_CONVCYCLES_MAX_RANGE
 
ADC_CONVCYCLES_MAX_RANGE


	)

1086 
	#__HAL_ADC_CLOCK_PRESCALER_RANGE
 
ADC_CLOCK_PRESCALER_RANGE


	)

1087 
	#__HAL_ADC_GET_CLOCK_PRESCALER
 
ADC_GET_CLOCK_PRESCALER


	)

1089 
	#__HAL_ADC_SQR1
 
ADC_SQR1


	)

1090 
	#__HAL_ADC_SMPR1
 
ADC_SMPR1


	)

1091 
	#__HAL_ADC_SMPR2
 
ADC_SMPR2


	)

1092 
	#__HAL_ADC_SQR3_RK
 
ADC_SQR3_RK


	)

1093 
	#__HAL_ADC_SQR2_RK
 
ADC_SQR2_RK


	)

1094 
	#__HAL_ADC_SQR1_RK
 
ADC_SQR1_RK


	)

1095 
	#__HAL_ADC_CR2_CONTINUOUS
 
ADC_CR2_CONTINUOUS


	)

1096 
	#__HAL_ADC_CR1_DISCONTINUOUS
 
ADC_CR1_DISCONTINUOUS


	)

1097 
	#__HAL_ADC_CR1_SCANCONV
 
ADC_CR1_SCANCONV


	)

1098 
	#__HAL_ADC_CR2_EOCS–eùiÚ
 
ADC_CR2_EOCS–eùiÚ


	)

1099 
	#__HAL_ADC_CR2_DMACÚtReq
 
ADC_CR2_DMACÚtReq


	)

1100 
	#__HAL_ADC_GET_RESOLUTION
 
ADC_GET_RESOLUTION


	)

1101 
	#__HAL_ADC_JSQR
 
ADC_JSQR


	)

1103 
	#__HAL_ADC_CHSELR_CHANNEL
 
ADC_CHSELR_CHANNEL


	)

1104 
	#__HAL_ADC_CFGR1_REG_DISCCONTINUOUS
 
ADC_CFGR1_REG_DISCCONTINUOUS


	)

1105 
	#__HAL_ADC_CFGR1_AUTOOFF
 
ADC_CFGR1_AUTOOFF


	)

1106 
	#__HAL_ADC_CFGR1_AUTOWAIT
 
ADC_CFGR1_AUTOWAIT


	)

1107 
	#__HAL_ADC_CFGR1_CONTINUOUS
 
ADC_CFGR1_CONTINUOUS


	)

1108 
	#__HAL_ADC_CFGR1_OVERRUN
 
ADC_CFGR1_OVERRUN


	)

1109 
	#__HAL_ADC_CFGR1_SCANDIR
 
ADC_CFGR1_SCANDIR


	)

1110 
	#__HAL_ADC_CFGR1_DMACONTREQ
 
ADC_CFGR1_DMACONTREQ


	)

1119 
	#__HAL_DHR12R1_ALIGNEMENT
 
DAC_DHR12R1_ALIGNMENT


	)

1120 
	#__HAL_DHR12R2_ALIGNEMENT
 
DAC_DHR12R2_ALIGNMENT


	)

1121 
	#__HAL_DHR12RD_ALIGNEMENT
 
DAC_DHR12RD_ALIGNMENT


	)

1122 
	#IS_DAC_GENERATE_WAVE
 
IS_DAC_WAVE


	)

1131 
	#__HAL_FREEZE_TIM1_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM1


	)

1132 
	#__HAL_UNFREEZE_TIM1_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM1


	)

1133 
	#__HAL_FREEZE_TIM2_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM2


	)

1134 
	#__HAL_UNFREEZE_TIM2_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM2


	)

1135 
	#__HAL_FREEZE_TIM3_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM3


	)

1136 
	#__HAL_UNFREEZE_TIM3_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM3


	)

1137 
	#__HAL_FREEZE_TIM4_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM4


	)

1138 
	#__HAL_UNFREEZE_TIM4_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM4


	)

1139 
	#__HAL_FREEZE_TIM5_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM5


	)

1140 
	#__HAL_UNFREEZE_TIM5_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM5


	)

1141 
	#__HAL_FREEZE_TIM6_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM6


	)

1142 
	#__HAL_UNFREEZE_TIM6_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM6


	)

1143 
	#__HAL_FREEZE_TIM7_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM7


	)

1144 
	#__HAL_UNFREEZE_TIM7_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM7


	)

1145 
	#__HAL_FREEZE_TIM8_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM8


	)

1146 
	#__HAL_UNFREEZE_TIM8_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM8


	)

1148 
	#__HAL_FREEZE_TIM9_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM9


	)

1149 
	#__HAL_UNFREEZE_TIM9_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM9


	)

1150 
	#__HAL_FREEZE_TIM10_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM10


	)

1151 
	#__HAL_UNFREEZE_TIM10_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM10


	)

1152 
	#__HAL_FREEZE_TIM11_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM11


	)

1153 
	#__HAL_UNFREEZE_TIM11_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM11


	)

1154 
	#__HAL_FREEZE_TIM12_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM12


	)

1155 
	#__HAL_UNFREEZE_TIM12_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM12


	)

1156 
	#__HAL_FREEZE_TIM13_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM13


	)

1157 
	#__HAL_UNFREEZE_TIM13_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM13


	)

1158 
	#__HAL_FREEZE_TIM14_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM14


	)

1159 
	#__HAL_UNFREEZE_TIM14_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM14


	)

1160 
	#__HAL_FREEZE_CAN2_DBGMCU
 
__HAL_DBGMCU_FREEZE_CAN2


	)

1161 
	#__HAL_UNFREEZE_CAN2_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_CAN2


	)

1164 
	#__HAL_FREEZE_TIM15_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM15


	)

1165 
	#__HAL_UNFREEZE_TIM15_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM15


	)

1166 
	#__HAL_FREEZE_TIM16_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM16


	)

1167 
	#__HAL_UNFREEZE_TIM16_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM16


	)

1168 
	#__HAL_FREEZE_TIM17_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM17


	)

1169 
	#__HAL_UNFREEZE_TIM17_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM17


	)

1170 
	#__HAL_FREEZE_RTC_DBGMCU
 
__HAL_DBGMCU_FREEZE_RTC


	)

1171 
	#__HAL_UNFREEZE_RTC_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_RTC


	)

1172 
	#__HAL_FREEZE_WWDG_DBGMCU
 
__HAL_DBGMCU_FREEZE_WWDG


	)

1173 
	#__HAL_UNFREEZE_WWDG_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_WWDG


	)

1174 
	#__HAL_FREEZE_IWDG_DBGMCU
 
__HAL_DBGMCU_FREEZE_IWDG


	)

1175 
	#__HAL_UNFREEZE_IWDG_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_IWDG


	)

1176 
	#__HAL_FREEZE_I2C1_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT


	)

1177 
	#__HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT


	)

1178 
	#__HAL_FREEZE_I2C2_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT


	)

1179 
	#__HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT


	)

1180 
	#__HAL_FREEZE_I2C3_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_FREEZE_I2C3_TIMEOUT


	)

1181 
	#__HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT


	)

1182 
	#__HAL_FREEZE_CAN1_DBGMCU
 
__HAL_DBGMCU_FREEZE_CAN1


	)

1183 
	#__HAL_UNFREEZE_CAN1_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_CAN1


	)

1184 
	#__HAL_FREEZE_LPTIM1_DBGMCU
 
__HAL_DBGMCU_FREEZE_LPTIM1


	)

1185 
	#__HAL_UNFREEZE_LPTIM1_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_LPTIM1


	)

1186 
	#__HAL_FREEZE_LPTIM2_DBGMCU
 
__HAL_DBGMCU_FREEZE_LPTIM2


	)

1187 
	#__HAL_UNFREEZE_LPTIM2_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_LPTIM2


	)

1197 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
() : \

1198 
	`__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
())

	)

1199 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
() : \

1200 
	`__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
())

	)

1201 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
() : \

1202 
	`__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
())

	)

1203 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
() : \

1204 
	`__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
())

	)

1205 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
() : \

1206 
	`__HAL_COMP_COMP2_EXTI_ENABLE_IT
())

	)

1207 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
() : \

1208 
	`__HAL_COMP_COMP2_EXTI_DISABLE_IT
())

	)

1209 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
() : \

1210 
	`__HAL_COMP_COMP2_EXTI_GET_FLAG
())

	)

1211 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
() : \

1212 
	`__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
())

	)

1213 
	#__HAL_COMP_GET_EXTI_LINE
 
COMP_GET_EXTI_LINE


	)

1223 
	#IS_DAC_WAVE
(
WAVE
è(((WAVEè=ð
DAC_WAVE_NONE
) || \

1224 ((
WAVE
è=ð
DAC_WAVE_NOISE
)|| \

1225 ((
WAVE
è=ð
DAC_WAVE_TRIANGLE
))

	)

1235 
	#IS_WRPAREA
 
IS_OB_WRPAREA


	)

1236 
	#IS_TYPEPROGRAM
 
IS_FLASH_TYPEPROGRAM


	)

1237 
	#IS_TYPEPROGRAMFLASH
 
IS_FLASH_TYPEPROGRAM


	)

1238 
	#IS_TYPEERASE
 
IS_FLASH_TYPEERASE


	)

1239 
	#IS_NBSECTORS
 
IS_FLASH_NBSECTORS


	)

1240 
	#IS_OB_WDG_SOURCE
 
IS_OB_IWDG_SOURCE


	)

1250 
	#__HAL_I2C_RESET_CR2
 
I2C_RESET_CR2


	)

1251 
	#__HAL_I2C_GENERATE_START
 
I2C_GENERATE_START


	)

1252 
	#__HAL_I2C_FREQ_RANGE
 
I2C_FREQ_RANGE


	)

1253 
	#__HAL_I2C_RISE_TIME
 
I2C_RISE_TIME


	)

1254 
	#__HAL_I2C_SPEED_STANDARD
 
I2C_SPEED_STANDARD


	)

1255 
	#__HAL_I2C_SPEED_FAST
 
I2C_SPEED_FAST


	)

1256 
	#__HAL_I2C_SPEED
 
I2C_SPEED


	)

1257 
	#__HAL_I2C_7BIT_ADD_WRITE
 
I2C_7BIT_ADD_WRITE


	)

1258 
	#__HAL_I2C_7BIT_ADD_READ
 
I2C_7BIT_ADD_READ


	)

1259 
	#__HAL_I2C_10BIT_ADDRESS
 
I2C_10BIT_ADDRESS


	)

1260 
	#__HAL_I2C_10BIT_HEADER_WRITE
 
I2C_10BIT_HEADER_WRITE


	)

1261 
	#__HAL_I2C_10BIT_HEADER_READ
 
I2C_10BIT_HEADER_READ


	)

1262 
	#__HAL_I2C_MEM_ADD_MSB
 
I2C_MEM_ADD_MSB


	)

1263 
	#__HAL_I2C_MEM_ADD_LSB
 
I2C_MEM_ADD_LSB


	)

1264 
	#__HAL_I2C_FREQRANGE
 
I2C_FREQRANGE


	)

1273 
	#IS_I2S_INSTANCE
 
IS_I2S_ALL_INSTANCE


	)

1274 
	#IS_I2S_INSTANCE_EXT
 
IS_I2S_ALL_INSTANCE_EXT


	)

1284 
	#__IRDA_DISABLE
 
__HAL_IRDA_DISABLE


	)

1285 
	#__IRDA_ENABLE
 
__HAL_IRDA_ENABLE


	)

1287 
	#__HAL_IRDA_GETCLOCKSOURCE
 
IRDA_GETCLOCKSOURCE


	)

1288 
	#__HAL_IRDA_MASK_COMPUTATION
 
IRDA_MASK_COMPUTATION


	)

1289 
	#__IRDA_GETCLOCKSOURCE
 
IRDA_GETCLOCKSOURCE


	)

1290 
	#__IRDA_MASK_COMPUTATION
 
IRDA_MASK_COMPUTATION


	)

1292 
	#IS_IRDA_ONEBIT_SAMPLE
 
IS_IRDA_ONE_BIT_SAMPLE


	)

1303 
	#__HAL_IWDG_ENABLE_WRITE_ACCESS
 
IWDG_ENABLE_WRITE_ACCESS


	)

1304 
	#__HAL_IWDG_DISABLE_WRITE_ACCESS
 
IWDG_DISABLE_WRITE_ACCESS


	)

1314 
	#__HAL_LPTIM_ENABLE_INTERRUPT
 
__HAL_LPTIM_ENABLE_IT


	)

1315 
	#__HAL_LPTIM_DISABLE_INTERRUPT
 
__HAL_LPTIM_DISABLE_IT


	)

1316 
	#__HAL_LPTIM_GET_ITSTATUS
 
__HAL_LPTIM_GET_IT_SOURCE


	)

1326 
	#__OPAMP_CSR_OPAXPD
 
OPAMP_CSR_OPAXPD


	)

1327 
	#__OPAMP_CSR_S3SELX
 
OPAMP_CSR_S3SELX


	)

1328 
	#__OPAMP_CSR_S4SELX
 
OPAMP_CSR_S4SELX


	)

1329 
	#__OPAMP_CSR_S5SELX
 
OPAMP_CSR_S5SELX


	)

1330 
	#__OPAMP_CSR_S6SELX
 
OPAMP_CSR_S6SELX


	)

1331 
	#__OPAMP_CSR_OPAXCAL_L
 
OPAMP_CSR_OPAXCAL_L


	)

1332 
	#__OPAMP_CSR_OPAXCAL_H
 
OPAMP_CSR_OPAXCAL_H


	)

1333 
	#__OPAMP_CSR_OPAXLPM
 
OPAMP_CSR_OPAXLPM


	)

1334 
	#__OPAMP_CSR_ALL_SWITCHES
 
OPAMP_CSR_ALL_SWITCHES


	)

1335 
	#__OPAMP_CSR_ANAWSELX
 
OPAMP_CSR_ANAWSELX


	)

1336 
	#__OPAMP_CSR_OPAXCALOUT
 
OPAMP_CSR_OPAXCALOUT


	)

1337 
	#__OPAMP_OFFSET_TRIM_BITSPOSITION
 
OPAMP_OFFSET_TRIM_BITSPOSITION


	)

1338 
	#__OPAMP_OFFSET_TRIM_SET
 
OPAMP_OFFSET_TRIM_SET


	)

1348 
	#__HAL_PVD_EVENT_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_EVENT


	)

1349 
	#__HAL_PVD_EVENT_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_EVENT


	)

1350 
	#__HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE


	)

1351 
	#__HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE


	)

1352 
	#__HAL_PVD_EXTI_RISINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE


	)

1353 
	#__HAL_PVD_EXTI_RISINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE


	)

1354 
	#__HAL_PVM_EVENT_DISABLE
 
__HAL_PWR_PVM_EVENT_DISABLE


	)

1355 
	#__HAL_PVM_EVENT_ENABLE
 
__HAL_PWR_PVM_EVENT_ENABLE


	)

1356 
	#__HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE
 
__HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE


	)

1357 
	#__HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE
 
__HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE


	)

1358 
	#__HAL_PVM_EXTI_RISINGTRIGGER_DISABLE
 
__HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE


	)

1359 
	#__HAL_PVM_EXTI_RISINGTRIGGER_ENABLE
 
__HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE


	)

1360 
	#__HAL_PWR_INTERNALWAKEUP_DISABLE
 
HAL_PWREx_Di§bËIÁ”ÇlWakeUpLše


	)

1361 
	#__HAL_PWR_INTERNALWAKEUP_ENABLE
 
HAL_PWREx_EÇbËIÁ”ÇlWakeUpLše


	)

1362 
	#__HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE
 
HAL_PWREx_Di§bËPuÎUpPuÎDownCÚfig


	)

1363 
	#__HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE
 
HAL_PWREx_EÇbËPuÎUpPuÎDownCÚfig


	)

1364 
	#__HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER
(è
	`__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
();
	`__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
()

	)

1365 
	#__HAL_PWR_PVD_EXTI_EVENT_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_EVENT


	)

1366 
	#__HAL_PWR_PVD_EXTI_EVENT_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_EVENT


	)

1367 
	#__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE


	)

1368 
	#__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE


	)

1369 
	#__HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE


	)

1370 
	#__HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE


	)

1371 
	#__HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE


	)

1372 
	#__HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER
 
__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE


	)

1373 
	#__HAL_PWR_PVM_DISABLE
(è
	`HAL_PWREx_Di§bËPVM1
();
	`HAL_PWREx_Di§bËPVM2
();
	`HAL_PWREx_Di§bËPVM3
();
	`HAL_PWREx_Di§bËPVM4
()

	)

1374 
	#__HAL_PWR_PVM_ENABLE
(è
	`HAL_PWREx_EÇbËPVM1
();
	`HAL_PWREx_EÇbËPVM2
();
	`HAL_PWREx_EÇbËPVM3
();
	`HAL_PWREx_EÇbËPVM4
()

	)

1375 
	#__HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE
 
HAL_PWREx_Di§bËSRAM2CÚ‹ÁR‘’tiÚ


	)

1376 
	#__HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE
 
HAL_PWREx_EÇbËSRAM2CÚ‹ÁR‘’tiÚ


	)

1377 
	#__HAL_PWR_VDDIO2_DISABLE
 
HAL_PWREx_Di§bËVddIO2


	)

1378 
	#__HAL_PWR_VDDIO2_ENABLE
 
HAL_PWREx_EÇbËVddIO2


	)

1379 
	#__HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER
 
__HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE


	)

1380 
	#__HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE


	)

1381 
	#__HAL_PWR_VDDUSB_DISABLE
 
HAL_PWREx_Di§bËVddUSB


	)

1382 
	#__HAL_PWR_VDDUSB_ENABLE
 
HAL_PWREx_EÇbËVddUSB


	)

1384 #ià
defšed
 (
STM32F4
)

1385 
	#__HAL_PVD_EXTI_ENABLE_IT
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_ENABLE_IT
()

	)

1386 
	#__HAL_PVD_EXTI_DISABLE_IT
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_DISABLE_IT
()

	)

1387 
	#__HAL_PVD_EXTI_GET_FLAG
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_GET_FLAG
()

	)

1388 
	#__HAL_PVD_EXTI_CLEAR_FLAG
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_CLEAR_FLAG
()

	)

1389 
	#__HAL_PVD_EXTI_GENERATE_SWIT
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_GENERATE_SWIT
()

	)

1391 
	#__HAL_PVD_EXTI_CLEAR_FLAG
 
__HAL_PWR_PVD_EXTI_CLEAR_FLAG


	)

1392 
	#__HAL_PVD_EXTI_DISABLE_IT
 
__HAL_PWR_PVD_EXTI_DISABLE_IT


	)

1393 
	#__HAL_PVD_EXTI_ENABLE_IT
 
__HAL_PWR_PVD_EXTI_ENABLE_IT


	)

1394 
	#__HAL_PVD_EXTI_GENERATE_SWIT
 
__HAL_PWR_PVD_EXTI_GENERATE_SWIT


	)

1395 
	#__HAL_PVD_EXTI_GET_FLAG
 
__HAL_PWR_PVD_EXTI_GET_FLAG


	)

1406 
	#RCC_StÝWakeUpClock_MSI
 
RCC_STOP_WAKEUPCLOCK_MSI


	)

1407 
	#RCC_StÝWakeUpClock_HSI
 
RCC_STOP_WAKEUPCLOCK_HSI


	)

1409 
	#HAL_RCC_CCSC®lback
 
HAL_RCC_CSSC®lback


	)

1410 
	#HAL_RC48_EÇbËBufãr_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_RCCEx_EÇbËHSI48_VREFINT
(è: 
	`HAL_RCCEx_Di§bËHSI48_VREFINT
())

	)

1412 
	#__ADC_CLK_DISABLE
 
__HAL_RCC_ADC_CLK_DISABLE


	)

1413 
	#__ADC_CLK_ENABLE
 
__HAL_RCC_ADC_CLK_ENABLE


	)

1414 
	#__ADC_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC_CLK_SLEEP_DISABLE


	)

1415 
	#__ADC_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC_CLK_SLEEP_ENABLE


	)

1416 
	#__ADC_FORCE_RESET
 
__HAL_RCC_ADC_FORCE_RESET


	)

1417 
	#__ADC_RELEASE_RESET
 
__HAL_RCC_ADC_RELEASE_RESET


	)

1418 
	#__ADC1_CLK_DISABLE
 
__HAL_RCC_ADC1_CLK_DISABLE


	)

1419 
	#__ADC1_CLK_ENABLE
 
__HAL_RCC_ADC1_CLK_ENABLE


	)

1420 
	#__ADC1_FORCE_RESET
 
__HAL_RCC_ADC1_FORCE_RESET


	)

1421 
	#__ADC1_RELEASE_RESET
 
__HAL_RCC_ADC1_RELEASE_RESET


	)

1422 
	#__ADC1_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC1_CLK_SLEEP_ENABLE


	)

1423 
	#__ADC1_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC1_CLK_SLEEP_DISABLE


	)

1424 
	#__ADC2_CLK_DISABLE
 
__HAL_RCC_ADC2_CLK_DISABLE


	)

1425 
	#__ADC2_CLK_ENABLE
 
__HAL_RCC_ADC2_CLK_ENABLE


	)

1426 
	#__ADC2_FORCE_RESET
 
__HAL_RCC_ADC2_FORCE_RESET


	)

1427 
	#__ADC2_RELEASE_RESET
 
__HAL_RCC_ADC2_RELEASE_RESET


	)

1428 
	#__ADC3_CLK_DISABLE
 
__HAL_RCC_ADC3_CLK_DISABLE


	)

1429 
	#__ADC3_CLK_ENABLE
 
__HAL_RCC_ADC3_CLK_ENABLE


	)

1430 
	#__ADC3_FORCE_RESET
 
__HAL_RCC_ADC3_FORCE_RESET


	)

1431 
	#__ADC3_RELEASE_RESET
 
__HAL_RCC_ADC3_RELEASE_RESET


	)

1432 
	#__AES_CLK_DISABLE
 
__HAL_RCC_AES_CLK_DISABLE


	)

1433 
	#__AES_CLK_ENABLE
 
__HAL_RCC_AES_CLK_ENABLE


	)

1434 
	#__AES_CLK_SLEEP_DISABLE
 
__HAL_RCC_AES_CLK_SLEEP_DISABLE


	)

1435 
	#__AES_CLK_SLEEP_ENABLE
 
__HAL_RCC_AES_CLK_SLEEP_ENABLE


	)

1436 
	#__AES_FORCE_RESET
 
__HAL_RCC_AES_FORCE_RESET


	)

1437 
	#__AES_RELEASE_RESET
 
__HAL_RCC_AES_RELEASE_RESET


	)

1438 
	#__CRYP_CLK_SLEEP_ENABLE
 
__HAL_RCC_CRYP_CLK_SLEEP_ENABLE


	)

1439 
	#__CRYP_CLK_SLEEP_DISABLE
 
__HAL_RCC_CRYP_CLK_SLEEP_DISABLE


	)

1440 
	#__CRYP_CLK_ENABLE
 
__HAL_RCC_CRYP_CLK_ENABLE


	)

1441 
	#__CRYP_CLK_DISABLE
 
__HAL_RCC_CRYP_CLK_DISABLE


	)

1442 
	#__CRYP_FORCE_RESET
 
__HAL_RCC_CRYP_FORCE_RESET


	)

1443 
	#__CRYP_RELEASE_RESET
 
__HAL_RCC_CRYP_RELEASE_RESET


	)

1444 
	#__AFIO_CLK_DISABLE
 
__HAL_RCC_AFIO_CLK_DISABLE


	)

1445 
	#__AFIO_CLK_ENABLE
 
__HAL_RCC_AFIO_CLK_ENABLE


	)

1446 
	#__AFIO_FORCE_RESET
 
__HAL_RCC_AFIO_FORCE_RESET


	)

1447 
	#__AFIO_RELEASE_RESET
 
__HAL_RCC_AFIO_RELEASE_RESET


	)

1448 
	#__AHB_FORCE_RESET
 
__HAL_RCC_AHB_FORCE_RESET


	)

1449 
	#__AHB_RELEASE_RESET
 
__HAL_RCC_AHB_RELEASE_RESET


	)

1450 
	#__AHB1_FORCE_RESET
 
__HAL_RCC_AHB1_FORCE_RESET


	)

1451 
	#__AHB1_RELEASE_RESET
 
__HAL_RCC_AHB1_RELEASE_RESET


	)

1452 
	#__AHB2_FORCE_RESET
 
__HAL_RCC_AHB2_FORCE_RESET


	)

1453 
	#__AHB2_RELEASE_RESET
 
__HAL_RCC_AHB2_RELEASE_RESET


	)

1454 
	#__AHB3_FORCE_RESET
 
__HAL_RCC_AHB3_FORCE_RESET


	)

1455 
	#__AHB3_RELEASE_RESET
 
__HAL_RCC_AHB3_RELEASE_RESET


	)

1456 
	#__APB1_FORCE_RESET
 
__HAL_RCC_APB1_FORCE_RESET


	)

1457 
	#__APB1_RELEASE_RESET
 
__HAL_RCC_APB1_RELEASE_RESET


	)

1458 
	#__APB2_FORCE_RESET
 
__HAL_RCC_APB2_FORCE_RESET


	)

1459 
	#__APB2_RELEASE_RESET
 
__HAL_RCC_APB2_RELEASE_RESET


	)

1460 
	#__BKP_CLK_DISABLE
 
__HAL_RCC_BKP_CLK_DISABLE


	)

1461 
	#__BKP_CLK_ENABLE
 
__HAL_RCC_BKP_CLK_ENABLE


	)

1462 
	#__BKP_FORCE_RESET
 
__HAL_RCC_BKP_FORCE_RESET


	)

1463 
	#__BKP_RELEASE_RESET
 
__HAL_RCC_BKP_RELEASE_RESET


	)

1464 
	#__CAN1_CLK_DISABLE
 
__HAL_RCC_CAN1_CLK_DISABLE


	)

1465 
	#__CAN1_CLK_ENABLE
 
__HAL_RCC_CAN1_CLK_ENABLE


	)

1466 
	#__CAN1_CLK_SLEEP_DISABLE
 
__HAL_RCC_CAN1_CLK_SLEEP_DISABLE


	)

1467 
	#__CAN1_CLK_SLEEP_ENABLE
 
__HAL_RCC_CAN1_CLK_SLEEP_ENABLE


	)

1468 
	#__CAN1_FORCE_RESET
 
__HAL_RCC_CAN1_FORCE_RESET


	)

1469 
	#__CAN1_RELEASE_RESET
 
__HAL_RCC_CAN1_RELEASE_RESET


	)

1470 
	#__CAN_CLK_DISABLE
 
__HAL_RCC_CAN1_CLK_DISABLE


	)

1471 
	#__CAN_CLK_ENABLE
 
__HAL_RCC_CAN1_CLK_ENABLE


	)

1472 
	#__CAN_FORCE_RESET
 
__HAL_RCC_CAN1_FORCE_RESET


	)

1473 
	#__CAN_RELEASE_RESET
 
__HAL_RCC_CAN1_RELEASE_RESET


	)

1474 
	#__CAN2_CLK_DISABLE
 
__HAL_RCC_CAN2_CLK_DISABLE


	)

1475 
	#__CAN2_CLK_ENABLE
 
__HAL_RCC_CAN2_CLK_ENABLE


	)

1476 
	#__CAN2_FORCE_RESET
 
__HAL_RCC_CAN2_FORCE_RESET


	)

1477 
	#__CAN2_RELEASE_RESET
 
__HAL_RCC_CAN2_RELEASE_RESET


	)

1478 
	#__CEC_CLK_DISABLE
 
__HAL_RCC_CEC_CLK_DISABLE


	)

1479 
	#__CEC_CLK_ENABLE
 
__HAL_RCC_CEC_CLK_ENABLE


	)

1480 
	#__COMP_CLK_DISABLE
 
__HAL_RCC_COMP_CLK_DISABLE


	)

1481 
	#__COMP_CLK_ENABLE
 
__HAL_RCC_COMP_CLK_ENABLE


	)

1482 
	#__COMP_FORCE_RESET
 
__HAL_RCC_COMP_FORCE_RESET


	)

1483 
	#__COMP_RELEASE_RESET
 
__HAL_RCC_COMP_RELEASE_RESET


	)

1484 
	#__COMP_CLK_SLEEP_ENABLE
 
__HAL_RCC_COMP_CLK_SLEEP_ENABLE


	)

1485 
	#__COMP_CLK_SLEEP_DISABLE
 
__HAL_RCC_COMP_CLK_SLEEP_DISABLE


	)

1486 
	#__CEC_FORCE_RESET
 
__HAL_RCC_CEC_FORCE_RESET


	)

1487 
	#__CEC_RELEASE_RESET
 
__HAL_RCC_CEC_RELEASE_RESET


	)

1488 
	#__CRC_CLK_DISABLE
 
__HAL_RCC_CRC_CLK_DISABLE


	)

1489 
	#__CRC_CLK_ENABLE
 
__HAL_RCC_CRC_CLK_ENABLE


	)

1490 
	#__CRC_CLK_SLEEP_DISABLE
 
__HAL_RCC_CRC_CLK_SLEEP_DISABLE


	)

1491 
	#__CRC_CLK_SLEEP_ENABLE
 
__HAL_RCC_CRC_CLK_SLEEP_ENABLE


	)

1492 
	#__CRC_FORCE_RESET
 
__HAL_RCC_CRC_FORCE_RESET


	)

1493 
	#__CRC_RELEASE_RESET
 
__HAL_RCC_CRC_RELEASE_RESET


	)

1494 
	#__DAC_CLK_DISABLE
 
__HAL_RCC_DAC_CLK_DISABLE


	)

1495 
	#__DAC_CLK_ENABLE
 
__HAL_RCC_DAC_CLK_ENABLE


	)

1496 
	#__DAC_FORCE_RESET
 
__HAL_RCC_DAC_FORCE_RESET


	)

1497 
	#__DAC_RELEASE_RESET
 
__HAL_RCC_DAC_RELEASE_RESET


	)

1498 
	#__DAC1_CLK_DISABLE
 
__HAL_RCC_DAC1_CLK_DISABLE


	)

1499 
	#__DAC1_CLK_ENABLE
 
__HAL_RCC_DAC1_CLK_ENABLE


	)

1500 
	#__DAC1_CLK_SLEEP_DISABLE
 
__HAL_RCC_DAC1_CLK_SLEEP_DISABLE


	)

1501 
	#__DAC1_CLK_SLEEP_ENABLE
 
__HAL_RCC_DAC1_CLK_SLEEP_ENABLE


	)

1502 
	#__DAC1_FORCE_RESET
 
__HAL_RCC_DAC1_FORCE_RESET


	)

1503 
	#__DAC1_RELEASE_RESET
 
__HAL_RCC_DAC1_RELEASE_RESET


	)

1504 
	#__DBGMCU_CLK_ENABLE
 
__HAL_RCC_DBGMCU_CLK_ENABLE


	)

1505 
	#__DBGMCU_CLK_DISABLE
 
__HAL_RCC_DBGMCU_CLK_DISABLE


	)

1506 
	#__DBGMCU_FORCE_RESET
 
__HAL_RCC_DBGMCU_FORCE_RESET


	)

1507 
	#__DBGMCU_RELEASE_RESET
 
__HAL_RCC_DBGMCU_RELEASE_RESET


	)

1508 
	#__DFSDM_CLK_DISABLE
 
__HAL_RCC_DFSDM_CLK_DISABLE


	)

1509 
	#__DFSDM_CLK_ENABLE
 
__HAL_RCC_DFSDM_CLK_ENABLE


	)

1510 
	#__DFSDM_CLK_SLEEP_DISABLE
 
__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE


	)

1511 
	#__DFSDM_CLK_SLEEP_ENABLE
 
__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE


	)

1512 
	#__DFSDM_FORCE_RESET
 
__HAL_RCC_DFSDM_FORCE_RESET


	)

1513 
	#__DFSDM_RELEASE_RESET
 
__HAL_RCC_DFSDM_RELEASE_RESET


	)

1514 
	#__DMA1_CLK_DISABLE
 
__HAL_RCC_DMA1_CLK_DISABLE


	)

1515 
	#__DMA1_CLK_ENABLE
 
__HAL_RCC_DMA1_CLK_ENABLE


	)

1516 
	#__DMA1_CLK_SLEEP_DISABLE
 
__HAL_RCC_DMA1_CLK_SLEEP_DISABLE


	)

1517 
	#__DMA1_CLK_SLEEP_ENABLE
 
__HAL_RCC_DMA1_CLK_SLEEP_ENABLE


	)

1518 
	#__DMA1_FORCE_RESET
 
__HAL_RCC_DMA1_FORCE_RESET


	)

1519 
	#__DMA1_RELEASE_RESET
 
__HAL_RCC_DMA1_RELEASE_RESET


	)

1520 
	#__DMA2_CLK_DISABLE
 
__HAL_RCC_DMA2_CLK_DISABLE


	)

1521 
	#__DMA2_CLK_ENABLE
 
__HAL_RCC_DMA2_CLK_ENABLE


	)

1522 
	#__DMA2_CLK_SLEEP_DISABLE
 
__HAL_RCC_DMA2_CLK_SLEEP_DISABLE


	)

1523 
	#__DMA2_CLK_SLEEP_ENABLE
 
__HAL_RCC_DMA2_CLK_SLEEP_ENABLE


	)

1524 
	#__DMA2_FORCE_RESET
 
__HAL_RCC_DMA2_FORCE_RESET


	)

1525 
	#__DMA2_RELEASE_RESET
 
__HAL_RCC_DMA2_RELEASE_RESET


	)

1526 
	#__ETHMAC_CLK_DISABLE
 
__HAL_RCC_ETHMAC_CLK_DISABLE


	)

1527 
	#__ETHMAC_CLK_ENABLE
 
__HAL_RCC_ETHMAC_CLK_ENABLE


	)

1528 
	#__ETHMAC_FORCE_RESET
 
__HAL_RCC_ETHMAC_FORCE_RESET


	)

1529 
	#__ETHMAC_RELEASE_RESET
 
__HAL_RCC_ETHMAC_RELEASE_RESET


	)

1530 
	#__ETHMACRX_CLK_DISABLE
 
__HAL_RCC_ETHMACRX_CLK_DISABLE


	)

1531 
	#__ETHMACRX_CLK_ENABLE
 
__HAL_RCC_ETHMACRX_CLK_ENABLE


	)

1532 
	#__ETHMACTX_CLK_DISABLE
 
__HAL_RCC_ETHMACTX_CLK_DISABLE


	)

1533 
	#__ETHMACTX_CLK_ENABLE
 
__HAL_RCC_ETHMACTX_CLK_ENABLE


	)

1534 
	#__FIREWALL_CLK_DISABLE
 
__HAL_RCC_FIREWALL_CLK_DISABLE


	)

1535 
	#__FIREWALL_CLK_ENABLE
 
__HAL_RCC_FIREWALL_CLK_ENABLE


	)

1536 
	#__FLASH_CLK_DISABLE
 
__HAL_RCC_FLASH_CLK_DISABLE


	)

1537 
	#__FLASH_CLK_ENABLE
 
__HAL_RCC_FLASH_CLK_ENABLE


	)

1538 
	#__FLASH_CLK_SLEEP_DISABLE
 
__HAL_RCC_FLASH_CLK_SLEEP_DISABLE


	)

1539 
	#__FLASH_CLK_SLEEP_ENABLE
 
__HAL_RCC_FLASH_CLK_SLEEP_ENABLE


	)

1540 
	#__FLASH_FORCE_RESET
 
__HAL_RCC_FLASH_FORCE_RESET


	)

1541 
	#__FLASH_RELEASE_RESET
 
__HAL_RCC_FLASH_RELEASE_RESET


	)

1542 
	#__FLITF_CLK_DISABLE
 
__HAL_RCC_FLITF_CLK_DISABLE


	)

1543 
	#__FLITF_CLK_ENABLE
 
__HAL_RCC_FLITF_CLK_ENABLE


	)

1544 
	#__FLITF_FORCE_RESET
 
__HAL_RCC_FLITF_FORCE_RESET


	)

1545 
	#__FLITF_RELEASE_RESET
 
__HAL_RCC_FLITF_RELEASE_RESET


	)

1546 
	#__FLITF_CLK_SLEEP_ENABLE
 
__HAL_RCC_FLITF_CLK_SLEEP_ENABLE


	)

1547 
	#__FLITF_CLK_SLEEP_DISABLE
 
__HAL_RCC_FLITF_CLK_SLEEP_DISABLE


	)

1548 
	#__FMC_CLK_DISABLE
 
__HAL_RCC_FMC_CLK_DISABLE


	)

1549 
	#__FMC_CLK_ENABLE
 
__HAL_RCC_FMC_CLK_ENABLE


	)

1550 
	#__FMC_CLK_SLEEP_DISABLE
 
__HAL_RCC_FMC_CLK_SLEEP_DISABLE


	)

1551 
	#__FMC_CLK_SLEEP_ENABLE
 
__HAL_RCC_FMC_CLK_SLEEP_ENABLE


	)

1552 
	#__FMC_FORCE_RESET
 
__HAL_RCC_FMC_FORCE_RESET


	)

1553 
	#__FMC_RELEASE_RESET
 
__HAL_RCC_FMC_RELEASE_RESET


	)

1554 
	#__FSMC_CLK_DISABLE
 
__HAL_RCC_FSMC_CLK_DISABLE


	)

1555 
	#__FSMC_CLK_ENABLE
 
__HAL_RCC_FSMC_CLK_ENABLE


	)

1556 
	#__GPIOA_CLK_DISABLE
 
__HAL_RCC_GPIOA_CLK_DISABLE


	)

1557 
	#__GPIOA_CLK_ENABLE
 
__HAL_RCC_GPIOA_CLK_ENABLE


	)

1558 
	#__GPIOA_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE


	)

1559 
	#__GPIOA_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE


	)

1560 
	#__GPIOA_FORCE_RESET
 
__HAL_RCC_GPIOA_FORCE_RESET


	)

1561 
	#__GPIOA_RELEASE_RESET
 
__HAL_RCC_GPIOA_RELEASE_RESET


	)

1562 
	#__GPIOB_CLK_DISABLE
 
__HAL_RCC_GPIOB_CLK_DISABLE


	)

1563 
	#__GPIOB_CLK_ENABLE
 
__HAL_RCC_GPIOB_CLK_ENABLE


	)

1564 
	#__GPIOB_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE


	)

1565 
	#__GPIOB_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE


	)

1566 
	#__GPIOB_FORCE_RESET
 
__HAL_RCC_GPIOB_FORCE_RESET


	)

1567 
	#__GPIOB_RELEASE_RESET
 
__HAL_RCC_GPIOB_RELEASE_RESET


	)

1568 
	#__GPIOC_CLK_DISABLE
 
__HAL_RCC_GPIOC_CLK_DISABLE


	)

1569 
	#__GPIOC_CLK_ENABLE
 
__HAL_RCC_GPIOC_CLK_ENABLE


	)

1570 
	#__GPIOC_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE


	)

1571 
	#__GPIOC_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE


	)

1572 
	#__GPIOC_FORCE_RESET
 
__HAL_RCC_GPIOC_FORCE_RESET


	)

1573 
	#__GPIOC_RELEASE_RESET
 
__HAL_RCC_GPIOC_RELEASE_RESET


	)

1574 
	#__GPIOD_CLK_DISABLE
 
__HAL_RCC_GPIOD_CLK_DISABLE


	)

1575 
	#__GPIOD_CLK_ENABLE
 
__HAL_RCC_GPIOD_CLK_ENABLE


	)

1576 
	#__GPIOD_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE


	)

1577 
	#__GPIOD_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE


	)

1578 
	#__GPIOD_FORCE_RESET
 
__HAL_RCC_GPIOD_FORCE_RESET


	)

1579 
	#__GPIOD_RELEASE_RESET
 
__HAL_RCC_GPIOD_RELEASE_RESET


	)

1580 
	#__GPIOE_CLK_DISABLE
 
__HAL_RCC_GPIOE_CLK_DISABLE


	)

1581 
	#__GPIOE_CLK_ENABLE
 
__HAL_RCC_GPIOE_CLK_ENABLE


	)

1582 
	#__GPIOE_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE


	)

1583 
	#__GPIOE_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE


	)

1584 
	#__GPIOE_FORCE_RESET
 
__HAL_RCC_GPIOE_FORCE_RESET


	)

1585 
	#__GPIOE_RELEASE_RESET
 
__HAL_RCC_GPIOE_RELEASE_RESET


	)

1586 
	#__GPIOF_CLK_DISABLE
 
__HAL_RCC_GPIOF_CLK_DISABLE


	)

1587 
	#__GPIOF_CLK_ENABLE
 
__HAL_RCC_GPIOF_CLK_ENABLE


	)

1588 
	#__GPIOF_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE


	)

1589 
	#__GPIOF_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE


	)

1590 
	#__GPIOF_FORCE_RESET
 
__HAL_RCC_GPIOF_FORCE_RESET


	)

1591 
	#__GPIOF_RELEASE_RESET
 
__HAL_RCC_GPIOF_RELEASE_RESET


	)

1592 
	#__GPIOG_CLK_DISABLE
 
__HAL_RCC_GPIOG_CLK_DISABLE


	)

1593 
	#__GPIOG_CLK_ENABLE
 
__HAL_RCC_GPIOG_CLK_ENABLE


	)

1594 
	#__GPIOG_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE


	)

1595 
	#__GPIOG_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE


	)

1596 
	#__GPIOG_FORCE_RESET
 
__HAL_RCC_GPIOG_FORCE_RESET


	)

1597 
	#__GPIOG_RELEASE_RESET
 
__HAL_RCC_GPIOG_RELEASE_RESET


	)

1598 
	#__GPIOH_CLK_DISABLE
 
__HAL_RCC_GPIOH_CLK_DISABLE


	)

1599 
	#__GPIOH_CLK_ENABLE
 
__HAL_RCC_GPIOH_CLK_ENABLE


	)

1600 
	#__GPIOH_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE


	)

1601 
	#__GPIOH_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE


	)

1602 
	#__GPIOH_FORCE_RESET
 
__HAL_RCC_GPIOH_FORCE_RESET


	)

1603 
	#__GPIOH_RELEASE_RESET
 
__HAL_RCC_GPIOH_RELEASE_RESET


	)

1604 
	#__I2C1_CLK_DISABLE
 
__HAL_RCC_I2C1_CLK_DISABLE


	)

1605 
	#__I2C1_CLK_ENABLE
 
__HAL_RCC_I2C1_CLK_ENABLE


	)

1606 
	#__I2C1_CLK_SLEEP_DISABLE
 
__HAL_RCC_I2C1_CLK_SLEEP_DISABLE


	)

1607 
	#__I2C1_CLK_SLEEP_ENABLE
 
__HAL_RCC_I2C1_CLK_SLEEP_ENABLE


	)

1608 
	#__I2C1_FORCE_RESET
 
__HAL_RCC_I2C1_FORCE_RESET


	)

1609 
	#__I2C1_RELEASE_RESET
 
__HAL_RCC_I2C1_RELEASE_RESET


	)

1610 
	#__I2C2_CLK_DISABLE
 
__HAL_RCC_I2C2_CLK_DISABLE


	)

1611 
	#__I2C2_CLK_ENABLE
 
__HAL_RCC_I2C2_CLK_ENABLE


	)

1612 
	#__I2C2_CLK_SLEEP_DISABLE
 
__HAL_RCC_I2C2_CLK_SLEEP_DISABLE


	)

1613 
	#__I2C2_CLK_SLEEP_ENABLE
 
__HAL_RCC_I2C2_CLK_SLEEP_ENABLE


	)

1614 
	#__I2C2_FORCE_RESET
 
__HAL_RCC_I2C2_FORCE_RESET


	)

1615 
	#__I2C2_RELEASE_RESET
 
__HAL_RCC_I2C2_RELEASE_RESET


	)

1616 
	#__I2C3_CLK_DISABLE
 
__HAL_RCC_I2C3_CLK_DISABLE


	)

1617 
	#__I2C3_CLK_ENABLE
 
__HAL_RCC_I2C3_CLK_ENABLE


	)

1618 
	#__I2C3_CLK_SLEEP_DISABLE
 
__HAL_RCC_I2C3_CLK_SLEEP_DISABLE


	)

1619 
	#__I2C3_CLK_SLEEP_ENABLE
 
__HAL_RCC_I2C3_CLK_SLEEP_ENABLE


	)

1620 
	#__I2C3_FORCE_RESET
 
__HAL_RCC_I2C3_FORCE_RESET


	)

1621 
	#__I2C3_RELEASE_RESET
 
__HAL_RCC_I2C3_RELEASE_RESET


	)

1622 
	#__LCD_CLK_DISABLE
 
__HAL_RCC_LCD_CLK_DISABLE


	)

1623 
	#__LCD_CLK_ENABLE
 
__HAL_RCC_LCD_CLK_ENABLE


	)

1624 
	#__LCD_CLK_SLEEP_DISABLE
 
__HAL_RCC_LCD_CLK_SLEEP_DISABLE


	)

1625 
	#__LCD_CLK_SLEEP_ENABLE
 
__HAL_RCC_LCD_CLK_SLEEP_ENABLE


	)

1626 
	#__LCD_FORCE_RESET
 
__HAL_RCC_LCD_FORCE_RESET


	)

1627 
	#__LCD_RELEASE_RESET
 
__HAL_RCC_LCD_RELEASE_RESET


	)

1628 
	#__LPTIM1_CLK_DISABLE
 
__HAL_RCC_LPTIM1_CLK_DISABLE


	)

1629 
	#__LPTIM1_CLK_ENABLE
 
__HAL_RCC_LPTIM1_CLK_ENABLE


	)

1630 
	#__LPTIM1_CLK_SLEEP_DISABLE
 
__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE


	)

1631 
	#__LPTIM1_CLK_SLEEP_ENABLE
 
__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE


	)

1632 
	#__LPTIM1_FORCE_RESET
 
__HAL_RCC_LPTIM1_FORCE_RESET


	)

1633 
	#__LPTIM1_RELEASE_RESET
 
__HAL_RCC_LPTIM1_RELEASE_RESET


	)

1634 
	#__LPTIM2_CLK_DISABLE
 
__HAL_RCC_LPTIM2_CLK_DISABLE


	)

1635 
	#__LPTIM2_CLK_ENABLE
 
__HAL_RCC_LPTIM2_CLK_ENABLE


	)

1636 
	#__LPTIM2_CLK_SLEEP_DISABLE
 
__HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE


	)

1637 
	#__LPTIM2_CLK_SLEEP_ENABLE
 
__HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE


	)

1638 
	#__LPTIM2_FORCE_RESET
 
__HAL_RCC_LPTIM2_FORCE_RESET


	)

1639 
	#__LPTIM2_RELEASE_RESET
 
__HAL_RCC_LPTIM2_RELEASE_RESET


	)

1640 
	#__LPUART1_CLK_DISABLE
 
__HAL_RCC_LPUART1_CLK_DISABLE


	)

1641 
	#__LPUART1_CLK_ENABLE
 
__HAL_RCC_LPUART1_CLK_ENABLE


	)

1642 
	#__LPUART1_CLK_SLEEP_DISABLE
 
__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE


	)

1643 
	#__LPUART1_CLK_SLEEP_ENABLE
 
__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE


	)

1644 
	#__LPUART1_FORCE_RESET
 
__HAL_RCC_LPUART1_FORCE_RESET


	)

1645 
	#__LPUART1_RELEASE_RESET
 
__HAL_RCC_LPUART1_RELEASE_RESET


	)

1646 
	#__OPAMP_CLK_DISABLE
 
__HAL_RCC_OPAMP_CLK_DISABLE


	)

1647 
	#__OPAMP_CLK_ENABLE
 
__HAL_RCC_OPAMP_CLK_ENABLE


	)

1648 
	#__OPAMP_CLK_SLEEP_DISABLE
 
__HAL_RCC_OPAMP_CLK_SLEEP_DISABLE


	)

1649 
	#__OPAMP_CLK_SLEEP_ENABLE
 
__HAL_RCC_OPAMP_CLK_SLEEP_ENABLE


	)

1650 
	#__OPAMP_FORCE_RESET
 
__HAL_RCC_OPAMP_FORCE_RESET


	)

1651 
	#__OPAMP_RELEASE_RESET
 
__HAL_RCC_OPAMP_RELEASE_RESET


	)

1652 
	#__OTGFS_CLK_DISABLE
 
__HAL_RCC_OTGFS_CLK_DISABLE


	)

1653 
	#__OTGFS_CLK_ENABLE
 
__HAL_RCC_OTGFS_CLK_ENABLE


	)

1654 
	#__OTGFS_CLK_SLEEP_DISABLE
 
__HAL_RCC_OTGFS_CLK_SLEEP_DISABLE


	)

1655 
	#__OTGFS_CLK_SLEEP_ENABLE
 
__HAL_RCC_OTGFS_CLK_SLEEP_ENABLE


	)

1656 
	#__OTGFS_FORCE_RESET
 
__HAL_RCC_OTGFS_FORCE_RESET


	)

1657 
	#__OTGFS_RELEASE_RESET
 
__HAL_RCC_OTGFS_RELEASE_RESET


	)

1658 
	#__PWR_CLK_DISABLE
 
__HAL_RCC_PWR_CLK_DISABLE


	)

1659 
	#__PWR_CLK_ENABLE
 
__HAL_RCC_PWR_CLK_ENABLE


	)

1660 
	#__PWR_CLK_SLEEP_DISABLE
 
__HAL_RCC_PWR_CLK_SLEEP_DISABLE


	)

1661 
	#__PWR_CLK_SLEEP_ENABLE
 
__HAL_RCC_PWR_CLK_SLEEP_ENABLE


	)

1662 
	#__PWR_FORCE_RESET
 
__HAL_RCC_PWR_FORCE_RESET


	)

1663 
	#__PWR_RELEASE_RESET
 
__HAL_RCC_PWR_RELEASE_RESET


	)

1664 
	#__QSPI_CLK_DISABLE
 
__HAL_RCC_QSPI_CLK_DISABLE


	)

1665 
	#__QSPI_CLK_ENABLE
 
__HAL_RCC_QSPI_CLK_ENABLE


	)

1666 
	#__QSPI_CLK_SLEEP_DISABLE
 
__HAL_RCC_QSPI_CLK_SLEEP_DISABLE


	)

1667 
	#__QSPI_CLK_SLEEP_ENABLE
 
__HAL_RCC_QSPI_CLK_SLEEP_ENABLE


	)

1668 
	#__QSPI_FORCE_RESET
 
__HAL_RCC_QSPI_FORCE_RESET


	)

1669 
	#__QSPI_RELEASE_RESET
 
__HAL_RCC_QSPI_RELEASE_RESET


	)

1670 
	#__RNG_CLK_DISABLE
 
__HAL_RCC_RNG_CLK_DISABLE


	)

1671 
	#__RNG_CLK_ENABLE
 
__HAL_RCC_RNG_CLK_ENABLE


	)

1672 
	#__RNG_CLK_SLEEP_DISABLE
 
__HAL_RCC_RNG_CLK_SLEEP_DISABLE


	)

1673 
	#__RNG_CLK_SLEEP_ENABLE
 
__HAL_RCC_RNG_CLK_SLEEP_ENABLE


	)

1674 
	#__RNG_FORCE_RESET
 
__HAL_RCC_RNG_FORCE_RESET


	)

1675 
	#__RNG_RELEASE_RESET
 
__HAL_RCC_RNG_RELEASE_RESET


	)

1676 
	#__SAI1_CLK_DISABLE
 
__HAL_RCC_SAI1_CLK_DISABLE


	)

1677 
	#__SAI1_CLK_ENABLE
 
__HAL_RCC_SAI1_CLK_ENABLE


	)

1678 
	#__SAI1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SAI1_CLK_SLEEP_DISABLE


	)

1679 
	#__SAI1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SAI1_CLK_SLEEP_ENABLE


	)

1680 
	#__SAI1_FORCE_RESET
 
__HAL_RCC_SAI1_FORCE_RESET


	)

1681 
	#__SAI1_RELEASE_RESET
 
__HAL_RCC_SAI1_RELEASE_RESET


	)

1682 
	#__SAI2_CLK_DISABLE
 
__HAL_RCC_SAI2_CLK_DISABLE


	)

1683 
	#__SAI2_CLK_ENABLE
 
__HAL_RCC_SAI2_CLK_ENABLE


	)

1684 
	#__SAI2_CLK_SLEEP_DISABLE
 
__HAL_RCC_SAI2_CLK_SLEEP_DISABLE


	)

1685 
	#__SAI2_CLK_SLEEP_ENABLE
 
__HAL_RCC_SAI2_CLK_SLEEP_ENABLE


	)

1686 
	#__SAI2_FORCE_RESET
 
__HAL_RCC_SAI2_FORCE_RESET


	)

1687 
	#__SAI2_RELEASE_RESET
 
__HAL_RCC_SAI2_RELEASE_RESET


	)

1688 
	#__SDIO_CLK_DISABLE
 
__HAL_RCC_SDIO_CLK_DISABLE


	)

1689 
	#__SDIO_CLK_ENABLE
 
__HAL_RCC_SDIO_CLK_ENABLE


	)

1690 
	#__SDMMC_CLK_DISABLE
 
__HAL_RCC_SDMMC_CLK_DISABLE


	)

1691 
	#__SDMMC_CLK_ENABLE
 
__HAL_RCC_SDMMC_CLK_ENABLE


	)

1692 
	#__SDMMC_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDMMC_CLK_SLEEP_DISABLE


	)

1693 
	#__SDMMC_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDMMC_CLK_SLEEP_ENABLE


	)

1694 
	#__SDMMC_FORCE_RESET
 
__HAL_RCC_SDMMC_FORCE_RESET


	)

1695 
	#__SDMMC_RELEASE_RESET
 
__HAL_RCC_SDMMC_RELEASE_RESET


	)

1696 
	#__SPI1_CLK_DISABLE
 
__HAL_RCC_SPI1_CLK_DISABLE


	)

1697 
	#__SPI1_CLK_ENABLE
 
__HAL_RCC_SPI1_CLK_ENABLE


	)

1698 
	#__SPI1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI1_CLK_SLEEP_DISABLE


	)

1699 
	#__SPI1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI1_CLK_SLEEP_ENABLE


	)

1700 
	#__SPI1_FORCE_RESET
 
__HAL_RCC_SPI1_FORCE_RESET


	)

1701 
	#__SPI1_RELEASE_RESET
 
__HAL_RCC_SPI1_RELEASE_RESET


	)

1702 
	#__SPI2_CLK_DISABLE
 
__HAL_RCC_SPI2_CLK_DISABLE


	)

1703 
	#__SPI2_CLK_ENABLE
 
__HAL_RCC_SPI2_CLK_ENABLE


	)

1704 
	#__SPI2_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI2_CLK_SLEEP_DISABLE


	)

1705 
	#__SPI2_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI2_CLK_SLEEP_ENABLE


	)

1706 
	#__SPI2_FORCE_RESET
 
__HAL_RCC_SPI2_FORCE_RESET


	)

1707 
	#__SPI2_RELEASE_RESET
 
__HAL_RCC_SPI2_RELEASE_RESET


	)

1708 
	#__SPI3_CLK_DISABLE
 
__HAL_RCC_SPI3_CLK_DISABLE


	)

1709 
	#__SPI3_CLK_ENABLE
 
__HAL_RCC_SPI3_CLK_ENABLE


	)

1710 
	#__SPI3_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI3_CLK_SLEEP_DISABLE


	)

1711 
	#__SPI3_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI3_CLK_SLEEP_ENABLE


	)

1712 
	#__SPI3_FORCE_RESET
 
__HAL_RCC_SPI3_FORCE_RESET


	)

1713 
	#__SPI3_RELEASE_RESET
 
__HAL_RCC_SPI3_RELEASE_RESET


	)

1714 
	#__SRAM_CLK_DISABLE
 
__HAL_RCC_SRAM_CLK_DISABLE


	)

1715 
	#__SRAM_CLK_ENABLE
 
__HAL_RCC_SRAM_CLK_ENABLE


	)

1716 
	#__SRAM1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE


	)

1717 
	#__SRAM1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE


	)

1718 
	#__SRAM2_CLK_SLEEP_DISABLE
 
__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE


	)

1719 
	#__SRAM2_CLK_SLEEP_ENABLE
 
__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE


	)

1720 
	#__SWPMI1_CLK_DISABLE
 
__HAL_RCC_SWPMI1_CLK_DISABLE


	)

1721 
	#__SWPMI1_CLK_ENABLE
 
__HAL_RCC_SWPMI1_CLK_ENABLE


	)

1722 
	#__SWPMI1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE


	)

1723 
	#__SWPMI1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE


	)

1724 
	#__SWPMI1_FORCE_RESET
 
__HAL_RCC_SWPMI1_FORCE_RESET


	)

1725 
	#__SWPMI1_RELEASE_RESET
 
__HAL_RCC_SWPMI1_RELEASE_RESET


	)

1726 
	#__SYSCFG_CLK_DISABLE
 
__HAL_RCC_SYSCFG_CLK_DISABLE


	)

1727 
	#__SYSCFG_CLK_ENABLE
 
__HAL_RCC_SYSCFG_CLK_ENABLE


	)

1728 
	#__SYSCFG_CLK_SLEEP_DISABLE
 
__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE


	)

1729 
	#__SYSCFG_CLK_SLEEP_ENABLE
 
__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE


	)

1730 
	#__SYSCFG_FORCE_RESET
 
__HAL_RCC_SYSCFG_FORCE_RESET


	)

1731 
	#__SYSCFG_RELEASE_RESET
 
__HAL_RCC_SYSCFG_RELEASE_RESET


	)

1732 
	#__TIM1_CLK_DISABLE
 
__HAL_RCC_TIM1_CLK_DISABLE


	)

1733 
	#__TIM1_CLK_ENABLE
 
__HAL_RCC_TIM1_CLK_ENABLE


	)

1734 
	#__TIM1_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM1_CLK_SLEEP_DISABLE


	)

1735 
	#__TIM1_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM1_CLK_SLEEP_ENABLE


	)

1736 
	#__TIM1_FORCE_RESET
 
__HAL_RCC_TIM1_FORCE_RESET


	)

1737 
	#__TIM1_RELEASE_RESET
 
__HAL_RCC_TIM1_RELEASE_RESET


	)

1738 
	#__TIM10_CLK_DISABLE
 
__HAL_RCC_TIM10_CLK_DISABLE


	)

1739 
	#__TIM10_CLK_ENABLE
 
__HAL_RCC_TIM10_CLK_ENABLE


	)

1740 
	#__TIM10_FORCE_RESET
 
__HAL_RCC_TIM10_FORCE_RESET


	)

1741 
	#__TIM10_RELEASE_RESET
 
__HAL_RCC_TIM10_RELEASE_RESET


	)

1742 
	#__TIM11_CLK_DISABLE
 
__HAL_RCC_TIM11_CLK_DISABLE


	)

1743 
	#__TIM11_CLK_ENABLE
 
__HAL_RCC_TIM11_CLK_ENABLE


	)

1744 
	#__TIM11_FORCE_RESET
 
__HAL_RCC_TIM11_FORCE_RESET


	)

1745 
	#__TIM11_RELEASE_RESET
 
__HAL_RCC_TIM11_RELEASE_RESET


	)

1746 
	#__TIM12_CLK_DISABLE
 
__HAL_RCC_TIM12_CLK_DISABLE


	)

1747 
	#__TIM12_CLK_ENABLE
 
__HAL_RCC_TIM12_CLK_ENABLE


	)

1748 
	#__TIM12_FORCE_RESET
 
__HAL_RCC_TIM12_FORCE_RESET


	)

1749 
	#__TIM12_RELEASE_RESET
 
__HAL_RCC_TIM12_RELEASE_RESET


	)

1750 
	#__TIM13_CLK_DISABLE
 
__HAL_RCC_TIM13_CLK_DISABLE


	)

1751 
	#__TIM13_CLK_ENABLE
 
__HAL_RCC_TIM13_CLK_ENABLE


	)

1752 
	#__TIM13_FORCE_RESET
 
__HAL_RCC_TIM13_FORCE_RESET


	)

1753 
	#__TIM13_RELEASE_RESET
 
__HAL_RCC_TIM13_RELEASE_RESET


	)

1754 
	#__TIM14_CLK_DISABLE
 
__HAL_RCC_TIM14_CLK_DISABLE


	)

1755 
	#__TIM14_CLK_ENABLE
 
__HAL_RCC_TIM14_CLK_ENABLE


	)

1756 
	#__TIM14_FORCE_RESET
 
__HAL_RCC_TIM14_FORCE_RESET


	)

1757 
	#__TIM14_RELEASE_RESET
 
__HAL_RCC_TIM14_RELEASE_RESET


	)

1758 
	#__TIM15_CLK_DISABLE
 
__HAL_RCC_TIM15_CLK_DISABLE


	)

1759 
	#__TIM15_CLK_ENABLE
 
__HAL_RCC_TIM15_CLK_ENABLE


	)

1760 
	#__TIM15_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM15_CLK_SLEEP_DISABLE


	)

1761 
	#__TIM15_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM15_CLK_SLEEP_ENABLE


	)

1762 
	#__TIM15_FORCE_RESET
 
__HAL_RCC_TIM15_FORCE_RESET


	)

1763 
	#__TIM15_RELEASE_RESET
 
__HAL_RCC_TIM15_RELEASE_RESET


	)

1764 
	#__TIM16_CLK_DISABLE
 
__HAL_RCC_TIM16_CLK_DISABLE


	)

1765 
	#__TIM16_CLK_ENABLE
 
__HAL_RCC_TIM16_CLK_ENABLE


	)

1766 
	#__TIM16_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM16_CLK_SLEEP_DISABLE


	)

1767 
	#__TIM16_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM16_CLK_SLEEP_ENABLE


	)

1768 
	#__TIM16_FORCE_RESET
 
__HAL_RCC_TIM16_FORCE_RESET


	)

1769 
	#__TIM16_RELEASE_RESET
 
__HAL_RCC_TIM16_RELEASE_RESET


	)

1770 
	#__TIM17_CLK_DISABLE
 
__HAL_RCC_TIM17_CLK_DISABLE


	)

1771 
	#__TIM17_CLK_ENABLE
 
__HAL_RCC_TIM17_CLK_ENABLE


	)

1772 
	#__TIM17_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM17_CLK_SLEEP_DISABLE


	)

1773 
	#__TIM17_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM17_CLK_SLEEP_ENABLE


	)

1774 
	#__TIM17_FORCE_RESET
 
__HAL_RCC_TIM17_FORCE_RESET


	)

1775 
	#__TIM17_RELEASE_RESET
 
__HAL_RCC_TIM17_RELEASE_RESET


	)

1776 
	#__TIM2_CLK_DISABLE
 
__HAL_RCC_TIM2_CLK_DISABLE


	)

1777 
	#__TIM2_CLK_ENABLE
 
__HAL_RCC_TIM2_CLK_ENABLE


	)

1778 
	#__TIM2_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM2_CLK_SLEEP_DISABLE


	)

1779 
	#__TIM2_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM2_CLK_SLEEP_ENABLE


	)

1780 
	#__TIM2_FORCE_RESET
 
__HAL_RCC_TIM2_FORCE_RESET


	)

1781 
	#__TIM2_RELEASE_RESET
 
__HAL_RCC_TIM2_RELEASE_RESET


	)

1782 
	#__TIM3_CLK_DISABLE
 
__HAL_RCC_TIM3_CLK_DISABLE


	)

1783 
	#__TIM3_CLK_ENABLE
 
__HAL_RCC_TIM3_CLK_ENABLE


	)

1784 
	#__TIM3_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM3_CLK_SLEEP_DISABLE


	)

1785 
	#__TIM3_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM3_CLK_SLEEP_ENABLE


	)

1786 
	#__TIM3_FORCE_RESET
 
__HAL_RCC_TIM3_FORCE_RESET


	)

1787 
	#__TIM3_RELEASE_RESET
 
__HAL_RCC_TIM3_RELEASE_RESET


	)

1788 
	#__TIM4_CLK_DISABLE
 
__HAL_RCC_TIM4_CLK_DISABLE


	)

1789 
	#__TIM4_CLK_ENABLE
 
__HAL_RCC_TIM4_CLK_ENABLE


	)

1790 
	#__TIM4_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM4_CLK_SLEEP_DISABLE


	)

1791 
	#__TIM4_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM4_CLK_SLEEP_ENABLE


	)

1792 
	#__TIM4_FORCE_RESET
 
__HAL_RCC_TIM4_FORCE_RESET


	)

1793 
	#__TIM4_RELEASE_RESET
 
__HAL_RCC_TIM4_RELEASE_RESET


	)

1794 
	#__TIM5_CLK_DISABLE
 
__HAL_RCC_TIM5_CLK_DISABLE


	)

1795 
	#__TIM5_CLK_ENABLE
 
__HAL_RCC_TIM5_CLK_ENABLE


	)

1796 
	#__TIM5_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM5_CLK_SLEEP_DISABLE


	)

1797 
	#__TIM5_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM5_CLK_SLEEP_ENABLE


	)

1798 
	#__TIM5_FORCE_RESET
 
__HAL_RCC_TIM5_FORCE_RESET


	)

1799 
	#__TIM5_RELEASE_RESET
 
__HAL_RCC_TIM5_RELEASE_RESET


	)

1800 
	#__TIM6_CLK_DISABLE
 
__HAL_RCC_TIM6_CLK_DISABLE


	)

1801 
	#__TIM6_CLK_ENABLE
 
__HAL_RCC_TIM6_CLK_ENABLE


	)

1802 
	#__TIM6_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM6_CLK_SLEEP_DISABLE


	)

1803 
	#__TIM6_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM6_CLK_SLEEP_ENABLE


	)

1804 
	#__TIM6_FORCE_RESET
 
__HAL_RCC_TIM6_FORCE_RESET


	)

1805 
	#__TIM6_RELEASE_RESET
 
__HAL_RCC_TIM6_RELEASE_RESET


	)

1806 
	#__TIM7_CLK_DISABLE
 
__HAL_RCC_TIM7_CLK_DISABLE


	)

1807 
	#__TIM7_CLK_ENABLE
 
__HAL_RCC_TIM7_CLK_ENABLE


	)

1808 
	#__TIM7_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM7_CLK_SLEEP_DISABLE


	)

1809 
	#__TIM7_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM7_CLK_SLEEP_ENABLE


	)

1810 
	#__TIM7_FORCE_RESET
 
__HAL_RCC_TIM7_FORCE_RESET


	)

1811 
	#__TIM7_RELEASE_RESET
 
__HAL_RCC_TIM7_RELEASE_RESET


	)

1812 
	#__TIM8_CLK_DISABLE
 
__HAL_RCC_TIM8_CLK_DISABLE


	)

1813 
	#__TIM8_CLK_ENABLE
 
__HAL_RCC_TIM8_CLK_ENABLE


	)

1814 
	#__TIM8_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM8_CLK_SLEEP_DISABLE


	)

1815 
	#__TIM8_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM8_CLK_SLEEP_ENABLE


	)

1816 
	#__TIM8_FORCE_RESET
 
__HAL_RCC_TIM8_FORCE_RESET


	)

1817 
	#__TIM8_RELEASE_RESET
 
__HAL_RCC_TIM8_RELEASE_RESET


	)

1818 
	#__TIM9_CLK_DISABLE
 
__HAL_RCC_TIM9_CLK_DISABLE


	)

1819 
	#__TIM9_CLK_ENABLE
 
__HAL_RCC_TIM9_CLK_ENABLE


	)

1820 
	#__TIM9_FORCE_RESET
 
__HAL_RCC_TIM9_FORCE_RESET


	)

1821 
	#__TIM9_RELEASE_RESET
 
__HAL_RCC_TIM9_RELEASE_RESET


	)

1822 
	#__TSC_CLK_DISABLE
 
__HAL_RCC_TSC_CLK_DISABLE


	)

1823 
	#__TSC_CLK_ENABLE
 
__HAL_RCC_TSC_CLK_ENABLE


	)

1824 
	#__TSC_CLK_SLEEP_DISABLE
 
__HAL_RCC_TSC_CLK_SLEEP_DISABLE


	)

1825 
	#__TSC_CLK_SLEEP_ENABLE
 
__HAL_RCC_TSC_CLK_SLEEP_ENABLE


	)

1826 
	#__TSC_FORCE_RESET
 
__HAL_RCC_TSC_FORCE_RESET


	)

1827 
	#__TSC_RELEASE_RESET
 
__HAL_RCC_TSC_RELEASE_RESET


	)

1828 
	#__UART4_CLK_DISABLE
 
__HAL_RCC_UART4_CLK_DISABLE


	)

1829 
	#__UART4_CLK_ENABLE
 
__HAL_RCC_UART4_CLK_ENABLE


	)

1830 
	#__UART4_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART4_CLK_SLEEP_DISABLE


	)

1831 
	#__UART4_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART4_CLK_SLEEP_ENABLE


	)

1832 
	#__UART4_FORCE_RESET
 
__HAL_RCC_UART4_FORCE_RESET


	)

1833 
	#__UART4_RELEASE_RESET
 
__HAL_RCC_UART4_RELEASE_RESET


	)

1834 
	#__UART5_CLK_DISABLE
 
__HAL_RCC_UART5_CLK_DISABLE


	)

1835 
	#__UART5_CLK_ENABLE
 
__HAL_RCC_UART5_CLK_ENABLE


	)

1836 
	#__UART5_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART5_CLK_SLEEP_DISABLE


	)

1837 
	#__UART5_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART5_CLK_SLEEP_ENABLE


	)

1838 
	#__UART5_FORCE_RESET
 
__HAL_RCC_UART5_FORCE_RESET


	)

1839 
	#__UART5_RELEASE_RESET
 
__HAL_RCC_UART5_RELEASE_RESET


	)

1840 
	#__USART1_CLK_DISABLE
 
__HAL_RCC_USART1_CLK_DISABLE


	)

1841 
	#__USART1_CLK_ENABLE
 
__HAL_RCC_USART1_CLK_ENABLE


	)

1842 
	#__USART1_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART1_CLK_SLEEP_DISABLE


	)

1843 
	#__USART1_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART1_CLK_SLEEP_ENABLE


	)

1844 
	#__USART1_FORCE_RESET
 
__HAL_RCC_USART1_FORCE_RESET


	)

1845 
	#__USART1_RELEASE_RESET
 
__HAL_RCC_USART1_RELEASE_RESET


	)

1846 
	#__USART2_CLK_DISABLE
 
__HAL_RCC_USART2_CLK_DISABLE


	)

1847 
	#__USART2_CLK_ENABLE
 
__HAL_RCC_USART2_CLK_ENABLE


	)

1848 
	#__USART2_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART2_CLK_SLEEP_DISABLE


	)

1849 
	#__USART2_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART2_CLK_SLEEP_ENABLE


	)

1850 
	#__USART2_FORCE_RESET
 
__HAL_RCC_USART2_FORCE_RESET


	)

1851 
	#__USART2_RELEASE_RESET
 
__HAL_RCC_USART2_RELEASE_RESET


	)

1852 
	#__USART3_CLK_DISABLE
 
__HAL_RCC_USART3_CLK_DISABLE


	)

1853 
	#__USART3_CLK_ENABLE
 
__HAL_RCC_USART3_CLK_ENABLE


	)

1854 
	#__USART3_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART3_CLK_SLEEP_DISABLE


	)

1855 
	#__USART3_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART3_CLK_SLEEP_ENABLE


	)

1856 
	#__USART3_FORCE_RESET
 
__HAL_RCC_USART3_FORCE_RESET


	)

1857 
	#__USART3_RELEASE_RESET
 
__HAL_RCC_USART3_RELEASE_RESET


	)

1858 
	#__USART4_CLK_DISABLE
 
__HAL_RCC_USART4_CLK_DISABLE


	)

1859 
	#__USART4_CLK_ENABLE
 
__HAL_RCC_USART4_CLK_ENABLE


	)

1860 
	#__USART4_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART4_CLK_SLEEP_ENABLE


	)

1861 
	#__USART4_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART4_CLK_SLEEP_DISABLE


	)

1862 
	#__USART4_FORCE_RESET
 
__HAL_RCC_USART4_FORCE_RESET


	)

1863 
	#__USART4_RELEASE_RESET
 
__HAL_RCC_USART4_RELEASE_RESET


	)

1864 
	#__USART5_CLK_DISABLE
 
__HAL_RCC_USART5_CLK_DISABLE


	)

1865 
	#__USART5_CLK_ENABLE
 
__HAL_RCC_USART5_CLK_ENABLE


	)

1866 
	#__USART5_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART5_CLK_SLEEP_ENABLE


	)

1867 
	#__USART5_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART5_CLK_SLEEP_DISABLE


	)

1868 
	#__USART5_FORCE_RESET
 
__HAL_RCC_USART5_FORCE_RESET


	)

1869 
	#__USART5_RELEASE_RESET
 
__HAL_RCC_USART5_RELEASE_RESET


	)

1870 
	#__USART7_CLK_DISABLE
 
__HAL_RCC_USART7_CLK_DISABLE


	)

1871 
	#__USART7_CLK_ENABLE
 
__HAL_RCC_USART7_CLK_ENABLE


	)

1872 
	#__USART7_FORCE_RESET
 
__HAL_RCC_USART7_FORCE_RESET


	)

1873 
	#__USART7_RELEASE_RESET
 
__HAL_RCC_USART7_RELEASE_RESET


	)

1874 
	#__USART8_CLK_DISABLE
 
__HAL_RCC_USART8_CLK_DISABLE


	)

1875 
	#__USART8_CLK_ENABLE
 
__HAL_RCC_USART8_CLK_ENABLE


	)

1876 
	#__USART8_FORCE_RESET
 
__HAL_RCC_USART8_FORCE_RESET


	)

1877 
	#__USART8_RELEASE_RESET
 
__HAL_RCC_USART8_RELEASE_RESET


	)

1878 
	#__USB_CLK_DISABLE
 
__HAL_RCC_USB_CLK_DISABLE


	)

1879 
	#__USB_CLK_ENABLE
 
__HAL_RCC_USB_CLK_ENABLE


	)

1880 
	#__USB_FORCE_RESET
 
__HAL_RCC_USB_FORCE_RESET


	)

1881 
	#__USB_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_CLK_SLEEP_ENABLE


	)

1882 
	#__USB_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_CLK_SLEEP_DISABLE


	)

1883 
	#__USB_OTG_FS_CLK_DISABLE
 
__HAL_RCC_USB_OTG_FS_CLK_DISABLE


	)

1884 
	#__USB_OTG_FS_CLK_ENABLE
 
__HAL_RCC_USB_OTG_FS_CLK_ENABLE


	)

1885 
	#__USB_RELEASE_RESET
 
__HAL_RCC_USB_RELEASE_RESET


	)

1886 
	#__WWDG_CLK_DISABLE
 
__HAL_RCC_WWDG_CLK_DISABLE


	)

1887 
	#__WWDG_CLK_ENABLE
 
__HAL_RCC_WWDG_CLK_ENABLE


	)

1888 
	#__WWDG_CLK_SLEEP_DISABLE
 
__HAL_RCC_WWDG_CLK_SLEEP_DISABLE


	)

1889 
	#__WWDG_CLK_SLEEP_ENABLE
 
__HAL_RCC_WWDG_CLK_SLEEP_ENABLE


	)

1890 
	#__WWDG_FORCE_RESET
 
__HAL_RCC_WWDG_FORCE_RESET


	)

1891 
	#__WWDG_RELEASE_RESET
 
__HAL_RCC_WWDG_RELEASE_RESET


	)

1892 
	#__TIM21_CLK_ENABLE
 
__HAL_RCC_TIM21_CLK_ENABLE


	)

1893 
	#__TIM21_CLK_DISABLE
 
__HAL_RCC_TIM21_CLK_DISABLE


	)

1894 
	#__TIM21_FORCE_RESET
 
__HAL_RCC_TIM21_FORCE_RESET


	)

1895 
	#__TIM21_RELEASE_RESET
 
__HAL_RCC_TIM21_RELEASE_RESET


	)

1896 
	#__TIM21_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM21_CLK_SLEEP_ENABLE


	)

1897 
	#__TIM21_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM21_CLK_SLEEP_DISABLE


	)

1898 
	#__TIM22_CLK_ENABLE
 
__HAL_RCC_TIM22_CLK_ENABLE


	)

1899 
	#__TIM22_CLK_DISABLE
 
__HAL_RCC_TIM22_CLK_DISABLE


	)

1900 
	#__TIM22_FORCE_RESET
 
__HAL_RCC_TIM22_FORCE_RESET


	)

1901 
	#__TIM22_RELEASE_RESET
 
__HAL_RCC_TIM22_RELEASE_RESET


	)

1902 
	#__TIM22_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM22_CLK_SLEEP_ENABLE


	)

1903 
	#__TIM22_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM22_CLK_SLEEP_DISABLE


	)

1904 
	#__CRS_CLK_DISABLE
 
__HAL_RCC_CRS_CLK_DISABLE


	)

1905 
	#__CRS_CLK_ENABLE
 
__HAL_RCC_CRS_CLK_ENABLE


	)

1906 
	#__CRS_CLK_SLEEP_DISABLE
 
__HAL_RCC_CRS_CLK_SLEEP_DISABLE


	)

1907 
	#__CRS_CLK_SLEEP_ENABLE
 
__HAL_RCC_CRS_CLK_SLEEP_ENABLE


	)

1908 
	#__CRS_FORCE_RESET
 
__HAL_RCC_CRS_FORCE_RESET


	)

1909 
	#__CRS_RELEASE_RESET
 
__HAL_RCC_CRS_RELEASE_RESET


	)

1910 
	#__RCC_BACKUPRESET_FORCE
 
__HAL_RCC_BACKUPRESET_FORCE


	)

1911 
	#__RCC_BACKUPRESET_RELEASE
 
__HAL_RCC_BACKUPRESET_RELEASE


	)

1913 
	#__USB_OTG_FS_FORCE_RESET
 
__HAL_RCC_USB_OTG_FS_FORCE_RESET


	)

1914 
	#__USB_OTG_FS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_FS_RELEASE_RESET


	)

1915 
	#__USB_OTG_FS_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE


	)

1916 
	#__USB_OTG_FS_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE


	)

1917 
	#__USB_OTG_HS_CLK_DISABLE
 
__HAL_RCC_USB_OTG_HS_CLK_DISABLE


	)

1918 
	#__USB_OTG_HS_CLK_ENABLE
 
__HAL_RCC_USB_OTG_HS_CLK_ENABLE


	)

1919 
	#__USB_OTG_HS_ULPI_CLK_ENABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE


	)

1920 
	#__USB_OTG_HS_ULPI_CLK_DISABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE


	)

1921 
	#__TIM9_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM9_CLK_SLEEP_ENABLE


	)

1922 
	#__TIM9_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM9_CLK_SLEEP_DISABLE


	)

1923 
	#__TIM10_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM10_CLK_SLEEP_ENABLE


	)

1924 
	#__TIM10_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM10_CLK_SLEEP_DISABLE


	)

1925 
	#__TIM11_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM11_CLK_SLEEP_ENABLE


	)

1926 
	#__TIM11_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM11_CLK_SLEEP_DISABLE


	)

1927 
	#__ETHMACPTP_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE


	)

1928 
	#__ETHMACPTP_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE


	)

1929 
	#__ETHMACPTP_CLK_ENABLE
 
__HAL_RCC_ETHMACPTP_CLK_ENABLE


	)

1930 
	#__ETHMACPTP_CLK_DISABLE
 
__HAL_RCC_ETHMACPTP_CLK_DISABLE


	)

1931 
	#__HASH_CLK_ENABLE
 
__HAL_RCC_HASH_CLK_ENABLE


	)

1932 
	#__HASH_FORCE_RESET
 
__HAL_RCC_HASH_FORCE_RESET


	)

1933 
	#__HASH_RELEASE_RESET
 
__HAL_RCC_HASH_RELEASE_RESET


	)

1934 
	#__HASH_CLK_SLEEP_ENABLE
 
__HAL_RCC_HASH_CLK_SLEEP_ENABLE


	)

1935 
	#__HASH_CLK_SLEEP_DISABLE
 
__HAL_RCC_HASH_CLK_SLEEP_DISABLE


	)

1936 
	#__HASH_CLK_DISABLE
 
__HAL_RCC_HASH_CLK_DISABLE


	)

1937 
	#__SPI5_CLK_ENABLE
 
__HAL_RCC_SPI5_CLK_ENABLE


	)

1938 
	#__SPI5_CLK_DISABLE
 
__HAL_RCC_SPI5_CLK_DISABLE


	)

1939 
	#__SPI5_FORCE_RESET
 
__HAL_RCC_SPI5_FORCE_RESET


	)

1940 
	#__SPI5_RELEASE_RESET
 
__HAL_RCC_SPI5_RELEASE_RESET


	)

1941 
	#__SPI5_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI5_CLK_SLEEP_ENABLE


	)

1942 
	#__SPI5_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI5_CLK_SLEEP_DISABLE


	)

1943 
	#__SPI6_CLK_ENABLE
 
__HAL_RCC_SPI6_CLK_ENABLE


	)

1944 
	#__SPI6_CLK_DISABLE
 
__HAL_RCC_SPI6_CLK_DISABLE


	)

1945 
	#__SPI6_FORCE_RESET
 
__HAL_RCC_SPI6_FORCE_RESET


	)

1946 
	#__SPI6_RELEASE_RESET
 
__HAL_RCC_SPI6_RELEASE_RESET


	)

1947 
	#__SPI6_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI6_CLK_SLEEP_ENABLE


	)

1948 
	#__SPI6_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI6_CLK_SLEEP_DISABLE


	)

1949 
	#__LTDC_CLK_ENABLE
 
__HAL_RCC_LTDC_CLK_ENABLE


	)

1950 
	#__LTDC_CLK_DISABLE
 
__HAL_RCC_LTDC_CLK_DISABLE


	)

1951 
	#__LTDC_FORCE_RESET
 
__HAL_RCC_LTDC_FORCE_RESET


	)

1952 
	#__LTDC_RELEASE_RESET
 
__HAL_RCC_LTDC_RELEASE_RESET


	)

1953 
	#__LTDC_CLK_SLEEP_ENABLE
 
__HAL_RCC_LTDC_CLK_SLEEP_ENABLE


	)

1954 
	#__ETHMAC_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE


	)

1955 
	#__ETHMAC_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE


	)

1956 
	#__ETHMACTX_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE


	)

1957 
	#__ETHMACTX_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE


	)

1958 
	#__ETHMACRX_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE


	)

1959 
	#__ETHMACRX_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE


	)

1960 
	#__TIM12_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM12_CLK_SLEEP_ENABLE


	)

1961 
	#__TIM12_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM12_CLK_SLEEP_DISABLE


	)

1962 
	#__TIM13_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM13_CLK_SLEEP_ENABLE


	)

1963 
	#__TIM13_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM13_CLK_SLEEP_DISABLE


	)

1964 
	#__TIM14_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM14_CLK_SLEEP_ENABLE


	)

1965 
	#__TIM14_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM14_CLK_SLEEP_DISABLE


	)

1966 
	#__BKPSRAM_CLK_ENABLE
 
__HAL_RCC_BKPSRAM_CLK_ENABLE


	)

1967 
	#__BKPSRAM_CLK_DISABLE
 
__HAL_RCC_BKPSRAM_CLK_DISABLE


	)

1968 
	#__BKPSRAM_CLK_SLEEP_ENABLE
 
__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE


	)

1969 
	#__BKPSRAM_CLK_SLEEP_DISABLE
 
__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE


	)

1970 
	#__CCMDATARAMEN_CLK_ENABLE
 
__HAL_RCC_CCMDATARAMEN_CLK_ENABLE


	)

1971 
	#__CCMDATARAMEN_CLK_DISABLE
 
__HAL_RCC_CCMDATARAMEN_CLK_DISABLE


	)

1972 
	#__USART6_CLK_ENABLE
 
__HAL_RCC_USART6_CLK_ENABLE


	)

1973 
	#__USART6_CLK_DISABLE
 
__HAL_RCC_USART6_CLK_DISABLE


	)

1974 
	#__USART6_FORCE_RESET
 
__HAL_RCC_USART6_FORCE_RESET


	)

1975 
	#__USART6_RELEASE_RESET
 
__HAL_RCC_USART6_RELEASE_RESET


	)

1976 
	#__USART6_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART6_CLK_SLEEP_ENABLE


	)

1977 
	#__USART6_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART6_CLK_SLEEP_DISABLE


	)

1978 
	#__SPI4_CLK_ENABLE
 
__HAL_RCC_SPI4_CLK_ENABLE


	)

1979 
	#__SPI4_CLK_DISABLE
 
__HAL_RCC_SPI4_CLK_DISABLE


	)

1980 
	#__SPI4_FORCE_RESET
 
__HAL_RCC_SPI4_FORCE_RESET


	)

1981 
	#__SPI4_RELEASE_RESET
 
__HAL_RCC_SPI4_RELEASE_RESET


	)

1982 
	#__SPI4_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI4_CLK_SLEEP_ENABLE


	)

1983 
	#__SPI4_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI4_CLK_SLEEP_DISABLE


	)

1984 
	#__GPIOI_CLK_ENABLE
 
__HAL_RCC_GPIOI_CLK_ENABLE


	)

1985 
	#__GPIOI_CLK_DISABLE
 
__HAL_RCC_GPIOI_CLK_DISABLE


	)

1986 
	#__GPIOI_FORCE_RESET
 
__HAL_RCC_GPIOI_FORCE_RESET


	)

1987 
	#__GPIOI_RELEASE_RESET
 
__HAL_RCC_GPIOI_RELEASE_RESET


	)

1988 
	#__GPIOI_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE


	)

1989 
	#__GPIOI_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE


	)

1990 
	#__GPIOJ_CLK_ENABLE
 
__HAL_RCC_GPIOJ_CLK_ENABLE


	)

1991 
	#__GPIOJ_CLK_DISABLE
 
__HAL_RCC_GPIOJ_CLK_DISABLE


	)

1992 
	#__GPIOJ_FORCE_RESET
 
__HAL_RCC_GPIOJ_FORCE_RESET


	)

1993 
	#__GPIOJ_RELEASE_RESET
 
__HAL_RCC_GPIOJ_RELEASE_RESET


	)

1994 
	#__GPIOJ_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE


	)

1995 
	#__GPIOJ_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE


	)

1996 
	#__GPIOK_CLK_ENABLE
 
__HAL_RCC_GPIOK_CLK_ENABLE


	)

1997 
	#__GPIOK_CLK_DISABLE
 
__HAL_RCC_GPIOK_CLK_DISABLE


	)

1998 
	#__GPIOK_RELEASE_RESET
 
__HAL_RCC_GPIOK_RELEASE_RESET


	)

1999 
	#__GPIOK_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOK_CLK_SLEEP_ENABLE


	)

2000 
	#__GPIOK_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOK_CLK_SLEEP_DISABLE


	)

2001 
	#__ETH_CLK_ENABLE
 
__HAL_RCC_ETH_CLK_ENABLE


	)

2002 
	#__ETH_CLK_DISABLE
 
__HAL_RCC_ETH_CLK_DISABLE


	)

2003 
	#__DCMI_CLK_ENABLE
 
__HAL_RCC_DCMI_CLK_ENABLE


	)

2004 
	#__DCMI_CLK_DISABLE
 
__HAL_RCC_DCMI_CLK_DISABLE


	)

2005 
	#__DCMI_FORCE_RESET
 
__HAL_RCC_DCMI_FORCE_RESET


	)

2006 
	#__DCMI_RELEASE_RESET
 
__HAL_RCC_DCMI_RELEASE_RESET


	)

2007 
	#__DCMI_CLK_SLEEP_ENABLE
 
__HAL_RCC_DCMI_CLK_SLEEP_ENABLE


	)

2008 
	#__DCMI_CLK_SLEEP_DISABLE
 
__HAL_RCC_DCMI_CLK_SLEEP_DISABLE


	)

2009 
	#__UART7_CLK_ENABLE
 
__HAL_RCC_UART7_CLK_ENABLE


	)

2010 
	#__UART7_CLK_DISABLE
 
__HAL_RCC_UART7_CLK_DISABLE


	)

2011 
	#__UART7_RELEASE_RESET
 
__HAL_RCC_UART7_RELEASE_RESET


	)

2012 
	#__UART7_FORCE_RESET
 
__HAL_RCC_UART7_FORCE_RESET


	)

2013 
	#__UART7_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART7_CLK_SLEEP_ENABLE


	)

2014 
	#__UART7_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART7_CLK_SLEEP_DISABLE


	)

2015 
	#__UART8_CLK_ENABLE
 
__HAL_RCC_UART8_CLK_ENABLE


	)

2016 
	#__UART8_CLK_DISABLE
 
__HAL_RCC_UART8_CLK_DISABLE


	)

2017 
	#__UART8_FORCE_RESET
 
__HAL_RCC_UART8_FORCE_RESET


	)

2018 
	#__UART8_RELEASE_RESET
 
__HAL_RCC_UART8_RELEASE_RESET


	)

2019 
	#__UART8_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART8_CLK_SLEEP_ENABLE


	)

2020 
	#__UART8_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART8_CLK_SLEEP_DISABLE


	)

2021 
	#__OTGHS_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE


	)

2022 
	#__OTGHS_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE


	)

2023 
	#__OTGHS_FORCE_RESET
 
__HAL_RCC_USB_OTG_HS_FORCE_RESET


	)

2024 
	#__OTGHS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_HS_RELEASE_RESET


	)

2025 
	#__OTGHSULPI_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE


	)

2026 
	#__OTGHSULPI_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE


	)

2027 
	#__HAL_RCC_OTGHS_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE


	)

2028 
	#__HAL_RCC_OTGHS_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE


	)

2029 
	#__HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED
 
__HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED


	)

2030 
	#__HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED
 
__HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED


	)

2031 
	#__HAL_RCC_OTGHS_FORCE_RESET
 
__HAL_RCC_USB_OTG_HS_FORCE_RESET


	)

2032 
	#__HAL_RCC_OTGHS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_HS_RELEASE_RESET


	)

2033 
	#__HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE


	)

2034 
	#__HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE


	)

2035 
	#__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED
 
__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED


	)

2036 
	#__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED
 
__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED


	)

2037 
	#__CRYP_FORCE_RESET
 
__HAL_RCC_CRYP_FORCE_RESET


	)

2038 
	#__SRAM3_CLK_SLEEP_ENABLE
 
__HAL_RCC_SRAM3_CLK_SLEEP_ENABLE


	)

2039 
	#__CAN2_CLK_SLEEP_ENABLE
 
__HAL_RCC_CAN2_CLK_SLEEP_ENABLE


	)

2040 
	#__CAN2_CLK_SLEEP_DISABLE
 
__HAL_RCC_CAN2_CLK_SLEEP_DISABLE


	)

2041 
	#__DAC_CLK_SLEEP_ENABLE
 
__HAL_RCC_DAC_CLK_SLEEP_ENABLE


	)

2042 
	#__DAC_CLK_SLEEP_DISABLE
 
__HAL_RCC_DAC_CLK_SLEEP_DISABLE


	)

2043 
	#__ADC2_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC2_CLK_SLEEP_ENABLE


	)

2044 
	#__ADC2_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC2_CLK_SLEEP_DISABLE


	)

2045 
	#__ADC3_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC3_CLK_SLEEP_ENABLE


	)

2046 
	#__ADC3_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC3_CLK_SLEEP_DISABLE


	)

2047 
	#__FSMC_FORCE_RESET
 
__HAL_RCC_FSMC_FORCE_RESET


	)

2048 
	#__FSMC_RELEASE_RESET
 
__HAL_RCC_FSMC_RELEASE_RESET


	)

2049 
	#__FSMC_CLK_SLEEP_ENABLE
 
__HAL_RCC_FSMC_CLK_SLEEP_ENABLE


	)

2050 
	#__FSMC_CLK_SLEEP_DISABLE
 
__HAL_RCC_FSMC_CLK_SLEEP_DISABLE


	)

2051 
	#__SDIO_FORCE_RESET
 
__HAL_RCC_SDIO_FORCE_RESET


	)

2052 
	#__SDIO_RELEASE_RESET
 
__HAL_RCC_SDIO_RELEASE_RESET


	)

2053 
	#__SDIO_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_DISABLE


	)

2054 
	#__SDIO_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_ENABLE


	)

2055 
	#__DMA2D_CLK_ENABLE
 
__HAL_RCC_DMA2D_CLK_ENABLE


	)

2056 
	#__DMA2D_CLK_DISABLE
 
__HAL_RCC_DMA2D_CLK_DISABLE


	)

2057 
	#__DMA2D_FORCE_RESET
 
__HAL_RCC_DMA2D_FORCE_RESET


	)

2058 
	#__DMA2D_RELEASE_RESET
 
__HAL_RCC_DMA2D_RELEASE_RESET


	)

2059 
	#__DMA2D_CLK_SLEEP_ENABLE
 
__HAL_RCC_DMA2D_CLK_SLEEP_ENABLE


	)

2060 
	#__DMA2D_CLK_SLEEP_DISABLE
 
__HAL_RCC_DMA2D_CLK_SLEEP_DISABLE


	)

2063 
	#__HAL_RCC_OTGFS_FORCE_RESET
 
__HAL_RCC_USB_OTG_FS_FORCE_RESET


	)

2064 
	#__HAL_RCC_OTGFS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_FS_RELEASE_RESET


	)

2066 
	#__ADC12_CLK_ENABLE
 
__HAL_RCC_ADC12_CLK_ENABLE


	)

2067 
	#__ADC12_CLK_DISABLE
 
__HAL_RCC_ADC12_CLK_DISABLE


	)

2068 
	#__ADC34_CLK_ENABLE
 
__HAL_RCC_ADC34_CLK_ENABLE


	)

2069 
	#__ADC34_CLK_DISABLE
 
__HAL_RCC_ADC34_CLK_DISABLE


	)

2070 
	#__ADC12_CLK_ENABLE
 
__HAL_RCC_ADC12_CLK_ENABLE


	)

2071 
	#__ADC12_CLK_DISABLE
 
__HAL_RCC_ADC12_CLK_DISABLE


	)

2072 
	#__DAC2_CLK_ENABLE
 
__HAL_RCC_DAC2_CLK_ENABLE


	)

2073 
	#__DAC2_CLK_DISABLE
 
__HAL_RCC_DAC2_CLK_DISABLE


	)

2074 
	#__TIM18_CLK_ENABLE
 
__HAL_RCC_TIM18_CLK_ENABLE


	)

2075 
	#__TIM18_CLK_DISABLE
 
__HAL_RCC_TIM18_CLK_DISABLE


	)

2076 
	#__TIM19_CLK_ENABLE
 
__HAL_RCC_TIM19_CLK_ENABLE


	)

2077 
	#__TIM19_CLK_DISABLE
 
__HAL_RCC_TIM19_CLK_DISABLE


	)

2078 
	#__TIM20_CLK_ENABLE
 
__HAL_RCC_TIM20_CLK_ENABLE


	)

2079 
	#__TIM20_CLK_DISABLE
 
__HAL_RCC_TIM20_CLK_DISABLE


	)

2080 
	#__HRTIM1_CLK_ENABLE
 
__HAL_RCC_HRTIM1_CLK_ENABLE


	)

2081 
	#__HRTIM1_CLK_DISABLE
 
__HAL_RCC_HRTIM1_CLK_DISABLE


	)

2082 
	#__SDADC1_CLK_ENABLE
 
__HAL_RCC_SDADC1_CLK_ENABLE


	)

2083 
	#__SDADC2_CLK_ENABLE
 
__HAL_RCC_SDADC2_CLK_ENABLE


	)

2084 
	#__SDADC3_CLK_ENABLE
 
__HAL_RCC_SDADC3_CLK_ENABLE


	)

2085 
	#__SDADC1_CLK_DISABLE
 
__HAL_RCC_SDADC1_CLK_DISABLE


	)

2086 
	#__SDADC2_CLK_DISABLE
 
__HAL_RCC_SDADC2_CLK_DISABLE


	)

2087 
	#__SDADC3_CLK_DISABLE
 
__HAL_RCC_SDADC3_CLK_DISABLE


	)

2089 
	#__ADC12_FORCE_RESET
 
__HAL_RCC_ADC12_FORCE_RESET


	)

2090 
	#__ADC12_RELEASE_RESET
 
__HAL_RCC_ADC12_RELEASE_RESET


	)

2091 
	#__ADC34_FORCE_RESET
 
__HAL_RCC_ADC34_FORCE_RESET


	)

2092 
	#__ADC34_RELEASE_RESET
 
__HAL_RCC_ADC34_RELEASE_RESET


	)

2093 
	#__ADC12_FORCE_RESET
 
__HAL_RCC_ADC12_FORCE_RESET


	)

2094 
	#__ADC12_RELEASE_RESET
 
__HAL_RCC_ADC12_RELEASE_RESET


	)

2095 
	#__DAC2_FORCE_RESET
 
__HAL_RCC_DAC2_FORCE_RESET


	)

2096 
	#__DAC2_RELEASE_RESET
 
__HAL_RCC_DAC2_RELEASE_RESET


	)

2097 
	#__TIM18_FORCE_RESET
 
__HAL_RCC_TIM18_FORCE_RESET


	)

2098 
	#__TIM18_RELEASE_RESET
 
__HAL_RCC_TIM18_RELEASE_RESET


	)

2099 
	#__TIM19_FORCE_RESET
 
__HAL_RCC_TIM19_FORCE_RESET


	)

2100 
	#__TIM19_RELEASE_RESET
 
__HAL_RCC_TIM19_RELEASE_RESET


	)

2101 
	#__TIM20_FORCE_RESET
 
__HAL_RCC_TIM20_FORCE_RESET


	)

2102 
	#__TIM20_RELEASE_RESET
 
__HAL_RCC_TIM20_RELEASE_RESET


	)

2103 
	#__HRTIM1_FORCE_RESET
 
__HAL_RCC_HRTIM1_FORCE_RESET


	)

2104 
	#__HRTIM1_RELEASE_RESET
 
__HAL_RCC_HRTIM1_RELEASE_RESET


	)

2105 
	#__SDADC1_FORCE_RESET
 
__HAL_RCC_SDADC1_FORCE_RESET


	)

2106 
	#__SDADC2_FORCE_RESET
 
__HAL_RCC_SDADC2_FORCE_RESET


	)

2107 
	#__SDADC3_FORCE_RESET
 
__HAL_RCC_SDADC3_FORCE_RESET


	)

2108 
	#__SDADC1_RELEASE_RESET
 
__HAL_RCC_SDADC1_RELEASE_RESET


	)

2109 
	#__SDADC2_RELEASE_RESET
 
__HAL_RCC_SDADC2_RELEASE_RESET


	)

2110 
	#__SDADC3_RELEASE_RESET
 
__HAL_RCC_SDADC3_RELEASE_RESET


	)

2112 
	#__ADC1_IS_CLK_ENABLED
 
__HAL_RCC_ADC1_IS_CLK_ENABLED


	)

2113 
	#__ADC1_IS_CLK_DISABLED
 
__HAL_RCC_ADC1_IS_CLK_DISABLED


	)

2114 
	#__ADC12_IS_CLK_ENABLED
 
__HAL_RCC_ADC12_IS_CLK_ENABLED


	)

2115 
	#__ADC12_IS_CLK_DISABLED
 
__HAL_RCC_ADC12_IS_CLK_DISABLED


	)

2116 
	#__ADC34_IS_CLK_ENABLED
 
__HAL_RCC_ADC34_IS_CLK_ENABLED


	)

2117 
	#__ADC34_IS_CLK_DISABLED
 
__HAL_RCC_ADC34_IS_CLK_DISABLED


	)

2118 
	#__CEC_IS_CLK_ENABLED
 
__HAL_RCC_CEC_IS_CLK_ENABLED


	)

2119 
	#__CEC_IS_CLK_DISABLED
 
__HAL_RCC_CEC_IS_CLK_DISABLED


	)

2120 
	#__CRC_IS_CLK_ENABLED
 
__HAL_RCC_CRC_IS_CLK_ENABLED


	)

2121 
	#__CRC_IS_CLK_DISABLED
 
__HAL_RCC_CRC_IS_CLK_DISABLED


	)

2122 
	#__DAC1_IS_CLK_ENABLED
 
__HAL_RCC_DAC1_IS_CLK_ENABLED


	)

2123 
	#__DAC1_IS_CLK_DISABLED
 
__HAL_RCC_DAC1_IS_CLK_DISABLED


	)

2124 
	#__DAC2_IS_CLK_ENABLED
 
__HAL_RCC_DAC2_IS_CLK_ENABLED


	)

2125 
	#__DAC2_IS_CLK_DISABLED
 
__HAL_RCC_DAC2_IS_CLK_DISABLED


	)

2126 
	#__DMA1_IS_CLK_ENABLED
 
__HAL_RCC_DMA1_IS_CLK_ENABLED


	)

2127 
	#__DMA1_IS_CLK_DISABLED
 
__HAL_RCC_DMA1_IS_CLK_DISABLED


	)

2128 
	#__DMA2_IS_CLK_ENABLED
 
__HAL_RCC_DMA2_IS_CLK_ENABLED


	)

2129 
	#__DMA2_IS_CLK_DISABLED
 
__HAL_RCC_DMA2_IS_CLK_DISABLED


	)

2130 
	#__FLITF_IS_CLK_ENABLED
 
__HAL_RCC_FLITF_IS_CLK_ENABLED


	)

2131 
	#__FLITF_IS_CLK_DISABLED
 
__HAL_RCC_FLITF_IS_CLK_DISABLED


	)

2132 
	#__FMC_IS_CLK_ENABLED
 
__HAL_RCC_FMC_IS_CLK_ENABLED


	)

2133 
	#__FMC_IS_CLK_DISABLED
 
__HAL_RCC_FMC_IS_CLK_DISABLED


	)

2134 
	#__GPIOA_IS_CLK_ENABLED
 
__HAL_RCC_GPIOA_IS_CLK_ENABLED


	)

2135 
	#__GPIOA_IS_CLK_DISABLED
 
__HAL_RCC_GPIOA_IS_CLK_DISABLED


	)

2136 
	#__GPIOB_IS_CLK_ENABLED
 
__HAL_RCC_GPIOB_IS_CLK_ENABLED


	)

2137 
	#__GPIOB_IS_CLK_DISABLED
 
__HAL_RCC_GPIOB_IS_CLK_DISABLED


	)

2138 
	#__GPIOC_IS_CLK_ENABLED
 
__HAL_RCC_GPIOC_IS_CLK_ENABLED


	)

2139 
	#__GPIOC_IS_CLK_DISABLED
 
__HAL_RCC_GPIOC_IS_CLK_DISABLED


	)

2140 
	#__GPIOD_IS_CLK_ENABLED
 
__HAL_RCC_GPIOD_IS_CLK_ENABLED


	)

2141 
	#__GPIOD_IS_CLK_DISABLED
 
__HAL_RCC_GPIOD_IS_CLK_DISABLED


	)

2142 
	#__GPIOE_IS_CLK_ENABLED
 
__HAL_RCC_GPIOE_IS_CLK_ENABLED


	)

2143 
	#__GPIOE_IS_CLK_DISABLED
 
__HAL_RCC_GPIOE_IS_CLK_DISABLED


	)

2144 
	#__GPIOF_IS_CLK_ENABLED
 
__HAL_RCC_GPIOF_IS_CLK_ENABLED


	)

2145 
	#__GPIOF_IS_CLK_DISABLED
 
__HAL_RCC_GPIOF_IS_CLK_DISABLED


	)

2146 
	#__GPIOG_IS_CLK_ENABLED
 
__HAL_RCC_GPIOG_IS_CLK_ENABLED


	)

2147 
	#__GPIOG_IS_CLK_DISABLED
 
__HAL_RCC_GPIOG_IS_CLK_DISABLED


	)

2148 
	#__GPIOH_IS_CLK_ENABLED
 
__HAL_RCC_GPIOH_IS_CLK_ENABLED


	)

2149 
	#__GPIOH_IS_CLK_DISABLED
 
__HAL_RCC_GPIOH_IS_CLK_DISABLED


	)

2150 
	#__HRTIM1_IS_CLK_ENABLED
 
__HAL_RCC_HRTIM1_IS_CLK_ENABLED


	)

2151 
	#__HRTIM1_IS_CLK_DISABLED
 
__HAL_RCC_HRTIM1_IS_CLK_DISABLED


	)

2152 
	#__I2C1_IS_CLK_ENABLED
 
__HAL_RCC_I2C1_IS_CLK_ENABLED


	)

2153 
	#__I2C1_IS_CLK_DISABLED
 
__HAL_RCC_I2C1_IS_CLK_DISABLED


	)

2154 
	#__I2C2_IS_CLK_ENABLED
 
__HAL_RCC_I2C2_IS_CLK_ENABLED


	)

2155 
	#__I2C2_IS_CLK_DISABLED
 
__HAL_RCC_I2C2_IS_CLK_DISABLED


	)

2156 
	#__I2C3_IS_CLK_ENABLED
 
__HAL_RCC_I2C3_IS_CLK_ENABLED


	)

2157 
	#__I2C3_IS_CLK_DISABLED
 
__HAL_RCC_I2C3_IS_CLK_DISABLED


	)

2158 
	#__PWR_IS_CLK_ENABLED
 
__HAL_RCC_PWR_IS_CLK_ENABLED


	)

2159 
	#__PWR_IS_CLK_DISABLED
 
__HAL_RCC_PWR_IS_CLK_DISABLED


	)

2160 
	#__SYSCFG_IS_CLK_ENABLED
 
__HAL_RCC_SYSCFG_IS_CLK_ENABLED


	)

2161 
	#__SYSCFG_IS_CLK_DISABLED
 
__HAL_RCC_SYSCFG_IS_CLK_DISABLED


	)

2162 
	#__SPI1_IS_CLK_ENABLED
 
__HAL_RCC_SPI1_IS_CLK_ENABLED


	)

2163 
	#__SPI1_IS_CLK_DISABLED
 
__HAL_RCC_SPI1_IS_CLK_DISABLED


	)

2164 
	#__SPI2_IS_CLK_ENABLED
 
__HAL_RCC_SPI2_IS_CLK_ENABLED


	)

2165 
	#__SPI2_IS_CLK_DISABLED
 
__HAL_RCC_SPI2_IS_CLK_DISABLED


	)

2166 
	#__SPI3_IS_CLK_ENABLED
 
__HAL_RCC_SPI3_IS_CLK_ENABLED


	)

2167 
	#__SPI3_IS_CLK_DISABLED
 
__HAL_RCC_SPI3_IS_CLK_DISABLED


	)

2168 
	#__SPI4_IS_CLK_ENABLED
 
__HAL_RCC_SPI4_IS_CLK_ENABLED


	)

2169 
	#__SPI4_IS_CLK_DISABLED
 
__HAL_RCC_SPI4_IS_CLK_DISABLED


	)

2170 
	#__SDADC1_IS_CLK_ENABLED
 
__HAL_RCC_SDADC1_IS_CLK_ENABLED


	)

2171 
	#__SDADC1_IS_CLK_DISABLED
 
__HAL_RCC_SDADC1_IS_CLK_DISABLED


	)

2172 
	#__SDADC2_IS_CLK_ENABLED
 
__HAL_RCC_SDADC2_IS_CLK_ENABLED


	)

2173 
	#__SDADC2_IS_CLK_DISABLED
 
__HAL_RCC_SDADC2_IS_CLK_DISABLED


	)

2174 
	#__SDADC3_IS_CLK_ENABLED
 
__HAL_RCC_SDADC3_IS_CLK_ENABLED


	)

2175 
	#__SDADC3_IS_CLK_DISABLED
 
__HAL_RCC_SDADC3_IS_CLK_DISABLED


	)

2176 
	#__SRAM_IS_CLK_ENABLED
 
__HAL_RCC_SRAM_IS_CLK_ENABLED


	)

2177 
	#__SRAM_IS_CLK_DISABLED
 
__HAL_RCC_SRAM_IS_CLK_DISABLED


	)

2178 
	#__TIM1_IS_CLK_ENABLED
 
__HAL_RCC_TIM1_IS_CLK_ENABLED


	)

2179 
	#__TIM1_IS_CLK_DISABLED
 
__HAL_RCC_TIM1_IS_CLK_DISABLED


	)

2180 
	#__TIM2_IS_CLK_ENABLED
 
__HAL_RCC_TIM2_IS_CLK_ENABLED


	)

2181 
	#__TIM2_IS_CLK_DISABLED
 
__HAL_RCC_TIM2_IS_CLK_DISABLED


	)

2182 
	#__TIM3_IS_CLK_ENABLED
 
__HAL_RCC_TIM3_IS_CLK_ENABLED


	)

2183 
	#__TIM3_IS_CLK_DISABLED
 
__HAL_RCC_TIM3_IS_CLK_DISABLED


	)

2184 
	#__TIM4_IS_CLK_ENABLED
 
__HAL_RCC_TIM4_IS_CLK_ENABLED


	)

2185 
	#__TIM4_IS_CLK_DISABLED
 
__HAL_RCC_TIM4_IS_CLK_DISABLED


	)

2186 
	#__TIM5_IS_CLK_ENABLED
 
__HAL_RCC_TIM5_IS_CLK_ENABLED


	)

2187 
	#__TIM5_IS_CLK_DISABLED
 
__HAL_RCC_TIM5_IS_CLK_DISABLED


	)

2188 
	#__TIM6_IS_CLK_ENABLED
 
__HAL_RCC_TIM6_IS_CLK_ENABLED


	)

2189 
	#__TIM6_IS_CLK_DISABLED
 
__HAL_RCC_TIM6_IS_CLK_DISABLED


	)

2190 
	#__TIM7_IS_CLK_ENABLED
 
__HAL_RCC_TIM7_IS_CLK_ENABLED


	)

2191 
	#__TIM7_IS_CLK_DISABLED
 
__HAL_RCC_TIM7_IS_CLK_DISABLED


	)

2192 
	#__TIM8_IS_CLK_ENABLED
 
__HAL_RCC_TIM8_IS_CLK_ENABLED


	)

2193 
	#__TIM8_IS_CLK_DISABLED
 
__HAL_RCC_TIM8_IS_CLK_DISABLED


	)

2194 
	#__TIM12_IS_CLK_ENABLED
 
__HAL_RCC_TIM12_IS_CLK_ENABLED


	)

2195 
	#__TIM12_IS_CLK_DISABLED
 
__HAL_RCC_TIM12_IS_CLK_DISABLED


	)

2196 
	#__TIM13_IS_CLK_ENABLED
 
__HAL_RCC_TIM13_IS_CLK_ENABLED


	)

2197 
	#__TIM13_IS_CLK_DISABLED
 
__HAL_RCC_TIM13_IS_CLK_DISABLED


	)

2198 
	#__TIM14_IS_CLK_ENABLED
 
__HAL_RCC_TIM14_IS_CLK_ENABLED


	)

2199 
	#__TIM14_IS_CLK_DISABLED
 
__HAL_RCC_TIM14_IS_CLK_DISABLED


	)

2200 
	#__TIM15_IS_CLK_ENABLED
 
__HAL_RCC_TIM15_IS_CLK_ENABLED


	)

2201 
	#__TIM15_IS_CLK_DISABLED
 
__HAL_RCC_TIM15_IS_CLK_DISABLED


	)

2202 
	#__TIM16_IS_CLK_ENABLED
 
__HAL_RCC_TIM16_IS_CLK_ENABLED


	)

2203 
	#__TIM16_IS_CLK_DISABLED
 
__HAL_RCC_TIM16_IS_CLK_DISABLED


	)

2204 
	#__TIM17_IS_CLK_ENABLED
 
__HAL_RCC_TIM17_IS_CLK_ENABLED


	)

2205 
	#__TIM17_IS_CLK_DISABLED
 
__HAL_RCC_TIM17_IS_CLK_DISABLED


	)

2206 
	#__TIM18_IS_CLK_ENABLED
 
__HAL_RCC_TIM18_IS_CLK_ENABLED


	)

2207 
	#__TIM18_IS_CLK_DISABLED
 
__HAL_RCC_TIM18_IS_CLK_DISABLED


	)

2208 
	#__TIM19_IS_CLK_ENABLED
 
__HAL_RCC_TIM19_IS_CLK_ENABLED


	)

2209 
	#__TIM19_IS_CLK_DISABLED
 
__HAL_RCC_TIM19_IS_CLK_DISABLED


	)

2210 
	#__TIM20_IS_CLK_ENABLED
 
__HAL_RCC_TIM20_IS_CLK_ENABLED


	)

2211 
	#__TIM20_IS_CLK_DISABLED
 
__HAL_RCC_TIM20_IS_CLK_DISABLED


	)

2212 
	#__TSC_IS_CLK_ENABLED
 
__HAL_RCC_TSC_IS_CLK_ENABLED


	)

2213 
	#__TSC_IS_CLK_DISABLED
 
__HAL_RCC_TSC_IS_CLK_DISABLED


	)

2214 
	#__UART4_IS_CLK_ENABLED
 
__HAL_RCC_UART4_IS_CLK_ENABLED


	)

2215 
	#__UART4_IS_CLK_DISABLED
 
__HAL_RCC_UART4_IS_CLK_DISABLED


	)

2216 
	#__UART5_IS_CLK_ENABLED
 
__HAL_RCC_UART5_IS_CLK_ENABLED


	)

2217 
	#__UART5_IS_CLK_DISABLED
 
__HAL_RCC_UART5_IS_CLK_DISABLED


	)

2218 
	#__USART1_IS_CLK_ENABLED
 
__HAL_RCC_USART1_IS_CLK_ENABLED


	)

2219 
	#__USART1_IS_CLK_DISABLED
 
__HAL_RCC_USART1_IS_CLK_DISABLED


	)

2220 
	#__USART2_IS_CLK_ENABLED
 
__HAL_RCC_USART2_IS_CLK_ENABLED


	)

2221 
	#__USART2_IS_CLK_DISABLED
 
__HAL_RCC_USART2_IS_CLK_DISABLED


	)

2222 
	#__USART3_IS_CLK_ENABLED
 
__HAL_RCC_USART3_IS_CLK_ENABLED


	)

2223 
	#__USART3_IS_CLK_DISABLED
 
__HAL_RCC_USART3_IS_CLK_DISABLED


	)

2224 
	#__USB_IS_CLK_ENABLED
 
__HAL_RCC_USB_IS_CLK_ENABLED


	)

2225 
	#__USB_IS_CLK_DISABLED
 
__HAL_RCC_USB_IS_CLK_DISABLED


	)

2226 
	#__WWDG_IS_CLK_ENABLED
 
__HAL_RCC_WWDG_IS_CLK_ENABLED


	)

2227 
	#__WWDG_IS_CLK_DISABLED
 
__HAL_RCC_WWDG_IS_CLK_DISABLED


	)

2229 #ià
defšed
(
STM32F4
)

2230 
	#__HAL_RCC_SDMMC1_CLK_ENABLE
 
__HAL_RCC_SDIO_CLK_ENABLE


	)

2231 
	#__HAL_RCC_SDMMC1_FORCE_RESET
 
__HAL_RCC_SDIO_FORCE_RESET


	)

2232 
	#__HAL_RCC_SDMMC1_RELEASE_RESET
 
__HAL_RCC_SDIO_RELEASE_RESET


	)

2233 
	#__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_ENABLE


	)

2234 
	#__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_DISABLE


	)

2235 
	#__HAL_RCC_SDMMC1_CLK_ENABLE
 
__HAL_RCC_SDIO_CLK_ENABLE


	)

2236 
	#__HAL_RCC_SDMMC1_CLK_DISABLE
 
__HAL_RCC_SDIO_CLK_DISABLE


	)

2237 
	#Sdmmc1ClockS–eùiÚ
 
SdioClockS–eùiÚ


	)

2238 
	#RCC_PERIPHCLK_SDMMC1
 
RCC_PERIPHCLK_SDIO


	)

2239 
	#RCC_SDMMC1CLKSOURCE_CLK48
 
RCC_SDIOCLKSOURCE_CK48


	)

2240 
	#RCC_SDMMC1CLKSOURCE_SYSCLK
 
RCC_SDIOCLKSOURCE_SYSCLK


	)

2241 
	#__HAL_RCC_SDMMC1_CONFIG
 
__HAL_RCC_SDIO_CONFIG


	)

2242 
	#__HAL_RCC_GET_SDMMC1_SOURCE
 
__HAL_RCC_GET_SDIO_SOURCE


	)

2245 #ià
defšed
(
STM32F7
è|| defšed(
STM32L4
)

2246 
	#__HAL_RCC_SDIO_CLK_ENABLE
 
__HAL_RCC_SDMMC1_CLK_ENABLE


	)

2247 
	#__HAL_RCC_SDIO_FORCE_RESET
 
__HAL_RCC_SDMMC1_FORCE_RESET


	)

2248 
	#__HAL_RCC_SDIO_RELEASE_RESET
 
__HAL_RCC_SDMMC1_RELEASE_RESET


	)

2249 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE


	)

2250 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE


	)

2251 
	#__HAL_RCC_SDIO_CLK_ENABLE
 
__HAL_RCC_SDMMC1_CLK_ENABLE


	)

2252 
	#__HAL_RCC_SDIO_CLK_DISABLE
 
__HAL_RCC_SDMMC1_CLK_DISABLE


	)

2253 
	#SdioClockS–eùiÚ
 
Sdmmc1ClockS–eùiÚ


	)

2254 
	#RCC_PERIPHCLK_SDIO
 
RCC_PERIPHCLK_SDMMC1


	)

2255 
	#__HAL_RCC_SDIO_CONFIG
 
__HAL_RCC_SDMMC1_CONFIG


	)

2256 
	#__HAL_RCC_GET_SDIO_SOURCE
 
__HAL_RCC_GET_SDMMC1_SOURCE


	)

2259 #ià
defšed
(
STM32F7
)

2260 
	#RCC_SDIOCLKSOURCE_CK48
 
RCC_SDMMC1CLKSOURCE_CLK48


	)

2261 
	#RCC_SDIOCLKSOURCE_SYSCLK
 
RCC_SDMMC1CLKSOURCE_SYSCLK


	)

2264 
	#__HAL_RCC_I2SCLK
 
__HAL_RCC_I2S_CONFIG


	)

2265 
	#__HAL_RCC_I2SCLK_CONFIG
 
__HAL_RCC_I2S_CONFIG


	)

2267 
	#__RCC_PLLSRC
 
RCC_GET_PLL_OSCSOURCE


	)

2269 
	#IS_RCC_MSIRANGE
 
IS_RCC_MSI_CLOCK_RANGE


	)

2270 
	#IS_RCC_RTCCLK_SOURCE
 
IS_RCC_RTCCLKSOURCE


	)

2271 
	#IS_RCC_SYSCLK_DIV
 
IS_RCC_HCLK


	)

2272 
	#IS_RCC_HCLK_DIV
 
IS_RCC_PCLK


	)

2274 
	#RCC_IT_HSI14
 
RCC_IT_HSI14RDY


	)

2276 
	#IS_RCC_MCOSOURCE
 
IS_RCC_MCO1SOURCE


	)

2277 
	#__HAL_RCC_MCO_CONFIG
 
__HAL_RCC_MCO1_CONFIG


	)

2278 
	#RCC_MCO_NODIV
 
RCC_MCODIV_1


	)

2279 
	#RCC_MCO_DIV1
 
RCC_MCODIV_1


	)

2280 
	#RCC_MCO_DIV2
 
RCC_MCODIV_2


	)

2281 
	#RCC_MCO_DIV4
 
RCC_MCODIV_4


	)

2282 
	#RCC_MCO_DIV8
 
RCC_MCODIV_8


	)

2283 
	#RCC_MCO_DIV16
 
RCC_MCODIV_16


	)

2284 
	#RCC_MCO_DIV32
 
RCC_MCODIV_32


	)

2285 
	#RCC_MCO_DIV64
 
RCC_MCODIV_64


	)

2286 
	#RCC_MCO_DIV128
 
RCC_MCODIV_128


	)

2287 
	#RCC_MCOSOURCE_NONE
 
RCC_MCO1SOURCE_NOCLOCK


	)

2288 
	#RCC_MCOSOURCE_LSI
 
RCC_MCO1SOURCE_LSI


	)

2289 
	#RCC_MCOSOURCE_LSE
 
RCC_MCO1SOURCE_LSE


	)

2290 
	#RCC_MCOSOURCE_SYSCLK
 
RCC_MCO1SOURCE_SYSCLK


	)

2291 
	#RCC_MCOSOURCE_HSI
 
RCC_MCO1SOURCE_HSI


	)

2292 
	#RCC_MCOSOURCE_HSI14
 
RCC_MCO1SOURCE_HSI14


	)

2293 
	#RCC_MCOSOURCE_HSI48
 
RCC_MCO1SOURCE_HSI48


	)

2294 
	#RCC_MCOSOURCE_HSE
 
RCC_MCO1SOURCE_HSE


	)

2295 
	#RCC_MCOSOURCE_PLLCLK_DIV1
 
RCC_MCO1SOURCE_PLLCLK


	)

2296 
	#RCC_MCOSOURCE_PLLCLK_NODIV
 
RCC_MCO1SOURCE_PLLCLK


	)

2297 
	#RCC_MCOSOURCE_PLLCLK_DIV2
 
RCC_MCO1SOURCE_PLLCLK_DIV2


	)

2299 
	#RCC_RTCCLKSOURCE_NONE
 
RCC_RTCCLKSOURCE_NO_CLK


	)

2301 
	#RCC_USBCLK_PLLSAI1
 
RCC_USBCLKSOURCE_PLLSAI1


	)

2302 
	#RCC_USBCLK_PLL
 
RCC_USBCLKSOURCE_PLL


	)

2303 
	#RCC_USBCLK_MSI
 
RCC_USBCLKSOURCE_MSI


	)

2304 
	#RCC_USBCLKSOURCE_PLLCLK
 
RCC_USBCLKSOURCE_PLL


	)

2305 
	#RCC_USBPLLCLK_DIV1
 
RCC_USBCLKSOURCE_PLL


	)

2306 
	#RCC_USBPLLCLK_DIV1_5
 
RCC_USBCLKSOURCE_PLL_DIV1_5


	)

2307 
	#RCC_USBPLLCLK_DIV2
 
RCC_USBCLKSOURCE_PLL_DIV2


	)

2308 
	#RCC_USBPLLCLK_DIV3
 
RCC_USBCLKSOURCE_PLL_DIV3


	)

2310 
	#HSION_B™Numb”
 
RCC_HSION_BIT_NUMBER


	)

2311 
	#HSION_BITNUMBER
 
RCC_HSION_BIT_NUMBER


	)

2312 
	#HSEON_B™Numb”
 
RCC_HSEON_BIT_NUMBER


	)

2313 
	#HSEON_BITNUMBER
 
RCC_HSEON_BIT_NUMBER


	)

2314 
	#MSION_BITNUMBER
 
RCC_MSION_BIT_NUMBER


	)

2315 
	#CSSON_B™Numb”
 
RCC_CSSON_BIT_NUMBER


	)

2316 
	#CSSON_BITNUMBER
 
RCC_CSSON_BIT_NUMBER


	)

2317 
	#PLLON_B™Numb”
 
RCC_PLLON_BIT_NUMBER


	)

2318 
	#PLLON_BITNUMBER
 
RCC_PLLON_BIT_NUMBER


	)

2319 
	#PLLI2SON_B™Numb”
 
RCC_PLLI2SON_BIT_NUMBER


	)

2320 
	#I2SSRC_B™Numb”
 
RCC_I2SSRC_BIT_NUMBER


	)

2321 
	#RTCEN_B™Numb”
 
RCC_RTCEN_BIT_NUMBER


	)

2322 
	#RTCEN_BITNUMBER
 
RCC_RTCEN_BIT_NUMBER


	)

2323 
	#BDRST_B™Numb”
 
RCC_BDRST_BIT_NUMBER


	)

2324 
	#BDRST_BITNUMBER
 
RCC_BDRST_BIT_NUMBER


	)

2325 
	#RTCRST_BITNUMBER
 
RCC_RTCRST_BIT_NUMBER


	)

2326 
	#LSION_B™Numb”
 
RCC_LSION_BIT_NUMBER


	)

2327 
	#LSION_BITNUMBER
 
RCC_LSION_BIT_NUMBER


	)

2328 
	#LSEON_B™Numb”
 
RCC_LSEON_BIT_NUMBER


	)

2329 
	#LSEON_BITNUMBER
 
RCC_LSEON_BIT_NUMBER


	)

2330 
	#LSEBYP_BITNUMBER
 
RCC_LSEBYP_BIT_NUMBER


	)

2331 
	#PLLSAION_B™Numb”
 
RCC_PLLSAION_BIT_NUMBER


	)

2332 
	#TIMPRE_B™Numb”
 
RCC_TIMPRE_BIT_NUMBER


	)

2333 
	#RMVF_B™Numb”
 
RCC_RMVF_BIT_NUMBER


	)

2334 
	#RMVF_BITNUMBER
 
RCC_RMVF_BIT_NUMBER


	)

2335 
	#RCC_CR2_HSI14TRIM_B™Numb”
 
RCC_HSI14TRIM_BIT_NUMBER


	)

2336 
	#CR_BYTE2_ADDRESS
 
RCC_CR_BYTE2_ADDRESS


	)

2337 
	#CIR_BYTE1_ADDRESS
 
RCC_CIR_BYTE1_ADDRESS


	)

2338 
	#CIR_BYTE2_ADDRESS
 
RCC_CIR_BYTE2_ADDRESS


	)

2339 
	#BDCR_BYTE0_ADDRESS
 
RCC_BDCR_BYTE0_ADDRESS


	)

2340 
	#DBP_TIMEOUT_VALUE
 
RCC_DBP_TIMEOUT_VALUE


	)

2341 
	#LSE_TIMEOUT_VALUE
 
RCC_LSE_TIMEOUT_VALUE


	)

2343 
	#CR_HSION_BB
 
RCC_CR_HSION_BB


	)

2344 
	#CR_CSSON_BB
 
RCC_CR_CSSON_BB


	)

2345 
	#CR_PLLON_BB
 
RCC_CR_PLLON_BB


	)

2346 
	#CR_PLLI2SON_BB
 
RCC_CR_PLLI2SON_BB


	)

2347 
	#CR_MSION_BB
 
RCC_CR_MSION_BB


	)

2348 
	#CSR_LSION_BB
 
RCC_CSR_LSION_BB


	)

2349 
	#CSR_LSEON_BB
 
RCC_CSR_LSEON_BB


	)

2350 
	#CSR_LSEBYP_BB
 
RCC_CSR_LSEBYP_BB


	)

2351 
	#CSR_RTCEN_BB
 
RCC_CSR_RTCEN_BB


	)

2352 
	#CSR_RTCRST_BB
 
RCC_CSR_RTCRST_BB


	)

2353 
	#CFGR_I2SSRC_BB
 
RCC_CFGR_I2SSRC_BB


	)

2354 
	#BDCR_RTCEN_BB
 
RCC_BDCR_RTCEN_BB


	)

2355 
	#BDCR_BDRST_BB
 
RCC_BDCR_BDRST_BB


	)

2356 
	#CR_HSEON_BB
 
RCC_CR_HSEON_BB


	)

2357 
	#CSR_RMVF_BB
 
RCC_CSR_RMVF_BB


	)

2358 
	#CR_PLLSAION_BB
 
RCC_CR_PLLSAION_BB


	)

2359 
	#DCKCFGR_TIMPRE_BB
 
RCC_DCKCFGR_TIMPRE_BB


	)

2368 
	#HAL_RNG_R—dyC®lback
(
__HANDLE__
è
	`HAL_RNG_R—dyD©aC®lback
((__HANDLE__), 
ušt32_t
 
¿ndom32b™
)

	)

2378 
	#__HAL_RTC_CLEAR_FLAG
 
__HAL_RTC_EXTI_CLEAR_FLAG


	)

2379 
	#__HAL_RTC_DISABLE_IT
 
__HAL_RTC_EXTI_DISABLE_IT


	)

2380 
	#__HAL_RTC_ENABLE_IT
 
__HAL_RTC_EXTI_ENABLE_IT


	)

2382 #ià
defšed
 (
STM32F1
)

2383 
	#__HAL_RTC_EXTI_CLEAR_FLAG
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_CLEAR_FLAG
()

	)

2385 
	#__HAL_RTC_EXTI_ENABLE_IT
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_ENABLE_IT
()

	)

2387 
	#__HAL_RTC_EXTI_DISABLE_IT
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_DISABLE_IT
()

	)

2389 
	#__HAL_RTC_EXTI_GET_FLAG
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_GET_FLAG
()

	)

2391 
	#__HAL_RTC_EXTI_GENERATE_SWIT
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_GENERATE_SWIT
()

	)

2393 
	#__HAL_RTC_EXTI_CLEAR_FLAG
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_CLEAR_FLAG
() : \

2394 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
	`__HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG
() : \

2395 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG
()))

	)

2396 
	#__HAL_RTC_EXTI_ENABLE_IT
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_ENABLE_IT
() : \

2397 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
	`__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT
() : \

2398 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT
()))

	)

2399 
	#__HAL_RTC_EXTI_DISABLE_IT
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_DISABLE_IT
() : \

2400 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
	`__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT
() : \

2401 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT
()))

	)

2402 
	#__HAL_RTC_EXTI_GET_FLAG
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_GET_FLAG
() : \

2403 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
	`__HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG
() : \

2404 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG
()))

	)

2405 
	#__HAL_RTC_EXTI_GENERATE_SWIT
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_GENERATE_SWIT
() : \

2406 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
	`__HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT
() : \

2407 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT
()))

	)

2410 
	#IS_ALARM
 
IS_RTC_ALARM


	)

2411 
	#IS_ALARM_MASK
 
IS_RTC_ALARM_MASK


	)

2412 
	#IS_TAMPER
 
IS_RTC_TAMPER


	)

2413 
	#IS_TAMPER_ERASE_MODE
 
IS_RTC_TAMPER_ERASE_MODE


	)

2414 
	#IS_TAMPER_FILTER
 
IS_RTC_TAMPER_FILTER


	)

2415 
	#IS_TAMPER_INTERRUPT
 
IS_RTC_TAMPER_INTERRUPT


	)

2416 
	#IS_TAMPER_MASKFLAG_STATE
 
IS_RTC_TAMPER_MASKFLAG_STATE


	)

2417 
	#IS_TAMPER_PRECHARGE_DURATION
 
IS_RTC_TAMPER_PRECHARGE_DURATION


	)

2418 
	#IS_TAMPER_PULLUP_STATE
 
IS_RTC_TAMPER_PULLUP_STATE


	)

2419 
	#IS_TAMPER_SAMPLING_FREQ
 
IS_RTC_TAMPER_SAMPLING_FREQ


	)

2420 
	#IS_TAMPER_TIMESTAMPONTAMPER_DETECTION
 
IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION


	)

2421 
	#IS_TAMPER_TRIGGER
 
IS_RTC_TAMPER_TRIGGER


	)

2422 
	#IS_WAKEUP_CLOCK
 
IS_RTC_WAKEUP_CLOCK


	)

2423 
	#IS_WAKEUP_COUNTER
 
IS_RTC_WAKEUP_COUNTER


	)

2425 
	#__RTC_WRITEPROTECTION_ENABLE
 
__HAL_RTC_WRITEPROTECTION_ENABLE


	)

2426 
	#__RTC_WRITEPROTECTION_DISABLE
 
__HAL_RTC_WRITEPROTECTION_DISABLE


	)

2436 
	#SD_OCR_CID_CSD_OVERWRIETE
 
SD_OCR_CID_CSD_OVERWRITE


	)

2437 
	#SD_CMD_SD_APP_STAUS
 
SD_CMD_SD_APP_STATUS


	)

2439 #ià
defšed
(
STM32F4
)

2440 
	#SD_SDMMC_DISABLED
 
SD_SDIO_DISABLED


	)

2441 
	#SD_SDMMC_FUNCTION_BUSY
 
SD_SDIO_FUNCTION_BUSY


	)

2442 
	#SD_SDMMC_FUNCTION_FAILED
 
SD_SDIO_FUNCTION_FAILED


	)

2443 
	#SD_SDMMC_UNKNOWN_FUNCTION
 
SD_SDIO_UNKNOWN_FUNCTION


	)

2444 
	#SD_CMD_SDMMC_SEN_OP_COND
 
SD_CMD_SDIO_SEN_OP_COND


	)

2445 
	#SD_CMD_SDMMC_RW_DIRECT
 
SD_CMD_SDIO_RW_DIRECT


	)

2446 
	#SD_CMD_SDMMC_RW_EXTENDED
 
SD_CMD_SDIO_RW_EXTENDED


	)

2447 
	#__HAL_SD_SDMMC_ENABLE
 
__HAL_SD_SDIO_ENABLE


	)

2448 
	#__HAL_SD_SDMMC_DISABLE
 
__HAL_SD_SDIO_DISABLE


	)

2449 
	#__HAL_SD_SDMMC_DMA_ENABLE
 
__HAL_SD_SDIO_DMA_ENABLE


	)

2450 
	#__HAL_SD_SDMMC_DMA_DISABLE
 
__HAL_SD_SDIO_DMA_DISABL


	)

2451 
	#__HAL_SD_SDMMC_ENABLE_IT
 
__HAL_SD_SDIO_ENABLE_IT


	)

2452 
	#__HAL_SD_SDMMC_DISABLE_IT
 
__HAL_SD_SDIO_DISABLE_IT


	)

2453 
	#__HAL_SD_SDMMC_GET_FLAG
 
__HAL_SD_SDIO_GET_FLAG


	)

2454 
	#__HAL_SD_SDMMC_CLEAR_FLAG
 
__HAL_SD_SDIO_CLEAR_FLAG


	)

2455 
	#__HAL_SD_SDMMC_GET_IT
 
__HAL_SD_SDIO_GET_IT


	)

2456 
	#__HAL_SD_SDMMC_CLEAR_IT
 
__HAL_SD_SDIO_CLEAR_IT


	)

2457 
	#SDMMC_STATIC_FLAGS
 
SDIO_STATIC_FLAGS


	)

2458 
	#SDMMC_CMD0TIMEOUT
 
SDIO_CMD0TIMEOUT


	)

2459 
	#SD_SDMMC_SEND_IF_COND
 
SD_SDIO_SEND_IF_COND


	)

2461 
	#SDMMC1_IRQn
 
SDIO_IRQn


	)

2462 
	#SDMMC1_IRQHªdËr
 
SDIO_IRQHªdËr


	)

2465 #ià
defšed
(
STM32F7
è|| defšed(
STM32L4
)

2466 
	#SD_SDIO_DISABLED
 
SD_SDMMC_DISABLED


	)

2467 
	#SD_SDIO_FUNCTION_BUSY
 
SD_SDMMC_FUNCTION_BUSY


	)

2468 
	#SD_SDIO_FUNCTION_FAILED
 
SD_SDMMC_FUNCTION_FAILED


	)

2469 
	#SD_SDIO_UNKNOWN_FUNCTION
 
SD_SDMMC_UNKNOWN_FUNCTION


	)

2470 
	#SD_CMD_SDIO_SEN_OP_COND
 
SD_CMD_SDMMC_SEN_OP_COND


	)

2471 
	#SD_CMD_SDIO_RW_DIRECT
 
SD_CMD_SDMMC_RW_DIRECT


	)

2472 
	#SD_CMD_SDIO_RW_EXTENDED
 
SD_CMD_SDMMC_RW_EXTENDED


	)

2473 
	#__HAL_SD_SDIO_ENABLE
 
__HAL_SD_SDMMC_ENABLE


	)

2474 
	#__HAL_SD_SDIO_DISABLE
 
__HAL_SD_SDMMC_DISABLE


	)

2475 
	#__HAL_SD_SDIO_DMA_ENABLE
 
__HAL_SD_SDMMC_DMA_ENABLE


	)

2476 
	#__HAL_SD_SDIO_DMA_DISABL
 
__HAL_SD_SDMMC_DMA_DISABLE


	)

2477 
	#__HAL_SD_SDIO_ENABLE_IT
 
__HAL_SD_SDMMC_ENABLE_IT


	)

2478 
	#__HAL_SD_SDIO_DISABLE_IT
 
__HAL_SD_SDMMC_DISABLE_IT


	)

2479 
	#__HAL_SD_SDIO_GET_FLAG
 
__HAL_SD_SDMMC_GET_FLAG


	)

2480 
	#__HAL_SD_SDIO_CLEAR_FLAG
 
__HAL_SD_SDMMC_CLEAR_FLAG


	)

2481 
	#__HAL_SD_SDIO_GET_IT
 
__HAL_SD_SDMMC_GET_IT


	)

2482 
	#__HAL_SD_SDIO_CLEAR_IT
 
__HAL_SD_SDMMC_CLEAR_IT


	)

2483 
	#SDIO_STATIC_FLAGS
 
SDMMC_STATIC_FLAGS


	)

2484 
	#SDIO_CMD0TIMEOUT
 
SDMMC_CMD0TIMEOUT


	)

2485 
	#SD_SDIO_SEND_IF_COND
 
SD_SDMMC_SEND_IF_COND


	)

2487 
	#SDIO_IRQn
 
SDMMC1_IRQn


	)

2488 
	#SDIO_IRQHªdËr
 
SDMMC1_IRQHªdËr


	)

2498 
	#__SMARTCARD_ENABLE_IT
 
__HAL_SMARTCARD_ENABLE_IT


	)

2499 
	#__SMARTCARD_DISABLE_IT
 
__HAL_SMARTCARD_DISABLE_IT


	)

2500 
	#__SMARTCARD_ENABLE
 
__HAL_SMARTCARD_ENABLE


	)

2501 
	#__SMARTCARD_DISABLE
 
__HAL_SMARTCARD_DISABLE


	)

2502 
	#__SMARTCARD_DMA_REQUEST_ENABLE
 
__HAL_SMARTCARD_DMA_REQUEST_ENABLE


	)

2503 
	#__SMARTCARD_DMA_REQUEST_DISABLE
 
__HAL_SMARTCARD_DMA_REQUEST_DISABLE


	)

2505 
	#__HAL_SMARTCARD_GETCLOCKSOURCE
 
SMARTCARD_GETCLOCKSOURCE


	)

2506 
	#__SMARTCARD_GETCLOCKSOURCE
 
SMARTCARD_GETCLOCKSOURCE


	)

2508 
	#IS_SMARTCARD_ONEBIT_SAMPLING
 
IS_SMARTCARD_ONE_BIT_SAMPLE


	)

2517 
	#__HAL_SMBUS_RESET_CR1
 
SMBUS_RESET_CR1


	)

2518 
	#__HAL_SMBUS_RESET_CR2
 
SMBUS_RESET_CR2


	)

2519 
	#__HAL_SMBUS_GENERATE_START
 
SMBUS_GENERATE_START


	)

2520 
	#__HAL_SMBUS_GET_ADDR_MATCH
 
SMBUS_GET_ADDR_MATCH


	)

2521 
	#__HAL_SMBUS_GET_DIR
 
SMBUS_GET_DIR


	)

2522 
	#__HAL_SMBUS_GET_STOP_MODE
 
SMBUS_GET_STOP_MODE


	)

2523 
	#__HAL_SMBUS_GET_PEC_MODE
 
SMBUS_GET_PEC_MODE


	)

2524 
	#__HAL_SMBUS_GET_ALERT_ENABLED
 
SMBUS_GET_ALERT_ENABLED


	)

2533 
	#__HAL_SPI_1LINE_TX
 
SPI_1LINE_TX


	)

2534 
	#__HAL_SPI_1LINE_RX
 
SPI_1LINE_RX


	)

2535 
	#__HAL_SPI_RESET_CRC
 
SPI_RESET_CRC


	)

2545 
	#__HAL_UART_GETCLOCKSOURCE
 
UART_GETCLOCKSOURCE


	)

2546 
	#__HAL_UART_MASK_COMPUTATION
 
UART_MASK_COMPUTATION


	)

2547 
	#__UART_GETCLOCKSOURCE
 
UART_GETCLOCKSOURCE


	)

2548 
	#__UART_MASK_COMPUTATION
 
UART_MASK_COMPUTATION


	)

2550 
	#IS_UART_WAKEUPMETHODE
 
IS_UART_WAKEUPMETHOD


	)

2552 
	#IS_UART_ONEBIT_SAMPLE
 
IS_UART_ONE_BIT_SAMPLE


	)

2553 
	#IS_UART_ONEBIT_SAMPLING
 
IS_UART_ONE_BIT_SAMPLE


	)

2564 
	#__USART_ENABLE_IT
 
__HAL_USART_ENABLE_IT


	)

2565 
	#__USART_DISABLE_IT
 
__HAL_USART_DISABLE_IT


	)

2566 
	#__USART_ENABLE
 
__HAL_USART_ENABLE


	)

2567 
	#__USART_DISABLE
 
__HAL_USART_DISABLE


	)

2569 
	#__HAL_USART_GETCLOCKSOURCE
 
USART_GETCLOCKSOURCE


	)

2570 
	#__USART_GETCLOCKSOURCE
 
USART_GETCLOCKSOURCE


	)

2579 
	#USB_EXTI_LINE_WAKEUP
 
USB_WAKEUP_EXTI_LINE


	)

2581 
	#USB_FS_EXTI_TRIGGER_RISING_EDGE
 
USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE


	)

2582 
	#USB_FS_EXTI_TRIGGER_FALLING_EDGE
 
USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE


	)

2583 
	#USB_FS_EXTI_TRIGGER_BOTH_EDGE
 
USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE


	)

2584 
	#USB_FS_EXTI_LINE_WAKEUP
 
USB_OTG_FS_WAKEUP_EXTI_LINE


	)

2586 
	#USB_HS_EXTI_TRIGGER_RISING_EDGE
 
USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE


	)

2587 
	#USB_HS_EXTI_TRIGGER_FALLING_EDGE
 
USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE


	)

2588 
	#USB_HS_EXTI_TRIGGER_BOTH_EDGE
 
USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE


	)

2589 
	#USB_HS_EXTI_LINE_WAKEUP
 
USB_OTG_HS_WAKEUP_EXTI_LINE


	)

2591 
	#__HAL_USB_EXTI_ENABLE_IT
 
__HAL_USB_WAKEUP_EXTI_ENABLE_IT


	)

2592 
	#__HAL_USB_EXTI_DISABLE_IT
 
__HAL_USB_WAKEUP_EXTI_DISABLE_IT


	)

2593 
	#__HAL_USB_EXTI_GET_FLAG
 
__HAL_USB_WAKEUP_EXTI_GET_FLAG


	)

2594 
	#__HAL_USB_EXTI_CLEAR_FLAG
 
__HAL_USB_WAKEUP_EXTI_CLEAR_FLAG


	)

2595 
	#__HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER
 
__HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE


	)

2596 
	#__HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER
 
__HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE


	)

2597 
	#__HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE


	)

2599 
	#__HAL_USB_FS_EXTI_ENABLE_IT
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT


	)

2600 
	#__HAL_USB_FS_EXTI_DISABLE_IT
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT


	)

2601 
	#__HAL_USB_FS_EXTI_GET_FLAG
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG


	)

2602 
	#__HAL_USB_FS_EXTI_CLEAR_FLAG
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG


	)

2603 
	#__HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE


	)

2604 
	#__HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE


	)

2605 
	#__HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE


	)

2606 
	#__HAL_USB_FS_EXTI_GENERATE_SWIT
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT


	)

2608 
	#__HAL_USB_HS_EXTI_ENABLE_IT
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT


	)

2609 
	#__HAL_USB_HS_EXTI_DISABLE_IT
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT


	)

2610 
	#__HAL_USB_HS_EXTI_GET_FLAG
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG


	)

2611 
	#__HAL_USB_HS_EXTI_CLEAR_FLAG
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG


	)

2612 
	#__HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE


	)

2613 
	#__HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE


	)

2614 
	#__HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE


	)

2615 
	#__HAL_USB_HS_EXTI_GENERATE_SWIT
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT


	)

2617 
	#HAL_PCD_AùiveRemÙeWakeup
 
HAL_PCD_Aùiv©eRemÙeWakeup


	)

2618 
	#HAL_PCD_DeAùiveRemÙeWakeup
 
HAL_PCD_DeAùiv©eRemÙeWakeup


	)

2620 
	#HAL_PCD_S‘TxFiFo
 
HAL_PCDEx_S‘TxFiFo


	)

2621 
	#HAL_PCD_S‘RxFiFo
 
HAL_PCDEx_S‘RxFiFo


	)

2629 
	#__HAL_TIM_S‘ICP»sÿËrV®ue
 
TIM_SET_ICPRESCALERVALUE


	)

2630 
	#__HAL_TIM_Re£tICP»sÿËrV®ue
 
TIM_RESET_ICPRESCALERVALUE


	)

2632 
	#TIM_GET_ITSTATUS
 
__HAL_TIM_GET_IT_SOURCE


	)

2633 
	#TIM_GET_CLEAR_IT
 
__HAL_TIM_CLEAR_IT


	)

2635 
	#__HAL_TIM_GET_ITSTATUS
 
__HAL_TIM_GET_IT_SOURCE


	)

2637 
	#__HAL_TIM_DIRECTION_STATUS
 
__HAL_TIM_IS_TIM_COUNTING_DOWN


	)

2638 
	#__HAL_TIM_PRESCALER
 
__HAL_TIM_SET_PRESCALER


	)

2639 
	#__HAL_TIM_S‘CouÁ”
 
__HAL_TIM_SET_COUNTER


	)

2640 
	#__HAL_TIM_G‘CouÁ”
 
__HAL_TIM_GET_COUNTER


	)

2641 
	#__HAL_TIM_S‘AutÜ–ßd
 
__HAL_TIM_SET_AUTORELOAD


	)

2642 
	#__HAL_TIM_G‘AutÜ–ßd
 
__HAL_TIM_GET_AUTORELOAD


	)

2643 
	#__HAL_TIM_S‘ClockDivisiÚ
 
__HAL_TIM_SET_CLOCKDIVISION


	)

2644 
	#__HAL_TIM_G‘ClockDivisiÚ
 
__HAL_TIM_GET_CLOCKDIVISION


	)

2645 
	#__HAL_TIM_S‘ICP»sÿËr
 
__HAL_TIM_SET_ICPRESCALER


	)

2646 
	#__HAL_TIM_G‘ICP»sÿËr
 
__HAL_TIM_GET_ICPRESCALER


	)

2647 
	#__HAL_TIM_S‘Com·»
 
__HAL_TIM_SET_COMPARE


	)

2648 
	#__HAL_TIM_G‘Com·»
 
__HAL_TIM_GET_COMPARE


	)

2650 
	#TIM_TS_ITR0
 ((
ušt32_t
)0x0000)

	)

2651 
	#TIM_TS_ITR1
 ((
ušt32_t
)0x0010)

	)

2652 
	#TIM_TS_ITR2
 ((
ušt32_t
)0x0020)

	)

2653 
	#TIM_TS_ITR3
 ((
ušt32_t
)0x0030)

	)

2654 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_TS_ITR0
) || \

2655 ((
SELECTION
è=ð
TIM_TS_ITR1
) || \

2656 ((
SELECTION
è=ð
TIM_TS_ITR2
) || \

2657 ((
SELECTION
è=ð
TIM_TS_ITR3
))

	)

2659 
	#TIM_CHANNEL_1
 ((
ušt32_t
)0x0000)

	)

2660 
	#TIM_CHANNEL_2
 ((
ušt32_t
)0x0004)

	)

2661 
	#IS_TIM_PWMI_CHANNELS
(
CHANNEL
è(((CHANNELè=ð
TIM_CHANNEL_1
) || \

2662 ((
CHANNEL
è=ð
TIM_CHANNEL_2
))

	)

2664 
	#TIM_OUTPUTNSTATE_DISABLE
 ((
ušt32_t
)0x0000)

	)

2665 
	#TIM_OUTPUTNSTATE_ENABLE
 (
TIM_CCER_CC1NE
)

	)

2667 
	#IS_TIM_OUTPUTN_STATE
(
STATE
è(((STATEè=ð
TIM_OUTPUTNSTATE_DISABLE
) || \

2668 ((
STATE
è=ð
TIM_OUTPUTNSTATE_ENABLE
))

	)

2670 
	#TIM_OUTPUTSTATE_DISABLE
 ((
ušt32_t
)0x0000)

	)

2671 
	#TIM_OUTPUTSTATE_ENABLE
 (
TIM_CCER_CC1E
)

	)

2673 
	#IS_TIM_OUTPUT_STATE
(
STATE
è(((STATEè=ð
TIM_OUTPUTSTATE_DISABLE
) || \

2674 ((
STATE
è=ð
TIM_OUTPUTSTATE_ENABLE
))

	)

2683 
	#__HAL_ETH_EXTI_ENABLE_IT
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_IT


	)

2684 
	#__HAL_ETH_EXTI_DISABLE_IT
 
__HAL_ETH_WAKEUP_EXTI_DISABLE_IT


	)

2685 
	#__HAL_ETH_EXTI_GET_FLAG
 
__HAL_ETH_WAKEUP_EXTI_GET_FLAG


	)

2686 
	#__HAL_ETH_EXTI_CLEAR_FLAG
 
__HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG


	)

2687 
	#__HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER


	)

2688 
	#__HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER


	)

2689 
	#__HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER


	)

2691 
	#ETH_PROMISCIOUSMODE_ENABLE
 
ETH_PROMISCUOUS_MODE_ENABLE


	)

2692 
	#ETH_PROMISCIOUSMODE_DISABLE
 
ETH_PROMISCUOUS_MODE_DISABLE


	)

2693 
	#IS_ETH_PROMISCIOUS_MODE
 
IS_ETH_PROMISCUOUS_MODE


	)

2701 
	#__HAL_LTDC_LAYER
 
LTDC_LAYER


	)

2709 
	#SAI_OUTPUTDRIVE_DISABLED
 
SAI_OUTPUTDRIVE_DISABLE


	)

2710 
	#SAI_OUTPUTDRIVE_ENABLED
 
SAI_OUTPUTDRIVE_ENABLE


	)

2711 
	#SAI_MASTERDIVIDER_ENABLED
 
SAI_MASTERDIVIDER_ENABLE


	)

2712 
	#SAI_MASTERDIVIDER_DISABLED
 
SAI_MASTERDIVIDER_DISABLE


	)

2713 
	#SAI_STREOMODE
 
SAI_STEREOMODE


	)

2714 
	#SAI_FIFOStus_Em±y
 
SAI_FIFOSTATUS_EMPTY


	)

2715 
	#SAI_FIFOStus_Less1Qu¬‹rFuÎ
 
SAI_FIFOSTATUS_LESS1QUARTERFULL


	)

2716 
	#SAI_FIFOStus_1Qu¬‹rFuÎ
 
SAI_FIFOSTATUS_1QUARTERFULL


	)

2717 
	#SAI_FIFOStus_H®fFuÎ
 
SAI_FIFOSTATUS_HALFFULL


	)

2718 
	#SAI_FIFOStus_3Qu¬‹rsFuÎ
 
SAI_FIFOSTATUS_3QUARTERFULL


	)

2719 
	#SAI_FIFOStus_FuÎ
 
SAI_FIFOSTATUS_FULL


	)

2720 
	#IS_SAI_BLOCK_MONO_STREO_MODE
 
IS_SAI_BLOCK_MONO_STEREO_MODE


	)

2735 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal.h

40 #iâdeà
__STM32F4xx_HAL_H


41 
	#__STM32F4xx_HAL_H


	)

43 #ifdeà
__ýlu¥lus


48 
	~"¡m32f4xx.h
"

49 
	~"¡m32f4xx_h®_cÚf.h
"

68 
	#__HAL_DBGMCU_FREEZE_TIM2
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM2_STOP
))

	)

69 
	#__HAL_DBGMCU_FREEZE_TIM3
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM3_STOP
))

	)

70 
	#__HAL_DBGMCU_FREEZE_TIM4
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM4_STOP
))

	)

71 
	#__HAL_DBGMCU_FREEZE_TIM5
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM5_STOP
))

	)

72 
	#__HAL_DBGMCU_FREEZE_TIM6
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM6_STOP
))

	)

73 
	#__HAL_DBGMCU_FREEZE_TIM7
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM7_STOP
))

	)

74 
	#__HAL_DBGMCU_FREEZE_TIM12
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM12_STOP
))

	)

75 
	#__HAL_DBGMCU_FREEZE_TIM13
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM13_STOP
))

	)

76 
	#__HAL_DBGMCU_FREEZE_TIM14
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM14_STOP
))

	)

77 
	#__HAL_DBGMCU_FREEZE_RTC
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_RTC_STOP
))

	)

78 
	#__HAL_DBGMCU_FREEZE_WWDG
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_WWDG_STOP
))

	)

79 
	#__HAL_DBGMCU_FREEZE_IWDG
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_IWDG_STOP
))

	)

80 
	#__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
))

	)

81 
	#__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
))

	)

82 
	#__HAL_DBGMCU_FREEZE_I2C3_TIMEOUT
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
))

	)

83 
	#__HAL_DBGMCU_FREEZE_CAN1
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_CAN1_STOP
))

	)

84 
	#__HAL_DBGMCU_FREEZE_CAN2
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_CAN2_STOP
))

	)

85 
	#__HAL_DBGMCU_FREEZE_TIM1
(è(
DBGMCU
->
APB2FZ
 |ð(
DBGMCU_APB2_FZ_DBG_TIM1_STOP
))

	)

86 
	#__HAL_DBGMCU_FREEZE_TIM8
(è(
DBGMCU
->
APB2FZ
 |ð(
DBGMCU_APB2_FZ_DBG_TIM8_STOP
))

	)

87 
	#__HAL_DBGMCU_FREEZE_TIM9
(è(
DBGMCU
->
APB2FZ
 |ð(
DBGMCU_APB2_FZ_DBG_TIM9_STOP
))

	)

88 
	#__HAL_DBGMCU_FREEZE_TIM10
(è(
DBGMCU
->
APB2FZ
 |ð(
DBGMCU_APB2_FZ_DBG_TIM10_STOP
))

	)

89 
	#__HAL_DBGMCU_FREEZE_TIM11
(è(
DBGMCU
->
APB2FZ
 |ð(
DBGMCU_APB2_FZ_DBG_TIM11_STOP
))

	)

91 
	#__HAL_DBGMCU_UNFREEZE_TIM2
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM2_STOP
))

	)

92 
	#__HAL_DBGMCU_UNFREEZE_TIM3
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM3_STOP
))

	)

93 
	#__HAL_DBGMCU_UNFREEZE_TIM4
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM4_STOP
))

	)

94 
	#__HAL_DBGMCU_UNFREEZE_TIM5
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM5_STOP
))

	)

95 
	#__HAL_DBGMCU_UNFREEZE_TIM6
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM6_STOP
))

	)

96 
	#__HAL_DBGMCU_UNFREEZE_TIM7
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM7_STOP
))

	)

97 
	#__HAL_DBGMCU_UNFREEZE_TIM12
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM12_STOP
))

	)

98 
	#__HAL_DBGMCU_UNFREEZE_TIM13
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM13_STOP
))

	)

99 
	#__HAL_DBGMCU_UNFREEZE_TIM14
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM14_STOP
))

	)

100 
	#__HAL_DBGMCU_UNFREEZE_RTC
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_RTC_STOP
))

	)

101 
	#__HAL_DBGMCU_UNFREEZE_WWDG
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_WWDG_STOP
))

	)

102 
	#__HAL_DBGMCU_UNFREEZE_IWDG
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_IWDG_STOP
))

	)

103 
	#__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
))

	)

104 
	#__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
))

	)

105 
	#__HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
))

	)

106 
	#__HAL_DBGMCU_UNFREEZE_CAN1
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_CAN1_STOP
))

	)

107 
	#__HAL_DBGMCU_UNFREEZE_CAN2
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_CAN2_STOP
))

	)

108 
	#__HAL_DBGMCU_UNFREEZE_TIM1
(è(
DBGMCU
->
APB2FZ
 &ð~(
DBGMCU_APB2_FZ_DBG_TIM1_STOP
))

	)

109 
	#__HAL_DBGMCU_UNFREEZE_TIM8
(è(
DBGMCU
->
APB2FZ
 &ð~(
DBGMCU_APB2_FZ_DBG_TIM8_STOP
))

	)

110 
	#__HAL_DBGMCU_UNFREEZE_TIM9
(è(
DBGMCU
->
APB2FZ
 &ð~(
DBGMCU_APB2_FZ_DBG_TIM9_STOP
))

	)

111 
	#__HAL_DBGMCU_UNFREEZE_TIM10
(è(
DBGMCU
->
APB2FZ
 &ð~(
DBGMCU_APB2_FZ_DBG_TIM10_STOP
))

	)

112 
	#__HAL_DBGMCU_UNFREEZE_TIM11
(è(
DBGMCU
->
APB2FZ
 &ð~(
DBGMCU_APB2_FZ_DBG_TIM11_STOP
))

	)

116 
	#__HAL_SYSCFG_REMAPMEMORY_FLASH
(è(
SYSCFG
->
MEMRMP
 &ð~(
SYSCFG_MEMRMP_MEM_MODE
))

	)

120 
	#__HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH
(èdØ{
SYSCFG
->
MEMRMP
 &ð~(
SYSCFG_MEMRMP_MEM_MODE
);\

121 
SYSCFG
->
MEMRMP
 |ð
SYSCFG_MEMRMP_MEM_MODE_0
;\

122 }0);

	)

126 
	#__HAL_SYSCFG_REMAPMEMORY_SRAM
(èdØ{
SYSCFG
->
MEMRMP
 &ð~(
SYSCFG_MEMRMP_MEM_MODE
);\

127 
SYSCFG
->
MEMRMP
 |ð(
SYSCFG_MEMRMP_MEM_MODE_0
 | 
SYSCFG_MEMRMP_MEM_MODE_1
);\

128 }0);

	)

130 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
)|| defšed(
STM32F417xx
)

133 
	#__HAL_SYSCFG_REMAPMEMORY_FSMC
(èdØ{
SYSCFG
->
MEMRMP
 &ð~(
SYSCFG_MEMRMP_MEM_MODE
);\

134 
SYSCFG
->
MEMRMP
 |ð(
SYSCFG_MEMRMP_MEM_MODE_1
);\

135 }0);

	)

138 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

139 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

142 
	#__HAL_SYSCFG_REMAPMEMORY_FMC
(èdØ{
SYSCFG
->
MEMRMP
 &ð~(
SYSCFG_MEMRMP_MEM_MODE
);\

143 
SYSCFG
->
MEMRMP
 |ð(
SYSCFG_MEMRMP_MEM_MODE_1
);\

144 }0);

	)

148 
	#__HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM
(èdØ{
SYSCFG
->
MEMRMP
 &ð~(
SYSCFG_MEMRMP_MEM_MODE
);\

149 
SYSCFG
->
MEMRMP
 |ð(
SYSCFG_MEMRMP_MEM_MODE_2
);\

150 }0);

	)

153 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

161 
	#__HAL_SYSCFG_BREAK_PVD_LOCK
(èdØ{
SYSCFG
->
CFGR2
 &ð~(
SYSCFG_CFGR2_PVD_LOCK
); \

162 
SYSCFG
->
CFGR2
 |ð
SYSCFG_CFGR2_PVD_LOCK
; \

163 }0)

	)

175 
	#__HAL_SYSCFG_BREAK_LOCKUP_LOCK
(èdØ{
SYSCFG
->
CFGR2
 &ð~(
SYSCFG_CFGR2_LOCKUP_LOCK
); \

176 
SYSCFG
->
CFGR2
 |ð
SYSCFG_CFGR2_LOCKUP_LOCK
; \

177 }0)

	)

194 
HAL_StusTy³Def
 
HAL_In™
();

195 
HAL_StusTy³Def
 
HAL_DeIn™
();

196 
HAL_M¥In™
();

197 
HAL_M¥DeIn™
();

198 
HAL_StusTy³Def
 
HAL_In™Tick
 (
ušt32_t
 
TickPriÜ™y
);

207 
HAL_IncTick
();

208 
HAL_D–ay
(
__IO
 
ušt32_t
 
D–ay
);

209 
ušt32_t
 
HAL_G‘Tick
();

210 
HAL_Su¥’dTick
();

211 
HAL_ResumeTick
();

212 
ušt32_t
 
HAL_G‘H®V”siÚ
();

213 
ušt32_t
 
HAL_G‘REVID
();

214 
ušt32_t
 
HAL_G‘DEVID
();

215 
HAL_DBGMCU_EÇbËDBGSË•Mode
();

216 
HAL_DBGMCU_Di§bËDBGSË•Mode
();

217 
HAL_DBGMCU_EÇbËDBGStÝMode
();

218 
HAL_DBGMCU_Di§bËDBGStÝMode
();

219 
HAL_DBGMCU_EÇbËDBGSndbyMode
();

220 
HAL_DBGMCU_Di§bËDBGSndbyMode
();

221 
HAL_EÇbËCom³n§tiÚC–l
();

222 
HAL_Di§bËCom³n§tiÚC–l
();

223 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

224 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

225 
HAL_EÇbËMemÜySw­pšgBªk
();

226 
HAL_Di§bËMemÜySw­pšgBªk
();

260 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_adc.h

39 #iâdeà
__STM32F4xx_ADC_H


40 
	#__STM32F4xx_ADC_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
HAL_ADC_STATE_RESET
 = 0x00,

68 
HAL_ADC_STATE_READY
 = 0x01,

69 
HAL_ADC_STATE_BUSY
 = 0x02,

70 
HAL_ADC_STATE_BUSY_REG
 = 0x12,

71 
HAL_ADC_STATE_BUSY_INJ
 = 0x22,

72 
HAL_ADC_STATE_BUSY_INJ_REG
 = 0x32,

73 
HAL_ADC_STATE_TIMEOUT
 = 0x03,

74 
HAL_ADC_STATE_ERROR
 = 0x04,

75 
HAL_ADC_STATE_EOC
 = 0x05,

76 
HAL_ADC_STATE_EOC_REG
 = 0x15,

77 
HAL_ADC_STATE_EOC_INJ
 = 0x25,

78 
HAL_ADC_STATE_EOC_INJ_REG
 = 0x35,

79 
HAL_ADC_STATE_AWD
 = 0x06

81 }
	tHAL_ADC_S‹Ty³Def
;

88 
ušt32_t
 
ClockP»sÿËr
;

91 
ušt32_t
 
ResÞutiÚ
;

93 
ušt32_t
 
D©aAlign
;

95 
ušt32_t
 
SÿnCÚvMode
;

98 
ušt32_t
 
EOCS–eùiÚ
;

105 
ušt32_t
 
CÚtšuousCÚvMode
;

107 
ušt32_t
 
DMACÚtšuousReque¡s
;

109 
ušt32_t
 
NbrOfCÚv”siÚ
;

112 
ušt32_t
 
DiscÚtšuousCÚvMode
;

115 
ušt32_t
 
NbrOfDiscCÚv”siÚ
;

118 
ušt32_t
 
Ex‹º®TrigCÚv
;

122 
ušt32_t
 
Ex‹º®TrigCÚvEdge
;

126 }
	tADC_In™Ty³Def
;

133 
ADC_Ty³Def
 *
In¡ªû
;

135 
ADC_In™Ty³Def
 
In™
;

137 
__IO
 
ušt32_t
 
NbrOfCu¼’tCÚv”siÚRªk
;

139 
DMA_HªdËTy³Def
 *
DMA_HªdË
;

141 
HAL_LockTy³Def
 
Lock
;

143 
__IO
 
HAL_ADC_S‹Ty³Def
 
S‹
;

145 
__IO
 
ušt32_t
 
E¼ÜCode
;

146 }
	tADC_HªdËTy³Def
;

153 
ušt32_t
 
ChªÃl
;

155 
ušt32_t
 
Rªk
;

157 
ušt32_t
 
Sam¶šgTime
;

159 
ušt32_t
 
Off£t
;

160 }
	tADC_ChªÃlCÚfTy³Def
;

167 
ušt32_t
 
W©chdogMode
;

169 
ušt32_t
 
HighTh»shÞd
;

171 
ušt32_t
 
LowTh»shÞd
;

173 
ušt32_t
 
ChªÃl
;

176 
ušt32_t
 
ITMode
;

179 
ušt32_t
 
W©chdogNumb”
;

180 }
	tADC_AÇlogWDGCÚfTy³Def
;

193 
	#HAL_ADC_ERROR_NONE
 ((
ušt32_t
)0x00è

	)

194 
	#HAL_ADC_ERROR_OVR
 ((
ušt32_t
)0x01è

	)

195 
	#HAL_ADC_ERROR_DMA
 ((
ušt32_t
)0x02è

	)

204 
	#ADC_CLOCK_SYNC_PCLK_DIV2
 ((
ušt32_t
)0x00000000)

	)

205 
	#ADC_CLOCK_SYNC_PCLK_DIV4
 ((
ušt32_t
)
ADC_CCR_ADCPRE_0
)

	)

206 
	#ADC_CLOCK_SYNC_PCLK_DIV6
 ((
ušt32_t
)
ADC_CCR_ADCPRE_1
)

	)

207 
	#ADC_CLOCK_SYNC_PCLK_DIV8
 ((
ušt32_t
)
ADC_CCR_ADCPRE
)

	)

215 
	#ADC_TWOSAMPLINGDELAY_5CYCLES
 ((
ušt32_t
)0x00000000)

	)

216 
	#ADC_TWOSAMPLINGDELAY_6CYCLES
 ((
ušt32_t
)
ADC_CCR_DELAY_0
)

	)

217 
	#ADC_TWOSAMPLINGDELAY_7CYCLES
 ((
ušt32_t
)
ADC_CCR_DELAY_1
)

	)

218 
	#ADC_TWOSAMPLINGDELAY_8CYCLES
 ((
ušt32_t
)(
ADC_CCR_DELAY_1
 | 
ADC_CCR_DELAY_0
))

	)

219 
	#ADC_TWOSAMPLINGDELAY_9CYCLES
 ((
ušt32_t
)
ADC_CCR_DELAY_2
)

	)

220 
	#ADC_TWOSAMPLINGDELAY_10CYCLES
 ((
ušt32_t
)(
ADC_CCR_DELAY_2
 | 
ADC_CCR_DELAY_0
))

	)

221 
	#ADC_TWOSAMPLINGDELAY_11CYCLES
 ((
ušt32_t
)(
ADC_CCR_DELAY_2
 | 
ADC_CCR_DELAY_1
))

	)

222 
	#ADC_TWOSAMPLINGDELAY_12CYCLES
 ((
ušt32_t
)(
ADC_CCR_DELAY_2
 | 
ADC_CCR_DELAY_1
 | 
ADC_CCR_DELAY_0
))

	)

223 
	#ADC_TWOSAMPLINGDELAY_13CYCLES
 ((
ušt32_t
)
ADC_CCR_DELAY_3
)

	)

224 
	#ADC_TWOSAMPLINGDELAY_14CYCLES
 ((
ušt32_t
)(
ADC_CCR_DELAY_3
 | 
ADC_CCR_DELAY_0
))

	)

225 
	#ADC_TWOSAMPLINGDELAY_15CYCLES
 ((
ušt32_t
)(
ADC_CCR_DELAY_3
 | 
ADC_CCR_DELAY_1
))

	)

226 
	#ADC_TWOSAMPLINGDELAY_16CYCLES
 ((
ušt32_t
)(
ADC_CCR_DELAY_3
 | 
ADC_CCR_DELAY_1
 | 
ADC_CCR_DELAY_0
))

	)

227 
	#ADC_TWOSAMPLINGDELAY_17CYCLES
 ((
ušt32_t
)(
ADC_CCR_DELAY_3
 | 
ADC_CCR_DELAY_2
))

	)

228 
	#ADC_TWOSAMPLINGDELAY_18CYCLES
 ((
ušt32_t
)(
ADC_CCR_DELAY_3
 | 
ADC_CCR_DELAY_2
 | 
ADC_CCR_DELAY_0
))

	)

229 
	#ADC_TWOSAMPLINGDELAY_19CYCLES
 ((
ušt32_t
)(
ADC_CCR_DELAY_3
 | 
ADC_CCR_DELAY_2
 | 
ADC_CCR_DELAY_1
))

	)

230 
	#ADC_TWOSAMPLINGDELAY_20CYCLES
 ((
ušt32_t
)
ADC_CCR_DELAY
)

	)

238 
	#ADC_RESOLUTION_12B
 ((
ušt32_t
)0x00000000)

	)

239 
	#ADC_RESOLUTION_10B
 ((
ušt32_t
)
ADC_CR1_RES_0
)

	)

240 
	#ADC_RESOLUTION_8B
 ((
ušt32_t
)
ADC_CR1_RES_1
)

	)

241 
	#ADC_RESOLUTION_6B
 ((
ušt32_t
)
ADC_CR1_RES
)

	)

249 
	#ADC_EXTERNALTRIGCONVEDGE_NONE
 ((
ušt32_t
)0x00000000)

	)

250 
	#ADC_EXTERNALTRIGCONVEDGE_RISING
 ((
ušt32_t
)
ADC_CR2_EXTEN_0
)

	)

251 
	#ADC_EXTERNALTRIGCONVEDGE_FALLING
 ((
ušt32_t
)
ADC_CR2_EXTEN_1
)

	)

252 
	#ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING
 ((
ušt32_t
)
ADC_CR2_EXTEN
)

	)

262 
	#ADC_EXTERNALTRIGCONV_T1_CC1
 ((
ušt32_t
)0x00000000)

	)

263 
	#ADC_EXTERNALTRIGCONV_T1_CC2
 ((
ušt32_t
)
ADC_CR2_EXTSEL_0
)

	)

264 
	#ADC_EXTERNALTRIGCONV_T1_CC3
 ((
ušt32_t
)
ADC_CR2_EXTSEL_1
)

	)

265 
	#ADC_EXTERNALTRIGCONV_T2_CC2
 ((
ušt32_t
)(
ADC_CR2_EXTSEL_1
 | 
ADC_CR2_EXTSEL_0
))

	)

266 
	#ADC_EXTERNALTRIGCONV_T2_CC3
 ((
ušt32_t
)
ADC_CR2_EXTSEL_2
)

	)

267 
	#ADC_EXTERNALTRIGCONV_T2_CC4
 ((
ušt32_t
)(
ADC_CR2_EXTSEL_2
 | 
ADC_CR2_EXTSEL_0
))

	)

268 
	#ADC_EXTERNALTRIGCONV_T2_TRGO
 ((
ušt32_t
)(
ADC_CR2_EXTSEL_2
 | 
ADC_CR2_EXTSEL_1
))

	)

269 
	#ADC_EXTERNALTRIGCONV_T3_CC1
 ((
ušt32_t
)(
ADC_CR2_EXTSEL_2
 | 
ADC_CR2_EXTSEL_1
 | 
ADC_CR2_EXTSEL_0
))

	)

270 
	#ADC_EXTERNALTRIGCONV_T3_TRGO
 ((
ušt32_t
)
ADC_CR2_EXTSEL_3
)

	)

271 
	#ADC_EXTERNALTRIGCONV_T4_CC4
 ((
ušt32_t
)(
ADC_CR2_EXTSEL_3
 | 
ADC_CR2_EXTSEL_0
))

	)

272 
	#ADC_EXTERNALTRIGCONV_T5_CC1
 ((
ušt32_t
)(
ADC_CR2_EXTSEL_3
 | 
ADC_CR2_EXTSEL_1
))

	)

273 
	#ADC_EXTERNALTRIGCONV_T5_CC2
 ((
ušt32_t
)(
ADC_CR2_EXTSEL_3
 | 
ADC_CR2_EXTSEL_1
 | 
ADC_CR2_EXTSEL_0
))

	)

274 
	#ADC_EXTERNALTRIGCONV_T5_CC3
 ((
ušt32_t
)(
ADC_CR2_EXTSEL_3
 | 
ADC_CR2_EXTSEL_2
))

	)

275 
	#ADC_EXTERNALTRIGCONV_T8_CC1
 ((
ušt32_t
)(
ADC_CR2_EXTSEL_3
 | 
ADC_CR2_EXTSEL_2
 | 
ADC_CR2_EXTSEL_0
))

	)

276 
	#ADC_EXTERNALTRIGCONV_T8_TRGO
 ((
ušt32_t
)(
ADC_CR2_EXTSEL_3
 | 
ADC_CR2_EXTSEL_2
 | 
ADC_CR2_EXTSEL_1
))

	)

277 
	#ADC_EXTERNALTRIGCONV_Ext_IT11
 ((
ušt32_t
)
ADC_CR2_EXTSEL
)

	)

278 
	#ADC_SOFTWARE_START
 ((
ušt32_t
)
ADC_CR2_EXTSEL
 + 1)

	)

286 
	#ADC_DATAALIGN_RIGHT
 ((
ušt32_t
)0x00000000)

	)

287 
	#ADC_DATAALIGN_LEFT
 ((
ušt32_t
)
ADC_CR2_ALIGN
)

	)

295 
	#ADC_CHANNEL_0
 ((
ušt32_t
)0x00000000)

	)

296 
	#ADC_CHANNEL_1
 ((
ušt32_t
)
ADC_CR1_AWDCH_0
)

	)

297 
	#ADC_CHANNEL_2
 ((
ušt32_t
)
ADC_CR1_AWDCH_1
)

	)

298 
	#ADC_CHANNEL_3
 ((
ušt32_t
)(
ADC_CR1_AWDCH_1
 | 
ADC_CR1_AWDCH_0
))

	)

299 
	#ADC_CHANNEL_4
 ((
ušt32_t
)
ADC_CR1_AWDCH_2
)

	)

300 
	#ADC_CHANNEL_5
 ((
ušt32_t
)(
ADC_CR1_AWDCH_2
 | 
ADC_CR1_AWDCH_0
))

	)

301 
	#ADC_CHANNEL_6
 ((
ušt32_t
)(
ADC_CR1_AWDCH_2
 | 
ADC_CR1_AWDCH_1
))

	)

302 
	#ADC_CHANNEL_7
 ((
ušt32_t
)(
ADC_CR1_AWDCH_2
 | 
ADC_CR1_AWDCH_1
 | 
ADC_CR1_AWDCH_0
))

	)

303 
	#ADC_CHANNEL_8
 ((
ušt32_t
)
ADC_CR1_AWDCH_3
)

	)

304 
	#ADC_CHANNEL_9
 ((
ušt32_t
)(
ADC_CR1_AWDCH_3
 | 
ADC_CR1_AWDCH_0
))

	)

305 
	#ADC_CHANNEL_10
 ((
ušt32_t
)(
ADC_CR1_AWDCH_3
 | 
ADC_CR1_AWDCH_1
))

	)

306 
	#ADC_CHANNEL_11
 ((
ušt32_t
)(
ADC_CR1_AWDCH_3
 | 
ADC_CR1_AWDCH_1
 | 
ADC_CR1_AWDCH_0
))

	)

307 
	#ADC_CHANNEL_12
 ((
ušt32_t
)(
ADC_CR1_AWDCH_3
 | 
ADC_CR1_AWDCH_2
))

	)

308 
	#ADC_CHANNEL_13
 ((
ušt32_t
)(
ADC_CR1_AWDCH_3
 | 
ADC_CR1_AWDCH_2
 | 
ADC_CR1_AWDCH_0
))

	)

309 
	#ADC_CHANNEL_14
 ((
ušt32_t
)(
ADC_CR1_AWDCH_3
 | 
ADC_CR1_AWDCH_2
 | 
ADC_CR1_AWDCH_1
))

	)

310 
	#ADC_CHANNEL_15
 ((
ušt32_t
)(
ADC_CR1_AWDCH_3
 | 
ADC_CR1_AWDCH_2
 | 
ADC_CR1_AWDCH_1
 | 
ADC_CR1_AWDCH_0
))

	)

311 
	#ADC_CHANNEL_16
 ((
ušt32_t
)
ADC_CR1_AWDCH_4
)

	)

312 
	#ADC_CHANNEL_17
 ((
ušt32_t
)(
ADC_CR1_AWDCH_4
 | 
ADC_CR1_AWDCH_0
))

	)

313 
	#ADC_CHANNEL_18
 ((
ušt32_t
)(
ADC_CR1_AWDCH_4
 | 
ADC_CR1_AWDCH_1
))

	)

315 
	#ADC_CHANNEL_VREFINT
 ((
ušt32_t
)
ADC_CHANNEL_17
)

	)

316 
	#ADC_CHANNEL_VBAT
 ((
ušt32_t
)
ADC_CHANNEL_18
)

	)

324 
	#ADC_SAMPLETIME_3CYCLES
 ((
ušt32_t
)0x00000000)

	)

325 
	#ADC_SAMPLETIME_15CYCLES
 ((
ušt32_t
)
ADC_SMPR1_SMP10_0
)

	)

326 
	#ADC_SAMPLETIME_28CYCLES
 ((
ušt32_t
)
ADC_SMPR1_SMP10_1
)

	)

327 
	#ADC_SAMPLETIME_56CYCLES
 ((
ušt32_t
)(
ADC_SMPR1_SMP10_1
 | 
ADC_SMPR1_SMP10_0
))

	)

328 
	#ADC_SAMPLETIME_84CYCLES
 ((
ušt32_t
)
ADC_SMPR1_SMP10_2
)

	)

329 
	#ADC_SAMPLETIME_112CYCLES
 ((
ušt32_t
)(
ADC_SMPR1_SMP10_2
 | 
ADC_SMPR1_SMP10_0
))

	)

330 
	#ADC_SAMPLETIME_144CYCLES
 ((
ušt32_t
)(
ADC_SMPR1_SMP10_2
 | 
ADC_SMPR1_SMP10_1
))

	)

331 
	#ADC_SAMPLETIME_480CYCLES
 ((
ušt32_t
)
ADC_SMPR1_SMP10
)

	)

339 
	#ADC_EOC_SEQ_CONV
 ((
ušt32_t
)0x00000000)

	)

340 
	#ADC_EOC_SINGLE_CONV
 ((
ušt32_t
)0x00000001)

	)

341 
	#ADC_EOC_SINGLE_SEQ_CONV
 ((
ušt32_t
)0x00000002è

	)

349 
	#ADC_AWD_EVENT
 ((
ušt32_t
)
ADC_FLAG_AWD
)

	)

350 
	#ADC_OVR_EVENT
 ((
ušt32_t
)
ADC_FLAG_OVR
)

	)

358 
	#ADC_ANALOGWATCHDOG_SINGLE_REG
 ((
ušt32_t
)(
ADC_CR1_AWDSGL
 | 
ADC_CR1_AWDEN
))

	)

359 
	#ADC_ANALOGWATCHDOG_SINGLE_INJEC
 ((
ušt32_t
)(
ADC_CR1_AWDSGL
 | 
ADC_CR1_JAWDEN
))

	)

360 
	#ADC_ANALOGWATCHDOG_SINGLE_REGINJEC
 ((
ušt32_t
)(
ADC_CR1_AWDSGL
 | 
ADC_CR1_AWDEN
 | 
ADC_CR1_JAWDEN
))

	)

361 
	#ADC_ANALOGWATCHDOG_ALL_REG
 ((
ušt32_t
)
ADC_CR1_AWDEN
)

	)

362 
	#ADC_ANALOGWATCHDOG_ALL_INJEC
 ((
ušt32_t
)
ADC_CR1_JAWDEN
)

	)

363 
	#ADC_ANALOGWATCHDOG_ALL_REGINJEC
 ((
ušt32_t
)(
ADC_CR1_AWDEN
 | 
ADC_CR1_JAWDEN
))

	)

364 
	#ADC_ANALOGWATCHDOG_NONE
 ((
ušt32_t
)0x00000000)

	)

372 
	#ADC_IT_EOC
 ((
ušt32_t
)
ADC_CR1_EOCIE
)

	)

373 
	#ADC_IT_AWD
 ((
ušt32_t
)
ADC_CR1_AWDIE
)

	)

374 
	#ADC_IT_JEOC
 ((
ušt32_t
)
ADC_CR1_JEOCIE
)

	)

375 
	#ADC_IT_OVR
 ((
ušt32_t
)
ADC_CR1_OVRIE
)

	)

383 
	#ADC_FLAG_AWD
 ((
ušt32_t
)
ADC_SR_AWD
)

	)

384 
	#ADC_FLAG_EOC
 ((
ušt32_t
)
ADC_SR_EOC
)

	)

385 
	#ADC_FLAG_JEOC
 ((
ušt32_t
)
ADC_SR_JEOC
)

	)

386 
	#ADC_FLAG_JSTRT
 ((
ušt32_t
)
ADC_SR_JSTRT
)

	)

387 
	#ADC_FLAG_STRT
 ((
ušt32_t
)
ADC_SR_STRT
)

	)

388 
	#ADC_FLAG_OVR
 ((
ušt32_t
)
ADC_SR_OVR
)

	)

396 
	#ADC_ALL_CHANNELS
 ((
ušt32_t
)0x00000001)

	)

397 
	#ADC_REGULAR_CHANNELS
 ((
ušt32_t
)0x00000002è

	)

398 
	#ADC_INJECTED_CHANNELS
 ((
ušt32_t
)0x00000003è

	)

416 
	#__HAL_ADC_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_ADC_STATE_RESET
)

	)

423 
	#__HAL_ADC_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR2
 |ð
ADC_CR2_ADON
)

	)

430 
	#__HAL_ADC_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR2
 &ð~
ADC_CR2_ADON
)

	)

438 
	#__HAL_ADC_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
CR1
è|ð(__INTERRUPT__))

	)

446 
	#__HAL_ADC_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
CR1
è&ð~(__INTERRUPT__))

	)

453 
	#__HAL_ADC_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
CR1
 & (__INTERRUPT__)è=ð(__INTERRUPT__))

	)

461 
	#__HAL_ADC_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
èð~(__FLAG__))

	)

469 
	#__HAL_ADC_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((((__HANDLE__)->
In¡ªû
->
SR
è& (__FLAG__)è=ð(__FLAG__))

	)

476 
	~"¡m32f4xx_h®_adc_ex.h
"

487 
HAL_StusTy³Def
 
HAL_ADC_In™
(
ADC_HªdËTy³Def
* 
hadc
);

488 
HAL_StusTy³Def
 
HAL_ADC_DeIn™
(
ADC_HªdËTy³Def
 *
hadc
);

489 
HAL_ADC_M¥In™
(
ADC_HªdËTy³Def
* 
hadc
);

490 
HAL_ADC_M¥DeIn™
(
ADC_HªdËTy³Def
* 
hadc
);

499 
HAL_StusTy³Def
 
HAL_ADC_S¹
(
ADC_HªdËTy³Def
* 
hadc
);

500 
HAL_StusTy³Def
 
HAL_ADC_StÝ
(
ADC_HªdËTy³Def
* 
hadc
);

501 
HAL_StusTy³Def
 
HAL_ADC_PÞlFÜCÚv”siÚ
(
ADC_HªdËTy³Def
* 
hadc
, 
ušt32_t
 
Timeout
);

503 
HAL_StusTy³Def
 
HAL_ADC_PÞlFÜEv’t
(
ADC_HªdËTy³Def
* 
hadc
, 
ušt32_t
 
Ev’tTy³
, ušt32_ˆ
Timeout
);

505 
HAL_StusTy³Def
 
HAL_ADC_S¹_IT
(
ADC_HªdËTy³Def
* 
hadc
);

506 
HAL_StusTy³Def
 
HAL_ADC_StÝ_IT
(
ADC_HªdËTy³Def
* 
hadc
);

508 
HAL_ADC_IRQHªdËr
(
ADC_HªdËTy³Def
* 
hadc
);

510 
HAL_StusTy³Def
 
HAL_ADC_S¹_DMA
(
ADC_HªdËTy³Def
* 
hadc
, 
ušt32_t
* 
pD©a
, ušt32_ˆ
L’gth
);

511 
HAL_StusTy³Def
 
HAL_ADC_StÝ_DMA
(
ADC_HªdËTy³Def
* 
hadc
);

513 
ušt32_t
 
HAL_ADC_G‘V®ue
(
ADC_HªdËTy³Def
* 
hadc
);

515 
HAL_ADC_CÚvC¶tC®lback
(
ADC_HªdËTy³Def
* 
hadc
);

516 
HAL_ADC_CÚvH®fC¶tC®lback
(
ADC_HªdËTy³Def
* 
hadc
);

517 
HAL_ADC_Lev–OutOfWšdowC®lback
(
ADC_HªdËTy³Def
* 
hadc
);

518 
HAL_ADC_E¼ÜC®lback
(
ADC_HªdËTy³Def
 *
hadc
);

527 
HAL_StusTy³Def
 
HAL_ADC_CÚfigChªÃl
(
ADC_HªdËTy³Def
* 
hadc
, 
ADC_ChªÃlCÚfTy³Def
* 
sCÚfig
);

528 
HAL_StusTy³Def
 
HAL_ADC_AÇlogWDGCÚfig
(
ADC_HªdËTy³Def
* 
hadc
, 
ADC_AÇlogWDGCÚfTy³Def
* 
AÇlogWDGCÚfig
);

537 
HAL_ADC_S‹Ty³Def
 
HAL_ADC_G‘S‹
(
ADC_HªdËTy³Def
* 
hadc
);

538 
ušt32_t
 
HAL_ADC_G‘E¼Ü
(
ADC_HªdËTy³Def
 *
hadc
);

555 
	#ADC_STAB_DELAY_US
 ((
ušt32_t
è3)

	)

559 
	#ADC_TEMPSENSOR_DELAY_US
 ((
ušt32_t
è10)

	)

568 
	#IS_ADC_CLOCKPRESCALER
(
ADC_CLOCK
è(((ADC_CLOCKè=ð
ADC_CLOCK_SYNC_PCLK_DIV2
) || \

569 ((
ADC_CLOCK
è=ð
ADC_CLOCK_SYNC_PCLK_DIV4
) || \

570 ((
ADC_CLOCK
è=ð
ADC_CLOCK_SYNC_PCLK_DIV6
) || \

571 ((
ADC_CLOCK
è=ð
ADC_CLOCK_SYNC_PCLK_DIV8
))

	)

572 
	#IS_ADC_SAMPLING_DELAY
(
DELAY
è(((DELAYè=ð
ADC_TWOSAMPLINGDELAY_5CYCLES
) || \

573 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_6CYCLES
) || \

574 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_7CYCLES
) || \

575 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_8CYCLES
) || \

576 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_9CYCLES
) || \

577 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_10CYCLES
) || \

578 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_11CYCLES
) || \

579 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_12CYCLES
) || \

580 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_13CYCLES
) || \

581 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_14CYCLES
) || \

582 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_15CYCLES
) || \

583 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_16CYCLES
) || \

584 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_17CYCLES
) || \

585 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_18CYCLES
) || \

586 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_19CYCLES
) || \

587 ((
DELAY
è=ð
ADC_TWOSAMPLINGDELAY_20CYCLES
))

	)

588 
	#IS_ADC_RESOLUTION
(
RESOLUTION
è(((RESOLUTIONè=ð
ADC_RESOLUTION_12B
) || \

589 ((
RESOLUTION
è=ð
ADC_RESOLUTION_10B
) || \

590 ((
RESOLUTION
è=ð
ADC_RESOLUTION_8B
) || \

591 ((
RESOLUTION
è=ð
ADC_RESOLUTION_6B
))

	)

592 
	#IS_ADC_EXT_TRIG_EDGE
(
EDGE
è(((EDGEè=ð
ADC_EXTERNALTRIGCONVEDGE_NONE
) || \

593 ((
EDGE
è=ð
ADC_EXTERNALTRIGCONVEDGE_RISING
) || \

594 ((
EDGE
è=ð
ADC_EXTERNALTRIGCONVEDGE_FALLING
) || \

595 ((
EDGE
è=ð
ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING
))

	)

596 
	#IS_ADC_EXT_TRIG
(
REGTRIG
è(((REGTRIGè=ð
ADC_EXTERNALTRIGCONV_T1_CC1
) || \

597 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T1_CC2
) || \

598 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T1_CC3
) || \

599 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T2_CC2
) || \

600 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T2_CC3
) || \

601 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T2_CC4
) || \

602 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T2_TRGO
) || \

603 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T3_CC1
) || \

604 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T3_TRGO
) || \

605 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T4_CC4
) || \

606 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T5_CC1
) || \

607 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T5_CC2
) || \

608 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T5_CC3
) || \

609 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T8_CC1
) || \

610 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T8_TRGO
) || \

611 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_Ext_IT11
)|| \

612 ((
REGTRIG
è=ð
ADC_SOFTWARE_START
))

	)

613 
	#IS_ADC_DATA_ALIGN
(
ALIGN
è(((ALIGNè=ð
ADC_DATAALIGN_RIGHT
) || \

614 ((
ALIGN
è=ð
ADC_DATAALIGN_LEFT
))

	)

615 
	#IS_ADC_SAMPLE_TIME
(
TIME
è(((TIMEè=ð
ADC_SAMPLETIME_3CYCLES
) || \

616 ((
TIME
è=ð
ADC_SAMPLETIME_15CYCLES
) || \

617 ((
TIME
è=ð
ADC_SAMPLETIME_28CYCLES
) || \

618 ((
TIME
è=ð
ADC_SAMPLETIME_56CYCLES
) || \

619 ((
TIME
è=ð
ADC_SAMPLETIME_84CYCLES
) || \

620 ((
TIME
è=ð
ADC_SAMPLETIME_112CYCLES
) || \

621 ((
TIME
è=ð
ADC_SAMPLETIME_144CYCLES
) || \

622 ((
TIME
è=ð
ADC_SAMPLETIME_480CYCLES
))

	)

623 
	#IS_ADC_EOCS–eùiÚ
(
EOCS–eùiÚ
è(((EOCS–eùiÚè=ð
ADC_EOC_SINGLE_CONV
) || \

624 ((
EOCS–eùiÚ
è=ð
ADC_EOC_SEQ_CONV
) || \

625 ((
EOCS–eùiÚ
è=ð
ADC_EOC_SINGLE_SEQ_CONV
))

	)

626 
	#IS_ADC_EVENT_TYPE
(
EVENT
è(((EVENTè=ð
ADC_AWD_EVENT
) || \

627 ((
EVENT
è=ð
ADC_OVR_EVENT
))

	)

628 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
è(((WATCHDOGè=ð
ADC_ANALOGWATCHDOG_SINGLE_REG
) || \

629 ((
WATCHDOG
è=ð
ADC_ANALOGWATCHDOG_SINGLE_INJEC
) || \

630 ((
WATCHDOG
è=ð
ADC_ANALOGWATCHDOG_SINGLE_REGINJEC
) || \

631 ((
WATCHDOG
è=ð
ADC_ANALOGWATCHDOG_ALL_REG
) || \

632 ((
WATCHDOG
è=ð
ADC_ANALOGWATCHDOG_ALL_INJEC
) || \

633 ((
WATCHDOG
è=ð
ADC_ANALOGWATCHDOG_ALL_REGINJEC
) || \

634 ((
WATCHDOG
è=ð
ADC_ANALOGWATCHDOG_NONE
))

	)

635 
	#IS_ADC_CHANNELS_TYPE
(
CHANNEL_TYPE
è(((CHANNEL_TYPEè=ð
ADC_ALL_CHANNELS
) || \

636 ((
CHANNEL_TYPE
è=ð
ADC_REGULAR_CHANNELS
) || \

637 ((
CHANNEL_TYPE
è=ð
ADC_INJECTED_CHANNELS
))

	)

638 
	#IS_ADC_THRESHOLD
(
THRESHOLD
è((THRESHOLDè<ð((
ušt32_t
)0xFFF))

	)

640 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
è(((LENGTHè>ð((
ušt32_t
)1)è&& ((LENGTHè<ð((ušt32_t)16)))

	)

641 
	#IS_ADC_REGULAR_RANK
(
RANK
è(((RANKè>ð((
ušt32_t
)1)è&& ((RANKè<ð((ušt32_t)16)))

	)

642 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
è(((NUMBERè>ð((
ušt32_t
)1)è&& ((NUMBERè<ð((ušt32_t)8)))

	)

643 
	#IS_ADC_RANGE
(
RESOLUTION
, 
ADC_VALUE
) \

644 ((((
RESOLUTION
è=ð
ADC_RESOLUTION_12B
è&& ((
ADC_VALUE
è<ð((
ušt32_t
)0x0FFF))) || \

645 (((
RESOLUTION
è=ð
ADC_RESOLUTION_10B
è&& ((
ADC_VALUE
è<ð((
ušt32_t
)0x03FF))) || \

646 (((
RESOLUTION
è=ð
ADC_RESOLUTION_8B
è&& ((
ADC_VALUE
è<ð((
ušt32_t
)0x00FF))) || \

647 (((
RESOLUTION
è=ð
ADC_RESOLUTION_6B
è&& ((
ADC_VALUE
è<ð((
ušt32_t
)0x003F))))

	)

654 
	#ADC_SQR1
(
_NbrOfCÚv”siÚ_
è(((_NbrOfCÚv”siÚ_è- (
ušt8_t
)1è<< 20)

	)

662 
	#ADC_SMPR1
(
_SAMPLETIME_
, 
_CHANNELNB_
è((_SAMPLETIME_è<< (3 * (((
ušt32_t
)((
ušt16_t
)(_CHANNELNB_))è- 10)))

	)

670 
	#ADC_SMPR2
(
_SAMPLETIME_
, 
_CHANNELNB_
è((_SAMPLETIME_è<< (3 * ((
ušt32_t
)((
ušt16_t
)(_CHANNELNB_)))))

	)

678 
	#ADC_SQR3_RK
(
_CHANNELNB_
, 
_RANKNB_
è(((
ušt32_t
)((
ušt16_t
)(_CHANNELNB_))è<< (5 * ((_RANKNB_è- 1)))

	)

686 
	#ADC_SQR2_RK
(
_CHANNELNB_
, 
_RANKNB_
è(((
ušt32_t
)((
ušt16_t
)(_CHANNELNB_))è<< (5 * ((_RANKNB_è- 7)))

	)

694 
	#ADC_SQR1_RK
(
_CHANNELNB_
, 
_RANKNB_
è(((
ušt32_t
)((
ušt16_t
)(_CHANNELNB_))è<< (5 * ((_RANKNB_è- 13)))

	)

701 
	#ADC_CR2_CONTINUOUS
(
_CONTINUOUS_MODE_
è((_CONTINUOUS_MODE_è<< 1)

	)

708 
	#ADC_CR1_DISCONTINUOUS
(
_NBR_DISCONTINUOUSCONV_
è(((_NBR_DISCONTINUOUSCONV_è- 1è<< 
	`POSITION_VAL
(
ADC_CR1_DISCNUM
))

	)

715 
	#ADC_CR1_SCANCONV
(
_SCANCONV_MODE_
è((_SCANCONV_MODE_è<< 8)

	)

722 
	#ADC_CR2_EOCS–eùiÚ
(
_EOCS–eùiÚ_MODE_
è((_EOCS–eùiÚ_MODE_è<< 10)

	)

729 
	#ADC_CR2_DMACÚtReq
(
_DMACÚtReq_MODE_
è((_DMACÚtReq_MODE_è<< 9)

	)

736 
	#ADC_GET_RESOLUTION
(
__HANDLE__
è(((__HANDLE__)->
In¡ªû
->
CR1
è& 
ADC_CR1_RES
)

	)

759 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_adc_ex.h

39 #iâdeà
__STM32F4xx_ADC_EX_H


40 
	#__STM32F4xx_ADC_EX_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
ušt32_t
 
InjeùedChªÃl
;

69 
ušt32_t
 
InjeùedRªk
;

71 
ušt32_t
 
InjeùedSam¶šgTime
;

73 
ušt32_t
 
InjeùedOff£t
;

75 
ušt32_t
 
InjeùedNbrOfCÚv”siÚ
;

78 
ušt32_t
 
AutoInjeùedCÚv
;

80 
ušt32_t
 
InjeùedDiscÚtšuousCÚvMode
;

82 
ušt32_t
 
Ex‹º®TrigInjecCÚvEdge
;

84 
ušt32_t
 
Ex‹º®TrigInjecCÚv
;

86 }
	tADC_InjeùiÚCÚfTy³Def
;

93 
ušt32_t
 
Mode
;

95 
ušt32_t
 
DMAAcûssMode
;

97 
ušt32_t
 
TwoSam¶šgD–ay
;

99 }
	tADC_MuÉiModeTy³Def
;

113 
	#ADC_MODE_INDEPENDENT
 ((
ušt32_t
)0x00000000)

	)

114 
	#ADC_DUALMODE_REGSIMULT_INJECSIMULT
 ((
ušt32_t
)
ADC_CCR_MULTI_0
)

	)

115 
	#ADC_DUALMODE_REGSIMULT_ALTERTRIG
 ((
ušt32_t
)
ADC_CCR_MULTI_1
)

	)

116 
	#ADC_DUALMODE_INJECSIMULT
 ((
ušt32_t
)(
ADC_CCR_MULTI_2
 | 
ADC_CCR_MULTI_0
))

	)

117 
	#ADC_DUALMODE_REGSIMULT
 ((
ušt32_t
)(
ADC_CCR_MULTI_2
 | 
ADC_CCR_MULTI_1
))

	)

118 
	#ADC_DUALMODE_INTERL
 ((
ušt32_t
)(
ADC_CCR_MULTI_2
 | 
ADC_CCR_MULTI_1
 | 
ADC_CCR_MULTI_0
))

	)

119 
	#ADC_DUALMODE_ALTERTRIG
 ((
ušt32_t
)(
ADC_CCR_MULTI_3
 | 
ADC_CCR_MULTI_0
))

	)

120 
	#ADC_TRIPLEMODE_REGSIMULT_INJECSIMULT
 ((
ušt32_t
)(
ADC_CCR_MULTI_4
 | 
ADC_CCR_MULTI_0
))

	)

121 
	#ADC_TRIPLEMODE_REGSIMULT_AÉ”Trig
 ((
ušt32_t
)(
ADC_CCR_MULTI_4
 | 
ADC_CCR_MULTI_1
))

	)

122 
	#ADC_TRIPLEMODE_INJECSIMULT
 ((
ušt32_t
)(
ADC_CCR_MULTI_4
 | 
ADC_CCR_MULTI_2
 | 
ADC_CCR_MULTI_0
))

	)

123 
	#ADC_TRIPLEMODE_REGSIMULT
 ((
ušt32_t
)(
ADC_CCR_MULTI_4
 | 
ADC_CCR_MULTI_2
 | 
ADC_CCR_MULTI_1
))

	)

124 
	#ADC_TRIPLEMODE_INTERL
 ((
ušt32_t
)(
ADC_CCR_MULTI_4
 | 
ADC_CCR_MULTI_2
 | 
ADC_CCR_MULTI_1
 | 
ADC_CCR_MULTI_0
))

	)

125 
	#ADC_TRIPLEMODE_ALTERTRIG
 ((
ušt32_t
)(
ADC_CCR_MULTI_4
 | 
ADC_CCR_MULTI_3
 | 
ADC_CCR_MULTI_0
))

	)

133 
	#ADC_DMAACCESSMODE_DISABLED
 ((
ušt32_t
)0x00000000è

	)

134 
	#ADC_DMAACCESSMODE_1
 ((
ušt32_t
)
ADC_CCR_DMA_0
è

	)

135 
	#ADC_DMAACCESSMODE_2
 ((
ušt32_t
)
ADC_CCR_DMA_1
è

	)

136 
	#ADC_DMAACCESSMODE_3
 ((
ušt32_t
)
ADC_CCR_DMA
è

	)

144 
	#ADC_EXTERNALTRIGINJECCONVEDGE_NONE
 ((
ušt32_t
)0x00000000)

	)

145 
	#ADC_EXTERNALTRIGINJECCONVEDGE_RISING
 ((
ušt32_t
)
ADC_CR2_JEXTEN_0
)

	)

146 
	#ADC_EXTERNALTRIGINJECCONVEDGE_FALLING
 ((
ušt32_t
)
ADC_CR2_JEXTEN_1
)

	)

147 
	#ADC_EXTERNALTRIGINJECCONVEDGE_RISINGFALLING
 ((
ušt32_t
)
ADC_CR2_JEXTEN
)

	)

155 
	#ADC_EXTERNALTRIGINJECCONV_T1_CC4
 ((
ušt32_t
)0x00000000)

	)

156 
	#ADC_EXTERNALTRIGINJECCONV_T1_TRGO
 ((
ušt32_t
)
ADC_CR2_JEXTSEL_0
)

	)

157 
	#ADC_EXTERNALTRIGINJECCONV_T2_CC1
 ((
ušt32_t
)
ADC_CR2_JEXTSEL_1
)

	)

158 
	#ADC_EXTERNALTRIGINJECCONV_T2_TRGO
 ((
ušt32_t
)(
ADC_CR2_JEXTSEL_1
 | 
ADC_CR2_JEXTSEL_0
))

	)

159 
	#ADC_EXTERNALTRIGINJECCONV_T3_CC2
 ((
ušt32_t
)
ADC_CR2_JEXTSEL_2
)

	)

160 
	#ADC_EXTERNALTRIGINJECCONV_T3_CC4
 ((
ušt32_t
)(
ADC_CR2_JEXTSEL_2
 | 
ADC_CR2_JEXTSEL_0
))

	)

161 
	#ADC_EXTERNALTRIGINJECCONV_T4_CC1
 ((
ušt32_t
)(
ADC_CR2_JEXTSEL_2
 | 
ADC_CR2_JEXTSEL_1
))

	)

162 
	#ADC_EXTERNALTRIGINJECCONV_T4_CC2
 ((
ušt32_t
)(
ADC_CR2_JEXTSEL_2
 | 
ADC_CR2_JEXTSEL_1
 | 
ADC_CR2_JEXTSEL_0
))

	)

163 
	#ADC_EXTERNALTRIGINJECCONV_T4_CC3
 ((
ušt32_t
)
ADC_CR2_JEXTSEL_3
)

	)

164 
	#ADC_EXTERNALTRIGINJECCONV_T4_TRGO
 ((
ušt32_t
)(
ADC_CR2_JEXTSEL_3
 | 
ADC_CR2_JEXTSEL_0
))

	)

165 
	#ADC_EXTERNALTRIGINJECCONV_T5_CC4
 ((
ušt32_t
)(
ADC_CR2_JEXTSEL_3
 | 
ADC_CR2_JEXTSEL_1
))

	)

166 
	#ADC_EXTERNALTRIGINJECCONV_T5_TRGO
 ((
ušt32_t
)(
ADC_CR2_JEXTSEL_3
 | 
ADC_CR2_JEXTSEL_1
 | 
ADC_CR2_JEXTSEL_0
))

	)

167 
	#ADC_EXTERNALTRIGINJECCONV_T8_CC2
 ((
ušt32_t
)(
ADC_CR2_JEXTSEL_3
 | 
ADC_CR2_JEXTSEL_2
))

	)

168 
	#ADC_EXTERNALTRIGINJECCONV_T8_CC3
 ((
ušt32_t
)(
ADC_CR2_JEXTSEL_3
 | 
ADC_CR2_JEXTSEL_2
 | 
ADC_CR2_JEXTSEL_0
))

	)

169 
	#ADC_EXTERNALTRIGINJECCONV_T8_CC4
 ((
ušt32_t
)(
ADC_CR2_JEXTSEL_3
 | 
ADC_CR2_JEXTSEL_2
 | 
ADC_CR2_JEXTSEL_1
))

	)

170 
	#ADC_EXTERNALTRIGINJECCONV_EXT_IT15
 ((
ušt32_t
)
ADC_CR2_JEXTSEL
)

	)

171 
	#ADC_INJECTED_SOFTWARE_START
 ((
ušt32_t
)
ADC_CR2_JEXTSEL
 + 1)

	)

179 
	#ADC_INJECTED_RANK_1
 ((
ušt32_t
)0x00000001)

	)

180 
	#ADC_INJECTED_RANK_2
 ((
ušt32_t
)0x00000002)

	)

181 
	#ADC_INJECTED_RANK_3
 ((
ušt32_t
)0x00000003)

	)

182 
	#ADC_INJECTED_RANK_4
 ((
ušt32_t
)0x00000004)

	)

190 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

191 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) || \

192 
defšed
(
STM32F410Rx
è|| defšed(
STM32F412xG
)

193 
	#ADC_CHANNEL_TEMPSENSOR
 ((
ušt32_t
)
ADC_CHANNEL_16
)

	)

196 #ià
defšed
(
STM32F411xE
è|| defšed(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

197 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

198 
	#ADC_CHANNEL_DIFFERENCIATION_TEMPSENSOR_VBAT
 ((
ušt32_t
)0x10000000è

	)

199 
	#ADC_CHANNEL_TEMPSENSOR
 ((
ušt32_t
)
ADC_CHANNEL_18
 | 
ADC_CHANNEL_DIFFERENCIATION_TEMPSENSOR_VBAT
)

	)

229 
HAL_StusTy³Def
 
HAL_ADCEx_InjeùedS¹
(
ADC_HªdËTy³Def
* 
hadc
);

230 
HAL_StusTy³Def
 
HAL_ADCEx_InjeùedStÝ
(
ADC_HªdËTy³Def
* 
hadc
);

231 
HAL_StusTy³Def
 
HAL_ADCEx_InjeùedPÞlFÜCÚv”siÚ
(
ADC_HªdËTy³Def
* 
hadc
, 
ušt32_t
 
Timeout
);

232 
HAL_StusTy³Def
 
HAL_ADCEx_InjeùedS¹_IT
(
ADC_HªdËTy³Def
* 
hadc
);

233 
HAL_StusTy³Def
 
HAL_ADCEx_InjeùedStÝ_IT
(
ADC_HªdËTy³Def
* 
hadc
);

234 
ušt32_t
 
HAL_ADCEx_InjeùedG‘V®ue
(
ADC_HªdËTy³Def
* 
hadc
, ušt32_ˆ
InjeùedRªk
);

235 
HAL_StusTy³Def
 
HAL_ADCEx_MuÉiModeS¹_DMA
(
ADC_HªdËTy³Def
* 
hadc
, 
ušt32_t
* 
pD©a
, ušt32_ˆ
L’gth
);

236 
HAL_StusTy³Def
 
HAL_ADCEx_MuÉiModeStÝ_DMA
(
ADC_HªdËTy³Def
* 
hadc
);

237 
ušt32_t
 
HAL_ADCEx_MuÉiModeG‘V®ue
(
ADC_HªdËTy³Def
* 
hadc
);

238 
HAL_ADCEx_InjeùedCÚvC¶tC®lback
(
ADC_HªdËTy³Def
* 
hadc
);

241 
HAL_StusTy³Def
 
HAL_ADCEx_InjeùedCÚfigChªÃl
(
ADC_HªdËTy³Def
* 
hadc
,
ADC_InjeùiÚCÚfTy³Def
* 
sCÚfigInjeùed
);

242 
HAL_StusTy³Def
 
HAL_ADCEx_MuÉiModeCÚfigChªÃl
(
ADC_HªdËTy³Def
* 
hadc
, 
ADC_MuÉiModeTy³Def
* 
muÉimode
);

266 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

267 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) || \

268 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F412xG
)

269 
	#IS_ADC_CHANNEL
(
CHANNEL
è((CHANNELè<ð
ADC_CHANNEL_18
)

	)

272 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

273 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

274 
	#IS_ADC_CHANNEL
(
CHANNEL
è(((CHANNELè<ð
ADC_CHANNEL_18
) || \

275 ((
CHANNEL
è=ð
ADC_CHANNEL_TEMPSENSOR
))

	)

278 
	#IS_ADC_MODE
(
MODE
è(((MODEè=ð
ADC_MODE_INDEPENDENT
) || \

279 ((
MODE
è=ð
ADC_DUALMODE_REGSIMULT_INJECSIMULT
) || \

280 ((
MODE
è=ð
ADC_DUALMODE_REGSIMULT_ALTERTRIG
) || \

281 ((
MODE
è=ð
ADC_DUALMODE_INJECSIMULT
) || \

282 ((
MODE
è=ð
ADC_DUALMODE_REGSIMULT
) || \

283 ((
MODE
è=ð
ADC_DUALMODE_INTERL
) || \

284 ((
MODE
è=ð
ADC_DUALMODE_ALTERTRIG
) || \

285 ((
MODE
è=ð
ADC_TRIPLEMODE_REGSIMULT_INJECSIMULT
) || \

286 ((
MODE
è=ð
ADC_TRIPLEMODE_REGSIMULT_AÉ”Trig
) || \

287 ((
MODE
è=ð
ADC_TRIPLEMODE_INJECSIMULT
) || \

288 ((
MODE
è=ð
ADC_TRIPLEMODE_REGSIMULT
) || \

289 ((
MODE
è=ð
ADC_TRIPLEMODE_INTERL
) || \

290 ((
MODE
è=ð
ADC_TRIPLEMODE_ALTERTRIG
))

	)

291 
	#IS_ADC_DMA_ACCESS_MODE
(
MODE
è(((MODEè=ð
ADC_DMAACCESSMODE_DISABLED
) || \

292 ((
MODE
è=ð
ADC_DMAACCESSMODE_1
) || \

293 ((
MODE
è=ð
ADC_DMAACCESSMODE_2
) || \

294 ((
MODE
è=ð
ADC_DMAACCESSMODE_3
))

	)

295 
	#IS_ADC_EXT_INJEC_TRIG_EDGE
(
EDGE
è(((EDGEè=ð
ADC_EXTERNALTRIGINJECCONVEDGE_NONE
) || \

296 ((
EDGE
è=ð
ADC_EXTERNALTRIGINJECCONVEDGE_RISING
) || \

297 ((
EDGE
è=ð
ADC_EXTERNALTRIGINJECCONVEDGE_FALLING
) || \

298 ((
EDGE
è=ð
ADC_EXTERNALTRIGINJECCONVEDGE_RISINGFALLING
))

	)

299 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
è(((INJTRIGè=ð
ADC_EXTERNALTRIGINJECCONV_T1_CC4
) || \

300 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T1_TRGO
) || \

301 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T2_CC1
) || \

302 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T2_TRGO
) || \

303 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T3_CC2
) || \

304 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T3_CC4
) || \

305 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T4_CC1
) || \

306 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T4_CC2
) || \

307 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T4_CC3
) || \

308 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T4_TRGO
) || \

309 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T5_CC4
) || \

310 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T5_TRGO
) || \

311 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T8_CC2
) || \

312 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T8_CC3
) || \

313 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T8_CC4
) || \

314 ((
INJTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_EXT_IT15
)|| \

315 ((
INJTRIG
è=ð
ADC_INJECTED_SOFTWARE_START
))

	)

316 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
è(((LENGTHè>ð((
ušt32_t
)1)è&& ((LENGTHè<ð((ušt32_t)4)))

	)

317 
	#IS_ADC_INJECTED_RANK
(
RANK
è(((RANKè>ð((
ušt32_t
)1)è&& ((RANKè<ð((ušt32_t)4)))

	)

326 
	#ADC_JSQR
(
_CHANNELNB_
, 
_RANKNB_
, 
_JSQR_JL_
è(((
ušt32_t
)((
ušt16_t
)(_CHANNELNB_))è<< (5 * (
ušt8_t
)(((_RANKNB_è+ 3è- (_JSQR_JL_))))

	)

349 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_can.h

39 #iâdeà
__STM32F4xx_HAL_CAN_H


40 
	#__STM32F4xx_HAL_CAN_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

47 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

48 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

50 
	~"¡m32f4xx_h®_def.h
"

70 
HAL_CAN_STATE_RESET
 = 0x00,

71 
HAL_CAN_STATE_READY
 = 0x01,

72 
HAL_CAN_STATE_BUSY
 = 0x02,

73 
HAL_CAN_STATE_BUSY_TX
 = 0x12,

74 
HAL_CAN_STATE_BUSY_RX
 = 0x22,

75 
HAL_CAN_STATE_BUSY_TX_RX
 = 0x32,

76 
HAL_CAN_STATE_TIMEOUT
 = 0x03,

77 
HAL_CAN_STATE_ERROR
 = 0x04

79 }
	tHAL_CAN_S‹Ty³Def
;

86 
ušt32_t
 
P»sÿËr
;

89 
ušt32_t
 
Mode
;

92 
ušt32_t
 
SJW
;

97 
ušt32_t
 
BS1
;

100 
ušt32_t
 
BS2
;

103 
ušt32_t
 
TTCM
;

106 
ušt32_t
 
ABOM
;

109 
ušt32_t
 
AWUM
;

112 
ušt32_t
 
NART
;

115 
ušt32_t
 
RFLM
;

118 
ušt32_t
 
TXFP
;

120 }
	tCAN_In™Ty³Def
;

127 
ušt32_t
 
Fž‹rIdHigh
;

131 
ušt32_t
 
Fž‹rIdLow
;

135 
ušt32_t
 
Fž‹rMaskIdHigh
;

140 
ušt32_t
 
Fž‹rMaskIdLow
;

145 
ušt32_t
 
Fž‹rFIFOAssignm’t
;

148 
ušt32_t
 
Fž‹rNumb”
;

151 
ušt32_t
 
Fž‹rMode
;

154 
ušt32_t
 
Fž‹rSÿË
;

157 
ušt32_t
 
Fž‹rAùiv©iÚ
;

160 
ušt32_t
 
BªkNumb”
;

163 }
	tCAN_Fž‹rCÚfTy³Def
;

170 
ušt32_t
 
StdId
;

173 
ušt32_t
 
ExtId
;

176 
ušt32_t
 
IDE
;

179 
ušt32_t
 
RTR
;

182 
ušt32_t
 
DLC
;

185 
ušt8_t
 
D©a
[8];

188 }
	tCªTxMsgTy³Def
;

195 
ušt32_t
 
StdId
;

198 
ušt32_t
 
ExtId
;

201 
ušt32_t
 
IDE
;

204 
ušt32_t
 
RTR
;

207 
ušt32_t
 
DLC
;

210 
ušt8_t
 
D©a
[8];

213 
ušt32_t
 
FMI
;

216 
ušt32_t
 
FIFONumb”
;

219 }
	tCªRxMsgTy³Def
;

226 
CAN_Ty³Def
 *
In¡ªû
;

228 
CAN_In™Ty³Def
 
In™
;

230 
CªTxMsgTy³Def
* 
pTxMsg
;

232 
CªRxMsgTy³Def
* 
pRxMsg
;

234 
__IO
 
HAL_CAN_S‹Ty³Def
 
S‹
;

236 
HAL_LockTy³Def
 
Lock
;

238 
__IO
 
ušt32_t
 
E¼ÜCode
;

240 }
	tCAN_HªdËTy³Def
;

254 
	#HAL_CAN_ERROR_NONE
 0x00

	)

255 
	#HAL_CAN_ERROR_EWG
 0x01

	)

256 
	#HAL_CAN_ERROR_EPV
 0x02

	)

257 
	#HAL_CAN_ERROR_BOF
 0x04

	)

258 
	#HAL_CAN_ERROR_STF
 0x08

	)

259 
	#HAL_CAN_ERROR_FOR
 0x10

	)

260 
	#HAL_CAN_ERROR_ACK
 0x20

	)

261 
	#HAL_CAN_ERROR_BR
 0x40

	)

262 
	#HAL_CAN_ERROR_BD
 0x80

	)

263 
	#HAL_CAN_ERROR_CRC
 0x100

	)

271 
	#CAN_INITSTATUS_FAILED
 ((
ušt8_t
)0x00è

	)

272 
	#CAN_INITSTATUS_SUCCESS
 ((
ušt8_t
)0x01è

	)

280 
	#CAN_MODE_NORMAL
 ((
ušt32_t
)0x00000000è

	)

281 
	#CAN_MODE_LOOPBACK
 ((
ušt32_t
)
CAN_BTR_LBKM
è

	)

282 
	#CAN_MODE_SILENT
 ((
ušt32_t
)
CAN_BTR_SILM
è

	)

283 
	#CAN_MODE_SILENT_LOOPBACK
 ((
ušt32_t
)(
CAN_BTR_LBKM
 | 
CAN_BTR_SILM
)è

	)

291 
	#CAN_SJW_1TQ
 ((
ušt32_t
)0x00000000è

	)

292 
	#CAN_SJW_2TQ
 ((
ušt32_t
)
CAN_BTR_SJW_0
è

	)

293 
	#CAN_SJW_3TQ
 ((
ušt32_t
)
CAN_BTR_SJW_1
è

	)

294 
	#CAN_SJW_4TQ
 ((
ušt32_t
)
CAN_BTR_SJW
è

	)

302 
	#CAN_BS1_1TQ
 ((
ušt32_t
)0x00000000è

	)

303 
	#CAN_BS1_2TQ
 ((
ušt32_t
)
CAN_BTR_TS1_0
è

	)

304 
	#CAN_BS1_3TQ
 ((
ušt32_t
)
CAN_BTR_TS1_1
è

	)

305 
	#CAN_BS1_4TQ
 ((
ušt32_t
)(
CAN_BTR_TS1_1
 | 
CAN_BTR_TS1_0
)è

	)

306 
	#CAN_BS1_5TQ
 ((
ušt32_t
)
CAN_BTR_TS1_2
è

	)

307 
	#CAN_BS1_6TQ
 ((
ušt32_t
)(
CAN_BTR_TS1_2
 | 
CAN_BTR_TS1_0
)è

	)

308 
	#CAN_BS1_7TQ
 ((
ušt32_t
)(
CAN_BTR_TS1_2
 | 
CAN_BTR_TS1_1
)è

	)

309 
	#CAN_BS1_8TQ
 ((
ušt32_t
)(
CAN_BTR_TS1_2
 | 
CAN_BTR_TS1_1
 | 
CAN_BTR_TS1_0
)è

	)

310 
	#CAN_BS1_9TQ
 ((
ušt32_t
)
CAN_BTR_TS1_3
è

	)

311 
	#CAN_BS1_10TQ
 ((
ušt32_t
)(
CAN_BTR_TS1_3
 | 
CAN_BTR_TS1_0
)è

	)

312 
	#CAN_BS1_11TQ
 ((
ušt32_t
)(
CAN_BTR_TS1_3
 | 
CAN_BTR_TS1_1
)è

	)

313 
	#CAN_BS1_12TQ
 ((
ušt32_t
)(
CAN_BTR_TS1_3
 | 
CAN_BTR_TS1_1
 | 
CAN_BTR_TS1_0
)è

	)

314 
	#CAN_BS1_13TQ
 ((
ušt32_t
)(
CAN_BTR_TS1_3
 | 
CAN_BTR_TS1_2
)è

	)

315 
	#CAN_BS1_14TQ
 ((
ušt32_t
)(
CAN_BTR_TS1_3
 | 
CAN_BTR_TS1_2
 | 
CAN_BTR_TS1_0
)è

	)

316 
	#CAN_BS1_15TQ
 ((
ušt32_t
)(
CAN_BTR_TS1_3
 | 
CAN_BTR_TS1_2
 | 
CAN_BTR_TS1_1
)è

	)

317 
	#CAN_BS1_16TQ
 ((
ušt32_t
)
CAN_BTR_TS1
è

	)

325 
	#CAN_BS2_1TQ
 ((
ušt32_t
)0x00000000è

	)

326 
	#CAN_BS2_2TQ
 ((
ušt32_t
)
CAN_BTR_TS2_0
è

	)

327 
	#CAN_BS2_3TQ
 ((
ušt32_t
)
CAN_BTR_TS2_1
è

	)

328 
	#CAN_BS2_4TQ
 ((
ušt32_t
)(
CAN_BTR_TS2_1
 | 
CAN_BTR_TS2_0
)è

	)

329 
	#CAN_BS2_5TQ
 ((
ušt32_t
)
CAN_BTR_TS2_2
è

	)

330 
	#CAN_BS2_6TQ
 ((
ušt32_t
)(
CAN_BTR_TS2_2
 | 
CAN_BTR_TS2_0
)è

	)

331 
	#CAN_BS2_7TQ
 ((
ušt32_t
)(
CAN_BTR_TS2_2
 | 
CAN_BTR_TS2_1
)è

	)

332 
	#CAN_BS2_8TQ
 ((
ušt32_t
)
CAN_BTR_TS2
è

	)

340 
	#CAN_FILTERMODE_IDMASK
 ((
ušt8_t
)0x00è

	)

341 
	#CAN_FILTERMODE_IDLIST
 ((
ušt8_t
)0x01è

	)

349 
	#CAN_FILTERSCALE_16BIT
 ((
ušt8_t
)0x00è

	)

350 
	#CAN_FILTERSCALE_32BIT
 ((
ušt8_t
)0x01è

	)

358 
	#CAN_FILTER_FIFO0
 ((
ušt8_t
)0x00è

	)

359 
	#CAN_FILTER_FIFO1
 ((
ušt8_t
)0x01è

	)

367 
	#CAN_ID_STD
 ((
ušt32_t
)0x00000000è

	)

368 
	#CAN_ID_EXT
 ((
ušt32_t
)0x00000004è

	)

376 
	#CAN_RTR_DATA
 ((
ušt32_t
)0x00000000è

	)

377 
	#CAN_RTR_REMOTE
 ((
ušt32_t
)0x00000002è

	)

385 
	#CAN_FIFO0
 ((
ušt8_t
)0x00è

	)

386 
	#CAN_FIFO1
 ((
ušt8_t
)0x01è

	)

400 
	#CAN_FLAG_RQCP0
 ((
ušt32_t
)0x00000500è

	)

401 
	#CAN_FLAG_RQCP1
 ((
ušt32_t
)0x00000508è

	)

402 
	#CAN_FLAG_RQCP2
 ((
ušt32_t
)0x00000510è

	)

403 
	#CAN_FLAG_TXOK0
 ((
ušt32_t
)0x00000501è

	)

404 
	#CAN_FLAG_TXOK1
 ((
ušt32_t
)0x00000509è

	)

405 
	#CAN_FLAG_TXOK2
 ((
ušt32_t
)0x00000511è

	)

406 
	#CAN_FLAG_TME0
 ((
ušt32_t
)0x0000051Aè

	)

407 
	#CAN_FLAG_TME1
 ((
ušt32_t
)0x0000051Bè

	)

408 
	#CAN_FLAG_TME2
 ((
ušt32_t
)0x0000051Cè

	)

411 
	#CAN_FLAG_FF0
 ((
ušt32_t
)0x00000203è

	)

412 
	#CAN_FLAG_FOV0
 ((
ušt32_t
)0x00000204è

	)

414 
	#CAN_FLAG_FF1
 ((
ušt32_t
)0x00000403è

	)

415 
	#CAN_FLAG_FOV1
 ((
ušt32_t
)0x00000404è

	)

418 
	#CAN_FLAG_WKU
 ((
ušt32_t
)0x00000103è

	)

419 
	#CAN_FLAG_SLAK
 ((
ušt32_t
)0x00000101è

	)

420 
	#CAN_FLAG_SLAKI
 ((
ušt32_t
)0x00000104è

	)

425 
	#CAN_FLAG_EWG
 ((
ušt32_t
)0x00000300è

	)

426 
	#CAN_FLAG_EPV
 ((
ušt32_t
)0x00000301è

	)

427 
	#CAN_FLAG_BOF
 ((
ušt32_t
)0x00000302è

	)

435 
	#CAN_IT_TME
 ((
ušt32_t
)
CAN_IER_TMEIE
è

	)

438 
	#CAN_IT_FMP0
 ((
ušt32_t
)
CAN_IER_FMPIE0
è

	)

439 
	#CAN_IT_FF0
 ((
ušt32_t
)
CAN_IER_FFIE0
è

	)

440 
	#CAN_IT_FOV0
 ((
ušt32_t
)
CAN_IER_FOVIE0
è

	)

441 
	#CAN_IT_FMP1
 ((
ušt32_t
)
CAN_IER_FMPIE1
è

	)

442 
	#CAN_IT_FF1
 ((
ušt32_t
)
CAN_IER_FFIE1
è

	)

443 
	#CAN_IT_FOV1
 ((
ušt32_t
)
CAN_IER_FOVIE1
è

	)

446 
	#CAN_IT_WKU
 ((
ušt32_t
)
CAN_IER_WKUIE
è

	)

447 
	#CAN_IT_SLK
 ((
ušt32_t
)
CAN_IER_SLKIE
è

	)

450 
	#CAN_IT_EWG
 ((
ušt32_t
)
CAN_IER_EWGIE
è

	)

451 
	#CAN_IT_EPV
 ((
ušt32_t
)
CAN_IER_EPVIE
è

	)

452 
	#CAN_IT_BOF
 ((
ušt32_t
)
CAN_IER_BOFIE
è

	)

453 
	#CAN_IT_LEC
 ((
ušt32_t
)
CAN_IER_LECIE
è

	)

454 
	#CAN_IT_ERR
 ((
ušt32_t
)
CAN_IER_ERRIE
è

	)

462 
	#CAN_TXMAILBOX_0
 ((
ušt8_t
)0x00)

	)

463 
	#CAN_TXMAILBOX_1
 ((
ušt8_t
)0x01)

	)

464 
	#CAN_TXMAILBOX_2
 ((
ušt8_t
)0x02)

	)

482 
	#__HAL_CAN_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_CAN_STATE_RESET
)

	)

490 
	#__HAL_CAN_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
IER
è|ð(__INTERRUPT__))

	)

498 
	#__HAL_CAN_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
IER
è&ð~(__INTERRUPT__))

	)

506 
	#__HAL_CAN_MSG_PENDING
(
__HANDLE__
, 
__FIFONUMBER__
è(((__FIFONUMBER__è=ð
CAN_FIFO0
)? \

507 ((
ušt8_t
)((
__HANDLE__
)->
In¡ªû
->
RF0R
&(
ušt32_t
)0x03)è: ((ušt8_t)((__HANDLE__)->In¡ªû->
RF1R
&(ušt32_t)0x03)))

	)

536 
	#__HAL_CAN_GET_FLAG
(
__HANDLE__
, 
__FLAG__
) \

537 ((((
__FLAG__
è>> 8è=ð5)? ((((
__HANDLE__
)->
In¡ªû
->
TSR
è& (1 << ((__FLAG__è& 
CAN_FLAG_MASK
))) == (1 << ((__FLAG__) & CAN_FLAG_MASK))): \

538 (((
__FLAG__
è>> 8è=ð2)? ((((
__HANDLE__
)->
In¡ªû
->
RF0R
è& (1 << ((__FLAG__è& 
CAN_FLAG_MASK
))) == (1 << ((__FLAG__) & CAN_FLAG_MASK))): \

539 (((
__FLAG__
è>> 8è=ð4)? ((((
__HANDLE__
)->
In¡ªû
->
RF1R
è& (1 << ((__FLAG__è& 
CAN_FLAG_MASK
))) == (1 << ((__FLAG__) & CAN_FLAG_MASK))): \

540 (((
__FLAG__
è>> 8è=ð1)? ((((
__HANDLE__
)->
In¡ªû
->
MSR
è& (1 << ((__FLAG__è& 
CAN_FLAG_MASK
))) == (1 << ((__FLAG__) & CAN_FLAG_MASK))): \

541 ((((
__HANDLE__
)->
In¡ªû
->
ESR
è& (1 << ((
__FLAG__
è& 
CAN_FLAG_MASK
))è=ð(1 << ((__FLAG__è& CAN_FLAG_MASK))))

	)

570 
	#__HAL_CAN_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
) \

571 ((((
__FLAG__
è>> 8è=ð5)? (((
__HANDLE__
)->
In¡ªû
->
TSR
èð~((
ušt32_t
)1 << ((__FLAG__è& 
CAN_FLAG_MASK
))): \

572 (((
__FLAG__
è>> 8è=ð2)? (((
__HANDLE__
)->
In¡ªû
->
RF0R
èð~((
ušt32_t
)1 << ((__FLAG__è& 
CAN_FLAG_MASK
))): \

573 (((
__FLAG__
è>> 8è=ð4)? (((
__HANDLE__
)->
In¡ªû
->
RF1R
èð~((
ušt32_t
)1 << ((__FLAG__è& 
CAN_FLAG_MASK
))): \

574 (((
__FLAG__
è>> 8è=ð1)? (((
__HANDLE__
)->
In¡ªû
->
MSR
èð~((
ušt32_t
)1 << ((__FLAG__è& 
CAN_FLAG_MASK
))): \

575 (((
__HANDLE__
)->
In¡ªû
->
ESR
èð~((
ušt32_t
)1 << ((
__FLAG__
è& 
CAN_FLAG_MASK
))))

	)

586 
	#__HAL_CAN_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
IER
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

594 
	#__HAL_CAN_TRANSMIT_STATUS
(
__HANDLE__
, 
__TRANSMITMAILBOX__
)\

595 (((
__TRANSMITMAILBOX__
è=ð
CAN_TXMAILBOX_0
)? ((((
__HANDLE__
)->
In¡ªû
->
TSR
è& (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
)) == (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0)) :\

596 ((
__TRANSMITMAILBOX__
è=ð
CAN_TXMAILBOX_1
)? ((((
__HANDLE__
)->
In¡ªû
->
TSR
è& (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
)) == (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1)) :\

597 ((((
__HANDLE__
)->
In¡ªû
->
TSR
è& (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
)è=ð(CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2)))

	)

605 
	#__HAL_CAN_FIFO_RELEASE
(
__HANDLE__
, 
__FIFONUMBER__
è(((__FIFONUMBER__è=ð
CAN_FIFO0
)? \

606 ((
__HANDLE__
)->
In¡ªû
->
RF0R
 |ð
CAN_RF0R_RFOM0
è: ((__HANDLE__)->In¡ªû->
RF1R
 |ð
CAN_RF1R_RFOM1
))

	)

614 
	#__HAL_CAN_CANCEL_TRANSMIT
(
__HANDLE__
, 
__TRANSMITMAILBOX__
)\

615 (((
__TRANSMITMAILBOX__
è=ð
CAN_TXMAILBOX_0
)? ((
__HANDLE__
)->
In¡ªû
->
TSR
 |ð
CAN_TSR_ABRQ0
) :\

616 ((
__TRANSMITMAILBOX__
è=ð
CAN_TXMAILBOX_1
)? ((
__HANDLE__
)->
In¡ªû
->
TSR
 |ð
CAN_TSR_ABRQ1
) :\

617 ((
__HANDLE__
)->
In¡ªû
->
TSR
 |ð
CAN_TSR_ABRQ2
))

	)

628 
	#__HAL_CAN_DBG_FREEZE
(
__HANDLE__
, 
__NEWSTATE__
è(((__NEWSTATE__è=ð
ENABLE
)? \

629 ((
__HANDLE__
)->
In¡ªû
->
MCR
 |ð
CAN_MCR_DBF
è: ((__HANDLE__)->In¡ªû->MCR &ð~CAN_MCR_DBF))

	)

644 
HAL_StusTy³Def
 
	`HAL_CAN_In™
(
CAN_HªdËTy³Def
* 
hÿn
);

645 
HAL_StusTy³Def
 
	`HAL_CAN_CÚfigFž‹r
(
CAN_HªdËTy³Def
* 
hÿn
, 
CAN_Fž‹rCÚfTy³Def
* 
sFž‹rCÚfig
);

646 
HAL_StusTy³Def
 
	`HAL_CAN_DeIn™
(
CAN_HªdËTy³Def
* 
hÿn
);

647 
	`HAL_CAN_M¥In™
(
CAN_HªdËTy³Def
* 
hÿn
);

648 
	`HAL_CAN_M¥DeIn™
(
CAN_HªdËTy³Def
* 
hÿn
);

657 
HAL_StusTy³Def
 
	`HAL_CAN_T¿nsm™
(
CAN_HªdËTy³Def
 *
hÿn
, 
ušt32_t
 
Timeout
);

658 
HAL_StusTy³Def
 
	`HAL_CAN_T¿nsm™_IT
(
CAN_HªdËTy³Def
 *
hÿn
);

659 
HAL_StusTy³Def
 
	`HAL_CAN_Reûive
(
CAN_HªdËTy³Def
 *
hÿn
, 
ušt8_t
 
FIFONumb”
, 
ušt32_t
 
Timeout
);

660 
HAL_StusTy³Def
 
	`HAL_CAN_Reûive_IT
(
CAN_HªdËTy³Def
 *
hÿn
, 
ušt8_t
 
FIFONumb”
);

661 
HAL_StusTy³Def
 
	`HAL_CAN_SË•
(
CAN_HªdËTy³Def
 *
hÿn
);

662 
HAL_StusTy³Def
 
	`HAL_CAN_WakeUp
(
CAN_HªdËTy³Def
 *
hÿn
);

663 
	`HAL_CAN_IRQHªdËr
(
CAN_HªdËTy³Def
* 
hÿn
);

664 
	`HAL_CAN_TxC¶tC®lback
(
CAN_HªdËTy³Def
* 
hÿn
);

665 
	`HAL_CAN_RxC¶tC®lback
(
CAN_HªdËTy³Def
* 
hÿn
);

666 
	`HAL_CAN_E¼ÜC®lback
(
CAN_HªdËTy³Def
 *
hÿn
);

675 
ušt32_t
 
	`HAL_CAN_G‘E¼Ü
(
CAN_HªdËTy³Def
 *
hÿn
);

676 
HAL_CAN_S‹Ty³Def
 
	`HAL_CAN_G‘S‹
(
CAN_HªdËTy³Def
* 
hÿn
);

707 
	#CAN_TXSTATUS_NOMAILBOX
 ((
ušt8_t
)0x04è

	)

708 
	#CAN_FLAG_MASK
 ((
ušt32_t
)0x000000FF)

	)

717 
	#IS_CAN_MODE
(
MODE
è(((MODEè=ð
CAN_MODE_NORMAL
) || \

718 ((
MODE
è=ð
CAN_MODE_LOOPBACK
)|| \

719 ((
MODE
è=ð
CAN_MODE_SILENT
) || \

720 ((
MODE
è=ð
CAN_MODE_SILENT_LOOPBACK
))

	)

721 
	#IS_CAN_SJW
(
SJW
è(((SJWè=ð
CAN_SJW_1TQ
è|| ((SJWè=ð
CAN_SJW_2TQ
)|| \

722 ((
SJW
è=ð
CAN_SJW_3TQ
è|| ((SJWè=ð
CAN_SJW_4TQ
))

	)

723 
	#IS_CAN_BS1
(
BS1
è((BS1è<ð
CAN_BS1_16TQ
)

	)

724 
	#IS_CAN_BS2
(
BS2
è((BS2è<ð
CAN_BS2_8TQ
)

	)

725 
	#IS_CAN_PRESCALER
(
PRESCALER
è(((PRESCALERè>ð1è&& ((PRESCALERè<ð1024))

	)

726 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
è((NUMBERè<ð27)

	)

727 
	#IS_CAN_FILTER_MODE
(
MODE
è(((MODEè=ð
CAN_FILTERMODE_IDMASK
) || \

728 ((
MODE
è=ð
CAN_FILTERMODE_IDLIST
))

	)

729 
	#IS_CAN_FILTER_SCALE
(
SCALE
è(((SCALEè=ð
CAN_FILTERSCALE_16BIT
) || \

730 ((
SCALE
è=ð
CAN_FILTERSCALE_32BIT
))

	)

731 
	#IS_CAN_FILTER_FIFO
(
FIFO
è(((FIFOè=ð
CAN_FILTER_FIFO0
) || \

732 ((
FIFO
è=ð
CAN_FILTER_FIFO1
))

	)

733 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
è((BANKNUMBERè<ð28)

	)

735 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
è((TRANSMITMAILBOXè<ð((
ušt8_t
)0x02))

	)

736 
	#IS_CAN_STDID
(
STDID
è((STDIDè<ð((
ušt32_t
)0x7FF))

	)

737 
	#IS_CAN_EXTID
(
EXTID
è((EXTIDè<ð((
ušt32_t
)0x1FFFFFFF))

	)

738 
	#IS_CAN_DLC
(
DLC
è((DLCè<ð((
ušt8_t
)0x08))

	)

740 
	#IS_CAN_IDTYPE
(
IDTYPE
è(((IDTYPEè=ð
CAN_ID_STD
) || \

741 ((
IDTYPE
è=ð
CAN_ID_EXT
))

	)

742 
	#IS_CAN_RTR
(
RTR
è(((RTRè=ð
CAN_RTR_DATA
è|| ((RTRè=ð
CAN_RTR_REMOTE
))

	)

743 
	#IS_CAN_FIFO
(
FIFO
è(((FIFOè=ð
CAN_FIFO0
è|| ((FIFOè=ð
CAN_FIFO1
))

	)

759 
STM32F429xx
 || 
STM32F439xx
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

769 #ifdeà
__ýlu¥lus


770 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_cec.h

39 #iâdeà
__STM32F4xx_HAL_CEC_H


40 
	#__STM32F4xx_HAL_CEC_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F446xx
)

48 
	~"¡m32f4xx_h®_def.h
"

68 
ušt32_t
 
SigÇlF»eTime
;

74 
ušt32_t
 
TÞ”ªû
;

78 
ušt32_t
 
BRERxStÝ
;

82 
ušt32_t
 
BREE¼ÜB™G’
;

87 
ušt32_t
 
LBPEE¼ÜB™G’
;

92 
ušt32_t
 
Brßdÿ¡MsgNoE¼ÜB™G’
;

108 
ušt32_t
 
SigÇlF»eTimeO±iÚ
;

112 
ušt32_t
 
OwnAdd»ss
;

114 
ušt32_t
 
Li¡’Mode
;

124 
ušt8_t
 
In™ŸtÜAdd»ss
;

126 }
	tCEC_In™Ty³Def
;

133 
	mHAL_CEC_STATE_RESET
 = 0x00,

134 
	mHAL_CEC_STATE_READY
 = 0x01,

135 
	mHAL_CEC_STATE_BUSY
 = 0x02,

136 
	mHAL_CEC_STATE_BUSY_TX
 = 0x03,

137 
	mHAL_CEC_STATE_BUSY_RX
 = 0x04,

138 
	mHAL_CEC_STATE_STANDBY_RX
 = 0x05,

139 
	mHAL_CEC_STATE_TIMEOUT
 = 0x06,

140 
	mHAL_CEC_STATE_ERROR
 = 0x07

141 }
	tHAL_CEC_S‹Ty³Def
;

148 
CEC_Ty³Def
 *
	mIn¡ªû
;

150 
CEC_In™Ty³Def
 
	mIn™
;

152 
ušt8_t
 *
	mpTxBuffPŒ
;

154 
ušt16_t
 
	mTxXãrCouÁ
;

156 
ušt8_t
 *
	mpRxBuffPŒ
;

158 
ušt16_t
 
	mRxXãrSize
;

160 
ušt32_t
 
	mE¼ÜCode
;

163 
HAL_LockTy³Def
 
	mLock
;

165 
HAL_CEC_S‹Ty³Def
 
	mS‹
;

167 }
	tCEC_HªdËTy³Def
;

180 
	#HAL_CEC_ERROR_NONE
 (
ušt32_t
è0x0

	)

181 
	#HAL_CEC_ERROR_RXOVR
 
CEC_ISR_RXOVR


	)

182 
	#HAL_CEC_ERROR_BRE
 
CEC_ISR_BRE


	)

183 
	#HAL_CEC_ERROR_SBPE
 
CEC_ISR_SBPE


	)

184 
	#HAL_CEC_ERROR_LBPE
 
CEC_ISR_LBPE


	)

185 
	#HAL_CEC_ERROR_RXACKE
 
CEC_ISR_RXACKE


	)

186 
	#HAL_CEC_ERROR_ARBLST
 
CEC_ISR_ARBLST


	)

187 
	#HAL_CEC_ERROR_TXUDR
 
CEC_ISR_TXUDR


	)

188 
	#HAL_CEC_ERROR_TXERR
 
CEC_ISR_TXERR


	)

189 
	#HAL_CEC_ERROR_TXACKE
 
CEC_ISR_TXACKE


	)

197 
	#CEC_DEFAULT_SFT
 ((
ušt32_t
)0x00000000)

	)

198 
	#CEC_0_5_BITPERIOD_SFT
 ((
ušt32_t
)0x00000001)

	)

199 
	#CEC_1_5_BITPERIOD_SFT
 ((
ušt32_t
)0x00000002)

	)

200 
	#CEC_2_5_BITPERIOD_SFT
 ((
ušt32_t
)0x00000003)

	)

201 
	#CEC_3_5_BITPERIOD_SFT
 ((
ušt32_t
)0x00000004)

	)

202 
	#CEC_4_5_BITPERIOD_SFT
 ((
ušt32_t
)0x00000005)

	)

203 
	#CEC_5_5_BITPERIOD_SFT
 ((
ušt32_t
)0x00000006)

	)

204 
	#CEC_6_5_BITPERIOD_SFT
 ((
ušt32_t
)0x00000007)

	)

212 
	#CEC_STANDARD_TOLERANCE
 ((
ušt32_t
)0x00000000)

	)

213 
	#CEC_EXTENDED_TOLERANCE
 ((
ušt32_t
)
CEC_CFGR_RXTOL
)

	)

221 
	#CEC_NO_RX_STOP_ON_BRE
 ((
ušt32_t
)0x00000000)

	)

222 
	#CEC_RX_STOP_ON_BRE
 ((
ušt32_t
)
CEC_CFGR_BRESTP
)

	)

230 
	#CEC_BRE_ERRORBIT_NO_GENERATION
 ((
ušt32_t
)0x00000000)

	)

231 
	#CEC_BRE_ERRORBIT_GENERATION
 ((
ušt32_t
)
CEC_CFGR_BREGEN
)

	)

239 
	#CEC_LBPE_ERRORBIT_NO_GENERATION
 ((
ušt32_t
)0x00000000)

	)

240 
	#CEC_LBPE_ERRORBIT_GENERATION
 ((
ušt32_t
)
CEC_CFGR_LBPEGEN
)

	)

248 
	#CEC_BROADCASTERROR_ERRORBIT_GENERATION
 ((
ušt32_t
)0x00000000)

	)

249 
	#CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION
 ((
ušt32_t
)
CEC_CFGR_BRDNOGEN
)

	)

257 
	#CEC_SFT_START_ON_TXSOM
 ((
ušt32_t
)0x00000000)

	)

258 
	#CEC_SFT_START_ON_TX_RX_END
 ((
ušt32_t
)
CEC_CFGR_SFTOPT
)

	)

266 
	#CEC_REDUCED_LISTENING_MODE
 ((
ušt32_t
)0x00000000)

	)

267 
	#CEC_FULL_LISTENING_MODE
 ((
ušt32_t
)
CEC_CFGR_LSTN
)

	)

275 
	#CEC_CFGR_OAR_LSB_POS
 ((
ušt32_t
è16)

	)

283 
	#CEC_INITIATOR_LSB_POS
 ((
ušt32_t
è4)

	)

291 
	#CEC_IT_TXACKE
 
CEC_IER_TXACKEIE


	)

292 
	#CEC_IT_TXERR
 
CEC_IER_TXERRIE


	)

293 
	#CEC_IT_TXUDR
 
CEC_IER_TXUDRIE


	)

294 
	#CEC_IT_TXEND
 
CEC_IER_TXENDIE


	)

295 
	#CEC_IT_TXBR
 
CEC_IER_TXBRIE


	)

296 
	#CEC_IT_ARBLST
 
CEC_IER_ARBLSTIE


	)

297 
	#CEC_IT_RXACKE
 
CEC_IER_RXACKEIE


	)

298 
	#CEC_IT_LBPE
 
CEC_IER_LBPEIE


	)

299 
	#CEC_IT_SBPE
 
CEC_IER_SBPEIE


	)

300 
	#CEC_IT_BRE
 
CEC_IER_BREIE


	)

301 
	#CEC_IT_RXOVR
 
CEC_IER_RXOVRIE


	)

302 
	#CEC_IT_RXEND
 
CEC_IER_RXENDIE


	)

303 
	#CEC_IT_RXBR
 
CEC_IER_RXBRIE


	)

311 
	#CEC_FLAG_TXACKE
 
CEC_ISR_TXACKE


	)

312 
	#CEC_FLAG_TXERR
 
CEC_ISR_TXERR


	)

313 
	#CEC_FLAG_TXUDR
 
CEC_ISR_TXUDR


	)

314 
	#CEC_FLAG_TXEND
 
CEC_ISR_TXEND


	)

315 
	#CEC_FLAG_TXBR
 
CEC_ISR_TXBR


	)

316 
	#CEC_FLAG_ARBLST
 
CEC_ISR_ARBLST


	)

317 
	#CEC_FLAG_RXACKE
 
CEC_ISR_RXACKE


	)

318 
	#CEC_FLAG_LBPE
 
CEC_ISR_LBPE


	)

319 
	#CEC_FLAG_SBPE
 
CEC_ISR_SBPE


	)

320 
	#CEC_FLAG_BRE
 
CEC_ISR_BRE


	)

321 
	#CEC_FLAG_RXOVR
 
CEC_ISR_RXOVR


	)

322 
	#CEC_FLAG_RXEND
 
CEC_ISR_RXEND


	)

323 
	#CEC_FLAG_RXBR
 
CEC_ISR_RXBR


	)

331 
	#CEC_ISR_ALL_ERROR
 ((
ušt32_t
)
CEC_ISR_RXOVR
|
CEC_ISR_BRE
|
CEC_ISR_SBPE
|
CEC_ISR_LBPE
|
CEC_ISR_RXACKE
|\

332 
CEC_ISR_ARBLST
|
CEC_ISR_TXUDR
|
CEC_ISR_TXERR
|
CEC_ISR_TXACKE
)

	)

340 
	#CEC_IER_RX_ALL_ERR
 ((
ušt32_t
)
CEC_IER_RXACKEIE
|
CEC_IER_LBPEIE
|
CEC_IER_SBPEIE
|
CEC_IER_BREIE
|
CEC_IER_RXOVRIE
)

	)

348 
	#CEC_IER_TX_ALL_ERR
 ((
ušt32_t
)
CEC_IER_TXACKEIE
|
CEC_IER_TXERRIE
|
CEC_IER_TXUDRIE
|
CEC_IER_ARBLSTIE
)

	)

366 
	#__HAL_CEC_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_CEC_STATE_RESET
)

	)

386 
	#__HAL_CEC_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
ISR
 & (__FLAG__))

	)

407 
	#__HAL_CEC_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
ISR
 |ð(__FLAG__))

	)

428 
	#__HAL_CEC_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
IER
 |ð(__INTERRUPT__))

	)

449 
	#__HAL_CEC_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
IER
 &ð(~(__INTERRUPT__)))

	)

470 
	#__HAL_CEC_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
IER
 & (__INTERRUPT__))

	)

476 
	#__HAL_CEC_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
CEC_CR_CECEN
)

	)

482 
	#__HAL_CEC_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~
CEC_CR_CECEN
)

	)

488 
	#__HAL_CEC_FIRST_BYTE_TX_SET
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
CEC_CR_TXSOM
)

	)

495 
	#__HAL_CEC_LAST_BYTE_TX_SET
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
CEC_CR_TXEOM
)

	)

501 
	#__HAL_CEC_GET_TRANSMISSION_START_FLAG
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 & 
CEC_CR_TXSOM
)

	)

507 
	#__HAL_CEC_GET_TRANSMISSION_END_FLAG
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 & 
CEC_CR_TXEOM
)

	)

513 
	#__HAL_CEC_CLEAR_OAR
(
__HANDLE__
è
	`CLEAR_BIT
((__HANDLE__)->
In¡ªû
->
CFGR
, 
CEC_CFGR_OAR
)

	)

521 
	#__HAL_CEC_SET_OAR
(
__HANDLE__
,
__ADDRESS__
è
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CFGR
, (__ADDRESS__)<< 
CEC_CFGR_OAR_LSB_POS
)

	)

536 
HAL_StusTy³Def
 
HAL_CEC_In™
(
CEC_HªdËTy³Def
 *
hûc
);

537 
HAL_StusTy³Def
 
HAL_CEC_DeIn™
(
CEC_HªdËTy³Def
 *
hûc
);

538 
HAL_CEC_M¥In™
(
CEC_HªdËTy³Def
 *
hûc
);

539 
HAL_CEC_M¥DeIn™
(
CEC_HªdËTy³Def
 *
hûc
);

548 
HAL_StusTy³Def
 
HAL_CEC_T¿nsm™
(
CEC_HªdËTy³Def
 *
hûc
, 
ušt8_t
 
De¡š©iÚAdd»ss
, ušt8_ˆ*
pD©a
, 
ušt32_t
 
Size
, ušt32_ˆ
Timeout
);

549 
HAL_StusTy³Def
 
HAL_CEC_Reûive
(
CEC_HªdËTy³Def
 *
hûc
, 
ušt8_t
 *
pD©a
, 
ušt32_t
 
Timeout
);

550 
HAL_StusTy³Def
 
HAL_CEC_T¿nsm™_IT
(
CEC_HªdËTy³Def
 *
hûc
, 
ušt8_t
 
De¡š©iÚAdd»ss
, ušt8_ˆ*
pD©a
, 
ušt32_t
 
Size
);

551 
HAL_StusTy³Def
 
HAL_CEC_Reûive_IT
(
CEC_HªdËTy³Def
 *
hûc
, 
ušt8_t
 *
pD©a
);

552 
ušt32_t
 
HAL_CEC_G‘ReûivedF¿meSize
(
CEC_HªdËTy³Def
 *
hûc
);

553 
HAL_CEC_IRQHªdËr
(
CEC_HªdËTy³Def
 *
hûc
);

554 
HAL_CEC_TxC¶tC®lback
(
CEC_HªdËTy³Def
 *
hûc
);

555 
HAL_CEC_RxC¶tC®lback
(
CEC_HªdËTy³Def
 *
hûc
);

556 
HAL_CEC_E¼ÜC®lback
(
CEC_HªdËTy³Def
 *
hûc
);

565 
HAL_CEC_S‹Ty³Def
 
HAL_CEC_G‘S‹
(
CEC_HªdËTy³Def
 *
hûc
);

566 
ušt32_t
 
HAL_CEC_G‘E¼Ü
(
CEC_HªdËTy³Def
 *
hûc
);

607 
	#IS_CEC_SIGNALFREETIME
(
__SFT__
è((__SFT__è<ð
CEC_CFGR_SFT
)

	)

609 
	#IS_CEC_TOLERANCE
(
__RXTOL__
è(((__RXTOL__è=ð
CEC_STANDARD_TOLERANCE
) || \

610 ((
__RXTOL__
è=ð
CEC_EXTENDED_TOLERANCE
))

	)

612 
	#IS_CEC_BRERXSTOP
(
__BRERXSTOP__
è(((__BRERXSTOP__è=ð
CEC_NO_RX_STOP_ON_BRE
) || \

613 ((
__BRERXSTOP__
è=ð
CEC_RX_STOP_ON_BRE
))

	)

615 
	#IS_CEC_BREERRORBITGEN
(
__ERRORBITGEN__
è(((__ERRORBITGEN__è=ð
CEC_BRE_ERRORBIT_NO_GENERATION
) || \

616 ((
__ERRORBITGEN__
è=ð
CEC_BRE_ERRORBIT_GENERATION
))

	)

618 
	#IS_CEC_LBPEERRORBITGEN
(
__ERRORBITGEN__
è(((__ERRORBITGEN__è=ð
CEC_LBPE_ERRORBIT_NO_GENERATION
) || \

619 ((
__ERRORBITGEN__
è=ð
CEC_LBPE_ERRORBIT_GENERATION
))

	)

621 
	#IS_CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION
(
__ERRORBITGEN__
è(((__ERRORBITGEN__è=ð
CEC_BROADCASTERROR_ERRORBIT_GENERATION
) || \

622 ((
__ERRORBITGEN__
è=ð
CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION
))

	)

624 
	#IS_CEC_SFTOP
(
__SFTOP__
è(((__SFTOP__è=ð
CEC_SFT_START_ON_TXSOM
) || \

625 ((
__SFTOP__
è=ð
CEC_SFT_START_ON_TX_RX_END
))

	)

627 
	#IS_CEC_LISTENING_MODE
(
__MODE__
è(((__MODE__è=ð
CEC_REDUCED_LISTENING_MODE
) || \

628 ((
__MODE__
è=ð
CEC_FULL_LISTENING_MODE
))

	)

635 
	#IS_CEC_OAR_ADDRESS
(
__ADDRESS__
è((__ADDRESS__è<ð0x07FFF)

	)

642 
	#IS_CEC_ADDRESS
(
__ADDRESS__
è((__ADDRESS__è<ð0xF)

	)

651 
	#IS_CEC_MSGSIZE
(
__SIZE__
è((__SIZE__è<ð0xF)

	)

675 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_conf_template.h

41 #iâdeà
__STM32F4xx_HAL_CONF_H


42 
	#__STM32F4xx_HAL_CONF_H


	)

44 #ifdeà
__ýlu¥lus


55 
	#HAL_MODULE_ENABLED


	)

56 
	#HAL_ADC_MODULE_ENABLED


	)

57 
	#HAL_CAN_MODULE_ENABLED


	)

58 
	#HAL_CRC_MODULE_ENABLED


	)

59 
	#HAL_CEC_MODULE_ENABLED


	)

60 
	#HAL_CRYP_MODULE_ENABLED


	)

61 
	#HAL_DAC_MODULE_ENABLED


	)

62 
	#HAL_DCMI_MODULE_ENABLED


	)

63 
	#HAL_DMA_MODULE_ENABLED


	)

64 
	#HAL_DMA2D_MODULE_ENABLED


	)

65 
	#HAL_ETH_MODULE_ENABLED


	)

66 
	#HAL_FLASH_MODULE_ENABLED


	)

67 
	#HAL_NAND_MODULE_ENABLED


	)

68 
	#HAL_NOR_MODULE_ENABLED


	)

69 
	#HAL_PCCARD_MODULE_ENABLED


	)

70 
	#HAL_SRAM_MODULE_ENABLED


	)

71 
	#HAL_SDRAM_MODULE_ENABLED


	)

72 
	#HAL_HASH_MODULE_ENABLED


	)

73 
	#HAL_GPIO_MODULE_ENABLED


	)

74 
	#HAL_I2C_MODULE_ENABLED


	)

75 
	#HAL_I2S_MODULE_ENABLED


	)

76 
	#HAL_IWDG_MODULE_ENABLED


	)

77 
	#HAL_LTDC_MODULE_ENABLED


	)

78 
	#HAL_DSI_MODULE_ENABLED


	)

79 
	#HAL_PWR_MODULE_ENABLED


	)

80 
	#HAL_QSPI_MODULE_ENABLED


	)

81 
	#HAL_RCC_MODULE_ENABLED


	)

82 
	#HAL_RNG_MODULE_ENABLED


	)

83 
	#HAL_RTC_MODULE_ENABLED


	)

84 
	#HAL_SAI_MODULE_ENABLED


	)

85 
	#HAL_SD_MODULE_ENABLED


	)

86 
	#HAL_SPI_MODULE_ENABLED


	)

87 
	#HAL_TIM_MODULE_ENABLED


	)

88 
	#HAL_UART_MODULE_ENABLED


	)

89 
	#HAL_USART_MODULE_ENABLED


	)

90 
	#HAL_IRDA_MODULE_ENABLED


	)

91 
	#HAL_SMARTCARD_MODULE_ENABLED


	)

92 
	#HAL_WWDG_MODULE_ENABLED


	)

93 
	#HAL_CORTEX_MODULE_ENABLED


	)

94 
	#HAL_PCD_MODULE_ENABLED


	)

95 
	#HAL_HCD_MODULE_ENABLED


	)

96 
	#HAL_FMPI2C_MODULE_ENABLED


	)

97 
	#HAL_SPDIFRX_MODULE_ENABLED


	)

98 
	#HAL_LPTIM_MODULE_ENABLED


	)

106 #ià!
defšed
 (
HSE_VALUE
)

107 
	#HSE_VALUE
 ((
ušt32_t
)25000000è

	)

110 #ià!
defšed
 (
HSE_STARTUP_TIMEOUT
)

111 
	#HSE_STARTUP_TIMEOUT
 ((
ušt32_t
)5000è

	)

119 #ià!
defšed
 (
HSI_VALUE
)

120 
	#HSI_VALUE
 ((
ušt32_t
)16000000è

	)

126 #ià!
defšed
 (
LSI_VALUE
)

127 
	#LSI_VALUE
 ((
ušt32_t
)32000è

	)

129 
The
 
»®
 
v®ue
 
may
 
v¬y
 
d•’dšg
 
Ú
 
the
 
v¬ŸtiÚs


130 
š
 
vÞge
 
ªd
 
‹m³¿tu»
.*/

134 #ià!
defšed
 (
LSE_VALUE
)

135 
	#LSE_VALUE
 ((
ušt32_t
)32768è

	)

143 #ià!
defšed
 (
EXTERNAL_CLOCK_VALUE
)

144 
	#EXTERNAL_CLOCK_VALUE
 ((
ušt32_t
)12288000è

	)

154 
	#VDD_VALUE
 ((
ušt32_t
)3300è

	)

155 
	#TICK_INT_PRIORITY
 ((
ušt32_t
)0x0Fè

	)

156 
	#USE_RTOS
 0

	)

157 
	#PREFETCH_ENABLE
 1

	)

158 
	#INSTRUCTION_CACHE_ENABLE
 1

	)

159 
	#DATA_CACHE_ENABLE
 1

	)

173 
	#MAC_ADDR0
 2

	)

174 
	#MAC_ADDR1
 0

	)

175 
	#MAC_ADDR2
 0

	)

176 
	#MAC_ADDR3
 0

	)

177 
	#MAC_ADDR4
 0

	)

178 
	#MAC_ADDR5
 0

	)

181 
	#ETH_RX_BUF_SIZE
 
ETH_MAX_PACKET_SIZE


	)

182 
	#ETH_TX_BUF_SIZE
 
ETH_MAX_PACKET_SIZE


	)

183 
	#ETH_RXBUFNB
 ((
ušt32_t
)4è

	)

184 
	#ETH_TXBUFNB
 ((
ušt32_t
)4è

	)

189 
	#DP83848_PHY_ADDRESS
 0x01

	)

191 
	#PHY_RESET_DELAY
 ((
ušt32_t
)0x000000FF)

	)

193 
	#PHY_CONFIG_DELAY
 ((
ušt32_t
)0x00000FFF)

	)

195 
	#PHY_READ_TO
 ((
ušt32_t
)0x0000FFFF)

	)

196 
	#PHY_WRITE_TO
 ((
ušt32_t
)0x0000FFFF)

	)

200 
	#PHY_BCR
 ((
ušt16_t
)0x00è

	)

201 
	#PHY_BSR
 ((
ušt16_t
)0x01è

	)

203 
	#PHY_RESET
 ((
ušt16_t
)0x8000è

	)

204 
	#PHY_LOOPBACK
 ((
ušt16_t
)0x4000è

	)

205 
	#PHY_FULLDUPLEX_100M
 ((
ušt16_t
)0x2100è

	)

206 
	#PHY_HALFDUPLEX_100M
 ((
ušt16_t
)0x2000è

	)

207 
	#PHY_FULLDUPLEX_10M
 ((
ušt16_t
)0x0100è

	)

208 
	#PHY_HALFDUPLEX_10M
 ((
ušt16_t
)0x0000è

	)

209 
	#PHY_AUTONEGOTIATION
 ((
ušt16_t
)0x1000è

	)

210 
	#PHY_RESTART_AUTONEGOTIATION
 ((
ušt16_t
)0x0200è

	)

211 
	#PHY_POWERDOWN
 ((
ušt16_t
)0x0800è

	)

212 
	#PHY_ISOLATE
 ((
ušt16_t
)0x0400è

	)

214 
	#PHY_AUTONEGO_COMPLETE
 ((
ušt16_t
)0x0020è

	)

215 
	#PHY_LINKED_STATUS
 ((
ušt16_t
)0x0004è

	)

216 
	#PHY_JABBER_DETECTION
 ((
ušt16_t
)0x0002è

	)

220 
	#PHY_SR
 ((
ušt16_t
)0x10è

	)

221 
	#PHY_MICR
 ((
ušt16_t
)0x11è

	)

222 
	#PHY_MISR
 ((
ušt16_t
)0x12è

	)

224 
	#PHY_LINK_STATUS
 ((
ušt16_t
)0x0001è

	)

225 
	#PHY_SPEED_STATUS
 ((
ušt16_t
)0x0002è

	)

226 
	#PHY_DUPLEX_STATUS
 ((
ušt16_t
)0x0004è

	)

228 
	#PHY_MICR_INT_EN
 ((
ušt16_t
)0x0002è

	)

229 
	#PHY_MICR_INT_OE
 ((
ušt16_t
)0x0001è

	)

231 
	#PHY_MISR_LINK_INT_EN
 ((
ušt16_t
)0x0020è

	)

232 
	#PHY_LINK_INTERRUPT
 ((
ušt16_t
)0x2000è

	)

239 #ifdeà
HAL_RCC_MODULE_ENABLED


240 
	~"¡m32f4xx_h®_rcc.h
"

243 #ifdeà
HAL_GPIO_MODULE_ENABLED


244 
	~"¡m32f4xx_h®_gpio.h
"

247 #ifdeà
HAL_DMA_MODULE_ENABLED


248 
	~"¡m32f4xx_h®_dma.h
"

251 #ifdeà
HAL_CORTEX_MODULE_ENABLED


252 
	~"¡m32f4xx_h®_cÜ‹x.h
"

255 #ifdeà
HAL_ADC_MODULE_ENABLED


256 
	~"¡m32f4xx_h®_adc.h
"

259 #ifdeà
HAL_CAN_MODULE_ENABLED


260 
	~"¡m32f4xx_h®_ÿn.h
"

263 #ifdeà
HAL_CRC_MODULE_ENABLED


264 
	~"¡m32f4xx_h®_üc.h
"

267 #ifdeà
HAL_CRYP_MODULE_ENABLED


268 
	~"¡m32f4xx_h®_üyp.h
"

271 #ifdeà
HAL_DMA2D_MODULE_ENABLED


272 
	~"¡m32f4xx_h®_dma2d.h
"

275 #ifdeà
HAL_DAC_MODULE_ENABLED


276 
	~"¡m32f4xx_h®_dac.h
"

279 #ifdeà
HAL_DCMI_MODULE_ENABLED


280 
	~"¡m32f4xx_h®_dcmi.h
"

283 #ifdeà
HAL_ETH_MODULE_ENABLED


284 
	~"¡m32f4xx_h®_‘h.h
"

287 #ifdeà
HAL_FLASH_MODULE_ENABLED


288 
	~"¡m32f4xx_h®_æash.h
"

291 #ifdeà
HAL_SRAM_MODULE_ENABLED


292 
	~"¡m32f4xx_h®_¤am.h
"

295 #ifdeà
HAL_NOR_MODULE_ENABLED


296 
	~"¡m32f4xx_h®_nÜ.h
"

299 #ifdeà
HAL_NAND_MODULE_ENABLED


300 
	~"¡m32f4xx_h®_Çnd.h
"

303 #ifdeà
HAL_PCCARD_MODULE_ENABLED


304 
	~"¡m32f4xx_h®_pcÿrd.h
"

307 #ifdeà
HAL_SDRAM_MODULE_ENABLED


308 
	~"¡m32f4xx_h®_sd¿m.h
"

311 #ifdeà
HAL_HASH_MODULE_ENABLED


312 
	~"¡m32f4xx_h®_hash.h
"

315 #ifdeà
HAL_I2C_MODULE_ENABLED


316 
	~"¡m32f4xx_h®_i2c.h
"

319 #ifdeà
HAL_I2S_MODULE_ENABLED


320 
	~"¡m32f4xx_h®_i2s.h
"

323 #ifdeà
HAL_IWDG_MODULE_ENABLED


324 
	~"¡m32f4xx_h®_iwdg.h
"

327 #ifdeà
HAL_LTDC_MODULE_ENABLED


328 
	~"¡m32f4xx_h®_Édc.h
"

331 #ifdeà
HAL_PWR_MODULE_ENABLED


332 
	~"¡m32f4xx_h®_pwr.h
"

335 #ifdeà
HAL_RNG_MODULE_ENABLED


336 
	~"¡m32f4xx_h®_ºg.h
"

339 #ifdeà
HAL_RTC_MODULE_ENABLED


340 
	~"¡m32f4xx_h®_¹c.h
"

343 #ifdeà
HAL_SAI_MODULE_ENABLED


344 
	~"¡m32f4xx_h®_§i.h
"

347 #ifdeà
HAL_SD_MODULE_ENABLED


348 
	~"¡m32f4xx_h®_sd.h
"

351 #ifdeà
HAL_SPI_MODULE_ENABLED


352 
	~"¡m32f4xx_h®_¥i.h
"

355 #ifdeà
HAL_TIM_MODULE_ENABLED


356 
	~"¡m32f4xx_h®_tim.h
"

359 #ifdeà
HAL_UART_MODULE_ENABLED


360 
	~"¡m32f4xx_h®_u¬t.h
"

363 #ifdeà
HAL_USART_MODULE_ENABLED


364 
	~"¡m32f4xx_h®_u§¹.h
"

367 #ifdeà
HAL_IRDA_MODULE_ENABLED


368 
	~"¡m32f4xx_h®_œda.h
"

371 #ifdeà
HAL_SMARTCARD_MODULE_ENABLED


372 
	~"¡m32f4xx_h®_sm¬tÿrd.h
"

375 #ifdeà
HAL_WWDG_MODULE_ENABLED


376 
	~"¡m32f4xx_h®_wwdg.h
"

379 #ifdeà
HAL_PCD_MODULE_ENABLED


380 
	~"¡m32f4xx_h®_pcd.h
"

383 #ifdeà
HAL_HCD_MODULE_ENABLED


384 
	~"¡m32f4xx_h®_hcd.h
"

387 #ifdeà
HAL_DSI_MODULE_ENABLED


388 
	~"¡m32f4xx_h®_dsi.h
"

391 #ifdeà
HAL_QSPI_MODULE_ENABLED


392 
	~"¡m32f4xx_h®_q¥i.h
"

395 #ifdeà
HAL_CEC_MODULE_ENABLED


396 
	~"¡m32f4xx_h®_ûc.h
"

399 #ifdeà
HAL_FMPI2C_MODULE_ENABLED


400 
	~"¡m32f4xx_h®_fmpi2c.h
"

403 #ifdeà
HAL_SPDIFRX_MODULE_ENABLED


404 
	~"¡m32f4xx_h®_¥diäx.h
"

407 #ifdeà
HAL_LPTIM_MODULE_ENABLED


408 
	~"¡m32f4xx_h®_Ítim.h
"

412 #ifdeà 
USE_FULL_ASSERT


421 
	#as£¹_·¿m
(
ex´
è(Óx´è? ()0 : 
	`as£¹_çžed
((
ušt8_t
 *)
__FILE__
, 
__LINE__
))

	)

423 
as£¹_çžed
(
ušt8_t
* 
fže
, 
ušt32_t
 
lše
);

425 
	#as£¹_·¿m
(
ex´
è(()0)

	)

429 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_cortex.h

39 #iâdeà
__STM32F4xx_HAL_CORTEX_H


40 
	#__STM32F4xx_HAL_CORTEX_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

61 #ià(
__MPU_PRESENT
 == 1)

68 
ušt8_t
 
EÇbË
;

70 
ušt8_t
 
Numb”
;

72 
ušt32_t
 
Ba£Add»ss
;

73 
ušt8_t
 
Size
;

75 
ušt8_t
 
SubRegiÚDi§bË
;

77 
ušt8_t
 
Ty³ExtF›ld
;

79 
ušt8_t
 
AcûssP”missiÚ
;

81 
ušt8_t
 
Di§bËExec
;

83 
ušt8_t
 
IsSh¬—bË
;

85 
ušt8_t
 
IsCach—bË
;

87 
ušt8_t
 
IsBufã¿bË
;

89 }
	tMPU_RegiÚ_In™Ty³Def
;

108 
	#NVIC_PRIORITYGROUP_0
 ((
ušt32_t
)0x00000007è

	)

110 
	#NVIC_PRIORITYGROUP_1
 ((
ušt32_t
)0x00000006è

	)

112 
	#NVIC_PRIORITYGROUP_2
 ((
ušt32_t
)0x00000005è

	)

114 
	#NVIC_PRIORITYGROUP_3
 ((
ušt32_t
)0x00000004è

	)

116 
	#NVIC_PRIORITYGROUP_4
 ((
ušt32_t
)0x00000003è

	)

125 
	#SYSTICK_CLKSOURCE_HCLK_DIV8
 ((
ušt32_t
)0x00000000)

	)

126 
	#SYSTICK_CLKSOURCE_HCLK
 ((
ušt32_t
)0x00000004)

	)

132 #ià(
__MPU_PRESENT
 == 1)

136 
	#MPU_HFNMI_PRIVDEF_NONE
 ((
ušt32_t
)0x00000000)

	)

137 
	#MPU_HARDFAULT_NMI
 ((
ušt32_t
)0x00000002)

	)

138 
	#MPU_PRIVILEGED_DEFAULT
 ((
ušt32_t
)0x00000004)

	)

139 
	#MPU_HFNMI_PRIVDEF
 ((
ušt32_t
)0x00000006)

	)

147 
	#MPU_REGION_ENABLE
 ((
ušt8_t
)0x01)

	)

148 
	#MPU_REGION_DISABLE
 ((
ušt8_t
)0x00)

	)

156 
	#MPU_INSTRUCTION_ACCESS_ENABLE
 ((
ušt8_t
)0x00)

	)

157 
	#MPU_INSTRUCTION_ACCESS_DISABLE
 ((
ušt8_t
)0x01)

	)

165 
	#MPU_ACCESS_SHAREABLE
 ((
ušt8_t
)0x01)

	)

166 
	#MPU_ACCESS_NOT_SHAREABLE
 ((
ušt8_t
)0x00)

	)

174 
	#MPU_ACCESS_CACHEABLE
 ((
ušt8_t
)0x01)

	)

175 
	#MPU_ACCESS_NOT_CACHEABLE
 ((
ušt8_t
)0x00)

	)

183 
	#MPU_ACCESS_BUFFERABLE
 ((
ušt8_t
)0x01)

	)

184 
	#MPU_ACCESS_NOT_BUFFERABLE
 ((
ušt8_t
)0x00)

	)

192 
	#MPU_TEX_LEVEL0
 ((
ušt8_t
)0x00)

	)

193 
	#MPU_TEX_LEVEL1
 ((
ušt8_t
)0x01)

	)

194 
	#MPU_TEX_LEVEL2
 ((
ušt8_t
)0x02)

	)

202 
	#MPU_REGION_SIZE_32B
 ((
ušt8_t
)0x04)

	)

203 
	#MPU_REGION_SIZE_64B
 ((
ušt8_t
)0x05)

	)

204 
	#MPU_REGION_SIZE_128B
 ((
ušt8_t
)0x06)

	)

205 
	#MPU_REGION_SIZE_256B
 ((
ušt8_t
)0x07)

	)

206 
	#MPU_REGION_SIZE_512B
 ((
ušt8_t
)0x08)

	)

207 
	#MPU_REGION_SIZE_1KB
 ((
ušt8_t
)0x09)

	)

208 
	#MPU_REGION_SIZE_2KB
 ((
ušt8_t
)0x0A)

	)

209 
	#MPU_REGION_SIZE_4KB
 ((
ušt8_t
)0x0B)

	)

210 
	#MPU_REGION_SIZE_8KB
 ((
ušt8_t
)0x0C)

	)

211 
	#MPU_REGION_SIZE_16KB
 ((
ušt8_t
)0x0D)

	)

212 
	#MPU_REGION_SIZE_32KB
 ((
ušt8_t
)0x0E)

	)

213 
	#MPU_REGION_SIZE_64KB
 ((
ušt8_t
)0x0F)

	)

214 
	#MPU_REGION_SIZE_128KB
 ((
ušt8_t
)0x10)

	)

215 
	#MPU_REGION_SIZE_256KB
 ((
ušt8_t
)0x11)

	)

216 
	#MPU_REGION_SIZE_512KB
 ((
ušt8_t
)0x12)

	)

217 
	#MPU_REGION_SIZE_1MB
 ((
ušt8_t
)0x13)

	)

218 
	#MPU_REGION_SIZE_2MB
 ((
ušt8_t
)0x14)

	)

219 
	#MPU_REGION_SIZE_4MB
 ((
ušt8_t
)0x15)

	)

220 
	#MPU_REGION_SIZE_8MB
 ((
ušt8_t
)0x16)

	)

221 
	#MPU_REGION_SIZE_16MB
 ((
ušt8_t
)0x17)

	)

222 
	#MPU_REGION_SIZE_32MB
 ((
ušt8_t
)0x18)

	)

223 
	#MPU_REGION_SIZE_64MB
 ((
ušt8_t
)0x19)

	)

224 
	#MPU_REGION_SIZE_128MB
 ((
ušt8_t
)0x1A)

	)

225 
	#MPU_REGION_SIZE_256MB
 ((
ušt8_t
)0x1B)

	)

226 
	#MPU_REGION_SIZE_512MB
 ((
ušt8_t
)0x1C)

	)

227 
	#MPU_REGION_SIZE_1GB
 ((
ušt8_t
)0x1D)

	)

228 
	#MPU_REGION_SIZE_2GB
 ((
ušt8_t
)0x1E)

	)

229 
	#MPU_REGION_SIZE_4GB
 ((
ušt8_t
)0x1F)

	)

237 
	#MPU_REGION_NO_ACCESS
 ((
ušt8_t
)0x00)

	)

238 
	#MPU_REGION_PRIV_RW
 ((
ušt8_t
)0x01)

	)

239 
	#MPU_REGION_PRIV_RW_URO
 ((
ušt8_t
)0x02)

	)

240 
	#MPU_REGION_FULL_ACCESS
 ((
ušt8_t
)0x03)

	)

241 
	#MPU_REGION_PRIV_RO
 ((
ušt8_t
)0x05)

	)

242 
	#MPU_REGION_PRIV_RO_URO
 ((
ušt8_t
)0x06)

	)

250 
	#MPU_REGION_NUMBER0
 ((
ušt8_t
)0x00)

	)

251 
	#MPU_REGION_NUMBER1
 ((
ušt8_t
)0x01)

	)

252 
	#MPU_REGION_NUMBER2
 ((
ušt8_t
)0x02)

	)

253 
	#MPU_REGION_NUMBER3
 ((
ušt8_t
)0x03)

	)

254 
	#MPU_REGION_NUMBER4
 ((
ušt8_t
)0x04)

	)

255 
	#MPU_REGION_NUMBER5
 ((
ušt8_t
)0x05)

	)

256 
	#MPU_REGION_NUMBER6
 ((
ušt8_t
)0x06)

	)

257 
	#MPU_REGION_NUMBER7
 ((
ušt8_t
)0x07)

	)

280 
	#__HAL_CORTEX_SYSTICKCLK_CONFIG
(
__CLKSRC__
) \

282 ià((
__CLKSRC__
è=ð
SYSTICK_CLKSOURCE_HCLK
) \

284 
SysTick
->
CTRL
 |ð
SYSTICK_CLKSOURCE_HCLK
; \

287 
SysTick
->
CTRL
 &ð~
SYSTICK_CLKSOURCE_HCLK
; \

288 } 0)

	)

302 
HAL_NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
);

303 
HAL_NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
);

304 
HAL_NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
);

305 
HAL_NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
);

306 
HAL_NVIC_Sy¡emRe£t
();

307 
ušt32_t
 
HAL_SYSTICK_CÚfig
(ušt32_ˆ
TicksNumb
);

316 #ià(
__MPU_PRESENT
 == 1)

317 
HAL_MPU_CÚfigRegiÚ
(
MPU_RegiÚ_In™Ty³Def
 *
MPU_In™
);

319 
ušt32_t
 
HAL_NVIC_G‘PriÜ™yGroupšg
();

320 
HAL_NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
PriÜ™yGroup
, ušt32_t* 
pP»em±PriÜ™y
, ušt32_t* 
pSubPriÜ™y
);

321 
ušt32_t
 
HAL_NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
);

322 
HAL_NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
);

323 
HAL_NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
);

324 
ušt32_t
 
HAL_NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
);

325 
HAL_SYSTICK_CLKSourûCÚfig
(
ušt32_t
 
CLKSourû
);

326 
HAL_SYSTICK_IRQHªdËr
();

327 
HAL_SYSTICK_C®lback
();

343 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
è(((GROUPè=ð
NVIC_PRIORITYGROUP_0
) || \

344 ((
GROUP
è=ð
NVIC_PRIORITYGROUP_1
) || \

345 ((
GROUP
è=ð
NVIC_PRIORITYGROUP_2
) || \

346 ((
GROUP
è=ð
NVIC_PRIORITYGROUP_3
) || \

347 ((
GROUP
è=ð
NVIC_PRIORITYGROUP_4
))

	)

349 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x10)

	)

351 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x10)

	)

353 
	#IS_NVIC_DEVICE_IRQ
(
IRQ
è((IRQè>ð0x00)

	)

355 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
SYSTICK_CLKSOURCE_HCLK
) || \

356 ((
SOURCE
è=ð
SYSTICK_CLKSOURCE_HCLK_DIV8
))

	)

358 #ià(
__MPU_PRESENT
 == 1)

359 
	#IS_MPU_REGION_ENABLE
(
STATE
è(((STATEè=ð
MPU_REGION_ENABLE
) || \

360 ((
STATE
è=ð
MPU_REGION_DISABLE
))

	)

362 
	#IS_MPU_INSTRUCTION_ACCESS
(
STATE
è(((STATEè=ð
MPU_INSTRUCTION_ACCESS_ENABLE
) || \

363 ((
STATE
è=ð
MPU_INSTRUCTION_ACCESS_DISABLE
))

	)

365 
	#IS_MPU_ACCESS_SHAREABLE
(
STATE
è(((STATEè=ð
MPU_ACCESS_SHAREABLE
) || \

366 ((
STATE
è=ð
MPU_ACCESS_NOT_SHAREABLE
))

	)

368 
	#IS_MPU_ACCESS_CACHEABLE
(
STATE
è(((STATEè=ð
MPU_ACCESS_CACHEABLE
) || \

369 ((
STATE
è=ð
MPU_ACCESS_NOT_CACHEABLE
))

	)

371 
	#IS_MPU_ACCESS_BUFFERABLE
(
STATE
è(((STATEè=ð
MPU_ACCESS_BUFFERABLE
) || \

372 ((
STATE
è=ð
MPU_ACCESS_NOT_BUFFERABLE
))

	)

374 
	#IS_MPU_TEX_LEVEL
(
TYPE
è(((TYPEè=ð
MPU_TEX_LEVEL0
) || \

375 ((
TYPE
è=ð
MPU_TEX_LEVEL1
) || \

376 ((
TYPE
è=ð
MPU_TEX_LEVEL2
))

	)

378 
	#IS_MPU_REGION_PERMISSION_ATTRIBUTE
(
TYPE
è(((TYPEè=ð
MPU_REGION_NO_ACCESS
) || \

379 ((
TYPE
è=ð
MPU_REGION_PRIV_RW
) || \

380 ((
TYPE
è=ð
MPU_REGION_PRIV_RW_URO
) || \

381 ((
TYPE
è=ð
MPU_REGION_FULL_ACCESS
) || \

382 ((
TYPE
è=ð
MPU_REGION_PRIV_RO
) || \

383 ((
TYPE
è=ð
MPU_REGION_PRIV_RO_URO
))

	)

385 
	#IS_MPU_REGION_NUMBER
(
NUMBER
è(((NUMBERè=ð
MPU_REGION_NUMBER0
) || \

386 ((
NUMBER
è=ð
MPU_REGION_NUMBER1
) || \

387 ((
NUMBER
è=ð
MPU_REGION_NUMBER2
) || \

388 ((
NUMBER
è=ð
MPU_REGION_NUMBER3
) || \

389 ((
NUMBER
è=ð
MPU_REGION_NUMBER4
) || \

390 ((
NUMBER
è=ð
MPU_REGION_NUMBER5
) || \

391 ((
NUMBER
è=ð
MPU_REGION_NUMBER6
) || \

392 ((
NUMBER
è=ð
MPU_REGION_NUMBER7
))

	)

394 
	#IS_MPU_REGION_SIZE
(
SIZE
è(((SIZEè=ð
MPU_REGION_SIZE_32B
) || \

395 ((
SIZE
è=ð
MPU_REGION_SIZE_64B
) || \

396 ((
SIZE
è=ð
MPU_REGION_SIZE_128B
) || \

397 ((
SIZE
è=ð
MPU_REGION_SIZE_256B
) || \

398 ((
SIZE
è=ð
MPU_REGION_SIZE_512B
) || \

399 ((
SIZE
è=ð
MPU_REGION_SIZE_1KB
) || \

400 ((
SIZE
è=ð
MPU_REGION_SIZE_2KB
) || \

401 ((
SIZE
è=ð
MPU_REGION_SIZE_4KB
) || \

402 ((
SIZE
è=ð
MPU_REGION_SIZE_8KB
) || \

403 ((
SIZE
è=ð
MPU_REGION_SIZE_16KB
) || \

404 ((
SIZE
è=ð
MPU_REGION_SIZE_32KB
) || \

405 ((
SIZE
è=ð
MPU_REGION_SIZE_64KB
) || \

406 ((
SIZE
è=ð
MPU_REGION_SIZE_128KB
) || \

407 ((
SIZE
è=ð
MPU_REGION_SIZE_256KB
) || \

408 ((
SIZE
è=ð
MPU_REGION_SIZE_512KB
) || \

409 ((
SIZE
è=ð
MPU_REGION_SIZE_1MB
) || \

410 ((
SIZE
è=ð
MPU_REGION_SIZE_2MB
) || \

411 ((
SIZE
è=ð
MPU_REGION_SIZE_4MB
) || \

412 ((
SIZE
è=ð
MPU_REGION_SIZE_8MB
) || \

413 ((
SIZE
è=ð
MPU_REGION_SIZE_16MB
) || \

414 ((
SIZE
è=ð
MPU_REGION_SIZE_32MB
) || \

415 ((
SIZE
è=ð
MPU_REGION_SIZE_64MB
) || \

416 ((
SIZE
è=ð
MPU_REGION_SIZE_128MB
) || \

417 ((
SIZE
è=ð
MPU_REGION_SIZE_256MB
) || \

418 ((
SIZE
è=ð
MPU_REGION_SIZE_512MB
) || \

419 ((
SIZE
è=ð
MPU_REGION_SIZE_1GB
) || \

420 ((
SIZE
è=ð
MPU_REGION_SIZE_2GB
) || \

421 ((
SIZE
è=ð
MPU_REGION_SIZE_4GB
))

	)

423 
	#IS_MPU_SUB_REGION_DISABLE
(
SUBREGION
è((SUBREGIONè< (
ušt16_t
)0x00FF)

	)

431 
	#__STATIC_INLINE


	)

439 #ià(
__MPU_PRESENT
 == 1)

444 
__STATIC_INLINE
 
HAL_MPU_Di§bË
()

447 
SCB
->
SHCSR
 &ð~
SCB_SHCSR_MEMFAULTENA_Msk
;

450 
MPU
->
CTRL
 &ð~
MPU_CTRL_ENABLE_Msk
;

464 
__STATIC_INLINE
 
HAL_MPU_EÇbË
(
ušt32_t
 
MPU_CÚŒÞ
)

467 
MPU
->
CTRL
 = 
MPU_CÚŒÞ
 | 
MPU_CTRL_ENABLE_Msk
;

470 
SCB
->
SHCSR
 |ð
SCB_SHCSR_MEMFAULTENA_Msk
;

486 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_crc.h

39 #iâdeà
__STM32F4xx_HAL_CRC_H


40 
	#__STM32F4xx_HAL_CRC_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

68 
HAL_CRC_STATE_RESET
 = 0x00,

69 
HAL_CRC_STATE_READY
 = 0x01,

70 
HAL_CRC_STATE_BUSY
 = 0x02,

71 
HAL_CRC_STATE_TIMEOUT
 = 0x03,

72 
HAL_CRC_STATE_ERROR
 = 0x04

74 }
	tHAL_CRC_S‹Ty³Def
;

84 
CRC_Ty³Def
 *
In¡ªû
;

86 
HAL_LockTy³Def
 
Lock
;

88 
__IO
 
HAL_CRC_S‹Ty³Def
 
S‹
;

90 }
	tCRC_HªdËTy³Def
;

109 
	#__HAL_CRC_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_CRC_STATE_RESET
)

	)

116 
	#__HAL_CRC_DR_RESET
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
CRC_CR_RESET
)

	)

124 
	#__HAL_CRC_SET_IDR
(
__HANDLE__
, 
__VALUE__
è(
	`WRITE_REG
((__HANDLE__)->
In¡ªû
->
IDR
, (__VALUE__)))

	)

131 
	#__HAL_CRC_GET_IDR
(
__HANDLE__
è(((__HANDLE__)->
In¡ªû
->
IDR
è& 
CRC_IDR_IDR
)

	)

144 
HAL_StusTy³Def
 
HAL_CRC_In™
(
CRC_HªdËTy³Def
 *
hüc
);

145 
HAL_StusTy³Def
 
HAL_CRC_DeIn™
 (
CRC_HªdËTy³Def
 *
hüc
);

146 
HAL_CRC_M¥In™
(
CRC_HªdËTy³Def
 *
hüc
);

147 
HAL_CRC_M¥DeIn™
(
CRC_HªdËTy³Def
 *
hüc
);

155 
ušt32_t
 
HAL_CRC_AccumuÏ‹
(
CRC_HªdËTy³Def
 *
hüc
, ušt32_ˆ
pBufãr
[], ušt32_ˆ
BufãrL’gth
);

156 
ušt32_t
 
HAL_CRC_C®cuÏ‹
(
CRC_HªdËTy³Def
 *
hüc
, ušt32_ˆ
pBufãr
[], ušt32_ˆ
BufãrL’gth
);

164 
HAL_CRC_S‹Ty³Def
 
HAL_CRC_G‘S‹
(
CRC_HªdËTy³Def
 *
hüc
);

243 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_cryp.h

39 #iâdeà
__STM32F4xx_HAL_CRYP_H


40 
	#__STM32F4xx_HAL_CRYP_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F415xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F479xx
)

48 
	~"¡m32f4xx_h®_def.h
"

70 
ušt32_t
 
D©aTy³
;

73 
ušt32_t
 
KeySize
;

76 
ušt8_t
* 
pKey
;

78 
ušt8_t
* 
pIn™Veù
;

81 
ušt8_t
 
IVSize
;

85 
ušt8_t
 
TagSize
;

89 
ušt8_t
* 
H—d”
;

91 
ušt32_t
 
H—d”Size
;

93 
ušt8_t
* 
pSü©ch
;

95 }
	tCRYP_In™Ty³Def
;

108 
	mHAL_CRYP_STATE_RESET
 = 0x00,

109 
	mHAL_CRYP_STATE_READY
 = 0x01,

110 
	mHAL_CRYP_STATE_BUSY
 = 0x02,

111 
	mHAL_CRYP_STATE_TIMEOUT
 = 0x03,

112 
	mHAL_CRYP_STATE_ERROR
 = 0x04

113 }
	tHAL_CRYP_STATETy³Def
;

126 
	mHAL_CRYP_PHASE_READY
 = 0x01,

127 
	mHAL_CRYP_PHASE_PROCESS
 = 0x02,

128 
	mHAL_CRYP_PHASE_FINAL
 = 0x03

130 }
	tHAL_Pha£Ty³Def
;

142 
CRYP_Ty³Def
 *
	mIn¡ªû
;

144 
CRYP_In™Ty³Def
 
	mIn™
;

146 
ušt8_t
 *
	mpCrypInBuffPŒ
;

148 
ušt8_t
 *
	mpCrypOutBuffPŒ
;

150 
__IO
 
ušt16_t
 
	mCrypInCouÁ
;

152 
__IO
 
ušt16_t
 
	mCrypOutCouÁ
;

154 
HAL_StusTy³Def
 
	mStus
;

156 
HAL_Pha£Ty³Def
 
	mPha£
;

158 
DMA_HªdËTy³Def
 *
	mhdmaš
;

160 
DMA_HªdËTy³Def
 *
	mhdmaout
;

162 
HAL_LockTy³Def
 
	mLock
;

164 
__IO
 
HAL_CRYP_STATETy³Def
 
	mS‹
;

165 }
	tCRYP_HªdËTy³Def
;

183 
	#CRYP_KEYSIZE_128B
 ((
ušt32_t
)0x00000000)

	)

184 
	#CRYP_KEYSIZE_192B
 
CRYP_CR_KEYSIZE_0


	)

185 
	#CRYP_KEYSIZE_256B
 
CRYP_CR_KEYSIZE_1


	)

193 
	#CRYP_DATATYPE_32B
 ((
ušt32_t
)0x00000000)

	)

194 
	#CRYP_DATATYPE_16B
 
CRYP_CR_DATATYPE_0


	)

195 
	#CRYP_DATATYPE_8B
 
CRYP_CR_DATATYPE_1


	)

196 
	#CRYP_DATATYPE_1B
 
CRYP_CR_DATATYPE


	)

204 
	#CRYP_CR_ALGOMODE_DIRECTION
 ((
ušt32_t
)0x0008003C)

	)

205 
	#CRYP_CR_ALGOMODE_TDES_ECB_ENCRYPT
 ((
ušt32_t
)0x00000000)

	)

206 
	#CRYP_CR_ALGOMODE_TDES_ECB_DECRYPT
 ((
ušt32_t
)0x00000004)

	)

207 
	#CRYP_CR_ALGOMODE_TDES_CBC_ENCRYPT
 ((
ušt32_t
)0x00000008)

	)

208 
	#CRYP_CR_ALGOMODE_TDES_CBC_DECRYPT
 ((
ušt32_t
)0x0000000C)

	)

209 
	#CRYP_CR_ALGOMODE_DES_ECB_ENCRYPT
 ((
ušt32_t
)0x00000010)

	)

210 
	#CRYP_CR_ALGOMODE_DES_ECB_DECRYPT
 ((
ušt32_t
)0x00000014)

	)

211 
	#CRYP_CR_ALGOMODE_DES_CBC_ENCRYPT
 ((
ušt32_t
)0x00000018)

	)

212 
	#CRYP_CR_ALGOMODE_DES_CBC_DECRYPT
 ((
ušt32_t
)0x0000001C)

	)

213 
	#CRYP_CR_ALGOMODE_AES_ECB_ENCRYPT
 ((
ušt32_t
)0x00000020)

	)

214 
	#CRYP_CR_ALGOMODE_AES_ECB_DECRYPT
 ((
ušt32_t
)0x00000024)

	)

215 
	#CRYP_CR_ALGOMODE_AES_CBC_ENCRYPT
 ((
ušt32_t
)0x00000028)

	)

216 
	#CRYP_CR_ALGOMODE_AES_CBC_DECRYPT
 ((
ušt32_t
)0x0000002C)

	)

217 
	#CRYP_CR_ALGOMODE_AES_CTR_ENCRYPT
 ((
ušt32_t
)0x00000030)

	)

218 
	#CRYP_CR_ALGOMODE_AES_CTR_DECRYPT
 ((
ušt32_t
)0x00000034)

	)

226 
	#CRYP_IT_INI
 ((
ušt32_t
)
CRYP_IMSCR_INIM
è

	)

227 
	#CRYP_IT_OUTI
 ((
ušt32_t
)
CRYP_IMSCR_OUTIM
è

	)

235 
	#CRYP_FLAG_BUSY
 ((
ušt32_t
)0x00000010è

	)

239 
	#CRYP_FLAG_IFEM
 ((
ušt32_t
)0x00000001è

	)

240 
	#CRYP_FLAG_IFNF
 ((
ušt32_t
)0x00000002è

	)

241 
	#CRYP_FLAG_OFNE
 ((
ušt32_t
)0x00000004è

	)

242 
	#CRYP_FLAG_OFFU
 ((
ušt32_t
)0x00000008è

	)

243 
	#CRYP_FLAG_OUTRIS
 ((
ušt32_t
)0x01000002è

	)

245 
	#CRYP_FLAG_INRIS
 ((
ušt32_t
)0x01000001è

	)

264 
	#__HAL_CRYP_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_CRYP_STATE_RESET
)

	)

271 
	#__HAL_CRYP_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
CRYP_CR_CRYPEN
)

	)

272 
	#__HAL_CRYP_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~
CRYP_CR_CRYPEN
)

	)

279 
	#__HAL_CRYP_FIFO_FLUSH
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
CRYP_CR_FFLUSH
)

	)

287 
	#__HAL_CRYP_SET_MODE
(
__HANDLE__
, 
MODE
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(
ušt32_t
)(MODE))

	)

304 
	#__HAL_CRYP_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((((
ušt8_t
)((__FLAG__è>> 24)è=ð0x01)?((((__HANDLE__)->
In¡ªû
->
RISR
è& ((__FLAG__è& 
CRYP_FLAG_MASK
)) == ((__FLAG__) & CRYP_FLAG_MASK)): \

305 ((((
__HANDLE__
)->
In¡ªû
->
RISR
è& ((
__FLAG__
è& 
CRYP_FLAG_MASK
)è=ð((__FLAG__è& CRYP_FLAG_MASK)))

	)

315 
	#__HAL_CRYP_GET_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
MISR
 & (__INTERRUPT__)è=ð(__INTERRUPT__))

	)

323 
	#__HAL_CRYP_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
IMSCR
è|ð(__INTERRUPT__))

	)

331 
	#__HAL_CRYP_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
IMSCR
è&ð~(__INTERRUPT__))

	)

338 
	~"¡m32f4xx_h®_üyp_ex.h
"

348 
HAL_StusTy³Def
 
HAL_CRYP_In™
(
CRYP_HªdËTy³Def
 *
hüyp
);

349 
HAL_StusTy³Def
 
HAL_CRYP_DeIn™
(
CRYP_HªdËTy³Def
 *
hüyp
);

350 
HAL_CRYP_M¥In™
(
CRYP_HªdËTy³Def
 *
hüyp
);

351 
HAL_CRYP_M¥DeIn™
(
CRYP_HªdËTy³Def
 *
hüyp
);

360 
HAL_StusTy³Def
 
HAL_CRYP_AESECB_Enüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
);

361 
HAL_StusTy³Def
 
HAL_CRYP_AESECB_Deüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
, 
ušt32_t
 
Timeout
);

362 
HAL_StusTy³Def
 
HAL_CRYP_AESCBC_Enüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
);

363 
HAL_StusTy³Def
 
HAL_CRYP_AESCBC_Deüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
, 
ušt32_t
 
Timeout
);

364 
HAL_StusTy³Def
 
HAL_CRYP_AESCTR_Enüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
);

365 
HAL_StusTy³Def
 
HAL_CRYP_AESCTR_Deüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
, 
ušt32_t
 
Timeout
);

368 
HAL_StusTy³Def
 
HAL_CRYP_AESECB_Enüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

369 
HAL_StusTy³Def
 
HAL_CRYP_AESCBC_Enüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

370 
HAL_StusTy³Def
 
HAL_CRYP_AESCTR_Enüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

371 
HAL_StusTy³Def
 
HAL_CRYP_AESECB_Deüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

372 
HAL_StusTy³Def
 
HAL_CRYP_AESCTR_Deüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

373 
HAL_StusTy³Def
 
HAL_CRYP_AESCBC_Deüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

376 
HAL_StusTy³Def
 
HAL_CRYP_AESECB_Enüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

377 
HAL_StusTy³Def
 
HAL_CRYP_AESECB_Deüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

378 
HAL_StusTy³Def
 
HAL_CRYP_AESCBC_Enüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

379 
HAL_StusTy³Def
 
HAL_CRYP_AESCBC_Deüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

380 
HAL_StusTy³Def
 
HAL_CRYP_AESCTR_Enüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

381 
HAL_StusTy³Def
 
HAL_CRYP_AESCTR_Deüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

390 
HAL_StusTy³Def
 
HAL_CRYP_DESECB_Enüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
);

391 
HAL_StusTy³Def
 
HAL_CRYP_DESCBC_Enüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
);

392 
HAL_StusTy³Def
 
HAL_CRYP_DESECB_Deüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
);

393 
HAL_StusTy³Def
 
HAL_CRYP_DESCBC_Deüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
);

396 
HAL_StusTy³Def
 
HAL_CRYP_DESECB_Enüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

397 
HAL_StusTy³Def
 
HAL_CRYP_DESECB_Deüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

398 
HAL_StusTy³Def
 
HAL_CRYP_DESCBC_Enüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

399 
HAL_StusTy³Def
 
HAL_CRYP_DESCBC_Deüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

402 
HAL_StusTy³Def
 
HAL_CRYP_DESECB_Enüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

403 
HAL_StusTy³Def
 
HAL_CRYP_DESECB_Deüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

404 
HAL_StusTy³Def
 
HAL_CRYP_DESCBC_Enüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

405 
HAL_StusTy³Def
 
HAL_CRYP_DESCBC_Deüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

414 
HAL_StusTy³Def
 
HAL_CRYP_TDESECB_Enüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
);

415 
HAL_StusTy³Def
 
HAL_CRYP_TDESCBC_Enüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
);

416 
HAL_StusTy³Def
 
HAL_CRYP_TDESECB_Deüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
, 
ušt32_t
 
Timeout
);

417 
HAL_StusTy³Def
 
HAL_CRYP_TDESCBC_Deüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
, 
ušt32_t
 
Timeout
);

420 
HAL_StusTy³Def
 
HAL_CRYP_TDESECB_Enüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

421 
HAL_StusTy³Def
 
HAL_CRYP_TDESECB_Deüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

422 
HAL_StusTy³Def
 
HAL_CRYP_TDESCBC_Enüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

423 
HAL_StusTy³Def
 
HAL_CRYP_TDESCBC_Deüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

426 
HAL_StusTy³Def
 
HAL_CRYP_TDESECB_Enüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

427 
HAL_StusTy³Def
 
HAL_CRYP_TDESECB_Deüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

428 
HAL_StusTy³Def
 
HAL_CRYP_TDESCBC_Enüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

429 
HAL_StusTy³Def
 
HAL_CRYP_TDESCBC_Deüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

437 
HAL_CRYP_InC¶tC®lback
(
CRYP_HªdËTy³Def
 *
hüyp
);

438 
HAL_CRYP_OutC¶tC®lback
(
CRYP_HªdËTy³Def
 *
hüyp
);

439 
HAL_CRYP_E¼ÜC®lback
(
CRYP_HªdËTy³Def
 *
hüyp
);

447 
HAL_CRYP_IRQHªdËr
(
CRYP_HªdËTy³Def
 *
hüyp
);

455 
HAL_CRYP_STATETy³Def
 
HAL_CRYP_G‘S‹
(
CRYP_HªdËTy³Def
 *
hüyp
);

486 
	#CRYP_FLAG_MASK
 ((
ušt32_t
)0x0000001F)

	)

496 
	#IS_CRYP_KEYSIZE
(
__KEYSIZE__
è(((__KEYSIZE__è=ð
CRYP_KEYSIZE_128B
) || \

497 ((
__KEYSIZE__
è=ð
CRYP_KEYSIZE_192B
) || \

498 ((
__KEYSIZE__
è=ð
CRYP_KEYSIZE_256B
))

	)

501 
	#IS_CRYP_DATATYPE
(
__DATATYPE__
è(((__DATATYPE__è=ð
CRYP_DATATYPE_32B
) || \

502 ((
__DATATYPE__
è=ð
CRYP_DATATYPE_16B
) || \

503 ((
__DATATYPE__
è=ð
CRYP_DATATYPE_8B
) || \

504 ((
__DATATYPE__
è=ð
CRYP_DATATYPE_1B
))

	)

530 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_cryp_ex.h

39 #iâdeà
__STM32F4xx_HAL_CRYP_EX_H


40 
	#__STM32F4xx_HAL_CRYP_EX_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F437xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F479xx
)

48 
	~"¡m32f4xx_h®_def.h
"

68 
	#CRYP_CR_ALGOMODE_AES_GCM_ENCRYPT
 ((
ušt32_t
)0x00080000)

	)

69 
	#CRYP_CR_ALGOMODE_AES_GCM_DECRYPT
 ((
ušt32_t
)0x00080004)

	)

70 
	#CRYP_CR_ALGOMODE_AES_CCM_ENCRYPT
 ((
ušt32_t
)0x00080008)

	)

71 
	#CRYP_CR_ALGOMODE_AES_CCM_DECRYPT
 ((
ušt32_t
)0x0008000C)

	)

81 
	#CRYP_PHASE_INIT
 ((
ušt32_t
)0x00000000)

	)

82 
	#CRYP_PHASE_HEADER
 
CRYP_CR_GCM_CCMPH_0


	)

83 
	#CRYP_PHASE_PAYLOAD
 
CRYP_CR_GCM_CCMPH_1


	)

84 
	#CRYP_PHASE_FINAL
 
CRYP_CR_GCM_CCMPH


	)

105 
	#__HAL_CRYP_SET_PHASE
(
__HANDLE__
, 
__PHASE__
èdo{(__HANDLE__)->
In¡ªû
->
CR
 &ð(
ušt32_t
)(~
CRYP_CR_GCM_CCMPH
);\

106 (
__HANDLE__
)->
In¡ªû
->
CR
 |ð(
ušt32_t
)(
__PHASE__
);\

107 }0)

	)

123 
HAL_StusTy³Def
 
HAL_CRYPEx_AESGCM_Enüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
);

124 
HAL_StusTy³Def
 
HAL_CRYPEx_AESGCM_Deüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
, 
ušt32_t
 
Timeout
);

125 
HAL_StusTy³Def
 
HAL_CRYPEx_AESGCM_Fšish
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt32_t
 
Size
, 
ušt8_t
 *
AuthTag
, ušt32_ˆ
Timeout
);

126 
HAL_StusTy³Def
 
HAL_CRYPEx_AESCCM_Enüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
);

127 
HAL_StusTy³Def
 
HAL_CRYPEx_AESCCM_Deüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
, 
ušt32_t
 
Timeout
);

128 
HAL_StusTy³Def
 
HAL_CRYPEx_AESCCM_Fšish
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
AuthTag
, 
ušt32_t
 
Timeout
);

131 
HAL_StusTy³Def
 
HAL_CRYPEx_AESGCM_Enüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

132 
HAL_StusTy³Def
 
HAL_CRYPEx_AESGCM_Deüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

133 
HAL_StusTy³Def
 
HAL_CRYPEx_AESCCM_Enüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

134 
HAL_StusTy³Def
 
HAL_CRYPEx_AESCCM_Deüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

137 
HAL_StusTy³Def
 
HAL_CRYPEx_AESGCM_Enüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

138 
HAL_StusTy³Def
 
HAL_CRYPEx_AESGCM_Deüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

139 
HAL_StusTy³Def
 
HAL_CRYPEx_AESCCM_Enüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
);

140 
HAL_StusTy³Def
 
HAL_CRYPEx_AESCCM_Deüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
);

150 
HAL_CRYPEx_GCMCCM_IRQHªdËr
(
CRYP_HªdËTy³Def
 *
hüyp
);

215 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dac.h

39 #iâdeà
__STM32F4xx_HAL_DAC_H


40 
	#__STM32F4xx_HAL_DAC_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

47 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

48 
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
) ||\

49 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

52 
	~"¡m32f4xx_h®_def.h
"

72 
HAL_DAC_STATE_RESET
 = 0x00,

73 
HAL_DAC_STATE_READY
 = 0x01,

74 
HAL_DAC_STATE_BUSY
 = 0x02,

75 
HAL_DAC_STATE_TIMEOUT
 = 0x03,

76 
HAL_DAC_STATE_ERROR
 = 0x04

77 }
	tHAL_DAC_S‹Ty³Def
;

84 
DAC_Ty³Def
 *
In¡ªû
;

86 
__IO
 
HAL_DAC_S‹Ty³Def
 
S‹
;

88 
HAL_LockTy³Def
 
Lock
;

90 
DMA_HªdËTy³Def
 *
DMA_HªdË1
;

92 
DMA_HªdËTy³Def
 *
DMA_HªdË2
;

94 
__IO
 
ušt32_t
 
E¼ÜCode
;

96 }
	tDAC_HªdËTy³Def
;

103 
ušt32_t
 
DAC_Trigg”
;

106 
ušt32_t
 
DAC_OuutBufãr
;

108 }
	tDAC_ChªÃlCÚfTy³Def
;

121 
	#HAL_DAC_ERROR_NONE
 0x00

	)

122 
	#HAL_DAC_ERROR_DMAUNDERRUNCH1
 0x01

	)

123 
	#HAL_DAC_ERROR_DMAUNDERRUNCH2
 0x02

	)

124 
	#HAL_DAC_ERROR_DMA
 0x04

	)

133 
	#DAC_TRIGGER_NONE
 ((
ušt32_t
)0x00000000è

	)

135 
	#DAC_TRIGGER_T2_TRGO
 ((
ušt32_t
)(
DAC_CR_TSEL1_2
 | 
DAC_CR_TEN1
)è

	)

136 
	#DAC_TRIGGER_T4_TRGO
 ((
ušt32_t
)(
DAC_CR_TSEL1_2
 | 
DAC_CR_TSEL1_0
 | 
DAC_CR_TEN1
)è

	)

137 
	#DAC_TRIGGER_T5_TRGO
 ((
ušt32_t
)(
DAC_CR_TSEL1_1
 | 
DAC_CR_TSEL1_0
 | 
DAC_CR_TEN1
)è

	)

138 
	#DAC_TRIGGER_T6_TRGO
 ((
ušt32_t
)
DAC_CR_TEN1
è

	)

139 
	#DAC_TRIGGER_T7_TRGO
 ((
ušt32_t
)(
DAC_CR_TSEL1_1
 | 
DAC_CR_TEN1
)è

	)

140 
	#DAC_TRIGGER_T8_TRGO
 ((
ušt32_t
)(
DAC_CR_TSEL1_0
 | 
DAC_CR_TEN1
)è

	)

142 
	#DAC_TRIGGER_EXT_IT9
 ((
ušt32_t
)(
DAC_CR_TSEL1_2
 | 
DAC_CR_TSEL1_1
 | 
DAC_CR_TEN1
)è

	)

143 
	#DAC_TRIGGER_SOFTWARE
 ((
ušt32_t
)(
DAC_CR_TSEL1
 | 
DAC_CR_TEN1
)è

	)

151 
	#DAC_OUTPUTBUFFER_ENABLE
 ((
ušt32_t
)0x00000000)

	)

152 
	#DAC_OUTPUTBUFFER_DISABLE
 ((
ušt32_t
)
DAC_CR_BOFF1
)

	)

160 
	#DAC_CHANNEL_1
 ((
ušt32_t
)0x00000000)

	)

161 
	#DAC_CHANNEL_2
 ((
ušt32_t
)0x00000010)

	)

169 
	#DAC_ALIGN_12B_R
 ((
ušt32_t
)0x00000000)

	)

170 
	#DAC_ALIGN_12B_L
 ((
ušt32_t
)0x00000004)

	)

171 
	#DAC_ALIGN_8B_R
 ((
ušt32_t
)0x00000008)

	)

179 
	#DAC_FLAG_DMAUDR1
 ((
ušt32_t
)
DAC_SR_DMAUDR1
)

	)

180 
	#DAC_FLAG_DMAUDR2
 ((
ušt32_t
)
DAC_SR_DMAUDR2
)

	)

188 
	#DAC_IT_DMAUDR1
 ((
ušt32_t
)
DAC_SR_DMAUDR1
)

	)

189 
	#DAC_IT_DMAUDR2
 ((
ušt32_t
)
DAC_SR_DMAUDR2
)

	)

207 
	#__HAL_DAC_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_DAC_STATE_RESET
)

	)

214 
	#__HAL_DAC_ENABLE
(
__HANDLE__
, 
__DAC_ChªÃl__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(
DAC_CR_EN1
 << (__DAC_ChªÃl__)))

	)

221 
	#__HAL_DAC_DISABLE
(
__HANDLE__
, 
__DAC_ChªÃl__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(
DAC_CR_EN1
 << (__DAC_ChªÃl__)))

	)

228 
	#__HAL_DAC_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
CR
è|ð(__INTERRUPT__))

	)

235 
	#__HAL_DAC_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
CR
è&ð~(__INTERRUPT__))

	)

245 
	#__HAL_DAC_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
CR
 & (__INTERRUPT__)è=ð(__INTERRUPT__))

	)

255 
	#__HAL_DAC_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((((__HANDLE__)->
In¡ªû
->
SR
è& (__FLAG__)è=ð(__FLAG__))

	)

265 
	#__HAL_DAC_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
èð(__FLAG__))

	)

271 
	~"¡m32f4xx_h®_dac_ex.h
"

282 
HAL_StusTy³Def
 
	`HAL_DAC_In™
(
DAC_HªdËTy³Def
* 
hdac
);

283 
HAL_StusTy³Def
 
	`HAL_DAC_DeIn™
(
DAC_HªdËTy³Def
* 
hdac
);

284 
	`HAL_DAC_M¥In™
(
DAC_HªdËTy³Def
* 
hdac
);

285 
	`HAL_DAC_M¥DeIn™
(
DAC_HªdËTy³Def
* 
hdac
);

294 
HAL_StusTy³Def
 
	`HAL_DAC_S¹
(
DAC_HªdËTy³Def
* 
hdac
, 
ušt32_t
 
ChªÃl
);

295 
HAL_StusTy³Def
 
	`HAL_DAC_StÝ
(
DAC_HªdËTy³Def
* 
hdac
, 
ušt32_t
 
ChªÃl
);

296 
HAL_StusTy³Def
 
	`HAL_DAC_S¹_DMA
(
DAC_HªdËTy³Def
* 
hdac
, 
ušt32_t
 
ChªÃl
, ušt32_t* 
pD©a
, ušt32_ˆ
L’gth
, ušt32_ˆ
Alignm’t
);

297 
HAL_StusTy³Def
 
	`HAL_DAC_StÝ_DMA
(
DAC_HªdËTy³Def
* 
hdac
, 
ušt32_t
 
ChªÃl
);

298 
ušt32_t
 
	`HAL_DAC_G‘V®ue
(
DAC_HªdËTy³Def
* 
hdac
, ušt32_ˆ
ChªÃl
);

307 
HAL_StusTy³Def
 
	`HAL_DAC_CÚfigChªÃl
(
DAC_HªdËTy³Def
* 
hdac
, 
DAC_ChªÃlCÚfTy³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
);

308 
HAL_StusTy³Def
 
	`HAL_DAC_S‘V®ue
(
DAC_HªdËTy³Def
* 
hdac
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
Alignm’t
, ušt32_ˆ
D©a
);

317 
HAL_DAC_S‹Ty³Def
 
	`HAL_DAC_G‘S‹
(
DAC_HªdËTy³Def
* 
hdac
);

318 
	`HAL_DAC_IRQHªdËr
(
DAC_HªdËTy³Def
* 
hdac
);

319 
ušt32_t
 
	`HAL_DAC_G‘E¼Ü
(
DAC_HªdËTy³Def
 *
hdac
);

321 
	`HAL_DAC_CÚvC¶tC®lbackCh1
(
DAC_HªdËTy³Def
* 
hdac
);

322 
	`HAL_DAC_CÚvH®fC¶tC®lbackCh1
(
DAC_HªdËTy³Def
* 
hdac
);

323 
	`HAL_DAC_E¼ÜC®lbackCh1
(
DAC_HªdËTy³Def
 *
hdac
);

324 
	`HAL_DAC_DMAUnd”runC®lbackCh1
(
DAC_HªdËTy³Def
 *
hdac
);

347 
	#IS_DAC_DATA
(
DATA
è((DATAè<ð0xFFF0)

	)

348 
	#IS_DAC_ALIGN
(
ALIGN
è(((ALIGNè=ð
DAC_ALIGN_12B_R
) || \

349 ((
ALIGN
è=ð
DAC_ALIGN_12B_L
) || \

350 ((
ALIGN
è=ð
DAC_ALIGN_8B_R
))

	)

351 
	#IS_DAC_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
DAC_CHANNEL_1
) || \

352 ((
CHANNEL
è=ð
DAC_CHANNEL_2
))

	)

353 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
è(((STATEè=ð
DAC_OUTPUTBUFFER_ENABLE
) || \

354 ((
STATE
è=ð
DAC_OUTPUTBUFFER_DISABLE
))

	)

356 
	#IS_DAC_TRIGGER
(
TRIGGER
è(((TRIGGERè=ð
DAC_TRIGGER_NONE
) || \

357 ((
TRIGGER
è=ð
DAC_TRIGGER_T2_TRGO
) || \

358 ((
TRIGGER
è=ð
DAC_TRIGGER_T8_TRGO
) || \

359 ((
TRIGGER
è=ð
DAC_TRIGGER_T7_TRGO
) || \

360 ((
TRIGGER
è=ð
DAC_TRIGGER_T5_TRGO
) || \

361 ((
TRIGGER
è=ð
DAC_TRIGGER_T6_TRGO
) || \

362 ((
TRIGGER
è=ð
DAC_TRIGGER_T4_TRGO
) || \

363 ((
TRIGGER
è=ð
DAC_TRIGGER_EXT_IT9
) || \

364 ((
TRIGGER
è=ð
DAC_TRIGGER_SOFTWARE
))

	)

370 
	#DAC_DHR12R1_ALIGNMENT
(
__ALIGNMENT__
è(((
ušt32_t
)0x00000008è+ (__ALIGNMENT__))

	)

376 
	#DAC_DHR12R2_ALIGNMENT
(
__ALIGNMENT__
è(((
ušt32_t
)0x00000014è+ (__ALIGNMENT__))

	)

382 
	#DAC_DHR12RD_ALIGNMENT
(
__ALIGNMENT__
è(((
ušt32_t
)0x00000020è+ (__ALIGNMENT__))

	)

396 
STM32F427xx
 || 
STM32F437xx
 || 
STM32F429xx
 || 
STM32F439xx
 ||\

397 
STM32F410xx
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

407 #ifdeà
__ýlu¥lus


408 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dac_ex.h

39 #iâdeà
__STM32F4xx_HAL_DAC_EX_H


40 
	#__STM32F4xx_HAL_DAC_EX_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

47 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

48 
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
) ||\

49 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

52 
	~"¡m32f4xx_h®_def.h
"

71 
	#DAC_LFSRUNMASK_BIT0
 ((
ušt32_t
)0x00000000è

	)

72 
	#DAC_LFSRUNMASK_BITS1_0
 ((
ušt32_t
)
DAC_CR_MAMP1_0
è

	)

73 
	#DAC_LFSRUNMASK_BITS2_0
 ((
ušt32_t
)
DAC_CR_MAMP1_1
è

	)

74 
	#DAC_LFSRUNMASK_BITS3_0
 ((
ušt32_t
)
DAC_CR_MAMP1_1
 | 
DAC_CR_MAMP1_0
)

	)

75 
	#DAC_LFSRUNMASK_BITS4_0
 ((
ušt32_t
)
DAC_CR_MAMP1_2
è

	)

76 
	#DAC_LFSRUNMASK_BITS5_0
 ((
ušt32_t
)
DAC_CR_MAMP1_2
 | 
DAC_CR_MAMP1_0
è

	)

77 
	#DAC_LFSRUNMASK_BITS6_0
 ((
ušt32_t
)
DAC_CR_MAMP1_2
 | 
DAC_CR_MAMP1_1
è

	)

78 
	#DAC_LFSRUNMASK_BITS7_0
 ((
ušt32_t
)
DAC_CR_MAMP1_2
 | 
DAC_CR_MAMP1_1
 | 
DAC_CR_MAMP1_0
è

	)

79 
	#DAC_LFSRUNMASK_BITS8_0
 ((
ušt32_t
)
DAC_CR_MAMP1_3
è

	)

80 
	#DAC_LFSRUNMASK_BITS9_0
 ((
ušt32_t
)
DAC_CR_MAMP1_3
 | 
DAC_CR_MAMP1_0
è

	)

81 
	#DAC_LFSRUNMASK_BITS10_0
 ((
ušt32_t
)
DAC_CR_MAMP1_3
 | 
DAC_CR_MAMP1_1
è

	)

82 
	#DAC_LFSRUNMASK_BITS11_0
 ((
ušt32_t
)
DAC_CR_MAMP1_3
 | 
DAC_CR_MAMP1_1
 | 
DAC_CR_MAMP1_0
è

	)

83 
	#DAC_TRIANGLEAMPLITUDE_1
 ((
ušt32_t
)0x00000000è

	)

84 
	#DAC_TRIANGLEAMPLITUDE_3
 ((
ušt32_t
)
DAC_CR_MAMP1_0
è

	)

85 
	#DAC_TRIANGLEAMPLITUDE_7
 ((
ušt32_t
)
DAC_CR_MAMP1_1
è

	)

86 
	#DAC_TRIANGLEAMPLITUDE_15
 ((
ušt32_t
)
DAC_CR_MAMP1_1
 | 
DAC_CR_MAMP1_0
è

	)

87 
	#DAC_TRIANGLEAMPLITUDE_31
 ((
ušt32_t
)
DAC_CR_MAMP1_2
è

	)

88 
	#DAC_TRIANGLEAMPLITUDE_63
 ((
ušt32_t
)
DAC_CR_MAMP1_2
 | 
DAC_CR_MAMP1_0
è

	)

89 
	#DAC_TRIANGLEAMPLITUDE_127
 ((
ušt32_t
)
DAC_CR_MAMP1_2
 | 
DAC_CR_MAMP1_1
è

	)

90 
	#DAC_TRIANGLEAMPLITUDE_255
 ((
ušt32_t
)
DAC_CR_MAMP1_2
 | 
DAC_CR_MAMP1_1
 | 
DAC_CR_MAMP1_0
è

	)

91 
	#DAC_TRIANGLEAMPLITUDE_511
 ((
ušt32_t
)
DAC_CR_MAMP1_3
è

	)

92 
	#DAC_TRIANGLEAMPLITUDE_1023
 ((
ušt32_t
)
DAC_CR_MAMP1_3
 | 
DAC_CR_MAMP1_0
è

	)

93 
	#DAC_TRIANGLEAMPLITUDE_2047
 ((
ušt32_t
)
DAC_CR_MAMP1_3
 | 
DAC_CR_MAMP1_1
è

	)

94 
	#DAC_TRIANGLEAMPLITUDE_4095
 ((
ušt32_t
)
DAC_CR_MAMP1_3
 | 
DAC_CR_MAMP1_1
 | 
DAC_CR_MAMP1_0
è

	)

113 
ušt32_t
 
	`HAL_DACEx_Du®G‘V®ue
(
DAC_HªdËTy³Def
* 
hdac
);

114 
HAL_StusTy³Def
 
	`HAL_DACEx_TrŸngËWaveG’”©e
(
DAC_HªdËTy³Def
* 
hdac
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
Am¶™ude
);

115 
HAL_StusTy³Def
 
	`HAL_DACEx_Noi£WaveG’”©e
(
DAC_HªdËTy³Def
* 
hdac
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
Am¶™ude
);

116 
HAL_StusTy³Def
 
	`HAL_DACEx_Du®S‘V®ue
(
DAC_HªdËTy³Def
* 
hdac
, 
ušt32_t
 
Alignm’t
, ušt32_ˆ
D©a1
, ušt32_ˆ
D©a2
);

118 
	`HAL_DACEx_CÚvC¶tC®lbackCh2
(
DAC_HªdËTy³Def
* 
hdac
);

119 
	`HAL_DACEx_CÚvH®fC¶tC®lbackCh2
(
DAC_HªdËTy³Def
* 
hdac
);

120 
	`HAL_DACEx_E¼ÜC®lbackCh2
(
DAC_HªdËTy³Def
* 
hdac
);

121 
	`HAL_DACEx_DMAUnd”runC®lbackCh2
(
DAC_HªdËTy³Def
* 
hdac
);

144 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
è(((VALUEè=ð
DAC_LFSRUNMASK_BIT0
) || \

145 ((
VALUE
è=ð
DAC_LFSRUNMASK_BITS1_0
) || \

146 ((
VALUE
è=ð
DAC_LFSRUNMASK_BITS2_0
) || \

147 ((
VALUE
è=ð
DAC_LFSRUNMASK_BITS3_0
) || \

148 ((
VALUE
è=ð
DAC_LFSRUNMASK_BITS4_0
) || \

149 ((
VALUE
è=ð
DAC_LFSRUNMASK_BITS5_0
) || \

150 ((
VALUE
è=ð
DAC_LFSRUNMASK_BITS6_0
) || \

151 ((
VALUE
è=ð
DAC_LFSRUNMASK_BITS7_0
) || \

152 ((
VALUE
è=ð
DAC_LFSRUNMASK_BITS8_0
) || \

153 ((
VALUE
è=ð
DAC_LFSRUNMASK_BITS9_0
) || \

154 ((
VALUE
è=ð
DAC_LFSRUNMASK_BITS10_0
) || \

155 ((
VALUE
è=ð
DAC_LFSRUNMASK_BITS11_0
) || \

156 ((
VALUE
è=ð
DAC_TRIANGLEAMPLITUDE_1
) || \

157 ((
VALUE
è=ð
DAC_TRIANGLEAMPLITUDE_3
) || \

158 ((
VALUE
è=ð
DAC_TRIANGLEAMPLITUDE_7
) || \

159 ((
VALUE
è=ð
DAC_TRIANGLEAMPLITUDE_15
) || \

160 ((
VALUE
è=ð
DAC_TRIANGLEAMPLITUDE_31
) || \

161 ((
VALUE
è=ð
DAC_TRIANGLEAMPLITUDE_63
) || \

162 ((
VALUE
è=ð
DAC_TRIANGLEAMPLITUDE_127
) || \

163 ((
VALUE
è=ð
DAC_TRIANGLEAMPLITUDE_255
) || \

164 ((
VALUE
è=ð
DAC_TRIANGLEAMPLITUDE_511
) || \

165 ((
VALUE
è=ð
DAC_TRIANGLEAMPLITUDE_1023
) || \

166 ((
VALUE
è=ð
DAC_TRIANGLEAMPLITUDE_2047
) || \

167 ((
VALUE
è=ð
DAC_TRIANGLEAMPLITUDE_4095
))

	)

176 
	`DAC_DMACÚvC¶tCh2
(
DMA_HªdËTy³Def
 *
hdma
);

177 
	`DAC_DMAE¼ÜCh2
(
DMA_HªdËTy³Def
 *
hdma
);

178 
	`DAC_DMAH®fCÚvC¶tCh2
(
DMA_HªdËTy³Def
 *
hdma
);

183 
STM32F427xx
 || 
STM32F437xx
 || 
STM32F429xx
 || 
STM32F439xx
 ||\

184 
STM32F410xx
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

194 #ifdeà
__ýlu¥lus


195 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dcmi.h

39 #iâdeà
__STM32F4xx_HAL_DCMI_H


40 
	#__STM32F4xx_HAL_DCMI_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F407xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F427xx
è|| defšed(
STM32F437xx
) ||\

47 
defšed
(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

48 
	$defšed
(
STM32F479xx
)

50 
	~"¡m32f4xx_h®_def.h
"

54 
	~"¡m32f4xx_h®_dcmi_ex.h
"

74 
DCMI_ERROR_SYNC
 = 1,

75 
DCMI_OVERRUN
 = 2,

76 }
	tDCMI_E¼ÜTy³Def
;

84 
HAL_DCMI_STATE_RESET
 = 0x00,

85 
HAL_DCMI_STATE_READY
 = 0x01,

86 
HAL_DCMI_STATE_BUSY
 = 0x02,

87 
HAL_DCMI_STATE_TIMEOUT
 = 0x03,

88 
HAL_DCMI_STATE_ERROR
 = 0x04

89 }
	tHAL_DCMI_S‹Ty³Def
;

96 
DCMI_Ty³Def
 *
In¡ªû
;

98 
DCMI_In™Ty³Def
 
In™
;

100 
HAL_LockTy³Def
 
Lock
;

102 
__IO
 
HAL_DCMI_S‹Ty³Def
 
S‹
;

104 
__IO
 
ušt32_t
 
XãrCouÁ
;

106 
__IO
 
ušt32_t
 
XãrSize
;

108 
ušt32_t
 
XãrT¿nsãrNumb”
;

110 
ušt32_t
 
pBuffPŒ
;

112 
DMA_HªdËTy³Def
 *
DMA_HªdË
;

114 
__IO
 
ušt32_t
 
E¼ÜCode
;

116 }
	tDCMI_HªdËTy³Def
;

129 
	#HAL_DCMI_ERROR_NONE
 ((
ušt32_t
)0x00000000è

	)

130 
	#HAL_DCMI_ERROR_OVF
 ((
ušt32_t
)0x00000001è

	)

131 
	#HAL_DCMI_ERROR_SYNC
 ((
ušt32_t
)0x00000002è

	)

132 
	#HAL_DCMI_ERROR_TIMEOUT
 ((
ušt32_t
)0x00000020è

	)

140 
	#DCMI_MODE_CONTINUOUS
 ((
ušt32_t
)0x00000000è

	)

142 
	#DCMI_MODE_SNAPSHOT
 ((
ušt32_t
)
DCMI_CR_CM
è

	)

151 
	#DCMI_SYNCHRO_HARDWARE
 ((
ušt32_t
)0x00000000è

	)

153 
	#DCMI_SYNCHRO_EMBEDDED
 ((
ušt32_t
)
DCMI_CR_ESS
è

	)

163 
	#DCMI_PCKPOLARITY_FALLING
 ((
ušt32_t
)0x00000000è

	)

164 
	#DCMI_PCKPOLARITY_RISING
 ((
ušt32_t
)
DCMI_CR_PCKPOL
è

	)

173 
	#DCMI_VSPOLARITY_LOW
 ((
ušt32_t
)0x00000000è

	)

174 
	#DCMI_VSPOLARITY_HIGH
 ((
ušt32_t
)
DCMI_CR_VSPOL
è

	)

183 
	#DCMI_HSPOLARITY_LOW
 ((
ušt32_t
)0x00000000è

	)

184 
	#DCMI_HSPOLARITY_HIGH
 ((
ušt32_t
)
DCMI_CR_HSPOL
è

	)

193 
	#DCMI_JPEG_DISABLE
 ((
ušt32_t
)0x00000000è

	)

194 
	#DCMI_JPEG_ENABLE
 ((
ušt32_t
)
DCMI_CR_JPEG
è

	)

203 
	#DCMI_CR_ALL_FRAME
 ((
ušt32_t
)0x00000000è

	)

204 
	#DCMI_CR_ALTERNATE_2_FRAME
 ((
ušt32_t
)
DCMI_CR_FCRC_0
è

	)

205 
	#DCMI_CR_ALTERNATE_4_FRAME
 ((
ušt32_t
)
DCMI_CR_FCRC_1
è

	)

214 
	#DCMI_EXTEND_DATA_8B
 ((
ušt32_t
)0x00000000è

	)

215 
	#DCMI_EXTEND_DATA_10B
 ((
ušt32_t
)
DCMI_CR_EDM_0
è

	)

216 
	#DCMI_EXTEND_DATA_12B
 ((
ušt32_t
)
DCMI_CR_EDM_1
è

	)

217 
	#DCMI_EXTEND_DATA_14B
 ((
ušt32_t
)(
DCMI_CR_EDM_0
 | 
DCMI_CR_EDM_1
)è

	)

226 
	#DCMI_WINDOW_COORDINATE
 ((
ušt32_t
)0x3FFFè

	)

235 
	#DCMI_WINDOW_HEIGHT
 ((
ušt32_t
)0x1FFFè

	)

244 
	#DCMI_IT_FRAME
 ((
ušt32_t
)
DCMI_IER_FRAME_IE
)

	)

245 
	#DCMI_IT_OVF
 ((
ušt32_t
)
DCMI_IER_OVF_IE
)

	)

246 
	#DCMI_IT_ERR
 ((
ušt32_t
)
DCMI_IER_ERR_IE
)

	)

247 
	#DCMI_IT_VSYNC
 ((
ušt32_t
)
DCMI_IER_VSYNC_IE
)

	)

248 
	#DCMI_IT_LINE
 ((
ušt32_t
)
DCMI_IER_LINE_IE
)

	)

260 
	#DCMI_FLAG_HSYNC
 ((
ušt32_t
)0x2001)

	)

261 
	#DCMI_FLAG_VSYNC
 ((
ušt32_t
)0x2002)

	)

262 
	#DCMI_FLAG_FNE
 ((
ušt32_t
)0x2004)

	)

266 
	#DCMI_FLAG_FRAMERI
 ((
ušt32_t
)
DCMI_RISR_FRAME_RIS
)

	)

267 
	#DCMI_FLAG_OVFRI
 ((
ušt32_t
)
DCMI_RISR_OVF_RIS
)

	)

268 
	#DCMI_FLAG_ERRRI
 ((
ušt32_t
)
DCMI_RISR_ERR_RIS
)

	)

269 
	#DCMI_FLAG_VSYNCRI
 ((
ušt32_t
)
DCMI_RISR_VSYNC_RIS
)

	)

270 
	#DCMI_FLAG_LINERI
 ((
ušt32_t
)
DCMI_RISR_LINE_RIS
)

	)

274 
	#DCMI_FLAG_FRAMEMI
 ((
ušt32_t
)0x1001)

	)

275 
	#DCMI_FLAG_OVFMI
 ((
ušt32_t
)0x1002)

	)

276 
	#DCMI_FLAG_ERRMI
 ((
ušt32_t
)0x1004)

	)

277 
	#DCMI_FLAG_VSYNCMI
 ((
ušt32_t
)0x1008)

	)

278 
	#DCMI_FLAG_LINEMI
 ((
ušt32_t
)0x1010)

	)

296 
	#__HAL_DCMI_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_DCMI_STATE_RESET
)

	)

303 
	#__HAL_DCMI_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
DCMI_CR_ENABLE
)

	)

310 
	#__HAL_DCMI_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(
DCMI_CR_ENABLE
))

	)

325 
	#__HAL_DCMI_GET_FLAG
(
__HANDLE__
, 
__FLAG__
)\

326 ((((
__FLAG__
è& 0x3000è=ð0x0)? ((
__HANDLE__
)->
In¡ªû
->
RISR
 & (__FLAG__)) :\

327 (((
__FLAG__
è& 0x2000è=ð0x0)? ((
__HANDLE__
)->
In¡ªû
->
MISR
 & (__FLAG__)è: ((__HANDLE__)->In¡ªû->
SR
 & (__FLAG__)))

	)

341 
	#__HAL_DCMI_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
ICR
 = (__FLAG__))

	)

355 
	#__HAL_DCMI_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
IER
 |ð(__INTERRUPT__))

	)

369 
	#__HAL_DCMI_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
IER
 &ð~(__INTERRUPT__))

	)

383 
	#__HAL_DCMI_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
MISR
 & (__INTERRUPT__))

	)

399 
HAL_StusTy³Def
 
	`HAL_DCMI_In™
(
DCMI_HªdËTy³Def
 *
hdcmi
);

400 
HAL_StusTy³Def
 
	`HAL_DCMI_DeIn™
(
DCMI_HªdËTy³Def
 *
hdcmi
);

401 
	`HAL_DCMI_M¥In™
(
DCMI_HªdËTy³Def
* 
hdcmi
);

402 
	`HAL_DCMI_M¥DeIn™
(
DCMI_HªdËTy³Def
* 
hdcmi
);

412 
HAL_StusTy³Def
 
	`HAL_DCMI_S¹_DMA
(
DCMI_HªdËTy³Def
* 
hdcmi
, 
ušt32_t
 
DCMI_Mode
, ušt32_ˆ
pD©a
, ušt32_ˆ
L’gth
);

413 
HAL_StusTy³Def
 
	`HAL_DCMI_StÝ
(
DCMI_HªdËTy³Def
* 
hdcmi
);

414 
	`HAL_DCMI_E¼ÜC®lback
(
DCMI_HªdËTy³Def
 *
hdcmi
);

415 
	`HAL_DCMI_LšeEv’tC®lback
(
DCMI_HªdËTy³Def
 *
hdcmi
);

416 
	`HAL_DCMI_F¿meEv’tC®lback
(
DCMI_HªdËTy³Def
 *
hdcmi
);

417 
	`HAL_DCMI_VsyncEv’tC®lback
(
DCMI_HªdËTy³Def
 *
hdcmi
);

418 
	`HAL_DCMI_IRQHªdËr
(
DCMI_HªdËTy³Def
 *
hdcmi
);

427 
HAL_StusTy³Def
 
	`HAL_DCMI_CÚfigCROP
(
DCMI_HªdËTy³Def
 *
hdcmi
, 
ušt32_t
 
X0
, ušt32_ˆ
Y0
, ušt32_ˆ
XSize
, ušt32_ˆ
YSize
);

428 
HAL_StusTy³Def
 
	`HAL_DCMI_EÇbËCROP
(
DCMI_HªdËTy³Def
 *
hdcmi
);

429 
HAL_StusTy³Def
 
	`HAL_DCMI_Di§bËCROP
(
DCMI_HªdËTy³Def
 *
hdcmi
);

438 
HAL_DCMI_S‹Ty³Def
 
	`HAL_DCMI_G‘S‹
(
DCMI_HªdËTy³Def
 *
hdcmi
);

439 
ušt32_t
 
	`HAL_DCMI_G‘E¼Ü
(
DCMI_HªdËTy³Def
 *
hdcmi
);

455 
	#IS_DCMI_CAPTURE_MODE
(
MODE
)(((MODEè=ð
DCMI_MODE_CONTINUOUS
) || \

456 ((
MODE
è=ð
DCMI_MODE_SNAPSHOT
))

	)

458 
	#IS_DCMI_SYNCHRO
(
MODE
)(((MODEè=ð
DCMI_SYNCHRO_HARDWARE
) || \

459 ((
MODE
è=ð
DCMI_SYNCHRO_EMBEDDED
))

	)

461 
	#IS_DCMI_PCKPOLARITY
(
POLARITY
)(((POLARITYè=ð
DCMI_PCKPOLARITY_FALLING
) || \

462 ((
POLARITY
è=ð
DCMI_PCKPOLARITY_RISING
))

	)

464 
	#IS_DCMI_VSPOLARITY
(
POLARITY
)(((POLARITYè=ð
DCMI_VSPOLARITY_LOW
) || \

465 ((
POLARITY
è=ð
DCMI_VSPOLARITY_HIGH
))

	)

467 
	#IS_DCMI_HSPOLARITY
(
POLARITY
)(((POLARITYè=ð
DCMI_HSPOLARITY_LOW
) || \

468 ((
POLARITY
è=ð
DCMI_HSPOLARITY_HIGH
))

	)

470 
	#IS_DCMI_MODE_JPEG
(
JPEG_MODE
)(((JPEG_MODEè=ð
DCMI_JPEG_DISABLE
) || \

471 ((
JPEG_MODE
è=ð
DCMI_JPEG_ENABLE
))

	)

473 
	#IS_DCMI_CAPTURE_RATE
(
RATE
è(((RATEè=ð
DCMI_CR_ALL_FRAME
) || \

474 ((
RATE
è=ð
DCMI_CR_ALTERNATE_2_FRAME
) || \

475 ((
RATE
è=ð
DCMI_CR_ALTERNATE_4_FRAME
))

	)

477 
	#IS_DCMI_EXTENDED_DATA
(
DATA
)(((DATAè=ð
DCMI_EXTEND_DATA_8B
) || \

478 ((
DATA
è=ð
DCMI_EXTEND_DATA_10B
) || \

479 ((
DATA
è=ð
DCMI_EXTEND_DATA_12B
) || \

480 ((
DATA
è=ð
DCMI_EXTEND_DATA_14B
))

	)

482 
	#IS_DCMI_WINDOW_COORDINATE
(
COORDINATE
è((COORDINATEè<ð
DCMI_WINDOW_COORDINATE
)

	)

484 
	#IS_DCMI_WINDOW_HEIGHT
(
HEIGHT
è((HEIGHTè<ð
DCMI_WINDOW_HEIGHT
)

	)

500 
STM32F429xx
 || 
STM32F439xx
 || 
STM32F446xx
 || 
STM32F469xx
 ||\

501 
STM32F479xx
 */

511 #ifdeà
__ýlu¥lus


512 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dcmi_ex.h

39 #iâdeà
__STM32F4xx_HAL_DCMI_EX_H


40 
	#__STM32F4xx_HAL_DCMI_EX_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F407xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F427xx
è|| defšed(
STM32F437xx
) ||\

47 
defšed
(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

48 
	$defšed
(
STM32F479xx
)

51 
	~"¡m32f4xx_h®_def.h
"

72 
ušt8_t
 
F¿meS¹Code
;

73 
ušt8_t
 
LšeS¹Code
;

74 
ušt8_t
 
LšeEndCode
;

75 
ušt8_t
 
F¿meEndCode
;

76 }
	tDCMI_CodesIn™Ty³Def
;

83 
ušt32_t
 
SynchroMode
;

86 
ušt32_t
 
PCKPÞ¬™y
;

89 
ušt32_t
 
VSPÞ¬™y
;

92 
ušt32_t
 
HSPÞ¬™y
;

95 
ušt32_t
 
C­tu»R©e
;

98 
ušt32_t
 
Ex‹ndedD©aMode
;

101 
DCMI_CodesIn™Ty³Def
 
SynüoCode
;

103 
ušt32_t
 
JPEGMode
;

105 #ià
	`defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

106 
ušt32_t
 
By‹S–eùMode
;

109 
ušt32_t
 
By‹S–eùS¹
;

112 
ušt32_t
 
LšeS–eùMode
;

115 
ušt32_t
 
LšeS–eùS¹
;

119 }
	tDCMI_In™Ty³Def
;

126 #ià
	`defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

134 
	#DCMI_BSM_ALL
 ((
ušt32_t
)0x00000000è

	)

135 
	#DCMI_BSM_OTHER
 ((
ušt32_t
)
DCMI_CR_BSM_0
è

	)

136 
	#DCMI_BSM_ALTERNATE_4
 ((
ušt32_t
)
DCMI_CR_BSM_1
è

	)

137 
	#DCMI_BSM_ALTERNATE_2
 ((
ušt32_t
)(
DCMI_CR_BSM_0
 | 
DCMI_CR_BSM_1
)è

	)

146 
	#DCMI_OEBS_ODD
 ((
ušt32_t
)0x00000000è

	)

147 
	#DCMI_OEBS_EVEN
 ((
ušt32_t
)
DCMI_CR_OEBS
è

	)

156 
	#DCMI_LSM_ALL
 ((
ušt32_t
)0x00000000è

	)

157 
	#DCMI_LSM_ALTERNATE_2
 ((
ušt32_t
)
DCMI_CR_LSM
è

	)

166 
	#DCMI_OELS_ODD
 ((
ušt32_t
)0x00000000è

	)

167 
	#DCMI_OELS_EVEN
 ((
ušt32_t
)
DCMI_CR_OELS
è

	)

187 
	#IS_DCMI_BYTE_SELECT_MODE
(
MODE
)(((MODEè=ð
DCMI_BSM_ALL
) || \

188 ((
MODE
è=ð
DCMI_BSM_OTHER
) || \

189 ((
MODE
è=ð
DCMI_BSM_ALTERNATE_4
) || \

190 ((
MODE
è=ð
DCMI_BSM_ALTERNATE_2
))

	)

192 
	#IS_DCMI_BYTE_SELECT_START
(
POLARITY
)(((POLARITYè=ð
DCMI_OEBS_ODD
) || \

193 ((
POLARITY
è=ð
DCMI_OEBS_EVEN
))

	)

195 
	#IS_DCMI_LINE_SELECT_MODE
(
MODE
)(((MODEè=ð
DCMI_LSM_ALL
) || \

196 ((
MODE
è=ð
DCMI_LSM_ALTERNATE_2
))

	)

198 
	#IS_DCMI_LINE_SELECT_START
(
POLARITY
)(((POLARITYè=ð
DCMI_OELS_ODD
) || \

199 ((
POLARITY
è=ð
DCMI_OELS_EVEN
))

	)

207 
STM32F429xx
 || 
STM32F439xx
 || 
STM32F446xx
 || 
STM32F469xx
 ||\

208 
STM32F479xx
 */

217 #ifdeà
__ýlu¥lus


218 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_def.h

40 #iâdeà
__STM32F4xx_HAL_DEF


41 
	#__STM32F4xx_HAL_DEF


	)

43 #ifdeà
__ýlu¥lus


48 
	~"¡m32f4xx.h
"

49 
	~"Legacy/¡m32_h®_Ëgacy.h
"

50 
	~<¡dio.h
>

59 
HAL_OK
 = 0x00,

60 
HAL_ERROR
 = 0x01,

61 
HAL_BUSY
 = 0x02,

62 
HAL_TIMEOUT
 = 0x03

63 } 
	tHAL_StusTy³Def
;

70 
HAL_UNLOCKED
 = 0x00,

71 
HAL_LOCKED
 = 0x01

72 } 
	tHAL_LockTy³Def
;

75 
	#HAL_MAX_DELAY
 0xFFFFFFFF

	)

77 
	#HAL_IS_BIT_SET
(
REG
, 
BIT
è(((REGè& (BIT)è!ð
RESET
)

	)

78 
	#HAL_IS_BIT_CLR
(
REG
, 
BIT
è(((REGè& (BIT)è=ð
RESET
)

	)

80 
	#__HAL_LINKDMA
(
__HANDLE__
, 
__PPP_DMA_FIELD__
, 
__DMA_HANDLE__
) \

82 (
__HANDLE__
)->
__PPP_DMA_FIELD__
 = &(
__DMA_HANDLE__
); \

83 (
__DMA_HANDLE__
).
P¬’t
 = (
__HANDLE__
); \

84 } 0)

	)

86 
	#UNUSED
(
x
è(()(x))

	)

103 
	#__HAL_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 0)

	)

105 #ià(
USE_RTOS
 == 1)

107 #”rÜ “
USE_RTOS
 
should
 
be
 0 
š
 
the
 
cu¼’t
 
HAL
 
»Ëa£
”

109 
	#__HAL_LOCK
(
__HANDLE__
) \

111 if((
__HANDLE__
)->
Lock
 =ð
HAL_LOCKED
) \

113  
HAL_BUSY
; \

117 (
__HANDLE__
)->
Lock
 = 
HAL_LOCKED
; \

119 }0)

	)

121 
	#__HAL_UNLOCK
(
__HANDLE__
) \

123 (
__HANDLE__
)->
Lock
 = 
HAL_UNLOCKED
; \

124 }0)

	)

127 #ià 
defšed
 ( 
__GNUC__
 )

128 #iâdeà
__w—k


129 
	#__w—k
 
	`__©Œibu‹__
((
w—k
))

	)

131 #iâdeà
__·cked


132 
	#__·cked
 
	`__©Œibu‹__
((
__·cked__
))

	)

138 #ià
defšed
 (
__GNUC__
)

139 #iâdeà
__ALIGN_END


140 
	#__ALIGN_END
 
	`__©Œibu‹__
 ((
	`®igÃd
 (4)))

	)

142 #iâdeà
__ALIGN_BEGIN


143 
	#__ALIGN_BEGIN


	)

146 #iâdeà
__ALIGN_END


147 
	#__ALIGN_END


	)

149 #iâdeà
__ALIGN_BEGIN


150 #ià
defšed
 (
__CC_ARM
)

151 
	#__ALIGN_BEGIN
 
	`__®ign
(4)

	)

152 #–ià
defšed
 (
__ICCARM__
)

153 
	#__ALIGN_BEGIN


	)

162 #ià
defšed
 ( 
__CC_ARM
 )

172 
	#__RAM_FUNC
 
HAL_StusTy³Def


	)

174 #–ià
defšed
 ( 
__ICCARM__
 )

179 
	#__RAM_FUNC
 
__¿mfunc
 
HAL_StusTy³Def


	)

181 #–ià
defšed
 ( 
__GNUC__
 )

187 
	#__RAM_FUNC
 
HAL_StusTy³Def
 
	`__©Œibu‹__
((
	`£ùiÚ
(".RamFunc")))

	)

194 #ià
defšed
 ( 
__CC_ARM
 ) || defšed ( 
__GNUC__
 )

198 
	#__NOINLINE
 
	`__©Œibu‹__
 ( (
nošlše
è)

	)

200 #–ià
defšed
 ( 
__ICCARM__
 )

204 
	#__NOINLINE
 
	`_P¿gma
("Ýtimizðno_šlše")

	)

208 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dma.h

39 #iâdeà
__STM32F4xx_HAL_DMA_H


40 
	#__STM32F4xx_HAL_DMA_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

69 
ušt32_t
 
ChªÃl
;

72 
ušt32_t
 
DœeùiÚ
;

76 
ušt32_t
 
P”hInc
;

79 
ušt32_t
 
MemInc
;

82 
ušt32_t
 
P”hD©aAlignm’t
;

85 
ušt32_t
 
MemD©aAlignm’t
;

88 
ušt32_t
 
Mode
;

93 
ušt32_t
 
PriÜ™y
;

96 
ušt32_t
 
FIFOMode
;

101 
ušt32_t
 
FIFOTh»shÞd
;

104 
ušt32_t
 
MemBur¡
;

110 
ušt32_t
 
P”hBur¡
;

115 }
	tDMA_In™Ty³Def
;

123 
HAL_DMA_STATE_RESET
 = 0x00,

124 
HAL_DMA_STATE_READY
 = 0x01,

125 
HAL_DMA_STATE_READY_MEM0
 = 0x11,

126 
HAL_DMA_STATE_READY_MEM1
 = 0x21,

127 
HAL_DMA_STATE_READY_HALF_MEM0
 = 0x31,

128 
HAL_DMA_STATE_READY_HALF_MEM1
 = 0x41,

129 
HAL_DMA_STATE_BUSY
 = 0x02,

130 
HAL_DMA_STATE_BUSY_MEM0
 = 0x12,

131 
HAL_DMA_STATE_BUSY_MEM1
 = 0x22,

132 
HAL_DMA_STATE_TIMEOUT
 = 0x03,

133 
HAL_DMA_STATE_ERROR
 = 0x04,

134 }
	tHAL_DMA_S‹Ty³Def
;

141 
HAL_DMA_FULL_TRANSFER
 = 0x00,

142 
HAL_DMA_HALF_TRANSFER
 = 0x01,

143 }
	tHAL_DMA_Lev–Com¶‘eTy³Def
;

148 
	s__DMA_HªdËTy³Def


150 
DMA_SŒ—m_Ty³Def
 *
In¡ªû
;

152 
DMA_In™Ty³Def
 
In™
;

154 
HAL_LockTy³Def
 
Lock
;

156 
__IO
 
HAL_DMA_S‹Ty³Def
 
S‹
;

158 *
P¬’t
;

160 (* 
XãrC¶tC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

162 (* 
XãrH®fC¶tC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

164 (* 
XãrM1C¶tC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

166 (* 
XãrE¼ÜC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

168 
__IO
 
ušt32_t
 
E¼ÜCode
;

170 
ušt32_t
 
SŒ—mBa£Add»ss
;

172 
ušt32_t
 
SŒ—mIndex
;

173 }
	tDMA_HªdËTy³Def
;

190 
	#HAL_DMA_ERROR_NONE
 ((
ušt32_t
)0x00000000è

	)

191 
	#HAL_DMA_ERROR_TE
 ((
ušt32_t
)0x00000001è

	)

192 
	#HAL_DMA_ERROR_FE
 ((
ušt32_t
)0x00000002è

	)

193 
	#HAL_DMA_ERROR_DME
 ((
ušt32_t
)0x00000004è

	)

194 
	#HAL_DMA_ERROR_TIMEOUT
 ((
ušt32_t
)0x00000020è

	)

203 
	#DMA_CHANNEL_0
 ((
ušt32_t
)0x00000000è

	)

204 
	#DMA_CHANNEL_1
 ((
ušt32_t
)0x02000000è

	)

205 
	#DMA_CHANNEL_2
 ((
ušt32_t
)0x04000000è

	)

206 
	#DMA_CHANNEL_3
 ((
ušt32_t
)0x06000000è

	)

207 
	#DMA_CHANNEL_4
 ((
ušt32_t
)0x08000000è

	)

208 
	#DMA_CHANNEL_5
 ((
ušt32_t
)0x0A000000è

	)

209 
	#DMA_CHANNEL_6
 ((
ušt32_t
)0x0C000000è

	)

210 
	#DMA_CHANNEL_7
 ((
ušt32_t
)0x0E000000è

	)

219 
	#DMA_PERIPH_TO_MEMORY
 ((
ušt32_t
)0x00000000è

	)

220 
	#DMA_MEMORY_TO_PERIPH
 ((
ušt32_t
)
DMA_SxCR_DIR_0
è

	)

221 
	#DMA_MEMORY_TO_MEMORY
 ((
ušt32_t
)
DMA_SxCR_DIR_1
è

	)

230 
	#DMA_PINC_ENABLE
 ((
ušt32_t
)
DMA_SxCR_PINC
è

	)

231 
	#DMA_PINC_DISABLE
 ((
ušt32_t
)0x00000000è

	)

240 
	#DMA_MINC_ENABLE
 ((
ušt32_t
)
DMA_SxCR_MINC
è

	)

241 
	#DMA_MINC_DISABLE
 ((
ušt32_t
)0x00000000è

	)

250 
	#DMA_PDATAALIGN_BYTE
 ((
ušt32_t
)0x00000000è

	)

251 
	#DMA_PDATAALIGN_HALFWORD
 ((
ušt32_t
)
DMA_SxCR_PSIZE_0
è

	)

252 
	#DMA_PDATAALIGN_WORD
 ((
ušt32_t
)
DMA_SxCR_PSIZE_1
è

	)

261 
	#DMA_MDATAALIGN_BYTE
 ((
ušt32_t
)0x00000000è

	)

262 
	#DMA_MDATAALIGN_HALFWORD
 ((
ušt32_t
)
DMA_SxCR_MSIZE_0
è

	)

263 
	#DMA_MDATAALIGN_WORD
 ((
ušt32_t
)
DMA_SxCR_MSIZE_1
è

	)

272 
	#DMA_NORMAL
 ((
ušt32_t
)0x00000000è

	)

273 
	#DMA_CIRCULAR
 ((
ušt32_t
)
DMA_SxCR_CIRC
è

	)

274 
	#DMA_PFCTRL
 ((
ušt32_t
)
DMA_SxCR_PFCTRL
è

	)

283 
	#DMA_PRIORITY_LOW
 ((
ušt32_t
)0x00000000è

	)

284 
	#DMA_PRIORITY_MEDIUM
 ((
ušt32_t
)
DMA_SxCR_PL_0
è

	)

285 
	#DMA_PRIORITY_HIGH
 ((
ušt32_t
)
DMA_SxCR_PL_1
è

	)

286 
	#DMA_PRIORITY_VERY_HIGH
 ((
ušt32_t
)
DMA_SxCR_PL
è

	)

295 
	#DMA_FIFOMODE_DISABLE
 ((
ušt32_t
)0x00000000è

	)

296 
	#DMA_FIFOMODE_ENABLE
 ((
ušt32_t
)
DMA_SxFCR_DMDIS
è

	)

305 
	#DMA_FIFO_THRESHOLD_1QUARTERFULL
 ((
ušt32_t
)0x00000000è

	)

306 
	#DMA_FIFO_THRESHOLD_HALFFULL
 ((
ušt32_t
)
DMA_SxFCR_FTH_0
è

	)

307 
	#DMA_FIFO_THRESHOLD_3QUARTERSFULL
 ((
ušt32_t
)
DMA_SxFCR_FTH_1
è

	)

308 
	#DMA_FIFO_THRESHOLD_FULL
 ((
ušt32_t
)
DMA_SxFCR_FTH
è

	)

317 
	#DMA_MBURST_SINGLE
 ((
ušt32_t
)0x00000000)

	)

318 
	#DMA_MBURST_INC4
 ((
ušt32_t
)
DMA_SxCR_MBURST_0
)

	)

319 
	#DMA_MBURST_INC8
 ((
ušt32_t
)
DMA_SxCR_MBURST_1
)

	)

320 
	#DMA_MBURST_INC16
 ((
ušt32_t
)
DMA_SxCR_MBURST
)

	)

329 
	#DMA_PBURST_SINGLE
 ((
ušt32_t
)0x00000000)

	)

330 
	#DMA_PBURST_INC4
 ((
ušt32_t
)
DMA_SxCR_PBURST_0
)

	)

331 
	#DMA_PBURST_INC8
 ((
ušt32_t
)
DMA_SxCR_PBURST_1
)

	)

332 
	#DMA_PBURST_INC16
 ((
ušt32_t
)
DMA_SxCR_PBURST
)

	)

341 
	#DMA_IT_TC
 ((
ušt32_t
)
DMA_SxCR_TCIE
)

	)

342 
	#DMA_IT_HT
 ((
ušt32_t
)
DMA_SxCR_HTIE
)

	)

343 
	#DMA_IT_TE
 ((
ušt32_t
)
DMA_SxCR_TEIE
)

	)

344 
	#DMA_IT_DME
 ((
ušt32_t
)
DMA_SxCR_DMEIE
)

	)

345 
	#DMA_IT_FE
 ((
ušt32_t
)0x00000080)

	)

354 
	#DMA_FLAG_FEIF0_4
 ((
ušt32_t
)0x00800001)

	)

355 
	#DMA_FLAG_DMEIF0_4
 ((
ušt32_t
)0x00800004)

	)

356 
	#DMA_FLAG_TEIF0_4
 ((
ušt32_t
)0x00000008)

	)

357 
	#DMA_FLAG_HTIF0_4
 ((
ušt32_t
)0x00000010)

	)

358 
	#DMA_FLAG_TCIF0_4
 ((
ušt32_t
)0x00000020)

	)

359 
	#DMA_FLAG_FEIF1_5
 ((
ušt32_t
)0x00000040)

	)

360 
	#DMA_FLAG_DMEIF1_5
 ((
ušt32_t
)0x00000100)

	)

361 
	#DMA_FLAG_TEIF1_5
 ((
ušt32_t
)0x00000200)

	)

362 
	#DMA_FLAG_HTIF1_5
 ((
ušt32_t
)0x00000400)

	)

363 
	#DMA_FLAG_TCIF1_5
 ((
ušt32_t
)0x00000800)

	)

364 
	#DMA_FLAG_FEIF2_6
 ((
ušt32_t
)0x00010000)

	)

365 
	#DMA_FLAG_DMEIF2_6
 ((
ušt32_t
)0x00040000)

	)

366 
	#DMA_FLAG_TEIF2_6
 ((
ušt32_t
)0x00080000)

	)

367 
	#DMA_FLAG_HTIF2_6
 ((
ušt32_t
)0x00100000)

	)

368 
	#DMA_FLAG_TCIF2_6
 ((
ušt32_t
)0x00200000)

	)

369 
	#DMA_FLAG_FEIF3_7
 ((
ušt32_t
)0x00400000)

	)

370 
	#DMA_FLAG_DMEIF3_7
 ((
ušt32_t
)0x01000000)

	)

371 
	#DMA_FLAG_TEIF3_7
 ((
ušt32_t
)0x02000000)

	)

372 
	#DMA_FLAG_HTIF3_7
 ((
ušt32_t
)0x04000000)

	)

373 
	#DMA_FLAG_TCIF3_7
 ((
ušt32_t
)0x08000000)

	)

388 
	#__HAL_DMA_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_DMA_STATE_RESET
)

	)

402 
	#__HAL_DMA_GET_FS
(
__HANDLE__
è(((__HANDLE__)->
In¡ªû
->
FCR
 & (
DMA_SxFCR_FS
)))

	)

409 
	#__HAL_DMA_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
DMA_SxCR_EN
)

	)

416 
	#__HAL_DMA_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~
DMA_SxCR_EN
)

	)

425 
	#__HAL_DMA_GET_TC_FLAG_INDEX
(
__HANDLE__
) \

426 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m0
))? 
DMA_FLAG_TCIF0_4
 :\

427 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m0
))? 
DMA_FLAG_TCIF0_4
 :\

428 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m4
))? 
DMA_FLAG_TCIF0_4
 :\

429 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m4
))? 
DMA_FLAG_TCIF0_4
 :\

430 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m1
))? 
DMA_FLAG_TCIF1_5
 :\

431 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m1
))? 
DMA_FLAG_TCIF1_5
 :\

432 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m5
))? 
DMA_FLAG_TCIF1_5
 :\

433 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m5
))? 
DMA_FLAG_TCIF1_5
 :\

434 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m2
))? 
DMA_FLAG_TCIF2_6
 :\

435 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m2
))? 
DMA_FLAG_TCIF2_6
 :\

436 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m6
))? 
DMA_FLAG_TCIF2_6
 :\

437 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m6
))? 
DMA_FLAG_TCIF2_6
 :\

438 
DMA_FLAG_TCIF3_7
)

	)

445 
	#__HAL_DMA_GET_HT_FLAG_INDEX
(
__HANDLE__
)\

446 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m0
))? 
DMA_FLAG_HTIF0_4
 :\

447 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m0
))? 
DMA_FLAG_HTIF0_4
 :\

448 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m4
))? 
DMA_FLAG_HTIF0_4
 :\

449 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m4
))? 
DMA_FLAG_HTIF0_4
 :\

450 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m1
))? 
DMA_FLAG_HTIF1_5
 :\

451 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m1
))? 
DMA_FLAG_HTIF1_5
 :\

452 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m5
))? 
DMA_FLAG_HTIF1_5
 :\

453 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m5
))? 
DMA_FLAG_HTIF1_5
 :\

454 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m2
))? 
DMA_FLAG_HTIF2_6
 :\

455 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m2
))? 
DMA_FLAG_HTIF2_6
 :\

456 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m6
))? 
DMA_FLAG_HTIF2_6
 :\

457 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m6
))? 
DMA_FLAG_HTIF2_6
 :\

458 
DMA_FLAG_HTIF3_7
)

	)

465 
	#__HAL_DMA_GET_TE_FLAG_INDEX
(
__HANDLE__
)\

466 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m0
))? 
DMA_FLAG_TEIF0_4
 :\

467 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m0
))? 
DMA_FLAG_TEIF0_4
 :\

468 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m4
))? 
DMA_FLAG_TEIF0_4
 :\

469 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m4
))? 
DMA_FLAG_TEIF0_4
 :\

470 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m1
))? 
DMA_FLAG_TEIF1_5
 :\

471 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m1
))? 
DMA_FLAG_TEIF1_5
 :\

472 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m5
))? 
DMA_FLAG_TEIF1_5
 :\

473 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m5
))? 
DMA_FLAG_TEIF1_5
 :\

474 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m2
))? 
DMA_FLAG_TEIF2_6
 :\

475 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m2
))? 
DMA_FLAG_TEIF2_6
 :\

476 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m6
))? 
DMA_FLAG_TEIF2_6
 :\

477 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m6
))? 
DMA_FLAG_TEIF2_6
 :\

478 
DMA_FLAG_TEIF3_7
)

	)

485 
	#__HAL_DMA_GET_FE_FLAG_INDEX
(
__HANDLE__
)\

486 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m0
))? 
DMA_FLAG_FEIF0_4
 :\

487 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m0
))? 
DMA_FLAG_FEIF0_4
 :\

488 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m4
))? 
DMA_FLAG_FEIF0_4
 :\

489 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m4
))? 
DMA_FLAG_FEIF0_4
 :\

490 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m1
))? 
DMA_FLAG_FEIF1_5
 :\

491 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m1
))? 
DMA_FLAG_FEIF1_5
 :\

492 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m5
))? 
DMA_FLAG_FEIF1_5
 :\

493 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m5
))? 
DMA_FLAG_FEIF1_5
 :\

494 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m2
))? 
DMA_FLAG_FEIF2_6
 :\

495 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m2
))? 
DMA_FLAG_FEIF2_6
 :\

496 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m6
))? 
DMA_FLAG_FEIF2_6
 :\

497 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m6
))? 
DMA_FLAG_FEIF2_6
 :\

498 
DMA_FLAG_FEIF3_7
)

	)

505 
	#__HAL_DMA_GET_DME_FLAG_INDEX
(
__HANDLE__
)\

506 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m0
))? 
DMA_FLAG_DMEIF0_4
 :\

507 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m0
))? 
DMA_FLAG_DMEIF0_4
 :\

508 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m4
))? 
DMA_FLAG_DMEIF0_4
 :\

509 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m4
))? 
DMA_FLAG_DMEIF0_4
 :\

510 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m1
))? 
DMA_FLAG_DMEIF1_5
 :\

511 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m1
))? 
DMA_FLAG_DMEIF1_5
 :\

512 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m5
))? 
DMA_FLAG_DMEIF1_5
 :\

513 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m5
))? 
DMA_FLAG_DMEIF1_5
 :\

514 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m2
))? 
DMA_FLAG_DMEIF2_6
 :\

515 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m2
))? 
DMA_FLAG_DMEIF2_6
 :\

516 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m6
))? 
DMA_FLAG_DMEIF2_6
 :\

517 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m6
))? 
DMA_FLAG_DMEIF2_6
 :\

518 
DMA_FLAG_DMEIF3_7
)

	)

533 
	#__HAL_DMA_GET_FLAG
(
__HANDLE__
, 
__FLAG__
)\

534 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA2_SŒ—m3
)? (
DMA2
->
HISR
 & (
__FLAG__
)) :\

535 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA1_SŒ—m7
)? (
DMA2
->
LISR
 & (
__FLAG__
)) :\

536 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA1_SŒ—m3
)? (
DMA1
->
HISR
 & (
__FLAG__
)è: (DMA1->
LISR
 & (__FLAG__)))

	)

551 
	#__HAL_DMA_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
) \

552 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA2_SŒ—m3
)? (
DMA2
->
HIFCR
 = (
__FLAG__
)) :\

553 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA1_SŒ—m7
)? (
DMA2
->
LIFCR
 = (
__FLAG__
)) :\

554 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA1_SŒ—m3
)? (
DMA1
->
HIFCR
 = (
__FLAG__
)è: (DMA1->
LIFCR
 = (__FLAG__)))

	)

568 
	#__HAL_DMA_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__INTERRUPT__è!ð
DMA_IT_FE
)? \

569 ((
__HANDLE__
)->
In¡ªû
->
CR
 |ð(
__INTERRUPT__
)è: ((__HANDLE__)->In¡ªû->
FCR
 |ð(__INTERRUPT__)))

	)

583 
	#__HAL_DMA_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__INTERRUPT__è!ð
DMA_IT_FE
)? \

584 ((
__HANDLE__
)->
In¡ªû
->
CR
 &ð~(
__INTERRUPT__
)è: ((__HANDLE__)->In¡ªû->
FCR
 &ð~(__INTERRUPT__)))

	)

598 
	#__HAL_DMA_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è(((__INTERRUPT__è!ð
DMA_IT_FE
)? \

599 ((
__HANDLE__
)->
In¡ªû
->
CR
 & (
__INTERRUPT__
)) : \

600 ((
__HANDLE__
)->
In¡ªû
->
FCR
 & (
__INTERRUPT__
)))

	)

619 
	#__HAL_DMA_SET_COUNTER
(
__HANDLE__
, 
__COUNTER__
è((__HANDLE__)->
In¡ªû
->
NDTR
 = (
ušt16_t
)(__COUNTER__))

	)

627 
	#__HAL_DMA_GET_COUNTER
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
NDTR
)

	)

631 
	~"¡m32f4xx_h®_dma_ex.h
"

644 
HAL_StusTy³Def
 
HAL_DMA_In™
(
DMA_HªdËTy³Def
 *
hdma
);

645 
HAL_StusTy³Def
 
HAL_DMA_DeIn™
(
DMA_HªdËTy³Def
 *
hdma
);

654 
HAL_StusTy³Def
 
HAL_DMA_S¹
 (
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
);

655 
HAL_StusTy³Def
 
HAL_DMA_S¹_IT
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
);

656 
HAL_StusTy³Def
 
HAL_DMA_AbÜt
(
DMA_HªdËTy³Def
 *
hdma
);

657 
HAL_StusTy³Def
 
HAL_DMA_PÞlFÜT¿nsãr
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
Com¶‘eLev–
, ušt32_ˆ
Timeout
);

658 
HAL_DMA_IRQHªdËr
(
DMA_HªdËTy³Def
 *
hdma
);

667 
HAL_DMA_S‹Ty³Def
 
HAL_DMA_G‘S‹
(
DMA_HªdËTy³Def
 *
hdma
);

668 
ušt32_t
 
HAL_DMA_G‘E¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

689 
	#IS_DMA_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
DMA_CHANNEL_0
) || \

690 ((
CHANNEL
è=ð
DMA_CHANNEL_1
) || \

691 ((
CHANNEL
è=ð
DMA_CHANNEL_2
) || \

692 ((
CHANNEL
è=ð
DMA_CHANNEL_3
) || \

693 ((
CHANNEL
è=ð
DMA_CHANNEL_4
) || \

694 ((
CHANNEL
è=ð
DMA_CHANNEL_5
) || \

695 ((
CHANNEL
è=ð
DMA_CHANNEL_6
) || \

696 ((
CHANNEL
è=ð
DMA_CHANNEL_7
))

	)

698 
	#IS_DMA_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ð
DMA_PERIPH_TO_MEMORY
 ) || \

699 ((
DIRECTION
è=ð
DMA_MEMORY_TO_PERIPH
) || \

700 ((
DIRECTION
è=ð
DMA_MEMORY_TO_MEMORY
))

	)

702 
	#IS_DMA_BUFFER_SIZE
(
SIZE
è(((SIZEè>ð0x1è&& ((SIZEè< 0x10000))

	)

704 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
è(((STATEè=ð
DMA_PINC_ENABLE
) || \

705 ((
STATE
è=ð
DMA_PINC_DISABLE
))

	)

707 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
è(((STATEè=ð
DMA_MINC_ENABLE
) || \

708 ((
STATE
è=ð
DMA_MINC_DISABLE
))

	)

710 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
è(((SIZEè=ð
DMA_PDATAALIGN_BYTE
) || \

711 ((
SIZE
è=ð
DMA_PDATAALIGN_HALFWORD
) || \

712 ((
SIZE
è=ð
DMA_PDATAALIGN_WORD
))

	)

714 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
è(((SIZEè=ð
DMA_MDATAALIGN_BYTE
) || \

715 ((
SIZE
è=ð
DMA_MDATAALIGN_HALFWORD
) || \

716 ((
SIZE
è=ð
DMA_MDATAALIGN_WORD
 ))

	)

718 
	#IS_DMA_MODE
(
MODE
è(((MODEè=ð
DMA_NORMAL
 ) || \

719 ((
MODE
è=ð
DMA_CIRCULAR
) || \

720 ((
MODE
è=ð
DMA_PFCTRL
))

	)

722 
	#IS_DMA_PRIORITY
(
PRIORITY
è(((PRIORITYè=ð
DMA_PRIORITY_LOW
 ) || \

723 ((
PRIORITY
è=ð
DMA_PRIORITY_MEDIUM
) || \

724 ((
PRIORITY
è=ð
DMA_PRIORITY_HIGH
) || \

725 ((
PRIORITY
è=ð
DMA_PRIORITY_VERY_HIGH
))

	)

727 
	#IS_DMA_FIFO_MODE_STATE
(
STATE
è(((STATEè=ð
DMA_FIFOMODE_DISABLE
 ) || \

728 ((
STATE
è=ð
DMA_FIFOMODE_ENABLE
))

	)

730 
	#IS_DMA_FIFO_THRESHOLD
(
THRESHOLD
è(((THRESHOLDè=ð
DMA_FIFO_THRESHOLD_1QUARTERFULL
 ) || \

731 ((
THRESHOLD
è=ð
DMA_FIFO_THRESHOLD_HALFFULL
) || \

732 ((
THRESHOLD
è=ð
DMA_FIFO_THRESHOLD_3QUARTERSFULL
) || \

733 ((
THRESHOLD
è=ð
DMA_FIFO_THRESHOLD_FULL
))

	)

735 
	#IS_DMA_MEMORY_BURST
(
BURST
è(((BURSTè=ð
DMA_MBURST_SINGLE
) || \

736 ((
BURST
è=ð
DMA_MBURST_INC4
) || \

737 ((
BURST
è=ð
DMA_MBURST_INC8
) || \

738 ((
BURST
è=ð
DMA_MBURST_INC16
))

	)

740 
	#IS_DMA_PERIPHERAL_BURST
(
BURST
è(((BURSTè=ð
DMA_PBURST_SINGLE
) || \

741 ((
BURST
è=ð
DMA_PBURST_INC4
) || \

742 ((
BURST
è=ð
DMA_PBURST_INC8
) || \

743 ((
BURST
è=ð
DMA_PBURST_INC16
))

	)

765 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dma2d.h

39 #iâdeà
__STM32F4xx_HAL_DMA2D_H


40 
	#__STM32F4xx_HAL_DMA2D_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

47 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

49 
	~"¡m32f4xx_h®_def.h
"

64 
	#MAX_DMA2D_LAYER
 2

	)

71 
ušt32_t
 
Blue
;

74 
ušt32_t
 
G»’
;

77 
ušt32_t
 
Red
;

79 } 
	tDMA2D_CÞÜTy³Def
;

86 
ušt32_t
 *
pCLUT
;

88 
ušt32_t
 
CLUTCÞÜMode
;

91 
ušt32_t
 
Size
;

93 } 
	tDMA2D_CLUTCfgTy³Def
;

100 
ušt32_t
 
Mode
;

103 
ušt32_t
 
CÞÜMode
;

106 
ušt32_t
 
OuutOff£t
;

108 } 
	tDMA2D_In™Ty³Def
;

115 
ušt32_t
 
IÅutOff£t
;

118 
ušt32_t
 
IÅutCÞÜMode
;

121 
ušt32_t
 
AÍhaMode
;

124 
ušt32_t
 
IÅutAÍha
;

129 } 
	tDMA2D_Lay”CfgTy³Def
;

136 
HAL_DMA2D_STATE_RESET
 = 0x00,

137 
HAL_DMA2D_STATE_READY
 = 0x01,

138 
HAL_DMA2D_STATE_BUSY
 = 0x02,

139 
HAL_DMA2D_STATE_TIMEOUT
 = 0x03,

140 
HAL_DMA2D_STATE_ERROR
 = 0x04,

141 
HAL_DMA2D_STATE_SUSPEND
 = 0x05

142 }
	tHAL_DMA2D_S‹Ty³Def
;

147 
	s__DMA2D_HªdËTy³Def


149 
DMA2D_Ty³Def
 *
In¡ªû
;

151 
DMA2D_In™Ty³Def
 
In™
;

153 (* 
XãrC¶tC®lback
)(
__DMA2D_HªdËTy³Def
 * 
hdma2d
);

155 (* 
XãrE¼ÜC®lback
)(
__DMA2D_HªdËTy³Def
 * 
hdma2d
);

157 
DMA2D_Lay”CfgTy³Def
 
Lay”Cfg
[
MAX_DMA2D_LAYER
];

159 
HAL_LockTy³Def
 
Lock
;

161 
__IO
 
HAL_DMA2D_S‹Ty³Def
 
S‹
;

163 
__IO
 
ušt32_t
 
E¼ÜCode
;

164 } 
	tDMA2D_HªdËTy³Def
;

177 
	#HAL_DMA2D_ERROR_NONE
 ((
ušt32_t
)0x00000000è

	)

178 
	#HAL_DMA2D_ERROR_TE
 ((
ušt32_t
)0x00000001è

	)

179 
	#HAL_DMA2D_ERROR_CE
 ((
ušt32_t
)0x00000002è

	)

180 
	#HAL_DMA2D_ERROR_TIMEOUT
 ((
ušt32_t
)0x00000020è

	)

188 
	#DMA2D_M2M
 ((
ušt32_t
)0x00000000è

	)

189 
	#DMA2D_M2M_PFC
 ((
ušt32_t
)0x00010000è

	)

190 
	#DMA2D_M2M_BLEND
 ((
ušt32_t
)0x00020000è

	)

191 
	#DMA2D_R2M
 ((
ušt32_t
)0x00030000è

	)

199 
	#DMA2D_ARGB8888
 ((
ušt32_t
)0x00000000è

	)

200 
	#DMA2D_RGB888
 ((
ušt32_t
)0x00000001è

	)

201 
	#DMA2D_RGB565
 ((
ušt32_t
)0x00000002è

	)

202 
	#DMA2D_ARGB1555
 ((
ušt32_t
)0x00000003è

	)

203 
	#DMA2D_ARGB4444
 ((
ušt32_t
)0x00000004è

	)

211 
	#COLOR_VALUE
 ((
ušt32_t
)0x000000FFè

	)

219 
	#DMA2D_PIXEL
 (
DMA2D_NLR_PL
 >> 16è

	)

220 
	#DMA2D_LINE
 
DMA2D_NLR_NL


	)

228 
	#DMA2D_OFFSET
 
DMA2D_FGOR_LO


	)

236 
	#CM_ARGB8888
 ((
ušt32_t
)0x00000000è

	)

237 
	#CM_RGB888
 ((
ušt32_t
)0x00000001è

	)

238 
	#CM_RGB565
 ((
ušt32_t
)0x00000002è

	)

239 
	#CM_ARGB1555
 ((
ušt32_t
)0x00000003è

	)

240 
	#CM_ARGB4444
 ((
ušt32_t
)0x00000004è

	)

241 
	#CM_L8
 ((
ušt32_t
)0x00000005è

	)

242 
	#CM_AL44
 ((
ušt32_t
)0x00000006è

	)

243 
	#CM_AL88
 ((
ušt32_t
)0x00000007è

	)

244 
	#CM_L4
 ((
ušt32_t
)0x00000008è

	)

245 
	#CM_A8
 ((
ušt32_t
)0x00000009è

	)

246 
	#CM_A4
 ((
ušt32_t
)0x0000000Aè

	)

254 
	#DMA2D_NO_MODIF_ALPHA
 ((
ušt32_t
)0x00000000è

	)

255 
	#DMA2D_REPLACE_ALPHA
 ((
ušt32_t
)0x00000001è

	)

256 
	#DMA2D_COMBINE_ALPHA
 ((
ušt32_t
)0x00000002è

	)

265 
	#DMA2D_CCM_ARGB8888
 ((
ušt32_t
)0x00000000è

	)

266 
	#DMA2D_CCM_RGB888
 ((
ušt32_t
)0x00000001è

	)

274 
	#DMA2D_CLUT_SIZE
 (
DMA2D_FGPFCCR_CS
 >> 8è

	)

282 
	#LINE_WATERMARK
 
DMA2D_LWR_LW


	)

290 
	#DMA2D_IT_CE
 
DMA2D_CR_CEIE


	)

291 
	#DMA2D_IT_CTC
 
DMA2D_CR_CTCIE


	)

292 
	#DMA2D_IT_CAE
 
DMA2D_CR_CAEIE


	)

293 
	#DMA2D_IT_TW
 
DMA2D_CR_TWIE


	)

294 
	#DMA2D_IT_TC
 
DMA2D_CR_TCIE


	)

295 
	#DMA2D_IT_TE
 
DMA2D_CR_TEIE


	)

303 
	#DMA2D_FLAG_CE
 
DMA2D_ISR_CEIF


	)

304 
	#DMA2D_FLAG_CTC
 
DMA2D_ISR_CTCIF


	)

305 
	#DMA2D_FLAG_CAE
 
DMA2D_ISR_CAEIF


	)

306 
	#DMA2D_FLAG_TW
 
DMA2D_ISR_TWIF


	)

307 
	#DMA2D_FLAG_TC
 
DMA2D_ISR_TCIF


	)

308 
	#DMA2D_FLAG_TE
 
DMA2D_ISR_TEIF


	)

325 
	#__HAL_DMA2D_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_DMA2D_STATE_RESET
)

	)

332 
	#__HAL_DMA2D_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
DMA2D_CR_START
)

	)

339 
	#__HAL_DMA2D_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~
DMA2D_CR_START
)

	)

355 
	#__HAL_DMA2D_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
ISR
 & (__FLAG__))

	)

370 
	#__HAL_DMA2D_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
IFCR
 = (__FLAG__))

	)

385 
	#__HAL_DMA2D_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(__INTERRUPT__))

	)

400 
	#__HAL_DMA2D_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(__INTERRUPT__))

	)

415 
	#__HAL_DMA2D_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR
 & (__INTERRUPT__))

	)

425 
HAL_StusTy³Def
 
	`HAL_DMA2D_In™
(
DMA2D_HªdËTy³Def
 *
hdma2d
);

426 
HAL_StusTy³Def
 
	`HAL_DMA2D_DeIn™
 (
DMA2D_HªdËTy³Def
 *
hdma2d
);

427 
	`HAL_DMA2D_M¥In™
(
DMA2D_HªdËTy³Def
* 
hdma2d
);

428 
	`HAL_DMA2D_M¥DeIn™
(
DMA2D_HªdËTy³Def
* 
hdma2d
);

431 
HAL_StusTy³Def
 
	`HAL_DMA2D_S¹
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
pd©a
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
Width
, ušt32_ˆ
Height
);

432 
HAL_StusTy³Def
 
	`HAL_DMA2D_BËndšgS¹
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
SrcAdd»ss1
, ušt32_ˆ
SrcAdd»ss2
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
Width
, ušt32_ˆ
Height
);

433 
HAL_StusTy³Def
 
	`HAL_DMA2D_S¹_IT
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
pd©a
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
Width
, ušt32_ˆ
Height
);

434 
HAL_StusTy³Def
 
	`HAL_DMA2D_BËndšgS¹_IT
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
SrcAdd»ss1
, ušt32_ˆ
SrcAdd»ss2
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
Width
, ušt32_ˆ
Height
);

435 
HAL_StusTy³Def
 
	`HAL_DMA2D_Su¥’d
(
DMA2D_HªdËTy³Def
 *
hdma2d
);

436 
HAL_StusTy³Def
 
	`HAL_DMA2D_Resume
(
DMA2D_HªdËTy³Def
 *
hdma2d
);

437 
HAL_StusTy³Def
 
	`HAL_DMA2D_AbÜt
(
DMA2D_HªdËTy³Def
 *
hdma2d
);

438 
HAL_StusTy³Def
 
	`HAL_DMA2D_PÞlFÜT¿nsãr
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
Timeout
);

439 
	`HAL_DMA2D_IRQHªdËr
(
DMA2D_HªdËTy³Def
 *
hdma2d
);

442 
HAL_StusTy³Def
 
	`HAL_DMA2D_CÚfigLay”
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
Lay”Idx
);

443 
HAL_StusTy³Def
 
	`HAL_DMA2D_CÚfigCLUT
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
DMA2D_CLUTCfgTy³Def
 
CLUTCfg
, 
ušt32_t
 
Lay”Idx
);

444 
HAL_StusTy³Def
 
	`HAL_DMA2D_EÇbËCLUT
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
Lay”Idx
);

445 
HAL_StusTy³Def
 
	`HAL_DMA2D_Di§bËCLUT
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
Lay”Idx
);

446 
HAL_StusTy³Def
 
	`HAL_DMA2D_Prog¿mLšeEv’t
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
Lše
);

449 
HAL_DMA2D_S‹Ty³Def
 
	`HAL_DMA2D_G‘S‹
(
DMA2D_HªdËTy³Def
 *
hdma2d
);

450 
ušt32_t
 
	`HAL_DMA2D_G‘E¼Ü
(
DMA2D_HªdËTy³Def
 *
hdma2d
);

495 
	#IS_DMA2D_LAYER
(
LAYER
è((LAYERè<ð
MAX_DMA2D_LAYER
)

	)

496 
	#IS_DMA2D_MODE
(
MODE
è(((MODEè=ð
DMA2D_M2M
è|| ((MODEè=ð
DMA2D_M2M_PFC
) || \

497 ((
MODE
è=ð
DMA2D_M2M_BLEND
è|| ((MODEè=ð
DMA2D_R2M
))

	)

498 
	#IS_DMA2D_CMODE
(
MODE_ARGB
è(((MODE_ARGBè=ð
DMA2D_ARGB8888
è|| ((MODE_ARGBè=ð
DMA2D_RGB888
) || \

499 ((
MODE_ARGB
è=ð
DMA2D_RGB565
è|| ((MODE_ARGBè=ð
DMA2D_ARGB1555
) || \

500 ((
MODE_ARGB
è=ð
DMA2D_ARGB4444
))

	)

501 
	#IS_DMA2D_COLOR
(
COLOR
è((COLORè<ð
COLOR_VALUE
)

	)

502 
	#IS_DMA2D_LINE
(
LINE
è((LINEè<ð
DMA2D_LINE
)

	)

503 
	#IS_DMA2D_PIXEL
(
PIXEL
è((PIXELè<ð
DMA2D_PIXEL
)

	)

504 
	#IS_DMA2D_OFFSET
(
OOFFSET
è((OOFFSETè<ð
DMA2D_OFFSET
)

	)

505 
	#IS_DMA2D_INPUT_COLOR_MODE
(
INPUT_CM
è(((INPUT_CMè=ð
CM_ARGB8888
è|| ((INPUT_CMè=ð
CM_RGB888
) || \

506 ((
INPUT_CM
è=ð
CM_RGB565
è|| ((INPUT_CMè=ð
CM_ARGB1555
) || \

507 ((
INPUT_CM
è=ð
CM_ARGB4444
è|| ((INPUT_CMè=ð
CM_L8
) || \

508 ((
INPUT_CM
è=ð
CM_AL44
è|| ((INPUT_CMè=ð
CM_AL88
) || \

509 ((
INPUT_CM
è=ð
CM_L4
è|| ((INPUT_CMè=ð
CM_A8
) || \

510 ((
INPUT_CM
è=ð
CM_A4
))

	)

511 
	#IS_DMA2D_ALPHA_MODE
(
AÍhaMode
è(((AÍhaModeè=ð
DMA2D_NO_MODIF_ALPHA
) || \

512 ((
AÍhaMode
è=ð
DMA2D_REPLACE_ALPHA
) || \

513 ((
AÍhaMode
è=ð
DMA2D_COMBINE_ALPHA
))

	)

514 
	#IS_DMA2D_CLUT_CM
(
CLUT_CM
è(((CLUT_CMè=ð
DMA2D_CCM_ARGB8888
è|| ((CLUT_CMè=ð
DMA2D_CCM_RGB888
))

	)

515 
	#IS_DMA2D_CLUT_SIZE
(
CLUT_SIZE
è((CLUT_SIZEè<ð
DMA2D_CLUT_SIZE
)

	)

516 
	#IS_DMA2D_LšeW©”m¬k
(
LšeW©”m¬k
è((LšeW©”m¬kè<ð
LINE_WATERMARK
)

	)

549 #ifdeà
__ýlu¥lus


550 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dma_ex.h

39 #iâdeà
__STM32F4xx_HAL_DMA_EX_H


40 
	#__STM32F4xx_HAL_DMA_EX_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

68 
MEMORY0
 = 0x00,

69 
MEMORY1
 = 0x01,

71 }
	tHAL_DMA_MemÜyTy³Def
;

89 
HAL_StusTy³Def
 
HAL_DMAEx_MuÉiBufãrS¹
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
SecÚdMemAdd»ss
, ušt32_ˆ
D©aL’gth
);

90 
HAL_StusTy³Def
 
HAL_DMAEx_MuÉiBufãrS¹_IT
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
SecÚdMemAdd»ss
, ušt32_ˆ
D©aL’gth
);

91 
HAL_StusTy³Def
 
HAL_DMAEx_ChªgeMemÜy
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
Add»ss
, 
HAL_DMA_MemÜyTy³Def
 
memÜy
);

117 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dsi.h

39 #iâdeà
__STM32F4xx_HAL_DSI_H


40 
	#__STM32F4xx_HAL_DSI_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

48 
	~"¡m32f4xx_h®_def.h
"

65 
ušt32_t
 
Autom©icClockLªeCÚŒÞ
;

68 
ušt32_t
 
TXEsÿ³Ckdiv
;

71 
ušt32_t
 
Numb”OfLªes
;

74 }
	tDSI_In™Ty³Def
;

81 
ušt32_t
 
	mPLLNDIV
;

84 
ušt32_t
 
	mPLLIDF
;

87 
ušt32_t
 
	mPLLODF
;

90 }
	tDSI_PLLIn™Ty³Def
;

97 
ušt32_t
 
	mVœtu®ChªÃlID
;

99 
ušt32_t
 
	mCÞÜCodšg
;

102 
ušt32_t
 
	mLoo£lyPacked
;

106 
ušt32_t
 
	mMode
;

109 
ušt32_t
 
	mPack‘Size
;

111 
ušt32_t
 
	mNumb”OfChunks
;

113 
ušt32_t
 
	mNuÎPack‘Size
;

115 
ušt32_t
 
	mHSPÞ¬™y
;

118 
ušt32_t
 
	mVSPÞ¬™y
;

121 
ušt32_t
 
	mDEPÞ¬™y
;

124 
ušt32_t
 
	mHÜizÚlSyncAùive
;

126 
ušt32_t
 
	mHÜizÚlBackPÜch
;

128 
ušt32_t
 
	mHÜizÚlLše
;

130 
ušt32_t
 
	mV”tiÿlSyncAùive
;

132 
ušt32_t
 
	mV”tiÿlBackPÜch
;

134 
ušt32_t
 
	mV”tiÿlFrÚtPÜch
;

136 
ušt32_t
 
	mV”tiÿlAùive
;

138 
ušt32_t
 
	mLPCommªdEÇbË
;

141 
ušt32_t
 
	mLPL¬ge¡Pack‘Size
;

144 
ušt32_t
 
	mLPVACTL¬ge¡Pack‘Size
;

147 
ušt32_t
 
	mLPHÜizÚlFrÚtPÜchEÇbË
;

150 
ušt32_t
 
	mLPHÜizÚlBackPÜchEÇbË
;

153 
ušt32_t
 
	mLPV”tiÿlAùiveEÇbË
;

156 
ušt32_t
 
	mLPV”tiÿlFrÚtPÜchEÇbË
;

159 
ušt32_t
 
	mLPV”tiÿlBackPÜchEÇbË
;

162 
ušt32_t
 
	mLPV”tiÿlSyncAùiveEÇbË
;

165 
ušt32_t
 
	mF¿meBTAAcknowËdgeEÇbË
;

168 }
	tDSI_VidCfgTy³Def
;

175 
ušt32_t
 
	mVœtu®ChªÃlID
;

177 
ušt32_t
 
	mCÞÜCodšg
;

180 
ušt32_t
 
	mCommªdSize
;

183 
ušt32_t
 
	mT—ršgEfãùSourû
;

186 
ušt32_t
 
	mT—ršgEfãùPÞ¬™y
;

189 
ušt32_t
 
	mHSPÞ¬™y
;

192 
ušt32_t
 
	mVSPÞ¬™y
;

195 
ušt32_t
 
	mDEPÞ¬™y
;

198 
ušt32_t
 
	mVSyncPÞ
;

201 
ušt32_t
 
	mAutom©icReäesh
;

204 
ušt32_t
 
	mTEAcknowËdgeReque¡
;

207 }
	tDSI_CmdCfgTy³Def
;

214 
ušt32_t
 
	mLPG’ShÜtWr™eNoP
;

217 
ušt32_t
 
	mLPG’ShÜtWr™eOÃP
;

220 
ušt32_t
 
	mLPG’ShÜtWr™eTwoP
;

223 
ušt32_t
 
	mLPG’ShÜtR—dNoP
;

226 
ušt32_t
 
	mLPG’ShÜtR—dOÃP
;

229 
ušt32_t
 
	mLPG’ShÜtR—dTwoP
;

232 
ušt32_t
 
	mLPG’LÚgWr™e
;

235 
ušt32_t
 
	mLPDcsShÜtWr™eNoP
;

238 
ušt32_t
 
	mLPDcsShÜtWr™eOÃP
;

241 
ušt32_t
 
	mLPDcsShÜtR—dNoP
;

244 
ušt32_t
 
	mLPDcsLÚgWr™e
;

247 
ušt32_t
 
	mLPMaxR—dPack‘
;

250 
ušt32_t
 
	mAcknowËdgeReque¡
;

253 }
	tDSI_LPCmdTy³Def
;

260 
ušt32_t
 
	mClockLªeHS2LPTime
;

263 
ušt32_t
 
	mClockLªeLP2HSTime
;

266 
ušt32_t
 
	mD©aLªeHS2LPTime
;

269 
ušt32_t
 
	mD©aLªeLP2HSTime
;

272 
ušt32_t
 
	mD©aLªeMaxR—dTime
;

274 
ušt32_t
 
	mStÝWa™Time
;

277 }
	tDSI_PHY_Tim”Ty³Def
;

284 
ušt32_t
 
	mTimeoutCkdiv
;

286 
ušt32_t
 
	mHighS³edT¿nsmissiÚTimeout
;

288 
ušt32_t
 
	mLowPow”Reû±iÚTimeout
;

290 
ušt32_t
 
	mHighS³edR—dTimeout
;

292 
ušt32_t
 
	mLowPow”R—dTimeout
;

294 
ušt32_t
 
	mHighS³edWr™eTimeout
;

296 
ušt32_t
 
	mHighS³edWr™eP»¥Mode
;

299 
ušt32_t
 
	mLowPow”Wr™eTimeout
;

301 
ušt32_t
 
	mBTATimeout
;

303 }
	tDSI_HOST_TimeoutTy³Def
;

310 
	mHAL_DSI_STATE_RESET
 = 0x00,

311 
	mHAL_DSI_STATE_READY
 = 0x01,

312 
	mHAL_DSI_STATE_ERROR
 = 0x02,

313 
	mHAL_DSI_STATE_BUSY
 = 0x03,

314 
	mHAL_DSI_STATE_TIMEOUT
 = 0x04

315 }
	tHAL_DSI_S‹Ty³Def
;

322 
DSI_Ty³Def
 *
	mIn¡ªû
;

323 
DSI_In™Ty³Def
 
	mIn™
;

324 
HAL_LockTy³Def
 
	mLock
;

325 
__IO
 
HAL_DSI_S‹Ty³Def
 
	mS‹
;

326 
__IO
 
ušt32_t
 
	mE¼ÜCode
;

327 
ušt32_t
 
	mE¼ÜMsk
;

328 }
	tDSI_HªdËTy³Def
;

334 
	#DSI_ENTER_IDLE_MODE
 0x39

	)

335 
	#DSI_ENTER_INVERT_MODE
 0x21

	)

336 
	#DSI_ENTER_NORMAL_MODE
 0x13

	)

337 
	#DSI_ENTER_PARTIAL_MODE
 0x12

	)

338 
	#DSI_ENTER_SLEEP_MODE
 0x10

	)

339 
	#DSI_EXIT_IDLE_MODE
 0x38

	)

340 
	#DSI_EXIT_INVERT_MODE
 0x20

	)

341 
	#DSI_EXIT_SLEEP_MODE
 0x11

	)

342 
	#DSI_GET_3D_CONTROL
 0x3F

	)

343 
	#DSI_GET_ADDRESS_MODE
 0x0B

	)

344 
	#DSI_GET_BLUE_CHANNEL
 0x08

	)

345 
	#DSI_GET_DIAGNOSTIC_RESULT
 0x0F

	)

346 
	#DSI_GET_DISPLAY_MODE
 0x0D

	)

347 
	#DSI_GET_GREEN_CHANNEL
 0x07

	)

348 
	#DSI_GET_PIXEL_FORMAT
 0x0C

	)

349 
	#DSI_GET_POWER_MODE
 0x0A

	)

350 
	#DSI_GET_RED_CHANNEL
 0x06

	)

351 
	#DSI_GET_SCANLINE
 0x45

	)

352 
	#DSI_GET_SIGNAL_MODE
 0x0E

	)

353 
	#DSI_NOP
 0x00

	)

354 
	#DSI_READ_DDB_CONTINUE
 0xA8

	)

355 
	#DSI_READ_DDB_START
 0xA1

	)

356 
	#DSI_READ_MEMORY_CONTINUE
 0x3E

	)

357 
	#DSI_READ_MEMORY_START
 0x2E

	)

358 
	#DSI_SET_3D_CONTROL
 0x3D

	)

359 
	#DSI_SET_ADDRESS_MODE
 0x36

	)

360 
	#DSI_SET_COLUMN_ADDRESS
 0x2A

	)

361 
	#DSI_SET_DISPLAY_OFF
 0x28

	)

362 
	#DSI_SET_DISPLAY_ON
 0x29

	)

363 
	#DSI_SET_GAMMA_CURVE
 0x26

	)

364 
	#DSI_SET_PAGE_ADDRESS
 0x2B

	)

365 
	#DSI_SET_PARTIAL_COLUMNS
 0x31

	)

366 
	#DSI_SET_PARTIAL_ROWS
 0x30

	)

367 
	#DSI_SET_PIXEL_FORMAT
 0x3A

	)

368 
	#DSI_SET_SCROLL_AREA
 0x33

	)

369 
	#DSI_SET_SCROLL_START
 0x37

	)

370 
	#DSI_SET_TEAR_OFF
 0x34

	)

371 
	#DSI_SET_TEAR_ON
 0x35

	)

372 
	#DSI_SET_TEAR_SCANLINE
 0x44

	)

373 
	#DSI_SET_VSYNC_TIMING
 0x40

	)

374 
	#DSI_SOFT_RESET
 0x01

	)

375 
	#DSI_WRITE_LUT
 0x2D

	)

376 
	#DSI_WRITE_MEMORY_CONTINUE
 0x3C

	)

377 
	#DSI_WRITE_MEMORY_START
 0x2C

	)

385 
	#DSI_VID_MODE_NB_PULSES
 0

	)

386 
	#DSI_VID_MODE_NB_EVENTS
 1

	)

387 
	#DSI_VID_MODE_BURST
 2

	)

395 
	#DSI_COLOR_MODE_FULL
 0

	)

396 
	#DSI_COLOR_MODE_EIGHT
 
DSI_WCR_COLM


	)

404 
	#DSI_DISPLAY_ON
 0

	)

405 
	#DSI_DISPLAY_OFF
 
DSI_WCR_SHTDN


	)

413 
	#DSI_LP_COMMAND_DISABLE
 0

	)

414 
	#DSI_LP_COMMAND_ENABLE
 
DSI_VMCR_LPCE


	)

422 
	#DSI_LP_HFP_DISABLE
 0

	)

423 
	#DSI_LP_HFP_ENABLE
 
DSI_VMCR_LPHFPE


	)

431 
	#DSI_LP_HBP_DISABLE
 0

	)

432 
	#DSI_LP_HBP_ENABLE
 
DSI_VMCR_LPHBPE


	)

440 
	#DSI_LP_VACT_DISABLE
 0

	)

441 
	#DSI_LP_VACT_ENABLE
 
DSI_VMCR_LPVAE


	)

449 
	#DSI_LP_VFP_DISABLE
 0

	)

450 
	#DSI_LP_VFP_ENABLE
 
DSI_VMCR_LPVFPE


	)

458 
	#DSI_LP_VBP_DISABLE
 0

	)

459 
	#DSI_LP_VBP_ENABLE
 
DSI_VMCR_LPVBPE


	)

467 
	#DSI_LP_VSYNC_DISABLE
 0

	)

468 
	#DSI_LP_VSYNC_ENABLE
 
DSI_VMCR_LPVSAE


	)

476 
	#DSI_FBTAA_DISABLE
 0

	)

477 
	#DSI_FBTAA_ENABLE
 
DSI_VMCR_FBTAAE


	)

485 
	#DSI_TE_DSILINK
 0

	)

486 
	#DSI_TE_EXTERNAL
 
DSI_WCFGR_TESRC


	)

494 
	#DSI_TE_RISING_EDGE
 0

	)

495 
	#DSI_TE_FALLING_EDGE
 
DSI_WCFGR_TEPOL


	)

503 
	#DSI_VSYNC_FALLING
 0

	)

504 
	#DSI_VSYNC_RISING
 
DSI_WCFGR_VSPOL


	)

512 
	#DSI_AR_DISABLE
 0

	)

513 
	#DSI_AR_ENABLE
 
DSI_WCFGR_AR


	)

521 
	#DSI_TE_ACKNOWLEDGE_DISABLE
 0

	)

522 
	#DSI_TE_ACKNOWLEDGE_ENABLE
 
DSI_CMCR_TEARE


	)

530 
	#DSI_ACKNOWLEDGE_DISABLE
 0

	)

531 
	#DSI_ACKNOWLEDGE_ENABLE
 
DSI_CMCR_ARE


	)

539 
	#DSI_LP_GSW0P_DISABLE
 0

	)

540 
	#DSI_LP_GSW0P_ENABLE
 
DSI_CMCR_GSW0TX


	)

548 
	#DSI_LP_GSW1P_DISABLE
 0

	)

549 
	#DSI_LP_GSW1P_ENABLE
 
DSI_CMCR_GSW1TX


	)

557 
	#DSI_LP_GSW2P_DISABLE
 0

	)

558 
	#DSI_LP_GSW2P_ENABLE
 
DSI_CMCR_GSW2TX


	)

566 
	#DSI_LP_GSR0P_DISABLE
 0

	)

567 
	#DSI_LP_GSR0P_ENABLE
 
DSI_CMCR_GSR0TX


	)

575 
	#DSI_LP_GSR1P_DISABLE
 0

	)

576 
	#DSI_LP_GSR1P_ENABLE
 
DSI_CMCR_GSR1TX


	)

584 
	#DSI_LP_GSR2P_DISABLE
 0

	)

585 
	#DSI_LP_GSR2P_ENABLE
 
DSI_CMCR_GSR2TX


	)

593 
	#DSI_LP_GLW_DISABLE
 0

	)

594 
	#DSI_LP_GLW_ENABLE
 
DSI_CMCR_GLWTX


	)

602 
	#DSI_LP_DSW0P_DISABLE
 0

	)

603 
	#DSI_LP_DSW0P_ENABLE
 
DSI_CMCR_DSW0TX


	)

611 
	#DSI_LP_DSW1P_DISABLE
 0

	)

612 
	#DSI_LP_DSW1P_ENABLE
 
DSI_CMCR_DSW1TX


	)

620 
	#DSI_LP_DSR0P_DISABLE
 0

	)

621 
	#DSI_LP_DSR0P_ENABLE
 
DSI_CMCR_DSR0TX


	)

629 
	#DSI_LP_DLW_DISABLE
 0

	)

630 
	#DSI_LP_DLW_ENABLE
 
DSI_CMCR_DLWTX


	)

638 
	#DSI_LP_MRDP_DISABLE
 0

	)

639 
	#DSI_LP_MRDP_ENABLE
 
DSI_CMCR_MRDPS


	)

647 
	#DSI_HS_PM_DISABLE
 0

	)

648 
	#DSI_HS_PM_ENABLE
 
DSI_TCCR4_PM


	)

657 
	#DSI_AUTO_CLK_LANE_CTRL_DISABLE
 0

	)

658 
	#DSI_AUTO_CLK_LANE_CTRL_ENABLE
 
DSI_CLCR_ACR


	)

666 
	#DSI_ONE_DATA_LANE
 0

	)

667 
	#DSI_TWO_DATA_LANES
 1

	)

675 
	#DSI_FLOW_CONTROL_CRC_RX
 
DSI_PCR_CRCRXE


	)

676 
	#DSI_FLOW_CONTROL_ECC_RX
 
DSI_PCR_ECCRXE


	)

677 
	#DSI_FLOW_CONTROL_BTA
 
DSI_PCR_BTAE


	)

678 
	#DSI_FLOW_CONTROL_EOTP_RX
 
DSI_PCR_ETRXE


	)

679 
	#DSI_FLOW_CONTROL_EOTP_TX
 
DSI_PCR_ETTXE


	)

680 
	#DSI_FLOW_CONTROL_ALL
 (
DSI_FLOW_CONTROL_CRC_RX
 | 
DSI_FLOW_CONTROL_ECC_RX
 | \

681 
DSI_FLOW_CONTROL_BTA
 | 
DSI_FLOW_CONTROL_EOTP_RX
 | \

682 
DSI_FLOW_CONTROL_EOTP_TX
)

	)

690 
	#DSI_RGB565
 ((
ušt32_t
)0x00000000è

	)

691 
	#DSI_RGB666
 ((
ušt32_t
)0x00000003è

	)

692 
	#DSI_RGB888
 ((
ušt32_t
)0x00000005)

	)

700 
	#DSI_LOOSELY_PACKED_ENABLE
 
DSI_LCOLCR_LPE


	)

701 
	#DSI_LOOSELY_PACKED_DISABLE
 0

	)

709 
	#DSI_HSYNC_ACTIVE_HIGH
 0

	)

710 
	#DSI_HSYNC_ACTIVE_LOW
 
DSI_LPCR_HSP


	)

718 
	#DSI_VSYNC_ACTIVE_HIGH
 0

	)

719 
	#DSI_VSYNC_ACTIVE_LOW
 
DSI_LPCR_VSP


	)

727 
	#DSI_DATA_ENABLE_ACTIVE_HIGH
 0

	)

728 
	#DSI_DATA_ENABLE_ACTIVE_LOW
 
DSI_LPCR_DEP


	)

736 
	#DSI_PLL_IN_DIV1
 ((
ušt32_t
)0x00000001)

	)

737 
	#DSI_PLL_IN_DIV2
 ((
ušt32_t
)0x00000002)

	)

738 
	#DSI_PLL_IN_DIV3
 ((
ušt32_t
)0x00000003)

	)

739 
	#DSI_PLL_IN_DIV4
 ((
ušt32_t
)0x00000004)

	)

740 
	#DSI_PLL_IN_DIV5
 ((
ušt32_t
)0x00000005)

	)

741 
	#DSI_PLL_IN_DIV6
 ((
ušt32_t
)0x00000006)

	)

742 
	#DSI_PLL_IN_DIV7
 ((
ušt32_t
)0x00000007)

	)

750 
	#DSI_PLL_OUT_DIV1
 ((
ušt32_t
)0x00000000)

	)

751 
	#DSI_PLL_OUT_DIV2
 ((
ušt32_t
)0x00000001)

	)

752 
	#DSI_PLL_OUT_DIV4
 ((
ušt32_t
)0x00000002)

	)

753 
	#DSI_PLL_OUT_DIV8
 ((
ušt32_t
)0x00000003)

	)

761 
	#DSI_FLAG_TE
 
DSI_WISR_TEIF


	)

762 
	#DSI_FLAG_ER
 
DSI_WISR_ERIF


	)

763 
	#DSI_FLAG_BUSY
 
DSI_WISR_BUSY


	)

764 
	#DSI_FLAG_PLLLS
 
DSI_WISR_PLLLS


	)

765 
	#DSI_FLAG_PLLL
 
DSI_WISR_PLLLIF


	)

766 
	#DSI_FLAG_PLLU
 
DSI_WISR_PLLUIF


	)

767 
	#DSI_FLAG_RRS
 
DSI_WISR_RRS


	)

768 
	#DSI_FLAG_RR
 
DSI_WISR_RRIF


	)

776 
	#DSI_IT_TE
 
DSI_WIER_TEIE


	)

777 
	#DSI_IT_ER
 
DSI_WIER_ERIE


	)

778 
	#DSI_IT_PLLL
 
DSI_WIER_PLLLIE


	)

779 
	#DSI_IT_PLLU
 
DSI_WIER_PLLUIE


	)

780 
	#DSI_IT_RR
 
DSI_WIER_RRIE


	)

788 
	#DSI_DCS_SHORT_PKT_WRITE_P0
 ((
ušt32_t
)0x00000005è

	)

789 
	#DSI_DCS_SHORT_PKT_WRITE_P1
 ((
ušt32_t
)0x00000015è

	)

790 
	#DSI_GEN_SHORT_PKT_WRITE_P0
 ((
ušt32_t
)0x00000003è

	)

791 
	#DSI_GEN_SHORT_PKT_WRITE_P1
 ((
ušt32_t
)0x00000013è

	)

792 
	#DSI_GEN_SHORT_PKT_WRITE_P2
 ((
ušt32_t
)0x00000023è

	)

800 
	#DSI_DCS_LONG_PKT_WRITE
 ((
ušt32_t
)0x00000039è

	)

801 
	#DSI_GEN_LONG_PKT_WRITE
 ((
ušt32_t
)0x00000029è

	)

809 
	#DSI_DCS_SHORT_PKT_READ
 ((
ušt32_t
)0x00000006è

	)

810 
	#DSI_GEN_SHORT_PKT_READ_P0
 ((
ušt32_t
)0x00000004è

	)

811 
	#DSI_GEN_SHORT_PKT_READ_P1
 ((
ušt32_t
)0x00000014è

	)

812 
	#DSI_GEN_SHORT_PKT_READ_P2
 ((
ušt32_t
)0x00000024è

	)

820 
	#HAL_DSI_ERROR_NONE
 0

	)

821 
	#HAL_DSI_ERROR_ACK
 ((
ušt32_t
)0x00000001è

	)

822 
	#HAL_DSI_ERROR_PHY
 ((
ušt32_t
)0x00000002è

	)

823 
	#HAL_DSI_ERROR_TX
 ((
ušt32_t
)0x00000004è

	)

824 
	#HAL_DSI_ERROR_RX
 ((
ušt32_t
)0x00000008è

	)

825 
	#HAL_DSI_ERROR_ECC
 ((
ušt32_t
)0x00000010è

	)

826 
	#HAL_DSI_ERROR_CRC
 ((
ušt32_t
)0x00000020è

	)

827 
	#HAL_DSI_ERROR_PSE
 ((
ušt32_t
)0x00000040è

	)

828 
	#HAL_DSI_ERROR_EOT
 ((
ušt32_t
)0x00000080è

	)

829 
	#HAL_DSI_ERROR_OVF
 ((
ušt32_t
)0x00000100è

	)

830 
	#HAL_DSI_ERROR_GEN
 ((
ušt32_t
)0x00000200è

	)

838 
	#DSI_CLOCK_LANE
 ((
ušt32_t
)0x00000000)

	)

839 
	#DSI_DATA_LANES
 ((
ušt32_t
)0x00000001)

	)

847 
	#DSI_SLEW_RATE_HSTX
 ((
ušt32_t
)0x00000000)

	)

848 
	#DSI_SLEW_RATE_LPTX
 ((
ušt32_t
)0x00000001)

	)

849 
	#DSI_HS_DELAY
 ((
ušt32_t
)0x00000002)

	)

857 
	#DSI_SWAP_LANE_PINS
 ((
ušt32_t
)0x00000000)

	)

858 
	#DSI_INVERT_HS_SIGNAL
 ((
ušt32_t
)0x00000001)

	)

866 
	#DSI_CLOCK_LANE
 ((
ušt32_t
)0x00000000)

	)

867 
	#DSI_DATA_LANE0
 ((
ušt32_t
)0x00000001)

	)

868 
	#DSI_DATA_LANE1
 ((
ušt32_t
)0x00000002)

	)

876 
	#DSI_TCLK_POST
 ((
ušt32_t
)0x00000000)

	)

877 
	#DSI_TLPX_CLK
 ((
ušt32_t
)0x00000001)

	)

878 
	#DSI_THS_EXIT
 ((
ušt32_t
)0x00000002)

	)

879 
	#DSI_TLPX_DATA
 ((
ušt32_t
)0x00000003)

	)

880 
	#DSI_THS_ZERO
 ((
ušt32_t
)0x00000004)

	)

881 
	#DSI_THS_TRAIL
 ((
ušt32_t
)0x00000005)

	)

882 
	#DSI_THS_PREPARE
 ((
ušt32_t
)0x00000006)

	)

883 
	#DSI_TCLK_ZERO
 ((
ušt32_t
)0x00000007)

	)

884 
	#DSI_TCLK_PREPARE
 ((
ušt32_t
)0x00000008)

	)

895 
	#__HAL_DSI_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
DSI_CR_EN
)

	)

902 
	#__HAL_DSI_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~
DSI_CR_EN
)

	)

909 
	#__HAL_DSI_WRAPPER_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
WCR
 |ð
DSI_WCR_DSIEN
)

	)

916 
	#__HAL_DSI_WRAPPER_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
WCR
 &ð~
DSI_WCR_DSIEN
)

	)

923 
	#__HAL_DSI_PLL_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
WRPCR
 |ð
DSI_WRPCR_PLLEN
)

	)

930 
	#__HAL_DSI_PLL_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
WRPCR
 &ð~
DSI_WRPCR_PLLEN
)

	)

937 
	#__HAL_DSI_REG_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
WRPCR
 |ð
DSI_WRPCR_REGEN
)

	)

944 
	#__HAL_DSI_REG_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
WRPCR
 &ð~
DSI_WRPCR_REGEN
)

	)

961 
	#__HAL_DSI_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
WISR
 & (__FLAG__))

	)

975 
	#__HAL_DSI_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
WIFCR
 = (__FLAG__))

	)

989 
	#__HAL_DSI_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
WIER
 |ð(__INTERRUPT__))

	)

1003 
	#__HAL_DSI_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
WIER
 &ð~(__INTERRUPT__))

	)

1017 
	#__HAL_DSI_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
WISR
 & (__INTERRUPT__))

	)

1023 
HAL_StusTy³Def
 
HAL_DSI_In™
(
DSI_HªdËTy³Def
 *
hdsi
, 
DSI_PLLIn™Ty³Def
 *
PLLIn™
);

1024 
HAL_StusTy³Def
 
HAL_DSI_DeIn™
(
DSI_HªdËTy³Def
 *
hdsi
);

1025 
HAL_DSI_M¥In™
(
DSI_HªdËTy³Def
 *
hdsi
);

1026 
HAL_DSI_M¥DeIn™
(
DSI_HªdËTy³Def
 *
hdsi
);

1028 
HAL_DSI_IRQHªdËr
(
DSI_HªdËTy³Def
 *
hdsi
);

1029 
HAL_DSI_T—ršgEfãùC®lback
(
DSI_HªdËTy³Def
 *
hdsi
);

1030 
HAL_DSI_EndOfReäeshC®lback
(
DSI_HªdËTy³Def
 *
hdsi
);

1031 
HAL_DSI_E¼ÜC®lback
(
DSI_HªdËTy³Def
 *
hdsi
);

1033 
HAL_StusTy³Def
 
HAL_DSI_S‘G’”icVCID
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
Vœtu®ChªÃlID
);

1034 
HAL_StusTy³Def
 
HAL_DSI_CÚfigVideoMode
(
DSI_HªdËTy³Def
 *
hdsi
, 
DSI_VidCfgTy³Def
 *
VidCfg
);

1035 
HAL_StusTy³Def
 
HAL_DSI_CÚfigAd­‹dCommªdMode
(
DSI_HªdËTy³Def
 *
hdsi
, 
DSI_CmdCfgTy³Def
 *
CmdCfg
);

1036 
HAL_StusTy³Def
 
HAL_DSI_CÚfigCommªd
(
DSI_HªdËTy³Def
 *
hdsi
, 
DSI_LPCmdTy³Def
 *
LPCmd
);

1037 
HAL_StusTy³Def
 
HAL_DSI_CÚfigFlowCÚŒÞ
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
FlowCÚŒÞ
);

1038 
HAL_StusTy³Def
 
HAL_DSI_CÚfigPhyTim”
(
DSI_HªdËTy³Def
 *
hdsi
, 
DSI_PHY_Tim”Ty³Def
 *
PhyTimšgs
);

1039 
HAL_StusTy³Def
 
HAL_DSI_CÚfigHo¡Timeouts
(
DSI_HªdËTy³Def
 *
hdsi
, 
DSI_HOST_TimeoutTy³Def
 *
Ho¡Timeouts
);

1040 
HAL_StusTy³Def
 
HAL_DSI_S¹
(
DSI_HªdËTy³Def
 *
hdsi
);

1041 
HAL_StusTy³Def
 
HAL_DSI_StÝ
(
DSI_HªdËTy³Def
 *
hdsi
);

1042 
HAL_StusTy³Def
 
HAL_DSI_Reäesh
(
DSI_HªdËTy³Def
 *
hdsi
);

1043 
HAL_StusTy³Def
 
HAL_DSI_CÞÜMode
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
CÞÜMode
);

1044 
HAL_StusTy³Def
 
HAL_DSI_Shutdown
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
Shutdown
);

1045 
HAL_StusTy³Def
 
HAL_DSI_ShÜtWr™e
(
DSI_HªdËTy³Def
 *
hdsi
,

1046 
ušt32_t
 
ChªÃlID
,

1047 
ušt32_t
 
Mode
,

1048 
ušt32_t
 
P¬am1
,

1049 
ušt32_t
 
P¬am2
);

1050 
HAL_StusTy³Def
 
HAL_DSI_LÚgWr™e
(
DSI_HªdËTy³Def
 *
hdsi
,

1051 
ušt32_t
 
ChªÃlID
,

1052 
ušt32_t
 
Mode
,

1053 
ušt32_t
 
Nb·¿ms
,

1054 
ušt32_t
 
P¬am1
,

1055 
ušt8_t
* 
P¬am‘”sTabË
);

1056 
HAL_StusTy³Def
 
HAL_DSI_R—d
(
DSI_HªdËTy³Def
 *
hdsi
,

1057 
ušt32_t
 
ChªÃlNbr
,

1058 
ušt8_t
* 
A¼ay
,

1059 
ušt32_t
 
Size
,

1060 
ušt32_t
 
Mode
,

1061 
ušt32_t
 
DCSCmd
,

1062 
ušt8_t
* 
P¬am‘”sTabË
);

1063 
HAL_StusTy³Def
 
HAL_DSI_EÁ”ULPMD©a
(
DSI_HªdËTy³Def
 *
hdsi
);

1064 
HAL_StusTy³Def
 
HAL_DSI_Ex™ULPMD©a
(
DSI_HªdËTy³Def
 *
hdsi
);

1065 
HAL_StusTy³Def
 
HAL_DSI_EÁ”ULPM
(
DSI_HªdËTy³Def
 *
hdsi
);

1066 
HAL_StusTy³Def
 
HAL_DSI_Ex™ULPM
(
DSI_HªdËTy³Def
 *
hdsi
);

1068 
HAL_StusTy³Def
 
HAL_DSI_P©‹ºG’”©ÜS¹
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
Mode
, ušt32_ˆ
Or›Á©iÚ
);

1069 
HAL_StusTy³Def
 
HAL_DSI_P©‹ºG’”©ÜStÝ
(
DSI_HªdËTy³Def
 *
hdsi
);

1071 
HAL_StusTy³Def
 
HAL_DSI_S‘SËwR©eAndD–ayTunšg
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
CommD–ay
, ušt32_ˆ
Lªe
, ušt32_ˆ
V®ue
);

1072 
HAL_StusTy³Def
 
HAL_DSI_S‘LowPow”RXFž‹r
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
F»qu’cy
);

1073 
HAL_StusTy³Def
 
HAL_DSI_S‘SDD
(
DSI_HªdËTy³Def
 *
hdsi
, 
FunùiÚ®S‹
 
S‹
);

1074 
HAL_StusTy³Def
 
HAL_DSI_S‘LªePšsCÚfigu¿tiÚ
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
Cu¡omLªe
, ušt32_ˆ
Lªe
, 
FunùiÚ®S‹
 
S‹
);

1075 
HAL_StusTy³Def
 
HAL_DSI_S‘PHYTimšgs
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
Timšg
, 
FunùiÚ®S‹
 
S‹
, ušt32_ˆ
V®ue
);

1076 
HAL_StusTy³Def
 
HAL_DSI_FÜûTXStÝMode
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
Lªe
, 
FunùiÚ®S‹
 
S‹
);

1077 
HAL_StusTy³Def
 
HAL_DSI_FÜûRXLowPow”
(
DSI_HªdËTy³Def
 *
hdsi
, 
FunùiÚ®S‹
 
S‹
);

1078 
HAL_StusTy³Def
 
HAL_DSI_FÜûD©aLªesInRX
(
DSI_HªdËTy³Def
 *
hdsi
, 
FunùiÚ®S‹
 
S‹
);

1079 
HAL_StusTy³Def
 
HAL_DSI_S‘PuÎDown
(
DSI_HªdËTy³Def
 *
hdsi
, 
FunùiÚ®S‹
 
S‹
);

1080 
HAL_StusTy³Def
 
HAL_DSI_S‘CÚ‹ÁiÚD‘eùiÚOff
(
DSI_HªdËTy³Def
 *
hdsi
, 
FunùiÚ®S‹
 
S‹
);

1082 
ušt32_t
 
HAL_DSI_G‘E¼Ü
(
DSI_HªdËTy³Def
 *
hdsi
);

1083 
HAL_StusTy³Def
 
HAL_DSI_CÚfigE¼ÜMÚ™Ü
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
AùiveE¼Üs
);

1084 
HAL_DSI_S‹Ty³Def
 
HAL_DSI_G‘S‹
(
DSI_HªdËTy³Def
 *
hdsi
);

1120 
	#DSI_MAX_RETURN_PKT_SIZE
 ((
ušt32_t
)0x00000037è

	)

1129 
	#IS_DSI_PLL_NDIV
(
NDIV
è((10 <ð(NDIV)è&& ((NDIVè<ð125))

	)

1130 
	#IS_DSI_PLL_IDF
(
IDF
è(((IDFè=ð
DSI_PLL_IN_DIV1
) || \

1131 ((
IDF
è=ð
DSI_PLL_IN_DIV2
) || \

1132 ((
IDF
è=ð
DSI_PLL_IN_DIV3
) || \

1133 ((
IDF
è=ð
DSI_PLL_IN_DIV4
) || \

1134 ((
IDF
è=ð
DSI_PLL_IN_DIV5
) || \

1135 ((
IDF
è=ð
DSI_PLL_IN_DIV6
) || \

1136 ((
IDF
è=ð
DSI_PLL_IN_DIV7
))

	)

1137 
	#IS_DSI_PLL_ODF
(
ODF
è(((ODFè=ð
DSI_PLL_OUT_DIV1
) || \

1138 ((
ODF
è=ð
DSI_PLL_OUT_DIV2
) || \

1139 ((
ODF
è=ð
DSI_PLL_OUT_DIV4
) || \

1140 ((
ODF
è=ð
DSI_PLL_OUT_DIV8
))

	)

1141 
	#IS_DSI_AUTO_CLKLANE_CONTROL
(
AutoClkLªe
è(((AutoClkLªeè=ð
DSI_AUTO_CLK_LANE_CTRL_DISABLE
è|| ((AutoClkLªeè=ð
DSI_AUTO_CLK_LANE_CTRL_ENABLE
))

	)

1142 
	#IS_DSI_NUMBER_OF_LANES
(
Numb”OfLªes
è(((Numb”OfLªesè=ð
DSI_ONE_DATA_LANE
è|| ((Numb”OfLªesè=ð
DSI_TWO_DATA_LANES
))

	)

1143 
	#IS_DSI_FLOW_CONTROL
(
FlowCÚŒÞ
è(((FlowCÚŒÞè| 
DSI_FLOW_CONTROL_ALL
è=ðDSI_FLOW_CONTROL_ALL)

	)

1144 
	#IS_DSI_COLOR_CODING
(
CÞÜCodšg
è((CÞÜCodšgè<ð5)

	)

1145 
	#IS_DSI_LOOSELY_PACKED
(
Loo£lyPacked
è(((Loo£lyPackedè=ð
DSI_LOOSELY_PACKED_ENABLE
è|| ((Loo£lyPackedè=ð
DSI_LOOSELY_PACKED_DISABLE
))

	)

1146 
	#IS_DSI_DE_POLARITY
(
D©aEÇbË
è(((D©aEÇbËè=ð
DSI_DATA_ENABLE_ACTIVE_HIGH
è|| ((D©aEÇbËè=ð
DSI_DATA_ENABLE_ACTIVE_LOW
))

	)

1147 
	#IS_DSI_VSYNC_POLARITY
(
VSYNC
è(((VSYNCè=ð
DSI_VSYNC_ACTIVE_HIGH
è|| ((VSYNCè=ð
DSI_VSYNC_ACTIVE_LOW
))

	)

1148 
	#IS_DSI_HSYNC_POLARITY
(
HSYNC
è(((HSYNCè=ð
DSI_HSYNC_ACTIVE_HIGH
è|| ((HSYNCè=ð
DSI_HSYNC_ACTIVE_LOW
))

	)

1149 
	#IS_DSI_VIDEO_MODE_TYPE
(
VideoModeTy³
è(((VideoModeTy³è=ð
DSI_VID_MODE_NB_PULSES
) || \

1150 ((
VideoModeTy³
è=ð
DSI_VID_MODE_NB_EVENTS
) || \

1151 ((
VideoModeTy³
è=ð
DSI_VID_MODE_BURST
))

	)

1152 
	#IS_DSI_COLOR_MODE
(
CÞÜMode
è(((CÞÜModeè=ð
DSI_COLOR_MODE_FULL
è|| ((CÞÜModeè=ð
DSI_COLOR_MODE_EIGHT
))

	)

1153 
	#IS_DSI_SHUT_DOWN
(
ShutDown
è(((ShutDownè=ð
DSI_DISPLAY_ON
è|| ((ShutDownè=ð
DSI_DISPLAY_OFF
))

	)

1154 
	#IS_DSI_LP_COMMAND
(
LPCommªd
è(((LPCommªdè=ð
DSI_LP_COMMAND_DISABLE
è|| ((LPCommªdè=ð
DSI_LP_COMMAND_ENABLE
))

	)

1155 
	#IS_DSI_LP_HFP
(
LPHFP
è(((LPHFPè=ð
DSI_LP_HFP_DISABLE
è|| ((LPHFPè=ð
DSI_LP_HFP_ENABLE
))

	)

1156 
	#IS_DSI_LP_HBP
(
LPHBP
è(((LPHBPè=ð
DSI_LP_HBP_DISABLE
è|| ((LPHBPè=ð
DSI_LP_HBP_ENABLE
))

	)

1157 
	#IS_DSI_LP_VACTIVE
(
LPVAùive
è(((LPVAùiveè=ð
DSI_LP_VACT_DISABLE
è|| ((LPVAùiveè=ð
DSI_LP_VACT_ENABLE
))

	)

1158 
	#IS_DSI_LP_VFP
(
LPVFP
è(((LPVFPè=ð
DSI_LP_VFP_DISABLE
è|| ((LPVFPè=ð
DSI_LP_VFP_ENABLE
))

	)

1159 
	#IS_DSI_LP_VBP
(
LPVBP
è(((LPVBPè=ð
DSI_LP_VBP_DISABLE
è|| ((LPVBPè=ð
DSI_LP_VBP_ENABLE
))

	)

1160 
	#IS_DSI_LP_VSYNC
(
LPVSYNC
è(((LPVSYNCè=ð
DSI_LP_VSYNC_DISABLE
è|| ((LPVSYNCè=ð
DSI_LP_VSYNC_ENABLE
))

	)

1161 
	#IS_DSI_FBTAA
(
F¿meBTAAcknowËdge
è(((F¿meBTAAcknowËdgeè=ð
DSI_FBTAA_DISABLE
è|| ((F¿meBTAAcknowËdgeè=ð
DSI_FBTAA_ENABLE
))

	)

1162 
	#IS_DSI_TE_SOURCE
(
TESourû
è(((TESourûè=ð
DSI_TE_DSILINK
è|| ((TESourûè=ð
DSI_TE_EXTERNAL
))

	)

1163 
	#IS_DSI_TE_POLARITY
(
TEPÞ¬™y
è(((TEPÞ¬™yè=ð
DSI_TE_RISING_EDGE
è|| ((TEPÞ¬™yè=ð
DSI_TE_FALLING_EDGE
))

	)

1164 
	#IS_DSI_AUTOMATIC_REFRESH
(
Autom©icReäesh
è(((Autom©icReäeshè=ð
DSI_AR_DISABLE
è|| ((Autom©icReäeshè=ð
DSI_AR_ENABLE
))

	)

1165 
	#IS_DSI_VS_POLARITY
(
VSPÞ¬™y
è(((VSPÞ¬™yè=ð
DSI_VSYNC_FALLING
è|| ((VSPÞ¬™yè=ð
DSI_VSYNC_RISING
))

	)

1166 
	#IS_DSI_TE_ACK_REQUEST
(
TEAcknowËdgeReque¡
è(((TEAcknowËdgeReque¡è=ð
DSI_TE_ACKNOWLEDGE_DISABLE
è|| ((TEAcknowËdgeReque¡è=ð
DSI_TE_ACKNOWLEDGE_ENABLE
))

	)

1167 
	#IS_DSI_ACK_REQUEST
(
AcknowËdgeReque¡
è(((AcknowËdgeReque¡è=ð
DSI_ACKNOWLEDGE_DISABLE
è|| ((AcknowËdgeReque¡è=ð
DSI_ACKNOWLEDGE_ENABLE
))

	)

1168 
	#IS_DSI_LP_GSW0P
(
LP_GSW0P
è(((LP_GSW0Pè=ð
DSI_LP_GSW0P_DISABLE
è|| ((LP_GSW0Pè=ð
DSI_LP_GSW0P_ENABLE
))

	)

1169 
	#IS_DSI_LP_GSW1P
(
LP_GSW1P
è(((LP_GSW1Pè=ð
DSI_LP_GSW1P_DISABLE
è|| ((LP_GSW1Pè=ð
DSI_LP_GSW1P_ENABLE
))

	)

1170 
	#IS_DSI_LP_GSW2P
(
LP_GSW2P
è(((LP_GSW2Pè=ð
DSI_LP_GSW2P_DISABLE
è|| ((LP_GSW2Pè=ð
DSI_LP_GSW2P_ENABLE
))

	)

1171 
	#IS_DSI_LP_GSR0P
(
LP_GSR0P
è(((LP_GSR0Pè=ð
DSI_LP_GSR0P_DISABLE
è|| ((LP_GSR0Pè=ð
DSI_LP_GSR0P_ENABLE
))

	)

1172 
	#IS_DSI_LP_GSR1P
(
LP_GSR1P
è(((LP_GSR1Pè=ð
DSI_LP_GSR1P_DISABLE
è|| ((LP_GSR1Pè=ð
DSI_LP_GSR1P_ENABLE
))

	)

1173 
	#IS_DSI_LP_GSR2P
(
LP_GSR2P
è(((LP_GSR2Pè=ð
DSI_LP_GSR2P_DISABLE
è|| ((LP_GSR2Pè=ð
DSI_LP_GSR2P_ENABLE
))

	)

1174 
	#IS_DSI_LP_GLW
(
LP_GLW
è(((LP_GLWè=ð
DSI_LP_GLW_DISABLE
è|| ((LP_GLWè=ð
DSI_LP_GLW_ENABLE
))

	)

1175 
	#IS_DSI_LP_DSW0P
(
LP_DSW0P
è(((LP_DSW0Pè=ð
DSI_LP_DSW0P_DISABLE
è|| ((LP_DSW0Pè=ð
DSI_LP_DSW0P_ENABLE
))

	)

1176 
	#IS_DSI_LP_DSW1P
(
LP_DSW1P
è(((LP_DSW1Pè=ð
DSI_LP_DSW1P_DISABLE
è|| ((LP_DSW1Pè=ð
DSI_LP_DSW1P_ENABLE
))

	)

1177 
	#IS_DSI_LP_DSR0P
(
LP_DSR0P
è(((LP_DSR0Pè=ð
DSI_LP_DSR0P_DISABLE
è|| ((LP_DSR0Pè=ð
DSI_LP_DSR0P_ENABLE
))

	)

1178 
	#IS_DSI_LP_DLW
(
LP_DLW
è(((LP_DLWè=ð
DSI_LP_DLW_DISABLE
è|| ((LP_DLWè=ð
DSI_LP_DLW_ENABLE
))

	)

1179 
	#IS_DSI_LP_MRDP
(
LP_MRDP
è(((LP_MRDPè=ð
DSI_LP_MRDP_DISABLE
è|| ((LP_MRDPè=ð
DSI_LP_MRDP_ENABLE
))

	)

1180 
	#IS_DSI_SHORT_WRITE_PACKET_TYPE
(
MODE
è(((MODEè=ð
DSI_DCS_SHORT_PKT_WRITE_P0
) || \

1181 ((
MODE
è=ð
DSI_DCS_SHORT_PKT_WRITE_P1
) || \

1182 ((
MODE
è=ð
DSI_GEN_SHORT_PKT_WRITE_P0
) || \

1183 ((
MODE
è=ð
DSI_GEN_SHORT_PKT_WRITE_P1
) || \

1184 ((
MODE
è=ð
DSI_GEN_SHORT_PKT_WRITE_P2
))

	)

1185 
	#IS_DSI_LONG_WRITE_PACKET_TYPE
(
MODE
è(((MODEè=ð
DSI_DCS_LONG_PKT_WRITE
) || \

1186 ((
MODE
è=ð
DSI_GEN_LONG_PKT_WRITE
))

	)

1187 
	#IS_DSI_READ_PACKET_TYPE
(
MODE
è(((MODEè=ð
DSI_DCS_SHORT_PKT_READ
) || \

1188 ((
MODE
è=ð
DSI_GEN_SHORT_PKT_READ_P0
) || \

1189 ((
MODE
è=ð
DSI_GEN_SHORT_PKT_READ_P1
) || \

1190 ((
MODE
è=ð
DSI_GEN_SHORT_PKT_READ_P2
))

	)

1191 
	#IS_DSI_COMMUNICATION_DELAY
(
CommD–ay
è(((CommD–ayè=ð
DSI_SLEW_RATE_HSTX
è|| ((CommD–ayè=ð
DSI_SLEW_RATE_LPTX
è|| ((CommD–ayè=ð
DSI_HS_DELAY
))

	)

1192 
	#IS_DSI_LANE_GROUP
(
Lªe
è(((Lªeè=ð
DSI_CLOCK_LANE
è|| ((Lªeè=ð
DSI_DATA_LANES
))

	)

1193 
	#IS_DSI_CUSTOM_LANE
(
Cu¡omLªe
è(((Cu¡omLªeè=ð
DSI_SWAP_LANE_PINS
è|| ((Cu¡omLªeè=ð
DSI_INVERT_HS_SIGNAL
))

	)

1194 
	#IS_DSI_LANE
(
Lªe
è(((Lªeè=ð
DSI_CLOCK_LANE
è|| ((Lªeè=ð
DSI_DATA_LANE0
è|| ((Lªeè=ð
DSI_DATA_LANE1
))

	)

1195 
	#IS_DSI_PHY_TIMING
(
Timšg
è(((Timšgè=ð
DSI_TCLK_POST
 ) || \

1196 ((
Timšg
è=ð
DSI_TLPX_CLK
 ) || \

1197 ((
Timšg
è=ð
DSI_THS_EXIT
 ) || \

1198 ((
Timšg
è=ð
DSI_TLPX_DATA
 ) || \

1199 ((
Timšg
è=ð
DSI_THS_ZERO
 ) || \

1200 ((
Timšg
è=ð
DSI_THS_TRAIL
 ) || \

1201 ((
Timšg
è=ð
DSI_THS_PREPARE
 ) || \

1202 ((
Timšg
è=ð
DSI_TCLK_ZERO
 ) || \

1203 ((
Timšg
è=ð
DSI_TCLK_PREPARE
))

	)

1236 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_eth.h

39 #iâdeà
__STM32F4xx_HAL_ETH_H


40 
	#__STM32F4xx_HAL_ETH_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F407xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F427xx
è|| defšed(
STM32F437xx
) ||\

47 
defšed
(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

49 
	~"¡m32f4xx_h®_def.h
"

62 
	#IS_ETH_PHY_ADDRESS
(
ADDRESS
è((ADDRESSè<ð0x20)

	)

63 
	#IS_ETH_AUTONEGOTIATION
(
CMD
è(((CMDè=ð
ETH_AUTONEGOTIATION_ENABLE
) || \

64 ((
CMD
è=ð
ETH_AUTONEGOTIATION_DISABLE
))

	)

65 
	#IS_ETH_SPEED
(
SPEED
è(((SPEEDè=ð
ETH_SPEED_10M
) || \

66 ((
SPEED
è=ð
ETH_SPEED_100M
))

	)

67 
	#IS_ETH_DUPLEX_MODE
(
MODE
è(((MODEè=ð
ETH_MODE_FULLDUPLEX
) || \

68 ((
MODE
è=ð
ETH_MODE_HALFDUPLEX
))

	)

69 
	#IS_ETH_RX_MODE
(
MODE
è(((MODEè=ð
ETH_RXPOLLING_MODE
) || \

70 ((
MODE
è=ð
ETH_RXINTERRUPT_MODE
))

	)

71 
	#IS_ETH_CHECKSUM_MODE
(
MODE
è(((MODEè=ð
ETH_CHECKSUM_BY_HARDWARE
) || \

72 ((
MODE
è=ð
ETH_CHECKSUM_BY_SOFTWARE
))

	)

73 
	#IS_ETH_MEDIA_INTERFACE
(
MODE
è(((MODEè=ð
ETH_MEDIA_INTERFACE_MII
) || \

74 ((
MODE
è=ð
ETH_MEDIA_INTERFACE_RMII
))

	)

75 
	#IS_ETH_WATCHDOG
(
CMD
è(((CMDè=ð
ETH_WATCHDOG_ENABLE
) || \

76 ((
CMD
è=ð
ETH_WATCHDOG_DISABLE
))

	)

77 
	#IS_ETH_JABBER
(
CMD
è(((CMDè=ð
ETH_JABBER_ENABLE
) || \

78 ((
CMD
è=ð
ETH_JABBER_DISABLE
))

	)

79 
	#IS_ETH_INTER_FRAME_GAP
(
GAP
è(((GAPè=ð
ETH_INTERFRAMEGAP_96BIT
) || \

80 ((
GAP
è=ð
ETH_INTERFRAMEGAP_88BIT
) || \

81 ((
GAP
è=ð
ETH_INTERFRAMEGAP_80BIT
) || \

82 ((
GAP
è=ð
ETH_INTERFRAMEGAP_72BIT
) || \

83 ((
GAP
è=ð
ETH_INTERFRAMEGAP_64BIT
) || \

84 ((
GAP
è=ð
ETH_INTERFRAMEGAP_56BIT
) || \

85 ((
GAP
è=ð
ETH_INTERFRAMEGAP_48BIT
) || \

86 ((
GAP
è=ð
ETH_INTERFRAMEGAP_40BIT
))

	)

87 
	#IS_ETH_CARRIER_SENSE
(
CMD
è(((CMDè=ð
ETH_CARRIERSENCE_ENABLE
) || \

88 ((
CMD
è=ð
ETH_CARRIERSENCE_DISABLE
))

	)

89 
	#IS_ETH_RECEIVE_OWN
(
CMD
è(((CMDè=ð
ETH_RECEIVEOWN_ENABLE
) || \

90 ((
CMD
è=ð
ETH_RECEIVEOWN_DISABLE
))

	)

91 
	#IS_ETH_LOOPBACK_MODE
(
CMD
è(((CMDè=ð
ETH_LOOPBACKMODE_ENABLE
) || \

92 ((
CMD
è=ð
ETH_LOOPBACKMODE_DISABLE
))

	)

93 
	#IS_ETH_CHECKSUM_OFFLOAD
(
CMD
è(((CMDè=ð
ETH_CHECKSUMOFFLAOD_ENABLE
) || \

94 ((
CMD
è=ð
ETH_CHECKSUMOFFLAOD_DISABLE
))

	)

95 
	#IS_ETH_RETRY_TRANSMISSION
(
CMD
è(((CMDè=ð
ETH_RETRYTRANSMISSION_ENABLE
) || \

96 ((
CMD
è=ð
ETH_RETRYTRANSMISSION_DISABLE
))

	)

97 
	#IS_ETH_AUTOMATIC_PADCRC_STRIP
(
CMD
è(((CMDè=ð
ETH_AUTOMATICPADCRCSTRIP_ENABLE
) || \

98 ((
CMD
è=ð
ETH_AUTOMATICPADCRCSTRIP_DISABLE
))

	)

99 
	#IS_ETH_BACKOFF_LIMIT
(
LIMIT
è(((LIMITè=ð
ETH_BACKOFFLIMIT_10
) || \

100 ((
LIMIT
è=ð
ETH_BACKOFFLIMIT_8
) || \

101 ((
LIMIT
è=ð
ETH_BACKOFFLIMIT_4
) || \

102 ((
LIMIT
è=ð
ETH_BACKOFFLIMIT_1
))

	)

103 
	#IS_ETH_DEFERRAL_CHECK
(
CMD
è(((CMDè=ð
ETH_DEFFERRALCHECK_ENABLE
) || \

104 ((
CMD
è=ð
ETH_DEFFERRALCHECK_DISABLE
))

	)

105 
	#IS_ETH_RECEIVE_ALL
(
CMD
è(((CMDè=ð
ETH_RECEIVEALL_ENABLE
) || \

106 ((
CMD
è=ð
ETH_RECEIVEAÎ_DISABLE
))

	)

107 
	#IS_ETH_SOURCE_ADDR_FILTER
(
CMD
è(((CMDè=ð
ETH_SOURCEADDRFILTER_NORMAL_ENABLE
) || \

108 ((
CMD
è=ð
ETH_SOURCEADDRFILTER_INVERSE_ENABLE
) || \

109 ((
CMD
è=ð
ETH_SOURCEADDRFILTER_DISABLE
))

	)

110 
	#IS_ETH_CONTROL_FRAMES
(
PASS
è(((PASSè=ð
ETH_PASSCONTROLFRAMES_BLOCKALL
) || \

111 ((
PASS
è=ð
ETH_PASSCONTROLFRAMES_FORWARDALL
) || \

112 ((
PASS
è=ð
ETH_PASSCONTROLFRAMES_FORWARDPASSEDADDRFILTER
))

	)

113 
	#IS_ETH_BROADCAST_FRAMES_RECEPTION
(
CMD
è(((CMDè=ð
ETH_BROADCASTFRAMESRECEPTION_ENABLE
) || \

114 ((
CMD
è=ð
ETH_BROADCASTFRAMESRECEPTION_DISABLE
))

	)

115 
	#IS_ETH_DESTINATION_ADDR_FILTER
(
FILTER
è(((FILTERè=ð
ETH_DESTINATIONADDRFILTER_NORMAL
) || \

116 ((
FILTER
è=ð
ETH_DESTINATIONADDRFILTER_INVERSE
))

	)

117 
	#IS_ETH_PROMISCUOUS_MODE
(
CMD
è(((CMDè=ð
ETH_PROMISCUOUS_MODE_ENABLE
) || \

118 ((
CMD
è=ð
ETH_PROMISCUOUS_MODE_DISABLE
))

	)

119 
	#IS_ETH_MULTICAST_FRAMES_FILTER
(
FILTER
è(((FILTERè=ð
ETH_MULTICASTFRAMESFILTER_PERFECTHASHTABLE
) || \

120 ((
FILTER
è=ð
ETH_MULTICASTFRAMESFILTER_HASHTABLE
) || \

121 ((
FILTER
è=ð
ETH_MULTICASTFRAMESFILTER_PERFECT
) || \

122 ((
FILTER
è=ð
ETH_MULTICASTFRAMESFILTER_NONE
))

	)

123 
	#IS_ETH_UNICAST_FRAMES_FILTER
(
FILTER
è(((FILTERè=ð
ETH_UNICASTFRAMESFILTER_PERFECTHASHTABLE
) || \

124 ((
FILTER
è=ð
ETH_UNICASTFRAMESFILTER_HASHTABLE
) || \

125 ((
FILTER
è=ð
ETH_UNICASTFRAMESFILTER_PERFECT
))

	)

126 
	#IS_ETH_PAUSE_TIME
(
TIME
è((TIMEè<ð0xFFFF)

	)

127 
	#IS_ETH_ZEROQUANTA_PAUSE
(
CMD
è(((CMDè=ð
ETH_ZEROQUANTAPAUSE_ENABLE
) || \

128 ((
CMD
è=ð
ETH_ZEROQUANTAPAUSE_DISABLE
))

	)

129 
	#IS_ETH_PAUSE_LOW_THRESHOLD
(
THRESHOLD
è(((THRESHOLDè=ð
ETH_PAUSELOWTHRESHOLD_MINUS4
) || \

130 ((
THRESHOLD
è=ð
ETH_PAUSELOWTHRESHOLD_MINUS28
) || \

131 ((
THRESHOLD
è=ð
ETH_PAUSELOWTHRESHOLD_MINUS144
) || \

132 ((
THRESHOLD
è=ð
ETH_PAUSELOWTHRESHOLD_MINUS256
))

	)

133 
	#IS_ETH_UNICAST_PAUSE_FRAME_DETECT
(
CMD
è(((CMDè=ð
ETH_UNICASTPAUSEFRAMEDETECT_ENABLE
) || \

134 ((
CMD
è=ð
ETH_UNICASTPAUSEFRAMEDETECT_DISABLE
))

	)

135 
	#IS_ETH_RECEIVE_FLOWCONTROL
(
CMD
è(((CMDè=ð
ETH_RECEIVEFLOWCONTROL_ENABLE
) || \

136 ((
CMD
è=ð
ETH_RECEIVEFLOWCONTROL_DISABLE
))

	)

137 
	#IS_ETH_TRANSMIT_FLOWCONTROL
(
CMD
è(((CMDè=ð
ETH_TRANSMITFLOWCONTROL_ENABLE
) || \

138 ((
CMD
è=ð
ETH_TRANSMITFLOWCONTROL_DISABLE
))

	)

139 
	#IS_ETH_VLAN_TAG_COMPARISON
(
COMPARISON
è(((COMPARISONè=ð
ETH_VLANTAGCOMPARISON_12BIT
) || \

140 ((
COMPARISON
è=ð
ETH_VLANTAGCOMPARISON_16BIT
))

	)

141 
	#IS_ETH_VLAN_TAG_IDENTIFIER
(
IDENTIFIER
è((IDENTIFIERè<ð0xFFFF)

	)

142 
	#IS_ETH_MAC_ADDRESS0123
(
ADDRESS
è(((ADDRESSè=ð
ETH_MAC_ADDRESS0
) || \

143 ((
ADDRESS
è=ð
ETH_MAC_ADDRESS1
) || \

144 ((
ADDRESS
è=ð
ETH_MAC_ADDRESS2
) || \

145 ((
ADDRESS
è=ð
ETH_MAC_ADDRESS3
))

	)

146 
	#IS_ETH_MAC_ADDRESS123
(
ADDRESS
è(((ADDRESSè=ð
ETH_MAC_ADDRESS1
) || \

147 ((
ADDRESS
è=ð
ETH_MAC_ADDRESS2
) || \

148 ((
ADDRESS
è=ð
ETH_MAC_ADDRESS3
))

	)

149 
	#IS_ETH_MAC_ADDRESS_FILTER
(
FILTER
è(((FILTERè=ð
ETH_MAC_ADDRESSFILTER_SA
) || \

150 ((
FILTER
è=ð
ETH_MAC_ADDRESSFILTER_DA
))

	)

151 
	#IS_ETH_MAC_ADDRESS_MASK
(
MASK
è(((MASKè=ð
ETH_MAC_ADDRESSMASK_BYTE6
) || \

152 ((
MASK
è=ð
ETH_MAC_ADDRESSMASK_BYTE5
) || \

153 ((
MASK
è=ð
ETH_MAC_ADDRESSMASK_BYTE4
) || \

154 ((
MASK
è=ð
ETH_MAC_ADDRESSMASK_BYTE3
) || \

155 ((
MASK
è=ð
ETH_MAC_ADDRESSMASK_BYTE2
) || \

156 ((
MASK
è=ð
ETH_MAC_ADDRESSMASK_BYTE1
))

	)

157 
	#IS_ETH_DROP_TCPIP_CHECKSUM_FRAME
(
CMD
è(((CMDè=ð
ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE
) || \

158 ((
CMD
è=ð
ETH_DROPTCPIPCHECKSUMERRORFRAME_DISABLE
))

	)

159 
	#IS_ETH_RECEIVE_STORE_FORWARD
(
CMD
è(((CMDè=ð
ETH_RECEIVESTOREFORWARD_ENABLE
) || \

160 ((
CMD
è=ð
ETH_RECEIVESTOREFORWARD_DISABLE
))

	)

161 
	#IS_ETH_FLUSH_RECEIVE_FRAME
(
CMD
è(((CMDè=ð
ETH_FLUSHRECEIVEDFRAME_ENABLE
) || \

162 ((
CMD
è=ð
ETH_FLUSHRECEIVEDFRAME_DISABLE
))

	)

163 
	#IS_ETH_TRANSMIT_STORE_FORWARD
(
CMD
è(((CMDè=ð
ETH_TRANSMITSTOREFORWARD_ENABLE
) || \

164 ((
CMD
è=ð
ETH_TRANSMITSTOREFORWARD_DISABLE
))

	)

165 
	#IS_ETH_TRANSMIT_THRESHOLD_CONTROL
(
THRESHOLD
è(((THRESHOLDè=ð
ETH_TRANSMITTHRESHOLDCONTROL_64BYTES
) || \

166 ((
THRESHOLD
è=ð
ETH_TRANSMITTHRESHOLDCONTROL_128BYTES
) || \

167 ((
THRESHOLD
è=ð
ETH_TRANSMITTHRESHOLDCONTROL_192BYTES
) || \

168 ((
THRESHOLD
è=ð
ETH_TRANSMITTHRESHOLDCONTROL_256BYTES
) || \

169 ((
THRESHOLD
è=ð
ETH_TRANSMITTHRESHOLDCONTROL_40BYTES
) || \

170 ((
THRESHOLD
è=ð
ETH_TRANSMITTHRESHOLDCONTROL_32BYTES
) || \

171 ((
THRESHOLD
è=ð
ETH_TRANSMITTHRESHOLDCONTROL_24BYTES
) || \

172 ((
THRESHOLD
è=ð
ETH_TRANSMITTHRESHOLDCONTROL_16BYTES
))

	)

173 
	#IS_ETH_FORWARD_ERROR_FRAMES
(
CMD
è(((CMDè=ð
ETH_FORWARDERRORFRAMES_ENABLE
) || \

174 ((
CMD
è=ð
ETH_FORWARDERRORFRAMES_DISABLE
))

	)

175 
	#IS_ETH_FORWARD_UNDERSIZED_GOOD_FRAMES
(
CMD
è(((CMDè=ð
ETH_FORWARDUNDERSIZEDGOODFRAMES_ENABLE
) || \

176 ((
CMD
è=ð
ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE
))

	)

177 
	#IS_ETH_RECEIVE_THRESHOLD_CONTROL
(
THRESHOLD
è(((THRESHOLDè=ð
ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES
) || \

178 ((
THRESHOLD
è=ð
ETH_RECEIVEDTHRESHOLDCONTROL_32BYTES
) || \

179 ((
THRESHOLD
è=ð
ETH_RECEIVEDTHRESHOLDCONTROL_96BYTES
) || \

180 ((
THRESHOLD
è=ð
ETH_RECEIVEDTHRESHOLDCONTROL_128BYTES
))

	)

181 
	#IS_ETH_SECOND_FRAME_OPERATE
(
CMD
è(((CMDè=ð
ETH_SECONDFRAMEOPERARTE_ENABLE
) || \

182 ((
CMD
è=ð
ETH_SECONDFRAMEOPERARTE_DISABLE
))

	)

183 
	#IS_ETH_ADDRESS_ALIGNED_BEATS
(
CMD
è(((CMDè=ð
ETH_ADDRESSALIGNEDBEATS_ENABLE
) || \

184 ((
CMD
è=ð
ETH_ADDRESSALIGNEDBEATS_DISABLE
))

	)

185 
	#IS_ETH_FIXED_BURST
(
CMD
è(((CMDè=ð
ETH_FIXEDBURST_ENABLE
) || \

186 ((
CMD
è=ð
ETH_FIXEDBURST_DISABLE
))

	)

187 
	#IS_ETH_RXDMA_BURST_LENGTH
(
LENGTH
è(((LENGTHè=ð
ETH_RXDMABURSTLENGTH_1BEAT
) || \

188 ((
LENGTH
è=ð
ETH_RXDMABURSTLENGTH_2BEAT
) || \

189 ((
LENGTH
è=ð
ETH_RXDMABURSTLENGTH_4BEAT
) || \

190 ((
LENGTH
è=ð
ETH_RXDMABURSTLENGTH_8BEAT
) || \

191 ((
LENGTH
è=ð
ETH_RXDMABURSTLENGTH_16BEAT
) || \

192 ((
LENGTH
è=ð
ETH_RXDMABURSTLENGTH_32BEAT
) || \

193 ((
LENGTH
è=ð
ETH_RXDMABURSTLENGTH_4XPBL_4BEAT
) || \

194 ((
LENGTH
è=ð
ETH_RXDMABURSTLENGTH_4XPBL_8BEAT
) || \

195 ((
LENGTH
è=ð
ETH_RXDMABURSTLENGTH_4XPBL_16BEAT
) || \

196 ((
LENGTH
è=ð
ETH_RXDMABURSTLENGTH_4XPBL_32BEAT
) || \

197 ((
LENGTH
è=ð
ETH_RXDMABURSTLENGTH_4XPBL_64BEAT
) || \

198 ((
LENGTH
è=ð
ETH_RXDMABURSTLENGTH_4XPBL_128BEAT
))

	)

199 
	#IS_ETH_TXDMA_BURST_LENGTH
(
LENGTH
è(((LENGTHè=ð
ETH_TXDMABURSTLENGTH_1BEAT
) || \

200 ((
LENGTH
è=ð
ETH_TXDMABURSTLENGTH_2BEAT
) || \

201 ((
LENGTH
è=ð
ETH_TXDMABURSTLENGTH_4BEAT
) || \

202 ((
LENGTH
è=ð
ETH_TXDMABURSTLENGTH_8BEAT
) || \

203 ((
LENGTH
è=ð
ETH_TXDMABURSTLENGTH_16BEAT
) || \

204 ((
LENGTH
è=ð
ETH_TXDMABURSTLENGTH_32BEAT
) || \

205 ((
LENGTH
è=ð
ETH_TXDMABURSTLENGTH_4XPBL_4BEAT
) || \

206 ((
LENGTH
è=ð
ETH_TXDMABURSTLENGTH_4XPBL_8BEAT
) || \

207 ((
LENGTH
è=ð
ETH_TXDMABURSTLENGTH_4XPBL_16BEAT
) || \

208 ((
LENGTH
è=ð
ETH_TXDMABURSTLENGTH_4XPBL_32BEAT
) || \

209 ((
LENGTH
è=ð
ETH_TXDMABURSTLENGTH_4XPBL_64BEAT
) || \

210 ((
LENGTH
è=ð
ETH_TXDMABURSTLENGTH_4XPBL_128BEAT
))

	)

211 
	#IS_ETH_DMA_DESC_SKIP_LENGTH
(
LENGTH
è((LENGTHè<ð0x1F)

	)

212 
	#IS_ETH_DMA_ARBITRATION_ROUNDROBIN_RXTX
(
RATIO
è(((RATIOè=ð
ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1
) || \

213 ((
RATIO
è=ð
ETH_DMAARBITRATION_ROUNDROBIN_RXTX_2_1
) || \

214 ((
RATIO
è=ð
ETH_DMAARBITRATION_ROUNDROBIN_RXTX_3_1
) || \

215 ((
RATIO
è=ð
ETH_DMAARBITRATION_ROUNDROBIN_RXTX_4_1
) || \

216 ((
RATIO
è=ð
ETH_DMAARBITRATION_RXPRIORTX
))

	)

217 
	#IS_ETH_DMATXDESC_GET_FLAG
(
FLAG
è(((FLAGè=ð
ETH_DMATXDESC_OWN
) || \

218 ((
FLAG
è=ð
ETH_DMATXDESC_IC
) || \

219 ((
FLAG
è=ð
ETH_DMATXDESC_LS
) || \

220 ((
FLAG
è=ð
ETH_DMATXDESC_FS
) || \

221 ((
FLAG
è=ð
ETH_DMATXDESC_DC
) || \

222 ((
FLAG
è=ð
ETH_DMATXDESC_DP
) || \

223 ((
FLAG
è=ð
ETH_DMATXDESC_TTSE
) || \

224 ((
FLAG
è=ð
ETH_DMATXDESC_TER
) || \

225 ((
FLAG
è=ð
ETH_DMATXDESC_TCH
) || \

226 ((
FLAG
è=ð
ETH_DMATXDESC_TTSS
) || \

227 ((
FLAG
è=ð
ETH_DMATXDESC_IHE
) || \

228 ((
FLAG
è=ð
ETH_DMATXDESC_ES
) || \

229 ((
FLAG
è=ð
ETH_DMATXDESC_JT
) || \

230 ((
FLAG
è=ð
ETH_DMATXDESC_FF
) || \

231 ((
FLAG
è=ð
ETH_DMATXDESC_PCE
) || \

232 ((
FLAG
è=ð
ETH_DMATXDESC_LCA
) || \

233 ((
FLAG
è=ð
ETH_DMATXDESC_NC
) || \

234 ((
FLAG
è=ð
ETH_DMATXDESC_LCO
) || \

235 ((
FLAG
è=ð
ETH_DMATXDESC_EC
) || \

236 ((
FLAG
è=ð
ETH_DMATXDESC_VF
) || \

237 ((
FLAG
è=ð
ETH_DMATXDESC_CC
) || \

238 ((
FLAG
è=ð
ETH_DMATXDESC_ED
) || \

239 ((
FLAG
è=ð
ETH_DMATXDESC_UF
) || \

240 ((
FLAG
è=ð
ETH_DMATXDESC_DB
))

	)

241 
	#IS_ETH_DMA_TXDESC_SEGMENT
(
SEGMENT
è(((SEGMENTè=ð
ETH_DMATXDESC_LASTSEGMENTS
) || \

242 ((
SEGMENT
è=ð
ETH_DMATXDESC_FIRSTSEGMENT
))

	)

243 
	#IS_ETH_DMA_TXDESC_CHECKSUM
(
CHECKSUM
è(((CHECKSUMè=ð
ETH_DMATXDESC_CHECKSUMBYPASS
) || \

244 ((
CHECKSUM
è=ð
ETH_DMATXDESC_CHECKSUMIPV4HEADER
) || \

245 ((
CHECKSUM
è=ð
ETH_DMATXDESC_CHECKSUMTCPUDPICMPSEGMENT
) || \

246 ((
CHECKSUM
è=ð
ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL
))

	)

247 
	#IS_ETH_DMATXDESC_BUFFER_SIZE
(
SIZE
è((SIZEè<ð0x1FFF)

	)

248 
	#IS_ETH_DMARXDESC_GET_FLAG
(
FLAG
è(((FLAGè=ð
ETH_DMARXDESC_OWN
) || \

249 ((
FLAG
è=ð
ETH_DMARXDESC_AFM
) || \

250 ((
FLAG
è=ð
ETH_DMARXDESC_ES
) || \

251 ((
FLAG
è=ð
ETH_DMARXDESC_DE
) || \

252 ((
FLAG
è=ð
ETH_DMARXDESC_SAF
) || \

253 ((
FLAG
è=ð
ETH_DMARXDESC_LE
) || \

254 ((
FLAG
è=ð
ETH_DMARXDESC_OE
) || \

255 ((
FLAG
è=ð
ETH_DMARXDESC_VLAN
) || \

256 ((
FLAG
è=ð
ETH_DMARXDESC_FS
) || \

257 ((
FLAG
è=ð
ETH_DMARXDESC_LS
) || \

258 ((
FLAG
è=ð
ETH_DMARXDESC_IPV4HCE
) || \

259 ((
FLAG
è=ð
ETH_DMARXDESC_LC
) || \

260 ((
FLAG
è=ð
ETH_DMARXDESC_FT
) || \

261 ((
FLAG
è=ð
ETH_DMARXDESC_RWT
) || \

262 ((
FLAG
è=ð
ETH_DMARXDESC_RE
) || \

263 ((
FLAG
è=ð
ETH_DMARXDESC_DBE
) || \

264 ((
FLAG
è=ð
ETH_DMARXDESC_CE
) || \

265 ((
FLAG
è=ð
ETH_DMARXDESC_MAMPCE
))

	)

266 
	#IS_ETH_DMA_RXDESC_BUFFER
(
BUFFER
è(((BUFFERè=ð
ETH_DMARXDESC_BUFFER1
) || \

267 ((
BUFFER
è=ð
ETH_DMARXDESC_BUFFER2
))

	)

268 
	#IS_ETH_PMT_GET_FLAG
(
FLAG
è(((FLAGè=ð
ETH_PMT_FLAG_WUFR
) || \

269 ((
FLAG
è=ð
ETH_PMT_FLAG_MPR
))

	)

270 
	#IS_ETH_DMA_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xC7FE1800è=ð0x00è&& ((FLAGè!ð0x00))

	)

271 
	#IS_ETH_DMA_GET_FLAG
(
FLAG
è(((FLAGè=ð
ETH_DMA_FLAG_TST
è|| ((FLAGè=ð
ETH_DMA_FLAG_PMT
) || \

272 ((
FLAG
è=ð
ETH_DMA_FLAG_MMC
è|| ((FLAGè=ð
ETH_DMA_FLAG_DATATRANSFERERROR
) || \

273 ((
FLAG
è=ð
ETH_DMA_FLAG_READWRITEERROR
è|| ((FLAGè=ð
ETH_DMA_FLAG_ACCESSERROR
) || \

274 ((
FLAG
è=ð
ETH_DMA_FLAG_NIS
è|| ((FLAGè=ð
ETH_DMA_FLAG_AIS
) || \

275 ((
FLAG
è=ð
ETH_DMA_FLAG_ER
è|| ((FLAGè=ð
ETH_DMA_FLAG_FBE
) || \

276 ((
FLAG
è=ð
ETH_DMA_FLAG_ET
è|| ((FLAGè=ð
ETH_DMA_FLAG_RWT
) || \

277 ((
FLAG
è=ð
ETH_DMA_FLAG_RPS
è|| ((FLAGè=ð
ETH_DMA_FLAG_RBU
) || \

278 ((
FLAG
è=ð
ETH_DMA_FLAG_R
è|| ((FLAGè=ð
ETH_DMA_FLAG_TU
) || \

279 ((
FLAG
è=ð
ETH_DMA_FLAG_RO
è|| ((FLAGè=ð
ETH_DMA_FLAG_TJT
) || \

280 ((
FLAG
è=ð
ETH_DMA_FLAG_TBU
è|| ((FLAGè=ð
ETH_DMA_FLAG_TPS
) || \

281 ((
FLAG
è=ð
ETH_DMA_FLAG_T
))

	)

282 
	#IS_ETH_MAC_IT
(
IT
è((((ITè& (
ušt32_t
)0xFFFFFDF1è=ð0x00è&& ((ITè!ð0x00))

	)

283 
	#IS_ETH_MAC_GET_IT
(
IT
è(((ITè=ð
ETH_MAC_IT_TST
è|| ((ITè=ð
ETH_MAC_IT_MMCT
) || \

284 ((
IT
è=ð
ETH_MAC_IT_MMCR
è|| ((ITè=ð
ETH_MAC_IT_MMC
) || \

285 ((
IT
è=ð
ETH_MAC_IT_PMT
))

	)

286 
	#IS_ETH_MAC_GET_FLAG
(
FLAG
è(((FLAGè=ð
ETH_MAC_FLAG_TST
è|| ((FLAGè=ð
ETH_MAC_FLAG_MMCT
) || \

287 ((
FLAG
è=ð
ETH_MAC_FLAG_MMCR
è|| ((FLAGè=ð
ETH_MAC_FLAG_MMC
) || \

288 ((
FLAG
è=ð
ETH_MAC_FLAG_PMT
))

	)

289 
	#IS_ETH_DMA_IT
(
IT
è((((ITè& (
ušt32_t
)0xC7FE1800è=ð0x00è&& ((ITè!ð0x00))

	)

290 
	#IS_ETH_DMA_GET_IT
(
IT
è(((ITè=ð
ETH_DMA_IT_TST
è|| ((ITè=ð
ETH_DMA_IT_PMT
) || \

291 ((
IT
è=ð
ETH_DMA_IT_MMC
è|| ((ITè=ð
ETH_DMA_IT_NIS
) || \

292 ((
IT
è=ð
ETH_DMA_IT_AIS
è|| ((ITè=ð
ETH_DMA_IT_ER
) || \

293 ((
IT
è=ð
ETH_DMA_IT_FBE
è|| ((ITè=ð
ETH_DMA_IT_ET
) || \

294 ((
IT
è=ð
ETH_DMA_IT_RWT
è|| ((ITè=ð
ETH_DMA_IT_RPS
) || \

295 ((
IT
è=ð
ETH_DMA_IT_RBU
è|| ((ITè=ð
ETH_DMA_IT_R
) || \

296 ((
IT
è=ð
ETH_DMA_IT_TU
è|| ((ITè=ð
ETH_DMA_IT_RO
) || \

297 ((
IT
è=ð
ETH_DMA_IT_TJT
è|| ((ITè=ð
ETH_DMA_IT_TBU
) || \

298 ((
IT
è=ð
ETH_DMA_IT_TPS
è|| ((ITè=ð
ETH_DMA_IT_T
))

	)

299 
	#IS_ETH_DMA_GET_OVERFLOW
(
OVERFLOW
è(((OVERFLOWè=ð
ETH_DMA_OVERFLOW_RXFIFOCOUNTER
) || \

300 ((
OVERFLOW
è=ð
ETH_DMA_OVERFLOW_MISSEDFRAMECOUNTER
))

	)

301 
	#IS_ETH_MMC_IT
(
IT
è(((((ITè& (
ušt32_t
)0xFFDF3FFF) == 0x00) || (((IT) & (uint32_t)0xEFFDFF9F) == 0x00)) && \

302 ((
IT
è!ð0x00))

	)

303 
	#IS_ETH_MMC_GET_IT
(
IT
è(((ITè=ð
ETH_MMC_IT_TGF
è|| ((ITè=ð
ETH_MMC_IT_TGFMSC
) || \

304 ((
IT
è=ð
ETH_MMC_IT_TGFSC
è|| ((ITè=ð
ETH_MMC_IT_RGUF
) || \

305 ((
IT
è=ð
ETH_MMC_IT_RFAE
è|| ((ITè=ð
ETH_MMC_IT_RFCE
))

	)

306 
	#IS_ETH_ENHANCED_DESCRIPTOR_FORMAT
(
CMD
è(((CMDè=ð
ETH_DMAENHANCEDDESCRIPTOR_ENABLE
) || \

307 ((
CMD
è=ð
ETH_DMAENHANCEDDESCRIPTOR_DISABLE
))

	)

318 
	#ETH_REG_WRITE_DELAY
 ((
ušt32_t
)0x00000001)

	)

321 
	#ETH_SUCCESS
 ((
ušt32_t
)0)

	)

322 
	#ETH_ERROR
 ((
ušt32_t
)1)

	)

325 
	#ETH_DMATXDESC_COLLISION_COUNTSHIFT
 ((
ušt32_t
)3)

	)

328 
	#ETH_DMATXDESC_BUFFER2_SIZESHIFT
 ((
ušt32_t
)16)

	)

331 
	#ETH_DMARXDESC_FRAME_LENGTHSHIFT
 ((
ušt32_t
)16)

	)

334 
	#ETH_DMARXDESC_BUFFER2_SIZESHIFT
 ((
ušt32_t
)16)

	)

337 
	#ETH_DMARXDESC_FRAMELENGTHSHIFT
 ((
ušt32_t
)16)

	)

340 
	#ETH_MAC_ADDR_HBASE
 (
ušt32_t
)(
ETH_MAC_BASE
 + (ušt32_t)0x40è

	)

341 
	#ETH_MAC_ADDR_LBASE
 (
ušt32_t
)(
ETH_MAC_BASE
 + (ušt32_t)0x44è

	)

344 
	#ETH_MACMIIAR_CR_MASK
 ((
ušt32_t
)0xFFFFFFE3)

	)

347 
	#ETH_MACCR_CLEAR_MASK
 ((
ušt32_t
)0xFF20810F)

	)

350 
	#ETH_MACFCR_CLEAR_MASK
 ((
ušt32_t
)0x0000FF41)

	)

353 
	#ETH_DMAOMR_CLEAR_MASK
 ((
ušt32_t
)0xF8DE3F23)

	)

356 
	#ETH_WAKEUP_REGISTER_LENGTH
 8

	)

359 
	#ETH_DMA_RX_OVERFLOW_MISSEDFRAMES_COUNTERSHIFT
 17

	)

374 
HAL_ETH_STATE_RESET
 = 0x00,

375 
HAL_ETH_STATE_READY
 = 0x01,

376 
HAL_ETH_STATE_BUSY
 = 0x02,

377 
HAL_ETH_STATE_BUSY_TX
 = 0x12,

378 
HAL_ETH_STATE_BUSY_RX
 = 0x22,

379 
HAL_ETH_STATE_BUSY_TX_RX
 = 0x32,

380 
HAL_ETH_STATE_BUSY_WR
 = 0x42,

381 
HAL_ETH_STATE_BUSY_RD
 = 0x82,

382 
HAL_ETH_STATE_TIMEOUT
 = 0x03,

383 
HAL_ETH_STATE_ERROR
 = 0x04

384 }
	tHAL_ETH_S‹Ty³Def
;

392 
ušt32_t
 
AutoNegÙŸtiÚ
;

397 
ušt32_t
 
S³ed
;

400 
ušt32_t
 
Du¶exMode
;

403 
ušt16_t
 
PhyAdd»ss
;

406 
ušt8_t
 *
MACAddr
;

408 
ušt32_t
 
RxMode
;

411 
ušt32_t
 
ChecksumMode
;

414 
ušt32_t
 
MedŸIÁ”çû
 ;

417 } 
	tETH_In™Ty³Def
;

426 
ušt32_t
 
W©chdog
;

431 
ušt32_t
 
Jabb”
;

436 
ušt32_t
 
IÁ”F¿meG­
;

439 
ušt32_t
 
C¬r›rS’£
;

442 
ušt32_t
 
ReûiveOwn
;

447 
ušt32_t
 
LoÝbackMode
;

450 
ušt32_t
 
ChecksumOfæßd
;

453 
ušt32_t
 
R‘ryT¿nsmissiÚ
;

457 
ušt32_t
 
Autom©icPadCRCSŒ
;

460 
ušt32_t
 
BackOffLim™
;

463 
ušt32_t
 
Deã¼®Check
;

466 
ušt32_t
 
ReûiveAÎ
;

469 
ušt32_t
 
SourûAddrFž‹r
;

472 
ušt32_t
 
PassCÚŒÞF¿mes
;

475 
ušt32_t
 
Brßdÿ¡F¿mesReû±iÚ
;

478 
ušt32_t
 
De¡š©iÚAddrFž‹r
;

481 
ušt32_t
 
PromiscuousMode
;

484 
ušt32_t
 
MuÉiÿ¡F¿mesFž‹r
;

487 
ušt32_t
 
Uniÿ¡F¿mesFž‹r
;

490 
ušt32_t
 
HashTabËHigh
;

493 
ušt32_t
 
HashTabËLow
;

496 
ušt32_t
 
Pau£Time
;

499 
ušt32_t
 
Z”oQuªPau£
;

502 
ušt32_t
 
Pau£LowTh»shÞd
;

506 
ušt32_t
 
Uniÿ¡Pau£F¿meD‘eù
;

510 
ušt32_t
 
ReûiveFlowCÚŒÞ
;

514 
ušt32_t
 
T¿nsm™FlowCÚŒÞ
;

518 
ušt32_t
 
VLANTagCom·risÚ
;

522 
ušt32_t
 
VLANTagId’tif›r
;

524 } 
	tETH_MACIn™Ty³Def
;

533 
ušt32_t
 
DrÝTCPIPChecksumE¼ÜF¿me
;

536 
ušt32_t
 
ReûiveStÜeFÜw¬d
;

539 
ušt32_t
 
FlushReûivedF¿me
;

542 
ušt32_t
 
T¿nsm™StÜeFÜw¬d
;

545 
ušt32_t
 
T¿nsm™Th»shÞdCÚŒÞ
;

548 
ušt32_t
 
FÜw¬dE¼ÜF¿mes
;

551 
ušt32_t
 
FÜw¬dUnd”sizedGoodF¿mes
;

555 
ušt32_t
 
ReûiveTh»shÞdCÚŒÞ
;

558 
ušt32_t
 
SecÚdF¿meO³¿‹
;

562 
ušt32_t
 
Add»ssAligÃdB—ts
;

565 
ušt32_t
 
FixedBur¡
;

568 
ušt32_t
 
RxDMABur¡L’gth
;

571 
ušt32_t
 
TxDMABur¡L’gth
;

574 
ušt32_t
 
EnhªûdDesütÜFÜm©
;

577 
ušt32_t
 
DesütÜSkL’gth
;

580 
ušt32_t
 
DMAArb™¿tiÚ
;

582 } 
	tETH_DMAIn™Ty³Def
;

591 
__IO
 
ušt32_t
 
Stus
;

593 
ušt32_t
 
CÚŒÞBufãrSize
;

595 
ušt32_t
 
Bufãr1Addr
;

597 
ušt32_t
 
Bufãr2NextDescAddr
;

600 
ušt32_t
 
Ex‹ndedStus
;

602 
ušt32_t
 
Re£rved1
;

604 
ušt32_t
 
TimeSmpLow
;

606 
ušt32_t
 
TimeSmpHigh
;

608 } 
	tETH_DMADescTy³Def
;

616 
ETH_DMADescTy³Def
 *
FSRxDesc
;

618 
ETH_DMADescTy³Def
 *
LSRxDesc
;

620 
ušt32_t
 
SegCouÁ
;

622 
ušt32_t
 
Ëngth
;

624 
ušt32_t
 
bufãr
;

626 } 
	tETH_DMARxF¿meInfos
;

635 
ETH_Ty³Def
 *
In¡ªû
;

637 
ETH_In™Ty³Def
 
In™
;

639 
ušt32_t
 
LškStus
;

641 
ETH_DMADescTy³Def
 *
RxDesc
;

643 
ETH_DMADescTy³Def
 *
TxDesc
;

645 
ETH_DMARxF¿meInfos
 
RxF¿meInfos
;

647 
__IO
 
HAL_ETH_S‹Ty³Def
 
S‹
;

649 
HAL_LockTy³Def
 
Lock
;

651 } 
	tETH_HªdËTy³Def
;

665 
	#ETH_MAX_PACKET_SIZE
 ((
ušt32_t
)1524è

	)

666 
	#ETH_HEADER
 ((
ušt32_t
)14è

	)

667 
	#ETH_CRC
 ((
ušt32_t
)4è

	)

668 
	#ETH_EXTRA
 ((
ušt32_t
)2è

	)

669 
	#ETH_VLAN_TAG
 ((
ušt32_t
)4è

	)

670 
	#ETH_MIN_ETH_PAYLOAD
 ((
ušt32_t
)46è

	)

671 
	#ETH_MAX_ETH_PAYLOAD
 ((
ušt32_t
)1500è

	)

672 
	#ETH_JUMBO_FRAME_PAYLOAD
 ((
ušt32_t
)9000è

	)

691 #iâdeà
ETH_RX_BUF_SIZE


692 
	#ETH_RX_BUF_SIZE
 
ETH_MAX_PACKET_SIZE


	)

696 #iâdeà
ETH_RXBUFNB


697 
	#ETH_RXBUFNB
 ((
ušt32_t
)5

	)

718 #iâdeà
ETH_TX_BUF_SIZE


719 
	#ETH_TX_BUF_SIZE
 
ETH_MAX_PACKET_SIZE


	)

723 #iâdeà
ETH_TXBUFNB


724 
	#ETH_TXBUFNB
 ((
ušt32_t
)5

	)

751 
	#ETH_DMATXDESC_OWN
 ((
ušt32_t
)0x80000000è

	)

752 
	#ETH_DMATXDESC_IC
 ((
ušt32_t
)0x40000000è

	)

753 
	#ETH_DMATXDESC_LS
 ((
ušt32_t
)0x20000000è

	)

754 
	#ETH_DMATXDESC_FS
 ((
ušt32_t
)0x10000000è

	)

755 
	#ETH_DMATXDESC_DC
 ((
ušt32_t
)0x08000000è

	)

756 
	#ETH_DMATXDESC_DP
 ((
ušt32_t
)0x04000000è

	)

757 
	#ETH_DMATXDESC_TTSE
 ((
ušt32_t
)0x02000000è

	)

758 
	#ETH_DMATXDESC_CIC
 ((
ušt32_t
)0x00C00000è

	)

759 
	#ETH_DMATXDESC_CIC_BYPASS
 ((
ušt32_t
)0x00000000è

	)

760 
	#ETH_DMATXDESC_CIC_IPV4HEADER
 ((
ušt32_t
)0x00400000è

	)

761 
	#ETH_DMATXDESC_CIC_TCPUDPICMP_SEGMENT
 ((
ušt32_t
)0x00800000è

	)

762 
	#ETH_DMATXDESC_CIC_TCPUDPICMP_FULL
 ((
ušt32_t
)0x00C00000è

	)

763 
	#ETH_DMATXDESC_TER
 ((
ušt32_t
)0x00200000è

	)

764 
	#ETH_DMATXDESC_TCH
 ((
ušt32_t
)0x00100000è

	)

765 
	#ETH_DMATXDESC_TTSS
 ((
ušt32_t
)0x00020000è

	)

766 
	#ETH_DMATXDESC_IHE
 ((
ušt32_t
)0x00010000è

	)

767 
	#ETH_DMATXDESC_ES
 ((
ušt32_t
)0x00008000è

	)

768 
	#ETH_DMATXDESC_JT
 ((
ušt32_t
)0x00004000è

	)

769 
	#ETH_DMATXDESC_FF
 ((
ušt32_t
)0x00002000è

	)

770 
	#ETH_DMATXDESC_PCE
 ((
ušt32_t
)0x00001000è

	)

771 
	#ETH_DMATXDESC_LCA
 ((
ušt32_t
)0x00000800è

	)

772 
	#ETH_DMATXDESC_NC
 ((
ušt32_t
)0x00000400è

	)

773 
	#ETH_DMATXDESC_LCO
 ((
ušt32_t
)0x00000200è

	)

774 
	#ETH_DMATXDESC_EC
 ((
ušt32_t
)0x00000100è

	)

775 
	#ETH_DMATXDESC_VF
 ((
ušt32_t
)0x00000080è

	)

776 
	#ETH_DMATXDESC_CC
 ((
ušt32_t
)0x00000078è

	)

777 
	#ETH_DMATXDESC_ED
 ((
ušt32_t
)0x00000004è

	)

778 
	#ETH_DMATXDESC_UF
 ((
ušt32_t
)0x00000002è

	)

779 
	#ETH_DMATXDESC_DB
 ((
ušt32_t
)0x00000001è

	)

784 
	#ETH_DMATXDESC_TBS2
 ((
ušt32_t
)0x1FFF0000è

	)

785 
	#ETH_DMATXDESC_TBS1
 ((
ušt32_t
)0x00001FFFè

	)

790 
	#ETH_DMATXDESC_B1AP
 ((
ušt32_t
)0xFFFFFFFFè

	)

795 
	#ETH_DMATXDESC_B2AP
 ((
ušt32_t
)0xFFFFFFFFè

	)

804 
	#ETH_DMAPTPTXDESC_TTSL
 ((
ušt32_t
)0xFFFFFFFFè

	)

807 
	#ETH_DMAPTPTXDESC_TTSH
 ((
ušt32_t
)0xFFFFFFFFè

	)

832 
	#ETH_DMARXDESC_OWN
 ((
ušt32_t
)0x80000000è

	)

833 
	#ETH_DMARXDESC_AFM
 ((
ušt32_t
)0x40000000è

	)

834 
	#ETH_DMARXDESC_FL
 ((
ušt32_t
)0x3FFF0000è

	)

835 
	#ETH_DMARXDESC_ES
 ((
ušt32_t
)0x00008000è

	)

836 
	#ETH_DMARXDESC_DE
 ((
ušt32_t
)0x00004000è

	)

837 
	#ETH_DMARXDESC_SAF
 ((
ušt32_t
)0x00002000è

	)

838 
	#ETH_DMARXDESC_LE
 ((
ušt32_t
)0x00001000è

	)

839 
	#ETH_DMARXDESC_OE
 ((
ušt32_t
)0x00000800è

	)

840 
	#ETH_DMARXDESC_VLAN
 ((
ušt32_t
)0x00000400è

	)

841 
	#ETH_DMARXDESC_FS
 ((
ušt32_t
)0x00000200è

	)

842 
	#ETH_DMARXDESC_LS
 ((
ušt32_t
)0x00000100è

	)

843 
	#ETH_DMARXDESC_IPV4HCE
 ((
ušt32_t
)0x00000080è

	)

844 
	#ETH_DMARXDESC_LC
 ((
ušt32_t
)0x00000040è

	)

845 
	#ETH_DMARXDESC_FT
 ((
ušt32_t
)0x00000020è

	)

846 
	#ETH_DMARXDESC_RWT
 ((
ušt32_t
)0x00000010è

	)

847 
	#ETH_DMARXDESC_RE
 ((
ušt32_t
)0x00000008è

	)

848 
	#ETH_DMARXDESC_DBE
 ((
ušt32_t
)0x00000004è

	)

849 
	#ETH_DMARXDESC_CE
 ((
ušt32_t
)0x00000002è

	)

850 
	#ETH_DMARXDESC_MAMPCE
 ((
ušt32_t
)0x00000001è

	)

855 
	#ETH_DMARXDESC_DIC
 ((
ušt32_t
)0x80000000è

	)

856 
	#ETH_DMARXDESC_RBS2
 ((
ušt32_t
)0x1FFF0000è

	)

857 
	#ETH_DMARXDESC_RER
 ((
ušt32_t
)0x00008000è

	)

858 
	#ETH_DMARXDESC_RCH
 ((
ušt32_t
)0x00004000è

	)

859 
	#ETH_DMARXDESC_RBS1
 ((
ušt32_t
)0x00001FFFè

	)

864 
	#ETH_DMARXDESC_B1AP
 ((
ušt32_t
)0xFFFFFFFFè

	)

869 
	#ETH_DMARXDESC_B2AP
 ((
ušt32_t
)0xFFFFFFFFè

	)

882 
	#ETH_DMAPTPRXDESC_PTPV
 ((
ušt32_t
)0x00002000è

	)

883 
	#ETH_DMAPTPRXDESC_PTPFT
 ((
ušt32_t
)0x00001000è

	)

884 
	#ETH_DMAPTPRXDESC_PTPMT
 ((
ušt32_t
)0x00000F00è

	)

885 
	#ETH_DMAPTPRXDESC_PTPMT_SYNC
 ((
ušt32_t
)0x00000100è

	)

886 
	#ETH_DMAPTPRXDESC_PTPMT_FOLLOWUP
 ((
ušt32_t
)0x00000200è

	)

887 
	#ETH_DMAPTPRXDESC_PTPMT_DELAYREQ
 ((
ušt32_t
)0x00000300è

	)

888 
	#ETH_DMAPTPRXDESC_PTPMT_DELAYRESP
 ((
ušt32_t
)0x00000400è

	)

889 
	#ETH_DMAPTPRXDESC_PTPMT_PDELAYREQ_ANNOUNCE
 ((
ušt32_t
)0x00000500è

	)

890 
	#ETH_DMAPTPRXDESC_PTPMT_PDELAYRESP_MANAG
 ((
ušt32_t
)0x00000600è

	)

891 
	#ETH_DMAPTPRXDESC_PTPMT_PDELAYRESPFOLLOWUP_SIGNAL
 ((
ušt32_t
)0x00000700è

	)

892 
	#ETH_DMAPTPRXDESC_IPV6PR
 ((
ušt32_t
)0x00000080è

	)

893 
	#ETH_DMAPTPRXDESC_IPV4PR
 ((
ušt32_t
)0x00000040è

	)

894 
	#ETH_DMAPTPRXDESC_IPCB
 ((
ušt32_t
)0x00000020è

	)

895 
	#ETH_DMAPTPRXDESC_IPPE
 ((
ušt32_t
)0x00000010è

	)

896 
	#ETH_DMAPTPRXDESC_IPHE
 ((
ušt32_t
)0x00000008è

	)

897 
	#ETH_DMAPTPRXDESC_IPPT
 ((
ušt32_t
)0x00000007è

	)

898 
	#ETH_DMAPTPRXDESC_IPPT_UDP
 ((
ušt32_t
)0x00000001è

	)

899 
	#ETH_DMAPTPRXDESC_IPPT_TCP
 ((
ušt32_t
)0x00000002è

	)

900 
	#ETH_DMAPTPRXDESC_IPPT_ICMP
 ((
ušt32_t
)0x00000003è

	)

903 
	#ETH_DMAPTPRXDESC_RTSL
 ((
ušt32_t
)0xFFFFFFFFè

	)

906 
	#ETH_DMAPTPRXDESC_RTSH
 ((
ušt32_t
)0xFFFFFFFFè

	)

913 
	#ETH_AUTONEGOTIATION_ENABLE
 ((
ušt32_t
)0x00000001)

	)

914 
	#ETH_AUTONEGOTIATION_DISABLE
 ((
ušt32_t
)0x00000000)

	)

922 
	#ETH_SPEED_10M
 ((
ušt32_t
)0x00000000)

	)

923 
	#ETH_SPEED_100M
 ((
ušt32_t
)0x00004000)

	)

931 
	#ETH_MODE_FULLDUPLEX
 ((
ušt32_t
)0x00000800)

	)

932 
	#ETH_MODE_HALFDUPLEX
 ((
ušt32_t
)0x00000000)

	)

939 
	#ETH_RXPOLLING_MODE
 ((
ušt32_t
)0x00000000)

	)

940 
	#ETH_RXINTERRUPT_MODE
 ((
ušt32_t
)0x00000001)

	)

948 
	#ETH_CHECKSUM_BY_HARDWARE
 ((
ušt32_t
)0x00000000)

	)

949 
	#ETH_CHECKSUM_BY_SOFTWARE
 ((
ušt32_t
)0x00000001)

	)

957 
	#ETH_MEDIA_INTERFACE_MII
 ((
ušt32_t
)0x00000000)

	)

958 
	#ETH_MEDIA_INTERFACE_RMII
 ((
ušt32_t
)
SYSCFG_PMC_MII_RMII_SEL
)

	)

966 
	#ETH_WATCHDOG_ENABLE
 ((
ušt32_t
)0x00000000)

	)

967 
	#ETH_WATCHDOG_DISABLE
 ((
ušt32_t
)0x00800000)

	)

975 
	#ETH_JABBER_ENABLE
 ((
ušt32_t
)0x00000000)

	)

976 
	#ETH_JABBER_DISABLE
 ((
ušt32_t
)0x00400000)

	)

984 
	#ETH_INTERFRAMEGAP_96BIT
 ((
ušt32_t
)0x00000000è

	)

985 
	#ETH_INTERFRAMEGAP_88BIT
 ((
ušt32_t
)0x00020000è

	)

986 
	#ETH_INTERFRAMEGAP_80BIT
 ((
ušt32_t
)0x00040000è

	)

987 
	#ETH_INTERFRAMEGAP_72BIT
 ((
ušt32_t
)0x00060000è

	)

988 
	#ETH_INTERFRAMEGAP_64BIT
 ((
ušt32_t
)0x00080000è

	)

989 
	#ETH_INTERFRAMEGAP_56BIT
 ((
ušt32_t
)0x000A0000è

	)

990 
	#ETH_INTERFRAMEGAP_48BIT
 ((
ušt32_t
)0x000C0000è

	)

991 
	#ETH_INTERFRAMEGAP_40BIT
 ((
ušt32_t
)0x000E0000è

	)

999 
	#ETH_CARRIERSENCE_ENABLE
 ((
ušt32_t
)0x00000000)

	)

1000 
	#ETH_CARRIERSENCE_DISABLE
 ((
ušt32_t
)0x00010000)

	)

1008 
	#ETH_RECEIVEOWN_ENABLE
 ((
ušt32_t
)0x00000000)

	)

1009 
	#ETH_RECEIVEOWN_DISABLE
 ((
ušt32_t
)0x00002000)

	)

1017 
	#ETH_LOOPBACKMODE_ENABLE
 ((
ušt32_t
)0x00001000)

	)

1018 
	#ETH_LOOPBACKMODE_DISABLE
 ((
ušt32_t
)0x00000000)

	)

1026 
	#ETH_CHECKSUMOFFLAOD_ENABLE
 ((
ušt32_t
)0x00000400)

	)

1027 
	#ETH_CHECKSUMOFFLAOD_DISABLE
 ((
ušt32_t
)0x00000000)

	)

1035 
	#ETH_RETRYTRANSMISSION_ENABLE
 ((
ušt32_t
)0x00000000)

	)

1036 
	#ETH_RETRYTRANSMISSION_DISABLE
 ((
ušt32_t
)0x00000200)

	)

1044 
	#ETH_AUTOMATICPADCRCSTRIP_ENABLE
 ((
ušt32_t
)0x00000080)

	)

1045 
	#ETH_AUTOMATICPADCRCSTRIP_DISABLE
 ((
ušt32_t
)0x00000000)

	)

1053 
	#ETH_BACKOFFLIMIT_10
 ((
ušt32_t
)0x00000000)

	)

1054 
	#ETH_BACKOFFLIMIT_8
 ((
ušt32_t
)0x00000020)

	)

1055 
	#ETH_BACKOFFLIMIT_4
 ((
ušt32_t
)0x00000040)

	)

1056 
	#ETH_BACKOFFLIMIT_1
 ((
ušt32_t
)0x00000060)

	)

1064 
	#ETH_DEFFERRALCHECK_ENABLE
 ((
ušt32_t
)0x00000010)

	)

1065 
	#ETH_DEFFERRALCHECK_DISABLE
 ((
ušt32_t
)0x00000000)

	)

1073 
	#ETH_RECEIVEALL_ENABLE
 ((
ušt32_t
)0x80000000)

	)

1074 
	#ETH_RECEIVEAÎ_DISABLE
 ((
ušt32_t
)0x00000000)

	)

1082 
	#ETH_SOURCEADDRFILTER_NORMAL_ENABLE
 ((
ušt32_t
)0x00000200)

	)

1083 
	#ETH_SOURCEADDRFILTER_INVERSE_ENABLE
 ((
ušt32_t
)0x00000300)

	)

1084 
	#ETH_SOURCEADDRFILTER_DISABLE
 ((
ušt32_t
)0x00000000)

	)

1092 
	#ETH_PASSCONTROLFRAMES_BLOCKALL
 ((
ušt32_t
)0x00000040è

	)

1093 
	#ETH_PASSCONTROLFRAMES_FORWARDALL
 ((
ušt32_t
)0x00000080è

	)

1094 
	#ETH_PASSCONTROLFRAMES_FORWARDPASSEDADDRFILTER
 ((
ušt32_t
)0x000000C0è

	)

1102 
	#ETH_BROADCASTFRAMESRECEPTION_ENABLE
 ((
ušt32_t
)0x00000000)

	)

1103 
	#ETH_BROADCASTFRAMESRECEPTION_DISABLE
 ((
ušt32_t
)0x00000020)

	)

1111 
	#ETH_DESTINATIONADDRFILTER_NORMAL
 ((
ušt32_t
)0x00000000)

	)

1112 
	#ETH_DESTINATIONADDRFILTER_INVERSE
 ((
ušt32_t
)0x00000008)

	)

1120 
	#ETH_PROMISCUOUS_MODE_ENABLE
 ((
ušt32_t
)0x00000001)

	)

1121 
	#ETH_PROMISCUOUS_MODE_DISABLE
 ((
ušt32_t
)0x00000000)

	)

1129 
	#ETH_MULTICASTFRAMESFILTER_PERFECTHASHTABLE
 ((
ušt32_t
)0x00000404)

	)

1130 
	#ETH_MULTICASTFRAMESFILTER_HASHTABLE
 ((
ušt32_t
)0x00000004)

	)

1131 
	#ETH_MULTICASTFRAMESFILTER_PERFECT
 ((
ušt32_t
)0x00000000)

	)

1132 
	#ETH_MULTICASTFRAMESFILTER_NONE
 ((
ušt32_t
)0x00000010)

	)

1140 
	#ETH_UNICASTFRAMESFILTER_PERFECTHASHTABLE
 ((
ušt32_t
)0x00000402)

	)

1141 
	#ETH_UNICASTFRAMESFILTER_HASHTABLE
 ((
ušt32_t
)0x00000002)

	)

1142 
	#ETH_UNICASTFRAMESFILTER_PERFECT
 ((
ušt32_t
)0x00000000)

	)

1150 
	#ETH_ZEROQUANTAPAUSE_ENABLE
 ((
ušt32_t
)0x00000000)

	)

1151 
	#ETH_ZEROQUANTAPAUSE_DISABLE
 ((
ušt32_t
)0x00000080)

	)

1159 
	#ETH_PAUSELOWTHRESHOLD_MINUS4
 ((
ušt32_t
)0x00000000è

	)

1160 
	#ETH_PAUSELOWTHRESHOLD_MINUS28
 ((
ušt32_t
)0x00000010è

	)

1161 
	#ETH_PAUSELOWTHRESHOLD_MINUS144
 ((
ušt32_t
)0x00000020è

	)

1162 
	#ETH_PAUSELOWTHRESHOLD_MINUS256
 ((
ušt32_t
)0x00000030è

	)

1170 
	#ETH_UNICASTPAUSEFRAMEDETECT_ENABLE
 ((
ušt32_t
)0x00000008)

	)

1171 
	#ETH_UNICASTPAUSEFRAMEDETECT_DISABLE
 ((
ušt32_t
)0x00000000)

	)

1179 
	#ETH_RECEIVEFLOWCONTROL_ENABLE
 ((
ušt32_t
)0x00000004)

	)

1180 
	#ETH_RECEIVEFLOWCONTROL_DISABLE
 ((
ušt32_t
)0x00000000)

	)

1188 
	#ETH_TRANSMITFLOWCONTROL_ENABLE
 ((
ušt32_t
)0x00000002)

	)

1189 
	#ETH_TRANSMITFLOWCONTROL_DISABLE
 ((
ušt32_t
)0x00000000)

	)

1197 
	#ETH_VLANTAGCOMPARISON_12BIT
 ((
ušt32_t
)0x00010000)

	)

1198 
	#ETH_VLANTAGCOMPARISON_16BIT
 ((
ušt32_t
)0x00000000)

	)

1206 
	#ETH_MAC_ADDRESS0
 ((
ušt32_t
)0x00000000)

	)

1207 
	#ETH_MAC_ADDRESS1
 ((
ušt32_t
)0x00000008)

	)

1208 
	#ETH_MAC_ADDRESS2
 ((
ušt32_t
)0x00000010)

	)

1209 
	#ETH_MAC_ADDRESS3
 ((
ušt32_t
)0x00000018)

	)

1217 
	#ETH_MAC_ADDRESSFILTER_SA
 ((
ušt32_t
)0x00000000)

	)

1218 
	#ETH_MAC_ADDRESSFILTER_DA
 ((
ušt32_t
)0x00000008)

	)

1226 
	#ETH_MAC_ADDRESSMASK_BYTE6
 ((
ušt32_t
)0x20000000è

	)

1227 
	#ETH_MAC_ADDRESSMASK_BYTE5
 ((
ušt32_t
)0x10000000è

	)

1228 
	#ETH_MAC_ADDRESSMASK_BYTE4
 ((
ušt32_t
)0x08000000è

	)

1229 
	#ETH_MAC_ADDRESSMASK_BYTE3
 ((
ušt32_t
)0x04000000è

	)

1230 
	#ETH_MAC_ADDRESSMASK_BYTE2
 ((
ušt32_t
)0x02000000è

	)

1231 
	#ETH_MAC_ADDRESSMASK_BYTE1
 ((
ušt32_t
)0x01000000è

	)

1239 
	#ETH_MAC_TXFIFO_FULL
 ((
ušt32_t
)0x02000000è

	)

1240 
	#ETH_MAC_TXFIFONOT_EMPTY
 ((
ušt32_t
)0x01000000è

	)

1241 
	#ETH_MAC_TXFIFO_WRITE_ACTIVE
 ((
ušt32_t
)0x00400000è

	)

1242 
	#ETH_MAC_TXFIFO_IDLE
 ((
ušt32_t
)0x00000000è

	)

1243 
	#ETH_MAC_TXFIFO_READ
 ((
ušt32_t
)0x00100000è

	)

1244 
	#ETH_MAC_TXFIFO_WAITING
 ((
ušt32_t
)0x00200000è

	)

1245 
	#ETH_MAC_TXFIFO_WRITING
 ((
ušt32_t
)0x00300000è

	)

1246 
	#ETH_MAC_TRANSMISSION_PAUSE
 ((
ušt32_t
)0x00080000è

	)

1247 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE
 ((
ušt32_t
)0x00000000è

	)

1248 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING
 ((
ušt32_t
)0x00020000è

	)

1249 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF
 ((
ušt32_t
)0x00040000è

	)

1250 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING
 ((
ušt32_t
)0x00060000è

	)

1251 
	#ETH_MAC_MII_TRANSMIT_ACTIVE
 ((
ušt32_t
)0x00010000è

	)

1252 
	#ETH_MAC_RXFIFO_EMPTY
 ((
ušt32_t
)0x00000000è

	)

1253 
	#ETH_MAC_RXFIFO_BELOW_THRESHOLD
 ((
ušt32_t
)0x00000100è

	)

1254 
	#ETH_MAC_RXFIFO_ABOVE_THRESHOLD
 ((
ušt32_t
)0x00000200è

	)

1255 
	#ETH_MAC_RXFIFO_FULL
 ((
ušt32_t
)0x00000300è

	)

1256 
	#ETH_MAC_READCONTROLLER_IDLE
 ((
ušt32_t
)0x00000000è

	)

1257 
	#ETH_MAC_READCONTROLLER_READING_DATA
 ((
ušt32_t
)0x00000020è

	)

1258 
	#ETH_MAC_READCONTROLLER_READING_STATUS
 ((
ušt32_t
)0x00000040è

	)

1259 
	#ETH_MAC_READCONTROLLER_FLUSHING
 ((
ušt32_t
)0x00000060è

	)

1260 
	#ETH_MAC_RXFIFO_WRITE_ACTIVE
 ((
ušt32_t
)0x00000010è

	)

1261 
	#ETH_MAC_SMALL_FIFO_NOTACTIVE
 ((
ušt32_t
)0x00000000è

	)

1262 
	#ETH_MAC_SMALL_FIFO_READ_ACTIVE
 ((
ušt32_t
)0x00000002è

	)

1263 
	#ETH_MAC_SMALL_FIFO_WRITE_ACTIVE
 ((
ušt32_t
)0x00000004è

	)

1264 
	#ETH_MAC_SMALL_FIFO_RW_ACTIVE
 ((
ušt32_t
)0x00000006è

	)

1265 
	#ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE
 ((
ušt32_t
)0x00000001è

	)

1273 
	#ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE
 ((
ušt32_t
)0x00000000)

	)

1274 
	#ETH_DROPTCPIPCHECKSUMERRORFRAME_DISABLE
 ((
ušt32_t
)0x04000000)

	)

1282 
	#ETH_RECEIVESTOREFORWARD_ENABLE
 ((
ušt32_t
)0x02000000)

	)

1283 
	#ETH_RECEIVESTOREFORWARD_DISABLE
 ((
ušt32_t
)0x00000000)

	)

1291 
	#ETH_FLUSHRECEIVEDFRAME_ENABLE
 ((
ušt32_t
)0x00000000)

	)

1292 
	#ETH_FLUSHRECEIVEDFRAME_DISABLE
 ((
ušt32_t
)0x01000000)

	)

1300 
	#ETH_TRANSMITSTOREFORWARD_ENABLE
 ((
ušt32_t
)0x00200000)

	)

1301 
	#ETH_TRANSMITSTOREFORWARD_DISABLE
 ((
ušt32_t
)0x00000000)

	)

1309 
	#ETH_TRANSMITTHRESHOLDCONTROL_64BYTES
 ((
ušt32_t
)0x00000000è

	)

1310 
	#ETH_TRANSMITTHRESHOLDCONTROL_128BYTES
 ((
ušt32_t
)0x00004000è

	)

1311 
	#ETH_TRANSMITTHRESHOLDCONTROL_192BYTES
 ((
ušt32_t
)0x00008000è

	)

1312 
	#ETH_TRANSMITTHRESHOLDCONTROL_256BYTES
 ((
ušt32_t
)0x0000C000è

	)

1313 
	#ETH_TRANSMITTHRESHOLDCONTROL_40BYTES
 ((
ušt32_t
)0x00010000è

	)

1314 
	#ETH_TRANSMITTHRESHOLDCONTROL_32BYTES
 ((
ušt32_t
)0x00014000è

	)

1315 
	#ETH_TRANSMITTHRESHOLDCONTROL_24BYTES
 ((
ušt32_t
)0x00018000è

	)

1316 
	#ETH_TRANSMITTHRESHOLDCONTROL_16BYTES
 ((
ušt32_t
)0x0001C000è

	)

1324 
	#ETH_FORWARDERRORFRAMES_ENABLE
 ((
ušt32_t
)0x00000080)

	)

1325 
	#ETH_FORWARDERRORFRAMES_DISABLE
 ((
ušt32_t
)0x00000000)

	)

1333 
	#ETH_FORWARDUNDERSIZEDGOODFRAMES_ENABLE
 ((
ušt32_t
)0x00000040)

	)

1334 
	#ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE
 ((
ušt32_t
)0x00000000)

	)

1342 
	#ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES
 ((
ušt32_t
)0x00000000è

	)

1343 
	#ETH_RECEIVEDTHRESHOLDCONTROL_32BYTES
 ((
ušt32_t
)0x00000008è

	)

1344 
	#ETH_RECEIVEDTHRESHOLDCONTROL_96BYTES
 ((
ušt32_t
)0x00000010è

	)

1345 
	#ETH_RECEIVEDTHRESHOLDCONTROL_128BYTES
 ((
ušt32_t
)0x00000018è

	)

1353 
	#ETH_SECONDFRAMEOPERARTE_ENABLE
 ((
ušt32_t
)0x00000004)

	)

1354 
	#ETH_SECONDFRAMEOPERARTE_DISABLE
 ((
ušt32_t
)0x00000000)

	)

1362 
	#ETH_ADDRESSALIGNEDBEATS_ENABLE
 ((
ušt32_t
)0x02000000)

	)

1363 
	#ETH_ADDRESSALIGNEDBEATS_DISABLE
 ((
ušt32_t
)0x00000000)

	)

1371 
	#ETH_FIXEDBURST_ENABLE
 ((
ušt32_t
)0x00010000)

	)

1372 
	#ETH_FIXEDBURST_DISABLE
 ((
ušt32_t
)0x00000000)

	)

1380 
	#ETH_RXDMABURSTLENGTH_1BEAT
 ((
ušt32_t
)0x00020000è

	)

1381 
	#ETH_RXDMABURSTLENGTH_2BEAT
 ((
ušt32_t
)0x00040000è

	)

1382 
	#ETH_RXDMABURSTLENGTH_4BEAT
 ((
ušt32_t
)0x00080000è

	)

1383 
	#ETH_RXDMABURSTLENGTH_8BEAT
 ((
ušt32_t
)0x00100000è

	)

1384 
	#ETH_RXDMABURSTLENGTH_16BEAT
 ((
ušt32_t
)0x00200000è

	)

1385 
	#ETH_RXDMABURSTLENGTH_32BEAT
 ((
ušt32_t
)0x00400000è

	)

1386 
	#ETH_RXDMABURSTLENGTH_4XPBL_4BEAT
 ((
ušt32_t
)0x01020000è

	)

1387 
	#ETH_RXDMABURSTLENGTH_4XPBL_8BEAT
 ((
ušt32_t
)0x01040000è

	)

1388 
	#ETH_RXDMABURSTLENGTH_4XPBL_16BEAT
 ((
ušt32_t
)0x01080000è

	)

1389 
	#ETH_RXDMABURSTLENGTH_4XPBL_32BEAT
 ((
ušt32_t
)0x01100000è

	)

1390 
	#ETH_RXDMABURSTLENGTH_4XPBL_64BEAT
 ((
ušt32_t
)0x01200000è

	)

1391 
	#ETH_RXDMABURSTLENGTH_4XPBL_128BEAT
 ((
ušt32_t
)0x01400000è

	)

1399 
	#ETH_TXDMABURSTLENGTH_1BEAT
 ((
ušt32_t
)0x00000100è

	)

1400 
	#ETH_TXDMABURSTLENGTH_2BEAT
 ((
ušt32_t
)0x00000200è

	)

1401 
	#ETH_TXDMABURSTLENGTH_4BEAT
 ((
ušt32_t
)0x00000400è

	)

1402 
	#ETH_TXDMABURSTLENGTH_8BEAT
 ((
ušt32_t
)0x00000800è

	)

1403 
	#ETH_TXDMABURSTLENGTH_16BEAT
 ((
ušt32_t
)0x00001000è

	)

1404 
	#ETH_TXDMABURSTLENGTH_32BEAT
 ((
ušt32_t
)0x00002000è

	)

1405 
	#ETH_TXDMABURSTLENGTH_4XPBL_4BEAT
 ((
ušt32_t
)0x01000100è

	)

1406 
	#ETH_TXDMABURSTLENGTH_4XPBL_8BEAT
 ((
ušt32_t
)0x01000200è

	)

1407 
	#ETH_TXDMABURSTLENGTH_4XPBL_16BEAT
 ((
ušt32_t
)0x01000400è

	)

1408 
	#ETH_TXDMABURSTLENGTH_4XPBL_32BEAT
 ((
ušt32_t
)0x01000800è

	)

1409 
	#ETH_TXDMABURSTLENGTH_4XPBL_64BEAT
 ((
ušt32_t
)0x01001000è

	)

1410 
	#ETH_TXDMABURSTLENGTH_4XPBL_128BEAT
 ((
ušt32_t
)0x01002000è

	)

1418 
	#ETH_DMAENHANCEDDESCRIPTOR_ENABLE
 ((
ušt32_t
)0x00000080)

	)

1419 
	#ETH_DMAENHANCEDDESCRIPTOR_DISABLE
 ((
ušt32_t
)0x00000000)

	)

1427 
	#ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1
 ((
ušt32_t
)0x00000000)

	)

1428 
	#ETH_DMAARBITRATION_ROUNDROBIN_RXTX_2_1
 ((
ušt32_t
)0x00004000)

	)

1429 
	#ETH_DMAARBITRATION_ROUNDROBIN_RXTX_3_1
 ((
ušt32_t
)0x00008000)

	)

1430 
	#ETH_DMAARBITRATION_ROUNDROBIN_RXTX_4_1
 ((
ušt32_t
)0x0000C000)

	)

1431 
	#ETH_DMAARBITRATION_RXPRIORTX
 ((
ušt32_t
)0x00000002)

	)

1439 
	#ETH_DMATXDESC_LASTSEGMENTS
 ((
ušt32_t
)0x40000000è

	)

1440 
	#ETH_DMATXDESC_FIRSTSEGMENT
 ((
ušt32_t
)0x20000000è

	)

1448 
	#ETH_DMATXDESC_CHECKSUMBYPASS
 ((
ušt32_t
)0x00000000è

	)

1449 
	#ETH_DMATXDESC_CHECKSUMIPV4HEADER
 ((
ušt32_t
)0x00400000è

	)

1450 
	#ETH_DMATXDESC_CHECKSUMTCPUDPICMPSEGMENT
 ((
ušt32_t
)0x00800000è

	)

1451 
	#ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL
 ((
ušt32_t
)0x00C00000è

	)

1459 
	#ETH_DMARXDESC_BUFFER1
 ((
ušt32_t
)0x00000000è

	)

1460 
	#ETH_DMARXDESC_BUFFER2
 ((
ušt32_t
)0x00000001è

	)

1468 
	#ETH_PMT_FLAG_WUFFRPR
 ((
ušt32_t
)0x80000000è

	)

1469 
	#ETH_PMT_FLAG_WUFR
 ((
ušt32_t
)0x00000040è

	)

1470 
	#ETH_PMT_FLAG_MPR
 ((
ušt32_t
)0x00000020è

	)

1478 
	#ETH_MMC_IT_TGF
 ((
ušt32_t
)0x00200000è

	)

1479 
	#ETH_MMC_IT_TGFMSC
 ((
ušt32_t
)0x00008000è

	)

1480 
	#ETH_MMC_IT_TGFSC
 ((
ušt32_t
)0x00004000è

	)

1488 
	#ETH_MMC_IT_RGUF
 ((
ušt32_t
)0x10020000è

	)

1489 
	#ETH_MMC_IT_RFAE
 ((
ušt32_t
)0x10000040è

	)

1490 
	#ETH_MMC_IT_RFCE
 ((
ušt32_t
)0x10000020è

	)

1498 
	#ETH_MAC_FLAG_TST
 ((
ušt32_t
)0x00000200è

	)

1499 
	#ETH_MAC_FLAG_MMCT
 ((
ušt32_t
)0x00000040è

	)

1500 
	#ETH_MAC_FLAG_MMCR
 ((
ušt32_t
)0x00000020è

	)

1501 
	#ETH_MAC_FLAG_MMC
 ((
ušt32_t
)0x00000010è

	)

1502 
	#ETH_MAC_FLAG_PMT
 ((
ušt32_t
)0x00000008è

	)

1510 
	#ETH_DMA_FLAG_TST
 ((
ušt32_t
)0x20000000è

	)

1511 
	#ETH_DMA_FLAG_PMT
 ((
ušt32_t
)0x10000000è

	)

1512 
	#ETH_DMA_FLAG_MMC
 ((
ušt32_t
)0x08000000è

	)

1513 
	#ETH_DMA_FLAG_DATATRANSFERERROR
 ((
ušt32_t
)0x00800000è

	)

1514 
	#ETH_DMA_FLAG_READWRITEERROR
 ((
ušt32_t
)0x01000000è

	)

1515 
	#ETH_DMA_FLAG_ACCESSERROR
 ((
ušt32_t
)0x02000000è

	)

1516 
	#ETH_DMA_FLAG_NIS
 ((
ušt32_t
)0x00010000è

	)

1517 
	#ETH_DMA_FLAG_AIS
 ((
ušt32_t
)0x00008000è

	)

1518 
	#ETH_DMA_FLAG_ER
 ((
ušt32_t
)0x00004000è

	)

1519 
	#ETH_DMA_FLAG_FBE
 ((
ušt32_t
)0x00002000è

	)

1520 
	#ETH_DMA_FLAG_ET
 ((
ušt32_t
)0x00000400è

	)

1521 
	#ETH_DMA_FLAG_RWT
 ((
ušt32_t
)0x00000200è

	)

1522 
	#ETH_DMA_FLAG_RPS
 ((
ušt32_t
)0x00000100è

	)

1523 
	#ETH_DMA_FLAG_RBU
 ((
ušt32_t
)0x00000080è

	)

1524 
	#ETH_DMA_FLAG_R
 ((
ušt32_t
)0x00000040è

	)

1525 
	#ETH_DMA_FLAG_TU
 ((
ušt32_t
)0x00000020è

	)

1526 
	#ETH_DMA_FLAG_RO
 ((
ušt32_t
)0x00000010è

	)

1527 
	#ETH_DMA_FLAG_TJT
 ((
ušt32_t
)0x00000008è

	)

1528 
	#ETH_DMA_FLAG_TBU
 ((
ušt32_t
)0x00000004è

	)

1529 
	#ETH_DMA_FLAG_TPS
 ((
ušt32_t
)0x00000002è

	)

1530 
	#ETH_DMA_FLAG_T
 ((
ušt32_t
)0x00000001è

	)

1538 
	#ETH_MAC_IT_TST
 ((
ušt32_t
)0x00000200è

	)

1539 
	#ETH_MAC_IT_MMCT
 ((
ušt32_t
)0x00000040è

	)

1540 
	#ETH_MAC_IT_MMCR
 ((
ušt32_t
)0x00000020è

	)

1541 
	#ETH_MAC_IT_MMC
 ((
ušt32_t
)0x00000010è

	)

1542 
	#ETH_MAC_IT_PMT
 ((
ušt32_t
)0x00000008è

	)

1550 
	#ETH_DMA_IT_TST
 ((
ušt32_t
)0x20000000è

	)

1551 
	#ETH_DMA_IT_PMT
 ((
ušt32_t
)0x10000000è

	)

1552 
	#ETH_DMA_IT_MMC
 ((
ušt32_t
)0x08000000è

	)

1553 
	#ETH_DMA_IT_NIS
 ((
ušt32_t
)0x00010000è

	)

1554 
	#ETH_DMA_IT_AIS
 ((
ušt32_t
)0x00008000è

	)

1555 
	#ETH_DMA_IT_ER
 ((
ušt32_t
)0x00004000è

	)

1556 
	#ETH_DMA_IT_FBE
 ((
ušt32_t
)0x00002000è

	)

1557 
	#ETH_DMA_IT_ET
 ((
ušt32_t
)0x00000400è

	)

1558 
	#ETH_DMA_IT_RWT
 ((
ušt32_t
)0x00000200è

	)

1559 
	#ETH_DMA_IT_RPS
 ((
ušt32_t
)0x00000100è

	)

1560 
	#ETH_DMA_IT_RBU
 ((
ušt32_t
)0x00000080è

	)

1561 
	#ETH_DMA_IT_R
 ((
ušt32_t
)0x00000040è

	)

1562 
	#ETH_DMA_IT_TU
 ((
ušt32_t
)0x00000020è

	)

1563 
	#ETH_DMA_IT_RO
 ((
ušt32_t
)0x00000010è

	)

1564 
	#ETH_DMA_IT_TJT
 ((
ušt32_t
)0x00000008è

	)

1565 
	#ETH_DMA_IT_TBU
 ((
ušt32_t
)0x00000004è

	)

1566 
	#ETH_DMA_IT_TPS
 ((
ušt32_t
)0x00000002è

	)

1567 
	#ETH_DMA_IT_T
 ((
ušt32_t
)0x00000001è

	)

1575 
	#ETH_DMA_TRANSMITPROCESS_STOPPED
 ((
ušt32_t
)0x00000000è

	)

1576 
	#ETH_DMA_TRANSMITPROCESS_FETCHING
 ((
ušt32_t
)0x00100000è

	)

1577 
	#ETH_DMA_TRANSMITPROCESS_WAITING
 ((
ušt32_t
)0x00200000è

	)

1578 
	#ETH_DMA_TRANSMITPROCESS_READING
 ((
ušt32_t
)0x00300000è

	)

1579 
	#ETH_DMA_TRANSMITPROCESS_SUSPENDED
 ((
ušt32_t
)0x00600000è

	)

1580 
	#ETH_DMA_TRANSMITPROCESS_CLOSING
 ((
ušt32_t
)0x00700000è

	)

1590 
	#ETH_DMA_RECEIVEPROCESS_STOPPED
 ((
ušt32_t
)0x00000000è

	)

1591 
	#ETH_DMA_RECEIVEPROCESS_FETCHING
 ((
ušt32_t
)0x00020000è

	)

1592 
	#ETH_DMA_RECEIVEPROCESS_WAITING
 ((
ušt32_t
)0x00060000è

	)

1593 
	#ETH_DMA_RECEIVEPROCESS_SUSPENDED
 ((
ušt32_t
)0x00080000è

	)

1594 
	#ETH_DMA_RECEIVEPROCESS_CLOSING
 ((
ušt32_t
)0x000A0000è

	)

1595 
	#ETH_DMA_RECEIVEPROCESS_QUEUING
 ((
ušt32_t
)0x000E0000è

	)

1604 
	#ETH_DMA_OVERFLOW_RXFIFOCOUNTER
 ((
ušt32_t
)0x10000000è

	)

1605 
	#ETH_DMA_OVERFLOW_MISSEDFRAMECOUNTER
 ((
ušt32_t
)0x00010000è

	)

1613 
	#ETH_EXTI_LINE_WAKEUP
 ((
ušt32_t
)0x00080000è

	)

1633 
	#__HAL_ETH_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_ETH_STATE_RESET
)

	)

1641 
	#__HAL_ETH_DMATXDESC_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
TxDesc
->
Stus
 & (__FLAG__è=ð(__FLAG__))

	)

1649 
	#__HAL_ETH_DMARXDESC_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
RxDesc
->
Stus
 & (__FLAG__è=ð(__FLAG__))

	)

1656 
	#__HAL_ETH_DMARXDESC_ENABLE_IT
(
__HANDLE__
è((__HANDLE__)->
RxDesc
->
CÚŒÞBufãrSize
 &=(~(
ušt32_t
)
ETH_DMARXDESC_DIC
))

	)

1663 
	#__HAL_ETH_DMARXDESC_DISABLE_IT
(
__HANDLE__
è((__HANDLE__)->
RxDesc
->
CÚŒÞBufãrSize
 |ð
ETH_DMARXDESC_DIC
)

	)

1670 
	#__HAL_ETH_DMARXDESC_SET_OWN_BIT
(
__HANDLE__
è((__HANDLE__)->
RxDesc
->
Stus
 |ð
ETH_DMARXDESC_OWN
)

	)

1677 
	#__HAL_ETH_DMATXDESC_GET_COLLISION_COUNT
(
__HANDLE__
è(((__HANDLE__)->
TxDesc
->
Stus
 & 
ETH_DMATXDESC_CC
è>> 
ETH_DMATXDESC_COLLISION_COUNTSHIFT
)

	)

1684 
	#__HAL_ETH_DMATXDESC_SET_OWN_BIT
(
__HANDLE__
è((__HANDLE__)->
TxDesc
->
Stus
 |ð
ETH_DMATXDESC_OWN
)

	)

1691 
	#__HAL_ETH_DMATXDESC_ENABLE_IT
(
__HANDLE__
è((__HANDLE__)->
TxDesc
->
Stus
 |ð
ETH_DMATXDESC_IC
)

	)

1698 
	#__HAL_ETH_DMATXDESC_DISABLE_IT
(
__HANDLE__
è((__HANDLE__)->
TxDesc
->
Stus
 &ð~
ETH_DMATXDESC_IC
)

	)

1711 
	#__HAL_ETH_DMATXDESC_CHECKSUM_INSERTION
(
__HANDLE__
, 
__CHECKSUM__
è((__HANDLE__)->
TxDesc
->
Stus
 |ð(__CHECKSUM__))

	)

1718 
	#__HAL_ETH_DMATXDESC_CRC_ENABLE
(
__HANDLE__
è((__HANDLE__)->
TxDesc
->
Stus
 &ð~
ETH_DMATXDESC_DC
)

	)

1725 
	#__HAL_ETH_DMATXDESC_CRC_DISABLE
(
__HANDLE__
è((__HANDLE__)->
TxDesc
->
Stus
 |ð
ETH_DMATXDESC_DC
)

	)

1732 
	#__HAL_ETH_DMATXDESC_SHORT_FRAME_PADDING_ENABLE
(
__HANDLE__
è((__HANDLE__)->
TxDesc
->
Stus
 &ð~
ETH_DMATXDESC_DP
)

	)

1739 
	#__HAL_ETH_DMATXDESC_SHORT_FRAME_PADDING_DISABLE
(
__HANDLE__
è((__HANDLE__)->
TxDesc
->
Stus
 |ð
ETH_DMATXDESC_DP
)

	)

1751 
	#__HAL_ETH_MAC_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
MACIMR
 |ð(__INTERRUPT__))

	)

1763 
	#__HAL_ETH_MAC_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
MACIMR
 &ð~(__INTERRUPT__))

	)

1770 
	#__HAL_ETH_INITIATE_PAUSE_CONTROL_FRAME
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MACFCR
 |ð
ETH_MACFCR_FCBBPA
)

	)

1777 
	#__HAL_ETH_GET_FLOW_CONTROL_BUSY_STATUS
(
__HANDLE__
è(((__HANDLE__)->
In¡ªû
->
MACFCR
 & 
ETH_MACFCR_FCBBPA
è=ðETH_MACFCR_FCBBPA)

	)

1784 
	#__HAL_ETH_BACK_PRESSURE_ACTIVATION_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MACFCR
 |ð
ETH_MACFCR_FCBBPA
)

	)

1791 
	#__HAL_ETH_BACK_PRESSURE_ACTIVATION_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MACFCR
 &ð~
ETH_MACFCR_FCBBPA
)

	)

1805 
	#__HAL_ETH_MAC_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
MACSR
 &Ð__FLAG__)è=ðÐ__FLAG__))

	)

1814 
	#__HAL_ETH_DMA_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
DMAIER
 |ð(__INTERRUPT__))

	)

1823 
	#__HAL_ETH_DMA_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
DMAIER
 &ð~(__INTERRUPT__))

	)

1831 
	#__HAL_ETH_DMA_CLEAR_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
DMASR
 =(__INTERRUPT__))

	)

1839 
	#__HAL_ETH_DMA_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
DMASR
 &Ð__FLAG__)è=ðÐ__FLAG__))

	)

1847 
	#__HAL_ETH_DMA_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
DMASR
 = (__FLAG__))

	)

1858 
	#__HAL_ETH_GET_DMA_OVERFLOW_STATUS
(
__HANDLE__
, 
__OVERFLOW__
è(((__HANDLE__)->
In¡ªû
->
DMAMFBOCR
 & (__OVERFLOW__)è=ð(__OVERFLOW__))

	)

1866 
	#__HAL_ETH_SET_RECEIVE_WATCHDOG_TIMER
(
__HANDLE__
, 
__VALUE__
è((__HANDLE__)->
In¡ªû
->
DMARSWTR
 = (__VALUE__))

	)

1874 
	#__HAL_ETH_GLOBAL_UNICAST_WAKEUP_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MACPMTCSR
 |ð
ETH_MACPMTCSR_GU
)

	)

1882 
	#__HAL_ETH_GLOBAL_UNICAST_WAKEUP_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MACPMTCSR
 &ð~
ETH_MACPMTCSR_GU
)

	)

1889 
	#__HAL_ETH_WAKEUP_FRAME_DETECTION_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MACPMTCSR
 |ð
ETH_MACPMTCSR_WFE
)

	)

1896 
	#__HAL_ETH_WAKEUP_FRAME_DETECTION_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MACPMTCSR
 &ð~
ETH_MACPMTCSR_WFE
)

	)

1903 
	#__HAL_ETH_MAGIC_PACKET_DETECTION_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MACPMTCSR
 |ð
ETH_MACPMTCSR_MPE
)

	)

1910 
	#__HAL_ETH_MAGIC_PACKET_DETECTION_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MACPMTCSR
 &ð~
ETH_MACPMTCSR_WFE
)

	)

1917 
	#__HAL_ETH_POWER_DOWN_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MACPMTCSR
 |ð
ETH_MACPMTCSR_PD
)

	)

1924 
	#__HAL_ETH_POWER_DOWN_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MACPMTCSR
 &ð~
ETH_MACPMTCSR_PD
)

	)

1936 
	#__HAL_ETH_GET_PMT_FLAG_STATUS
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
MACPMTCSR
 &Ð__FLAG__)è=ðÐ__FLAG__))

	)

1943 
	#__HAL_ETH_MMC_COUNTER_FULL_PRESET
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MMCCR
 |ð(
ETH_MMCCR_MCFHP
 | 
ETH_MMCCR_MCP
))

	)

1950 
	#__HAL_ETH_MMC_COUNTER_HALF_PRESET
(
__HANDLE__
èdo{(__HANDLE__)->
In¡ªû
->
MMCCR
 &ð~
ETH_MMCCR_MCFHP
;\

1951 (
__HANDLE__
)->
In¡ªû
->
MMCCR
 |ð
ETH_MMCCR_MCP
;
	}
} 0)

	)

1958 
	#__HAL_ETH_MMC_COUNTER_FREEZE_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MMCCR
 |ð
ETH_MMCCR_MCF
)

	)

1965 
	#__HAL_ETH_MMC_COUNTER_FREEZE_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MMCCR
 &ð~
ETH_MMCCR_MCF
)

	)

1972 
	#__HAL_ETH_ETH_MMC_RESET_ONREAD_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MMCCR
 |ð
ETH_MMCCR_ROR
)

	)

1979 
	#__HAL_ETH_ETH_MMC_RESET_ONREAD_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MMCCR
 &ð~
ETH_MMCCR_ROR
)

	)

1986 
	#__HAL_ETH_ETH_MMC_COUNTER_ROLLOVER_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MMCCR
 &ð~
ETH_MMCCR_CSR
)

	)

1993 
	#__HAL_ETH_ETH_MMC_COUNTER_ROLLOVER_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MMCCR
 |ð
ETH_MMCCR_CSR
)

	)

2000 
	#__HAL_ETH_MMC_COUNTERS_RESET
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
MMCCR
 |ð
ETH_MMCCR_CR
)

	)

2012 
	#__HAL_ETH_MMC_RX_IT_ENABLE
(
__HANDLE__
, 
__INTERRUPT__
è(__HANDLE__)->
In¡ªû
->
MMCRIMR
 &ð~((__INTERRUPT__è& 0xEFFFFFFF)

	)

2023 
	#__HAL_ETH_MMC_RX_IT_DISABLE
(
__HANDLE__
, 
__INTERRUPT__
è(__HANDLE__)->
In¡ªû
->
MMCRIMR
 |ð((__INTERRUPT__è& 0xEFFFFFFF)

	)

2034 
	#__HAL_ETH_MMC_TX_IT_ENABLE
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
MMCRIMR
 &ð~ (__INTERRUPT__))

	)

2046 
	#__HAL_ETH_MMC_TX_IT_DISABLE
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
MMCRIMR
 |ð(__INTERRUPT__))

	)

2052 
	#__HAL_ETH_WAKEUP_EXTI_ENABLE_IT
(è
EXTI
->
IMR
 |ð(
ETH_EXTI_LINE_WAKEUP
)

	)

2058 
	#__HAL_ETH_WAKEUP_EXTI_DISABLE_IT
(è
EXTI
->
IMR
 &ð~(
ETH_EXTI_LINE_WAKEUP
)

	)

2064 
	#__HAL_ETH_WAKEUP_EXTI_ENABLE_EVENT
(è
EXTI
->
EMR
 |ð(
ETH_EXTI_LINE_WAKEUP
)

	)

2070 
	#__HAL_ETH_WAKEUP_EXTI_DISABLE_EVENT
(è
EXTI
->
EMR
 &ð~(
ETH_EXTI_LINE_WAKEUP
)

	)

2076 
	#__HAL_ETH_WAKEUP_EXTI_GET_FLAG
(è
EXTI
->
PR
 & (
ETH_EXTI_LINE_WAKEUP
)

	)

2082 
	#__HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG
(è
EXTI
->
PR
 = (
ETH_EXTI_LINE_WAKEUP
)

	)

2088 
	#__HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER
(è
EXTI
->
RTSR
 |ð
ETH_EXTI_LINE_WAKEUP


	)

2094 
	#__HAL_ETH_WAKEUP_EXTI_DISABLE_RISING_EDGE_TRIGGER
(è
EXTI
->
RTSR
 &ð~(
ETH_EXTI_LINE_WAKEUP
)

	)

2100 
	#__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER
(è
EXTI
->
FTSR
 |ð(
ETH_EXTI_LINE_WAKEUP
)

	)

2106 
	#__HAL_ETH_WAKEUP_EXTI_DISABLE_FALLING_EDGE_TRIGGER
(è
EXTI
->
FTSR
 &ð~(
ETH_EXTI_LINE_WAKEUP
)

	)

2112 
	#__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER
(è
EXTI
->
RTSR
 |ð
ETH_EXTI_LINE_WAKEUP
;\

2113 
EXTI
->
FTSR
 |ð
ETH_EXTI_LINE_WAKEUP


	)

2119 
	#__HAL_ETH_WAKEUP_EXTI_DISABLE_FALLINGRISING_TRIGGER
(è
EXTI
->
RTSR
 &ð~(
ETH_EXTI_LINE_WAKEUP
);\

2120 
EXTI
->
FTSR
 &ð~(
ETH_EXTI_LINE_WAKEUP
)

	)

2126 
	#__HAL_ETH_WAKEUP_EXTI_GENERATE_SWIT
(è
EXTI
->
SWIER
|ð
ETH_EXTI_LINE_WAKEUP


	)

2142 
HAL_StusTy³Def
 
HAL_ETH_In™
(
ETH_HªdËTy³Def
 *
h‘h
);

2143 
HAL_StusTy³Def
 
HAL_ETH_DeIn™
(
ETH_HªdËTy³Def
 *
h‘h
);

2144 
HAL_ETH_M¥In™
(
ETH_HªdËTy³Def
 *
h‘h
);

2145 
HAL_ETH_M¥DeIn™
(
ETH_HªdËTy³Def
 *
h‘h
);

2146 
HAL_StusTy³Def
 
HAL_ETH_DMATxDescLi¡In™
(
ETH_HªdËTy³Def
 *
h‘h
, 
ETH_DMADescTy³Def
 *
DMATxDescTab
, 
ušt8_t
* 
TxBuff
, 
ušt32_t
 
TxBuffCouÁ
);

2147 
HAL_StusTy³Def
 
HAL_ETH_DMARxDescLi¡In™
(
ETH_HªdËTy³Def
 *
h‘h
, 
ETH_DMADescTy³Def
 *
DMARxDescTab
, 
ušt8_t
 *
RxBuff
, 
ušt32_t
 
RxBuffCouÁ
);

2157 
HAL_StusTy³Def
 
HAL_ETH_T¿nsm™F¿me
(
ETH_HªdËTy³Def
 *
h‘h
, 
ušt32_t
 
F¿meL’gth
);

2158 
HAL_StusTy³Def
 
HAL_ETH_G‘ReûivedF¿me
(
ETH_HªdËTy³Def
 *
h‘h
);

2160 
HAL_StusTy³Def
 
HAL_ETH_R—dPHYRegi¡”
(
ETH_HªdËTy³Def
 *
h‘h
, 
ušt16_t
 
PHYReg
, 
ušt32_t
 *
RegV®ue
);

2161 
HAL_StusTy³Def
 
HAL_ETH_Wr™ePHYRegi¡”
(
ETH_HªdËTy³Def
 *
h‘h
, 
ušt16_t
 
PHYReg
, 
ušt32_t
 
RegV®ue
);

2163 
HAL_StusTy³Def
 
HAL_ETH_G‘ReûivedF¿me_IT
(
ETH_HªdËTy³Def
 *
h‘h
);

2164 
HAL_ETH_IRQHªdËr
(
ETH_HªdËTy³Def
 *
h‘h
);

2166 
HAL_ETH_TxC¶tC®lback
(
ETH_HªdËTy³Def
 *
h‘h
);

2167 
HAL_ETH_RxC¶tC®lback
(
ETH_HªdËTy³Def
 *
h‘h
);

2168 
HAL_ETH_E¼ÜC®lback
(
ETH_HªdËTy³Def
 *
h‘h
);

2179 
HAL_StusTy³Def
 
HAL_ETH_S¹
(
ETH_HªdËTy³Def
 *
h‘h
);

2180 
HAL_StusTy³Def
 
HAL_ETH_StÝ
(
ETH_HªdËTy³Def
 *
h‘h
);

2181 
HAL_StusTy³Def
 
HAL_ETH_CÚfigMAC
(
ETH_HªdËTy³Def
 *
h‘h
, 
ETH_MACIn™Ty³Def
 *
maccÚf
);

2182 
HAL_StusTy³Def
 
HAL_ETH_CÚfigDMA
(
ETH_HªdËTy³Def
 *
h‘h
, 
ETH_DMAIn™Ty³Def
 *
dmacÚf
);

2192 
HAL_ETH_S‹Ty³Def
 
HAL_ETH_G‘S‹
(
ETH_HªdËTy³Def
 *
h‘h
);

2210 
	gSTM32F437xx
 || 
	gSTM32F429xx
 || 
	gSTM32F439xx
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 */

2212 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_flash.h

39 #iâdeà
__STM32F4xx_HAL_FLASH_H


40 
	#__STM32F4xx_HAL_FLASH_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
FLASH_PROC_NONE
 = 0,

68 
FLASH_PROC_SECTERASE
,

69 
FLASH_PROC_MASSERASE
,

70 
FLASH_PROC_PROGRAM


71 } 
	tFLASH_Proûdu»Ty³Def
;

78 
__IO
 
FLASH_Proûdu»Ty³Def
 
Proûdu»OnGošg
;

80 
__IO
 
ušt32_t
 
NbSeùÜsToE¿£
;

82 
__IO
 
ušt8_t
 
VÞgeFÜE¿£
;

84 
__IO
 
ušt32_t
 
SeùÜ
;

86 
__IO
 
ušt32_t
 
Bªk
;

88 
__IO
 
ušt32_t
 
Add»ss
;

90 
HAL_LockTy³Def
 
Lock
;

92 
__IO
 
ušt32_t
 
E¼ÜCode
;

94 }
	tFLASH_ProûssTy³Def
;

108 
	#HAL_FLASH_ERROR_NONE
 ((
ušt32_t
)0x00000000è

	)

109 
	#HAL_FLASH_ERROR_RD
 ((
ušt32_t
)0x00000001è

	)

110 
	#HAL_FLASH_ERROR_PGS
 ((
ušt32_t
)0x00000002è

	)

111 
	#HAL_FLASH_ERROR_PGP
 ((
ušt32_t
)0x00000004è

	)

112 
	#HAL_FLASH_ERROR_PGA
 ((
ušt32_t
)0x00000008è

	)

113 
	#HAL_FLASH_ERROR_WRP
 ((
ušt32_t
)0x00000010è

	)

114 
	#HAL_FLASH_ERROR_OPERATION
 ((
ušt32_t
)0x00000020è

	)

122 
	#FLASH_TYPEPROGRAM_BYTE
 ((
ušt32_t
)0x00è

	)

123 
	#FLASH_TYPEPROGRAM_HALFWORD
 ((
ušt32_t
)0x01è

	)

124 
	#FLASH_TYPEPROGRAM_WORD
 ((
ušt32_t
)0x02è

	)

125 
	#FLASH_TYPEPROGRAM_DOUBLEWORD
 ((
ušt32_t
)0x03è

	)

134 
	#FLASH_FLAG_EOP
 
FLASH_SR_EOP


	)

135 
	#FLASH_FLAG_OPERR
 
FLASH_SR_SOP


	)

136 
	#FLASH_FLAG_WRPERR
 
FLASH_SR_WRPERR


	)

137 
	#FLASH_FLAG_PGAERR
 
FLASH_SR_PGAERR


	)

138 
	#FLASH_FLAG_PGPERR
 
FLASH_SR_PGPERR


	)

139 
	#FLASH_FLAG_PGSERR
 
FLASH_SR_PGSERR


	)

140 
	#FLASH_FLAG_RDERR
 ((
ušt32_t
)0x00000100è

	)

141 
	#FLASH_FLAG_BSY
 
FLASH_SR_BSY


	)

150 
	#FLASH_IT_EOP
 
FLASH_CR_EOPIE


	)

151 
	#FLASH_IT_ERR
 ((
ušt32_t
)0x02000000è

	)

159 
	#FLASH_PSIZE_BYTE
 ((
ušt32_t
)0x00000000)

	)

160 
	#FLASH_PSIZE_HALF_WORD
 ((
ušt32_t
)0x00000100)

	)

161 
	#FLASH_PSIZE_WORD
 ((
ušt32_t
)0x00000200)

	)

162 
	#FLASH_PSIZE_DOUBLE_WORD
 ((
ušt32_t
)0x00000300)

	)

163 
	#CR_PSIZE_MASK
 ((
ušt32_t
)0xFFFFFCFF)

	)

171 
	#RDP_KEY
 ((
ušt16_t
)0x00A5)

	)

172 
	#FLASH_KEY1
 ((
ušt32_t
)0x45670123)

	)

173 
	#FLASH_KEY2
 ((
ušt32_t
)0xCDEF89AB)

	)

174 
	#FLASH_OPT_KEY1
 ((
ušt32_t
)0x08192A3B)

	)

175 
	#FLASH_OPT_KEY2
 ((
ušt32_t
)0x4C5D6E7F)

	)

194 
	#__HAL_FLASH_SET_LATENCY
(
__LATENCY__
è(*(
__IO
 
ušt8_t
 *)
ACR_BYTE0_ADDRESS
 = (ušt8_t)(__LATENCY__))

	)

201 
	#__HAL_FLASH_GET_LATENCY
(è(
	`READ_BIT
((
FLASH
->
ACR
), 
FLASH_ACR_LATENCY
))

	)

207 
	#__HAL_FLASH_PREFETCH_BUFFER_ENABLE
(è(
FLASH
->
ACR
 |ð
FLASH_ACR_PRFTEN
)

	)

213 
	#__HAL_FLASH_PREFETCH_BUFFER_DISABLE
(è(
FLASH
->
ACR
 &ð(~
FLASH_ACR_PRFTEN
))

	)

219 
	#__HAL_FLASH_INSTRUCTION_CACHE_ENABLE
(è(
FLASH
->
ACR
 |ð
FLASH_ACR_ICEN
)

	)

225 
	#__HAL_FLASH_INSTRUCTION_CACHE_DISABLE
(è(
FLASH
->
ACR
 &ð(~
FLASH_ACR_ICEN
))

	)

231 
	#__HAL_FLASH_DATA_CACHE_ENABLE
(è(
FLASH
->
ACR
 |ð
FLASH_ACR_DCEN
)

	)

237 
	#__HAL_FLASH_DATA_CACHE_DISABLE
(è(
FLASH
->
ACR
 &ð(~
FLASH_ACR_DCEN
))

	)

244 
	#__HAL_FLASH_INSTRUCTION_CACHE_RESET
(èdØ{
FLASH
->
ACR
 |ð
FLASH_ACR_ICRST
; \

245 
FLASH
->
ACR
 &ð~
FLASH_ACR_ICRST
; \

246 }0)

	)

253 
	#__HAL_FLASH_DATA_CACHE_RESET
(èdØ{
FLASH
->
ACR
 |ð
FLASH_ACR_DCRST
; \

254 
FLASH
->
ACR
 &ð~
FLASH_ACR_DCRST
; \

255 }0)

	)

264 
	#__HAL_FLASH_ENABLE_IT
(
__INTERRUPT__
è(
FLASH
->
CR
 |ð(__INTERRUPT__))

	)

274 
	#__HAL_FLASH_DISABLE_IT
(
__INTERRUPT__
è(
FLASH
->
CR
 &ð~(
ušt32_t
)(__INTERRUPT__))

	)

290 
	#__HAL_FLASH_GET_FLAG
(
__FLAG__
è((
FLASH
->
SR
 & (__FLAG__)))

	)

305 
	#__HAL_FLASH_CLEAR_FLAG
(
__FLAG__
è(
FLASH
->
SR
 = (__FLAG__))

	)

311 
	~"¡m32f4xx_h®_æash_ex.h
"

312 
	~"¡m32f4xx_h®_æash_¿mfunc.h
"

322 
HAL_StusTy³Def
 
HAL_FLASH_Prog¿m
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, 
ušt64_t
 
D©a
);

323 
HAL_StusTy³Def
 
HAL_FLASH_Prog¿m_IT
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, 
ušt64_t
 
D©a
);

325 
HAL_FLASH_IRQHªdËr
();

327 
HAL_FLASH_EndOfO³¿tiÚC®lback
(
ušt32_t
 
R‘uºV®ue
);

328 
HAL_FLASH_O³¿tiÚE¼ÜC®lback
(
ušt32_t
 
R‘uºV®ue
);

337 
HAL_StusTy³Def
 
HAL_FLASH_UÆock
();

338 
HAL_StusTy³Def
 
HAL_FLASH_Lock
();

339 
HAL_StusTy³Def
 
HAL_FLASH_OB_UÆock
();

340 
HAL_StusTy³Def
 
HAL_FLASH_OB_Lock
();

342 
HAL_StusTy³Def
 
HAL_FLASH_OB_Launch
();

351 
ušt32_t
 
HAL_FLASH_G‘E¼Ü
();

352 
HAL_StusTy³Def
 
FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
);

377 
	#ACR_BYTE0_ADDRESS
 ((
ušt32_t
)0x40023C00)

	)

381 
	#OPTCR_BYTE0_ADDRESS
 ((
ušt32_t
)0x40023C14)

	)

385 
	#OPTCR_BYTE1_ADDRESS
 ((
ušt32_t
)0x40023C15)

	)

389 
	#OPTCR_BYTE2_ADDRESS
 ((
ušt32_t
)0x40023C16)

	)

393 
	#OPTCR_BYTE3_ADDRESS
 ((
ušt32_t
)0x40023C17)

	)

407 
	#IS_FLASH_TYPEPROGRAM
(
VALUE
)(((VALUEè=ð
FLASH_TYPEPROGRAM_BYTE
) || \

408 ((
VALUE
è=ð
FLASH_TYPEPROGRAM_HALFWORD
) || \

409 ((
VALUE
è=ð
FLASH_TYPEPROGRAM_WORD
) || \

410 ((
VALUE
è=ð
FLASH_TYPEPROGRAM_DOUBLEWORD
))

	)

436 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_flash_ex.h

39 #iâdeà
__STM32F4xx_HAL_FLASH_EX_H


40 
	#__STM32F4xx_HAL_FLASH_EX_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
ušt32_t
 
Ty³E¿£
;

70 
ušt32_t
 
Bªks
;

73 
ušt32_t
 
SeùÜ
;

76 
ušt32_t
 
NbSeùÜs
;

79 
ušt32_t
 
VÞgeRªge
;

82 } 
	tFLASH_E¿£In™Ty³Def
;

89 
ušt32_t
 
O±iÚTy³
;

92 
ušt32_t
 
WRPS‹
;

95 
ušt32_t
 
WRPSeùÜ
;

98 
ušt32_t
 
Bªks
;

101 
ušt32_t
 
RDPLev–
;

104 
ušt32_t
 
BORLev–
;

107 
ušt8_t
 
USERCÚfig
;

109 } 
	tFLASH_OBProg¿mIn™Ty³Def
;

114 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

115 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

116 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

117 
defšed
(
STM32F479xx
)

120 
ušt32_t
 
O±iÚTy³
;

123 
ušt32_t
 
PCROPS‹
;

126 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

127 
ušt16_t
 
SeùÜs
;

131 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

132 
ušt32_t
 
Bªks
;

135 
ušt16_t
 
SeùÜsBªk1
;

138 
ušt16_t
 
SeùÜsBªk2
;

141 
ušt8_t
 
BoÙCÚfig
;

145 } 
	tFLASH_AdvOBProg¿mIn™Ty³Def
;

160 
	#FLASH_TYPEERASE_SECTORS
 ((
ušt32_t
)0x00è

	)

161 
	#FLASH_TYPEERASE_MASSERASE
 ((
ušt32_t
)0x01è

	)

169 
	#FLASH_VOLTAGE_RANGE_1
 ((
ušt32_t
)0x00è

	)

170 
	#FLASH_VOLTAGE_RANGE_2
 ((
ušt32_t
)0x01è

	)

171 
	#FLASH_VOLTAGE_RANGE_3
 ((
ušt32_t
)0x02è

	)

172 
	#FLASH_VOLTAGE_RANGE_4
 ((
ušt32_t
)0x03è

	)

180 
	#OB_WRPSTATE_DISABLE
 ((
ušt32_t
)0x00è

	)

181 
	#OB_WRPSTATE_ENABLE
 ((
ušt32_t
)0x01è

	)

189 
	#OPTIONBYTE_WRP
 ((
ušt32_t
)0x01è

	)

190 
	#OPTIONBYTE_RDP
 ((
ušt32_t
)0x02è

	)

191 
	#OPTIONBYTE_USER
 ((
ušt32_t
)0x04è

	)

192 
	#OPTIONBYTE_BOR
 ((
ušt32_t
)0x08è

	)

200 
	#OB_RDP_LEVEL_0
 ((
ušt8_t
)0xAA)

	)

201 
	#OB_RDP_LEVEL_1
 ((
ušt8_t
)0x55)

	)

202 
	#OB_RDP_LEVEL_2
 ((
ušt8_t
)0xCCè

	)

211 
	#OB_IWDG_SW
 ((
ušt8_t
)0x20è

	)

212 
	#OB_IWDG_HW
 ((
ušt8_t
)0x00è

	)

220 
	#OB_STOP_NO_RST
 ((
ušt8_t
)0x40è

	)

221 
	#OB_STOP_RST
 ((
ušt8_t
)0x00è

	)

230 
	#OB_STDBY_NO_RST
 ((
ušt8_t
)0x80è

	)

231 
	#OB_STDBY_RST
 ((
ušt8_t
)0x00è

	)

239 
	#OB_BOR_LEVEL3
 ((
ušt8_t
)0x00è

	)

240 
	#OB_BOR_LEVEL2
 ((
ušt8_t
)0x04è

	)

241 
	#OB_BOR_LEVEL1
 ((
ušt8_t
)0x08è

	)

242 
	#OB_BOR_OFF
 ((
ušt8_t
)0x0Cè

	)

247 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

248 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

249 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

250 
defšed
(
STM32F479xx
)

254 
	#OB_PCROP_STATE_DISABLE
 ((
ušt32_t
)0x00è

	)

255 
	#OB_PCROP_STATE_ENABLE
 ((
ušt32_t
)0x01è

	)

260 
STM32F410xx
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

265 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

266 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

267 
	#OPTIONBYTE_PCROP
 ((
ušt32_t
)0x01è

	)

268 
	#OPTIONBYTE_BOOTCONFIG
 ((
ušt32_t
)0x02è

	)

271 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

272 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

273 
	#OPTIONBYTE_PCROP
 ((
ušt32_t
)0x01è

	)

283 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

284 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

285 
	#FLASH_LATENCY_0
 
FLASH_ACR_LATENCY_0WS


	)

286 
	#FLASH_LATENCY_1
 
FLASH_ACR_LATENCY_1WS


	)

287 
	#FLASH_LATENCY_2
 
FLASH_ACR_LATENCY_2WS


	)

288 
	#FLASH_LATENCY_3
 
FLASH_ACR_LATENCY_3WS


	)

289 
	#FLASH_LATENCY_4
 
FLASH_ACR_LATENCY_4WS


	)

290 
	#FLASH_LATENCY_5
 
FLASH_ACR_LATENCY_5WS


	)

291 
	#FLASH_LATENCY_6
 
FLASH_ACR_LATENCY_6WS


	)

292 
	#FLASH_LATENCY_7
 
FLASH_ACR_LATENCY_7WS


	)

293 
	#FLASH_LATENCY_8
 
FLASH_ACR_LATENCY_8WS


	)

294 
	#FLASH_LATENCY_9
 
FLASH_ACR_LATENCY_9WS


	)

295 
	#FLASH_LATENCY_10
 
FLASH_ACR_LATENCY_10WS


	)

296 
	#FLASH_LATENCY_11
 
FLASH_ACR_LATENCY_11WS


	)

297 
	#FLASH_LATENCY_12
 
FLASH_ACR_LATENCY_12WS


	)

298 
	#FLASH_LATENCY_13
 
FLASH_ACR_LATENCY_13WS


	)

299 
	#FLASH_LATENCY_14
 
FLASH_ACR_LATENCY_14WS


	)

300 
	#FLASH_LATENCY_15
 
FLASH_ACR_LATENCY_15WS


	)

305 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

306 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

307 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

309 
	#FLASH_LATENCY_0
 
FLASH_ACR_LATENCY_0WS


	)

310 
	#FLASH_LATENCY_1
 
FLASH_ACR_LATENCY_1WS


	)

311 
	#FLASH_LATENCY_2
 
FLASH_ACR_LATENCY_2WS


	)

312 
	#FLASH_LATENCY_3
 
FLASH_ACR_LATENCY_3WS


	)

313 
	#FLASH_LATENCY_4
 
FLASH_ACR_LATENCY_4WS


	)

314 
	#FLASH_LATENCY_5
 
FLASH_ACR_LATENCY_5WS


	)

315 
	#FLASH_LATENCY_6
 
FLASH_ACR_LATENCY_6WS


	)

316 
	#FLASH_LATENCY_7
 
FLASH_ACR_LATENCY_7WS


	)

328 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

329 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

330 
	#FLASH_BANK_1
 ((
ušt32_t
)1è

	)

331 
	#FLASH_BANK_2
 ((
ušt32_t
)2è

	)

332 
	#FLASH_BANK_BOTH
 ((
ušt32_t
)
FLASH_BANK_1
 | 
FLASH_BANK_2
è

	)

335 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

336 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

337 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

338 
	#FLASH_BANK_1
 ((
ušt32_t
)1è

	)

347 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

348 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

349 
	#FLASH_MER_BIT
 (
FLASH_CR_MER1
 | 
FLASH_CR_MER2
è

	)

352 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

353 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

354 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

355 
	#FLASH_MER_BIT
 (
FLASH_CR_MER
è

	)

365 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

366 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

367 
	#FLASH_SECTOR_0
 ((
ušt32_t
)0è

	)

368 
	#FLASH_SECTOR_1
 ((
ušt32_t
)1è

	)

369 
	#FLASH_SECTOR_2
 ((
ušt32_t
)2è

	)

370 
	#FLASH_SECTOR_3
 ((
ušt32_t
)3è

	)

371 
	#FLASH_SECTOR_4
 ((
ušt32_t
)4è

	)

372 
	#FLASH_SECTOR_5
 ((
ušt32_t
)5è

	)

373 
	#FLASH_SECTOR_6
 ((
ušt32_t
)6è

	)

374 
	#FLASH_SECTOR_7
 ((
ušt32_t
)7è

	)

375 
	#FLASH_SECTOR_8
 ((
ušt32_t
)8è

	)

376 
	#FLASH_SECTOR_9
 ((
ušt32_t
)9è

	)

377 
	#FLASH_SECTOR_10
 ((
ušt32_t
)10è

	)

378 
	#FLASH_SECTOR_11
 ((
ušt32_t
)11è

	)

379 
	#FLASH_SECTOR_12
 ((
ušt32_t
)12è

	)

380 
	#FLASH_SECTOR_13
 ((
ušt32_t
)13è

	)

381 
	#FLASH_SECTOR_14
 ((
ušt32_t
)14è

	)

382 
	#FLASH_SECTOR_15
 ((
ušt32_t
)15è

	)

383 
	#FLASH_SECTOR_16
 ((
ušt32_t
)16è

	)

384 
	#FLASH_SECTOR_17
 ((
ušt32_t
)17è

	)

385 
	#FLASH_SECTOR_18
 ((
ušt32_t
)18è

	)

386 
	#FLASH_SECTOR_19
 ((
ušt32_t
)19è

	)

387 
	#FLASH_SECTOR_20
 ((
ušt32_t
)20è

	)

388 
	#FLASH_SECTOR_21
 ((
ušt32_t
)21è

	)

389 
	#FLASH_SECTOR_22
 ((
ušt32_t
)22è

	)

390 
	#FLASH_SECTOR_23
 ((
ušt32_t
)23è

	)

395 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

396 
	#FLASH_SECTOR_0
 ((
ušt32_t
)0è

	)

397 
	#FLASH_SECTOR_1
 ((
ušt32_t
)1è

	)

398 
	#FLASH_SECTOR_2
 ((
ušt32_t
)2è

	)

399 
	#FLASH_SECTOR_3
 ((
ušt32_t
)3è

	)

400 
	#FLASH_SECTOR_4
 ((
ušt32_t
)4è

	)

401 
	#FLASH_SECTOR_5
 ((
ušt32_t
)5è

	)

402 
	#FLASH_SECTOR_6
 ((
ušt32_t
)6è

	)

403 
	#FLASH_SECTOR_7
 ((
ušt32_t
)7è

	)

404 
	#FLASH_SECTOR_8
 ((
ušt32_t
)8è

	)

405 
	#FLASH_SECTOR_9
 ((
ušt32_t
)9è

	)

406 
	#FLASH_SECTOR_10
 ((
ušt32_t
)10è

	)

407 
	#FLASH_SECTOR_11
 ((
ušt32_t
)11è

	)

412 #ià
defšed
(
STM32F401xC
)

413 
	#FLASH_SECTOR_0
 ((
ušt32_t
)0è

	)

414 
	#FLASH_SECTOR_1
 ((
ušt32_t
)1è

	)

415 
	#FLASH_SECTOR_2
 ((
ušt32_t
)2è

	)

416 
	#FLASH_SECTOR_3
 ((
ušt32_t
)3è

	)

417 
	#FLASH_SECTOR_4
 ((
ušt32_t
)4è

	)

418 
	#FLASH_SECTOR_5
 ((
ušt32_t
)5è

	)

423 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

424 
	#FLASH_SECTOR_0
 ((
ušt32_t
)0è

	)

425 
	#FLASH_SECTOR_1
 ((
ušt32_t
)1è

	)

426 
	#FLASH_SECTOR_2
 ((
ušt32_t
)2è

	)

427 
	#FLASH_SECTOR_3
 ((
ušt32_t
)3è

	)

428 
	#FLASH_SECTOR_4
 ((
ušt32_t
)4è

	)

433 #ià
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

434 
	#FLASH_SECTOR_0
 ((
ušt32_t
)0è

	)

435 
	#FLASH_SECTOR_1
 ((
ušt32_t
)1è

	)

436 
	#FLASH_SECTOR_2
 ((
ušt32_t
)2è

	)

437 
	#FLASH_SECTOR_3
 ((
ušt32_t
)3è

	)

438 
	#FLASH_SECTOR_4
 ((
ušt32_t
)4è

	)

439 
	#FLASH_SECTOR_5
 ((
ušt32_t
)5è

	)

440 
	#FLASH_SECTOR_6
 ((
ušt32_t
)6è

	)

441 
	#FLASH_SECTOR_7
 ((
ušt32_t
)7è

	)

453 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

454 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

455 
	#OB_WRP_SECTOR_0
 ((
ušt32_t
)0x00000001è

	)

456 
	#OB_WRP_SECTOR_1
 ((
ušt32_t
)0x00000002è

	)

457 
	#OB_WRP_SECTOR_2
 ((
ušt32_t
)0x00000004è

	)

458 
	#OB_WRP_SECTOR_3
 ((
ušt32_t
)0x00000008è

	)

459 
	#OB_WRP_SECTOR_4
 ((
ušt32_t
)0x00000010è

	)

460 
	#OB_WRP_SECTOR_5
 ((
ušt32_t
)0x00000020è

	)

461 
	#OB_WRP_SECTOR_6
 ((
ušt32_t
)0x00000040è

	)

462 
	#OB_WRP_SECTOR_7
 ((
ušt32_t
)0x00000080è

	)

463 
	#OB_WRP_SECTOR_8
 ((
ušt32_t
)0x00000100è

	)

464 
	#OB_WRP_SECTOR_9
 ((
ušt32_t
)0x00000200è

	)

465 
	#OB_WRP_SECTOR_10
 ((
ušt32_t
)0x00000400è

	)

466 
	#OB_WRP_SECTOR_11
 ((
ušt32_t
)0x00000800è

	)

467 
	#OB_WRP_SECTOR_12
 ((
ušt32_t
)0x00000001 << 12è

	)

468 
	#OB_WRP_SECTOR_13
 ((
ušt32_t
)0x00000002 << 12è

	)

469 
	#OB_WRP_SECTOR_14
 ((
ušt32_t
)0x00000004 << 12è

	)

470 
	#OB_WRP_SECTOR_15
 ((
ušt32_t
)0x00000008 << 12è

	)

471 
	#OB_WRP_SECTOR_16
 ((
ušt32_t
)0x00000010 << 12è

	)

472 
	#OB_WRP_SECTOR_17
 ((
ušt32_t
)0x00000020 << 12è

	)

473 
	#OB_WRP_SECTOR_18
 ((
ušt32_t
)0x00000040 << 12è

	)

474 
	#OB_WRP_SECTOR_19
 ((
ušt32_t
)0x00000080 << 12è

	)

475 
	#OB_WRP_SECTOR_20
 ((
ušt32_t
)0x00000100 << 12è

	)

476 
	#OB_WRP_SECTOR_21
 ((
ušt32_t
)0x00000200 << 12è

	)

477 
	#OB_WRP_SECTOR_22
 ((
ušt32_t
)0x00000400 << 12è

	)

478 
	#OB_WRP_SECTOR_23
 ((
ušt32_t
)0x00000800 << 12è

	)

479 
	#OB_WRP_SECTOR_AÎ
 ((
ušt32_t
)0x00000FFF << 12è

	)

484 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

485 
	#OB_WRP_SECTOR_0
 ((
ušt32_t
)0x00000001è

	)

486 
	#OB_WRP_SECTOR_1
 ((
ušt32_t
)0x00000002è

	)

487 
	#OB_WRP_SECTOR_2
 ((
ušt32_t
)0x00000004è

	)

488 
	#OB_WRP_SECTOR_3
 ((
ušt32_t
)0x00000008è

	)

489 
	#OB_WRP_SECTOR_4
 ((
ušt32_t
)0x00000010è

	)

490 
	#OB_WRP_SECTOR_5
 ((
ušt32_t
)0x00000020è

	)

491 
	#OB_WRP_SECTOR_6
 ((
ušt32_t
)0x00000040è

	)

492 
	#OB_WRP_SECTOR_7
 ((
ušt32_t
)0x00000080è

	)

493 
	#OB_WRP_SECTOR_8
 ((
ušt32_t
)0x00000100è

	)

494 
	#OB_WRP_SECTOR_9
 ((
ušt32_t
)0x00000200è

	)

495 
	#OB_WRP_SECTOR_10
 ((
ušt32_t
)0x00000400è

	)

496 
	#OB_WRP_SECTOR_11
 ((
ušt32_t
)0x00000800è

	)

497 
	#OB_WRP_SECTOR_AÎ
 ((
ušt32_t
)0x00000FFFè

	)

502 #ià
defšed
(
STM32F401xC
)

503 
	#OB_WRP_SECTOR_0
 ((
ušt32_t
)0x00000001è

	)

504 
	#OB_WRP_SECTOR_1
 ((
ušt32_t
)0x00000002è

	)

505 
	#OB_WRP_SECTOR_2
 ((
ušt32_t
)0x00000004è

	)

506 
	#OB_WRP_SECTOR_3
 ((
ušt32_t
)0x00000008è

	)

507 
	#OB_WRP_SECTOR_4
 ((
ušt32_t
)0x00000010è

	)

508 
	#OB_WRP_SECTOR_5
 ((
ušt32_t
)0x00000020è

	)

509 
	#OB_WRP_SECTOR_AÎ
 ((
ušt32_t
)0x00000FFFè

	)

514 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

515 
	#OB_WRP_SECTOR_0
 ((
ušt32_t
)0x00000001è

	)

516 
	#OB_WRP_SECTOR_1
 ((
ušt32_t
)0x00000002è

	)

517 
	#OB_WRP_SECTOR_2
 ((
ušt32_t
)0x00000004è

	)

518 
	#OB_WRP_SECTOR_3
 ((
ušt32_t
)0x00000008è

	)

519 
	#OB_WRP_SECTOR_4
 ((
ušt32_t
)0x00000010è

	)

520 
	#OB_WRP_SECTOR_AÎ
 ((
ušt32_t
)0x00000FFFè

	)

525 #ià
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

526 
	#OB_WRP_SECTOR_0
 ((
ušt32_t
)0x00000001è

	)

527 
	#OB_WRP_SECTOR_1
 ((
ušt32_t
)0x00000002è

	)

528 
	#OB_WRP_SECTOR_2
 ((
ušt32_t
)0x00000004è

	)

529 
	#OB_WRP_SECTOR_3
 ((
ušt32_t
)0x00000008è

	)

530 
	#OB_WRP_SECTOR_4
 ((
ušt32_t
)0x00000010è

	)

531 
	#OB_WRP_SECTOR_5
 ((
ušt32_t
)0x00000020è

	)

532 
	#OB_WRP_SECTOR_6
 ((
ušt32_t
)0x00000040è

	)

533 
	#OB_WRP_SECTOR_7
 ((
ušt32_t
)0x00000080è

	)

534 
	#OB_WRP_SECTOR_AÎ
 ((
ušt32_t
)0x00000FFFè

	)

545 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

546 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

547 
	#OB_PCROP_SECTOR_0
 ((
ušt32_t
)0x00000001è

	)

548 
	#OB_PCROP_SECTOR_1
 ((
ušt32_t
)0x00000002è

	)

549 
	#OB_PCROP_SECTOR_2
 ((
ušt32_t
)0x00000004è

	)

550 
	#OB_PCROP_SECTOR_3
 ((
ušt32_t
)0x00000008è

	)

551 
	#OB_PCROP_SECTOR_4
 ((
ušt32_t
)0x00000010è

	)

552 
	#OB_PCROP_SECTOR_5
 ((
ušt32_t
)0x00000020è

	)

553 
	#OB_PCROP_SECTOR_6
 ((
ušt32_t
)0x00000040è

	)

554 
	#OB_PCROP_SECTOR_7
 ((
ušt32_t
)0x00000080è

	)

555 
	#OB_PCROP_SECTOR_8
 ((
ušt32_t
)0x00000100è

	)

556 
	#OB_PCROP_SECTOR_9
 ((
ušt32_t
)0x00000200è

	)

557 
	#OB_PCROP_SECTOR_10
 ((
ušt32_t
)0x00000400è

	)

558 
	#OB_PCROP_SECTOR_11
 ((
ušt32_t
)0x00000800è

	)

559 
	#OB_PCROP_SECTOR_12
 ((
ušt32_t
)0x00000001è

	)

560 
	#OB_PCROP_SECTOR_13
 ((
ušt32_t
)0x00000002è

	)

561 
	#OB_PCROP_SECTOR_14
 ((
ušt32_t
)0x00000004è

	)

562 
	#OB_PCROP_SECTOR_15
 ((
ušt32_t
)0x00000008è

	)

563 
	#OB_PCROP_SECTOR_16
 ((
ušt32_t
)0x00000010è

	)

564 
	#OB_PCROP_SECTOR_17
 ((
ušt32_t
)0x00000020è

	)

565 
	#OB_PCROP_SECTOR_18
 ((
ušt32_t
)0x00000040è

	)

566 
	#OB_PCROP_SECTOR_19
 ((
ušt32_t
)0x00000080è

	)

567 
	#OB_PCROP_SECTOR_20
 ((
ušt32_t
)0x00000100è

	)

568 
	#OB_PCROP_SECTOR_21
 ((
ušt32_t
)0x00000200è

	)

569 
	#OB_PCROP_SECTOR_22
 ((
ušt32_t
)0x00000400è

	)

570 
	#OB_PCROP_SECTOR_23
 ((
ušt32_t
)0x00000800è

	)

571 
	#OB_PCROP_SECTOR_AÎ
 ((
ušt32_t
)0x00000FFFè

	)

576 #ià
defšed
(
STM32F401xC
)

577 
	#OB_PCROP_SECTOR_0
 ((
ušt32_t
)0x00000001è

	)

578 
	#OB_PCROP_SECTOR_1
 ((
ušt32_t
)0x00000002è

	)

579 
	#OB_PCROP_SECTOR_2
 ((
ušt32_t
)0x00000004è

	)

580 
	#OB_PCROP_SECTOR_3
 ((
ušt32_t
)0x00000008è

	)

581 
	#OB_PCROP_SECTOR_4
 ((
ušt32_t
)0x00000010è

	)

582 
	#OB_PCROP_SECTOR_5
 ((
ušt32_t
)0x00000020è

	)

583 
	#OB_PCROP_SECTOR_AÎ
 ((
ušt32_t
)0x00000FFFè

	)

588 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

589 
	#OB_PCROP_SECTOR_0
 ((
ušt32_t
)0x00000001è

	)

590 
	#OB_PCROP_SECTOR_1
 ((
ušt32_t
)0x00000002è

	)

591 
	#OB_PCROP_SECTOR_2
 ((
ušt32_t
)0x00000004è

	)

592 
	#OB_PCROP_SECTOR_3
 ((
ušt32_t
)0x00000008è

	)

593 
	#OB_PCROP_SECTOR_4
 ((
ušt32_t
)0x00000010è

	)

594 
	#OB_PCROP_SECTOR_AÎ
 ((
ušt32_t
)0x00000FFFè

	)

599 #ià
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

600 
	#OB_PCROP_SECTOR_0
 ((
ušt32_t
)0x00000001è

	)

601 
	#OB_PCROP_SECTOR_1
 ((
ušt32_t
)0x00000002è

	)

602 
	#OB_PCROP_SECTOR_2
 ((
ušt32_t
)0x00000004è

	)

603 
	#OB_PCROP_SECTOR_3
 ((
ušt32_t
)0x00000008è

	)

604 
	#OB_PCROP_SECTOR_4
 ((
ušt32_t
)0x00000010è

	)

605 
	#OB_PCROP_SECTOR_5
 ((
ušt32_t
)0x00000020è

	)

606 
	#OB_PCROP_SECTOR_6
 ((
ušt32_t
)0x00000040è

	)

607 
	#OB_PCROP_SECTOR_7
 ((
ušt32_t
)0x00000080è

	)

608 
	#OB_PCROP_SECTOR_AÎ
 ((
ušt32_t
)0x00000FFFè

	)

619 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

620 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

621 
	#OB_DUAL_BOOT_ENABLE
 ((
ušt8_t
)0x10è

	)

622 
	#OB_DUAL_BOOT_DISABLE
 ((
ušt8_t
)0x00è

	)

631 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

632 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

633 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

634 
defšed
(
STM32F479xx
)

635 
	#OB_PCROP_DESELECTED
 ((
ušt8_t
)0x00è

	)

636 
	#OB_PCROP_SELECTED
 ((
ušt8_t
)0x80è

	)

638 
STM32F410xx
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

658 
HAL_StusTy³Def
 
HAL_FLASHEx_E¿£
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
, 
ušt32_t
 *
SeùÜE¼Ü
);

659 
HAL_StusTy³Def
 
HAL_FLASHEx_E¿£_IT
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
);

660 
HAL_StusTy³Def
 
HAL_FLASHEx_OBProg¿m
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
);

661 
HAL_FLASHEx_OBG‘CÚfig
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
);

663 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

664 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

665 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

666 
defšed
(
STM32F479xx
)

667 
HAL_StusTy³Def
 
HAL_FLASHEx_AdvOBProg¿m
 (
FLASH_AdvOBProg¿mIn™Ty³Def
 *
pAdvOBIn™
);

668 
HAL_FLASHEx_AdvOBG‘CÚfig
(
FLASH_AdvOBProg¿mIn™Ty³Def
 *
pAdvOBIn™
);

669 
HAL_StusTy³Def
 
HAL_FLASHEx_OB_S–eùPCROP
();

670 
HAL_StusTy³Def
 
HAL_FLASHEx_OB_DeS–eùPCROP
();

672 
STM32F410xx
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

674 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

675 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

676 
ušt16_t
 
HAL_FLASHEx_OB_G‘Bªk2WRP
();

692 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

693 
	#FLASH_SECTOR_TOTAL
 24

	)

697 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

698 
	#FLASH_SECTOR_TOTAL
 12

	)

702 #ià
defšed
(
STM32F401xC
)

703 
	#FLASH_SECTOR_TOTAL
 6

	)

707 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

708 
	#FLASH_SECTOR_TOTAL
 5

	)

712 #ià
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

713 
	#FLASH_SECTOR_TOTAL
 8

	)

719 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

720 
	#OPTCR1_BYTE2_ADDRESS
 ((
ušt32_t
)0x40023C1A)

	)

736 
	#IS_FLASH_TYPEERASE
(
VALUE
)(((VALUEè=ð
FLASH_TYPEERASE_SECTORS
) || \

737 ((
VALUE
è=ð
FLASH_TYPEERASE_MASSERASE
))

	)

739 
	#IS_VOLTAGERANGE
(
RANGE
)(((RANGEè=ð
FLASH_VOLTAGE_RANGE_1
) || \

740 ((
RANGE
è=ð
FLASH_VOLTAGE_RANGE_2
) || \

741 ((
RANGE
è=ð
FLASH_VOLTAGE_RANGE_3
) || \

742 ((
RANGE
è=ð
FLASH_VOLTAGE_RANGE_4
))

	)

744 
	#IS_WRPSTATE
(
VALUE
)(((VALUEè=ð
OB_WRPSTATE_DISABLE
) || \

745 ((
VALUE
è=ð
OB_WRPSTATE_ENABLE
))

	)

747 
	#IS_OPTIONBYTE
(
VALUE
)(((VALUEè<ð(
OPTIONBYTE_WRP
|
OPTIONBYTE_RDP
|
OPTIONBYTE_USER
|
OPTIONBYTE_BOR
)))

	)

749 
	#IS_OB_RDP_LEVEL
(
LEVEL
è(((LEVELè=ð
OB_RDP_LEVEL_0
) ||\

750 ((
LEVEL
è=ð
OB_RDP_LEVEL_1
) ||\

751 ((
LEVEL
è=ð
OB_RDP_LEVEL_2
))

	)

753 
	#IS_OB_IWDG_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_IWDG_SW
è|| ((SOURCEè=ð
OB_IWDG_HW
))

	)

755 
	#IS_OB_STOP_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_STOP_NO_RST
è|| ((SOURCEè=ð
OB_STOP_RST
))

	)

757 
	#IS_OB_STDBY_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_STDBY_NO_RST
è|| ((SOURCEè=ð
OB_STDBY_RST
))

	)

759 
	#IS_OB_BOR_LEVEL
(
LEVEL
è(((LEVELè=ð
OB_BOR_LEVEL1
è|| ((LEVELè=ð
OB_BOR_LEVEL2
) ||\

760 ((
LEVEL
è=ð
OB_BOR_LEVEL3
è|| ((LEVELè=ð
OB_BOR_OFF
))

	)

762 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

763 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

764 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

765 
defšed
(
STM32F479xx
)

766 
	#IS_PCROPSTATE
(
VALUE
)(((VALUEè=ð
OB_PCROP_STATE_DISABLE
) || \

767 ((
VALUE
è=ð
OB_PCROP_STATE_ENABLE
))

	)

769 
STM32F410xx
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

771 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

772 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

773 
	#IS_OBEX
(
VALUE
)(((VALUEè=ð
OPTIONBYTE_PCROP
) || \

774 ((
VALUE
è=ð
OPTIONBYTE_BOOTCONFIG
))

	)

777 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

778 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

779 
	#IS_OBEX
(
VALUE
)(((VALUEè=ð
OPTIONBYTE_PCROP
))

	)

782 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

783 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

784 
	#IS_FLASH_LATENCY
(
LATENCY
è(((LATENCYè=ð
FLASH_LATENCY_0
) || \

785 ((
LATENCY
è=ð
FLASH_LATENCY_1
) || \

786 ((
LATENCY
è=ð
FLASH_LATENCY_2
) || \

787 ((
LATENCY
è=ð
FLASH_LATENCY_3
) || \

788 ((
LATENCY
è=ð
FLASH_LATENCY_4
) || \

789 ((
LATENCY
è=ð
FLASH_LATENCY_5
) || \

790 ((
LATENCY
è=ð
FLASH_LATENCY_6
) || \

791 ((
LATENCY
è=ð
FLASH_LATENCY_7
) || \

792 ((
LATENCY
è=ð
FLASH_LATENCY_8
) || \

793 ((
LATENCY
è=ð
FLASH_LATENCY_9
) || \

794 ((
LATENCY
è=ð
FLASH_LATENCY_10
) || \

795 ((
LATENCY
è=ð
FLASH_LATENCY_11
) || \

796 ((
LATENCY
è=ð
FLASH_LATENCY_12
) || \

797 ((
LATENCY
è=ð
FLASH_LATENCY_13
) || \

798 ((
LATENCY
è=ð
FLASH_LATENCY_14
) || \

799 ((
LATENCY
è=ð
FLASH_LATENCY_15
))

	)

802 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

803 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

804 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

805 
	#IS_FLASH_LATENCY
(
LATENCY
è(((LATENCYè=ð
FLASH_LATENCY_0
) || \

806 ((
LATENCY
è=ð
FLASH_LATENCY_1
) || \

807 ((
LATENCY
è=ð
FLASH_LATENCY_2
) || \

808 ((
LATENCY
è=ð
FLASH_LATENCY_3
) || \

809 ((
LATENCY
è=ð
FLASH_LATENCY_4
) || \

810 ((
LATENCY
è=ð
FLASH_LATENCY_5
) || \

811 ((
LATENCY
è=ð
FLASH_LATENCY_6
) || \

812 ((
LATENCY
è=ð
FLASH_LATENCY_7
))

	)

815 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

816 
	#IS_FLASH_BANK
(
BANK
è(((BANKè=ð
FLASH_BANK_1
) || \

817 ((
BANK
è=ð
FLASH_BANK_2
) || \

818 ((
BANK
è=ð
FLASH_BANK_BOTH
))

	)

821 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

822 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

823 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

824 
	#IS_FLASH_BANK
(
BANK
è(((BANKè=ð
FLASH_BANK_1
))

	)

828 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

829 
	#IS_FLASH_SECTOR
(
SECTOR
èÐ((SECTORè=ð
FLASH_SECTOR_0
è|| ((SECTORè=ð
FLASH_SECTOR_1
) ||\

830 ((
SECTOR
è=ð
FLASH_SECTOR_2
è|| ((SECTORè=ð
FLASH_SECTOR_3
) ||\

831 ((
SECTOR
è=ð
FLASH_SECTOR_4
è|| ((SECTORè=ð
FLASH_SECTOR_5
) ||\

832 ((
SECTOR
è=ð
FLASH_SECTOR_6
è|| ((SECTORè=ð
FLASH_SECTOR_7
) ||\

833 ((
SECTOR
è=ð
FLASH_SECTOR_8
è|| ((SECTORè=ð
FLASH_SECTOR_9
) ||\

834 ((
SECTOR
è=ð
FLASH_SECTOR_10
è|| ((SECTORè=ð
FLASH_SECTOR_11
) ||\

835 ((
SECTOR
è=ð
FLASH_SECTOR_12
è|| ((SECTORè=ð
FLASH_SECTOR_13
) ||\

836 ((
SECTOR
è=ð
FLASH_SECTOR_14
è|| ((SECTORè=ð
FLASH_SECTOR_15
) ||\

837 ((
SECTOR
è=ð
FLASH_SECTOR_16
è|| ((SECTORè=ð
FLASH_SECTOR_17
) ||\

838 ((
SECTOR
è=ð
FLASH_SECTOR_18
è|| ((SECTORè=ð
FLASH_SECTOR_19
) ||\

839 ((
SECTOR
è=ð
FLASH_SECTOR_20
è|| ((SECTORè=ð
FLASH_SECTOR_21
) ||\

840 ((
SECTOR
è=ð
FLASH_SECTOR_22
è|| ((SECTORè=ð
FLASH_SECTOR_23
))

	)

843 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

844 
	#IS_FLASH_SECTOR
(
SECTOR
è(((SECTORè=ð
FLASH_SECTOR_0
è|| ((SECTORè=ð
FLASH_SECTOR_1
) ||\

845 ((
SECTOR
è=ð
FLASH_SECTOR_2
è|| ((SECTORè=ð
FLASH_SECTOR_3
) ||\

846 ((
SECTOR
è=ð
FLASH_SECTOR_4
è|| ((SECTORè=ð
FLASH_SECTOR_5
) ||\

847 ((
SECTOR
è=ð
FLASH_SECTOR_6
è|| ((SECTORè=ð
FLASH_SECTOR_7
) ||\

848 ((
SECTOR
è=ð
FLASH_SECTOR_8
è|| ((SECTORè=ð
FLASH_SECTOR_9
) ||\

849 ((
SECTOR
è=ð
FLASH_SECTOR_10
è|| ((SECTORè=ð
FLASH_SECTOR_11
))

	)

852 #ià
defšed
(
STM32F401xC
)

853 
	#IS_FLASH_SECTOR
(
SECTOR
è(((SECTORè=ð
FLASH_SECTOR_0
è|| ((SECTORè=ð
FLASH_SECTOR_1
) ||\

854 ((
SECTOR
è=ð
FLASH_SECTOR_2
è|| ((SECTORè=ð
FLASH_SECTOR_3
) ||\

855 ((
SECTOR
è=ð
FLASH_SECTOR_4
è|| ((SECTORè=ð
FLASH_SECTOR_5
))

	)

858 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

859 
	#IS_FLASH_SECTOR
(
SECTOR
è(((SECTORè=ð
FLASH_SECTOR_0
è|| ((SECTORè=ð
FLASH_SECTOR_1
) ||\

860 ((
SECTOR
è=ð
FLASH_SECTOR_2
è|| ((SECTORè=ð
FLASH_SECTOR_3
) ||\

861 ((
SECTOR
è=ð
FLASH_SECTOR_4
))

	)

864 #ià
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

865 
	#IS_FLASH_SECTOR
(
SECTOR
è(((SECTORè=ð
FLASH_SECTOR_0
è|| ((SECTORè=ð
FLASH_SECTOR_1
) ||\

866 ((
SECTOR
è=ð
FLASH_SECTOR_2
è|| ((SECTORè=ð
FLASH_SECTOR_3
) ||\

867 ((
SECTOR
è=ð
FLASH_SECTOR_4
è|| ((SECTORè=ð
FLASH_SECTOR_5
) ||\

868 ((
SECTOR
è=ð
FLASH_SECTOR_6
è|| ((SECTORè=ð
FLASH_SECTOR_7
))

	)

871 
	#IS_FLASH_ADDRESS
(
ADDRESS
è(((ADDRESSè>ð
FLASH_BASE
è&& ((ADDRESSè<ð
FLASH_END
))

	)

872 
	#IS_FLASH_NBSECTORS
(
NBSECTORS
è(((NBSECTORSè!ð0è&& ((NBSECTORSè<ð
FLASH_SECTOR_TOTAL
))

	)

874 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

875 
	#IS_OB_WRP_SECTOR
(
SECTOR
)((((SECTORè& (
ušt32_t
)0xFF000000è=ð0x00000000è&& ((SECTORè!ð0x00000000))

	)

878 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

879 
	#IS_OB_WRP_SECTOR
(
SECTOR
)((((SECTORè& (
ušt32_t
)0xFFFFF000è=ð0x00000000è&& ((SECTORè!ð0x00000000))

	)

882 #ià
defšed
(
STM32F401xC
)

883 
	#IS_OB_WRP_SECTOR
(
SECTOR
)((((SECTORè& (
ušt32_t
)0xFFFFF000è=ð0x00000000è&& ((SECTORè!ð0x00000000))

	)

886 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

887 
	#IS_OB_WRP_SECTOR
(
SECTOR
)((((SECTORè& (
ušt32_t
)0xFFFFF000è=ð0x00000000è&& ((SECTORè!ð0x00000000))

	)

890 #ià
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

891 
	#IS_OB_WRP_SECTOR
(
SECTOR
)((((SECTORè& (
ušt32_t
)0xFFFFF000è=ð0x00000000è&& ((SECTORè!ð0x00000000))

	)

894 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

895 
	#IS_OB_PCROP
(
SECTOR
)((((SECTORè& (
ušt32_t
)0xFFFFF000è=ð0x00000000è&& ((SECTORè!ð0x00000000))

	)

898 #ià
defšed
(
STM32F401xC
)

899 
	#IS_OB_PCROP
(
SECTOR
)((((SECTORè& (
ušt32_t
)0xFFFFF000è=ð0x00000000è&& ((SECTORè!ð0x00000000))

	)

902 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

903 
	#IS_OB_PCROP
(
SECTOR
)((((SECTORè& (
ušt32_t
)0xFFFFF000è=ð0x00000000è&& ((SECTORè!ð0x00000000))

	)

906 #ià
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

907 
	#IS_OB_PCROP
(
SECTOR
)((((SECTORè& (
ušt32_t
)0xFFFFF000è=ð0x00000000è&& ((SECTORè!ð0x00000000))

	)

910 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

911 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

912 
	#IS_OB_BOOT
(
BOOT
è(((BOOTè=ð
OB_DUAL_BOOT_ENABLE
è|| ((BOOTè=ð
OB_DUAL_BOOT_DISABLE
))

	)

915 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

916 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

917 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

918 
defšed
(
STM32F479xx
)

919 
	#IS_OB_PCROP_SELECT
(
PCROP
è(((PCROPè=ð
OB_PCROP_SELECTED
è|| ((PCROPè=ð
OB_PCROP_DESELECTED
))

	)

921 
STM32F410xx
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

934 
FLASH_E¿£_SeùÜ
(
ušt32_t
 
SeùÜ
, 
ušt8_t
 
VÞgeRªge
);

947 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_flash_ramfunc.h

39 #iâdeà
__STM32F4xx_FLASH_RAMFUNC_H


40 
	#__STM32F4xx_FLASH_RAMFUNC_H


	)

42 #ifdeà
__ýlu¥lus


45 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

48 
	~"¡m32f4xx_h®_def.h
"

68 
__RAM_FUNC
 
HAL_FLASHEx_StÝFÏshIÁ”çûClk
();

69 
__RAM_FUNC
 
HAL_FLASHEx_S¹FÏshIÁ”çûClk
();

70 
__RAM_FUNC
 
HAL_FLASHEx_EÇbËFÏshSË•Mode
();

71 
__RAM_FUNC
 
HAL_FLASHEx_Di§bËFÏshSË•Mode
();

89 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_fmpi2c.h

39 #iâdeà
__STM32F4xx_HAL_FMPI2C_H


40 
	#__STM32F4xx_HAL_FMPI2C_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
)

49 
	~"¡m32f4xx_h®_def.h
"

69 
ušt32_t
 
Timšg
;

73 
ušt32_t
 
OwnAdd»ss1
;

76 
ušt32_t
 
Add»ssšgMode
;

79 
ušt32_t
 
Du®Add»ssMode
;

82 
ušt32_t
 
OwnAdd»ss2
;

85 
ušt32_t
 
OwnAdd»ss2Masks
;

88 
ušt32_t
 
G’”®C®lMode
;

91 
ušt32_t
 
NoSŒ‘chMode
;

94 }
	tFMPI2C_In™Ty³Def
;

101 
	mHAL_FMPI2C_STATE_RESET
 = 0x00,

102 
	mHAL_FMPI2C_STATE_READY
 = 0x01,

103 
	mHAL_FMPI2C_STATE_BUSY
 = 0x02,

104 
	mHAL_FMPI2C_STATE_MASTER_BUSY_TX
 = 0x12,

105 
	mHAL_FMPI2C_STATE_MASTER_BUSY_RX
 = 0x22,

106 
	mHAL_FMPI2C_STATE_SLAVE_BUSY_TX
 = 0x32,

107 
	mHAL_FMPI2C_STATE_SLAVE_BUSY_RX
 = 0x42,

108 
	mHAL_FMPI2C_STATE_MEM_BUSY_TX
 = 0x52,

109 
	mHAL_FMPI2C_STATE_MEM_BUSY_RX
 = 0x62,

110 
	mHAL_FMPI2C_STATE_TIMEOUT
 = 0x03,

111 
	mHAL_FMPI2C_STATE_ERROR
 = 0x04

112 }
	tHAL_FMPI2C_S‹Ty³Def
;

119 
	mHAL_FMPI2C_ERROR_NONE
 = 0x00,

120 
	mHAL_FMPI2C_ERROR_BERR
 = 0x01,

121 
	mHAL_FMPI2C_ERROR_ARLO
 = 0x02,

122 
	mHAL_FMPI2C_ERROR_AF
 = 0x04,

123 
	mHAL_FMPI2C_ERROR_OVR
 = 0x08,

124 
	mHAL_FMPI2C_ERROR_DMA
 = 0x10,

125 
	mHAL_FMPI2C_ERROR_TIMEOUT
 = 0x20,

126 
	mHAL_FMPI2C_ERROR_SIZE
 = 0x40

127 }
	tHAL_FMPI2C_E¼ÜTy³Def
;

134 
FMPI2C_Ty³Def
 *
	mIn¡ªû
;

136 
FMPI2C_In™Ty³Def
 
	mIn™
;

138 
ušt8_t
 *
	mpBuffPŒ
;

140 
ušt16_t
 
	mXãrSize
;

142 
__IO
 
ušt16_t
 
	mXãrCouÁ
;

144 
DMA_HªdËTy³Def
 *
	mhdm©x
;

146 
DMA_HªdËTy³Def
 *
	mhdm¬x
;

148 
HAL_LockTy³Def
 
	mLock
;

150 
__IO
 
HAL_FMPI2C_S‹Ty³Def
 
	mS‹
;

152 
__IO
 
HAL_FMPI2C_E¼ÜTy³Def
 
	mE¼ÜCode
;

154 }
	tFMPI2C_HªdËTy³Def
;

168 
	#FMPI2C_ADDRESSINGMODE_7BIT
 ((
ušt32_t
)0x00000001)

	)

169 
	#FMPI2C_ADDRESSINGMODE_10BIT
 ((
ušt32_t
)0x00000002)

	)

179 
	#FMPI2C_DUALADDRESS_DISABLE
 ((
ušt32_t
)0x00000000)

	)

180 
	#FMPI2C_DUALADDRESS_ENABLE
 
FMPI2C_OAR2_OA2EN


	)

190 
	#FMPI2C_OA2_NOMASK
 ((
ušt8_t
)0x00)

	)

191 
	#FMPI2C_OA2_MASK01
 ((
ušt8_t
)0x01)

	)

192 
	#FMPI2C_OA2_MASK02
 ((
ušt8_t
)0x02)

	)

193 
	#FMPI2C_OA2_MASK03
 ((
ušt8_t
)0x03)

	)

194 
	#FMPI2C_OA2_MASK04
 ((
ušt8_t
)0x04)

	)

195 
	#FMPI2C_OA2_MASK05
 ((
ušt8_t
)0x05)

	)

196 
	#FMPI2C_OA2_MASK06
 ((
ušt8_t
)0x06)

	)

197 
	#FMPI2C_OA2_MASK07
 ((
ušt8_t
)0x07)

	)

206 
	#FMPI2C_GENERALCALL_DISABLE
 ((
ušt32_t
)0x00000000)

	)

207 
	#FMPI2C_GENERALCALL_ENABLE
 
FMPI2C_CR1_GCEN


	)

216 
	#FMPI2C_NOSTRETCH_DISABLE
 ((
ušt32_t
)0x00000000)

	)

217 
	#FMPI2C_NOSTRETCH_ENABLE
 
FMPI2C_CR1_NOSTRETCH


	)

226 
	#FMPI2C_MEMADD_SIZE_8BIT
 ((
ušt32_t
)0x00000001)

	)

227 
	#FMPI2C_MEMADD_SIZE_16BIT
 ((
ušt32_t
)0x00000002)

	)

237 
	#FMPI2C_RELOAD_MODE
 
FMPI2C_CR2_RELOAD


	)

238 
	#FMPI2C_AUTOEND_MODE
 
FMPI2C_CR2_AUTOEND


	)

239 
	#FMPI2C_SOFTEND_MODE
 ((
ušt32_t
)0x00000000)

	)

249 
	#FMPI2C_NO_STARTSTOP
 ((
ušt32_t
)0x00000000)

	)

250 
	#FMPI2C_GENERATE_STOP
 
FMPI2C_CR2_STOP


	)

251 
	#FMPI2C_GENERATE_START_READ
 (
ušt32_t
)(
FMPI2C_CR2_START
 | 
FMPI2C_CR2_RD_WRN
)

	)

252 
	#FMPI2C_GENERATE_START_WRITE
 
FMPI2C_CR2_START


	)

264 
	#FMPI2C_IT_ERRI
 
FMPI2C_CR1_ERRIE


	)

265 
	#FMPI2C_IT_TCI
 
FMPI2C_CR1_TCIE


	)

266 
	#FMPI2C_IT_STOPI
 
FMPI2C_CR1_STOPIE


	)

267 
	#FMPI2C_IT_NACKI
 
FMPI2C_CR1_NACKIE


	)

268 
	#FMPI2C_IT_ADDRI
 
FMPI2C_CR1_ADDRIE


	)

269 
	#FMPI2C_IT_RXI
 
FMPI2C_CR1_RXIE


	)

270 
	#FMPI2C_IT_TXI
 
FMPI2C_CR1_TXIE


	)

281 
	#FMPI2C_FLAG_TXE
 
FMPI2C_ISR_TXE


	)

282 
	#FMPI2C_FLAG_TXIS
 
FMPI2C_ISR_TXIS


	)

283 
	#FMPI2C_FLAG_RXNE
 
FMPI2C_ISR_RXNE


	)

284 
	#FMPI2C_FLAG_ADDR
 
FMPI2C_ISR_ADDR


	)

285 
	#FMPI2C_FLAG_AF
 
FMPI2C_ISR_NACKF


	)

286 
	#FMPI2C_FLAG_STOPF
 
FMPI2C_ISR_STOPF


	)

287 
	#FMPI2C_FLAG_TC
 
FMPI2C_ISR_TC


	)

288 
	#FMPI2C_FLAG_TCR
 
FMPI2C_ISR_TCR


	)

289 
	#FMPI2C_FLAG_BERR
 
FMPI2C_ISR_BERR


	)

290 
	#FMPI2C_FLAG_ARLO
 
FMPI2C_ISR_ARLO


	)

291 
	#FMPI2C_FLAG_OVR
 
FMPI2C_ISR_OVR


	)

292 
	#FMPI2C_FLAG_PECERR
 
FMPI2C_ISR_PECERR


	)

293 
	#FMPI2C_FLAG_TIMEOUT
 
FMPI2C_ISR_TIMEOUT


	)

294 
	#FMPI2C_FLAG_ALERT
 
FMPI2C_ISR_ALERT


	)

295 
	#FMPI2C_FLAG_BUSY
 
FMPI2C_ISR_BUSY


	)

296 
	#FMPI2C_FLAG_DIR
 
FMPI2C_ISR_DIR


	)

316 
	#__HAL_FMPI2C_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_FMPI2C_STATE_RESET
)

	)

334 
	#__HAL_FMPI2C_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð(__INTERRUPT__))

	)

335 
	#__HAL_FMPI2C_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð(~(__INTERRUPT__)))

	)

352 
	#__HAL_FMPI2C_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
CR1
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

378 
	#__HAL_FMPI2C_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((((__HANDLE__)->
In¡ªû
->
ISR
è& ((__FLAG__è& 
FMPI2C_FLAG_MASK
)è=ð((__FLAG__è& FMPI2C_FLAG_MASK)))

	)

397 
	#__HAL_FMPI2C_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
ICR
 = ((__FLAG__è& 
FMPI2C_FLAG_MASK
))

	)

400 
	#__HAL_FMPI2C_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð
FMPI2C_CR1_PE
)

	)

401 
	#__HAL_FMPI2C_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð~
FMPI2C_CR1_PE
)

	)

403 
	#__HAL_FMPI2C_RESET_CR2
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR2
 &ð(
ušt32_t
)~((ušt32_t)(
FMPI2C_CR2_SADD
 | 
FMPI2C_CR2_HEAD10R
 | 
FMPI2C_CR2_NBYTES
 | 
FMPI2C_CR2_RELOAD
 | 
FMPI2C_CR2_RD_WRN
)))

	)

405 
	#__HAL_FMPI2C_MEM_ADD_MSB
(
__ADDRESS__
è((
ušt8_t
)((
ušt16_t
)(((ušt16_t)((__ADDRESS__è& (ušt16_t)(0xFF00))è>> 8)))

	)

406 
	#__HAL_FMPI2C_MEM_ADD_LSB
(
__ADDRESS__
è((
ušt8_t
)((
ušt16_t
)((__ADDRESS__è& (ušt16_t)(0x00FF))))

	)

408 
	#__HAL_FMPI2C_GENERATE_START
(
__ADDMODE__
,
__ADDRESS__
è(((__ADDMODE__è=ð
FMPI2C_ADDRESSINGMODE_7BIT
è? (
ušt32_t
)((((ušt32_t)(__ADDRESS__è& (
FMPI2C_CR2_SADD
)è| (
FMPI2C_CR2_START
è| (
FMPI2C_CR2_AUTOEND
)è& (~
FMPI2C_CR2_RD_WRN
)) : \

409 (
ušt32_t
)((((ušt32_t)(
__ADDRESS__
è& (
FMPI2C_CR2_SADD
)è| (
FMPI2C_CR2_ADD10
è| (
FMPI2C_CR2_START
)è& (~
FMPI2C_CR2_RD_WRN
)))

	)

411 
	#IS_FMPI2C_OWN_ADDRESS1
(
ADDRESS1
è((ADDRESS1è<ð(
ušt32_t
)0x000003FF)

	)

412 
	#IS_FMPI2C_OWN_ADDRESS2
(
ADDRESS2
è((ADDRESS2è<ð(
ušt16_t
)0x00FF)

	)

419 
	~"¡m32f4xx_h®_fmpi2c_ex.h
"

431 
HAL_StusTy³Def
 
HAL_FMPI2C_In™
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
);

432 
HAL_StusTy³Def
 
HAL_FMPI2C_DeIn™
 (
FMPI2C_HªdËTy³Def
 *
hFMPI2C
);

433 
HAL_FMPI2C_M¥In™
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
);

434 
HAL_FMPI2C_M¥DeIn™
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
);

446 
HAL_StusTy³Def
 
HAL_FMPI2C_Ma¡”_T¿nsm™
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

447 
HAL_StusTy³Def
 
HAL_FMPI2C_Ma¡”_Reûive
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

448 
HAL_StusTy³Def
 
HAL_FMPI2C_SÏve_T¿nsm™
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

449 
HAL_StusTy³Def
 
HAL_FMPI2C_SÏve_Reûive
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

450 
HAL_StusTy³Def
 
HAL_FMPI2C_Mem_Wr™e
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

451 
HAL_StusTy³Def
 
HAL_FMPI2C_Mem_R—d
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

452 
HAL_StusTy³Def
 
HAL_FMPI2C_IsDeviûR—dy
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
TrŸls
, ušt32_ˆ
Timeout
);

455 
HAL_StusTy³Def
 
HAL_FMPI2C_Ma¡”_T¿nsm™_IT
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

456 
HAL_StusTy³Def
 
HAL_FMPI2C_Ma¡”_Reûive_IT
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

457 
HAL_StusTy³Def
 
HAL_FMPI2C_SÏve_T¿nsm™_IT
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

458 
HAL_StusTy³Def
 
HAL_FMPI2C_SÏve_Reûive_IT
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

459 
HAL_StusTy³Def
 
HAL_FMPI2C_Mem_Wr™e_IT
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

460 
HAL_StusTy³Def
 
HAL_FMPI2C_Mem_R—d_IT
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

463 
HAL_StusTy³Def
 
HAL_FMPI2C_Ma¡”_T¿nsm™_DMA
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

464 
HAL_StusTy³Def
 
HAL_FMPI2C_Ma¡”_Reûive_DMA
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

465 
HAL_StusTy³Def
 
HAL_FMPI2C_SÏve_T¿nsm™_DMA
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

466 
HAL_StusTy³Def
 
HAL_FMPI2C_SÏve_Reûive_DMA
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

467 
HAL_StusTy³Def
 
HAL_FMPI2C_Mem_Wr™e_DMA
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

468 
HAL_StusTy³Def
 
HAL_FMPI2C_Mem_R—d_DMA
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

471 
HAL_FMPI2C_EV_IRQHªdËr
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
);

472 
HAL_FMPI2C_ER_IRQHªdËr
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
);

473 
HAL_FMPI2C_Ma¡”TxC¶tC®lback
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
);

474 
HAL_FMPI2C_Ma¡”RxC¶tC®lback
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
);

475 
HAL_FMPI2C_SÏveTxC¶tC®lback
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
);

476 
HAL_FMPI2C_SÏveRxC¶tC®lback
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
);

477 
HAL_FMPI2C_MemTxC¶tC®lback
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
);

478 
HAL_FMPI2C_MemRxC¶tC®lback
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
);

479 
HAL_FMPI2C_E¼ÜC®lback
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
);

489 
HAL_FMPI2C_S‹Ty³Def
 
HAL_FMPI2C_G‘S‹
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
);

490 
ušt32_t
 
HAL_FMPI2C_G‘E¼Ü
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
);

507 
	#FMPI2C_FLAG_MASK
 ((
ušt32_t
)0x0001FFFF)

	)

517 
	#IS_FMPI2C_ADDRESSING_MODE
(
MODE
è(((MODEè=ð
FMPI2C_ADDRESSINGMODE_7BIT
) || \

518 ((
MODE
è=ð
FMPI2C_ADDRESSINGMODE_10BIT
))

	)

520 
	#IS_FMPI2C_DUAL_ADDRESS
(
ADDRESS
è(((ADDRESSè=ð
FMPI2C_DUALADDRESS_DISABLE
) || \

521 ((
ADDRESS
è=ð
FMPI2C_DUALADDRESS_ENABLE
))

	)

523 
	#IS_FMPI2C_OWN_ADDRESS2_MASK
(
MASK
è(((MASKè=ð
FMPI2C_OA2_NOMASK
) || \

524 ((
MASK
è=ð
FMPI2C_OA2_MASK01
) || \

525 ((
MASK
è=ð
FMPI2C_OA2_MASK02
) || \

526 ((
MASK
è=ð
FMPI2C_OA2_MASK03
) || \

527 ((
MASK
è=ð
FMPI2C_OA2_MASK04
) || \

528 ((
MASK
è=ð
FMPI2C_OA2_MASK05
) || \

529 ((
MASK
è=ð
FMPI2C_OA2_MASK06
) || \

530 ((
MASK
è=ð
FMPI2C_OA2_MASK07
))

	)

532 
	#IS_FMPI2C_GENERAL_CALL
(
CALL
è(((CALLè=ð
FMPI2C_GENERALCALL_DISABLE
) || \

533 ((
CALL
è=ð
FMPI2C_GENERALCALL_ENABLE
))

	)

535 
	#IS_FMPI2C_NO_STRETCH
(
STRETCH
è(((STRETCHè=ð
FMPI2C_NOSTRETCH_DISABLE
) || \

536 ((
STRETCH
è=ð
FMPI2C_NOSTRETCH_ENABLE
))

	)

538 
	#IS_FMPI2C_MEMADD_SIZE
(
SIZE
è(((SIZEè=ð
FMPI2C_MEMADD_SIZE_8BIT
) || \

539 ((
SIZE
è=ð
FMPI2C_MEMADD_SIZE_16BIT
))

	)

541 
	#IS_TRANSFER_MODE
(
MODE
è(((MODEè=ð
FMPI2C_RELOAD_MODE
) || \

542 ((
MODE
è=ð
FMPI2C_AUTOEND_MODE
) || \

543 ((
MODE
è=ð
FMPI2C_SOFTEND_MODE
))

	)

545 
	#IS_TRANSFER_REQUEST
(
REQUEST
è(((REQUESTè=ð
FMPI2C_GENERATE_STOP
) || \

546 ((
REQUEST
è=ð
FMPI2C_GENERATE_START_READ
) || \

547 ((
REQUEST
è=ð
FMPI2C_GENERATE_START_WRITE
) || \

548 ((
REQUEST
è=ð
FMPI2C_NO_STARTSTOP
))

	)

570 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_fmpi2c_ex.h

39 #iâdeà
__STM32F4xx_HAL_FMPI2C_EX_H


40 
	#__STM32F4xx_HAL_FMPI2C_EX_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
)

49 
	~"¡m32f4xx_h®_def.h
"

68 
	#FMPI2C_ANALOGFILTER_ENABLE
 ((
ušt32_t
)0x00000000)

	)

69 
	#FMPI2C_ANALOGFILTER_DISABLE
 
FMPI2C_CR1_ANFOFF


	)

77 
	#FMPI2C_FASTMODEPLUS_SCL
 
SYSCFG_CFGR_FMPI2C1_SCL


	)

78 
	#FMPI2C_FASTMODEPLUS_SDA
 
SYSCFG_CFGR_FMPI2C1_SDA


	)

97 
HAL_StusTy³Def
 
HAL_FMPI2CEx_AÇlogFž‹r_CÚfig
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
, 
ušt32_t
 
AÇlogFž‹r
);

98 
HAL_StusTy³Def
 
HAL_FMPI2CEx_Dig™®Fž‹r_CÚfig
(
FMPI2C_HªdËTy³Def
 *
hFMPI2C
, 
ušt32_t
 
Dig™®Fž‹r
);

99 
HAL_StusTy³Def
 
HAL_FMPI2CEx_EÇbËWakeUp
 (
FMPI2C_HªdËTy³Def
 *
hFMPI2C
);

100 
HAL_StusTy³Def
 
HAL_FMPI2CEx_Di§bËWakeUp
 (
FMPI2C_HªdËTy³Def
 *
hFMPI2C
);

101 
HAL_FMPI2CEx_EÇbËFa¡ModePlus
(
ušt32_t
 
CÚfigFa¡ModePlus
);

102 
HAL_FMPI2CEx_Di§bËFa¡ModePlus
(
ušt32_t
 
CÚfigFa¡ModePlus
);

125 
	#IS_FMPI2C_ANALOG_FILTER
(
FILTER
è(((FILTERè=ð
FMPI2C_ANALOGFILTER_ENABLE
) || \

126 ((
FILTER
è=ð
FMPI2C_ANALOGFILTER_DISABLE
))

	)

128 
	#IS_FMPI2C_DIGITAL_FILTER
(
FILTER
è((FILTERè<ð0x0000000F)

	)

130 
	#IS_FMPI2C_FASTMODEPLUS
(
__CONFIG__
è((((__CONFIG__è& (
FMPI2C_FASTMODEPLUS_SCL
)) == FMPI2C_FASTMODEPLUS_SCL) || \

131 (((
__CONFIG__
è& (
FMPI2C_FASTMODEPLUS_SDA
)è=ðFMPI2C_FASTMODEPLUS_SDA))

	)

144 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_gpio.h

39 #iâdeà
__STM32F4xx_HAL_GPIO_H


40 
	#__STM32F4xx_HAL_GPIO_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
ušt32_t
 
Pš
;

70 
ušt32_t
 
Mode
;

73 
ušt32_t
 
PuÎ
;

76 
ušt32_t
 
S³ed
;

79 
ušt32_t
 
AÉ”Ç‹
;

81 }
	tGPIO_In™Ty³Def
;

88 
GPIO_PIN_RESET
 = 0,

89 
GPIO_PIN_SET


90 }
	tGPIO_PšS‹
;

104 
	#GPIO_PIN_0
 ((
ušt16_t
)0x0001è

	)

105 
	#GPIO_PIN_1
 ((
ušt16_t
)0x0002è

	)

106 
	#GPIO_PIN_2
 ((
ušt16_t
)0x0004è

	)

107 
	#GPIO_PIN_3
 ((
ušt16_t
)0x0008è

	)

108 
	#GPIO_PIN_4
 ((
ušt16_t
)0x0010è

	)

109 
	#GPIO_PIN_5
 ((
ušt16_t
)0x0020è

	)

110 
	#GPIO_PIN_6
 ((
ušt16_t
)0x0040è

	)

111 
	#GPIO_PIN_7
 ((
ušt16_t
)0x0080è

	)

112 
	#GPIO_PIN_8
 ((
ušt16_t
)0x0100è

	)

113 
	#GPIO_PIN_9
 ((
ušt16_t
)0x0200è

	)

114 
	#GPIO_PIN_10
 ((
ušt16_t
)0x0400è

	)

115 
	#GPIO_PIN_11
 ((
ušt16_t
)0x0800è

	)

116 
	#GPIO_PIN_12
 ((
ušt16_t
)0x1000è

	)

117 
	#GPIO_PIN_13
 ((
ušt16_t
)0x2000è

	)

118 
	#GPIO_PIN_14
 ((
ušt16_t
)0x4000è

	)

119 
	#GPIO_PIN_15
 ((
ušt16_t
)0x8000è

	)

120 
	#GPIO_PIN_AÎ
 ((
ušt16_t
)0xFFFFè

	)

122 
	#GPIO_PIN_MASK
 ((
ušt32_t
)0x0000FFFFè

	)

137 
	#GPIO_MODE_INPUT
 ((
ušt32_t
)0x00000000è

	)

138 
	#GPIO_MODE_OUTPUT_PP
 ((
ušt32_t
)0x00000001è

	)

139 
	#GPIO_MODE_OUTPUT_OD
 ((
ušt32_t
)0x00000011è

	)

140 
	#GPIO_MODE_AF_PP
 ((
ušt32_t
)0x00000002è

	)

141 
	#GPIO_MODE_AF_OD
 ((
ušt32_t
)0x00000012è

	)

143 
	#GPIO_MODE_ANALOG
 ((
ušt32_t
)0x00000003è

	)

145 
	#GPIO_MODE_IT_RISING
 ((
ušt32_t
)0x10110000è

	)

146 
	#GPIO_MODE_IT_FALLING
 ((
ušt32_t
)0x10210000è

	)

147 
	#GPIO_MODE_IT_RISING_FALLING
 ((
ušt32_t
)0x10310000è

	)

149 
	#GPIO_MODE_EVT_RISING
 ((
ušt32_t
)0x10120000è

	)

150 
	#GPIO_MODE_EVT_FALLING
 ((
ušt32_t
)0x10220000è

	)

151 
	#GPIO_MODE_EVT_RISING_FALLING
 ((
ušt32_t
)0x10320000è

	)

160 
	#GPIO_SPEED_FREQ_LOW
 ((
ušt32_t
)0x00000000è

	)

161 
	#GPIO_SPEED_FREQ_MEDIUM
 ((
ušt32_t
)0x00000001è

	)

162 
	#GPIO_SPEED_FREQ_HIGH
 ((
ušt32_t
)0x00000002è

	)

163 
	#GPIO_SPEED_FREQ_VERY_HIGH
 ((
ušt32_t
)0x00000003è

	)

172 
	#GPIO_NOPULL
 ((
ušt32_t
)0x00000000è

	)

173 
	#GPIO_PULLUP
 ((
ušt32_t
)0x00000001è

	)

174 
	#GPIO_PULLDOWN
 ((
ušt32_t
)0x00000002è

	)

194 
	#__HAL_GPIO_EXTI_GET_FLAG
(
__EXTI_LINE__
è(
EXTI
->
PR
 & (__EXTI_LINE__))

	)

202 
	#__HAL_GPIO_EXTI_CLEAR_FLAG
(
__EXTI_LINE__
è(
EXTI
->
PR
 = (__EXTI_LINE__))

	)

210 
	#__HAL_GPIO_EXTI_GET_IT
(
__EXTI_LINE__
è(
EXTI
->
PR
 & (__EXTI_LINE__))

	)

218 
	#__HAL_GPIO_EXTI_CLEAR_IT
(
__EXTI_LINE__
è(
EXTI
->
PR
 = (__EXTI_LINE__))

	)

226 
	#__HAL_GPIO_EXTI_GENERATE_SWIT
(
__EXTI_LINE__
è(
EXTI
->
SWIER
 |ð(__EXTI_LINE__))

	)

232 
	~"¡m32f4xx_h®_gpio_ex.h
"

243 
HAL_GPIO_In™
(
GPIO_Ty³Def
 *
GPIOx
, 
GPIO_In™Ty³Def
 *
GPIO_In™
);

244 
HAL_GPIO_DeIn™
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt32_t
 
GPIO_Pš
);

253 
GPIO_PšS‹
 
HAL_GPIO_R—dPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

254 
HAL_GPIO_Wr™ePš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
GPIO_PšS‹
 
PšS‹
);

255 
HAL_GPIO_ToggËPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

256 
HAL_StusTy³Def
 
HAL_GPIO_LockPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

257 
HAL_GPIO_EXTI_IRQHªdËr
(
ušt16_t
 
GPIO_Pš
);

258 
HAL_GPIO_EXTI_C®lback
(
ušt16_t
 
GPIO_Pš
);

282 
	#IS_GPIO_PIN_ACTION
(
ACTION
è(((ACTIONè=ð
GPIO_PIN_RESET
è|| ((ACTIONè=ð
GPIO_PIN_SET
))

	)

283 
	#IS_GPIO_PIN
(
PIN
è(((PINè& 
GPIO_PIN_MASK
 ) !ð(
ušt32_t
)0x00)

	)

284 
	#IS_GPIO_MODE
(
MODE
è(((MODEè=ð
GPIO_MODE_INPUT
) ||\

285 ((
MODE
è=ð
GPIO_MODE_OUTPUT_PP
) ||\

286 ((
MODE
è=ð
GPIO_MODE_OUTPUT_OD
) ||\

287 ((
MODE
è=ð
GPIO_MODE_AF_PP
) ||\

288 ((
MODE
è=ð
GPIO_MODE_AF_OD
) ||\

289 ((
MODE
è=ð
GPIO_MODE_IT_RISING
) ||\

290 ((
MODE
è=ð
GPIO_MODE_IT_FALLING
) ||\

291 ((
MODE
è=ð
GPIO_MODE_IT_RISING_FALLING
) ||\

292 ((
MODE
è=ð
GPIO_MODE_EVT_RISING
) ||\

293 ((
MODE
è=ð
GPIO_MODE_EVT_FALLING
) ||\

294 ((
MODE
è=ð
GPIO_MODE_EVT_RISING_FALLING
) ||\

295 ((
MODE
è=ð
GPIO_MODE_ANALOG
))

	)

296 
	#IS_GPIO_SPEED
(
SPEED
è(((SPEEDè=ð
GPIO_SPEED_FREQ_LOW
è|| ((SPEEDè=ð
GPIO_SPEED_FREQ_MEDIUM
) || \

297 ((
SPEED
è=ð
GPIO_SPEED_FREQ_HIGH
è|| ((SPEEDè=ð
GPIO_SPEED_FREQ_VERY_HIGH
))

	)

298 
	#IS_GPIO_PULL
(
PULL
è(((PULLè=ð
GPIO_NOPULL
è|| ((PULLè=ð
GPIO_PULLUP
) || \

299 ((
PULL
è=ð
GPIO_PULLDOWN
))

	)

321 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_gpio_ex.h

39 #iâdeà
__STM32F4xx_HAL_GPIO_EX_H


40 
	#__STM32F4xx_HAL_GPIO_EX_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

68 #ià
defšed
(
STM32F429xx
è|| defšed(
STM32F439xx
)

72 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

73 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

74 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

75 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

76 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

81 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

82 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

87 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

88 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

89 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

94 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

95 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

96 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

97 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

102 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

103 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

104 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

109 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

110 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

111 
	#GPIO_AF5_SPI3
 ((
ušt8_t
)0x05è

	)

112 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

113 
	#GPIO_AF5_SPI5
 ((
ušt8_t
)0x05è

	)

114 
	#GPIO_AF5_SPI6
 ((
ušt8_t
)0x05è

	)

115 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

120 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

121 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

122 
	#GPIO_AF6_SAI1
 ((
ušt8_t
)0x06è

	)

127 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

128 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

129 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

130 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

135 
	#GPIO_AF8_UART4
 ((
ušt8_t
)0x08è

	)

136 
	#GPIO_AF8_UART5
 ((
ušt8_t
)0x08è

	)

137 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

138 
	#GPIO_AF8_UART7
 ((
ušt8_t
)0x08è

	)

139 
	#GPIO_AF8_UART8
 ((
ušt8_t
)0x08è

	)

144 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

145 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

146 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

147 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

148 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

149 
	#GPIO_AF9_LTDC
 ((
ušt8_t
)0x09è

	)

154 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0xAè

	)

155 
	#GPIO_AF10_OTG_HS
 ((
ušt8_t
)0xAè

	)

160 
	#GPIO_AF11_ETH
 ((
ušt8_t
)0x0Bè

	)

165 
	#GPIO_AF12_FMC
 ((
ušt8_t
)0xCè

	)

166 
	#GPIO_AF12_OTG_HS_FS
 ((
ušt8_t
)0xCè

	)

167 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0xCè

	)

172 
	#GPIO_AF13_DCMI
 ((
ušt8_t
)0x0Dè

	)

177 
	#GPIO_AF14_LTDC
 ((
ušt8_t
)0x0Eè

	)

182 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

187 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
)

191 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

192 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

193 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

194 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

195 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

200 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

201 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

206 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

207 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

208 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

213 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

214 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

215 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

216 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

221 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

222 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

223 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

228 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

229 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

230 
	#GPIO_AF5_SPI3
 ((
ušt8_t
)0x05è

	)

231 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

232 
	#GPIO_AF5_SPI5
 ((
ušt8_t
)0x05è

	)

233 
	#GPIO_AF5_SPI6
 ((
ušt8_t
)0x05è

	)

236 
	#GPIO_AF5_I2S3ext
 
GPIO_AF5_SPI3


	)

241 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

242 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

243 
	#GPIO_AF6_SAI1
 ((
ušt8_t
)0x06è

	)

248 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

249 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

250 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

251 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

256 
	#GPIO_AF8_UART4
 ((
ušt8_t
)0x08è

	)

257 
	#GPIO_AF8_UART5
 ((
ušt8_t
)0x08è

	)

258 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

259 
	#GPIO_AF8_UART7
 ((
ušt8_t
)0x08è

	)

260 
	#GPIO_AF8_UART8
 ((
ušt8_t
)0x08è

	)

265 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

266 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

267 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

268 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

269 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

274 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0xAè

	)

275 
	#GPIO_AF10_OTG_HS
 ((
ušt8_t
)0xAè

	)

280 
	#GPIO_AF11_ETH
 ((
ušt8_t
)0x0Bè

	)

285 
	#GPIO_AF12_FMC
 ((
ušt8_t
)0xCè

	)

286 
	#GPIO_AF12_OTG_HS_FS
 ((
ušt8_t
)0xCè

	)

287 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0xCè

	)

292 
	#GPIO_AF13_DCMI
 ((
ušt8_t
)0x0Dè

	)

297 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

302 #ià
defšed
(
STM32F407xx
è|| defšed(
STM32F417xx
)

306 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

307 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

308 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

309 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

310 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

315 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

316 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

321 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

322 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

323 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

328 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

329 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

330 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

331 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

336 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

337 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

338 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

343 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

344 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

345 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

350 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

351 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

356 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

357 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

358 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

359 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

364 
	#GPIO_AF8_UART4
 ((
ušt8_t
)0x08è

	)

365 
	#GPIO_AF8_UART5
 ((
ušt8_t
)0x08è

	)

366 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

371 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

372 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

373 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

374 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

375 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

380 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0xAè

	)

381 
	#GPIO_AF10_OTG_HS
 ((
ušt8_t
)0xAè

	)

386 
	#GPIO_AF11_ETH
 ((
ušt8_t
)0x0Bè

	)

391 
	#GPIO_AF12_FSMC
 ((
ušt8_t
)0xCè

	)

392 
	#GPIO_AF12_OTG_HS_FS
 ((
ušt8_t
)0xCè

	)

393 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0xCè

	)

398 
	#GPIO_AF13_DCMI
 ((
ušt8_t
)0x0Dè

	)

403 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

408 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
)

412 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

413 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

414 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

415 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

416 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

421 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

422 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

427 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

428 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

429 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

434 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

435 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

436 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

437 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

442 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

443 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

444 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

449 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

450 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

451 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

456 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

457 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

462 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

463 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

464 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

465 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

470 
	#GPIO_AF8_UART4
 ((
ušt8_t
)0x08è

	)

471 
	#GPIO_AF8_UART5
 ((
ušt8_t
)0x08è

	)

472 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

477 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

478 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

479 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

480 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

481 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

486 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0xAè

	)

487 
	#GPIO_AF10_OTG_HS
 ((
ušt8_t
)0xAè

	)

492 
	#GPIO_AF12_FSMC
 ((
ušt8_t
)0xCè

	)

493 
	#GPIO_AF12_OTG_HS_FS
 ((
ušt8_t
)0xCè

	)

494 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0xCè

	)

499 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

505 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
)

509 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

510 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

511 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

512 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

513 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

518 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

519 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

524 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

525 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

526 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

531 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

532 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

533 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

538 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

539 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

540 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

545 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

546 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

547 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

548 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

553 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

554 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

559 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

560 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

561 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

566 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

571 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

572 
	#GPIO_AF9_I2C2
 ((
ušt8_t
)0x09è

	)

573 
	#GPIO_AF9_I2C3
 ((
ušt8_t
)0x09è

	)

579 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0xAè

	)

584 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0xCè

	)

589 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

593 #ià
defšed
(
STM32F411xE
)

597 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

598 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

599 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

600 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

601 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

606 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

607 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

612 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

613 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

614 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

619 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

620 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

621 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

626 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

627 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

628 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

633 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

634 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

635 
	#GPIO_AF5_SPI3
 ((
ušt8_t
)0x05è

	)

636 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

637 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

642 
	#GPIO_AF6_SPI2
 ((
ušt8_t
)0x06è

	)

643 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

644 
	#GPIO_AF6_SPI4
 ((
ušt8_t
)0x06è

	)

645 
	#GPIO_AF6_SPI5
 ((
ušt8_t
)0x06è

	)

646 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

651 
	#GPIO_AF7_SPI3
 ((
ušt8_t
)0x07è

	)

652 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

653 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

654 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

659 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

664 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

665 
	#GPIO_AF9_I2C2
 ((
ušt8_t
)0x09è

	)

666 
	#GPIO_AF9_I2C3
 ((
ušt8_t
)0x09è

	)

671 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0xAè

	)

676 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0xCè

	)

681 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

685 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

689 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

690 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

691 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

692 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

693 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

698 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

699 
	#GPIO_AF1_LPTIM1
 ((
ušt8_t
)0x01è

	)

704 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

709 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

710 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

715 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

716 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

717 
	#GPIO_AF4_FMPI2C1
 ((
ušt8_t
)0x04è

	)

722 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

723 #ià
defšed
(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

724 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

730 
	#GPIO_AF6_SPI1
 ((
ušt8_t
)0x06è

	)

731 #ià
defšed
(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

732 
	#GPIO_AF6_SPI2
 ((
ušt8_t
)0x06è

	)

734 
	#GPIO_AF6_SPI5
 ((
ušt8_t
)0x06è

	)

738 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

739 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

744 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

749 
	#GPIO_AF9_I2C2
 ((
ušt8_t
)0x09è

	)

750 
	#GPIO_AF9_FMPI2C1
 ((
ušt8_t
)0x09è

	)

755 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

759 #ià
defšed
(
STM32F446xx
)

763 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

764 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

765 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

766 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

767 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

772 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

773 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

778 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

779 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

780 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

785 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

786 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

787 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

788 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

789 
	#GPIO_AF3_CEC
 ((
ušt8_t
)0x03è

	)

794 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

795 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

796 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

797 
	#GPIO_AF4_FMPI2C1
 ((
ušt8_t
)0x04è

	)

798 
	#GPIO_AF4_CEC
 ((
ušt8_t
)0x04è

	)

803 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

804 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

805 
	#GPIO_AF5_SPI3
 ((
ušt8_t
)0x05è

	)

806 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

811 
	#GPIO_AF6_SPI2
 ((
ušt8_t
)0x06è

	)

812 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

813 
	#GPIO_AF6_SPI4
 ((
ušt8_t
)0x06è

	)

814 
	#GPIO_AF6_SAI1
 ((
ušt8_t
)0x06è

	)

819 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

820 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

821 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

822 
	#GPIO_AF7_UART5
 ((
ušt8_t
)0x07è

	)

823 
	#GPIO_AF7_SPI2
 ((
ušt8_t
)0x07è

	)

824 
	#GPIO_AF7_SPI3
 ((
ušt8_t
)0x07è

	)

825 
	#GPIO_AF7_SPDIFRX
 ((
ušt8_t
)0x07è

	)

830 
	#GPIO_AF8_UART4
 ((
ušt8_t
)0x08è

	)

831 
	#GPIO_AF8_UART5
 ((
ušt8_t
)0x08è

	)

832 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

833 
	#GPIO_AF8_SPDIFRX
 ((
ušt8_t
)0x08è

	)

834 
	#GPIO_AF8_SAI2
 ((
ušt8_t
)0x08è

	)

839 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

840 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

841 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

842 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

843 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

844 
	#GPIO_AF9_QSPI
 ((
ušt8_t
)0x09è

	)

849 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0xAè

	)

850 
	#GPIO_AF10_OTG_HS
 ((
ušt8_t
)0xAè

	)

851 
	#GPIO_AF10_SAI2
 ((
ušt8_t
)0xAè

	)

852 
	#GPIO_AF10_QSPI
 ((
ušt8_t
)0xAè

	)

857 
	#GPIO_AF11_ETH
 ((
ušt8_t
)0x0Bè

	)

862 
	#GPIO_AF12_FMC
 ((
ušt8_t
)0xCè

	)

863 
	#GPIO_AF12_OTG_HS_FS
 ((
ušt8_t
)0xCè

	)

864 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0xCè

	)

869 
	#GPIO_AF13_DCMI
 ((
ušt8_t
)0x0Dè

	)

874 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

880 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

884 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

885 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

886 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

887 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

888 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

893 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

894 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

899 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

900 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

901 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

906 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

907 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

908 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

909 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

914 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

915 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

916 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

921 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

922 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

923 
	#GPIO_AF5_SPI3
 ((
ušt8_t
)0x05è

	)

924 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

925 
	#GPIO_AF5_SPI5
 ((
ušt8_t
)0x05è

	)

926 
	#GPIO_AF5_SPI6
 ((
ušt8_t
)0x05è

	)

927 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

932 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

933 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

934 
	#GPIO_AF6_SAI1
 ((
ušt8_t
)0x06è

	)

939 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

940 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

941 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

942 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

947 
	#GPIO_AF8_UART4
 ((
ušt8_t
)0x08è

	)

948 
	#GPIO_AF8_UART5
 ((
ušt8_t
)0x08è

	)

949 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

950 
	#GPIO_AF8_UART7
 ((
ušt8_t
)0x08è

	)

951 
	#GPIO_AF8_UART8
 ((
ušt8_t
)0x08è

	)

956 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

957 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

958 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

959 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

960 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

961 
	#GPIO_AF9_LTDC
 ((
ušt8_t
)0x09è

	)

962 
	#GPIO_AF9_QSPI
 ((
ušt8_t
)0x09è

	)

968 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0xAè

	)

969 
	#GPIO_AF10_OTG_HS
 ((
ušt8_t
)0xAè

	)

970 
	#GPIO_AF10_QSPI
 ((
ušt8_t
)0xAè

	)

976 
	#GPIO_AF11_ETH
 ((
ušt8_t
)0x0Bè

	)

981 
	#GPIO_AF12_FMC
 ((
ušt8_t
)0xCè

	)

982 
	#GPIO_AF12_OTG_HS_FS
 ((
ušt8_t
)0xCè

	)

983 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0xCè

	)

988 
	#GPIO_AF13_DCMI
 ((
ušt8_t
)0x0Dè

	)

989 
	#GPIO_AF13_DSI
 ((
ušt8_t
)0x0Dè

	)

994 
	#GPIO_AF14_LTDC
 ((
ušt8_t
)0x0Eè

	)

999 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

1044 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

1045 
	#GPIO_GET_INDEX
(
__GPIOx__
è(
ušt8_t
)(((__GPIOx__è=ð(
GPIOA
))? 0U :\

1046 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

1047 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

1048 ((
__GPIOx__
è=ð(
GPIOD
))? 3U :\

1049 ((
__GPIOx__
è=ð(
GPIOE
))? 4U :\

1050 ((
__GPIOx__
è=ð(
GPIOF
))? 5U :\

1051 ((
__GPIOx__
è=ð(
GPIOG
))? 6U :\

1052 ((
__GPIOx__
è=ð(
GPIOH
))? 7U :\

1053 ((
__GPIOx__
è=ð(
GPIOI
))? 8U : 9U)

	)

1056 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

1057 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1058 
	#GPIO_GET_INDEX
(
__GPIOx__
è(
ušt8_t
)(((__GPIOx__è=ð(
GPIOA
))? 0U :\

1059 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

1060 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

1061 ((
__GPIOx__
è=ð(
GPIOD
))? 3U :\

1062 ((
__GPIOx__
è=ð(
GPIOE
))? 4U :\

1063 ((
__GPIOx__
è=ð(
GPIOF
))? 5U :\

1064 ((
__GPIOx__
è=ð(
GPIOG
))? 6U :\

1065 ((
__GPIOx__
è=ð(
GPIOH
))? 7U :\

1066 ((
__GPIOx__
è=ð(
GPIOI
))? 8U :\

1067 ((
__GPIOx__
è=ð(
GPIOJ
))? 9U : 10U)

	)

1070 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

1071 
	#GPIO_GET_INDEX
(
__GPIOx__
è(
ušt8_t
)(((__GPIOx__è=ð(
GPIOA
))? 0U :\

1072 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

1073 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

1074 ((
__GPIOx__
è=ð(
GPIOH
))? 7U : 8U)

	)

1077 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

1078 
	#GPIO_GET_INDEX
(
__GPIOx__
è(
ušt8_t
)(((__GPIOx__è=ð(
GPIOA
))? 0U :\

1079 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

1080 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

1081 ((
__GPIOx__
è=ð(
GPIOD
))? 3U :\

1082 ((
__GPIOx__
è=ð(
GPIOE
))? 4U : 5U)

	)

1085 #ià
defšed
(
STM32F446xx
)

1086 
	#GPIO_GET_INDEX
(
__GPIOx__
è(
ušt8_t
)(((__GPIOx__è=ð(
GPIOA
))? 0U :\

1087 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

1088 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

1089 ((
__GPIOx__
è=ð(
GPIOD
))? 3U :\

1090 ((
__GPIOx__
è=ð(
GPIOE
))? 4U :\

1091 ((
__GPIOx__
è=ð(
GPIOF
))? 5U :\

1092 ((
__GPIOx__
è=ð(
GPIOG
))? 6U : 8U)

	)

1103 #ià
defšed
(
STM32F429xx
è|| defšed(
STM32F439xx
)

1104 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
) || \

1105 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1106 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1107 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1108 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1109 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF3_TIM8
) || \

1110 ((
AF
è=ð
GPIO_AF4_I2C1
è|| ((AFè=ð
GPIO_AF4_I2C2
) || \

1111 ((
AF
è=ð
GPIO_AF4_I2C3
è|| ((AFè=ð
GPIO_AF5_SPI1
) || \

1112 ((
AF
è=ð
GPIO_AF5_SPI2
è|| ((AFè=ð
GPIO_AF9_TIM13
) || \

1113 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF9_TIM12
) || \

1114 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1115 ((
AF
è=ð
GPIO_AF7_USART3
è|| ((AFè=ð
GPIO_AF8_UART4
) || \

1116 ((
AF
è=ð
GPIO_AF8_UART5
è|| ((AFè=ð
GPIO_AF8_USART6
) || \

1117 ((
AF
è=ð
GPIO_AF9_CAN1
è|| ((AFè=ð
GPIO_AF9_CAN2
) || \

1118 ((
AF
è=ð
GPIO_AF10_OTG_FS
è|| ((AFè=ð
GPIO_AF10_OTG_HS
) || \

1119 ((
AF
è=ð
GPIO_AF11_ETH
è|| ((AFè=ð
GPIO_AF12_OTG_HS_FS
) || \

1120 ((
AF
è=ð
GPIO_AF12_SDIO
è|| ((AFè=ð
GPIO_AF13_DCMI
) || \

1121 ((
AF
è=ð
GPIO_AF15_EVENTOUT
è|| ((AFè=ð
GPIO_AF5_SPI4
) || \

1122 ((
AF
è=ð
GPIO_AF5_SPI5
è|| ((AFè=ð
GPIO_AF5_SPI6
) || \

1123 ((
AF
è=ð
GPIO_AF8_UART7
è|| ((AFè=ð
GPIO_AF8_UART8
) || \

1124 ((
AF
è=ð
GPIO_AF12_FMC
è|| ((AFè=ð
GPIO_AF6_SAI1
) || \

1125 ((
AF
è=ð
GPIO_AF14_LTDC
))

	)

1131 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
)

1132 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
) || \

1133 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1134 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1135 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1136 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1137 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF3_TIM8
) || \

1138 ((
AF
è=ð
GPIO_AF4_I2C1
è|| ((AFè=ð
GPIO_AF4_I2C2
) || \

1139 ((
AF
è=ð
GPIO_AF4_I2C3
è|| ((AFè=ð
GPIO_AF5_SPI1
) || \

1140 ((
AF
è=ð
GPIO_AF5_SPI2
è|| ((AFè=ð
GPIO_AF9_TIM13
) || \

1141 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF9_TIM12
) || \

1142 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1143 ((
AF
è=ð
GPIO_AF7_USART3
è|| ((AFè=ð
GPIO_AF8_UART4
) || \

1144 ((
AF
è=ð
GPIO_AF8_UART5
è|| ((AFè=ð
GPIO_AF8_USART6
) || \

1145 ((
AF
è=ð
GPIO_AF9_CAN1
è|| ((AFè=ð
GPIO_AF9_CAN2
) || \

1146 ((
AF
è=ð
GPIO_AF10_OTG_FS
è|| ((AFè=ð
GPIO_AF10_OTG_HS
) || \

1147 ((
AF
è=ð
GPIO_AF11_ETH
è|| ((AFè=ð
GPIO_AF12_OTG_HS_FS
) || \

1148 ((
AF
è=ð
GPIO_AF12_SDIO
è|| ((AFè=ð
GPIO_AF13_DCMI
) || \

1149 ((
AF
è=ð
GPIO_AF15_EVENTOUT
è|| ((AFè=ð
GPIO_AF5_SPI4
) || \

1150 ((
AF
è=ð
GPIO_AF5_SPI5
è|| ((AFè=ð
GPIO_AF5_SPI6
) || \

1151 ((
AF
è=ð
GPIO_AF8_UART7
è|| ((AFè=ð
GPIO_AF8_UART8
) || \

1152 ((
AF
è=ð
GPIO_AF12_FMC
è|| ((AFè=ð
GPIO_AF6_SAI1
))

	)

1158 #ià
defšed
(
STM32F407xx
è|| defšed(
STM32F417xx
)

1159 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
) || \

1160 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1161 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1162 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1163 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1164 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF3_TIM8
) || \

1165 ((
AF
è=ð
GPIO_AF4_I2C1
è|| ((AFè=ð
GPIO_AF4_I2C2
) || \

1166 ((
AF
è=ð
GPIO_AF4_I2C3
è|| ((AFè=ð
GPIO_AF5_SPI1
) || \

1167 ((
AF
è=ð
GPIO_AF5_SPI2
è|| ((AFè=ð
GPIO_AF9_TIM13
) || \

1168 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF9_TIM12
) || \

1169 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1170 ((
AF
è=ð
GPIO_AF7_USART3
è|| ((AFè=ð
GPIO_AF8_UART4
) || \

1171 ((
AF
è=ð
GPIO_AF8_UART5
è|| ((AFè=ð
GPIO_AF8_USART6
) || \

1172 ((
AF
è=ð
GPIO_AF9_CAN1
è|| ((AFè=ð
GPIO_AF9_CAN2
) || \

1173 ((
AF
è=ð
GPIO_AF10_OTG_FS
è|| ((AFè=ð
GPIO_AF10_OTG_HS
) || \

1174 ((
AF
è=ð
GPIO_AF11_ETH
è|| ((AFè=ð
GPIO_AF12_OTG_HS_FS
) || \

1175 ((
AF
è=ð
GPIO_AF12_SDIO
è|| ((AFè=ð
GPIO_AF13_DCMI
) || \

1176 ((
AF
è=ð
GPIO_AF12_FSMC
è|| ((AFè=ð
GPIO_AF15_EVENTOUT
))

	)

1182 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
)

1183 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
) || \

1184 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1185 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1186 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1187 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1188 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF3_TIM8
) || \

1189 ((
AF
è=ð
GPIO_AF4_I2C1
è|| ((AFè=ð
GPIO_AF4_I2C2
) || \

1190 ((
AF
è=ð
GPIO_AF4_I2C3
è|| ((AFè=ð
GPIO_AF5_SPI1
) || \

1191 ((
AF
è=ð
GPIO_AF5_SPI2
è|| ((AFè=ð
GPIO_AF9_TIM13
) || \

1192 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF9_TIM12
) || \

1193 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1194 ((
AF
è=ð
GPIO_AF7_USART3
è|| ((AFè=ð
GPIO_AF8_UART4
) || \

1195 ((
AF
è=ð
GPIO_AF8_UART5
è|| ((AFè=ð
GPIO_AF8_USART6
) || \

1196 ((
AF
è=ð
GPIO_AF9_CAN1
è|| ((AFè=ð
GPIO_AF9_CAN2
) || \

1197 ((
AF
è=ð
GPIO_AF10_OTG_FS
è|| ((AFè=ð
GPIO_AF10_OTG_HS
) || \

1198 ((
AF
è=ð
GPIO_AF12_OTG_HS_FS
è|| ((AFè=ð
GPIO_AF12_SDIO
) || \

1199 ((
AF
è=ð
GPIO_AF12_FSMC
è|| ((AFè=ð
GPIO_AF15_EVENTOUT
))

	)

1206 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
)

1207 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
) || \

1208 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1209 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1210 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1211 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1212 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF4_I2C1
) || \

1213 ((
AF
è=ð
GPIO_AF4_I2C2
è|| ((AFè=ð
GPIO_AF4_I2C3
) || \

1214 ((
AF
è=ð
GPIO_AF5_SPI1
è|| ((AFè=ð
GPIO_AF5_SPI2
) || \

1215 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF5_SPI4
) || \

1216 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1217 ((
AF
è=ð
GPIO_AF8_USART6
è|| ((AFè=ð
GPIO_AF10_OTG_FS
) || \

1218 ((
AF
è=ð
GPIO_AF9_I2C2
è|| ((AFè=ð
GPIO_AF9_I2C3
) || \

1219 ((
AF
è=ð
GPIO_AF12_SDIO
è|| ((AFè=ð
GPIO_AF15_EVENTOUT
))

	)

1224 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

1225 
	#IS_GPIO_AF
(
AF
è(((AFè< 10è|| ((AFè=ð15))

	)

1229 #ià
defšed
(
STM32F411xE
)

1230 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
) || \

1231 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1232 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1233 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1234 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1235 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF4_I2C1
) || \

1236 ((
AF
è=ð
GPIO_AF4_I2C2
è|| ((AFè=ð
GPIO_AF4_I2C3
) || \

1237 ((
AF
è=ð
GPIO_AF5_SPI1
è|| ((AFè=ð
GPIO_AF5_SPI2
) || \

1238 ((
AF
è=ð
GPIO_AF5_SPI3
è|| ((AFè=ð
GPIO_AF6_SPI4
) || \

1239 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF5_SPI4
) || \

1240 ((
AF
è=ð
GPIO_AF6_SPI5
è|| ((AFè=ð
GPIO_AF7_SPI3
) || \

1241 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1242 ((
AF
è=ð
GPIO_AF8_USART6
è|| ((AFè=ð
GPIO_AF10_OTG_FS
) || \

1243 ((
AF
è=ð
GPIO_AF9_I2C2
è|| ((AFè=ð
GPIO_AF9_I2C3
) || \

1244 ((
AF
è=ð
GPIO_AF12_SDIO
è|| ((AFè=ð
GPIO_AF15_EVENTOUT
))

	)

1250 #ià
defšed
(
STM32F446xx
)

1251 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
) || \

1252 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1253 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1254 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1255 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1256 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF3_TIM8
) || \

1257 ((
AF
è=ð
GPIO_AF4_I2C1
è|| ((AFè=ð
GPIO_AF4_I2C2
) || \

1258 ((
AF
è=ð
GPIO_AF4_I2C3
è|| ((AFè=ð
GPIO_AF5_SPI1
) || \

1259 ((
AF
è=ð
GPIO_AF5_SPI2
è|| ((AFè=ð
GPIO_AF9_TIM13
) || \

1260 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF9_TIM12
) || \

1261 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1262 ((
AF
è=ð
GPIO_AF7_USART3
è|| ((AFè=ð
GPIO_AF8_UART4
) || \

1263 ((
AF
è=ð
GPIO_AF8_UART5
è|| ((AFè=ð
GPIO_AF8_USART6
) || \

1264 ((
AF
è=ð
GPIO_AF9_CAN1
è|| ((AFè=ð
GPIO_AF9_CAN2
) || \

1265 ((
AF
è=ð
GPIO_AF10_OTG_FS
è|| ((AFè=ð
GPIO_AF10_OTG_HS
) || \

1266 ((
AF
è=ð
GPIO_AF11_ETH
è|| ((AFè=ð
GPIO_AF12_OTG_HS_FS
) || \

1267 ((
AF
è=ð
GPIO_AF12_SDIO
è|| ((AFè=ð
GPIO_AF13_DCMI
) || \

1268 ((
AF
è=ð
GPIO_AF15_EVENTOUT
è|| ((AFè=ð
GPIO_AF5_SPI4
) || \

1269 ((
AF
è=ð
GPIO_AF12_FMC
è|| ((AFè=ð
GPIO_AF6_SAI1
) || \

1270 ((
AF
è=ð
GPIO_AF3_CEC
è|| ((AFè=ð
GPIO_AF4_CEC
) || \

1271 ((
AF
è=ð
GPIO_AF5_SPI3
è|| ((AFè=ð
GPIO_AF6_SPI2
) || \

1272 ((
AF
è=ð
GPIO_AF6_SPI4
è|| ((AFè=ð
GPIO_AF7_UART5
) || \

1273 ((
AF
è=ð
GPIO_AF7_SPI2
è|| ((AFè=ð
GPIO_AF7_SPI3
) || \

1274 ((
AF
è=ð
GPIO_AF7_SPDIFRX
è|| ((AFè=ð
GPIO_AF8_SPDIFRX
) || \

1275 ((
AF
è=ð
GPIO_AF8_SAI2
è|| ((AFè=ð
GPIO_AF9_QSPI
) || \

1276 ((
AF
è=ð
GPIO_AF10_SAI2
è|| ((AFè=ð
GPIO_AF10_QSPI
))

	)

1282 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1283 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
) || \

1284 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1285 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1286 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1287 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1288 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF3_TIM8
) || \

1289 ((
AF
è=ð
GPIO_AF4_I2C1
è|| ((AFè=ð
GPIO_AF4_I2C2
) || \

1290 ((
AF
è=ð
GPIO_AF4_I2C3
è|| ((AFè=ð
GPIO_AF5_SPI1
) || \

1291 ((
AF
è=ð
GPIO_AF5_SPI2
è|| ((AFè=ð
GPIO_AF9_TIM13
) || \

1292 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF9_TIM12
) || \

1293 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1294 ((
AF
è=ð
GPIO_AF7_USART3
è|| ((AFè=ð
GPIO_AF8_UART4
) || \

1295 ((
AF
è=ð
GPIO_AF8_UART5
è|| ((AFè=ð
GPIO_AF8_USART6
) || \

1296 ((
AF
è=ð
GPIO_AF9_CAN1
è|| ((AFè=ð
GPIO_AF9_CAN2
) || \

1297 ((
AF
è=ð
GPIO_AF10_OTG_FS
è|| ((AFè=ð
GPIO_AF10_OTG_HS
) || \

1298 ((
AF
è=ð
GPIO_AF11_ETH
è|| ((AFè=ð
GPIO_AF12_OTG_HS_FS
) || \

1299 ((
AF
è=ð
GPIO_AF12_SDIO
è|| ((AFè=ð
GPIO_AF13_DCMI
) || \

1300 ((
AF
è=ð
GPIO_AF15_EVENTOUT
è|| ((AFè=ð
GPIO_AF5_SPI4
) || \

1301 ((
AF
è=ð
GPIO_AF5_SPI5
è|| ((AFè=ð
GPIO_AF5_SPI6
) || \

1302 ((
AF
è=ð
GPIO_AF8_UART7
è|| ((AFè=ð
GPIO_AF8_UART8
) || \

1303 ((
AF
è=ð
GPIO_AF12_FMC
è|| ((AFè=ð
GPIO_AF6_SAI1
) || \

1304 ((
AF
è=ð
GPIO_AF14_LTDC
è|| ((AFè=ð
GPIO_AF13_DSI
) || \

1305 ((
AF
è=ð
GPIO_AF9_QSPI
è|| ((AFè=ð
GPIO_AF10_QSPI
))

	)

1335 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_hash.h

39 #iâdeà
__STM32F4xx_HAL_HASH_H


40 
	#__STM32F4xx_HAL_HASH_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F415xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F479xx
)

49 
	~"¡m32f4xx_h®_def.h
"

71 
ušt32_t
 
D©aTy³
;

74 
ušt32_t
 
KeySize
;

76 
ušt8_t
* 
pKey
;

77 }
	tHASH_In™Ty³Def
;

89 
	mHAL_HASH_STATE_RESET
 = 0x00,

90 
	mHAL_HASH_STATE_READY
 = 0x01,

91 
	mHAL_HASH_STATE_BUSY
 = 0x02,

92 
	mHAL_HASH_STATE_TIMEOUT
 = 0x03,

93 
	mHAL_HASH_STATE_ERROR
 = 0x04

94 }
	tHAL_HASH_STATETy³Def
;

106 
	mHAL_HASH_PHASE_READY
 = 0x01,

107 
	mHAL_HASH_PHASE_PROCESS
 = 0x02,

108 }
	tHAL_HASHPha£Ty³Def
;

120 
HASH_In™Ty³Def
 
	mIn™
;

122 
ušt8_t
 *
	mpHashInBuffPŒ
;

124 
ušt8_t
 *
	mpHashOutBuffPŒ
;

126 
__IO
 
ušt32_t
 
	mHashBuffSize
;

128 
__IO
 
ušt32_t
 
	mHashInCouÁ
;

130 
__IO
 
ušt32_t
 
	mHashITCouÁ”
;

132 
HAL_StusTy³Def
 
	mStus
;

134 
HAL_HASHPha£Ty³Def
 
	mPha£
;

136 
DMA_HªdËTy³Def
 *
	mhdmaš
;

138 
HAL_LockTy³Def
 
	mLock
;

140 
__IO
 
HAL_HASH_STATETy³Def
 
	mS‹
;

141 } 
	tHASH_HªdËTy³Def
;

160 
	#HASH_ALGOSELECTION_SHA1
 ((
ušt32_t
)0x0000è

	)

161 
	#HASH_ALGOSELECTION_SHA224
 
HASH_CR_ALGO_1


	)

162 
	#HASH_ALGOSELECTION_SHA256
 
HASH_CR_ALGO


	)

163 
	#HASH_ALGOSELECTION_MD5
 
HASH_CR_ALGO_0


	)

171 
	#HASH_ALGOMODE_HASH
 ((
ušt32_t
)0x00000000è

	)

172 
	#HASH_ALGOMODE_HMAC
 
HASH_CR_MODE


	)

180 
	#HASH_DATATYPE_32B
 ((
ušt32_t
)0x0000è

	)

181 
	#HASH_DATATYPE_16B
 
HASH_CR_DATATYPE_0


	)

182 
	#HASH_DATATYPE_8B
 
HASH_CR_DATATYPE_1


	)

183 
	#HASH_DATATYPE_1B
 
HASH_CR_DATATYPE


	)

192 
	#HASH_HMAC_KEYTYPE_SHORTKEY
 ((
ušt32_t
)0x00000000è

	)

193 
	#HASH_HMAC_KEYTYPE_LONGKEY
 
HASH_CR_LKEY


	)

201 
	#HASH_FLAG_DINIS
 
HASH_SR_DINIS


	)

202 
	#HASH_FLAG_DCIS
 
HASH_SR_DCIS


	)

203 
	#HASH_FLAG_DMAS
 
HASH_SR_DMAS


	)

204 
	#HASH_FLAG_BUSY
 
HASH_SR_BUSY


	)

205 
	#HASH_FLAG_DINNE
 
HASH_CR_DINNE


	)

213 
	#HASH_IT_DINI
 
HASH_IMR_DINIE


	)

214 
	#HASH_IT_DCI
 
HASH_IMR_DCIE


	)

232 
	#__HAL_HASH_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_HASH_STATE_RESET
)

	)

244 
	#__HAL_HASH_GET_FLAG
(
__FLAG__
è(((__FLAG__è> 8Uè? ((
HASH
->
CR
 & (__FLAG__)) == (__FLAG__)) :\

245 ((
HASH
->
SR
 & (
__FLAG__
)è=ð(__FLAG__)))

	)

252 
	#__HAL_HASH_SET_MDMAT
(è
HASH
->
CR
 |ð
HASH_CR_MDMAT


	)

258 
	#__HAL_HASH_RESET_MDMAT
(è
HASH
->
CR
 &ð(
ušt32_t
)(~
HASH_CR_MDMAT
)

	)

264 
	#__HAL_HASH_START_DIGEST
(è
HASH
->
STR
 |ð
HASH_STR_DCAL


	)

271 
	#__HAL_HASH_SET_NBVALIDBITS
(
SIZE
èdo{
HASH
->
STR
 &ð~(
HASH_STR_NBLW
);\

272 
HASH
->
STR
 |ð8 * ((
SIZE
) % 4);\

273 }0)

	)

280 
	~"¡m32f4xx_h®_hash_ex.h
"

290 
HAL_StusTy³Def
 
HAL_HASH_In™
(
HASH_HªdËTy³Def
 *
hhash
);

291 
HAL_StusTy³Def
 
HAL_HASH_DeIn™
(
HASH_HªdËTy³Def
 *
hhash
);

299 
HAL_StusTy³Def
 
HAL_HASH_SHA1_S¹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
, ušt32_ˆ
Timeout
);

300 
HAL_StusTy³Def
 
HAL_HASH_MD5_S¹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
, ušt32_ˆ
Timeout
);

301 
HAL_StusTy³Def
 
HAL_HASH_MD5_AccumuÏ‹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
);

302 
HAL_StusTy³Def
 
HAL_HASH_SHA1_AccumuÏ‹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
);

310 
HAL_StusTy³Def
 
HAL_HMAC_SHA1_S¹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
, ušt32_ˆ
Timeout
);

311 
HAL_StusTy³Def
 
HAL_HMAC_MD5_S¹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
, ušt32_ˆ
Timeout
);

319 
HAL_StusTy³Def
 
HAL_HASH_SHA1_S¹_IT
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
);

320 
HAL_StusTy³Def
 
HAL_HASH_MD5_S¹_IT
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
);

328 
HAL_StusTy³Def
 
HAL_HASH_SHA1_S¹_DMA
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
);

329 
HAL_StusTy³Def
 
HAL_HASH_SHA1_Fšish
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
* 
pOutBufãr
, 
ušt32_t
 
Timeout
);

330 
HAL_StusTy³Def
 
HAL_HASH_MD5_S¹_DMA
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
);

331 
HAL_StusTy³Def
 
HAL_HASH_MD5_Fšish
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
* 
pOutBufãr
, 
ušt32_t
 
Timeout
);

339 
HAL_StusTy³Def
 
HAL_HMAC_SHA1_S¹_DMA
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
);

340 
HAL_StusTy³Def
 
HAL_HMAC_MD5_S¹_DMA
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
);

348 
HAL_HASH_IRQHªdËr
(
HASH_HªdËTy³Def
 *
hhash
);

356 
HAL_HASH_STATETy³Def
 
HAL_HASH_G‘S‹
(
HASH_HªdËTy³Def
 *
hhash
);

357 
HAL_HASH_M¥In™
(
HASH_HªdËTy³Def
 *
hhash
);

358 
HAL_HASH_M¥DeIn™
(
HASH_HªdËTy³Def
 *
hhash
);

359 
HAL_HASH_InC¶tC®lback
(
HASH_HªdËTy³Def
 *
hhash
);

360 
HAL_HASH_Dg¡C¶tC®lback
(
HASH_HªdËTy³Def
 *
hhash
);

361 
HAL_HASH_E¼ÜC®lback
(
HASH_HªdËTy³Def
 *
hhash
);

401 
	#IS_HASH_ALGOSELECTION
(
__ALGOSELECTION__
è(((__ALGOSELECTION__è=ð
HASH_ALGOSELECTION_SHA1
) || \

402 ((
__ALGOSELECTION__
è=ð
HASH_ALGOSELECTION_SHA224
) || \

403 ((
__ALGOSELECTION__
è=ð
HASH_ALGOSELECTION_SHA256
) || \

404 ((
__ALGOSELECTION__
è=ð
HASH_ALGOSELECTION_MD5
))

	)

407 
	#IS_HASH_ALGOMODE
(
__ALGOMODE__
è(((__ALGOMODE__è=ð
HASH_ALGOMODE_HASH
) || \

408 ((
__ALGOMODE__
è=ð
HASH_ALGOMODE_HMAC
))

	)

411 
	#IS_HASH_DATATYPE
(
__DATATYPE__
è(((__DATATYPE__è=ð
HASH_DATATYPE_32B
)|| \

412 ((
__DATATYPE__
è=ð
HASH_DATATYPE_16B
)|| \

413 ((
__DATATYPE__
è=ð
HASH_DATATYPE_8B
) || \

414 ((
__DATATYPE__
è=ð
HASH_DATATYPE_1B
))

	)

417 
	#IS_HASH_HMAC_KEYTYPE
(
__KEYTYPE__
è(((__KEYTYPE__è=ð
HASH_HMAC_KEYTYPE_SHORTKEY
) || \

418 ((
__KEYTYPE__
è=ð
HASH_HMAC_KEYTYPE_LONGKEY
))

	)

420 
	#IS_HASH_SHA1_BUFFER_SIZE
(
__SIZE__
è((((__SIZE__)%4è!ð0)? 0U: 1U)

	)

444 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_hash_ex.h

39 #iâdeà
__STM32F4xx_HAL_HASH_EX_H


40 
	#__STM32F4xx_HAL_HASH_EX_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F437xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F479xx
)

48 
	~"¡m32f4xx_h®_def.h
"

72 
HAL_StusTy³Def
 
HAL_HASHEx_SHA224_S¹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
, ušt32_ˆ
Timeout
);

73 
HAL_StusTy³Def
 
HAL_HASHEx_SHA256_S¹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
, ušt32_ˆ
Timeout
);

74 
HAL_StusTy³Def
 
HAL_HASHEx_SHA224_AccumuÏ‹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
);

75 
HAL_StusTy³Def
 
HAL_HASHEx_SHA256_AccumuÏ‹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
);

85 
HAL_StusTy³Def
 
HAL_HMACEx_SHA224_S¹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
, ušt32_ˆ
Timeout
);

86 
HAL_StusTy³Def
 
HAL_HMACEx_SHA256_S¹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
, ušt32_ˆ
Timeout
);

96 
HAL_StusTy³Def
 
HAL_HASHEx_SHA224_S¹_IT
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
);

97 
HAL_StusTy³Def
 
HAL_HASHEx_SHA256_S¹_IT
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
);

107 
HAL_StusTy³Def
 
HAL_HASHEx_SHA224_S¹_DMA
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
);

108 
HAL_StusTy³Def
 
HAL_HASHEx_SHA224_Fšish
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
* 
pOutBufãr
, 
ušt32_t
 
Timeout
);

109 
HAL_StusTy³Def
 
HAL_HASHEx_SHA256_S¹_DMA
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
);

110 
HAL_StusTy³Def
 
HAL_HASHEx_SHA256_Fšish
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
* 
pOutBufãr
, 
ušt32_t
 
Timeout
);

120 
HAL_StusTy³Def
 
HAL_HMACEx_SHA224_S¹_DMA
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
);

121 
HAL_StusTy³Def
 
HAL_HMACEx_SHA256_S¹_DMA
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
);

130 
HAL_HASHEx_IRQHªdËr
(
HASH_HªdËTy³Def
 *
hhash
);

194 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_hcd.h

39 #iâdeà
__STM32F4xx_HAL_HCD_H


40 
	#__STM32F4xx_HAL_HCD_H


	)

42 #ifdeà
__ýlu¥lus


45 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

46 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

47 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

48 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

50 
	~"¡m32f4xx_Î_usb.h
"

70 
HAL_HCD_STATE_RESET
 = 0x00,

71 
HAL_HCD_STATE_READY
 = 0x01,

72 
HAL_HCD_STATE_ERROR
 = 0x02,

73 
HAL_HCD_STATE_BUSY
 = 0x03,

74 
HAL_HCD_STATE_TIMEOUT
 = 0x04

75 } 
	tHCD_S‹Ty³Def
;

77 
USB_OTG_Glob®Ty³Def
 
	tHCD_Ty³Def
;

78 
USB_OTG_CfgTy³Def
 
	tHCD_In™Ty³Def
;

79 
USB_OTG_HCTy³Def
 
	tHCD_HCTy³Def
 ;

80 
USB_OTG_URBS‹Ty³Def
 
	tHCD_URBS‹Ty³Def
 ;

81 
USB_OTG_HCS‹Ty³Def
 
	tHCD_HCS‹Ty³Def
 ;

91 
HCD_Ty³Def
 *
In¡ªû
;

92 
HCD_In™Ty³Def
 
In™
;

93 
HCD_HCTy³Def
 
hc
[15];

94 
HAL_LockTy³Def
 
Lock
;

95 
__IO
 
HCD_S‹Ty³Def
 
S‹
;

96 *
pD©a
;

97 } 
	tHCD_HªdËTy³Def
;

114 
	#HCD_SPEED_HIGH
 0

	)

115 
	#HCD_SPEED_LOW
 2

	)

116 
	#HCD_SPEED_FULL
 3

	)

124 
	#HCD_PHY_ULPI
 1

	)

125 
	#HCD_PHY_EMBEDDED
 2

	)

139 
	#__HAL_HCD_ENABLE
(
__HANDLE__
è
	`USB_EÇbËGlob®IÁ
 ((__HANDLE__)->
In¡ªû
)

	)

140 
	#__HAL_HCD_DISABLE
(
__HANDLE__
è
	`USB_Di§bËGlob®IÁ
 ((__HANDLE__)->
In¡ªû
)

	)

142 
	#__HAL_HCD_GET_FLAG
(
__HANDLE__
, 
__INTERRUPT__
è((
	`USB_R—dIÁ”ru±s
((__HANDLE__)->
In¡ªû
è& (__INTERRUPT__)è=ð(__INTERRUPT__))

	)

143 
	#__HAL_HCD_CLEAR_FLAG
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
GINTSTS
èð(__INTERRUPT__))

	)

144 
	#__HAL_HCD_IS_INVALID_INTERRUPT
(
__HANDLE__
è(
	`USB_R—dIÁ”ru±s
((__HANDLE__)->
In¡ªû
è=ð0)

	)

146 
	#__HAL_HCD_CLEAR_HC_INT
(
chnum
, 
__INTERRUPT__
è(
	`USBx_HC
(chnum)->
HCINT
 = (__INTERRUPT__))

	)

147 
	#__HAL_HCD_MASK_HALT_HC_INT
(
chnum
è(
	`USBx_HC
(chnum)->
HCINTMSK
 &ð~
USB_OTG_HCINTMSK_CHHM
)

	)

148 
	#__HAL_HCD_UNMASK_HALT_HC_INT
(
chnum
è(
	`USBx_HC
(chnum)->
HCINTMSK
 |ð
USB_OTG_HCINTMSK_CHHM
)

	)

149 
	#__HAL_HCD_MASK_ACK_HC_INT
(
chnum
è(
	`USBx_HC
(chnum)->
HCINTMSK
 &ð~
USB_OTG_HCINTMSK_ACKM
)

	)

150 
	#__HAL_HCD_UNMASK_ACK_HC_INT
(
chnum
è(
	`USBx_HC
(chnum)->
HCINTMSK
 |ð
USB_OTG_HCINTMSK_ACKM
)

	)

164 
HAL_StusTy³Def
 
	`HAL_HCD_In™
(
HCD_HªdËTy³Def
 *
hhcd
);

165 
HAL_StusTy³Def
 
	`HAL_HCD_DeIn™
(
HCD_HªdËTy³Def
 *
hhcd
);

166 
HAL_StusTy³Def
 
	`HAL_HCD_HC_In™
(
HCD_HªdËTy³Def
 *
hhcd
,

167 
ušt8_t
 
ch_num
,

168 
ušt8_t
 
•num
,

169 
ušt8_t
 
dev_add»ss
,

170 
ušt8_t
 
¥“d
,

171 
ušt8_t
 
•_ty³
,

172 
ušt16_t
 
mps
);

174 
HAL_StusTy³Def
 
	`HAL_HCD_HC_H®t
(
HCD_HªdËTy³Def
 *
hhcd
, 
ušt8_t
 
ch_num
);

176 
	`HAL_HCD_M¥In™
(
HCD_HªdËTy³Def
 *
hhcd
);

177 
	`HAL_HCD_M¥DeIn™
(
HCD_HªdËTy³Def
 *
hhcd
);

186 
HAL_StusTy³Def
 
	`HAL_HCD_HC_Subm™Reque¡
(
HCD_HªdËTy³Def
 *
hhcd
,

187 
ušt8_t
 
pe
,

188 
ušt8_t
 
dœeùiÚ
,

189 
ušt8_t
 
•_ty³
,

190 
ušt8_t
 
tok’
,

191 
ušt8_t
* 
pbuff
,

192 
ušt16_t
 
Ëngth
,

193 
ušt8_t
 
do_pšg
);

196 
	`HAL_HCD_IRQHªdËr
(
HCD_HªdËTy³Def
 *
hhcd
);

197 
	`HAL_HCD_SOF_C®lback
(
HCD_HªdËTy³Def
 *
hhcd
);

198 
	`HAL_HCD_CÚÃù_C®lback
(
HCD_HªdËTy³Def
 *
hhcd
);

199 
	`HAL_HCD_DiscÚÃù_C®lback
(
HCD_HªdËTy³Def
 *
hhcd
);

200 
	`HAL_HCD_HC_NÙifyURBChªge_C®lback
(
HCD_HªdËTy³Def
 *
hhcd
,

201 
ušt8_t
 
chnum
,

202 
HCD_URBS‹Ty³Def
 
urb_¡©e
);

211 
HAL_StusTy³Def
 
	`HAL_HCD_Re£tPÜt
(
HCD_HªdËTy³Def
 *
hhcd
);

212 
HAL_StusTy³Def
 
	`HAL_HCD_S¹
(
HCD_HªdËTy³Def
 *
hhcd
);

213 
HAL_StusTy³Def
 
	`HAL_HCD_StÝ
(
HCD_HªdËTy³Def
 *
hhcd
);

222 
HCD_S‹Ty³Def
 
	`HAL_HCD_G‘S‹
(
HCD_HªdËTy³Def
 *
hhcd
);

223 
HCD_URBS‹Ty³Def
 
	`HAL_HCD_HC_G‘URBS‹
(
HCD_HªdËTy³Def
 *
hhcd
, 
ušt8_t
 
chnum
);

224 
ušt32_t
 
	`HAL_HCD_HC_G‘XãrCouÁ
(
HCD_HªdËTy³Def
 *
hhcd
, 
ušt8_t
 
chnum
);

225 
HCD_HCS‹Ty³Def
 
	`HAL_HCD_HC_G‘S‹
(
HCD_HªdËTy³Def
 *
hhcd
, 
ušt8_t
 
chnum
);

226 
ušt32_t
 
	`HAL_HCD_G‘Cu¼’tF¿me
(
HCD_HªdËTy³Def
 *
hhcd
);

227 
ušt32_t
 
	`HAL_HCD_G‘Cu¼’tS³ed
(
HCD_HªdËTy³Def
 *
hhcd
);

243 #ià
	`defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F427xx
) ||\

244 
	`defšed
(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

245 
	$defšed
(
STM32F479xx
)

246 
	#IS_HCD_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USB_OTG_FS
) || \

247 ((
INSTANCE
è=ð
USB_OTG_HS
))

	)

248 #–ià
	`defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

249 
	#IS_HCD_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USB_OTG_FS
))

	)

267 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

268 #ifdeà
__ýlu¥lus


269 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_i2c.h

39 #iâdeà
__STM32F4xx_HAL_I2C_H


40 
	#__STM32F4xx_HAL_I2C_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
ušt32_t
 
ClockS³ed
;

70 
ušt32_t
 
DutyCyþe
;

73 
ušt32_t
 
OwnAdd»ss1
;

76 
ušt32_t
 
Add»ssšgMode
;

79 
ušt32_t
 
Du®Add»ssMode
;

82 
ušt32_t
 
OwnAdd»ss2
;

85 
ušt32_t
 
G’”®C®lMode
;

88 
ušt32_t
 
NoSŒ‘chMode
;

91 }
	tI2C_In™Ty³Def
;

98 
HAL_I2C_STATE_RESET
 = 0x00,

99 
HAL_I2C_STATE_READY
 = 0x01,

100 
HAL_I2C_STATE_BUSY
 = 0x02,

101 
HAL_I2C_STATE_BUSY_TX
 = 0x12,

102 
HAL_I2C_STATE_BUSY_RX
 = 0x22,

103 
HAL_I2C_STATE_MEM_BUSY_TX
 = 0x32,

104 
HAL_I2C_STATE_MEM_BUSY_RX
 = 0x42,

105 
HAL_I2C_STATE_TIMEOUT
 = 0x03,

106 
HAL_I2C_STATE_ERROR
 = 0x04

108 }
	tHAL_I2C_S‹Ty³Def
;

115 
I2C_Ty³Def
 *
In¡ªû
;

117 
I2C_In™Ty³Def
 
In™
;

119 
ušt8_t
 *
pBuffPŒ
;

121 
ušt16_t
 
XãrSize
;

123 
__IO
 
ušt16_t
 
XãrCouÁ
;

125 
DMA_HªdËTy³Def
 *
hdm©x
;

127 
DMA_HªdËTy³Def
 *
hdm¬x
;

129 
HAL_LockTy³Def
 
Lock
;

131 
__IO
 
HAL_I2C_S‹Ty³Def
 
S‹
;

133 
__IO
 
ušt32_t
 
E¼ÜCode
;

135 }
	tI2C_HªdËTy³Def
;

149 
	#HAL_I2C_ERROR_NONE
 ((
ušt32_t
)0x00000000è

	)

150 
	#HAL_I2C_ERROR_BERR
 ((
ušt32_t
)0x00000001è

	)

151 
	#HAL_I2C_ERROR_ARLO
 ((
ušt32_t
)0x00000002è

	)

152 
	#HAL_I2C_ERROR_AF
 ((
ušt32_t
)0x00000004è

	)

153 
	#HAL_I2C_ERROR_OVR
 ((
ušt32_t
)0x00000008è

	)

154 
	#HAL_I2C_ERROR_DMA
 ((
ušt32_t
)0x00000010è

	)

155 
	#HAL_I2C_ERROR_TIMEOUT
 ((
ušt32_t
)0x00000020è

	)

163 
	#I2C_DUTYCYCLE_2
 ((
ušt32_t
)0x00000000)

	)

164 
	#I2C_DUTYCYCLE_16_9
 
I2C_CCR_DUTY


	)

172 
	#I2C_ADDRESSINGMODE_7BIT
 ((
ušt32_t
)0x00004000)

	)

173 
	#I2C_ADDRESSINGMODE_10BIT
 (
I2C_OAR1_ADDMODE
 | ((
ušt32_t
)0x00004000))

	)

181 
	#I2C_DUALADDRESS_DISABLE
 ((
ušt32_t
)0x00000000)

	)

182 
	#I2C_DUALADDRESS_ENABLE
 
I2C_OAR2_ENDUAL


	)

190 
	#I2C_GENERALCALL_DISABLE
 ((
ušt32_t
)0x00000000)

	)

191 
	#I2C_GENERALCALL_ENABLE
 
I2C_CR1_ENGC


	)

199 
	#I2C_NOSTRETCH_DISABLE
 ((
ušt32_t
)0x00000000)

	)

200 
	#I2C_NOSTRETCH_ENABLE
 
I2C_CR1_NOSTRETCH


	)

208 
	#I2C_MEMADD_SIZE_8BIT
 ((
ušt32_t
)0x00000001)

	)

209 
	#I2C_MEMADD_SIZE_16BIT
 ((
ušt32_t
)0x00000010)

	)

217 
	#I2C_IT_BUF
 
I2C_CR2_ITBUFEN


	)

218 
	#I2C_IT_EVT
 
I2C_CR2_ITEVTEN


	)

219 
	#I2C_IT_ERR
 
I2C_CR2_ITERREN


	)

227 
	#I2C_FLAG_SMBALERT
 ((
ušt32_t
)0x00018000)

	)

228 
	#I2C_FLAG_TIMEOUT
 ((
ušt32_t
)0x00014000)

	)

229 
	#I2C_FLAG_PECERR
 ((
ušt32_t
)0x00011000)

	)

230 
	#I2C_FLAG_OVR
 ((
ušt32_t
)0x00010800)

	)

231 
	#I2C_FLAG_AF
 ((
ušt32_t
)0x00010400)

	)

232 
	#I2C_FLAG_ARLO
 ((
ušt32_t
)0x00010200)

	)

233 
	#I2C_FLAG_BERR
 ((
ušt32_t
)0x00010100)

	)

234 
	#I2C_FLAG_TXE
 ((
ušt32_t
)0x00010080)

	)

235 
	#I2C_FLAG_RXNE
 ((
ušt32_t
)0x00010040)

	)

236 
	#I2C_FLAG_STOPF
 ((
ušt32_t
)0x00010010)

	)

237 
	#I2C_FLAG_ADD10
 ((
ušt32_t
)0x00010008)

	)

238 
	#I2C_FLAG_BTF
 ((
ušt32_t
)0x00010004)

	)

239 
	#I2C_FLAG_ADDR
 ((
ušt32_t
)0x00010002)

	)

240 
	#I2C_FLAG_SB
 ((
ušt32_t
)0x00010001)

	)

241 
	#I2C_FLAG_DUALF
 ((
ušt32_t
)0x00100080)

	)

242 
	#I2C_FLAG_SMBHOST
 ((
ušt32_t
)0x00100040)

	)

243 
	#I2C_FLAG_SMBDEFAULT
 ((
ušt32_t
)0x00100020)

	)

244 
	#I2C_FLAG_GENCALL
 ((
ušt32_t
)0x00100010)

	)

245 
	#I2C_FLAG_TRA
 ((
ušt32_t
)0x00100004)

	)

246 
	#I2C_FLAG_BUSY
 ((
ušt32_t
)0x00100002)

	)

247 
	#I2C_FLAG_MSL
 ((
ušt32_t
)0x00100001)

	)

266 
	#__HAL_I2C_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_I2C_STATE_RESET
)

	)

278 
	#__HAL_I2C_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR2
 |ð(__INTERRUPT__))

	)

279 
	#__HAL_I2C_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR2
 &ð(~(__INTERRUPT__)))

	)

291 
	#__HAL_I2C_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
CR2
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

322 
	#__HAL_I2C_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((((
ušt8_t
)((__FLAG__è>> 16)è=ð0x01)?((((__HANDLE__)->
In¡ªû
->
SR1
è& ((__FLAG__è& 
I2C_FLAG_MASK
)) == ((__FLAG__) & I2C_FLAG_MASK)): \

323 ((((
__HANDLE__
)->
In¡ªû
->
SR2
è& ((
__FLAG__
è& 
I2C_FLAG_MASK
)è=ð((__FLAG__è& I2C_FLAG_MASK)))

	)

339 
	#__HAL_I2C_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
SR1
 = ~((__FLAG__è& 
I2C_FLAG_MASK
))

	)

346 
	#__HAL_I2C_CLEAR_ADDRFLAG
(
__HANDLE__
) \

348 
__IO
 
ušt32_t
 
tm´eg
; \

349 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR1
; \

350 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR2
; \

351 
	`UNUSED
(
tm´eg
); \

352 } 0)

	)

359 
	#__HAL_I2C_CLEAR_STOPFLAG
(
__HANDLE__
) \

361 
__IO
 
ušt32_t
 
tm´eg
; \

362 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR1
; \

363 (
__HANDLE__
)->
In¡ªû
->
CR1
 |ð
I2C_CR1_PE
; \

364 
	`UNUSED
(
tm´eg
); \

365 } 0)

	)

367 
	#__HAL_I2C_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð
I2C_CR1_PE
)

	)

368 
	#__HAL_I2C_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð~
I2C_CR1_PE
)

	)

375 
	~"¡m32f4xx_h®_i2c_ex.h
"

386 
HAL_StusTy³Def
 
HAL_I2C_In™
(
I2C_HªdËTy³Def
 *
hi2c
);

387 
HAL_StusTy³Def
 
HAL_I2C_DeIn™
 (
I2C_HªdËTy³Def
 *
hi2c
);

388 
HAL_I2C_M¥In™
(
I2C_HªdËTy³Def
 *
hi2c
);

389 
HAL_I2C_M¥DeIn™
(
I2C_HªdËTy³Def
 *
hi2c
);

399 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_T¿nsm™
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

400 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_Reûive
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

401 
HAL_StusTy³Def
 
HAL_I2C_SÏve_T¿nsm™
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

402 
HAL_StusTy³Def
 
HAL_I2C_SÏve_Reûive
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

403 
HAL_StusTy³Def
 
HAL_I2C_Mem_Wr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

404 
HAL_StusTy³Def
 
HAL_I2C_Mem_R—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

405 
HAL_StusTy³Def
 
HAL_I2C_IsDeviûR—dy
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
TrŸls
, ušt32_ˆ
Timeout
);

408 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

409 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

410 
HAL_StusTy³Def
 
HAL_I2C_SÏve_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

411 
HAL_StusTy³Def
 
HAL_I2C_SÏve_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

412 
HAL_StusTy³Def
 
HAL_I2C_Mem_Wr™e_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

413 
HAL_StusTy³Def
 
HAL_I2C_Mem_R—d_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

416 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_T¿nsm™_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

417 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_Reûive_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

418 
HAL_StusTy³Def
 
HAL_I2C_SÏve_T¿nsm™_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

419 
HAL_StusTy³Def
 
HAL_I2C_SÏve_Reûive_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

420 
HAL_StusTy³Def
 
HAL_I2C_Mem_Wr™e_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

421 
HAL_StusTy³Def
 
HAL_I2C_Mem_R—d_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

424 
HAL_I2C_EV_IRQHªdËr
(
I2C_HªdËTy³Def
 *
hi2c
);

425 
HAL_I2C_ER_IRQHªdËr
(
I2C_HªdËTy³Def
 *
hi2c
);

426 
HAL_I2C_Ma¡”TxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

427 
HAL_I2C_Ma¡”RxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

428 
HAL_I2C_SÏveTxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

429 
HAL_I2C_SÏveRxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

430 
HAL_I2C_MemTxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

431 
HAL_I2C_MemRxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

432 
HAL_I2C_E¼ÜC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

441 
HAL_I2C_S‹Ty³Def
 
HAL_I2C_G‘S‹
(
I2C_HªdËTy³Def
 *
hi2c
);

442 
ušt32_t
 
HAL_I2C_G‘E¼Ü
(
I2C_HªdËTy³Def
 *
hi2c
);

457 
	#I2C_FLAG_MASK
 ((
ušt32_t
)0x0000FFFF)

	)

467 
	#I2C_FREQRANGE
(
__PCLK__
è((__PCLK__)/1000000)

	)

468 
	#I2C_RISE_TIME
(
__FREQRANGE__
, 
__SPEED__
è(((__SPEED__è<ð100000è? ((__FREQRANGE__è+ 1è: ((((__FREQRANGE__è* 300è/ 1000è+ 1))

	)

469 
	#I2C_SPEED_STANDARD
(
__PCLK__
, 
__SPEED__
è(((((__PCLK__)/((__SPEED__è<< 1)è& 
I2C_CCR_CCR
è< 4)? 4:((__PCLK__è/ ((__SPEED__è<< 1)))

	)

470 
	#I2C_SPEED_FAST
(
__PCLK__
, 
__SPEED__
, 
__DUTYCYCLE__
è(((__DUTYCYCLE__è=ð
I2C_DUTYCYCLE_2
)? ((__PCLK__è/ ((__SPEED__è* 3)è: (((__PCLK__è/ ((__SPEED__è* 25)è| 
I2C_DUTYCYCLE_16_9
))

	)

471 
	#I2C_SPEED
(
__PCLK__
, 
__SPEED__
, 
__DUTYCYCLE__
è(((__SPEED__è<ð100000)? (
	`I2C_SPEED_STANDARD
((__PCLK__), (__SPEED__))) : \

472 ((
	`I2C_SPEED_FAST
((
__PCLK__
), (
__SPEED__
), (
__DUTYCYCLE__
)è& 
I2C_CCR_CCR
) == 0)? 1 : \

473 ((
	`I2C_SPEED_FAST
((
__PCLK__
), (
__SPEED__
), (
__DUTYCYCLE__
))è| 
I2C_CCR_FS
))

	)

475 
	#I2C_7BIT_ADD_WRITE
(
__ADDRESS__
è((
ušt8_t
)((__ADDRESS__è& (~
I2C_OAR1_ADD0
)))

	)

476 
	#I2C_7BIT_ADD_READ
(
__ADDRESS__
è((
ušt8_t
)((__ADDRESS__è| 
I2C_OAR1_ADD0
))

	)

478 
	#I2C_10BIT_ADDRESS
(
__ADDRESS__
è((
ušt8_t
)((
ušt16_t
)((__ADDRESS__è& (ušt16_t)(0x00FF))))

	)

479 
	#I2C_10BIT_HEADER_WRITE
(
__ADDRESS__
è((
ušt8_t
)((
ušt16_t
)((ušt16_t)(((ušt16_t)((__ADDRESS__è& (ušt16_t)(0x0300))è>> 7è| (ušt16_t)(0xF0))))

	)

480 
	#I2C_10BIT_HEADER_READ
(
__ADDRESS__
è((
ušt8_t
)((
ušt16_t
)((ušt16_t)(((ušt16_t)((__ADDRESS__è& (ušt16_t)(0x0300))è>> 7è| (ušt16_t)(0xF1))))

	)

482 
	#I2C_MEM_ADD_MSB
(
__ADDRESS__
è((
ušt8_t
)((
ušt16_t
)(((ušt16_t)((__ADDRESS__è& (ušt16_t)(0xFF00))è>> 8)))

	)

483 
	#I2C_MEM_ADD_LSB
(
__ADDRESS__
è((
ušt8_t
)((
ušt16_t
)((__ADDRESS__è& (ušt16_t)(0x00FF))))

	)

488 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
è(((CYCLEè=ð
I2C_DUTYCYCLE_2
) || \

489 ((
CYCLE
è=ð
I2C_DUTYCYCLE_16_9
))

	)

490 
	#IS_I2C_ADDRESSING_MODE
(
ADDRESS
è(((ADDRESSè=ð
I2C_ADDRESSINGMODE_7BIT
) || \

491 ((
ADDRESS
è=ð
I2C_ADDRESSINGMODE_10BIT
))

	)

492 
	#IS_I2C_DUAL_ADDRESS
(
ADDRESS
è(((ADDRESSè=ð
I2C_DUALADDRESS_DISABLE
) || \

493 ((
ADDRESS
è=ð
I2C_DUALADDRESS_ENABLE
))

	)

494 
	#IS_I2C_GENERAL_CALL
(
CALL
è(((CALLè=ð
I2C_GENERALCALL_DISABLE
) || \

495 ((
CALL
è=ð
I2C_GENERALCALL_ENABLE
))

	)

496 
	#IS_I2C_NO_STRETCH
(
STRETCH
è(((STRETCHè=ð
I2C_NOSTRETCH_DISABLE
) || \

497 ((
STRETCH
è=ð
I2C_NOSTRETCH_ENABLE
))

	)

498 
	#IS_I2C_MEMADD_SIZE
(
SIZE
è(((SIZEè=ð
I2C_MEMADD_SIZE_8BIT
) || \

499 ((
SIZE
è=ð
I2C_MEMADD_SIZE_16BIT
))

	)

500 
	#IS_I2C_CLOCK_SPEED
(
SPEED
è(((SPEEDè> 0è&& ((SPEEDè<ð400000))

	)

501 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
è(((ADDRESS1è& (
ušt32_t
)(0xFFFFFC00)è=ð0)

	)

502 
	#IS_I2C_OWN_ADDRESS2
(
ADDRESS2
è(((ADDRESS2è& (
ušt32_t
)(0xFFFFFF01)è=ð0)

	)

528 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_i2c_ex.h

39 #iâdeà
__STM32F4xx_HAL_I2C_EX_H


40 
	#__STM32F4xx_HAL_I2C_EX_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

47 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) ||\

48 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

50 
	~"¡m32f4xx_h®_def.h
"

69 
	#I2C_ANALOGFILTER_ENABLE
 ((
ušt32_t
)0x00000000)

	)

70 
	#I2C_ANALOGFILTER_DISABLE
 
I2C_FLTR_ANOFF


	)

89 
HAL_StusTy³Def
 
	`HAL_I2CEx_CÚfigAÇlogFž‹r
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
AÇlogFž‹r
);

90 
HAL_StusTy³Def
 
	`HAL_I2CEx_CÚfigDig™®Fž‹r
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Dig™®Fž‹r
);

113 
	#IS_I2C_ANALOG_FILTER
(
FILTER
è(((FILTERè=ð
I2C_ANALOGFILTER_ENABLE
) || \

114 ((
FILTER
è=ð
I2C_ANALOGFILTER_DISABLE
))

	)

115 
	#IS_I2C_DIGITAL_FILTER
(
FILTER
è((FILTERè<ð0x0000000F)

	)

129 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

131 #ifdeà
__ýlu¥lus


132 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_i2s.h

39 #iâdeà
__STM32F4xx_HAL_I2S_H


40 
	#__STM32F4xx_HAL_I2S_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
ušt32_t
 
Mode
;

70 
ušt32_t
 
Snd¬d
;

73 
ušt32_t
 
D©aFÜm©
;

76 
ušt32_t
 
MCLKOuut
;

79 
ušt32_t
 
AudioF»q
;

82 
ušt32_t
 
CPOL
;

85 
ušt32_t
 
ClockSourû
;

88 
ušt32_t
 
FuÎDu¶exMode
;

91 }
	tI2S_In™Ty³Def
;

98 
HAL_I2S_STATE_RESET
 = 0x00,

99 
HAL_I2S_STATE_READY
 = 0x01,

100 
HAL_I2S_STATE_BUSY
 = 0x02,

101 
HAL_I2S_STATE_BUSY_TX
 = 0x12,

102 
HAL_I2S_STATE_BUSY_RX
 = 0x22,

103 
HAL_I2S_STATE_BUSY_TX_RX
 = 0x32,

104 
HAL_I2S_STATE_TIMEOUT
 = 0x03,

105 
HAL_I2S_STATE_ERROR
 = 0x04

107 }
	tHAL_I2S_S‹Ty³Def
;

114 
SPI_Ty³Def
 *
In¡ªû
;

116 
I2S_In™Ty³Def
 
In™
;

118 
ušt16_t
 *
pTxBuffPŒ
;

120 
__IO
 
ušt16_t
 
TxXãrSize
;

122 
__IO
 
ušt16_t
 
TxXãrCouÁ
;

124 
ušt16_t
 *
pRxBuffPŒ
;

126 
__IO
 
ušt16_t
 
RxXãrSize
;

128 
__IO
 
ušt16_t
 
RxXãrCouÁ
;

130 
DMA_HªdËTy³Def
 *
hdm©x
;

132 
DMA_HªdËTy³Def
 *
hdm¬x
;

134 
__IO
 
HAL_LockTy³Def
 
Lock
;

136 
__IO
 
HAL_I2S_S‹Ty³Def
 
S‹
;

138 
__IO
 
ušt32_t
 
E¼ÜCode
;

140 }
	tI2S_HªdËTy³Def
;

154 
	#HAL_I2S_ERROR_NONE
 ((
ušt32_t
)0x00000000è

	)

155 
	#HAL_I2S_ERROR_UDR
 ((
ušt32_t
)0x00000001è

	)

156 
	#HAL_I2S_ERROR_OVR
 ((
ušt32_t
)0x00000002è

	)

157 
	#HAL_I2SEX_ERROR_UDR
 ((
ušt32_t
)0x00000004è

	)

158 
	#HAL_I2SEX_ERROR_OVR
 ((
ušt32_t
)0x00000008è

	)

159 
	#HAL_I2S_ERROR_FRE
 ((
ušt32_t
)0x00000010è

	)

160 
	#HAL_I2S_ERROR_DMA
 ((
ušt32_t
)0x00000020è

	)

168 
	#I2S_MODE_SLAVE_TX
 ((
ušt32_t
)0x00000000)

	)

169 
	#I2S_MODE_SLAVE_RX
 ((
ušt32_t
)0x00000100)

	)

170 
	#I2S_MODE_MASTER_TX
 ((
ušt32_t
)0x00000200)

	)

171 
	#I2S_MODE_MASTER_RX
 ((
ušt32_t
)0x00000300)

	)

179 
	#I2S_STANDARD_PHILIPS
 ((
ušt32_t
)0x00000000)

	)

180 
	#I2S_STANDARD_MSB
 ((
ušt32_t
)0x00000010)

	)

181 
	#I2S_STANDARD_LSB
 ((
ušt32_t
)0x00000020)

	)

182 
	#I2S_STANDARD_PCM_SHORT
 ((
ušt32_t
)0x00000030)

	)

183 
	#I2S_STANDARD_PCM_LONG
 ((
ušt32_t
)0x000000B0)

	)

191 
	#I2S_DATAFORMAT_16B
 ((
ušt32_t
)0x00000000)

	)

192 
	#I2S_DATAFORMAT_16B_EXTENDED
 ((
ušt32_t
)0x00000001)

	)

193 
	#I2S_DATAFORMAT_24B
 ((
ušt32_t
)0x00000003)

	)

194 
	#I2S_DATAFORMAT_32B
 ((
ušt32_t
)0x00000005)

	)

202 
	#I2S_MCLKOUTPUT_ENABLE
 ((
ušt32_t
)
SPI_I2SPR_MCKOE
)

	)

203 
	#I2S_MCLKOUTPUT_DISABLE
 ((
ušt32_t
)0x00000000)

	)

211 
	#I2S_AUDIOFREQ_192K
 ((
ušt32_t
)192000)

	)

212 
	#I2S_AUDIOFREQ_96K
 ((
ušt32_t
)96000)

	)

213 
	#I2S_AUDIOFREQ_48K
 ((
ušt32_t
)48000)

	)

214 
	#I2S_AUDIOFREQ_44K
 ((
ušt32_t
)44100)

	)

215 
	#I2S_AUDIOFREQ_32K
 ((
ušt32_t
)32000)

	)

216 
	#I2S_AUDIOFREQ_22K
 ((
ušt32_t
)22050)

	)

217 
	#I2S_AUDIOFREQ_16K
 ((
ušt32_t
)16000)

	)

218 
	#I2S_AUDIOFREQ_11K
 ((
ušt32_t
)11025)

	)

219 
	#I2S_AUDIOFREQ_8K
 ((
ušt32_t
)8000)

	)

220 
	#I2S_AUDIOFREQ_DEFAULT
 ((
ušt32_t
)2)

	)

228 
	#I2S_FULLDUPLEXMODE_DISABLE
 ((
ušt32_t
)0x00000000)

	)

229 
	#I2S_FULLDUPLEXMODE_ENABLE
 ((
ušt32_t
)0x00000001)

	)

237 
	#I2S_CPOL_LOW
 ((
ušt32_t
)0x00000000)

	)

238 
	#I2S_CPOL_HIGH
 ((
ušt32_t
)
SPI_I2SCFGR_CKPOL
)

	)

246 
	#I2S_IT_TXE
 
SPI_CR2_TXEIE


	)

247 
	#I2S_IT_RXNE
 
SPI_CR2_RXNEIE


	)

248 
	#I2S_IT_ERR
 
SPI_CR2_ERRIE


	)

256 
	#I2S_FLAG_TXE
 
SPI_SR_TXE


	)

257 
	#I2S_FLAG_RXNE
 
SPI_SR_RXNE


	)

259 
	#I2S_FLAG_UDR
 
SPI_SR_UDR


	)

260 
	#I2S_FLAG_OVR
 
SPI_SR_OVR


	)

261 
	#I2S_FLAG_FRE
 
SPI_SR_FRE


	)

263 
	#I2S_FLAG_CHSIDE
 
SPI_SR_CHSIDE


	)

264 
	#I2S_FLAG_BSY
 
SPI_SR_BSY


	)

282 
	#__HAL_I2S_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_I2S_STATE_RESET
)

	)

288 
	#__HAL_I2S_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
I2SCFGR
 |ð
SPI_I2SCFGR_I2SE
)

	)

289 
	#__HAL_I2S_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
I2SCFGR
 &ð~
SPI_I2SCFGR_I2SE
)

	)

300 
	#__HAL_I2S_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR2
 |ð(__INTERRUPT__))

	)

301 
	#__HAL_I2S_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR2
 &ð~(__INTERRUPT__))

	)

313 
	#__HAL_I2S_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
CR2
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

328 
	#__HAL_I2S_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((((__HANDLE__)->
In¡ªû
->
SR
è& (__FLAG__)è=ð(__FLAG__))

	)

334 
	#__HAL_I2S_CLEAR_OVRFLAG
(
__HANDLE__
) \

336 
__IO
 
ušt32_t
 
tm´eg
; \

337 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
DR
; \

338 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

339 
	`UNUSED
(
tm´eg
); \

340 } 0)

	)

346 
	#__HAL_I2S_CLEAR_UDRFLAG
(
__HANDLE__
) \

348 
__IO
 
ušt32_t
 
tm´eg
; \

349 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

350 
	`UNUSED
(
tm´eg
); \

351 } 0)

	)

357 
	~"¡m32f4xx_h®_i2s_ex.h
"

368 
HAL_StusTy³Def
 
HAL_I2S_In™
(
I2S_HªdËTy³Def
 *
hi2s
);

369 
HAL_StusTy³Def
 
HAL_I2S_DeIn™
 (
I2S_HªdËTy³Def
 *
hi2s
);

370 
HAL_I2S_M¥In™
(
I2S_HªdËTy³Def
 *
hi2s
);

371 
HAL_I2S_M¥DeIn™
(
I2S_HªdËTy³Def
 *
hi2s
);

381 
HAL_StusTy³Def
 
HAL_I2S_T¿nsm™
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt16_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

382 
HAL_StusTy³Def
 
HAL_I2S_Reûive
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt16_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

385 
HAL_StusTy³Def
 
HAL_I2S_T¿nsm™_IT
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt16_t
 *
pD©a
, ušt16_ˆ
Size
);

386 
HAL_StusTy³Def
 
HAL_I2S_Reûive_IT
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt16_t
 *
pD©a
, ušt16_ˆ
Size
);

387 
HAL_I2S_IRQHªdËr
(
I2S_HªdËTy³Def
 *
hi2s
);

390 
HAL_StusTy³Def
 
HAL_I2S_T¿nsm™_DMA
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt16_t
 *
pD©a
, ušt16_ˆ
Size
);

391 
HAL_StusTy³Def
 
HAL_I2S_Reûive_DMA
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt16_t
 *
pD©a
, ušt16_ˆ
Size
);

393 
HAL_StusTy³Def
 
HAL_I2S_DMAPau£
(
I2S_HªdËTy³Def
 *
hi2s
);

394 
HAL_StusTy³Def
 
HAL_I2S_DMAResume
(
I2S_HªdËTy³Def
 *
hi2s
);

395 
HAL_StusTy³Def
 
HAL_I2S_DMAStÝ
(
I2S_HªdËTy³Def
 *
hi2s
);

398 
HAL_I2S_S‹Ty³Def
 
HAL_I2S_G‘S‹
(
I2S_HªdËTy³Def
 *
hi2s
);

399 
ušt32_t
 
HAL_I2S_G‘E¼Ü
(
I2S_HªdËTy³Def
 *
hi2s
);

402 
HAL_I2S_TxH®fC¶tC®lback
(
I2S_HªdËTy³Def
 *
hi2s
);

403 
HAL_I2S_TxC¶tC®lback
(
I2S_HªdËTy³Def
 *
hi2s
);

404 
HAL_I2S_RxH®fC¶tC®lback
(
I2S_HªdËTy³Def
 *
hi2s
);

405 
HAL_I2S_RxC¶tC®lback
(
I2S_HªdËTy³Def
 *
hi2s
);

406 
HAL_I2S_E¼ÜC®lback
(
I2S_HªdËTy³Def
 *
hi2s
);

430 
	#IS_I2S_MODE
(
MODE
è(((MODEè=ð
I2S_MODE_SLAVE_TX
) || \

431 ((
MODE
è=ð
I2S_MODE_SLAVE_RX
) || \

432 ((
MODE
è=ð
I2S_MODE_MASTER_TX
) || \

433 ((
MODE
è=ð
I2S_MODE_MASTER_RX
))

	)

435 
	#IS_I2S_STANDARD
(
STANDARD
è(((STANDARDè=ð
I2S_STANDARD_PHILIPS
) || \

436 ((
STANDARD
è=ð
I2S_STANDARD_MSB
) || \

437 ((
STANDARD
è=ð
I2S_STANDARD_LSB
) || \

438 ((
STANDARD
è=ð
I2S_STANDARD_PCM_SHORT
) || \

439 ((
STANDARD
è=ð
I2S_STANDARD_PCM_LONG
))

	)

441 
	#IS_I2S_DATA_FORMAT
(
FORMAT
è(((FORMATè=ð
I2S_DATAFORMAT_16B
) || \

442 ((
FORMAT
è=ð
I2S_DATAFORMAT_16B_EXTENDED
) || \

443 ((
FORMAT
è=ð
I2S_DATAFORMAT_24B
) || \

444 ((
FORMAT
è=ð
I2S_DATAFORMAT_32B
))

	)

446 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
è(((OUTPUTè=ð
I2S_MCLKOUTPUT_ENABLE
) || \

447 ((
OUTPUT
è=ð
I2S_MCLKOUTPUT_DISABLE
))

	)

449 
	#IS_I2S_AUDIO_FREQ
(
FREQ
è((((FREQè>ð
I2S_AUDIOFREQ_8K
) && \

450 ((
FREQ
è<ð
I2S_AUDIOFREQ_192K
)) || \

451 ((
FREQ
è=ð
I2S_AUDIOFREQ_DEFAULT
))

	)

453 
	#IS_I2S_FULLDUPLEX_MODE
(
MODE
è(((MODEè=ð
I2S_FULLDUPLEXMODE_DISABLE
) || \

454 ((
MODE
è=ð
I2S_FULLDUPLEXMODE_ENABLE
))

	)

456 
	#IS_I2S_CPOL
(
CPOL
è(((CPOLè=ð
I2S_CPOL_LOW
) || \

457 ((
CPOL
è=ð
I2S_CPOL_HIGH
))

	)

467 
I2S_DMATxC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

468 
I2S_DMATxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

469 
I2S_DMARxC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

470 
I2S_DMARxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

471 
I2S_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

472 
HAL_StusTy³Def
 
I2S_Wa™FÏgS‹UÁžTimeout
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt32_t
 
FÏg
, ušt32_ˆ
Stus
, ušt32_ˆ
Timeout
);

473 
HAL_StusTy³Def
 
I2S_T¿nsm™_IT
(
I2S_HªdËTy³Def
 *
hi2s
);

474 
HAL_StusTy³Def
 
I2S_Reûive_IT
(
I2S_HªdËTy³Def
 *
hi2s
);

487 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_i2s_ex.h

39 #iâdeà
__STM32F4xx_HAL_I2S_EX_H


40 
	#__STM32F4xx_HAL_I2S_EX_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

74 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

75 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

76 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F469xx
) || \

77 
defšed
(
STM32F479xx
)

78 
	#I2S_CLOCK_PLL
 ((
ušt32_t
)0x00000000)

	)

79 
	#I2S_CLOCK_EXTERNAL
 ((
ušt32_t
)0x00000001)

	)

81 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F469xx
 || 
STM32F479xx
 */

83 #ià
defšed
(
STM32F446xx
)

84 
	#I2S_CLOCK_PLL
 ((
ušt32_t
)0x00000000)

	)

85 
	#I2S_CLOCK_EXTERNAL
 ((
ušt32_t
)0x00000001)

	)

86 
	#I2S_CLOCK_PLLR
 ((
ušt32_t
)0x00000002)

	)

87 
	#I2S_CLOCK_PLLSRC
 ((
ušt32_t
)0x00000003)

	)

90 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

91 
	#I2S_CLOCK_PLLSRC
 ((
ušt32_t
)0x00000000)

	)

92 
	#I2S_CLOCK_EXTERNAL
 ((
ušt32_t
)0x00000001)

	)

93 
	#I2S_CLOCK_PLLR
 ((
ušt32_t
)0x00000002)

	)

123 
HAL_StusTy³Def
 
HAL_I2SEx_T¿nsm™Reûive
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt16_t
 *
pTxD©a
, ušt16_ˆ*
pRxD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

125 
HAL_StusTy³Def
 
HAL_I2SEx_T¿nsm™Reûive_IT
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt16_t
 *
pTxD©a
, ušt16_ˆ*
pRxD©a
, ušt16_ˆ
Size
);

127 
HAL_StusTy³Def
 
HAL_I2SEx_T¿nsm™Reûive_DMA
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt16_t
 *
pTxD©a
, ušt16_ˆ*
pRxD©a
, ušt16_ˆ
Size
);

149 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

150 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

151 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F469xx
) || \

152 
defšed
(
STM32F479xx
)

153 
	#IS_I2S_CLOCKSOURCE
(
CLOCK
è(((CLOCKè=ð
I2S_CLOCK_EXTERNAL
) ||\

154 ((
CLOCK
è=ð
I2S_CLOCK_PLL
))

	)

156 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F469xx
 || 
STM32F479xx
 */

158 #ià
defšed
(
STM32F446xx
)

159 
	#IS_I2S_CLOCKSOURCE
(
CLOCK
è(((CLOCKè=ð
I2S_CLOCK_EXTERNAL
) ||\

160 ((
CLOCK
è=ð
I2S_CLOCK_PLL
) ||\

161 ((
CLOCK
è=ð
I2S_CLOCK_PLLSRC
) ||\

162 ((
CLOCK
è=ð
I2S_CLOCK_PLLR
))

	)

165 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

166 
	#IS_I2S_CLOCKSOURCE
(
CLOCK
è(((CLOCKè=ð
I2S_CLOCK_EXTERNAL
) ||\

167 ((
CLOCK
è=ð
I2S_CLOCK_PLLSRC
) ||\

168 ((
CLOCK
è=ð
I2S_CLOCK_PLLR
))

	)

171 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

172 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

173 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
) || \

174 
defšed
(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

175 
	#I2SxEXT
(
__INSTANCE__
è((__INSTANCE__è=ð(
SPI2
)? (
SPI_Ty³Def
 *)(
I2S2ext_BASE
): (SPI_Ty³Deà*)(
I2S3ext_BASE
))

	)

177 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F410Cx
 || 
STM32F410Rx
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

187 
HAL_StusTy³Def
 
I2SEx_T¿nsm™Reûive_IT
(
I2S_HªdËTy³Def
 *
hi2s
);

188 
ušt32_t
 
I2S_G‘IÅutClock
(
I2S_HªdËTy³Def
 *
hi2s
);

201 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_irda.h

39 #iâdeà
__STM32F4xx_HAL_IRDA_H


40 
	#__STM32F4xx_HAL_IRDA_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

66 
ušt32_t
 
BaudR©e
;

71 
ušt32_t
 
WÜdL’gth
;

75 
ušt32_t
 
P¬™y
;

82 
ušt32_t
 
Mode
;

85 
ušt8_t
 
P»sÿËr
;

87 
ušt32_t
 
IrDAMode
;

89 }
	tIRDA_In™Ty³Def
;

96 
HAL_IRDA_STATE_RESET
 = 0x00,

97 
HAL_IRDA_STATE_READY
 = 0x01,

98 
HAL_IRDA_STATE_BUSY
 = 0x02,

99 
HAL_IRDA_STATE_BUSY_TX
 = 0x12,

100 
HAL_IRDA_STATE_BUSY_RX
 = 0x22,

101 
HAL_IRDA_STATE_BUSY_TX_RX
 = 0x32,

102 
HAL_IRDA_STATE_TIMEOUT
 = 0x03,

103 
HAL_IRDA_STATE_ERROR
 = 0x04

104 }
	tHAL_IRDA_S‹Ty³Def
;

111 
USART_Ty³Def
 *
In¡ªû
;

113 
IRDA_In™Ty³Def
 
In™
;

115 
ušt8_t
 *
pTxBuffPŒ
;

117 
ušt16_t
 
TxXãrSize
;

119 
ušt16_t
 
TxXãrCouÁ
;

121 
ušt8_t
 *
pRxBuffPŒ
;

123 
ušt16_t
 
RxXãrSize
;

125 
ušt16_t
 
RxXãrCouÁ
;

127 
DMA_HªdËTy³Def
 *
hdm©x
;

129 
DMA_HªdËTy³Def
 *
hdm¬x
;

131 
HAL_LockTy³Def
 
Lock
;

133 
__IO
 
HAL_IRDA_S‹Ty³Def
 
S‹
;

135 
__IO
 
ušt32_t
 
E¼ÜCode
;

137 }
	tIRDA_HªdËTy³Def
;

150 
	#HAL_IRDA_ERROR_NONE
 ((
ušt32_t
)0x00000000è

	)

151 
	#HAL_IRDA_ERROR_PE
 ((
ušt32_t
)0x00000001è

	)

152 
	#HAL_IRDA_ERROR_NE
 ((
ušt32_t
)0x00000002è

	)

153 
	#HAL_IRDA_ERROR_FE
 ((
ušt32_t
)0x00000004è

	)

154 
	#HAL_IRDA_ERROR_ORE
 ((
ušt32_t
)0x00000008è

	)

155 
	#HAL_IRDA_ERROR_DMA
 ((
ušt32_t
)0x00000010è

	)

163 
	#IRDA_WORDLENGTH_8B
 ((
ušt32_t
)0x00000000)

	)

164 
	#IRDA_WORDLENGTH_9B
 ((
ušt32_t
)
USART_CR1_M
)

	)

172 
	#IRDA_PARITY_NONE
 ((
ušt32_t
)0x00000000)

	)

173 
	#IRDA_PARITY_EVEN
 ((
ušt32_t
)
USART_CR1_PCE
)

	)

174 
	#IRDA_PARITY_ODD
 ((
ušt32_t
)(
USART_CR1_PCE
 | 
USART_CR1_PS
))

	)

182 
	#IRDA_MODE_RX
 ((
ušt32_t
)
USART_CR1_RE
)

	)

183 
	#IRDA_MODE_TX
 ((
ušt32_t
)
USART_CR1_TE
)

	)

184 
	#IRDA_MODE_TX_RX
 ((
ušt32_t
)(
USART_CR1_TE
 |
USART_CR1_RE
))

	)

192 
	#IRDA_POWERMODE_LOWPOWER
 ((
ušt32_t
)
USART_CR3_IRLP
)

	)

193 
	#IRDA_POWERMODE_NORMAL
 ((
ušt32_t
)0x00000000)

	)

203 
	#IRDA_FLAG_TXE
 ((
ušt32_t
)0x00000080)

	)

204 
	#IRDA_FLAG_TC
 ((
ušt32_t
)0x00000040)

	)

205 
	#IRDA_FLAG_RXNE
 ((
ušt32_t
)0x00000020)

	)

206 
	#IRDA_FLAG_IDLE
 ((
ušt32_t
)0x00000010)

	)

207 
	#IRDA_FLAG_ORE
 ((
ušt32_t
)0x00000008)

	)

208 
	#IRDA_FLAG_NE
 ((
ušt32_t
)0x00000004)

	)

209 
	#IRDA_FLAG_FE
 ((
ušt32_t
)0x00000002)

	)

210 
	#IRDA_FLAG_PE
 ((
ušt32_t
)0x00000001)

	)

224 
	#IRDA_IT_PE
 ((
ušt32_t
)(
IRDA_CR1_REG_INDEX
 << 28 | 
USART_CR1_PEIE
))

	)

225 
	#IRDA_IT_TXE
 ((
ušt32_t
)(
IRDA_CR1_REG_INDEX
 << 28 | 
USART_CR1_TXEIE
))

	)

226 
	#IRDA_IT_TC
 ((
ušt32_t
)(
IRDA_CR1_REG_INDEX
 << 28 | 
USART_CR1_TCIE
))

	)

227 
	#IRDA_IT_RXNE
 ((
ušt32_t
)(
IRDA_CR1_REG_INDEX
 << 28 | 
USART_CR1_RXNEIE
))

	)

228 
	#IRDA_IT_IDLE
 ((
ušt32_t
)(
IRDA_CR1_REG_INDEX
 << 28 | 
USART_CR1_IDLEIE
))

	)

230 
	#IRDA_IT_LBD
 ((
ušt32_t
)(
IRDA_CR2_REG_INDEX
 << 28 | 
USART_CR2_LBDIE
))

	)

232 
	#IRDA_IT_CTS
 ((
ušt32_t
)(
IRDA_CR3_REG_INDEX
 << 28 | 
USART_CR3_CTSIE
))

	)

233 
	#IRDA_IT_ERR
 ((
ušt32_t
)(
IRDA_CR3_REG_INDEX
 << 28 | 
USART_CR3_EIE
))

	)

253 
	#__HAL_IRDA_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_IRDA_STATE_RESET
)

	)

260 
	#__HAL_IRDA_FLUSH_DRREGISTER
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
DR
)

	)

278 
	#__HAL_IRDA_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
 & (__FLAG__)è=ð(__FLAG__))

	)

300 
	#__HAL_IRDA_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(__FLAG__))

	)

308 
	#__HAL_IRDA_CLEAR_PEFLAG
(
__HANDLE__
) \

310 
__IO
 
ušt32_t
 
tm´eg
; \

311 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

312 
	`UNUSED
(
tm´eg
); \

313 } 0)

	)

321 
	#__HAL_IRDA_CLEAR_FEFLAG
(
__HANDLE__
è
	`__HAL_IRDA_CLEAR_PEFLAG
(__HANDLE__)

	)

329 
	#__HAL_IRDA_CLEAR_NEFLAG
(
__HANDLE__
è
	`__HAL_IRDA_CLEAR_PEFLAG
(__HANDLE__)

	)

337 
	#__HAL_IRDA_CLEAR_OREFLAG
(
__HANDLE__
è
	`__HAL_IRDA_CLEAR_PEFLAG
(__HANDLE__)

	)

345 
	#__HAL_IRDA_CLEAR_IDLEFLAG
(
__HANDLE__
è
	`__HAL_IRDA_CLEAR_PEFLAG
(__HANDLE__)

	)

361 
	#__HAL_IRDA_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((((__INTERRUPT__è>> 28è=ð1)? ((__HANDLE__)->
In¡ªû
->
CR1
 |ð((__INTERRUPT__è& 
IRDA_IT_MASK
)): \

362 (((
__INTERRUPT__
è>> 28è=ð2)? ((
__HANDLE__
)->
In¡ªû
->
CR2
 |ð((__INTERRUPT__è& 
IRDA_IT_MASK
)): \

363 ((
__HANDLE__
)->
In¡ªû
->
CR3
 |ð((
__INTERRUPT__
è& 
IRDA_IT_MASK
)))

	)

364 
	#__HAL_IRDA_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((((__INTERRUPT__è>> 28è=ð1)? ((__HANDLE__)->
In¡ªû
->
CR1
 &ð~((__INTERRUPT__è& 
IRDA_IT_MASK
)): \

365 (((
__INTERRUPT__
è>> 28è=ð2)? ((
__HANDLE__
)->
In¡ªû
->
CR2
 &ð~((__INTERRUPT__è& 
IRDA_IT_MASK
)): \

366 ((
__HANDLE__
)->
In¡ªû
->
CR3
 &ð~ ((
__INTERRUPT__
è& 
IRDA_IT_MASK
)))

	)

382 
	#__HAL_IRDA_GET_IT_SOURCE
(
__HANDLE__
, 
__IT__
è(((((__IT__è>> 28è=ð1)? (__HANDLE__)->
In¡ªû
->
CR1
:(((((
ušt32_t
)(__IT__)) >> 28) == 2)? \

383 (
__HANDLE__
)->
In¡ªû
->
CR2
 : (__HANDLE__)->In¡ªû->
CR3
)è& (((
ušt32_t
)(
__IT__
)è& 
IRDA_IT_MASK
))

	)

389 
	#__HAL_IRDA_ONE_BIT_SAMPLE_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR3
|ð
USART_CR3_ONEBIT
)

	)

395 
	#__HAL_IRDA_ONE_BIT_SAMPLE_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR3
 &ð(
ušt16_t
)~((ušt16_t)
USART_CR3_ONEBIT
))

	)

403 
	#__HAL_IRDA_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð
USART_CR1_UE
)

	)

411 
	#__HAL_IRDA_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð~
USART_CR1_UE
)

	)

426 
HAL_StusTy³Def
 
HAL_IRDA_In™
(
IRDA_HªdËTy³Def
 *
hœda
);

427 
HAL_StusTy³Def
 
HAL_IRDA_DeIn™
(
IRDA_HªdËTy³Def
 *
hœda
);

428 
HAL_IRDA_M¥In™
(
IRDA_HªdËTy³Def
 *
hœda
);

429 
HAL_IRDA_M¥DeIn™
(
IRDA_HªdËTy³Def
 *
hœda
);

438 
HAL_StusTy³Def
 
HAL_IRDA_T¿nsm™
(
IRDA_HªdËTy³Def
 *
hœda
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

439 
HAL_StusTy³Def
 
HAL_IRDA_Reûive
(
IRDA_HªdËTy³Def
 *
hœda
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

440 
HAL_StusTy³Def
 
HAL_IRDA_T¿nsm™_IT
(
IRDA_HªdËTy³Def
 *
hœda
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

441 
HAL_StusTy³Def
 
HAL_IRDA_Reûive_IT
(
IRDA_HªdËTy³Def
 *
hœda
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

442 
HAL_StusTy³Def
 
HAL_IRDA_T¿nsm™_DMA
(
IRDA_HªdËTy³Def
 *
hœda
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

443 
HAL_StusTy³Def
 
HAL_IRDA_Reûive_DMA
(
IRDA_HªdËTy³Def
 *
hœda
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

444 
HAL_StusTy³Def
 
HAL_IRDA_DMAPau£
(
IRDA_HªdËTy³Def
 *
hœda
);

445 
HAL_StusTy³Def
 
HAL_IRDA_DMAResume
(
IRDA_HªdËTy³Def
 *
hœda
);

446 
HAL_StusTy³Def
 
HAL_IRDA_DMAStÝ
(
IRDA_HªdËTy³Def
 *
hœda
);

447 
HAL_IRDA_IRQHªdËr
(
IRDA_HªdËTy³Def
 *
hœda
);

448 
HAL_IRDA_TxC¶tC®lback
(
IRDA_HªdËTy³Def
 *
hœda
);

449 
HAL_IRDA_RxC¶tC®lback
(
IRDA_HªdËTy³Def
 *
hœda
);

450 
HAL_IRDA_TxH®fC¶tC®lback
(
IRDA_HªdËTy³Def
 *
hœda
);

451 
HAL_IRDA_RxH®fC¶tC®lback
(
IRDA_HªdËTy³Def
 *
hœda
);

452 
HAL_IRDA_E¼ÜC®lback
(
IRDA_HªdËTy³Def
 *
hœda
);

461 
HAL_IRDA_S‹Ty³Def
 
HAL_IRDA_G‘S‹
(
IRDA_HªdËTy³Def
 *
hœda
);

462 
ušt32_t
 
HAL_IRDA_G‘E¼Ü
(
IRDA_HªdËTy³Def
 *
hœda
);

481 
	#IRDA_IT_MASK
 ((
ušt32_t
è
USART_CR1_PEIE
 | 
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
 | 
USART_CR1_RXNEIE
 | \

482 
USART_CR1_IDLEIE
 | 
USART_CR2_LBDIE
 | 
USART_CR3_CTSIE
 | 
USART_CR3_EIE
 )

	)

485 
	#IRDA_CR1_REG_INDEX
 1

	)

486 
	#IRDA_CR2_REG_INDEX
 2

	)

487 
	#IRDA_CR3_REG_INDEX
 3

	)

496 
	#IS_IRDA_WORD_LENGTH
(
LENGTH
è(((LENGTHè=ð
IRDA_WORDLENGTH_8B
) || \

497 ((
LENGTH
è=ð
IRDA_WORDLENGTH_9B
))

	)

498 
	#IS_IRDA_PARITY
(
PARITY
è(((PARITYè=ð
IRDA_PARITY_NONE
) || \

499 ((
PARITY
è=ð
IRDA_PARITY_EVEN
) || \

500 ((
PARITY
è=ð
IRDA_PARITY_ODD
))

	)

501 
	#IS_IRDA_MODE
(
MODE
è((((MODEè& (
ušt32_t
)0x0000FFF3è=ð0x00è&& ((MODEè!ð(ušt32_t)0x000000))

	)

502 
	#IS_IRDA_POWERMODE
(
MODE
è(((MODEè=ð
IRDA_POWERMODE_LOWPOWER
) || \

503 ((
MODE
è=ð
IRDA_POWERMODE_NORMAL
))

	)

504 
	#IS_IRDA_BAUDRATE
(
BAUDRATE
è((BAUDRATEè< 115201)

	)

506 
	#IRDA_DIV
(
_PCLK_
, 
_BAUD_
è(((_PCLK_)*25)/(4*(_BAUD_)))

	)

507 
	#IRDA_DIVMANT
(
_PCLK_
, 
_BAUD_
è(
	`IRDA_DIV
((_PCLK_), (_BAUD_))/100)

	)

508 
	#IRDA_DIVFRAQ
(
_PCLK_
, 
_BAUD_
è(((
	`IRDA_DIV
((_PCLK_), (_BAUD_)è- (
	`IRDA_DIVMANT
((_PCLK_), (_BAUD_)è* 100)è* 16 + 50è/ 100)

	)

509 
	#IRDA_BRR
(
_PCLK_
, 
_BAUD_
è((
	`IRDA_DIVMANT
((_PCLK_), (_BAUD_)è<< 4)|(
	`IRDA_DIVFRAQ
((_PCLK_), (_BAUD_)è& 0x0F))

	)

532 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_iwdg.h

39 #iâdeà
__STM32F4xx_HAL_IWDG_H


40 
	#__STM32F4xx_HAL_IWDG_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
HAL_IWDG_STATE_RESET
 = 0x00,

68 
HAL_IWDG_STATE_READY
 = 0x01,

69 
HAL_IWDG_STATE_BUSY
 = 0x02,

70 
HAL_IWDG_STATE_TIMEOUT
 = 0x03,

71 
HAL_IWDG_STATE_ERROR
 = 0x04

72 }
	tHAL_IWDG_S‹Ty³Def
;

79 
ušt32_t
 
P»sÿËr
;

82 
ušt32_t
 
R–ßd
;

84 }
	tIWDG_In™Ty³Def
;

91 
IWDG_Ty³Def
 *
In¡ªû
;

93 
IWDG_In™Ty³Def
 
In™
;

95 
HAL_LockTy³Def
 
Lock
;

97 
__IO
 
HAL_IWDG_S‹Ty³Def
 
S‹
;

98 }
	tIWDG_HªdËTy³Def
;

115 
	#IWDG_KEY_RELOAD
 ((
ušt32_t
)0xAAAAè

	)

116 
	#IWDG_KEY_ENABLE
 ((
ušt32_t
)0xCCCCè

	)

117 
	#IWDG_KEY_WRITE_ACCESS_ENABLE
 ((
ušt32_t
)0x5555è

	)

118 
	#IWDG_KEY_WRITE_ACCESS_DISABLE
 ((
ušt32_t
)0x0000è

	)

126 
	#IWDG_FLAG_PVU
 ((
ušt32_t
)
IWDG_SR_PVU
è

	)

127 
	#IWDG_FLAG_RVU
 ((
ušt32_t
)
IWDG_SR_RVU
è

	)

135 
	#IWDG_PRESCALER_4
 ((
ušt8_t
)0x00è

	)

136 
	#IWDG_PRESCALER_8
 ((
ušt8_t
)(
IWDG_PR_PR_0
)è

	)

137 
	#IWDG_PRESCALER_16
 ((
ušt8_t
)(
IWDG_PR_PR_1
)è

	)

138 
	#IWDG_PRESCALER_32
 ((
ušt8_t
)(
IWDG_PR_PR_1
 | 
IWDG_PR_PR_0
)è

	)

139 
	#IWDG_PRESCALER_64
 ((
ušt8_t
)(
IWDG_PR_PR_2
)è

	)

140 
	#IWDG_PRESCALER_128
 ((
ušt8_t
)(
IWDG_PR_PR_2
 | 
IWDG_PR_PR_0
)è

	)

141 
	#IWDG_PRESCALER_256
 ((
ušt8_t
)(
IWDG_PR_PR_2
 | 
IWDG_PR_PR_1
)è

	)

159 
	#__HAL_IWDG_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_IWDG_STATE_RESET
)

	)

166 
	#__HAL_IWDG_START
(
__HANDLE__
è
	`WRITE_REG
((__HANDLE__)->
In¡ªû
->
KR
, 
IWDG_KEY_ENABLE
)

	)

174 
	#__HAL_IWDG_RELOAD_COUNTER
(
__HANDLE__
è
	`WRITE_REG
((__HANDLE__)->
In¡ªû
->
KR
, 
IWDG_KEY_RELOAD
)

	)

185 
	#__HAL_IWDG_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
 & (__FLAG__)è=ð(__FLAG__))

	)

200 
HAL_StusTy³Def
 
HAL_IWDG_In™
(
IWDG_HªdËTy³Def
 *
hiwdg
);

201 
HAL_IWDG_M¥In™
(
IWDG_HªdËTy³Def
 *
hiwdg
);

210 
HAL_StusTy³Def
 
HAL_IWDG_S¹
(
IWDG_HªdËTy³Def
 *
hiwdg
);

211 
HAL_StusTy³Def
 
HAL_IWDG_Reäesh
(
IWDG_HªdËTy³Def
 *
hiwdg
);

220 
HAL_IWDG_S‹Ty³Def
 
HAL_IWDG_G‘S‹
(
IWDG_HªdËTy³Def
 *
hiwdg
);

240 
	#IWDG_ENABLE_WRITE_ACCESS
(
__HANDLE__
è
	`WRITE_REG
((__HANDLE__)->
In¡ªû
->
KR
, 
IWDG_KEY_WRITE_ACCESS_ENABLE
)

	)

247 
	#IWDG_DISABLE_WRITE_ACCESS
(
__HANDLE__
è
	`WRITE_REG
((__HANDLE__)->
In¡ªû
->
KR
, 
IWDG_KEY_WRITE_ACCESS_DISABLE
)

	)

250 
	#IS_IWDG_PRESCALER
(
__PRESCALER__
è(((__PRESCALER__è=ð
IWDG_PRESCALER_4
) || \

251 ((
__PRESCALER__
è=ð
IWDG_PRESCALER_8
) || \

252 ((
__PRESCALER__
è=ð
IWDG_PRESCALER_16
) || \

253 ((
__PRESCALER__
è=ð
IWDG_PRESCALER_32
) || \

254 ((
__PRESCALER__
è=ð
IWDG_PRESCALER_64
) || \

255 ((
__PRESCALER__
è=ð
IWDG_PRESCALER_128
)|| \

256 ((
__PRESCALER__
è=ð
IWDG_PRESCALER_256
))

	)

259 
	#IS_IWDG_RELOAD
(
__RELOAD__
è((__RELOAD__è<ð0xFFF)

	)

282 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_lptim.h

39 #iâdeà
__STM32F4xx_HAL_LPTIM_H


40 
	#__STM32F4xx_HAL_LPTIM_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

48 
	~"¡m32f4xx_h®_def.h
"

67 
	#LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT
 ((
ušt32_t
)
EXTI_IMR_MR23
è

	)

77 
ušt32_t
 
Sourû
;

80 
ušt32_t
 
P»sÿËr
;

83 }
	tLPTIM_ClockCÚfigTy³Def
;

90 
ušt32_t
 
	mPÞ¬™y
;

97 
ušt32_t
 
	mSam¶eTime
;

101 }
	tLPTIM_ULPClockCÚfigTy³Def
;

108 
ušt32_t
 
	mSourû
;

111 
ušt32_t
 
	mAùiveEdge
;

115 
ušt32_t
 
	mSam¶eTime
;

118 }
	tLPTIM_Trigg”CÚfigTy³Def
;

125 
LPTIM_ClockCÚfigTy³Def
 
	mClock
;

127 
LPTIM_ULPClockCÚfigTy³Def
 
	mUÉ¿LowPow”Clock
;

129 
LPTIM_Trigg”CÚfigTy³Def
 
	mTrigg”
;

131 
ušt32_t
 
	mOuutPÞ¬™y
;

134 
ušt32_t
 
	mUpd©eMode
;

138 
ušt32_t
 
	mCouÁ”Sourû
;

142 }
	tLPTIM_In™Ty³Def
;

147 
	e__HAL_LPTIM_S‹Ty³Def


149 
	mHAL_LPTIM_STATE_RESET
 = 0x00,

150 
	mHAL_LPTIM_STATE_READY
 = 0x01,

151 
	mHAL_LPTIM_STATE_BUSY
 = 0x02,

152 
	mHAL_LPTIM_STATE_TIMEOUT
 = 0x03,

153 
	mHAL_LPTIM_STATE_ERROR
 = 0x04

154 }
	tHAL_LPTIM_S‹Ty³Def
;

161 
LPTIM_Ty³Def
 *
	mIn¡ªû
;

163 
LPTIM_In™Ty³Def
 
	mIn™
;

165 
HAL_StusTy³Def
 
	mStus
;

167 
HAL_LockTy³Def
 
	mLock
;

169 
__IO
 
HAL_LPTIM_S‹Ty³Def
 
	mS‹
;

171 }
	tLPTIM_HªdËTy³Def
;

185 
	#LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC
 ((
ušt32_t
)0x00)

	)

186 
	#LPTIM_CLOCKSOURCE_ULPTIM
 
LPTIM_CFGR_CKSEL


	)

194 
	#LPTIM_PRESCALER_DIV1
 ((
ušt32_t
)0x000000)

	)

195 
	#LPTIM_PRESCALER_DIV2
 
LPTIM_CFGR_PRESC_0


	)

196 
	#LPTIM_PRESCALER_DIV4
 
LPTIM_CFGR_PRESC_1


	)

197 
	#LPTIM_PRESCALER_DIV8
 ((
ušt32_t
)(
LPTIM_CFGR_PRESC_0
 | 
LPTIM_CFGR_PRESC_1
))

	)

198 
	#LPTIM_PRESCALER_DIV16
 
LPTIM_CFGR_PRESC_2


	)

199 
	#LPTIM_PRESCALER_DIV32
 ((
ušt32_t
)(
LPTIM_CFGR_PRESC_0
 | 
LPTIM_CFGR_PRESC_2
))

	)

200 
	#LPTIM_PRESCALER_DIV64
 ((
ušt32_t
)(
LPTIM_CFGR_PRESC_1
 | 
LPTIM_CFGR_PRESC_2
))

	)

201 
	#LPTIM_PRESCALER_DIV128
 ((
ušt32_t
)
LPTIM_CFGR_PRESC
)

	)

210 
	#LPTIM_OUTPUTPOLARITY_HIGH
 ((
ušt32_t
)0x00000000)

	)

211 
	#LPTIM_OUTPUTPOLARITY_LOW
 (
LPTIM_CFGR_WAVPOL
)

	)

219 
	#LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION
 ((
ušt32_t
)0x00000000)

	)

220 
	#LPTIM_CLOCKSAMPLETIME_2TRANSITIONS
 
LPTIM_CFGR_CKFLT_0


	)

221 
	#LPTIM_CLOCKSAMPLETIME_4TRANSITIONS
 
LPTIM_CFGR_CKFLT_1


	)

222 
	#LPTIM_CLOCKSAMPLETIME_8TRANSITIONS
 
LPTIM_CFGR_CKFLT


	)

231 
	#LPTIM_CLOCKPOLARITY_RISING
 ((
ušt32_t
)0x00000000)

	)

232 
	#LPTIM_CLOCKPOLARITY_FALLING
 
LPTIM_CFGR_CKPOL_0


	)

233 
	#LPTIM_CLOCKPOLARITY_RISING_FALLING
 
LPTIM_CFGR_CKPOL_1


	)

241 
	#LPTIM_TRIGSOURCE_SOFTWARE
 ((
ušt32_t
)0x0000FFFF)

	)

242 
	#LPTIM_TRIGSOURCE_0
 ((
ušt32_t
)0x00000000)

	)

243 
	#LPTIM_TRIGSOURCE_1
 ((
ušt32_t
)
LPTIM_CFGR_TRIGSEL_0
)

	)

244 
	#LPTIM_TRIGSOURCE_2
 
LPTIM_CFGR_TRIGSEL_1


	)

245 
	#LPTIM_TRIGSOURCE_3
 ((
ušt32_t
)
LPTIM_CFGR_TRIGSEL_0
 | 
LPTIM_CFGR_TRIGSEL_1
)

	)

246 
	#LPTIM_TRIGSOURCE_4
 
LPTIM_CFGR_TRIGSEL_2


	)

247 
	#LPTIM_TRIGSOURCE_5
 ((
ušt32_t
)
LPTIM_CFGR_TRIGSEL_0
 | 
LPTIM_CFGR_TRIGSEL_2
)

	)

255 
	#LPTIM_ACTIVEEDGE_RISING
 
LPTIM_CFGR_TRIGEN_0


	)

256 
	#LPTIM_ACTIVEEDGE_FALLING
 
LPTIM_CFGR_TRIGEN_1


	)

257 
	#LPTIM_ACTIVEEDGE_RISING_FALLING
 
LPTIM_CFGR_TRIGEN


	)

265 
	#LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION
 ((
ušt32_t
)0x00000000)

	)

266 
	#LPTIM_TRIGSAMPLETIME_2TRANSITIONS
 
LPTIM_CFGR_TRGFLT_0


	)

267 
	#LPTIM_TRIGSAMPLETIME_4TRANSITIONS
 
LPTIM_CFGR_TRGFLT_1


	)

268 
	#LPTIM_TRIGSAMPLETIME_8TRANSITIONS
 
LPTIM_CFGR_TRGFLT


	)

277 
	#LPTIM_UPDATE_IMMEDIATE
 ((
ušt32_t
)0x00000000)

	)

278 
	#LPTIM_UPDATE_ENDOFPERIOD
 
LPTIM_CFGR_PRELOAD


	)

287 
	#LPTIM_COUNTERSOURCE_INTERNAL
 ((
ušt32_t
)0x00000000)

	)

288 
	#LPTIM_COUNTERSOURCE_EXTERNAL
 
LPTIM_CFGR_COUNTMODE


	)

297 
	#LPTIM_FLAG_DOWN
 
LPTIM_ISR_DOWN


	)

298 
	#LPTIM_FLAG_UP
 
LPTIM_ISR_UP


	)

299 
	#LPTIM_FLAG_ARROK
 
LPTIM_ISR_ARROK


	)

300 
	#LPTIM_FLAG_CMPOK
 
LPTIM_ISR_CMPOK


	)

301 
	#LPTIM_FLAG_EXTTRIG
 
LPTIM_ISR_EXTTRIG


	)

302 
	#LPTIM_FLAG_ARRM
 
LPTIM_ISR_ARRM


	)

303 
	#LPTIM_FLAG_CMPM
 
LPTIM_ISR_CMPM


	)

312 
	#LPTIM_IT_DOWN
 
LPTIM_IER_DOWNIE


	)

313 
	#LPTIM_IT_UP
 
LPTIM_IER_UPIE


	)

314 
	#LPTIM_IT_ARROK
 
LPTIM_IER_ARROKIE


	)

315 
	#LPTIM_IT_CMPOK
 
LPTIM_IER_CMPOKIE


	)

316 
	#LPTIM_IT_EXTTRIG
 
LPTIM_IER_EXTTRIGIE


	)

317 
	#LPTIM_IT_ARRM
 
LPTIM_IER_ARRMIE


	)

318 
	#LPTIM_IT_CMPM
 
LPTIM_IER_CMPMIE


	)

326 
	#LPTIM_OP_PAD_AF
 ((
ušt32_t
)0x00000000)

	)

327 
	#LPTIM_OP_PAD_PA4
 
LPTIM_OR_OR_0


	)

328 
	#LPTIM_OP_PAD_PB9
 
LPTIM_OR_OR_1


	)

329 
	#LPTIM_OP_TIM_DAC
 
LPTIM_OR_OR


	)

348 
	#__HAL_LPTIM_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_LPTIM_STATE_RESET
)

	)

355 
	#__HAL_LPTIM_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(
LPTIM_CR_ENABLE
))

	)

356 
	#__HAL_LPTIM_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(
LPTIM_CR_ENABLE
))

	)

363 
	#__HAL_LPTIM_START_CONTINUOUS
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
LPTIM_CR_CNTSTRT
)

	)

364 
	#__HAL_LPTIM_START_SINGLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
LPTIM_CR_SNGSTRT
)

	)

373 
	#__HAL_LPTIM_AUTORELOAD_SET
(
__HANDLE__
 , 
__VALUE__
è((__HANDLE__)->
In¡ªû
->
ARR
 = (__VALUE__))

	)

381 
	#__HAL_LPTIM_COMPARE_SET
(
__HANDLE__
 , 
__VALUE__
è((__HANDLE__)->
In¡ªû
->
CMP
 = (__VALUE__))

	)

397 
	#__HAL_LPTIM_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
ISR
 &(__FLAG__)è=ð(__FLAG__))

	)

413 
	#__HAL_LPTIM_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
ICR
 = (__FLAG__))

	)

429 
	#__HAL_LPTIM_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
IER
 |ð(__INTERRUPT__))

	)

445 
	#__HAL_LPTIM_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
IER
 &ð(~(__INTERRUPT__)))

	)

462 
	#__HAL_LPTIM_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
IER
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

473 
	#__HAL_LPTIM_OPTR_CONFIG
(
__HANDLE__
 , 
__VALUE__
è((__HANDLE__)->
In¡ªû
->
OR
 = (__VALUE__))

	)

479 
	#__HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT
(è(
EXTI
->
IMR
 |ð
LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

485 
	#__HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_IT
(è(
EXTI
->
IMR
 &ð~(
LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT
))

	)

491 
	#__HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_EVENT
(è(
EXTI
->
EMR
 |ð
LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

497 
	#__HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_EVENT
(è(
EXTI
->
EMR
 &ð~(
LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT
))

	)

503 
	#__HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_FALLING_EDGE
(è(
EXTI
->
FTSR
 |ð
LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

509 
	#__HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_FALLING_EDGE
(è(
EXTI
->
FTSR
 &ð~(
LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT
))

	)

515 
	#__HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE
(è(
EXTI
->
RTSR
 |ð
LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

521 
	#__HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_RISING_EDGE
(è(
EXTI
->
RTSR
 &ð~(
LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT
))

	)

527 
	#__HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_RISING_FALLING_EDGE
(è
	`__HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE
();
	`__HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_FALLING_EDGE
();

	)

534 
	#__HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_RISING_FALLING_EDGE
(è
	`__HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_RISING_EDGE
();
	`__HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_FALLING_EDGE
();

	)

540 
	#__HAL_LPTIM_WAKEUPTIMER_EXTI_GET_FLAG
(è(
EXTI
->
PR
 & 
LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

546 
	#__HAL_LPTIM_WAKEUPTIMER_EXTI_CLEAR_FLAG
(è(
EXTI
->
PR
 = 
LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

552 
	#__HAL_LPTIM_WAKEUPTIMER_EXTI_GENERATE_SWIT
(è(
EXTI
->
SWIER
 |ð
LPTIM_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

563 
HAL_StusTy³Def
 
HAL_LPTIM_In™
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

564 
HAL_StusTy³Def
 
HAL_LPTIM_DeIn™
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

567 
HAL_LPTIM_M¥In™
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

568 
HAL_LPTIM_M¥DeIn™
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

573 
HAL_StusTy³Def
 
HAL_LPTIM_PWM_S¹
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
, ušt32_ˆ
Pul£
);

574 
HAL_StusTy³Def
 
HAL_LPTIM_PWM_StÝ
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

576 
HAL_StusTy³Def
 
HAL_LPTIM_PWM_S¹_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
, ušt32_ˆ
Pul£
);

577 
HAL_StusTy³Def
 
HAL_LPTIM_PWM_StÝ_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

581 
HAL_StusTy³Def
 
HAL_LPTIM_OÃPul£_S¹
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
, ušt32_ˆ
Pul£
);

582 
HAL_StusTy³Def
 
HAL_LPTIM_OÃPul£_StÝ
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

584 
HAL_StusTy³Def
 
HAL_LPTIM_OÃPul£_S¹_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
, ušt32_ˆ
Pul£
);

585 
HAL_StusTy³Def
 
HAL_LPTIM_OÃPul£_StÝ_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

589 
HAL_StusTy³Def
 
HAL_LPTIM_S‘Onû_S¹
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
, ušt32_ˆ
Pul£
);

590 
HAL_StusTy³Def
 
HAL_LPTIM_S‘Onû_StÝ
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

592 
HAL_StusTy³Def
 
HAL_LPTIM_S‘Onû_S¹_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
, ušt32_ˆ
Pul£
);

593 
HAL_StusTy³Def
 
HAL_LPTIM_S‘Onû_StÝ_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

597 
HAL_StusTy³Def
 
HAL_LPTIM_Encod”_S¹
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
);

598 
HAL_StusTy³Def
 
HAL_LPTIM_Encod”_StÝ
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

600 
HAL_StusTy³Def
 
HAL_LPTIM_Encod”_S¹_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
);

601 
HAL_StusTy³Def
 
HAL_LPTIM_Encod”_StÝ_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

605 
HAL_StusTy³Def
 
HAL_LPTIM_TimeOut_S¹
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
, ušt32_ˆ
Timeout
);

606 
HAL_StusTy³Def
 
HAL_LPTIM_TimeOut_StÝ
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

608 
HAL_StusTy³Def
 
HAL_LPTIM_TimeOut_S¹_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
, ušt32_ˆ
Timeout
);

609 
HAL_StusTy³Def
 
HAL_LPTIM_TimeOut_StÝ_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

613 
HAL_StusTy³Def
 
HAL_LPTIM_CouÁ”_S¹
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
);

614 
HAL_StusTy³Def
 
HAL_LPTIM_CouÁ”_StÝ
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

616 
HAL_StusTy³Def
 
HAL_LPTIM_CouÁ”_S¹_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
);

617 
HAL_StusTy³Def
 
HAL_LPTIM_CouÁ”_StÝ_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

620 
ušt32_t
 
HAL_LPTIM_R—dCouÁ”
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

621 
ušt32_t
 
HAL_LPTIM_R—dAutoR–ßd
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

622 
ušt32_t
 
HAL_LPTIM_R—dCom·»
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

625 
HAL_LPTIM_IRQHªdËr
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

628 
HAL_LPTIM_Com·»M©chC®lback
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

629 
HAL_LPTIM_AutoR–ßdM©chC®lback
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

630 
HAL_LPTIM_Trigg”C®lback
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

631 
HAL_LPTIM_Com·»Wr™eC®lback
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

632 
HAL_LPTIM_AutoR–ßdWr™eC®lback
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

633 
HAL_LPTIM_DœeùiÚUpC®lback
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

634 
HAL_LPTIM_DœeùiÚDownC®lback
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

637 
HAL_LPTIM_S‹Ty³Def
 
HAL_LPTIM_G‘S‹
(
LPTIM_HªdËTy³Def
 *
hÍtim
);

675 
	#IS_LPTIM_CLOCK_SOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
LPTIM_CLOCKSOURCE_ULPTIM
) || \

676 ((
__SOURCE__
è=ð
LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC
))

	)

678 
	#IS_LPTIM_CLOCK_PRESCALER
(
__PRESCALER__
è(((__PRESCALER__è=ð
LPTIM_PRESCALER_DIV1
 ) || \

679 ((
__PRESCALER__
è=ð
LPTIM_PRESCALER_DIV2
 ) || \

680 ((
__PRESCALER__
è=ð
LPTIM_PRESCALER_DIV4
 ) || \

681 ((
__PRESCALER__
è=ð
LPTIM_PRESCALER_DIV8
 ) || \

682 ((
__PRESCALER__
è=ð
LPTIM_PRESCALER_DIV16
 ) || \

683 ((
__PRESCALER__
è=ð
LPTIM_PRESCALER_DIV32
 ) || \

684 ((
__PRESCALER__
è=ð
LPTIM_PRESCALER_DIV64
 ) || \

685 ((
__PRESCALER__
è=ð
LPTIM_PRESCALER_DIV128
))

	)

686 
	#IS_LPTIM_CLOCK_PRESCALERDIV1
(
__PRESCALER__
è((__PRESCALER__è=ð
LPTIM_PRESCALER_DIV1
)

	)

688 
	#IS_LPTIM_OUTPUT_POLARITY
(
__POLARITY__
è(((__POLARITY__è=ð
LPTIM_OUTPUTPOLARITY_LOW
 ) || \

689 ((
__POLARITY__
è=ð
LPTIM_OUTPUTPOLARITY_HIGH
))

	)

691 
	#IS_LPTIM_CLOCK_SAMPLE_TIME
(
__SAMPLETIME__
è(((__SAMPLETIME__è=ð
LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION
) || \

692 ((
__SAMPLETIME__
è=ð
LPTIM_CLOCKSAMPLETIME_2TRANSITIONS
) || \

693 ((
__SAMPLETIME__
è=ð
LPTIM_CLOCKSAMPLETIME_4TRANSITIONS
) || \

694 ((
__SAMPLETIME__
è=ð
LPTIM_CLOCKSAMPLETIME_8TRANSITIONS
))

	)

696 
	#IS_LPTIM_CLOCK_POLARITY
(
__POLARITY__
è(((__POLARITY__è=ð
LPTIM_CLOCKPOLARITY_RISING
) || \

697 ((
__POLARITY__
è=ð
LPTIM_CLOCKPOLARITY_FALLING
) || \

698 ((
__POLARITY__
è=ð
LPTIM_CLOCKPOLARITY_RISING_FALLING
))

	)

700 
	#IS_LPTIM_TRG_SOURCE
(
__TRIG__
è(((__TRIG__è=ð
LPTIM_TRIGSOURCE_SOFTWARE
) || \

701 ((
__TRIG__
è=ð
LPTIM_TRIGSOURCE_0
) || \

702 ((
__TRIG__
è=ð
LPTIM_TRIGSOURCE_1
) || \

703 ((
__TRIG__
è=ð
LPTIM_TRIGSOURCE_2
) || \

704 ((
__TRIG__
è=ð
LPTIM_TRIGSOURCE_3
) || \

705 ((
__TRIG__
è=ð
LPTIM_TRIGSOURCE_4
) || \

706 ((
__TRIG__
è=ð
LPTIM_TRIGSOURCE_5
))

	)

708 
	#IS_LPTIM_EXT_TRG_POLARITY
(
__POLAR__
è(((__POLAR__è=ð
LPTIM_ACTIVEEDGE_RISING
 ) || \

709 ((
__POLAR__
è=ð
LPTIM_ACTIVEEDGE_FALLING
 ) || \

710 ((
__POLAR__
è=ð
LPTIM_ACTIVEEDGE_RISING_FALLING
 ))

	)

712 
	#IS_LPTIM_TRIG_SAMPLE_TIME
(
__SAMPLETIME__
è(((__SAMPLETIME__è=ð
LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION
) || \

713 ((
__SAMPLETIME__
è=ð
LPTIM_TRIGSAMPLETIME_2TRANSITIONS
 ) || \

714 ((
__SAMPLETIME__
è=ð
LPTIM_TRIGSAMPLETIME_4TRANSITIONS
 ) || \

715 ((
__SAMPLETIME__
è=ð
LPTIM_TRIGSAMPLETIME_8TRANSITIONS
 ))

	)

717 
	#IS_LPTIM_UPDATE_MODE
(
__MODE__
è(((__MODE__è=ð
LPTIM_UPDATE_IMMEDIATE
) || \

718 ((
__MODE__
è=ð
LPTIM_UPDATE_ENDOFPERIOD
))

	)

720 
	#IS_LPTIM_COUNTER_SOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
LPTIM_COUNTERSOURCE_INTERNAL
) || \

721 ((
__SOURCE__
è=ð
LPTIM_COUNTERSOURCE_EXTERNAL
))

	)

723 
	#IS_LPTIM_AUTORELOAD
(
__AUTORELOAD__
è((__AUTORELOAD__è<ð0x0000FFFF)

	)

725 
	#IS_LPTIM_COMPARE
(
__COMPARE__
è((__COMPARE__è<ð0x0000FFFF)

	)

727 
	#IS_LPTIM_PERIOD
(
PERIOD
è((PERIODè<ð0x0000FFFF)

	)

729 
	#IS_LPTIM_PULSE
(
PULSE
è((PULSEè<ð0x0000FFFF)

	)

753 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_ltdc.h

39 #iâdeà
__STM32F4xx_HAL_LTDC_H


40 
	#__STM32F4xx_HAL_LTDC_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

48 
	~"¡m32f4xx_h®_def.h
"

63 
	#MAX_LAYER
 2

	)

70 
ušt8_t
 
Blue
;

73 
ušt8_t
 
G»’
;

76 
ušt8_t
 
Red
;

79 
ušt8_t
 
Re£rved
;

80 } 
	tLTDC_CÞÜTy³Def
;

87 
ušt32_t
 
	mHSPÞ¬™y
;

90 
ušt32_t
 
	mVSPÞ¬™y
;

93 
ušt32_t
 
	mDEPÞ¬™y
;

96 
ušt32_t
 
	mPCPÞ¬™y
;

99 
ušt32_t
 
	mHÜizÚlSync
;

102 
ušt32_t
 
	mV”tiÿlSync
;

105 
ušt32_t
 
	mAccumuÏ‹dHBP
;

108 
ušt32_t
 
	mAccumuÏ‹dVBP
;

111 
ušt32_t
 
	mAccumuÏ‹dAùiveW
;

114 
ušt32_t
 
	mAccumuÏ‹dAùiveH
;

117 
ušt32_t
 
	mTÙ®Width
;

120 
ušt32_t
 
	mTÙ®Heigh
;

123 
LTDC_CÞÜTy³Def
 
	mBackcÞÜ
;

124 } 
	tLTDC_In™Ty³Def
;

131 
ušt32_t
 
	mWšdowX0
;

134 
ušt32_t
 
	mWšdowX1
;

137 
ušt32_t
 
	mWšdowY0
;

140 
ušt32_t
 
	mWšdowY1
;

143 
ušt32_t
 
	mPix–FÜm©
;

146 
ušt32_t
 
	mAÍha
;

149 
ušt32_t
 
	mAÍha0
;

152 
ušt32_t
 
	mBËndšgFaùÜ1
;

155 
ušt32_t
 
	mBËndšgFaùÜ2
;

158 
ušt32_t
 
	mFBS¹Ad»ss
;

160 
ušt32_t
 
	mImageWidth
;

163 
ušt32_t
 
	mImageHeight
;

166 
LTDC_CÞÜTy³Def
 
	mBackcÞÜ
;

167 } 
	tLTDC_Lay”CfgTy³Def
;

174 
	mHAL_LTDC_STATE_RESET
 = 0x00,

175 
	mHAL_LTDC_STATE_READY
 = 0x01,

176 
	mHAL_LTDC_STATE_BUSY
 = 0x02,

177 
	mHAL_LTDC_STATE_TIMEOUT
 = 0x03,

178 
	mHAL_LTDC_STATE_ERROR
 = 0x04

179 }
	tHAL_LTDC_S‹Ty³Def
;

186 
LTDC_Ty³Def
 *
	mIn¡ªû
;

188 
LTDC_In™Ty³Def
 
	mIn™
;

190 
LTDC_Lay”CfgTy³Def
 
	mLay”Cfg
[
MAX_LAYER
];

192 
HAL_LockTy³Def
 
	mLock
;

194 
__IO
 
HAL_LTDC_S‹Ty³Def
 
	mS‹
;

196 
__IO
 
ušt32_t
 
	mE¼ÜCode
;

198 } 
	tLTDC_HªdËTy³Def
;

211 
	#HAL_LTDC_ERROR_NONE
 ((
ušt32_t
)0x00000000è

	)

212 
	#HAL_LTDC_ERROR_TE
 ((
ušt32_t
)0x00000001è

	)

213 
	#HAL_LTDC_ERROR_FU
 ((
ušt32_t
)0x00000002è

	)

214 
	#HAL_LTDC_ERROR_TIMEOUT
 ((
ušt32_t
)0x00000020è

	)

222 
	#LTDC_HSPOLARITY_AL
 ((
ušt32_t
)0x00000000è

	)

223 
	#LTDC_HSPOLARITY_AH
 
LTDC_GCR_HSPOL


	)

231 
	#LTDC_VSPOLARITY_AL
 ((
ušt32_t
)0x00000000è

	)

232 
	#LTDC_VSPOLARITY_AH
 
LTDC_GCR_VSPOL


	)

240 
	#LTDC_DEPOLARITY_AL
 ((
ušt32_t
)0x00000000è

	)

241 
	#LTDC_DEPOLARITY_AH
 
LTDC_GCR_DEPOL


	)

249 
	#LTDC_PCPOLARITY_IPC
 ((
ušt32_t
)0x00000000è

	)

250 
	#LTDC_PCPOLARITY_IIPC
 
LTDC_GCR_PCPOL


	)

258 
	#LTDC_HORIZONTALSYNC
 (
LTDC_SSCR_HSW
 >> 16è

	)

259 
	#LTDC_VERTICALSYNC
 
LTDC_SSCR_VSH


	)

267 
	#LTDC_COLOR
 ((
ušt32_t
)0x000000FFè

	)

275 
	#LTDC_BLENDING_FACTOR1_CA
 ((
ušt32_t
)0x00000400è

	)

276 
	#LTDC_BLENDING_FACTOR1_PAxCA
 ((
ušt32_t
)0x00000600è

	)

284 
	#LTDC_BLENDING_FACTOR2_CA
 ((
ušt32_t
)0x00000005è

	)

285 
	#LTDC_BLENDING_FACTOR2_PAxCA
 ((
ušt32_t
)0x00000007è

	)

293 
	#LTDC_PIXEL_FORMAT_ARGB8888
 ((
ušt32_t
)0x00000000è

	)

294 
	#LTDC_PIXEL_FORMAT_RGB888
 ((
ušt32_t
)0x00000001è

	)

295 
	#LTDC_PIXEL_FORMAT_RGB565
 ((
ušt32_t
)0x00000002è

	)

296 
	#LTDC_PIXEL_FORMAT_ARGB1555
 ((
ušt32_t
)0x00000003è

	)

297 
	#LTDC_PIXEL_FORMAT_ARGB4444
 ((
ušt32_t
)0x00000004è

	)

298 
	#LTDC_PIXEL_FORMAT_L8
 ((
ušt32_t
)0x00000005è

	)

299 
	#LTDC_PIXEL_FORMAT_AL44
 ((
ušt32_t
)0x00000006è

	)

300 
	#LTDC_PIXEL_FORMAT_AL88
 ((
ušt32_t
)0x00000007è

	)

308 
	#LTDC_ALPHA
 
LTDC_LxCACR_CONSTA


	)

316 
	#LTDC_STOPPOSITION
 (
LTDC_LxWHPCR_WHSPPOS
 >> 16è

	)

317 
	#LTDC_STARTPOSITION
 
LTDC_LxWHPCR_WHSTPOS


	)

319 
	#LTDC_COLOR_FRAME_BUFFER
 
LTDC_LxCFBLR_CFBLL


	)

320 
	#LTDC_LINE_NUMBER
 
LTDC_LxCFBLNR_CFBLNBR


	)

328 
	#LTDC_IT_LI
 
LTDC_IER_LIE


	)

329 
	#LTDC_IT_FU
 
LTDC_IER_FUIE


	)

330 
	#LTDC_IT_TE
 
LTDC_IER_TERRIE


	)

331 
	#LTDC_IT_RR
 
LTDC_IER_RRIE


	)

339 
	#LTDC_FLAG_LI
 
LTDC_ISR_LIF


	)

340 
	#LTDC_FLAG_FU
 
LTDC_ISR_FUIF


	)

341 
	#LTDC_FLAG_TE
 
LTDC_ISR_TERRIF


	)

342 
	#LTDC_FLAG_RR
 
LTDC_ISR_RRIF


	)

360 
	#__HAL_LTDC_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_LTDC_STATE_RESET
)

	)

367 
	#__HAL_LTDC_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
GCR
 |ð
LTDC_GCR_LTDCEN
)

	)

374 
	#__HAL_LTDC_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
GCR
 &ð~(
LTDC_GCR_LTDCEN
))

	)

383 
	#__HAL_LTDC_LAYER_ENABLE
(
__HANDLE__
, 
__LAYER__
è((
	`LTDC_LAYER
((__HANDLE__), (__LAYER__)))->
CR
 |ð(
ušt32_t
)
LTDC_LxCR_LEN
)

	)

392 
	#__HAL_LTDC_LAYER_DISABLE
(
__HANDLE__
, 
__LAYER__
è((
	`LTDC_LAYER
((__HANDLE__), (__LAYER__)))->
CR
 &ð~(
ušt32_t
)
LTDC_LxCR_LEN
)

	)

399 
	#__HAL_LTDC_RELOAD_CONFIG
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
SRCR
 |ð
LTDC_SRCR_IMR
)

	)

413 
	#__HAL_LTDC_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
ISR
 & (__FLAG__))

	)

426 
	#__HAL_LTDC_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
ICR
 = (__FLAG__))

	)

439 
	#__HAL_LTDC_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
IER
 |ð(__INTERRUPT__))

	)

452 
	#__HAL_LTDC_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
IER
 &ð~(__INTERRUPT__))

	)

465 
	#__HAL_LTDC_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
ISR
 & (__INTERRUPT__))

	)

471 
	~"¡m32f4xx_h®_Édc_ex.h
"

481 
HAL_StusTy³Def
 
HAL_LTDC_In™
(
LTDC_HªdËTy³Def
 *
hÉdc
);

482 
HAL_StusTy³Def
 
HAL_LTDC_DeIn™
(
LTDC_HªdËTy³Def
 *
hÉdc
);

483 
HAL_LTDC_M¥In™
(
LTDC_HªdËTy³Def
* 
hÉdc
);

484 
HAL_LTDC_M¥DeIn™
(
LTDC_HªdËTy³Def
* 
hÉdc
);

485 
HAL_LTDC_E¼ÜC®lback
(
LTDC_HªdËTy³Def
 *
hÉdc
);

486 
HAL_LTDC_LšeEv’tC®lback
(
LTDC_HªdËTy³Def
 *
hÉdc
);

495 
HAL_LTDC_IRQHªdËr
(
LTDC_HªdËTy³Def
 *
hÉdc
);

504 
HAL_StusTy³Def
 
HAL_LTDC_CÚfigLay”
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
LTDC_Lay”CfgTy³Def
 *
pLay”Cfg
, 
ušt32_t
 
Lay”Idx
);

505 
HAL_StusTy³Def
 
HAL_LTDC_S‘WšdowSize
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
XSize
, ušt32_ˆ
YSize
, ušt32_ˆ
Lay”Idx
);

506 
HAL_StusTy³Def
 
HAL_LTDC_S‘WšdowPos™iÚ
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
X0
, ušt32_ˆ
Y0
, ušt32_ˆ
Lay”Idx
);

507 
HAL_StusTy³Def
 
HAL_LTDC_S‘Pix–FÜm©
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
Pix–fÜm©
, ušt32_ˆ
Lay”Idx
);

508 
HAL_StusTy³Def
 
HAL_LTDC_S‘AÍha
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
AÍha
, ušt32_ˆ
Lay”Idx
);

509 
HAL_StusTy³Def
 
HAL_LTDC_S‘Add»ss
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
Add»ss
, ušt32_ˆ
Lay”Idx
);

510 
HAL_StusTy³Def
 
HAL_LTDC_S‘P™ch
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
LšeP™chInPix–s
, ušt32_ˆ
Lay”Idx
);

511 
HAL_StusTy³Def
 
HAL_LTDC_CÚfigCÞÜKeyšg
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
RGBV®ue
, ušt32_ˆ
Lay”Idx
);

512 
HAL_StusTy³Def
 
HAL_LTDC_CÚfigCLUT
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 *
pCLUT
, ušt32_ˆ
CLUTSize
, ušt32_ˆ
Lay”Idx
);

513 
HAL_StusTy³Def
 
HAL_LTDC_EÇbËCÞÜKeyšg
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
Lay”Idx
);

514 
HAL_StusTy³Def
 
HAL_LTDC_Di§bËCÞÜKeyšg
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
Lay”Idx
);

515 
HAL_StusTy³Def
 
HAL_LTDC_EÇbËCLUT
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
Lay”Idx
);

516 
HAL_StusTy³Def
 
HAL_LTDC_Di§bËCLUT
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
Lay”Idx
);

517 
HAL_StusTy³Def
 
HAL_LTDC_Prog¿mLšeEv’t
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
Lše
);

518 
HAL_StusTy³Def
 
HAL_LTDC_EÇbËD™h”
(
LTDC_HªdËTy³Def
 *
hÉdc
);

519 
HAL_StusTy³Def
 
HAL_LTDC_Di§bËD™h”
(
LTDC_HªdËTy³Def
 *
hÉdc
);

528 
HAL_LTDC_S‹Ty³Def
 
HAL_LTDC_G‘S‹
(
LTDC_HªdËTy³Def
 *
hÉdc
);

529 
ušt32_t
 
HAL_LTDC_G‘E¼Ü
(
LTDC_HªdËTy³Def
 *
hÉdc
);

568 
	#LTDC_LAYER
(
__HANDLE__
, 
__LAYER__
è((
LTDC_Lay”_Ty³Def
 *)((
ušt32_t
)(((ušt32_t)((__HANDLE__)->
In¡ªû
)è+ 0x84 + (0x80*(__LAYER__)))))

	)

569 
	#IS_LTDC_LAYER
(
LAYER
è((LAYERè<ð
MAX_LAYER
)

	)

570 
	#IS_LTDC_HSPOL
(
HSPOL
è(((HSPOLè=ð
LTDC_HSPOLARITY_AL
) || \

571 ((
HSPOL
è=ð
LTDC_HSPOLARITY_AH
))

	)

572 
	#IS_LTDC_VSPOL
(
VSPOL
è(((VSPOLè=ð
LTDC_VSPOLARITY_AL
) || \

573 ((
VSPOL
è=ð
LTDC_VSPOLARITY_AH
))

	)

574 
	#IS_LTDC_DEPOL
(
DEPOL
è(((DEPOLè=ð
LTDC_DEPOLARITY_AL
) || \

575 ((
DEPOL
è=ð
LTDC_DEPOLARITY_AH
))

	)

576 
	#IS_LTDC_PCPOL
(
PCPOL
è(((PCPOLè=ð
LTDC_PCPOLARITY_IPC
) || \

577 ((
PCPOL
è=ð
LTDC_PCPOLARITY_IIPC
))

	)

578 
	#IS_LTDC_HSYNC
(
HSYNC
è((HSYNCè<ð
LTDC_HORIZONTALSYNC
)

	)

579 
	#IS_LTDC_VSYNC
(
VSYNC
è((VSYNCè<ð
LTDC_VERTICALSYNC
)

	)

580 
	#IS_LTDC_AHBP
(
AHBP
è((AHBPè<ð
LTDC_HORIZONTALSYNC
)

	)

581 
	#IS_LTDC_AVBP
(
AVBP
è((AVBPè<ð
LTDC_VERTICALSYNC
)

	)

582 
	#IS_LTDC_AAW
(
AAW
è((AAWè<ð
LTDC_HORIZONTALSYNC
)

	)

583 
	#IS_LTDC_AAH
(
AAH
è((AAHè<ð
LTDC_VERTICALSYNC
)

	)

584 
	#IS_LTDC_TOTALW
(
TOTALW
è((TOTALWè<ð
LTDC_HORIZONTALSYNC
)

	)

585 
	#IS_LTDC_TOTALH
(
TOTALH
è((TOTALHè<ð
LTDC_VERTICALSYNC
)

	)

586 
	#IS_LTDC_BLUEVALUE
(
BBLUE
è((BBLUEè<ð
LTDC_COLOR
)

	)

587 
	#IS_LTDC_GREENVALUE
(
BGREEN
è((BGREENè<ð
LTDC_COLOR
)

	)

588 
	#IS_LTDC_REDVALUE
(
BRED
è((BREDè<ð
LTDC_COLOR
)

	)

589 
	#IS_LTDC_BLENDING_FACTOR1
(
BËndšgFaùÜ1
è(((BËndšgFaùÜ1è=ð
LTDC_BLENDING_FACTOR1_CA
) || \

590 ((
BËndšgFaùÜ1
è=ð
LTDC_BLENDING_FACTOR1_PAxCA
))

	)

591 
	#IS_LTDC_BLENDING_FACTOR2
(
BËndšgFaùÜ2
è(((BËndšgFaùÜ2è=ð
LTDC_BLENDING_FACTOR2_CA
) || \

592 ((
BËndšgFaùÜ2
è=ð
LTDC_BLENDING_FACTOR2_PAxCA
))

	)

593 
	#IS_LTDC_PIXEL_FORMAT
(
Pix–fÜm©
è(((Pix–fÜm©è=ð
LTDC_PIXEL_FORMAT_ARGB8888
è|| ((Pix–fÜm©è=ð
LTDC_PIXEL_FORMAT_RGB888
) || \

594 ((
Pix–fÜm©
è=ð
LTDC_PIXEL_FORMAT_RGB565
è|| ((Pix–fÜm©è=ð
LTDC_PIXEL_FORMAT_ARGB1555
) || \

595 ((
Pix–fÜm©
è=ð
LTDC_PIXEL_FORMAT_ARGB4444
è|| ((Pix–fÜm©è=ð
LTDC_PIXEL_FORMAT_L8
) || \

596 ((
Pix–fÜm©
è=ð
LTDC_PIXEL_FORMAT_AL44
è|| ((Pix–fÜm©è=ð
LTDC_PIXEL_FORMAT_AL88
))

	)

597 
	#IS_LTDC_ALPHA
(
ALPHA
è((ALPHAè<ð
LTDC_ALPHA
)

	)

598 
	#IS_LTDC_HCONFIGST
(
HCONFIGST
è((HCONFIGSTè<ð
LTDC_STARTPOSITION
)

	)

599 
	#IS_LTDC_HCONFIGSP
(
HCONFIGSP
è((HCONFIGSPè<ð
LTDC_STOPPOSITION
)

	)

600 
	#IS_LTDC_VCONFIGST
(
VCONFIGST
è((VCONFIGSTè<ð
LTDC_STARTPOSITION
)

	)

601 
	#IS_LTDC_VCONFIGSP
(
VCONFIGSP
è((VCONFIGSPè<ð
LTDC_STOPPOSITION
)

	)

602 
	#IS_LTDC_CFBP
(
CFBP
è((CFBPè<ð
LTDC_COLOR_FRAME_BUFFER
)

	)

603 
	#IS_LTDC_CFBLL
(
CFBLL
è((CFBLLè<ð
LTDC_COLOR_FRAME_BUFFER
)

	)

604 
	#IS_LTDC_CFBLNBR
(
CFBLNBR
è((CFBLNBRè<ð
LTDC_LINE_NUMBER
)

	)

605 
	#IS_LTDC_LIPOS
(
LIPOS
è((LIPOSè<ð0x7FF)

	)

629 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_ltdc_ex.h

39 #iâdeà
__STM32F4xx_HAL_LTDC_EX_H


40 
	#__STM32F4xx_HAL_LTDC_EX_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

48 
	~"¡m32f4xx_h®_def.h
"

49 
	~"¡m32f4xx_h®_dsi.h
"

83 
HAL_StusTy³Def
 
HAL_LTDC_SŒuùIn™FromVideoCÚfig
(
LTDC_HªdËTy³Def
* 
hÉdc
, 
DSI_VidCfgTy³Def
 *
VidCfg
);

84 
HAL_StusTy³Def
 
HAL_LTDC_SŒuùIn™FromAd­‹dCommªdCÚfig
(
LTDC_HªdËTy³Def
* 
hÉdc
, 
DSI_CmdCfgTy³Def
 *
CmdCfg
);

145 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_nand.h

39 #iâdeà
__STM32F4xx_HAL_NAND_H


40 
	#__STM32F4xx_HAL_NAND_H


	)

42 #ifdeà
__ýlu¥lus


47 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

48 
	~"¡m32f4xx_Î_fsmc.h
"

51 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

52 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

53 
	~"¡m32f4xx_Î_fmc.h
"

55 
STM32F479xx
 */

65 #ià
	`defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

66 
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

67 
	`defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

80 
HAL_NAND_STATE_RESET
 = 0x00,

81 
HAL_NAND_STATE_READY
 = 0x01,

82 
HAL_NAND_STATE_BUSY
 = 0x02,

83 
HAL_NAND_STATE_ERROR
 = 0x03

84 }
	tHAL_NAND_S‹Ty³Def
;

93 
ušt8_t
 
Mak”_Id
;

95 
ušt8_t
 
Deviû_Id
;

97 
ušt8_t
 
Thœd_Id
;

99 
ušt8_t
 
Fou¹h_Id
;

100 }
	tNAND_IDTy³Def
;

107 
ušt16_t
 
Page
;

109 
ušt16_t
 
ZÚe
;

111 
ušt16_t
 
Block
;

113 }
	tNAND_Add»ssTy³Def
;

120 
ušt32_t
 
PageSize
;

122 
ušt32_t
 
S·»A»aSize
;

124 
ušt32_t
 
BlockSize
;

126 
ušt32_t
 
BlockNbr
;

128 
ušt32_t
 
ZÚeSize
;

129 }
	tNAND_InfoTy³Def
;

136 
FMC_NAND_Ty³Def
 *
In¡ªû
;

138 
FMC_NAND_In™Ty³Def
 
In™
;

140 
HAL_LockTy³Def
 
Lock
;

142 
__IO
 
HAL_NAND_S‹Ty³Def
 
S‹
;

144 
NAND_InfoTy³Def
 
Info
;

145 }
	tNAND_HªdËTy³Def
;

160 
	#__HAL_NAND_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_NAND_STATE_RESET
)

	)

176 
HAL_StusTy³Def
 
	`HAL_NAND_In™
(
NAND_HªdËTy³Def
 *
hÇnd
, 
FMC_NAND_PCC_TimšgTy³Def
 *
ComS·û_Timšg
, FMC_NAND_PCC_TimšgTy³Deà*
A‰S·û_Timšg
);

177 
HAL_StusTy³Def
 
	`HAL_NAND_DeIn™
(
NAND_HªdËTy³Def
 *
hÇnd
);

178 
	`HAL_NAND_M¥In™
(
NAND_HªdËTy³Def
 *
hÇnd
);

179 
	`HAL_NAND_M¥DeIn™
(
NAND_HªdËTy³Def
 *
hÇnd
);

180 
	`HAL_NAND_IRQHªdËr
(
NAND_HªdËTy³Def
 *
hÇnd
);

181 
	`HAL_NAND_ITC®lback
(
NAND_HªdËTy³Def
 *
hÇnd
);

192 
HAL_StusTy³Def
 
	`HAL_NAND_R—d_ID
(
NAND_HªdËTy³Def
 *
hÇnd
, 
NAND_IDTy³Def
 *
pNAND_ID
);

193 
HAL_StusTy³Def
 
	`HAL_NAND_Re£t
(
NAND_HªdËTy³Def
 *
hÇnd
);

194 
HAL_StusTy³Def
 
	`HAL_NAND_R—d_Page
(
NAND_HªdËTy³Def
 *
hÇnd
, 
NAND_Add»ssTy³Def
 *
pAdd»ss
, 
ušt8_t
 *
pBufãr
, 
ušt32_t
 
NumPageToR—d
);

195 
HAL_StusTy³Def
 
	`HAL_NAND_Wr™e_Page
(
NAND_HªdËTy³Def
 *
hÇnd
, 
NAND_Add»ssTy³Def
 *
pAdd»ss
, 
ušt8_t
 *
pBufãr
, 
ušt32_t
 
NumPageToWr™e
);

196 
HAL_StusTy³Def
 
	`HAL_NAND_R—d_S·»A»a
(
NAND_HªdËTy³Def
 *
hÇnd
, 
NAND_Add»ssTy³Def
 *
pAdd»ss
, 
ušt8_t
 *
pBufãr
, 
ušt32_t
 
NumS·»A»aToR—d
);

197 
HAL_StusTy³Def
 
	`HAL_NAND_Wr™e_S·»A»a
(
NAND_HªdËTy³Def
 *
hÇnd
, 
NAND_Add»ssTy³Def
 *
pAdd»ss
, 
ušt8_t
 *
pBufãr
, 
ušt32_t
 
NumS·»A»aTowr™e
);

198 
HAL_StusTy³Def
 
	`HAL_NAND_E¿£_Block
(
NAND_HªdËTy³Def
 *
hÇnd
, 
NAND_Add»ssTy³Def
 *
pAdd»ss
);

199 
ušt32_t
 
	`HAL_NAND_R—d_Stus
(
NAND_HªdËTy³Def
 *
hÇnd
);

200 
ušt32_t
 
	`HAL_NAND_Add»ss_Inc
(
NAND_HªdËTy³Def
 *
hÇnd
, 
NAND_Add»ssTy³Def
 *
pAdd»ss
);

211 
HAL_StusTy³Def
 
	`HAL_NAND_ECC_EÇbË
(
NAND_HªdËTy³Def
 *
hÇnd
);

212 
HAL_StusTy³Def
 
	`HAL_NAND_ECC_Di§bË
(
NAND_HªdËTy³Def
 *
hÇnd
);

213 
HAL_StusTy³Def
 
	`HAL_NAND_G‘ECC
(
NAND_HªdËTy³Def
 *
hÇnd
, 
ušt32_t
 *
ECCv®
, ušt32_ˆ
Timeout
);

223 
HAL_NAND_S‹Ty³Def
 
	`HAL_NAND_G‘S‹
(
NAND_HªdËTy³Def
 *
hÇnd
);

224 
ušt32_t
 
	`HAL_NAND_R—d_Stus
(
NAND_HªdËTy³Def
 *
hÇnd
);

239 
	#NAND_DEVICE1
 ((
ušt32_t
)0x70000000)

	)

240 
	#NAND_DEVICE2
 ((
ušt32_t
)0x80000000)

	)

241 
	#NAND_WRITE_TIMEOUT
 ((
ušt32_t
)0x01000000)

	)

243 
	#CMD_AREA
 ((
ušt32_t
)(1<<16)è

	)

244 
	#ADDR_AREA
 ((
ušt32_t
)(1<<17)è

	)

246 
	#NAND_CMD_AREA_A
 ((
ušt8_t
)0x00)

	)

247 
	#NAND_CMD_AREA_B
 ((
ušt8_t
)0x01)

	)

248 
	#NAND_CMD_AREA_C
 ((
ušt8_t
)0x50)

	)

249 
	#NAND_CMD_AREA_TRUE1
 ((
ušt8_t
)0x30)

	)

251 
	#NAND_CMD_WRITE0
 ((
ušt8_t
)0x80)

	)

252 
	#NAND_CMD_WRITE_TRUE1
 ((
ušt8_t
)0x10)

	)

253 
	#NAND_CMD_ERASE0
 ((
ušt8_t
)0x60)

	)

254 
	#NAND_CMD_ERASE1
 ((
ušt8_t
)0xD0)

	)

255 
	#NAND_CMD_READID
 ((
ušt8_t
)0x90)

	)

256 
	#NAND_CMD_STATUS
 ((
ušt8_t
)0x70)

	)

257 
	#NAND_CMD_LOCK_STATUS
 ((
ušt8_t
)0x7A)

	)

258 
	#NAND_CMD_RESET
 ((
ušt8_t
)0xFF)

	)

261 
	#NAND_VALID_ADDRESS
 ((
ušt32_t
)0x00000100)

	)

262 
	#NAND_INVALID_ADDRESS
 ((
ušt32_t
)0x00000200)

	)

263 
	#NAND_TIMEOUT_ERROR
 ((
ušt32_t
)0x00000400)

	)

264 
	#NAND_BUSY
 ((
ušt32_t
)0x00000000)

	)

265 
	#NAND_ERROR
 ((
ušt32_t
)0x00000001)

	)

266 
	#NAND_READY
 ((
ušt32_t
)0x00000040)

	)

282 
	#ARRAY_ADDRESS
(
__ADDRESS__
 , 
__HANDLE__
è((__ADDRESS__)->
Page
 + \

283 (((
__ADDRESS__
)->
Block
 + (((__ADDRESS__)->
ZÚe
è* ((
__HANDLE__
)->
Info
.
ZÚeSize
)))* ((__HANDLE__)->Info.
BlockSize
)))

	)

290 
	#ADDR_1ST_CYCLE
(
__ADDRESS__
è(
ušt8_t
)(__ADDRESS__è

	)

291 
	#ADDR_2ND_CYCLE
(
__ADDRESS__
è(
ušt8_t
)((__ADDRESS__è>> 8è

	)

292 
	#ADDR_3RD_CYCLE
(
__ADDRESS__
è(
ušt8_t
)((__ADDRESS__è>> 16è

	)

293 
	#ADDR_4TH_CYCLE
(
__ADDRESS__
è(
ušt8_t
)((__ADDRESS__è>> 24è

	)

298 
STM32F427xx
 || 
STM32F437xx
 || 
STM32F429xx
 || 
STM32F439xx
 ||\

299 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

312 #ifdeà
__ýlu¥lus


313 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_nor.h

39 #iâdeà
__STM32F4xx_HAL_NOR_H


40 
	#__STM32F4xx_HAL_NOR_H


	)

42 #ifdeà
__ýlu¥lus


47 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

48 
	~"¡m32f4xx_Î_fsmc.h
"

51 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

52 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

53 
	~"¡m32f4xx_Î_fmc.h
"

64 #ià
	`defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

65 
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

66 
	`defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

78 
HAL_NOR_STATE_RESET
 = 0x00,

79 
HAL_NOR_STATE_READY
 = 0x01,

80 
HAL_NOR_STATE_BUSY
 = 0x02,

81 
HAL_NOR_STATE_ERROR
 = 0x03,

82 
HAL_NOR_STATE_PROTECTED
 = 0x04

83 }
	tHAL_NOR_S‹Ty³Def
;

90 
HAL_NOR_STATUS_SUCCESS
 = 0,

91 
HAL_NOR_STATUS_ONGOING
,

92 
HAL_NOR_STATUS_ERROR
,

93 
HAL_NOR_STATUS_TIMEOUT


94 }
	tHAL_NOR_StusTy³Def
;

101 
ušt16_t
 
Mªuçùu»r_Code
;

103 
ušt16_t
 
Deviû_Code1
;

105 
ušt16_t
 
Deviû_Code2
;

107 
ušt16_t
 
Deviû_Code3
;

111 }
	tNOR_IDTy³Def
;

122 
ušt16_t
 
CFI_1
;

124 
ušt16_t
 
CFI_2
;

126 
ušt16_t
 
CFI_3
;

128 
ušt16_t
 
CFI_4
;

129 }
	tNOR_CFITy³Def
;

136 
FMC_NORSRAM_Ty³Def
 *
In¡ªû
;

138 
FMC_NORSRAM_EXTENDED_Ty³Def
 *
Ex‹nded
;

140 
FMC_NORSRAM_In™Ty³Def
 
In™
;

142 
HAL_LockTy³Def
 
Lock
;

144 
__IO
 
HAL_NOR_S‹Ty³Def
 
S‹
;

146 }
	tNOR_HªdËTy³Def
;

160 
	#__HAL_NOR_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_NOR_STATE_RESET
)

	)

174 
HAL_StusTy³Def
 
	`HAL_NOR_In™
(
NOR_HªdËTy³Def
 *
hnÜ
, 
FMC_NORSRAM_TimšgTy³Def
 *
Timšg
, FMC_NORSRAM_TimšgTy³Deà*
ExtTimšg
);

175 
HAL_StusTy³Def
 
	`HAL_NOR_DeIn™
(
NOR_HªdËTy³Def
 *
hnÜ
);

176 
	`HAL_NOR_M¥In™
(
NOR_HªdËTy³Def
 *
hnÜ
);

177 
	`HAL_NOR_M¥DeIn™
(
NOR_HªdËTy³Def
 *
hnÜ
);

178 
	`HAL_NOR_M¥Wa™
(
NOR_HªdËTy³Def
 *
hnÜ
, 
ušt32_t
 
Timeout
);

187 
HAL_StusTy³Def
 
	`HAL_NOR_R—d_ID
(
NOR_HªdËTy³Def
 *
hnÜ
, 
NOR_IDTy³Def
 *
pNOR_ID
);

188 
HAL_StusTy³Def
 
	`HAL_NOR_R‘uºToR—dMode
(
NOR_HªdËTy³Def
 *
hnÜ
);

189 
HAL_StusTy³Def
 
	`HAL_NOR_R—d
(
NOR_HªdËTy³Def
 *
hnÜ
, 
ušt32_t
 *
pAdd»ss
, 
ušt16_t
 *
pD©a
);

190 
HAL_StusTy³Def
 
	`HAL_NOR_Prog¿m
(
NOR_HªdËTy³Def
 *
hnÜ
, 
ušt32_t
 *
pAdd»ss
, 
ušt16_t
 *
pD©a
);

192 
HAL_StusTy³Def
 
	`HAL_NOR_R—dBufãr
(
NOR_HªdËTy³Def
 *
hnÜ
, 
ušt32_t
 
uwAdd»ss
, 
ušt16_t
 *
pD©a
, ušt32_ˆ
uwBufãrSize
);

193 
HAL_StusTy³Def
 
	`HAL_NOR_Prog¿mBufãr
(
NOR_HªdËTy³Def
 *
hnÜ
, 
ušt32_t
 
uwAdd»ss
, 
ušt16_t
 *
pD©a
, ušt32_ˆ
uwBufãrSize
);

195 
HAL_StusTy³Def
 
	`HAL_NOR_E¿£_Block
(
NOR_HªdËTy³Def
 *
hnÜ
, 
ušt32_t
 
BlockAdd»ss
, ušt32_ˆ
Add»ss
);

196 
HAL_StusTy³Def
 
	`HAL_NOR_E¿£_Ch
(
NOR_HªdËTy³Def
 *
hnÜ
, 
ušt32_t
 
Add»ss
);

197 
HAL_StusTy³Def
 
	`HAL_NOR_R—d_CFI
(
NOR_HªdËTy³Def
 *
hnÜ
, 
NOR_CFITy³Def
 *
pNOR_CFI
);

206 
HAL_StusTy³Def
 
	`HAL_NOR_Wr™eO³¿tiÚ_EÇbË
(
NOR_HªdËTy³Def
 *
hnÜ
);

207 
HAL_StusTy³Def
 
	`HAL_NOR_Wr™eO³¿tiÚ_Di§bË
(
NOR_HªdËTy³Def
 *
hnÜ
);

216 
HAL_NOR_S‹Ty³Def
 
	`HAL_NOR_G‘S‹
(
NOR_HªdËTy³Def
 *
hnÜ
);

217 
HAL_NOR_StusTy³Def
 
	`HAL_NOR_G‘Stus
(
NOR_HªdËTy³Def
 *
hnÜ
, 
ušt32_t
 
Add»ss
, ušt32_ˆ
Timeout
);

233 
	#MC_ADDRESS
 ((
ušt16_t
)0x0000)

	)

234 
	#DEVICE_CODE1_ADDR
 ((
ušt16_t
)0x0001)

	)

235 
	#DEVICE_CODE2_ADDR
 ((
ušt16_t
)0x000E)

	)

236 
	#DEVICE_CODE3_ADDR
 ((
ušt16_t
)0x000F)

	)

239 
	#CFI1_ADDRESS
 ((
ušt16_t
)0x61)

	)

240 
	#CFI2_ADDRESS
 ((
ušt16_t
)0x62)

	)

241 
	#CFI3_ADDRESS
 ((
ušt16_t
)0x63)

	)

242 
	#CFI4_ADDRESS
 ((
ušt16_t
)0x64)

	)

245 
	#NOR_TMEOUT
 ((
ušt16_t
)0xFFFF)

	)

248 
	#NOR_MEMORY_8B
 ((
ušt8_t
)0x0)

	)

249 
	#NOR_MEMORY_16B
 ((
ušt8_t
)0x1)

	)

252 
	#NOR_MEMORY_ADRESS1
 ((
ušt32_t
)0x60000000)

	)

253 
	#NOR_MEMORY_ADRESS2
 ((
ušt32_t
)0x64000000)

	)

254 
	#NOR_MEMORY_ADRESS3
 ((
ušt32_t
)0x68000000)

	)

255 
	#NOR_MEMORY_ADRESS4
 ((
ušt32_t
)0x6C000000)

	)

271 
	#NOR_ADDR_SHIFT
(
__NOR_ADDRESS__
, 
NOR_MEMORY_WIDTH
, 
ADDRESS
è(
ušt32_t
)(((NOR_MEMORY_WIDTHè=ð
NOR_MEMORY_8B
)? ((uint32_t)((__NOR_ADDRESS__) + (2 * (ADDRESS)))):\

272 ((
ušt32_t
)((
__NOR_ADDRESS__
è+ (
ADDRESS
))))

	)

280 
	#NOR_WRITE
(
ADDRESS
, 
DATA
è(*(
__IO
 
ušt16_t
 *)((
ušt32_t
)(ADDRESS)èð(DATA))

	)

286 
STM32F427xx
 || 
STM32F437xx
 || 
STM32F429xx
 || 
STM32F439xx
 ||\

287 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

296 #ifdeà
__ýlu¥lus


297 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pccard.h

39 #iâdeà
__STM32F4xx_HAL_PCCARD_H


40 
	#__STM32F4xx_HAL_PCCARD_H


	)

42 #ifdeà
__ýlu¥lus


47 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

48 
	~"¡m32f4xx_Î_fsmc.h
"

51 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

52 
	~"¡m32f4xx_Î_fmc.h
"

59 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

60 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| 
	$defšed
(
STM32F439xx
)

76 
HAL_PCCARD_STATE_RESET
 = 0x00,

77 
HAL_PCCARD_STATE_READY
 = 0x01,

78 
HAL_PCCARD_STATE_BUSY
 = 0x02,

79 
HAL_PCCARD_STATE_ERROR
 = 0x04

80 }
	tHAL_PCCARD_S‹Ty³Def
;

84 
HAL_PCCARD_STATUS_SUCCESS
 = 0,

85 
HAL_PCCARD_STATUS_ONGOING
,

86 
HAL_PCCARD_STATUS_ERROR
,

87 
HAL_PCCARD_STATUS_TIMEOUT


88 }
	tHAL_PCCARD_StusTy³Def
;

95 
FMC_PCCARD_Ty³Def
 *
In¡ªû
;

97 
FMC_PCCARD_In™Ty³Def
 
In™
;

99 
__IO
 
HAL_PCCARD_S‹Ty³Def
 
S‹
;

101 
HAL_LockTy³Def
 
Lock
;

103 }
	tPCCARD_HªdËTy³Def
;

117 
	#__HAL_PCCARD_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_PCCARD_STATE_RESET
)

	)

131 
HAL_StusTy³Def
 
	`HAL_PCCARD_In™
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
, 
FMC_NAND_PCC_TimšgTy³Def
 *
ComS·ûTimšg
, FMC_NAND_PCC_TimšgTy³Deà*
A‰S·ûTimšg
, FMC_NAND_PCC_TimšgTy³Deà*
IOS·ûTimšg
);

132 
HAL_StusTy³Def
 
	`HAL_PCCARD_DeIn™
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
);

133 
	`HAL_PCCARD_M¥In™
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
);

134 
	`HAL_PCCARD_M¥DeIn™
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
);

143 
HAL_StusTy³Def
 
	`HAL_PCCARD_R—d_ID
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
, 
ušt8_t
 
Com·ùFÏsh_ID
[], ušt8_ˆ*
pStus
);

144 
HAL_StusTy³Def
 
	`HAL_PCCARD_Wr™e_SeùÜ
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
, 
ušt16_t
 *
pBufãr
, ušt16_ˆ
SeùÜAdd»ss
, 
ušt8_t
 *
pStus
);

145 
HAL_StusTy³Def
 
	`HAL_PCCARD_R—d_SeùÜ
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
, 
ušt16_t
 *
pBufãr
, ušt16_ˆ
SeùÜAdd»ss
, 
ušt8_t
 *
pStus
);

146 
HAL_StusTy³Def
 
	`HAL_PCCARD_E¿£_SeùÜ
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
, 
ušt16_t
 
SeùÜAdd»ss
, 
ušt8_t
 *
pStus
);

147 
HAL_StusTy³Def
 
	`HAL_PCCARD_Re£t
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
);

148 
	`HAL_PCCARD_IRQHªdËr
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
);

149 
	`HAL_PCCARD_ITC®lback
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
);

159 
HAL_PCCARD_S‹Ty³Def
 
	`HAL_PCCARD_G‘S‹
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
);

160 
HAL_PCCARD_StusTy³Def
 
	`HAL_PCCARD_G‘Stus
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
);

161 
HAL_PCCARD_StusTy³Def
 
	`HAL_PCCARD_R—dStus
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
);

175 
	#PCCARD_DEVICE_ADDRESS
 ((
ušt32_t
)0x90000000)

	)

176 
	#PCCARD_ATTRIBUTE_SPACE_ADDRESS
 ((
ušt32_t
)0x98000000è

	)

177 
	#PCCARD_COMMON_SPACE_ADDRESS
 
PCCARD_DEVICE_ADDRESS


	)

178 
	#PCCARD_IO_SPACE_ADDRESS
 ((
ušt32_t
)0x9C000000è

	)

179 
	#PCCARD_IO_SPACE_PRIMARY_ADDR
 ((
ušt32_t
)0x9C0001F0è

	)

182 
	#ATA_DATA
 ((
ušt8_t
)0x00è

	)

183 
	#ATA_SECTOR_COUNT
 ((
ušt8_t
)0x02è

	)

184 
	#ATA_SECTOR_NUMBER
 ((
ušt8_t
)0x03è

	)

185 
	#ATA_CYLINDER_LOW
 ((
ušt8_t
)0x04è

	)

186 
	#ATA_CYLINDER_HIGH
 ((
ušt8_t
)0x05è

	)

187 
	#ATA_CARD_HEAD
 ((
ušt8_t
)0x06è

	)

188 
	#ATA_STATUS_CMD
 ((
ušt8_t
)0x07è

	)

189 
	#ATA_STATUS_CMD_ALTERNATE
 ((
ušt8_t
)0x0Eè

	)

190 
	#ATA_COMMON_DATA_AREA
 ((
ušt16_t
)0x0400è

	)

191 
	#ATA_CARD_CONFIGURATION
 ((
ušt16_t
)0x0202è

	)

194 
	#ATA_READ_SECTOR_CMD
 ((
ušt8_t
)0x20)

	)

195 
	#ATA_WRITE_SECTOR_CMD
 ((
ušt8_t
)0x30)

	)

196 
	#ATA_ERASE_SECTOR_CMD
 ((
ušt8_t
)0xC0)

	)

197 
	#ATA_IDENTIFY_CMD
 ((
ušt8_t
)0xEC)

	)

200 
	#PCCARD_TIMEOUT_ERROR
 ((
ušt8_t
)0x60)

	)

201 
	#PCCARD_BUSY
 ((
ušt8_t
)0x80)

	)

202 
	#PCCARD_PROGR
 ((
ušt8_t
)0x01)

	)

203 
	#PCCARD_READY
 ((
ušt8_t
)0x40)

	)

205 
	#PCCARD_SECTOR_SIZE
 ((
ušt32_t
)255è

	)

211 
	#HAL_CF_In™
 
HAL_PCCARD_In™


	)

212 
	#HAL_CF_DeIn™
 
HAL_PCCARD_DeIn™


	)

213 
	#HAL_CF_M¥In™
 
HAL_PCCARD_M¥In™


	)

214 
	#HAL_CF_M¥DeIn™
 
HAL_PCCARD_M¥DeIn™


	)

216 
	#HAL_CF_R—d_ID
 
HAL_PCCARD_R—d_ID


	)

217 
	#HAL_CF_Wr™e_SeùÜ
 
HAL_PCCARD_Wr™e_SeùÜ


	)

218 
	#HAL_CF_R—d_SeùÜ
 
HAL_PCCARD_R—d_SeùÜ


	)

219 
	#HAL_CF_E¿£_SeùÜ
 
HAL_PCCARD_E¿£_SeùÜ


	)

220 
	#HAL_CF_Re£t
 
HAL_PCCARD_Re£t


	)

221 
	#HAL_CF_IRQHªdËr
 
HAL_PCCARD_IRQHªdËr


	)

222 
	#HAL_CF_ITC®lback
 
HAL_PCCARD_ITC®lback


	)

224 
	#HAL_CF_G‘S‹
 
HAL_PCCARD_G‘S‹


	)

225 
	#HAL_CF_G‘Stus
 
HAL_PCCARD_G‘Stus


	)

226 
	#HAL_CF_R—dStus
 
HAL_PCCARD_R—dStus


	)

228 
	#HAL_CF_STATUS_SUCCESS
 
HAL_PCCARD_STATUS_SUCCESS


	)

229 
	#HAL_CF_STATUS_ONGOING
 
HAL_PCCARD_STATUS_ONGOING


	)

230 
	#HAL_CF_STATUS_ERROR
 
HAL_PCCARD_STATUS_ERROR


	)

231 
	#HAL_CF_STATUS_TIMEOUT
 
HAL_PCCARD_STATUS_TIMEOUT


	)

232 
	#HAL_CF_StusTy³Def
 
HAL_PCCARD_StusTy³Def


	)

235 
	#CF_DEVICE_ADDRESS
 
PCCARD_DEVICE_ADDRESS


	)

236 
	#CF_ATTRIBUTE_SPACE_ADDRESS
 
PCCARD_ATTRIBUTE_SPACE_ADDRESS


	)

237 
	#CF_COMMON_SPACE_ADDRESS
 
PCCARD_COMMON_SPACE_ADDRESS


	)

238 
	#CF_IO_SPACE_ADDRESS
 
PCCARD_IO_SPACE_ADDRESS


	)

239 
	#CF_IO_SPACE_PRIMARY_ADDR
 
PCCARD_IO_SPACE_PRIMARY_ADDR


	)

241 
	#CF_TIMEOUT_ERROR
 
PCCARD_TIMEOUT_ERROR


	)

242 
	#CF_BUSY
 
PCCARD_BUSY


	)

243 
	#CF_PROGR
 
PCCARD_PROGR


	)

244 
	#CF_READY
 
PCCARD_READY


	)

246 
	#CF_SECTOR_SIZE
 
PCCARD_SECTOR_SIZE


	)

254 
STM32F427xx
 || 
STM32F437xx
 || 
STM32F429xx
 || 
STM32F439xx
 */

261 #ifdeà
__ýlu¥lus


262 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pcd.h

39 #iâdeà
__STM32F4xx_HAL_PCD_H


40 
	#__STM32F4xx_HAL_PCD_H


	)

42 #ifdeà
__ýlu¥lus


45 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

46 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

47 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

48 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

50 
	~"¡m32f4xx_Î_usb.h
"

70 
HAL_PCD_STATE_RESET
 = 0x00,

71 
HAL_PCD_STATE_READY
 = 0x01,

72 
HAL_PCD_STATE_ERROR
 = 0x02,

73 
HAL_PCD_STATE_BUSY
 = 0x03,

74 
HAL_PCD_STATE_TIMEOUT
 = 0x04

75 } 
	tPCD_S‹Ty³Def
;

77 #ifdeà
USB_OTG_GLPMCFG_LPMEN


81 
LPM_L0
 = 0x00,

82 
LPM_L1
 = 0x01,

83 
LPM_L2
 = 0x02,

84 
LPM_L3
 = 0x03,

85 }
	tPCD_LPM_S‹Ty³Def
;

88 
USB_OTG_Glob®Ty³Def
 
	tPCD_Ty³Def
;

89 
USB_OTG_CfgTy³Def
 
	tPCD_In™Ty³Def
;

90 
USB_OTG_EPTy³Def
 
	tPCD_EPTy³Def
 ;

97 
PCD_Ty³Def
 *
In¡ªû
;

98 
PCD_In™Ty³Def
 
In™
;

99 
PCD_EPTy³Def
 
IN_•
[15];

100 
PCD_EPTy³Def
 
OUT_•
[15];

101 
HAL_LockTy³Def
 
Lock
;

102 
__IO
 
PCD_S‹Ty³Def
 
S‹
;

103 
ušt32_t
 
S‘up
[12];

104 #ifdeà
USB_OTG_GLPMCFG_LPMEN


105 
PCD_LPM_S‹Ty³Def
 
LPM_S‹
;

106 
ušt32_t
 
BESL
;

107 
ušt32_t
 
Ím_aùive
;

110 #ifdeà
USB_OTG_GCCFG_BCDEN


111 
ušt32_t
 
b©‹ry_ch¬gšg_aùive
;

114 *
pD©a
;

115 } 
	tPCD_HªdËTy³Def
;

122 
	~"¡m32f4xx_h®_pcd_ex.h
"

132 
	#PCD_SPEED_HIGH
 0

	)

133 
	#PCD_SPEED_HIGH_IN_FULL
 1

	)

134 
	#PCD_SPEED_FULL
 2

	)

142 
	#PCD_PHY_ULPI
 1

	)

143 
	#PCD_PHY_EMBEDDED
 2

	)

151 #iâdeà
USBD_HS_TRDT_VALUE


152 
	#USBD_HS_TRDT_VALUE
 9

	)

154 #iâdeà
USBD_FS_TRDT_VALUE


155 
	#USBD_FS_TRDT_VALUE
 5

	)

170 
	#__HAL_PCD_ENABLE
(
__HANDLE__
è
	`USB_EÇbËGlob®IÁ
 ((__HANDLE__)->
In¡ªû
)

	)

171 
	#__HAL_PCD_DISABLE
(
__HANDLE__
è
	`USB_Di§bËGlob®IÁ
 ((__HANDLE__)->
In¡ªû
)

	)

173 
	#__HAL_PCD_GET_FLAG
(
__HANDLE__
, 
__INTERRUPT__
è((
	`USB_R—dIÁ”ru±s
((__HANDLE__)->
In¡ªû
è& (__INTERRUPT__)è=ð(__INTERRUPT__))

	)

174 
	#__HAL_PCD_CLEAR_FLAG
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
GINTSTS
è&ð(__INTERRUPT__))

	)

175 
	#__HAL_PCD_IS_INVALID_INTERRUPT
(
__HANDLE__
è(
	`USB_R—dIÁ”ru±s
((__HANDLE__)->
In¡ªû
è=ð0)

	)

178 
	#__HAL_PCD_UNGATE_PHYCLOCK
(
__HANDLE__
è*(
__IO
 
ušt32_t
 *)((ušt32_t)((__HANDLE__)->
In¡ªû
è+ 
USB_OTG_PCGCCTL_BASE
) &= \

179 ~(
USB_OTG_PCGCCTL_STOPCLK
)

	)

181 
	#__HAL_PCD_GATE_PHYCLOCK
(
__HANDLE__
è*(
__IO
 
ušt32_t
 *)((ušt32_t)((__HANDLE__)->
In¡ªû
è+ 
USB_OTG_PCGCCTL_BASE
è|ð
USB_OTG_PCGCCTL_STOPCLK


	)

183 
	#__HAL_PCD_IS_PHY_SUSPENDED
(
__HANDLE__
è((*(
__IO
 
ušt32_t
 *)((ušt32_t)((__HANDLE__)->
In¡ªû
è+ 
USB_OTG_PCGCCTL_BASE
))&0x10)

	)

185 
	#USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE
 ((
ušt32_t
)0x08)

	)

186 
	#USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE
 ((
ušt32_t
)0x0C)

	)

187 
	#USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE
 ((
ušt32_t
)0x10)

	)

189 
	#USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE
 ((
ušt32_t
)0x08)

	)

190 
	#USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE
 ((
ušt32_t
)0x0C)

	)

191 
	#USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE
 ((
ušt32_t
)0x10)

	)

193 
	#USB_OTG_HS_WAKEUP_EXTI_LINE
 ((
ušt32_t
)0x00100000è

	)

194 
	#USB_OTG_FS_WAKEUP_EXTI_LINE
 ((
ušt32_t
)0x00040000è

	)

196 
	#__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT
(è
EXTI
->
IMR
 |ð(
USB_OTG_HS_WAKEUP_EXTI_LINE
)

	)

197 
	#__HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT
(è
EXTI
->
IMR
 &ð~(
USB_OTG_HS_WAKEUP_EXTI_LINE
)

	)

198 
	#__HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG
(è
EXTI
->
PR
 & (
USB_OTG_HS_WAKEUP_EXTI_LINE
)

	)

199 
	#__HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG
(è
EXTI
->
PR
 = (
USB_OTG_HS_WAKEUP_EXTI_LINE
)

	)

201 
	#__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE
(è
EXTI
->
FTSR
 &ð~(
USB_OTG_HS_WAKEUP_EXTI_LINE
);\

202 
EXTI
->
RTSR
 |ð
USB_OTG_HS_WAKEUP_EXTI_LINE


	)

204 
	#__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE
(è
EXTI
->
FTSR
 |ð(
USB_OTG_HS_WAKEUP_EXTI_LINE
);\

205 
EXTI
->
RTSR
 &ð~(
USB_OTG_HS_WAKEUP_EXTI_LINE
)

	)

207 
	#__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE
(è
EXTI
->
RTSR
 &ð~(
USB_OTG_HS_WAKEUP_EXTI_LINE
);\

208 
EXTI
->
FTSR
 &ð~(
USB_OTG_HS_WAKEUP_EXTI_LINE
;)\

209 
EXTI
->
RTSR
 |ð
USB_OTG_HS_WAKEUP_EXTI_LINE
;\

210 
EXTI
->
FTSR
 |ð
USB_OTG_HS_WAKEUP_EXTI_LINE


	)

212 
	#__HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT
(è(
EXTI
->
SWIER
 |ð
USB_OTG_FS_WAKEUP_EXTI_LINE
)

	)

214 
	#__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT
(è
EXTI
->
IMR
 |ð
USB_OTG_FS_WAKEUP_EXTI_LINE


	)

215 
	#__HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT
(è
EXTI
->
IMR
 &ð~(
USB_OTG_FS_WAKEUP_EXTI_LINE
)

	)

216 
	#__HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG
(è
EXTI
->
PR
 & (
USB_OTG_FS_WAKEUP_EXTI_LINE
)

	)

217 
	#__HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG
(è
EXTI
->
PR
 = 
USB_OTG_FS_WAKEUP_EXTI_LINE


	)

219 
	#__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE
(è
EXTI
->
FTSR
 &ð~(
USB_OTG_FS_WAKEUP_EXTI_LINE
);\

220 
EXTI
->
RTSR
 |ð
USB_OTG_FS_WAKEUP_EXTI_LINE


	)

223 
	#__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE
(è
EXTI
->
FTSR
 |ð(
USB_OTG_FS_WAKEUP_EXTI_LINE
);\

224 
EXTI
->
RTSR
 &ð~(
USB_OTG_FS_WAKEUP_EXTI_LINE
)

	)

226 
	#__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE
(è
EXTI
->
RTSR
 &ð~(
USB_OTG_FS_WAKEUP_EXTI_LINE
);\

227 
EXTI
->
FTSR
 &ð~(
USB_OTG_FS_WAKEUP_EXTI_LINE
);\

228 
EXTI
->
RTSR
 |ð
USB_OTG_FS_WAKEUP_EXTI_LINE
;\

229 
EXTI
->
FTSR
 |ð
USB_OTG_FS_WAKEUP_EXTI_LINE


	)

231 
	#__HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT
(è(
EXTI
->
SWIER
 |ð
USB_OTG_FS_WAKEUP_EXTI_LINE
)

	)

245 
HAL_StusTy³Def
 
	`HAL_PCD_In™
(
PCD_HªdËTy³Def
 *
hpcd
);

246 
HAL_StusTy³Def
 
	`HAL_PCD_DeIn™
(
PCD_HªdËTy³Def
 *
hpcd
);

247 
	`HAL_PCD_M¥In™
(
PCD_HªdËTy³Def
 *
hpcd
);

248 
	`HAL_PCD_M¥DeIn™
(
PCD_HªdËTy³Def
 *
hpcd
);

259 
HAL_StusTy³Def
 
	`HAL_PCD_S¹
(
PCD_HªdËTy³Def
 *
hpcd
);

260 
HAL_StusTy³Def
 
	`HAL_PCD_StÝ
(
PCD_HªdËTy³Def
 *
hpcd
);

261 
	`HAL_PCD_IRQHªdËr
(
PCD_HªdËTy³Def
 *
hpcd
);

263 
	`HAL_PCD_D©aOutSgeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
);

264 
	`HAL_PCD_D©aInSgeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
);

265 
	`HAL_PCD_S‘upSgeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
);

266 
	`HAL_PCD_SOFC®lback
(
PCD_HªdËTy³Def
 *
hpcd
);

267 
	`HAL_PCD_Re£tC®lback
(
PCD_HªdËTy³Def
 *
hpcd
);

268 
	`HAL_PCD_Su¥’dC®lback
(
PCD_HªdËTy³Def
 *
hpcd
);

269 
	`HAL_PCD_ResumeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
);

270 
	`HAL_PCD_ISOOUTIncom¶‘eC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
);

271 
	`HAL_PCD_ISOINIncom¶‘eC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
);

272 
	`HAL_PCD_CÚÃùC®lback
(
PCD_HªdËTy³Def
 *
hpcd
);

273 
	`HAL_PCD_DiscÚÃùC®lback
(
PCD_HªdËTy³Def
 *
hpcd
);

282 
HAL_StusTy³Def
 
	`HAL_PCD_DevCÚÃù
(
PCD_HªdËTy³Def
 *
hpcd
);

283 
HAL_StusTy³Def
 
	`HAL_PCD_DevDiscÚÃù
(
PCD_HªdËTy³Def
 *
hpcd
);

284 
HAL_StusTy³Def
 
	`HAL_PCD_S‘Add»ss
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
add»ss
);

285 
HAL_StusTy³Def
 
	`HAL_PCD_EP_O³n
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
, 
ušt16_t
 
•_mps
, ušt8_ˆ
•_ty³
);

286 
HAL_StusTy³Def
 
	`HAL_PCD_EP_Clo£
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
);

287 
HAL_StusTy³Def
 
	`HAL_PCD_EP_Reûive
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
, ušt8_ˆ*
pBuf
, 
ušt32_t
 
Ën
);

288 
HAL_StusTy³Def
 
	`HAL_PCD_EP_T¿nsm™
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
, ušt8_ˆ*
pBuf
, 
ušt32_t
 
Ën
);

289 
ušt16_t
 
	`HAL_PCD_EP_G‘RxCouÁ
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
);

290 
HAL_StusTy³Def
 
	`HAL_PCD_EP_S‘SÎ
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
);

291 
HAL_StusTy³Def
 
	`HAL_PCD_EP_CÌSÎ
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
);

292 
HAL_StusTy³Def
 
	`HAL_PCD_EP_Flush
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
);

293 
HAL_StusTy³Def
 
	`HAL_PCD_Aùiv©eRemÙeWakeup
(
PCD_HªdËTy³Def
 *
hpcd
);

294 
HAL_StusTy³Def
 
	`HAL_PCD_DeAùiv©eRemÙeWakeup
(
PCD_HªdËTy³Def
 *
hpcd
);

303 
PCD_S‹Ty³Def
 
	`HAL_PCD_G‘S‹
(
PCD_HªdËTy³Def
 *
hpcd
);

319 #ià
	`defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F427xx
è|| defšed(
STM32F437xx
) ||\

320 
	`defšed
(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

321 
	#IS_PCD_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USB_OTG_FS
) || \

322 ((
INSTANCE
è=ð
USB_OTG_HS
))

	)

323 #–ià
	`defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

324 
	#IS_PCD_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USB_OTG_FS
))

	)

342 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

343 #ifdeà
__ýlu¥lus


344 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pcd_ex.h

39 #iâdeà
__STM32F4xx_HAL_PCD_EX_H


40 
	#__STM32F4xx_HAL_PCD_EX_H


	)

42 #ifdeà
__ýlu¥lus


45 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

46 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

47 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

48 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

50 
	~"¡m32f4xx_h®_def.h
"

60 #ià
	`defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

63 
PCD_LPM_L0_ACTIVE
 = 0x00,

64 
PCD_LPM_L1_ACTIVE
 = 0x01,

65 }
	tPCD_LPM_MsgTy³Def
;

77 
HAL_StusTy³Def
 
	`HAL_PCDEx_S‘TxFiFo
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
fifo
, 
ušt16_t
 
size
);

78 
HAL_StusTy³Def
 
	`HAL_PCDEx_S‘RxFiFo
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt16_t
 
size
);

79 #ià
	`defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

80 
HAL_StusTy³Def
 
	`HAL_PCDEx_Aùiv©eLPM
(
PCD_HªdËTy³Def
 *
hpcd
);

81 
HAL_StusTy³Def
 
	`HAL_PCDEx_DeAùiv©eLPM
(
PCD_HªdËTy³Def
 *
hpcd
);

82 
	`HAL_PCDEx_LPM_C®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
PCD_LPM_MsgTy³Def
 
msg
);

101 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

102 #ifdeà
__ýlu¥lus


103 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pwr.h

39 #iâdeà
__STM32F4xx_HAL_PWR_H


40 
	#__STM32F4xx_HAL_PWR_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

68 
ušt32_t
 
PVDLev–
;

71 
ušt32_t
 
Mode
;

73 }
	tPWR_PVDTy³Def
;

87 
	#PWR_WAKEUP_PIN1
 ((
ušt32_t
)0x00000100)

	)

95 
	#PWR_PVDLEVEL_0
 
PWR_CR_PLS_LEV0


	)

96 
	#PWR_PVDLEVEL_1
 
PWR_CR_PLS_LEV1


	)

97 
	#PWR_PVDLEVEL_2
 
PWR_CR_PLS_LEV2


	)

98 
	#PWR_PVDLEVEL_3
 
PWR_CR_PLS_LEV3


	)

99 
	#PWR_PVDLEVEL_4
 
PWR_CR_PLS_LEV4


	)

100 
	#PWR_PVDLEVEL_5
 
PWR_CR_PLS_LEV5


	)

101 
	#PWR_PVDLEVEL_6
 
PWR_CR_PLS_LEV6


	)

102 
	#PWR_PVDLEVEL_7
 
PWR_CR_PLS_LEV7


	)

111 
	#PWR_PVD_MODE_NORMAL
 ((
ušt32_t
)0x00000000è

	)

112 
	#PWR_PVD_MODE_IT_RISING
 ((
ušt32_t
)0x00010001è

	)

113 
	#PWR_PVD_MODE_IT_FALLING
 ((
ušt32_t
)0x00010002è

	)

114 
	#PWR_PVD_MODE_IT_RISING_FALLING
 ((
ušt32_t
)0x00010003è

	)

115 
	#PWR_PVD_MODE_EVENT_RISING
 ((
ušt32_t
)0x00020001è

	)

116 
	#PWR_PVD_MODE_EVENT_FALLING
 ((
ušt32_t
)0x00020002è

	)

117 
	#PWR_PVD_MODE_EVENT_RISING_FALLING
 ((
ušt32_t
)0x00020003è

	)

126 
	#PWR_MAINREGULATOR_ON
 ((
ušt32_t
)0x00000000)

	)

127 
	#PWR_LOWPOWERREGULATOR_ON
 
PWR_CR_LPDS


	)

135 
	#PWR_SLEEPENTRY_WFI
 ((
ušt8_t
)0x01)

	)

136 
	#PWR_SLEEPENTRY_WFE
 ((
ušt8_t
)0x02)

	)

144 
	#PWR_STOPENTRY_WFI
 ((
ušt8_t
)0x01)

	)

145 
	#PWR_STOPENTRY_WFE
 ((
ušt8_t
)0x02)

	)

153 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

154 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

155 
	#PWR_FLAG_PVDO
 
PWR_CSR_PVDO


	)

156 
	#PWR_FLAG_BRR
 
PWR_CSR_BRR


	)

157 
	#PWR_FLAG_VOSRDY
 
PWR_CSR_VOSRDY


	)

192 
	#__HAL_PWR_GET_FLAG
(
__FLAG__
è((
PWR
->
CSR
 & (__FLAG__)è=ð(__FLAG__))

	)

200 
	#__HAL_PWR_CLEAR_FLAG
(
__FLAG__
è(
PWR
->
CR
 |ð(__FLAG__è<< 2)

	)

206 
	#__HAL_PWR_PVD_EXTI_ENABLE_IT
(è(
EXTI
->
IMR
 |ð(
PWR_EXTI_LINE_PVD
))

	)

212 
	#__HAL_PWR_PVD_EXTI_DISABLE_IT
(è(
EXTI
->
IMR
 &ð~(
PWR_EXTI_LINE_PVD
))

	)

218 
	#__HAL_PWR_PVD_EXTI_ENABLE_EVENT
(è(
EXTI
->
EMR
 |ð(
PWR_EXTI_LINE_PVD
))

	)

224 
	#__HAL_PWR_PVD_EXTI_DISABLE_EVENT
(è(
EXTI
->
EMR
 &ð~(
PWR_EXTI_LINE_PVD
))

	)

230 
	#__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
(è
	`SET_BIT
(
EXTI
->
RTSR
, 
PWR_EXTI_LINE_PVD
)

	)

236 
	#__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
(è
	`CLEAR_BIT
(
EXTI
->
RTSR
, 
PWR_EXTI_LINE_PVD
)

	)

242 
	#__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
(è
	`SET_BIT
(
EXTI
->
FTSR
, 
PWR_EXTI_LINE_PVD
)

	)

249 
	#__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
(è
	`CLEAR_BIT
(
EXTI
->
FTSR
, 
PWR_EXTI_LINE_PVD
)

	)

256 
	#__HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE
(è
	`__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
();
	`__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
();

	)

263 
	#__HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE
(è
	`__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
();
	`__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
();

	)

269 
	#__HAL_PWR_PVD_EXTI_GET_FLAG
(è(
EXTI
->
PR
 & (
PWR_EXTI_LINE_PVD
))

	)

275 
	#__HAL_PWR_PVD_EXTI_CLEAR_FLAG
(è(
EXTI
->
PR
 = (
PWR_EXTI_LINE_PVD
))

	)

281 
	#__HAL_PWR_PVD_EXTI_GENERATE_SWIT
(è(
EXTI
->
SWIER
 |ð(
PWR_EXTI_LINE_PVD
))

	)

288 
	~"¡m32f4xx_h®_pwr_ex.h
"

299 
HAL_PWR_DeIn™
();

300 
HAL_PWR_EÇbËBkUpAcûss
();

301 
HAL_PWR_Di§bËBkUpAcûss
();

311 
HAL_PWR_CÚfigPVD
(
PWR_PVDTy³Def
 *
sCÚfigPVD
);

312 
HAL_PWR_EÇbËPVD
();

313 
HAL_PWR_Di§bËPVD
();

316 
HAL_PWR_EÇbËWakeUpPš
(
ušt32_t
 
WakeUpPšx
);

317 
HAL_PWR_Di§bËWakeUpPš
(
ušt32_t
 
WakeUpPšx
);

320 
HAL_PWR_EÁ”STOPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
STOPEÁry
);

321 
HAL_PWR_EÁ”SLEEPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
SLEEPEÁry
);

322 
HAL_PWR_EÁ”STANDBYMode
();

325 
HAL_PWR_PVD_IRQHªdËr
();

326 
HAL_PWR_PVDC®lback
();

329 
HAL_PWR_EÇbËSË•OnEx™
();

330 
HAL_PWR_Di§bËSË•OnEx™
();

331 
HAL_PWR_EÇbËSEVOnP’d
();

332 
HAL_PWR_Di§bËSEVOnP’d
();

351 
	#PWR_EXTI_LINE_PVD
 ((
ušt32_t
)
EXTI_IMR_MR16
è

	)

360 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

361 
	#PWR_CR_OFFSET
 0x00

	)

362 
	#PWR_CSR_OFFSET
 0x04

	)

363 
	#PWR_CR_OFFSET_BB
 (
PWR_OFFSET
 + 
PWR_CR_OFFSET
)

	)

364 
	#PWR_CSR_OFFSET_BB
 (
PWR_OFFSET
 + 
PWR_CSR_OFFSET
)

	)

374 
	#DBP_BIT_NUMBER
 
	`POSITION_VAL
(
PWR_CR_DBP
)

	)

375 
	#CR_DBP_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32è+ (
DBP_BIT_NUMBER
 * 4))

	)

378 
	#PVDE_BIT_NUMBER
 
	`POSITION_VAL
(
PWR_CR_PVDE
)

	)

379 
	#CR_PVDE_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32è+ (
PVDE_BIT_NUMBER
 * 4))

	)

382 
	#PMODE_BIT_NUMBER
 
	`POSITION_VAL
(
PWR_CR_PMODE
)

	)

383 
	#CR_PMODE_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32è+ (
PMODE_BIT_NUMBER
 * 4))

	)

393 
	#EWUP_BIT_NUMBER
 
	`POSITION_VAL
(
PWR_CSR_EWUP
)

	)

394 
	#CSR_EWUP_BB
 (
PERIPH_BB_BASE
 + (
PWR_CSR_OFFSET_BB
 * 32è+ (
EWUP_BIT_NUMBER
 * 4))

	)

410 
	#IS_PWR_PVD_LEVEL
(
LEVEL
è(((LEVELè=ð
PWR_PVDLEVEL_0
è|| ((LEVELè=ð
PWR_PVDLEVEL_1
)|| \

411 ((
LEVEL
è=ð
PWR_PVDLEVEL_2
è|| ((LEVELè=ð
PWR_PVDLEVEL_3
)|| \

412 ((
LEVEL
è=ð
PWR_PVDLEVEL_4
è|| ((LEVELè=ð
PWR_PVDLEVEL_5
)|| \

413 ((
LEVEL
è=ð
PWR_PVDLEVEL_6
è|| ((LEVELè=ð
PWR_PVDLEVEL_7
))

	)

414 
	#IS_PWR_PVD_MODE
(
MODE
è(((MODEè=ð
PWR_PVD_MODE_IT_RISING
)|| ((MODEè=ð
PWR_PVD_MODE_IT_FALLING
) || \

415 ((
MODE
è=ð
PWR_PVD_MODE_IT_RISING_FALLING
è|| ((MODEè=ð
PWR_PVD_MODE_EVENT_RISING
) || \

416 ((
MODE
è=ð
PWR_PVD_MODE_EVENT_FALLING
è|| ((MODEè=ð
PWR_PVD_MODE_EVENT_RISING_FALLING
) || \

417 ((
MODE
è=ð
PWR_PVD_MODE_NORMAL
))

	)

418 
	#IS_PWR_REGULATOR
(
REGULATOR
è(((REGULATORè=ð
PWR_MAINREGULATOR_ON
) || \

419 ((
REGULATOR
è=ð
PWR_LOWPOWERREGULATOR_ON
))

	)

420 
	#IS_PWR_SLEEP_ENTRY
(
ENTRY
è(((ENTRYè=ð
PWR_SLEEPENTRY_WFI
è|| ((ENTRYè=ð
PWR_SLEEPENTRY_WFE
))

	)

421 
	#IS_PWR_STOP_ENTRY
(
ENTRY
è(((ENTRYè=ð
PWR_STOPENTRY_WFI
è|| ((ENTRYè=ð
PWR_STOPENTRY_WFE
))

	)

438 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pwr_ex.h

39 #iâdeà
__STM32F4xx_HAL_PWR_EX_H


40 
	#__STM32F4xx_HAL_PWR_EX_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

62 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

63 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

68 
	#PWR_MAINREGULATOR_UNDERDRIVE_ON
 
PWR_CR_MRUDS


	)

69 
	#PWR_LOWPOWERREGULATOR_UNDERDRIVE_ON
 ((
ušt32_t
)(
PWR_CR_LPDS
 | 
PWR_CR_LPUDS
))

	)

77 
	#PWR_FLAG_ODRDY
 
PWR_CSR_ODRDY


	)

78 
	#PWR_FLAG_ODSWRDY
 
PWR_CSR_ODSWRDY


	)

79 
	#PWR_FLAG_UDRDY
 
PWR_CSR_UDSWRDY


	)

88 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F417xx
)

89 
	#PWR_REGULATOR_VOLTAGE_SCALE1
 
PWR_CR_VOS


	)

90 
	#PWR_REGULATOR_VOLTAGE_SCALE2
 ((
ušt32_t
)0x00000000è

	)

92 
	#PWR_REGULATOR_VOLTAGE_SCALE1
 
PWR_CR_VOS


	)

94 
	#PWR_REGULATOR_VOLTAGE_SCALE2
 
PWR_CR_VOS_1


	)

96 
	#PWR_REGULATOR_VOLTAGE_SCALE3
 
PWR_CR_VOS_0


	)

101 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
)

105 
	#PWR_WAKEUP_PIN2
 ((
ušt32_t
)0x00000080)

	)

106 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

107 
	#PWR_WAKEUP_PIN3
 ((
ušt32_t
)0x00000040)

	)

123 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F417xx
)

133 
	#__HAL_PWR_VOLTAGESCALING_CONFIG
(
__REGULATOR__
) do { \

134 
__IO
 
ušt32_t
 
tm´eg
; \

135 
	`MODIFY_REG
(
PWR
->
CR
, 
PWR_CR_VOS
, (
__REGULATOR__
)); \

137 
tm´eg
 = 
	`READ_BIT
(
PWR
->
CR
, 
PWR_CR_VOS
); \

138 
	`UNUSED
(
tm´eg
); \

139 } 0)

	)

151 
	#__HAL_PWR_VOLTAGESCALING_CONFIG
(
__REGULATOR__
) do { \

152 
__IO
 
ušt32_t
 
tm´eg
; \

153 
	`MODIFY_REG
(
PWR
->
CR
, 
PWR_CR_VOS
, (
__REGULATOR__
)); \

155 
tm´eg
 = 
	`READ_BIT
(
PWR
->
CR
, 
PWR_CR_VOS
); \

156 
	`UNUSED
(
tm´eg
); \

157 } 0)

	)

160 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

161 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

165 
	#__HAL_PWR_OVERDRIVE_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
CR_ODEN_BB
 = 
ENABLE
)

	)

166 
	#__HAL_PWR_OVERDRIVE_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
CR_ODEN_BB
 = 
DISABLE
)

	)

171 
	#__HAL_PWR_OVERDRIVESWITCHING_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
CR_ODSWEN_BB
 = 
ENABLE
)

	)

172 
	#__HAL_PWR_OVERDRIVESWITCHING_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
CR_ODSWEN_BB
 = 
DISABLE
)

	)

184 
	#__HAL_PWR_UNDERDRIVE_ENABLE
(è(
PWR
->
CR
 |ð(
ušt32_t
)
PWR_CR_UDEN
)

	)

185 
	#__HAL_PWR_UNDERDRIVE_DISABLE
(è(
PWR
->
CR
 &ð(
ušt32_t
)(~
PWR_CR_UDEN
))

	)

199 
	#__HAL_PWR_GET_ODRUDR_FLAG
(
__FLAG__
è((
PWR
->
CSR
 & (__FLAG__)è=ð(__FLAG__))

	)

204 
	#__HAL_PWR_CLEAR_ODRUDR_FLAG
(è(
PWR
->
CSR
 |ð
PWR_FLAG_UDRDY
)

	)

219 
HAL_PWREx_EÇbËFÏshPow”Down
();

220 
HAL_PWREx_Di§bËFÏshPow”Down
();

221 
HAL_StusTy³Def
 
HAL_PWREx_EÇbËBkUpReg
();

222 
HAL_StusTy³Def
 
HAL_PWREx_Di§bËBkUpReg
();

223 
ušt32_t
 
HAL_PWREx_G‘VÞgeRªge
();

224 
HAL_StusTy³Def
 
HAL_PWREx_CÚŒÞVÞgeSÿlšg
(
ušt32_t
 
VÞgeSÿlšg
);

226 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

227 
HAL_PWREx_EÇbËWakeUpPšPÞ¬™yRisšgEdge
();

228 
HAL_PWREx_EÇbËWakeUpPšPÞ¬™yF®lšgEdge
();

231 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F401xC
) ||\

232 
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
)

233 
HAL_PWREx_EÇbËMašReguÏtÜLowVÞge
();

234 
HAL_PWREx_Di§bËMašReguÏtÜLowVÞge
();

235 
HAL_PWREx_EÇbËLowReguÏtÜLowVÞge
();

236 
HAL_PWREx_Di§bËLowReguÏtÜLowVÞge
();

239 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
) ||\

240 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

241 
HAL_StusTy³Def
 
HAL_PWREx_EÇbËOv”Drive
();

242 
HAL_StusTy³Def
 
HAL_PWREx_Di§bËOv”Drive
();

243 
HAL_StusTy³Def
 
HAL_PWREx_EÁ”Und”DriveSTOPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
STOPEÁry
);

266 
	#FPDS_BIT_NUMBER
 
	`POSITION_VAL
(
PWR_CR_FPDS
)

	)

267 
	#CR_FPDS_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32è+ (
FPDS_BIT_NUMBER
 * 4))

	)

270 
	#ODEN_BIT_NUMBER
 
	`POSITION_VAL
(
PWR_CR_ODEN
)

	)

271 
	#CR_ODEN_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32è+ (
ODEN_BIT_NUMBER
 * 4))

	)

274 
	#ODSWEN_BIT_NUMBER
 
	`POSITION_VAL
(
PWR_CR_ODSWEN
)

	)

275 
	#CR_ODSWEN_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32è+ (
ODSWEN_BIT_NUMBER
 * 4))

	)

278 
	#MRLVDS_BIT_NUMBER
 
	`POSITION_VAL
(
PWR_CR_MRLVDS
)

	)

279 
	#CR_MRLVDS_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32è+ (
MRLVDS_BIT_NUMBER
 * 4))

	)

282 
	#LPLVDS_BIT_NUMBER
 
	`POSITION_VAL
(
PWR_CR_LPLVDS
)

	)

283 
	#CR_LPLVDS_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32è+ (
LPLVDS_BIT_NUMBER
 * 4))

	)

294 
	#BRE_BIT_NUMBER
 
	`POSITION_VAL
(
PWR_CSR_BRE
)

	)

295 
	#CSR_BRE_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CSR_OFFSET_BB
 * 32è+ (
BRE_BIT_NUMBER
 * 4))

	)

297 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

299 
	#WUPP_BIT_NUMBER
 
	`POSITION_VAL
(
PWR_CSR_WUPP
)

	)

300 
	#CSR_WUPP_BB
 (
PERIPH_BB_BASE
 + (
PWR_CSR_OFFSET_BB
 * 32è+ (
WUPP_BIT_NUMBER
 * 4))

	)

318 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

319 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

320 
	#IS_PWR_REGULATOR_UNDERDRIVE
(
REGULATOR
è(((REGULATORè=ð
PWR_MAINREGULATOR_UNDERDRIVE_ON
) || \

321 ((
REGULATOR
è=ð
PWR_LOWPOWERREGULATOR_UNDERDRIVE_ON
))

	)

324 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F417xx
)

325 
	#IS_PWR_VOLTAGE_SCALING_RANGE
(
VOLTAGE
è(((VOLTAGEè=ð
PWR_REGULATOR_VOLTAGE_SCALE1
) || \

326 ((
VOLTAGE
è=ð
PWR_REGULATOR_VOLTAGE_SCALE2
))

	)

328 
	#IS_PWR_VOLTAGE_SCALING_RANGE
(
VOLTAGE
è(((VOLTAGEè=ð
PWR_REGULATOR_VOLTAGE_SCALE1
) || \

329 ((
VOLTAGE
è=ð
PWR_REGULATOR_VOLTAGE_SCALE2
) || \

330 ((
VOLTAGE
è=ð
PWR_REGULATOR_VOLTAGE_SCALE3
))

	)

333 #ià
defšed
(
STM32F446xx
)

334 
	#IS_PWR_WAKEUP_PIN
(
PIN
è(((PINè=ð
PWR_WAKEUP_PIN1
è|| ((PINè=ð
PWR_WAKEUP_PIN2
))

	)

335 #–ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

336 
	#IS_PWR_WAKEUP_PIN
(
PIN
è(((PINè=ð
PWR_WAKEUP_PIN1
è|| ((PINè=ð
PWR_WAKEUP_PIN2
) || \

337 ((
PIN
è=ð
PWR_WAKEUP_PIN3
))

	)

339 
	#IS_PWR_WAKEUP_PIN
(
PIN
è((PINè=ð
PWR_WAKEUP_PIN1
)

	)

357 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_qspi.h

39 #iâdeà
__STM32F4xx_HAL_QSPI_H


40 
	#__STM32F4xx_HAL_QSPI_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

48 
	~"¡m32f4xx_h®_def.h
"

69 
ušt32_t
 
ClockP»sÿËr
;

72 
ušt32_t
 
FifoTh»shÞd
;

75 
ušt32_t
 
Sam¶eShiášg
;

79 
ušt32_t
 
FÏshSize
;

85 
ušt32_t
 
ChS–eùHighTime
;

89 
ušt32_t
 
ClockMode
;

92 
ušt32_t
 
FÏshID
;

95 
ušt32_t
 
Du®FÏsh
;

97 }
	tQSPI_In™Ty³Def
;

104 
	mHAL_QSPI_STATE_RESET
 = 0x00,

105 
	mHAL_QSPI_STATE_READY
 = 0x01,

106 
	mHAL_QSPI_STATE_BUSY
 = 0x02,

107 
	mHAL_QSPI_STATE_BUSY_INDIRECT_TX
 = 0x12,

108 
	mHAL_QSPI_STATE_BUSY_INDIRECT_RX
 = 0x22,

109 
	mHAL_QSPI_STATE_BUSY_AUTO_POLLING
 = 0x42,

110 
	mHAL_QSPI_STATE_BUSY_MEM_MAPPED
 = 0x82,

111 
	mHAL_QSPI_STATE_ERROR
 = 0x04

112 }
	tHAL_QSPI_S‹Ty³Def
;

119 
QUADSPI_Ty³Def
 *
	mIn¡ªû
;

120 
QSPI_In™Ty³Def
 
	mIn™
;

121 
ušt8_t
 *
	mpTxBuffPŒ
;

122 
__IO
 
ušt16_t
 
	mTxXãrSize
;

123 
__IO
 
ušt16_t
 
	mTxXãrCouÁ
;

124 
ušt8_t
 *
	mpRxBuffPŒ
;

125 
__IO
 
ušt16_t
 
	mRxXãrSize
;

126 
__IO
 
ušt16_t
 
	mRxXãrCouÁ
;

127 
DMA_HªdËTy³Def
 *
	mhdma
;

128 
__IO
 
HAL_LockTy³Def
 
	mLock
;

129 
__IO
 
HAL_QSPI_S‹Ty³Def
 
	mS‹
;

130 
__IO
 
ušt32_t
 
	mE¼ÜCode
;

131 
ušt32_t
 
	mTimeout
;

132 }
	tQSPI_HªdËTy³Def
;

139 
ušt32_t
 
	mIn¡ruùiÚ
;

141 
ušt32_t
 
	mAdd»ss
;

143 
ušt32_t
 
	mAÉ”Ç‹By‹s
;

145 
ušt32_t
 
	mAdd»ssSize
;

147 
ušt32_t
 
	mAÉ”Ç‹By‹sSize
;

149 
ušt32_t
 
	mDummyCyþes
;

151 
ušt32_t
 
	mIn¡ruùiÚMode
;

153 
ušt32_t
 
	mAdd»ssMode
;

155 
ušt32_t
 
	mAÉ”Ç‹By‹Mode
;

157 
ušt32_t
 
	mD©aMode
;

159 
ušt32_t
 
	mNbD©a
;

162 
ušt32_t
 
	mDdrMode
;

164 
ušt32_t
 
	mDdrHÞdH®fCyþe
;

167 
ušt32_t
 
	mSIOOMode
;

169 }
	tQSPI_CommªdTy³Def
;

176 
ušt32_t
 
	mM©ch
;

178 
ušt32_t
 
	mMask
;

180 
ušt32_t
 
	mIÁ”v®
;

182 
ušt32_t
 
	mStusBy‹sSize
;

184 
ušt32_t
 
	mM©chMode
;

186 
ušt32_t
 
	mAutom©icStÝ
;

188 }
	tQSPI_AutoPÞlšgTy³Def
;

195 
ušt32_t
 
	mTimeOutP”iod
;

197 
ušt32_t
 
	mTimeOutAùiv©iÚ
;

199 }
	tQSPI_MemÜyM­³dTy³Def
;

211 
	#HAL_QSPI_ERROR_NONE
 ((
ušt32_t
)0x00000000è

	)

212 
	#HAL_QSPI_ERROR_TIMEOUT
 ((
ušt32_t
)0x00000001è

	)

213 
	#HAL_QSPI_ERROR_TRANSFER
 ((
ušt32_t
)0x00000002è

	)

214 
	#HAL_QSPI_ERROR_DMA
 ((
ušt32_t
)0x00000004è

	)

222 
	#QSPI_SAMPLE_SHIFTING_NONE
 ((
ušt32_t
)0x00000000è

	)

223 
	#QSPI_SAMPLE_SHIFTING_HALFCYCLE
 ((
ušt32_t
)
QUADSPI_CR_SSHIFT
è

	)

231 
	#QSPI_CS_HIGH_TIME_1_CYCLE
 ((
ušt32_t
)0x00000000è

	)

232 
	#QSPI_CS_HIGH_TIME_2_CYCLE
 ((
ušt32_t
)
QUADSPI_DCR_CSHT_0
è

	)

233 
	#QSPI_CS_HIGH_TIME_3_CYCLE
 ((
ušt32_t
)
QUADSPI_DCR_CSHT_1
è

	)

234 
	#QSPI_CS_HIGH_TIME_4_CYCLE
 ((
ušt32_t
)
QUADSPI_DCR_CSHT_0
 | 
QUADSPI_DCR_CSHT_1
è

	)

235 
	#QSPI_CS_HIGH_TIME_5_CYCLE
 ((
ušt32_t
)
QUADSPI_DCR_CSHT_2
è

	)

236 
	#QSPI_CS_HIGH_TIME_6_CYCLE
 ((
ušt32_t
)
QUADSPI_DCR_CSHT_2
 | 
QUADSPI_DCR_CSHT_0
è

	)

237 
	#QSPI_CS_HIGH_TIME_7_CYCLE
 ((
ušt32_t
)
QUADSPI_DCR_CSHT_2
 | 
QUADSPI_DCR_CSHT_1
è

	)

238 
	#QSPI_CS_HIGH_TIME_8_CYCLE
 ((
ušt32_t
)
QUADSPI_DCR_CSHT
è

	)

246 
	#QSPI_CLOCK_MODE_0
 ((
ušt32_t
)0x00000000è

	)

247 
	#QSPI_CLOCK_MODE_3
 ((
ušt32_t
)
QUADSPI_DCR_CKMODE
è

	)

255 
	#QSPI_FLASH_ID_1
 ((
ušt32_t
)0x00000000)

	)

256 
	#QSPI_FLASH_ID_2
 ((
ušt32_t
)
QUADSPI_CR_FSEL
)

	)

264 
	#QSPI_DUALFLASH_ENABLE
 ((
ušt32_t
)
QUADSPI_CR_DFM
)

	)

265 
	#QSPI_DUALFLASH_DISABLE
 ((
ušt32_t
)0x00000000)

	)

273 
	#QSPI_ADDRESS_8_BITS
 ((
ušt32_t
)0x00000000è

	)

274 
	#QSPI_ADDRESS_16_BITS
 ((
ušt32_t
)
QUADSPI_CCR_ADSIZE_0
è

	)

275 
	#QSPI_ADDRESS_24_BITS
 ((
ušt32_t
)
QUADSPI_CCR_ADSIZE_1
è

	)

276 
	#QSPI_ADDRESS_32_BITS
 ((
ušt32_t
)
QUADSPI_CCR_ADSIZE
è

	)

284 
	#QSPI_ALTERNATE_BYTES_8_BITS
 ((
ušt32_t
)0x00000000è

	)

285 
	#QSPI_ALTERNATE_BYTES_16_BITS
 ((
ušt32_t
)
QUADSPI_CCR_ABSIZE_0
è

	)

286 
	#QSPI_ALTERNATE_BYTES_24_BITS
 ((
ušt32_t
)
QUADSPI_CCR_ABSIZE_1
è

	)

287 
	#QSPI_ALTERNATE_BYTES_32_BITS
 ((
ušt32_t
)
QUADSPI_CCR_ABSIZE
è

	)

295 
	#QSPI_INSTRUCTION_NONE
 ((
ušt32_t
)0x00000000è

	)

296 
	#QSPI_INSTRUCTION_1_LINE
 ((
ušt32_t
)
QUADSPI_CCR_IMODE_0
è

	)

297 
	#QSPI_INSTRUCTION_2_LINES
 ((
ušt32_t
)
QUADSPI_CCR_IMODE_1
è

	)

298 
	#QSPI_INSTRUCTION_4_LINES
 ((
ušt32_t
)
QUADSPI_CCR_IMODE
è

	)

306 
	#QSPI_ADDRESS_NONE
 ((
ušt32_t
)0x00000000è

	)

307 
	#QSPI_ADDRESS_1_LINE
 ((
ušt32_t
)
QUADSPI_CCR_ADMODE_0
è

	)

308 
	#QSPI_ADDRESS_2_LINES
 ((
ušt32_t
)
QUADSPI_CCR_ADMODE_1
è

	)

309 
	#QSPI_ADDRESS_4_LINES
 ((
ušt32_t
)
QUADSPI_CCR_ADMODE
è

	)

317 
	#QSPI_ALTERNATE_BYTES_NONE
 ((
ušt32_t
)0x00000000è

	)

318 
	#QSPI_ALTERNATE_BYTES_1_LINE
 ((
ušt32_t
)
QUADSPI_CCR_ABMODE_0
è

	)

319 
	#QSPI_ALTERNATE_BYTES_2_LINES
 ((
ušt32_t
)
QUADSPI_CCR_ABMODE_1
è

	)

320 
	#QSPI_ALTERNATE_BYTES_4_LINES
 ((
ušt32_t
)
QUADSPI_CCR_ABMODE
è

	)

328 
	#QSPI_DATA_NONE
 ((
ušt32_t
)0X00000000è

	)

329 
	#QSPI_DATA_1_LINE
 ((
ušt32_t
)
QUADSPI_CCR_DMODE_0
è

	)

330 
	#QSPI_DATA_2_LINES
 ((
ušt32_t
)
QUADSPI_CCR_DMODE_1
è

	)

331 
	#QSPI_DATA_4_LINES
 ((
ušt32_t
)
QUADSPI_CCR_DMODE
è

	)

339 
	#QSPI_DDR_MODE_DISABLE
 ((
ušt32_t
)0x00000000è

	)

340 
	#QSPI_DDR_MODE_ENABLE
 ((
ušt32_t
)
QUADSPI_CCR_DDRM
è

	)

348 
	#QSPI_DDR_HHC_ANALOG_DELAY
 ((
ušt32_t
)0x00000000è

	)

349 
	#QSPI_DDR_HHC_HALF_CLK_DELAY
 ((
ušt32_t
)
QUADSPI_CCR_DHHC
è

	)

357 
	#QSPI_SIOO_INST_EVERY_CMD
 ((
ušt32_t
)0x00000000è

	)

358 
	#QSPI_SIOO_INST_ONLY_FIRST_CMD
 ((
ušt32_t
)
QUADSPI_CCR_SIOO
è

	)

366 
	#QSPI_MATCH_MODE_AND
 ((
ušt32_t
)0x00000000è

	)

367 
	#QSPI_MATCH_MODE_OR
 ((
ušt32_t
)
QUADSPI_CR_PMM
è

	)

375 
	#QSPI_AUTOMATIC_STOP_DISABLE
 ((
ušt32_t
)0x00000000è

	)

376 
	#QSPI_AUTOMATIC_STOP_ENABLE
 ((
ušt32_t
)
QUADSPI_CR_APMS
è

	)

384 
	#QSPI_TIMEOUT_COUNTER_DISABLE
 ((
ušt32_t
)0x00000000è

	)

385 
	#QSPI_TIMEOUT_COUNTER_ENABLE
 ((
ušt32_t
)
QUADSPI_CR_TCEN
è

	)

393 
	#QSPI_FLAG_BUSY
 
QUADSPI_SR_BUSY


	)

394 
	#QSPI_FLAG_TO
 
QUADSPI_SR_TOF


	)

395 
	#QSPI_FLAG_SM
 
QUADSPI_SR_SMF


	)

396 
	#QSPI_FLAG_FT
 
QUADSPI_SR_FTF


	)

397 
	#QSPI_FLAG_TC
 
QUADSPI_SR_TCF


	)

398 
	#QSPI_FLAG_TE
 
QUADSPI_SR_TEF


	)

406 
	#QSPI_IT_TO
 
QUADSPI_CR_TOIE


	)

407 
	#QSPI_IT_SM
 
QUADSPI_CR_SMIE


	)

408 
	#QSPI_IT_FT
 
QUADSPI_CR_FTIE


	)

409 
	#QSPI_IT_TC
 
QUADSPI_CR_TCIE


	)

410 
	#QSPI_IT_TE
 
QUADSPI_CR_TEIE


	)

418 
	#HAL_QPSI_TIMEOUT_DEFAULT_VALUE
 ((
ušt32_t
)5000)

	)

436 
	#__HAL_QSPI_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_QSPI_STATE_RESET
)

	)

442 
	#__HAL_QSPI_ENABLE
(
__HANDLE__
è
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CR
, 
QUADSPI_CR_EN
)

	)

448 
	#__HAL_QSPI_DISABLE
(
__HANDLE__
è
	`CLEAR_BIT
((__HANDLE__)->
In¡ªû
->
CR
, 
QUADSPI_CR_EN
)

	)

461 
	#__HAL_QSPI_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CR
, (__INTERRUPT__))

	)

475 
	#__HAL_QSPI_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è
	`CLEAR_BIT
((__HANDLE__)->
In¡ªû
->
CR
, (__INTERRUPT__))

	)

488 
	#__HAL_QSPI_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è(
	`READ_BIT
((__HANDLE__)->
In¡ªû
->
CR
, (__INTERRUPT__)è=ð(__INTERRUPT__))

	)

503 
	#__HAL_QSPI_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(
	`READ_BIT
((__HANDLE__)->
In¡ªû
->
SR
, (__FLAG__)è!ð0)

	)

515 
	#__HAL_QSPI_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è
	`WRITE_REG
((__HANDLE__)->
In¡ªû
->
FCR
, (__FLAG__))

	)

529 
HAL_StusTy³Def
 
HAL_QSPI_In™
 (
QSPI_HªdËTy³Def
 *
hq¥i
);

530 
HAL_StusTy³Def
 
HAL_QSPI_DeIn™
 (
QSPI_HªdËTy³Def
 *
hq¥i
);

531 
HAL_QSPI_M¥In™
 (
QSPI_HªdËTy³Def
 *
hq¥i
);

532 
HAL_QSPI_M¥DeIn™
(
QSPI_HªdËTy³Def
 *
hq¥i
);

542 
HAL_QSPI_IRQHªdËr
(
QSPI_HªdËTy³Def
 *
hq¥i
);

545 
HAL_StusTy³Def
 
HAL_QSPI_Commªd
 (
QSPI_HªdËTy³Def
 *
hq¥i
, 
QSPI_CommªdTy³Def
 *
cmd
, 
ušt32_t
 
Timeout
);

546 
HAL_StusTy³Def
 
HAL_QSPI_T¿nsm™
 (
QSPI_HªdËTy³Def
 *
hq¥i
, 
ušt8_t
 *
pD©a
, 
ušt32_t
 
Timeout
);

547 
HAL_StusTy³Def
 
HAL_QSPI_Reûive
 (
QSPI_HªdËTy³Def
 *
hq¥i
, 
ušt8_t
 *
pD©a
, 
ušt32_t
 
Timeout
);

548 
HAL_StusTy³Def
 
HAL_QSPI_Commªd_IT
 (
QSPI_HªdËTy³Def
 *
hq¥i
, 
QSPI_CommªdTy³Def
 *
cmd
);

549 
HAL_StusTy³Def
 
HAL_QSPI_T¿nsm™_IT
 (
QSPI_HªdËTy³Def
 *
hq¥i
, 
ušt8_t
 *
pD©a
);

550 
HAL_StusTy³Def
 
HAL_QSPI_Reûive_IT
 (
QSPI_HªdËTy³Def
 *
hq¥i
, 
ušt8_t
 *
pD©a
);

551 
HAL_StusTy³Def
 
HAL_QSPI_T¿nsm™_DMA
 (
QSPI_HªdËTy³Def
 *
hq¥i
, 
ušt8_t
 *
pD©a
);

552 
HAL_StusTy³Def
 
HAL_QSPI_Reûive_DMA
 (
QSPI_HªdËTy³Def
 *
hq¥i
, 
ušt8_t
 *
pD©a
);

555 
HAL_StusTy³Def
 
HAL_QSPI_AutoPÞlšg
 (
QSPI_HªdËTy³Def
 *
hq¥i
, 
QSPI_CommªdTy³Def
 *
cmd
, 
QSPI_AutoPÞlšgTy³Def
 *
cfg
, 
ušt32_t
 
Timeout
);

556 
HAL_StusTy³Def
 
HAL_QSPI_AutoPÞlšg_IT
(
QSPI_HªdËTy³Def
 *
hq¥i
, 
QSPI_CommªdTy³Def
 *
cmd
, 
QSPI_AutoPÞlšgTy³Def
 *
cfg
);

559 
HAL_StusTy³Def
 
HAL_QSPI_MemÜyM­³d
(
QSPI_HªdËTy³Def
 *
hq¥i
, 
QSPI_CommªdTy³Def
 *
cmd
, 
QSPI_MemÜyM­³dTy³Def
 *
cfg
);

568 
HAL_QSPI_E¼ÜC®lback
 (
QSPI_HªdËTy³Def
 *
hq¥i
);

569 
HAL_QSPI_FifoTh»shÞdC®lback
(
QSPI_HªdËTy³Def
 *
hq¥i
);

572 
HAL_QSPI_CmdC¶tC®lback
 (
QSPI_HªdËTy³Def
 *
hq¥i
);

573 
HAL_QSPI_RxC¶tC®lback
 (
QSPI_HªdËTy³Def
 *
hq¥i
);

574 
HAL_QSPI_TxC¶tC®lback
 (
QSPI_HªdËTy³Def
 *
hq¥i
);

575 
HAL_QSPI_RxH®fC¶tC®lback
 (
QSPI_HªdËTy³Def
 *
hq¥i
);

576 
HAL_QSPI_TxH®fC¶tC®lback
 (
QSPI_HªdËTy³Def
 *
hq¥i
);

579 
HAL_QSPI_StusM©chC®lback
 (
QSPI_HªdËTy³Def
 *
hq¥i
);

582 
HAL_QSPI_TimeOutC®lback
 (
QSPI_HªdËTy³Def
 *
hq¥i
);

591 
HAL_QSPI_S‹Ty³Def
 
HAL_QSPI_G‘S‹
(
QSPI_HªdËTy³Def
 *
hq¥i
);

592 
ušt32_t
 
HAL_QSPI_G‘E¼Ü
(
QSPI_HªdËTy³Def
 *
hq¥i
);

593 
HAL_StusTy³Def
 
HAL_QSPI_AbÜt
 (
QSPI_HªdËTy³Def
 *
hq¥i
);

594 
HAL_QSPI_S‘Timeout
(
QSPI_HªdËTy³Def
 *
hq¥i
, 
ušt32_t
 
Timeout
);

621 
	#IS_QSPI_CLOCK_PRESCALER
(
PRESCALER
è((PRESCALERè<ð0xFF)

	)

629 
	#IS_QSPI_FIFO_THRESHOLD
(
THR
è(((THRè> 0è&& ((THRè<ð32))

	)

634 
	#IS_QSPI_SSHIFT
(
SSHIFT
è(((SSHIFTè=ð
QSPI_SAMPLE_SHIFTING_NONE
) || \

635 ((
SSHIFT
è=ð
QSPI_SAMPLE_SHIFTING_HALFCYCLE
))

	)

640 
	#IS_QSPI_FLASH_SIZE
(
FSIZE
è(((FSIZEè<ð31))

	)

645 
	#IS_QSPI_CS_HIGH_TIME
(
CSHTIME
è(((CSHTIMEè=ð
QSPI_CS_HIGH_TIME_1_CYCLE
) || \

646 ((
CSHTIME
è=ð
QSPI_CS_HIGH_TIME_2_CYCLE
) || \

647 ((
CSHTIME
è=ð
QSPI_CS_HIGH_TIME_3_CYCLE
) || \

648 ((
CSHTIME
è=ð
QSPI_CS_HIGH_TIME_4_CYCLE
) || \

649 ((
CSHTIME
è=ð
QSPI_CS_HIGH_TIME_5_CYCLE
) || \

650 ((
CSHTIME
è=ð
QSPI_CS_HIGH_TIME_6_CYCLE
) || \

651 ((
CSHTIME
è=ð
QSPI_CS_HIGH_TIME_7_CYCLE
) || \

652 ((
CSHTIME
è=ð
QSPI_CS_HIGH_TIME_8_CYCLE
))

	)

654 
	#IS_QSPI_CLOCK_MODE
(
CLKMODE
è(((CLKMODEè=ð
QSPI_CLOCK_MODE_0
) || \

655 ((
CLKMODE
è=ð
QSPI_CLOCK_MODE_3
))

	)

657 
	#IS_QSPI_FLASH_ID
(
FLA
è(((FLAè=ð
QSPI_FLASH_ID_1
) || \

658 ((
FLA
è=ð
QSPI_FLASH_ID_2
))

	)

660 
	#IS_QSPI_DUAL_FLASH_MODE
(
MODE
è(((MODEè=ð
QSPI_DUALFLASH_ENABLE
) || \

661 ((
MODE
è=ð
QSPI_DUALFLASH_DISABLE
))

	)

667 
	#IS_QSPI_INSTRUCTION
(
INSTRUCTION
è((INSTRUCTIONè<ð0xFF)

	)

672 
	#IS_QSPI_ADDRESS_SIZE
(
ADDR_SIZE
è(((ADDR_SIZEè=ð
QSPI_ADDRESS_8_BITS
) || \

673 ((
ADDR_SIZE
è=ð
QSPI_ADDRESS_16_BITS
) || \

674 ((
ADDR_SIZE
è=ð
QSPI_ADDRESS_24_BITS
) || \

675 ((
ADDR_SIZE
è=ð
QSPI_ADDRESS_32_BITS
))

	)

677 
	#IS_QSPI_ALTERNATE_BYTES_SIZE
(
SIZE
è(((SIZEè=ð
QSPI_ALTERNATE_BYTES_8_BITS
) || \

678 ((
SIZE
è=ð
QSPI_ALTERNATE_BYTES_16_BITS
) || \

679 ((
SIZE
è=ð
QSPI_ALTERNATE_BYTES_24_BITS
) || \

680 ((
SIZE
è=ð
QSPI_ALTERNATE_BYTES_32_BITS
))

	)

686 
	#IS_QSPI_DUMMY_CYCLES
(
DCY
è((DCYè<ð31)

	)

691 
	#IS_QSPI_INSTRUCTION_MODE
(
MODE
è(((MODEè=ð
QSPI_INSTRUCTION_NONE
) || \

692 ((
MODE
è=ð
QSPI_INSTRUCTION_1_LINE
) || \

693 ((
MODE
è=ð
QSPI_INSTRUCTION_2_LINES
) || \

694 ((
MODE
è=ð
QSPI_INSTRUCTION_4_LINES
))

	)

696 
	#IS_QSPI_ADDRESS_MODE
(
MODE
è(((MODEè=ð
QSPI_ADDRESS_NONE
) || \

697 ((
MODE
è=ð
QSPI_ADDRESS_1_LINE
) || \

698 ((
MODE
è=ð
QSPI_ADDRESS_2_LINES
) || \

699 ((
MODE
è=ð
QSPI_ADDRESS_4_LINES
))

	)

701 
	#IS_QSPI_ALTERNATE_BYTES_MODE
(
MODE
è(((MODEè=ð
QSPI_ALTERNATE_BYTES_NONE
) || \

702 ((
MODE
è=ð
QSPI_ALTERNATE_BYTES_1_LINE
) || \

703 ((
MODE
è=ð
QSPI_ALTERNATE_BYTES_2_LINES
) || \

704 ((
MODE
è=ð
QSPI_ALTERNATE_BYTES_4_LINES
))

	)

706 
	#IS_QSPI_DATA_MODE
(
MODE
è(((MODEè=ð
QSPI_DATA_NONE
) || \

707 ((
MODE
è=ð
QSPI_DATA_1_LINE
) || \

708 ((
MODE
è=ð
QSPI_DATA_2_LINES
) || \

709 ((
MODE
è=ð
QSPI_DATA_4_LINES
))

	)

711 
	#IS_QSPI_DDR_MODE
(
DDR_MODE
è(((DDR_MODEè=ð
QSPI_DDR_MODE_DISABLE
) || \

712 ((
DDR_MODE
è=ð
QSPI_DDR_MODE_ENABLE
))

	)

714 
	#IS_QSPI_DDR_HHC
(
DDR_HHC
è(((DDR_HHCè=ð
QSPI_DDR_HHC_ANALOG_DELAY
) || \

715 ((
DDR_HHC
è=ð
QSPI_DDR_HHC_HALF_CLK_DELAY
))

	)

717 
	#IS_QSPI_SIOO_MODE
(
SIOO_MODE
è(((SIOO_MODEè=ð
QSPI_SIOO_INST_EVERY_CMD
) || \

718 ((
SIOO_MODE
è=ð
QSPI_SIOO_INST_ONLY_FIRST_CMD
))

	)

723 
	#IS_QSPI_INTERVAL
(
INTERVAL
è((INTERVALè<ð
QUADSPI_PIR_INTERVAL
)

	)

731 
	#IS_QSPI_STATUS_BYTES_SIZE
(
SIZE
è(((SIZEè>ð1è&& ((SIZEè<ð4))

	)

735 
	#IS_QSPI_MATCH_MODE
(
MODE
è(((MODEè=ð
QSPI_MATCH_MODE_AND
) || \

736 ((
MODE
è=ð
QSPI_MATCH_MODE_OR
))

	)

738 
	#IS_QSPI_AUTOMATIC_STOP
(
APMS
è(((APMSè=ð
QSPI_AUTOMATIC_STOP_DISABLE
) || \

739 ((
APMS
è=ð
QSPI_AUTOMATIC_STOP_ENABLE
))

	)

741 
	#IS_QSPI_TIMEOUT_ACTIVATION
(
TCEN
è(((TCENè=ð
QSPI_TIMEOUT_COUNTER_DISABLE
) || \

742 ((
TCEN
è=ð
QSPI_TIMEOUT_COUNTER_ENABLE
))

	)

747 
	#IS_QSPI_TIMEOUT_PERIOD
(
PERIOD
è((PERIODè<ð0xFFFF)

	)

752 
	#IS_QSPI_GET_FLAG
(
FLAG
è(((FLAGè=ð
QSPI_FLAG_BUSY
) || \

753 ((
FLAG
è=ð
QSPI_FLAG_TO
) || \

754 ((
FLAG
è=ð
QSPI_FLAG_SM
) || \

755 ((
FLAG
è=ð
QSPI_FLAG_FT
) || \

756 ((
FLAG
è=ð
QSPI_FLAG_TC
) || \

757 ((
FLAG
è=ð
QSPI_FLAG_TE
))

	)

759 
	#IS_QSPI_IT
(
IT
è((((ITè& (
ušt32_t
)0xFFE0FFFFè=ð0x00000000è&& ((ITè!ð0x00000000))

	)

782 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rcc.h

39 #iâdeà
__STM32F4xx_HAL_RCC_H


40 
	#__STM32F4xx_HAL_RCC_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

51 
	~"¡m32f4xx_h®_rcc_ex.h
"

71 
ušt32_t
 
OscžÏtÜTy³
;

74 
ušt32_t
 
HSES‹
;

77 
ušt32_t
 
LSES‹
;

80 
ušt32_t
 
HSIS‹
;

83 
ušt32_t
 
HSIC®ib¿tiÚV®ue
;

86 
ušt32_t
 
LSIS‹
;

89 
RCC_PLLIn™Ty³Def
 
PLL
;

91 }
	tRCC_OscIn™Ty³Def
;

98 
ušt32_t
 
ClockTy³
;

101 
ušt32_t
 
SYSCLKSourû
;

104 
ušt32_t
 
AHBCLKDivid”
;

107 
ušt32_t
 
APB1CLKDivid”
;

110 
ušt32_t
 
APB2CLKDivid”
;

113 }
	tRCC_ClkIn™Ty³Def
;

127 
	#RCC_OSCILLATORTYPE_NONE
 ((
ušt32_t
)0x00000000)

	)

128 
	#RCC_OSCILLATORTYPE_HSE
 ((
ušt32_t
)0x00000001)

	)

129 
	#RCC_OSCILLATORTYPE_HSI
 ((
ušt32_t
)0x00000002)

	)

130 
	#RCC_OSCILLATORTYPE_LSE
 ((
ušt32_t
)0x00000004)

	)

131 
	#RCC_OSCILLATORTYPE_LSI
 ((
ušt32_t
)0x00000008)

	)

139 
	#RCC_HSE_OFF
 ((
ušt8_t
)0x00)

	)

140 
	#RCC_HSE_ON
 ((
ušt8_t
)0x01)

	)

141 
	#RCC_HSE_BYPASS
 ((
ušt8_t
)0x05)

	)

149 
	#RCC_LSE_OFF
 ((
ušt8_t
)0x00)

	)

150 
	#RCC_LSE_ON
 ((
ušt8_t
)0x01)

	)

151 
	#RCC_LSE_BYPASS
 ((
ušt8_t
)0x05)

	)

159 
	#RCC_HSI_OFF
 ((
ušt8_t
)0x00)

	)

160 
	#RCC_HSI_ON
 ((
ušt8_t
)0x01)

	)

168 
	#RCC_LSI_OFF
 ((
ušt8_t
)0x00)

	)

169 
	#RCC_LSI_ON
 ((
ušt8_t
)0x01)

	)

177 
	#RCC_PLL_NONE
 ((
ušt8_t
)0x00)

	)

178 
	#RCC_PLL_OFF
 ((
ušt8_t
)0x01)

	)

179 
	#RCC_PLL_ON
 ((
ušt8_t
)0x02)

	)

187 
	#RCC_PLLP_DIV2
 ((
ušt32_t
)0x00000002)

	)

188 
	#RCC_PLLP_DIV4
 ((
ušt32_t
)0x00000004)

	)

189 
	#RCC_PLLP_DIV6
 ((
ušt32_t
)0x00000006)

	)

190 
	#RCC_PLLP_DIV8
 ((
ušt32_t
)0x00000008)

	)

198 
	#RCC_PLLSOURCE_HSI
 
RCC_PLLCFGR_PLLSRC_HSI


	)

199 
	#RCC_PLLSOURCE_HSE
 
RCC_PLLCFGR_PLLSRC_HSE


	)

207 
	#RCC_CLOCKTYPE_SYSCLK
 ((
ušt32_t
)0x00000001)

	)

208 
	#RCC_CLOCKTYPE_HCLK
 ((
ušt32_t
)0x00000002)

	)

209 
	#RCC_CLOCKTYPE_PCLK1
 ((
ušt32_t
)0x00000004)

	)

210 
	#RCC_CLOCKTYPE_PCLK2
 ((
ušt32_t
)0x00000008)

	)

218 
	#RCC_SYSCLKSOURCE_HSI
 
RCC_CFGR_SW_HSI


	)

219 
	#RCC_SYSCLKSOURCE_HSE
 
RCC_CFGR_SW_HSE


	)

220 
	#RCC_SYSCLKSOURCE_PLLCLK
 
RCC_CFGR_SW_PLL


	)

221 
	#RCC_SYSCLKSOURCE_PLLRCLK
 ((
ušt32_t
)(
RCC_CFGR_SW_0
 | 
RCC_CFGR_SW_1
))

	)

229 
	#RCC_SYSCLKSOURCE_STATUS_HSI
 
RCC_CFGR_SWS_HSI


	)

230 
	#RCC_SYSCLKSOURCE_STATUS_HSE
 
RCC_CFGR_SWS_HSE


	)

231 
	#RCC_SYSCLKSOURCE_STATUS_PLLCLK
 
RCC_CFGR_SWS_PLL


	)

232 
	#RCC_SYSCLKSOURCE_STATUS_PLLRCLK
 ((
ušt32_t
)(
RCC_CFGR_SW_0
 | 
RCC_CFGR_SW_1
)è

	)

240 
	#RCC_SYSCLK_DIV1
 
RCC_CFGR_HPRE_DIV1


	)

241 
	#RCC_SYSCLK_DIV2
 
RCC_CFGR_HPRE_DIV2


	)

242 
	#RCC_SYSCLK_DIV4
 
RCC_CFGR_HPRE_DIV4


	)

243 
	#RCC_SYSCLK_DIV8
 
RCC_CFGR_HPRE_DIV8


	)

244 
	#RCC_SYSCLK_DIV16
 
RCC_CFGR_HPRE_DIV16


	)

245 
	#RCC_SYSCLK_DIV64
 
RCC_CFGR_HPRE_DIV64


	)

246 
	#RCC_SYSCLK_DIV128
 
RCC_CFGR_HPRE_DIV128


	)

247 
	#RCC_SYSCLK_DIV256
 
RCC_CFGR_HPRE_DIV256


	)

248 
	#RCC_SYSCLK_DIV512
 
RCC_CFGR_HPRE_DIV512


	)

256 
	#RCC_HCLK_DIV1
 
RCC_CFGR_PPRE1_DIV1


	)

257 
	#RCC_HCLK_DIV2
 
RCC_CFGR_PPRE1_DIV2


	)

258 
	#RCC_HCLK_DIV4
 
RCC_CFGR_PPRE1_DIV4


	)

259 
	#RCC_HCLK_DIV8
 
RCC_CFGR_PPRE1_DIV8


	)

260 
	#RCC_HCLK_DIV16
 
RCC_CFGR_PPRE1_DIV16


	)

268 
	#RCC_RTCCLKSOURCE_LSE
 ((
ušt32_t
)0x00000100)

	)

269 
	#RCC_RTCCLKSOURCE_LSI
 ((
ušt32_t
)0x00000200)

	)

270 
	#RCC_RTCCLKSOURCE_HSE_DIV2
 ((
ušt32_t
)0x00020300)

	)

271 
	#RCC_RTCCLKSOURCE_HSE_DIV3
 ((
ušt32_t
)0x00030300)

	)

272 
	#RCC_RTCCLKSOURCE_HSE_DIV4
 ((
ušt32_t
)0x00040300)

	)

273 
	#RCC_RTCCLKSOURCE_HSE_DIV5
 ((
ušt32_t
)0x00050300)

	)

274 
	#RCC_RTCCLKSOURCE_HSE_DIV6
 ((
ušt32_t
)0x00060300)

	)

275 
	#RCC_RTCCLKSOURCE_HSE_DIV7
 ((
ušt32_t
)0x00070300)

	)

276 
	#RCC_RTCCLKSOURCE_HSE_DIV8
 ((
ušt32_t
)0x00080300)

	)

277 
	#RCC_RTCCLKSOURCE_HSE_DIV9
 ((
ušt32_t
)0x00090300)

	)

278 
	#RCC_RTCCLKSOURCE_HSE_DIV10
 ((
ušt32_t
)0x000A0300)

	)

279 
	#RCC_RTCCLKSOURCE_HSE_DIV11
 ((
ušt32_t
)0x000B0300)

	)

280 
	#RCC_RTCCLKSOURCE_HSE_DIV12
 ((
ušt32_t
)0x000C0300)

	)

281 
	#RCC_RTCCLKSOURCE_HSE_DIV13
 ((
ušt32_t
)0x000D0300)

	)

282 
	#RCC_RTCCLKSOURCE_HSE_DIV14
 ((
ušt32_t
)0x000E0300)

	)

283 
	#RCC_RTCCLKSOURCE_HSE_DIV15
 ((
ušt32_t
)0x000F0300)

	)

284 
	#RCC_RTCCLKSOURCE_HSE_DIV16
 ((
ušt32_t
)0x00100300)

	)

285 
	#RCC_RTCCLKSOURCE_HSE_DIV17
 ((
ušt32_t
)0x00110300)

	)

286 
	#RCC_RTCCLKSOURCE_HSE_DIV18
 ((
ušt32_t
)0x00120300)

	)

287 
	#RCC_RTCCLKSOURCE_HSE_DIV19
 ((
ušt32_t
)0x00130300)

	)

288 
	#RCC_RTCCLKSOURCE_HSE_DIV20
 ((
ušt32_t
)0x00140300)

	)

289 
	#RCC_RTCCLKSOURCE_HSE_DIV21
 ((
ušt32_t
)0x00150300)

	)

290 
	#RCC_RTCCLKSOURCE_HSE_DIV22
 ((
ušt32_t
)0x00160300)

	)

291 
	#RCC_RTCCLKSOURCE_HSE_DIV23
 ((
ušt32_t
)0x00170300)

	)

292 
	#RCC_RTCCLKSOURCE_HSE_DIV24
 ((
ušt32_t
)0x00180300)

	)

293 
	#RCC_RTCCLKSOURCE_HSE_DIV25
 ((
ušt32_t
)0x00190300)

	)

294 
	#RCC_RTCCLKSOURCE_HSE_DIV26
 ((
ušt32_t
)0x001A0300)

	)

295 
	#RCC_RTCCLKSOURCE_HSE_DIV27
 ((
ušt32_t
)0x001B0300)

	)

296 
	#RCC_RTCCLKSOURCE_HSE_DIV28
 ((
ušt32_t
)0x001C0300)

	)

297 
	#RCC_RTCCLKSOURCE_HSE_DIV29
 ((
ušt32_t
)0x001D0300)

	)

298 
	#RCC_RTCCLKSOURCE_HSE_DIV30
 ((
ušt32_t
)0x001E0300)

	)

299 
	#RCC_RTCCLKSOURCE_HSE_DIV31
 ((
ušt32_t
)0x001F0300)

	)

307 
	#RCC_MCO1
 ((
ušt32_t
)0x00000000)

	)

308 
	#RCC_MCO2
 ((
ušt32_t
)0x00000001)

	)

316 
	#RCC_MCO1SOURCE_HSI
 ((
ušt32_t
)0x00000000)

	)

317 
	#RCC_MCO1SOURCE_LSE
 
RCC_CFGR_MCO1_0


	)

318 
	#RCC_MCO1SOURCE_HSE
 
RCC_CFGR_MCO1_1


	)

319 
	#RCC_MCO1SOURCE_PLLCLK
 
RCC_CFGR_MCO1


	)

327 
	#RCC_MCODIV_1
 ((
ušt32_t
)0x00000000)

	)

328 
	#RCC_MCODIV_2
 
RCC_CFGR_MCO1PRE_2


	)

329 
	#RCC_MCODIV_3
 ((
ušt32_t
)
RCC_CFGR_MCO1PRE_0
 | 
RCC_CFGR_MCO1PRE_2
)

	)

330 
	#RCC_MCODIV_4
 ((
ušt32_t
)
RCC_CFGR_MCO1PRE_1
 | 
RCC_CFGR_MCO1PRE_2
)

	)

331 
	#RCC_MCODIV_5
 
RCC_CFGR_MCO1PRE


	)

339 
	#RCC_IT_LSIRDY
 ((
ušt8_t
)0x01)

	)

340 
	#RCC_IT_LSERDY
 ((
ušt8_t
)0x02)

	)

341 
	#RCC_IT_HSIRDY
 ((
ušt8_t
)0x04)

	)

342 
	#RCC_IT_HSERDY
 ((
ušt8_t
)0x08)

	)

343 
	#RCC_IT_PLLRDY
 ((
ušt8_t
)0x10)

	)

344 
	#RCC_IT_PLLI2SRDY
 ((
ušt8_t
)0x20)

	)

345 
	#RCC_IT_CSS
 ((
ušt8_t
)0x80)

	)

360 
	#RCC_FLAG_HSIRDY
 ((
ušt8_t
)0x21)

	)

361 
	#RCC_FLAG_HSERDY
 ((
ušt8_t
)0x31)

	)

362 
	#RCC_FLAG_PLLRDY
 ((
ušt8_t
)0x39)

	)

363 
	#RCC_FLAG_PLLI2SRDY
 ((
ušt8_t
)0x3B)

	)

366 
	#RCC_FLAG_LSERDY
 ((
ušt8_t
)0x41)

	)

369 
	#RCC_FLAG_LSIRDY
 ((
ušt8_t
)0x61)

	)

370 
	#RCC_FLAG_BORRST
 ((
ušt8_t
)0x79)

	)

371 
	#RCC_FLAG_PINRST
 ((
ušt8_t
)0x7A)

	)

372 
	#RCC_FLAG_PORRST
 ((
ušt8_t
)0x7B)

	)

373 
	#RCC_FLAG_SFTRST
 ((
ušt8_t
)0x7C)

	)

374 
	#RCC_FLAG_IWDGRST
 ((
ušt8_t
)0x7D)

	)

375 
	#RCC_FLAG_WWDGRST
 ((
ušt8_t
)0x7E)

	)

376 
	#RCC_FLAG_LPWRRST
 ((
ušt8_t
)0x7F)

	)

397 
	#__HAL_RCC_GPIOA_CLK_ENABLE
() do { \

398 
__IO
 
ušt32_t
 
tm´eg
; \

399 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOAEN
);\

401 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOAEN
);\

402 
	`UNUSED
(
tm´eg
); \

403 } 0)

	)

404 
	#__HAL_RCC_GPIOB_CLK_ENABLE
() do { \

405 
__IO
 
ušt32_t
 
tm´eg
; \

406 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOBEN
);\

408 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOBEN
);\

409 
	`UNUSED
(
tm´eg
); \

410 } 0)

	)

411 
	#__HAL_RCC_GPIOC_CLK_ENABLE
() do { \

412 
__IO
 
ušt32_t
 
tm´eg
; \

413 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOCEN
);\

415 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOCEN
);\

416 
	`UNUSED
(
tm´eg
); \

417 } 0)

	)

418 
	#__HAL_RCC_GPIOH_CLK_ENABLE
() do { \

419 
__IO
 
ušt32_t
 
tm´eg
; \

420 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOHEN
);\

422 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOHEN
);\

423 
	`UNUSED
(
tm´eg
); \

424 } 0)

	)

425 
	#__HAL_RCC_DMA1_CLK_ENABLE
() do { \

426 
__IO
 
ušt32_t
 
tm´eg
; \

427 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_DMA1EN
);\

429 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_DMA1EN
);\

430 
	`UNUSED
(
tm´eg
); \

431 } 0)

	)

432 
	#__HAL_RCC_DMA2_CLK_ENABLE
() do { \

433 
__IO
 
ušt32_t
 
tm´eg
; \

434 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_DMA2EN
);\

436 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_DMA2EN
);\

437 
	`UNUSED
(
tm´eg
); \

438 } 0)

	)

440 
	#__HAL_RCC_GPIOA_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOAEN
))

	)

441 
	#__HAL_RCC_GPIOB_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOBEN
))

	)

442 
	#__HAL_RCC_GPIOC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOCEN
))

	)

443 
	#__HAL_RCC_GPIOH_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOHEN
))

	)

444 
	#__HAL_RCC_DMA1_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_DMA1EN
))

	)

445 
	#__HAL_RCC_DMA2_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_DMA2EN
))

	)

458 
	#__HAL_RCC_TIM5_CLK_ENABLE
() do { \

459 
__IO
 
ušt32_t
 
tm´eg
; \

460 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM5EN
);\

462 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM5EN
);\

463 
	`UNUSED
(
tm´eg
); \

464 } 0)

	)

465 
	#__HAL_RCC_WWDG_CLK_ENABLE
() do { \

466 
__IO
 
ušt32_t
 
tm´eg
; \

467 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_WWDGEN
);\

469 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_WWDGEN
);\

470 
	`UNUSED
(
tm´eg
); \

471 } 0)

	)

472 
	#__HAL_RCC_SPI2_CLK_ENABLE
() do { \

473 
__IO
 
ušt32_t
 
tm´eg
; \

474 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI2EN
);\

476 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI2EN
);\

477 
	`UNUSED
(
tm´eg
); \

478 } 0)

	)

479 
	#__HAL_RCC_USART2_CLK_ENABLE
() do { \

480 
__IO
 
ušt32_t
 
tm´eg
; \

481 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART2EN
);\

483 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART2EN
);\

484 
	`UNUSED
(
tm´eg
); \

485 } 0)

	)

486 
	#__HAL_RCC_I2C1_CLK_ENABLE
() do { \

487 
__IO
 
ušt32_t
 
tm´eg
; \

488 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C1EN
);\

490 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C1EN
);\

491 
	`UNUSED
(
tm´eg
); \

492 } 0)

	)

493 
	#__HAL_RCC_I2C2_CLK_ENABLE
() do { \

494 
__IO
 
ušt32_t
 
tm´eg
; \

495 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C2EN
);\

497 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C2EN
);\

498 
	`UNUSED
(
tm´eg
); \

499 } 0)

	)

500 
	#__HAL_RCC_PWR_CLK_ENABLE
() do { \

501 
__IO
 
ušt32_t
 
tm´eg
; \

502 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_PWREN
);\

504 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_PWREN
);\

505 
	`UNUSED
(
tm´eg
); \

506 } 0)

	)

508 
	#__HAL_RCC_TIM5_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM5EN
))

	)

509 
	#__HAL_RCC_WWDG_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_WWDGEN
))

	)

510 
	#__HAL_RCC_SPI2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI2EN
))

	)

511 
	#__HAL_RCC_USART2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART2EN
))

	)

512 
	#__HAL_RCC_I2C1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C1EN
))

	)

513 
	#__HAL_RCC_I2C2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C2EN
))

	)

514 
	#__HAL_RCC_PWR_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_PWREN
))

	)

526 
	#__HAL_RCC_TIM1_CLK_ENABLE
() do { \

527 
__IO
 
ušt32_t
 
tm´eg
; \

528 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM1EN
);\

530 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM1EN
);\

531 
	`UNUSED
(
tm´eg
); \

532 } 0)

	)

533 
	#__HAL_RCC_USART1_CLK_ENABLE
() do { \

534 
__IO
 
ušt32_t
 
tm´eg
; \

535 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART1EN
);\

537 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART1EN
);\

538 
	`UNUSED
(
tm´eg
); \

539 } 0)

	)

540 
	#__HAL_RCC_USART6_CLK_ENABLE
() do { \

541 
__IO
 
ušt32_t
 
tm´eg
; \

542 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART6EN
);\

544 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART6EN
);\

545 
	`UNUSED
(
tm´eg
); \

546 } 0)

	)

547 
	#__HAL_RCC_ADC1_CLK_ENABLE
() do { \

548 
__IO
 
ušt32_t
 
tm´eg
; \

549 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC1EN
);\

551 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC1EN
);\

552 
	`UNUSED
(
tm´eg
); \

553 } 0)

	)

554 
	#__HAL_RCC_SPI1_CLK_ENABLE
() do { \

555 
__IO
 
ušt32_t
 
tm´eg
; \

556 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI1EN
);\

558 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI1EN
);\

559 
	`UNUSED
(
tm´eg
); \

560 } 0)

	)

561 
	#__HAL_RCC_SYSCFG_CLK_ENABLE
() do { \

562 
__IO
 
ušt32_t
 
tm´eg
; \

563 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SYSCFGEN
);\

565 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SYSCFGEN
);\

566 
	`UNUSED
(
tm´eg
); \

567 } 0)

	)

568 
	#__HAL_RCC_TIM9_CLK_ENABLE
() do { \

569 
__IO
 
ušt32_t
 
tm´eg
; \

570 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM9EN
);\

572 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM9EN
);\

573 
	`UNUSED
(
tm´eg
); \

574 } 0)

	)

575 
	#__HAL_RCC_TIM11_CLK_ENABLE
() do { \

576 
__IO
 
ušt32_t
 
tm´eg
; \

577 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM11EN
);\

579 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM11EN
);\

580 
	`UNUSED
(
tm´eg
); \

581 } 0)

	)

583 
	#__HAL_RCC_TIM1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM1EN
))

	)

584 
	#__HAL_RCC_USART1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_USART1EN
))

	)

585 
	#__HAL_RCC_USART6_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_USART6EN
))

	)

586 
	#__HAL_RCC_ADC1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC1EN
))

	)

587 
	#__HAL_RCC_SPI1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI1EN
))

	)

588 
	#__HAL_RCC_SYSCFG_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SYSCFGEN
))

	)

589 
	#__HAL_RCC_TIM9_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM9EN
))

	)

590 
	#__HAL_RCC_TIM11_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM11EN
))

	)

599 
	#__HAL_RCC_AHB1_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 = 0xFFFFFFFF)

	)

600 
	#__HAL_RCC_GPIOA_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOARST
))

	)

601 
	#__HAL_RCC_GPIOB_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOBRST
))

	)

602 
	#__HAL_RCC_GPIOC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOCRST
))

	)

603 
	#__HAL_RCC_GPIOH_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOHRST
))

	)

604 
	#__HAL_RCC_DMA1_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_DMA1RST
))

	)

605 
	#__HAL_RCC_DMA2_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_DMA2RST
))

	)

607 
	#__HAL_RCC_AHB1_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 = 0x00)

	)

608 
	#__HAL_RCC_GPIOA_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOARST
))

	)

609 
	#__HAL_RCC_GPIOB_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOBRST
))

	)

610 
	#__HAL_RCC_GPIOC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOCRST
))

	)

611 
	#__HAL_RCC_GPIOH_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOHRST
))

	)

612 
	#__HAL_RCC_DMA1_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_DMA1RST
))

	)

613 
	#__HAL_RCC_DMA2_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_DMA2RST
))

	)

622 
	#__HAL_RCC_APB1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 = 0xFFFFFFFF)

	)

623 
	#__HAL_RCC_TIM5_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM5RST
))

	)

624 
	#__HAL_RCC_WWDG_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_WWDGRST
))

	)

625 
	#__HAL_RCC_SPI2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI2RST
))

	)

626 
	#__HAL_RCC_USART2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USART2RST
))

	)

627 
	#__HAL_RCC_I2C1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C1RST
))

	)

628 
	#__HAL_RCC_I2C2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C2RST
))

	)

629 
	#__HAL_RCC_PWR_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_PWRRST
))

	)

631 
	#__HAL_RCC_APB1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 = 0x00)

	)

632 
	#__HAL_RCC_TIM5_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM5RST
))

	)

633 
	#__HAL_RCC_WWDG_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_WWDGRST
))

	)

634 
	#__HAL_RCC_SPI2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI2RST
))

	)

635 
	#__HAL_RCC_USART2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USART2RST
))

	)

636 
	#__HAL_RCC_I2C1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C1RST
))

	)

637 
	#__HAL_RCC_I2C2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C2RST
))

	)

638 
	#__HAL_RCC_PWR_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_PWRRST
))

	)

647 
	#__HAL_RCC_APB2_FORCE_RESET
(è(
RCC
->
APB2RSTR
 = 0xFFFFFFFF)

	)

648 
	#__HAL_RCC_TIM1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM1RST
))

	)

649 
	#__HAL_RCC_USART1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_USART1RST
))

	)

650 
	#__HAL_RCC_USART6_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_USART6RST
))

	)

651 
	#__HAL_RCC_ADC_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_ADCRST
))

	)

652 
	#__HAL_RCC_SPI1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI1RST
))

	)

653 
	#__HAL_RCC_SYSCFG_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SYSCFGRST
))

	)

654 
	#__HAL_RCC_TIM9_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM9RST
))

	)

655 
	#__HAL_RCC_TIM11_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM11RST
))

	)

657 
	#__HAL_RCC_APB2_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 = 0x00)

	)

658 
	#__HAL_RCC_TIM1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM1RST
))

	)

659 
	#__HAL_RCC_USART1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_USART1RST
))

	)

660 
	#__HAL_RCC_USART6_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_USART6RST
))

	)

661 
	#__HAL_RCC_ADC_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_ADCRST
))

	)

662 
	#__HAL_RCC_SPI1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI1RST
))

	)

663 
	#__HAL_RCC_SYSCFG_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SYSCFGRST
))

	)

664 
	#__HAL_RCC_TIM9_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM9RST
))

	)

665 
	#__HAL_RCC_TIM11_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM11RST
))

	)

678 
	#__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOALPEN
))

	)

679 
	#__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOBLPEN
))

	)

680 
	#__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOCLPEN
))

	)

681 
	#__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOHLPEN
))

	)

682 
	#__HAL_RCC_DMA1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_DMA1LPEN
))

	)

683 
	#__HAL_RCC_DMA2_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_DMA2LPEN
))

	)

685 
	#__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOALPEN
))

	)

686 
	#__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOBLPEN
))

	)

687 
	#__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOCLPEN
))

	)

688 
	#__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOHLPEN
))

	)

689 
	#__HAL_RCC_DMA1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_DMA1LPEN
))

	)

690 
	#__HAL_RCC_DMA2_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_DMA2LPEN
))

	)

703 
	#__HAL_RCC_TIM5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM5LPEN
))

	)

704 
	#__HAL_RCC_WWDG_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_WWDGLPEN
))

	)

705 
	#__HAL_RCC_SPI2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPI2LPEN
))

	)

706 
	#__HAL_RCC_USART2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_USART2LPEN
))

	)

707 
	#__HAL_RCC_I2C1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C1LPEN
))

	)

708 
	#__HAL_RCC_I2C2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C2LPEN
))

	)

709 
	#__HAL_RCC_PWR_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_PWRLPEN
))

	)

711 
	#__HAL_RCC_TIM5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM5LPEN
))

	)

712 
	#__HAL_RCC_WWDG_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_WWDGLPEN
))

	)

713 
	#__HAL_RCC_SPI2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPI2LPEN
))

	)

714 
	#__HAL_RCC_USART2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_USART2LPEN
))

	)

715 
	#__HAL_RCC_I2C1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C1LPEN
))

	)

716 
	#__HAL_RCC_I2C2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C2LPEN
))

	)

717 
	#__HAL_RCC_PWR_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_PWRLPEN
))

	)

730 
	#__HAL_RCC_TIM1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM1LPEN
))

	)

731 
	#__HAL_RCC_USART1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_USART1LPEN
))

	)

732 
	#__HAL_RCC_USART6_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_USART6LPEN
))

	)

733 
	#__HAL_RCC_ADC1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_ADC1LPEN
))

	)

734 
	#__HAL_RCC_SPI1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI1LPEN
))

	)

735 
	#__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SYSCFGLPEN
))

	)

736 
	#__HAL_RCC_TIM9_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM9LPEN
))

	)

737 
	#__HAL_RCC_TIM11_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM11LPEN
))

	)

739 
	#__HAL_RCC_TIM1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM1LPEN
))

	)

740 
	#__HAL_RCC_USART1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_USART1LPEN
))

	)

741 
	#__HAL_RCC_USART6_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_USART6LPEN
))

	)

742 
	#__HAL_RCC_ADC1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_ADC1LPEN
))

	)

743 
	#__HAL_RCC_SPI1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI1LPEN
))

	)

744 
	#__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SYSCFGLPEN
))

	)

745 
	#__HAL_RCC_TIM9_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM9LPEN
))

	)

746 
	#__HAL_RCC_TIM11_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM11LPEN
))

	)

770 
	#__HAL_RCC_HSI_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_HSION_BB
 = 
ENABLE
)

	)

771 
	#__HAL_RCC_HSI_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_HSION_BB
 = 
DISABLE
)

	)

779 
	#__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
__HSIC®ib¿tiÚV®ue__
è(
	`MODIFY_REG
(
RCC
->
CR
,\

780 
RCC_CR_HSITRIM
, (
ušt32_t
)(
__HSIC®ib¿tiÚV®ue__
è<< 
	`POSITION_VAL
(RCC_CR_HSITRIM)))

	)

797 
	#__HAL_RCC_LSI_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CSR_LSION_BB
 = 
ENABLE
)

	)

798 
	#__HAL_RCC_LSI_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CSR_LSION_BB
 = 
DISABLE
)

	)

828 
	#__HAL_RCC_HSE_CONFIG
(
__STATE__
è(*(
__IO
 
ušt8_t
 *è
RCC_CR_BYTE2_ADDRESS
 = (__STATE__))

	)

855 
	#__HAL_RCC_LSE_CONFIG
(
__STATE__
è(*(
__IO
 
ušt8_t
 *è
RCC_BDCR_BYTE0_ADDRESS
 = (__STATE__))

	)

868 
	#__HAL_RCC_RTC_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_BDCR_RTCEN_BB
 = 
ENABLE
)

	)

869 
	#__HAL_RCC_RTC_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_BDCR_RTCEN_BB
 = 
DISABLE
)

	)

892 
	#__HAL_RCC_RTC_CLKPRESCALER
(
__RTCCLKSourû__
è(((__RTCCLKSourû__è& 
RCC_BDCR_RTCSEL
) == RCC_BDCR_RTCSEL) ? \

893 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_RTCPRE
, ((
__RTCCLKSourû__
è& 0xFFFFCFF)è: 
	`CLEAR_BIT
(RCC->CFGR, RCC_CFGR_RTCPRE)

	)

895 
	#__HAL_RCC_RTC_CONFIG
(
__RTCCLKSourû__
èdØ{ 
	`__HAL_RCC_RTC_CLKPRESCALER
(__RTCCLKSource__); \

896 
RCC
->
BDCR
 |ð((
__RTCCLKSourû__
) & 0x00000FFF); \

897 } 0)

	)

904 
	#__HAL_RCC_BACKUPRESET_FORCE
(è(*(
__IO
 
ušt32_t
 *è
RCC_BDCR_BDRST_BB
 = 
ENABLE
)

	)

905 
	#__HAL_RCC_BACKUPRESET_RELEASE
(è(*(
__IO
 
ušt32_t
 *è
RCC_BDCR_BDRST_BB
 = 
DISABLE
)

	)

921 
	#__HAL_RCC_PLL_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLON_BB
 = 
ENABLE
)

	)

922 
	#__HAL_RCC_PLL_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLON_BB
 = 
DISABLE
)

	)

932 
	#__HAL_RCC_PLL_PLLSOURCE_CONFIG
(
__PLLSOURCE__
è
	`MODIFY_REG
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLSRC
, (__PLLSOURCE__))

	)

943 
	#__HAL_RCC_PLL_PLLM_CONFIG
(
__PLLM__
è
	`MODIFY_REG
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLM
, (__PLLM__))

	)

960 
	#__HAL_RCC_SYSCLK_CONFIG
(
__RCC_SYSCLKSOURCE__
è
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_SW
, (__RCC_SYSCLKSOURCE__))

	)

970 
	#__HAL_RCC_GET_SYSCLK_SOURCE
(è((
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SWS
))

	)

978 
	#__HAL_RCC_GET_PLL_OSCSOURCE
(è((
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
))

	)

1003 
	#__HAL_RCC_MCO1_CONFIG
(
__MCOCLKSOURCE__
, 
__MCODIV__
) \

1004 
	`MODIFY_REG
(
RCC
->
CFGR
, (
RCC_CFGR_MCO1
 | 
RCC_CFGR_MCO1PRE
), ((
__MCOCLKSOURCE__
è| (
__MCODIV__
)))

	)

1025 
	#__HAL_RCC_MCO2_CONFIG
(
__MCOCLKSOURCE__
, 
__MCODIV__
) \

1026 
	`MODIFY_REG
(
RCC
->
CFGR
, (
RCC_CFGR_MCO2
 | 
RCC_CFGR_MCO2PRE
), (
__MCOCLKSOURCE__
 | (
__MCODIV__
 << 3)));

	)

1047 
	#__HAL_RCC_ENABLE_IT
(
__INTERRUPT__
è(*(
__IO
 
ušt8_t
 *è
RCC_CIR_BYTE1_ADDRESS
 |ð(__INTERRUPT__))

	)

1060 
	#__HAL_RCC_DISABLE_IT
(
__INTERRUPT__
è(*(
__IO
 
ušt8_t
 *è
RCC_CIR_BYTE1_ADDRESS
 &ð~(__INTERRUPT__))

	)

1074 
	#__HAL_RCC_CLEAR_IT
(
__INTERRUPT__
è(*(
__IO
 
ušt8_t
 *è
RCC_CIR_BYTE2_ADDRESS
 = (__INTERRUPT__))

	)

1088 
	#__HAL_RCC_GET_IT
(
__INTERRUPT__
è((
RCC
->
CIR
 & (__INTERRUPT__)è=ð(__INTERRUPT__))

	)

1093 
	#__HAL_RCC_CLEAR_RESET_FLAGS
(è(
RCC
->
CSR
 |ð
RCC_CSR_RMVF
)

	)

1113 
	#RCC_FLAG_MASK
 ((
ušt8_t
)0x1F)

	)

1114 
	#__HAL_RCC_GET_FLAG
(
__FLAG__
è(((((((__FLAG__è>> 5è=ð1)? 
RCC
->
CR
 :((((__FLAG__è>> 5è=ð2è? RCC->
BDCR
 :((((__FLAG__è>> 5è=ð3)? RCC->
CSR
 :RCC->
CIR
))è& ((
ušt32_t
)1 << ((__FLAG__è& 
RCC_FLAG_MASK
)))!ð0)? 1 : 0)

	)

1133 
HAL_RCC_DeIn™
();

1134 
HAL_StusTy³Def
 
HAL_RCC_OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
);

1135 
HAL_StusTy³Def
 
HAL_RCC_ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 
FL©’cy
);

1144 
HAL_RCC_MCOCÚfig
(
ušt32_t
 
RCC_MCOx
, ušt32_ˆ
RCC_MCOSourû
, ušt32_ˆ
RCC_MCODiv
);

1145 
HAL_RCC_EÇbËCSS
();

1146 
HAL_RCC_Di§bËCSS
();

1147 
ušt32_t
 
HAL_RCC_G‘SysClockF»q
();

1148 
ušt32_t
 
HAL_RCC_G‘HCLKF»q
();

1149 
ušt32_t
 
HAL_RCC_G‘PCLK1F»q
();

1150 
ušt32_t
 
HAL_RCC_G‘PCLK2F»q
();

1151 
HAL_RCC_G‘OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
);

1152 
HAL_RCC_G‘ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 *
pFL©’cy
);

1155 
HAL_RCC_NMI_IRQHªdËr
();

1158 
HAL_RCC_CSSC®lback
();

1179 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

1182 
	#RCC_CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

1183 
	#RCC_HSION_BIT_NUMBER
 0x00

	)

1184 
	#RCC_CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET
 * 32è+ (
RCC_HSION_BIT_NUMBER
 * 4))

	)

1186 
	#RCC_CSSON_BIT_NUMBER
 0x13

	)

1187 
	#RCC_CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET
 * 32è+ (
RCC_CSSON_BIT_NUMBER
 * 4))

	)

1189 
	#RCC_PLLON_BIT_NUMBER
 0x18

	)

1190 
	#RCC_CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET
 * 32è+ (
RCC_PLLON_BIT_NUMBER
 * 4))

	)

1194 
	#RCC_BDCR_OFFSET
 (
RCC_OFFSET
 + 0x70)

	)

1195 
	#RCC_RTCEN_BIT_NUMBER
 0x0F

	)

1196 
	#RCC_BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
RCC_BDCR_OFFSET
 * 32è+ (
RCC_RTCEN_BIT_NUMBER
 * 4))

	)

1198 
	#RCC_BDRST_BIT_NUMBER
 0x10

	)

1199 
	#RCC_BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
RCC_BDCR_OFFSET
 * 32è+ (
RCC_BDRST_BIT_NUMBER
 * 4))

	)

1203 
	#RCC_CSR_OFFSET
 (
RCC_OFFSET
 + 0x74)

	)

1204 
	#RCC_LSION_BIT_NUMBER
 0x00

	)

1205 
	#RCC_CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
RCC_CSR_OFFSET
 * 32è+ (
RCC_LSION_BIT_NUMBER
 * 4))

	)

1208 
	#RCC_CR_BYTE2_ADDRESS
 ((
ušt32_t
)0x40023802)

	)

1211 
	#RCC_CIR_BYTE1_ADDRESS
 ((
ušt32_t
)(
RCC_BASE
 + 0x0C + 0x01))

	)

1214 
	#RCC_CIR_BYTE2_ADDRESS
 ((
ušt32_t
)(
RCC_BASE
 + 0x0C + 0x02))

	)

1217 
	#RCC_BDCR_BYTE0_ADDRESS
 (
PERIPH_BASE
 + 
RCC_BDCR_OFFSET
)

	)

1219 
	#RCC_DBP_TIMEOUT_VALUE
 ((
ušt32_t
)100)

	)

1220 
	#RCC_LSE_TIMEOUT_VALUE
 ((
ušt32_t
)5000)

	)

1222 
	#HSE_TIMEOUT_VALUE
 
HSE_STARTUP_TIMEOUT


	)

1223 
	#HSI_TIMEOUT_VALUE
 ((
ušt32_t
)100è

	)

1224 
	#LSI_TIMEOUT_VALUE
 ((
ušt32_t
)100è

	)

1242 
	#IS_RCC_OSCILLATORTYPE
(
OSCILLATOR
è((OSCILLATORè<ð15)

	)

1244 
	#IS_RCC_HSE
(
HSE
è(((HSEè=ð
RCC_HSE_OFF
è|| ((HSEè=ð
RCC_HSE_ON
) || \

1245 ((
HSE
è=ð
RCC_HSE_BYPASS
))

	)

1247 
	#IS_RCC_LSE
(
LSE
è(((LSEè=ð
RCC_LSE_OFF
è|| ((LSEè=ð
RCC_LSE_ON
) || \

1248 ((
LSE
è=ð
RCC_LSE_BYPASS
))

	)

1250 
	#IS_RCC_HSI
(
HSI
è(((HSIè=ð
RCC_HSI_OFF
è|| ((HSIè=ð
RCC_HSI_ON
))

	)

1252 
	#IS_RCC_LSI
(
LSI
è(((LSIè=ð
RCC_LSI_OFF
è|| ((LSIè=ð
RCC_LSI_ON
))

	)

1254 
	#IS_RCC_PLL
(
PLL
è(((PLLè=ð
RCC_PLL_NONE
è||((PLLè=ð
RCC_PLL_OFF
è|| ((PLLè=ð
RCC_PLL_ON
))

	)

1256 
	#IS_RCC_PLLSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_PLLSOURCE_HSI
) || \

1257 ((
SOURCE
è=ð
RCC_PLLSOURCE_HSE
))

	)

1259 
	#IS_RCC_SYSCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SYSCLKSOURCE_HSI
) || \

1260 ((
SOURCE
è=ð
RCC_SYSCLKSOURCE_HSE
) || \

1261 ((
SOURCE
è=ð
RCC_SYSCLKSOURCE_PLLCLK
) || \

1262 ((
SOURCE
è=ð
RCC_SYSCLKSOURCE_PLLRCLK
))

	)

1264 
	#IS_RCC_PLLM_VALUE
(
VALUE
è((VALUEè<ð63)

	)

1266 
	#IS_RCC_PLLN_VALUE
(
VALUE
è((192 <ð(VALUE)è&& ((VALUEè<ð432))

	)

1268 
	#IS_RCC_PLLP_VALUE
(
VALUE
è(((VALUEè=ð2è|| ((VALUEè=ð4è|| ((VALUEè=ð6è|| ((VALUEè=ð8))

	)

1270 
	#IS_RCC_PLLQ_VALUE
(
VALUE
è((4 <ð(VALUE)è&& ((VALUEè<ð15))

	)

1272 
	#IS_RCC_HCLK
(
HCLK
è(((HCLKè=ð
RCC_SYSCLK_DIV1
è|| ((HCLKè=ð
RCC_SYSCLK_DIV2
) || \

1273 ((
HCLK
è=ð
RCC_SYSCLK_DIV4
è|| ((HCLKè=ð
RCC_SYSCLK_DIV8
) || \

1274 ((
HCLK
è=ð
RCC_SYSCLK_DIV16
è|| ((HCLKè=ð
RCC_SYSCLK_DIV64
) || \

1275 ((
HCLK
è=ð
RCC_SYSCLK_DIV128
è|| ((HCLKè=ð
RCC_SYSCLK_DIV256
) || \

1276 ((
HCLK
è=ð
RCC_SYSCLK_DIV512
))

	)

1278 
	#IS_RCC_CLOCKTYPE
(
CLK
è((1 <ð(CLK)è&& ((CLKè<ð15))

	)

1280 
	#IS_RCC_PCLK
(
PCLK
è(((PCLKè=ð
RCC_HCLK_DIV1
è|| ((PCLKè=ð
RCC_HCLK_DIV2
) || \

1281 ((
PCLK
è=ð
RCC_HCLK_DIV4
è|| ((PCLKè=ð
RCC_HCLK_DIV8
) || \

1282 ((
PCLK
è=ð
RCC_HCLK_DIV16
))

	)

1284 
	#IS_RCC_MCO
(
MCOx
è(((MCOxè=ð
RCC_MCO1
è|| ((MCOxè=ð
RCC_MCO2
))

	)

1286 
	#IS_RCC_MCO1SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_MCO1SOURCE_HSI
è|| ((SOURCEè=ð
RCC_MCO1SOURCE_LSE
) || \

1287 ((
SOURCE
è=ð
RCC_MCO1SOURCE_HSE
è|| ((SOURCEè=ð
RCC_MCO1SOURCE_PLLCLK
))

	)

1289 
	#IS_RCC_MCODIV
(
DIV
è(((DIVè=ð
RCC_MCODIV_1
è|| ((DIVè=ð
RCC_MCODIV_2
) || \

1290 ((
DIV
è=ð
RCC_MCODIV_3
è|| ((DIVè=ð
RCC_MCODIV_4
) || \

1291 ((
DIV
è=ð
RCC_MCODIV_5
))

	)

1292 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
è((VALUEè<ð0x1F)

	)

1310 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rcc_ex.h

39 #iâdeà
__STM32F4xx_HAL_RCC_EX_H


40 
	#__STM32F4xx_HAL_RCC_EX_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
ušt32_t
 
PLLS‹
;

70 
ušt32_t
 
PLLSourû
;

73 
ušt32_t
 
PLLM
;

76 
ušt32_t
 
PLLN
;

79 
ušt32_t
 
PLLP
;

82 
ušt32_t
 
PLLQ
;

84 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

85 
defšed
(
STM32F479xx
)

86 
ušt32_t
 
PLLR
;

91 }
	tRCC_PLLIn™Ty³Def
;

93 #ià
defšed
(
STM32F446xx
)

99 
ušt32_t
 
PLLI2SM
;

102 
ušt32_t
 
PLLI2SN
;

105 
ušt32_t
 
PLLI2SP
;

108 
ušt32_t
 
PLLI2SQ
;

112 
ušt32_t
 
PLLI2SR
;

115 }
	tRCC_PLLI2SIn™Ty³Def
;

122 
ušt32_t
 
PLLSAIM
;

125 
ušt32_t
 
PLLSAIN
;

128 
ušt32_t
 
PLLSAIP
;

131 
ušt32_t
 
PLLSAIQ
;

134 }
	tRCC_PLLSAIIn™Ty³Def
;

140 
ušt32_t
 
P”hClockS–eùiÚ
;

143 
RCC_PLLI2SIn™Ty³Def
 
PLLI2S
;

146 
RCC_PLLSAIIn™Ty³Def
 
PLLSAI
;

149 
ušt32_t
 
PLLI2SDivQ
;

153 
ušt32_t
 
PLLSAIDivQ
;

157 
ušt32_t
 
Sai1ClockS–eùiÚ
;

160 
ušt32_t
 
Sai2ClockS–eùiÚ
;

163 
ušt32_t
 
I2sApb1ClockS–eùiÚ
;

166 
ušt32_t
 
I2sApb2ClockS–eùiÚ
;

169 
ušt32_t
 
RTCClockS–eùiÚ
;

172 
ušt32_t
 
SdioClockS–eùiÚ
;

175 
ušt32_t
 
CecClockS–eùiÚ
;

178 
ušt32_t
 
Fmpi2c1ClockS–eùiÚ
;

181 
ušt32_t
 
SpdifClockS–eùiÚ
;

184 
ušt32_t
 
Clk48ClockS–eùiÚ
;

187 
ušt8_t
 
TIMP»sS–eùiÚ
;

189 }
	tRCC_P”hCLKIn™Ty³Def
;

192 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

198 
ušt32_t
 
P”hClockS–eùiÚ
;

201 
ušt32_t
 
I2SClockS–eùiÚ
;

204 
ušt32_t
 
RTCClockS–eùiÚ
;

207 
ušt32_t
 
L±im1ClockS–eùiÚ
;

210 
ušt32_t
 
Fmpi2c1ClockS–eùiÚ
;

212 
ušt8_t
 
TIMP»sS–eùiÚ
;

214 }
	tRCC_P”hCLKIn™Ty³Def
;

217 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

224 
ušt32_t
 
PLLI2SN
;

228 
ušt32_t
 
PLLI2SR
;

232 
ušt32_t
 
PLLI2SQ
;

235 }
	tRCC_PLLI2SIn™Ty³Def
;

242 
ušt32_t
 
PLLSAIN
;

245 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

246 
ušt32_t
 
PLLSAIP
;

251 
ušt32_t
 
PLLSAIQ
;

255 
ušt32_t
 
PLLSAIR
;

259 }
	tRCC_PLLSAIIn™Ty³Def
;

265 
ušt32_t
 
P”hClockS–eùiÚ
;

268 
RCC_PLLI2SIn™Ty³Def
 
PLLI2S
;

271 
RCC_PLLSAIIn™Ty³Def
 
PLLSAI
;

274 
ušt32_t
 
PLLI2SDivQ
;

278 
ušt32_t
 
PLLSAIDivQ
;

282 
ušt32_t
 
PLLSAIDivR
;

285 
ušt32_t
 
RTCClockS–eùiÚ
;

288 
ušt8_t
 
TIMP»sS–eùiÚ
;

290 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

291 
ušt32_t
 
Clk48ClockS–eùiÚ
;

294 
ušt32_t
 
SdioClockS–eùiÚ
;

297 }
	tRCC_P”hCLKIn™Ty³Def
;

300 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

301 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

307 #ià
defšed
(
STM32F411xE
)

308 
ušt32_t
 
PLLI2SM
;

312 
ušt32_t
 
PLLI2SN
;

316 
ušt32_t
 
PLLI2SR
;

320 }
	tRCC_PLLI2SIn™Ty³Def
;

328 
ušt32_t
 
P”hClockS–eùiÚ
;

331 
RCC_PLLI2SIn™Ty³Def
 
PLLI2S
;

334 
ušt32_t
 
RTCClockS–eùiÚ
;

337 }
	tRCC_P”hCLKIn™Ty³Def
;

352 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

353 
	#RCC_PERIPHCLK_I2S
 ((
ušt32_t
)0x00000001)

	)

354 
	#RCC_PERIPHCLK_TIM
 ((
ušt32_t
)0x00000002)

	)

355 
	#RCC_PERIPHCLK_RTC
 ((
ušt32_t
)0x00000004)

	)

356 
	#RCC_PERIPHCLK_FMPI2C1
 ((
ušt32_t
)0x00000008)

	)

357 
	#RCC_PERIPHCLK_LPTIM1
 ((
ušt32_t
)0x00000010)

	)

362 #ià
defšed
(
STM32F446xx
)

363 
	#RCC_PERIPHCLK_I2S_APB1
 ((
ušt32_t
)0x00000001)

	)

364 
	#RCC_PERIPHCLK_I2S_APB2
 ((
ušt32_t
)0x00000002)

	)

365 
	#RCC_PERIPHCLK_SAI1
 ((
ušt32_t
)0x00000004)

	)

366 
	#RCC_PERIPHCLK_SAI2
 ((
ušt32_t
)0x00000008)

	)

367 
	#RCC_PERIPHCLK_TIM
 ((
ušt32_t
)0x00000010)

	)

368 
	#RCC_PERIPHCLK_RTC
 ((
ušt32_t
)0x00000020)

	)

369 
	#RCC_PERIPHCLK_CEC
 ((
ušt32_t
)0x00000040)

	)

370 
	#RCC_PERIPHCLK_FMPI2C1
 ((
ušt32_t
)0x00000080)

	)

371 
	#RCC_PERIPHCLK_CK48
 ((
ušt32_t
)0x00000100)

	)

372 
	#RCC_PERIPHCLK_SDIO
 ((
ušt32_t
)0x00000200)

	)

373 
	#RCC_PERIPHCLK_SPDIFRX
 ((
ušt32_t
)0x00000400)

	)

374 
	#RCC_PERIPHCLK_PLLI2S
 ((
ušt32_t
)0x00000800)

	)

379 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

380 
	#RCC_PERIPHCLK_I2S
 ((
ušt32_t
)0x00000001)

	)

381 
	#RCC_PERIPHCLK_SAI_PLLI2S
 ((
ušt32_t
)0x00000002)

	)

382 
	#RCC_PERIPHCLK_SAI_PLLSAI
 ((
ušt32_t
)0x00000004)

	)

383 
	#RCC_PERIPHCLK_LTDC
 ((
ušt32_t
)0x00000008)

	)

384 
	#RCC_PERIPHCLK_TIM
 ((
ušt32_t
)0x00000010)

	)

385 
	#RCC_PERIPHCLK_RTC
 ((
ušt32_t
)0x00000020)

	)

386 
	#RCC_PERIPHCLK_PLLI2S
 ((
ušt32_t
)0x00000040)

	)

387 
	#RCC_PERIPHCLK_CK48
 ((
ušt32_t
)0x00000080)

	)

388 
	#RCC_PERIPHCLK_SDIO
 ((
ušt32_t
)0x00000100)

	)

393 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

394 
	#RCC_PERIPHCLK_I2S
 ((
ušt32_t
)0x00000001)

	)

395 
	#RCC_PERIPHCLK_SAI_PLLI2S
 ((
ušt32_t
)0x00000002)

	)

396 
	#RCC_PERIPHCLK_SAI_PLLSAI
 ((
ušt32_t
)0x00000004)

	)

397 
	#RCC_PERIPHCLK_LTDC
 ((
ušt32_t
)0x00000008)

	)

398 
	#RCC_PERIPHCLK_TIM
 ((
ušt32_t
)0x00000010)

	)

399 
	#RCC_PERIPHCLK_RTC
 ((
ušt32_t
)0x00000020)

	)

400 
	#RCC_PERIPHCLK_PLLI2S
 ((
ušt32_t
)0x00000040)

	)

405 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
)|| defšed(
STM32F417xx
) ||\

406 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

407 
	#RCC_PERIPHCLK_I2S
 ((
ušt32_t
)0x00000001)

	)

408 
	#RCC_PERIPHCLK_RTC
 ((
ušt32_t
)0x00000002)

	)

409 
	#RCC_PERIPHCLK_PLLI2S
 ((
ušt32_t
)0x00000004)

	)

415 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

416 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

417 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

418 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

422 
	#RCC_I2SCLKSOURCE_PLLI2S
 ((
ušt32_t
)0x00000000)

	)

423 
	#RCC_I2SCLKSOURCE_EXT
 ((
ušt32_t
)0x00000001)

	)

428 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

433 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
) ||\

434 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

435 
	#RCC_PLLSAIDIVR_2
 ((
ušt32_t
)0x00000000)

	)

436 
	#RCC_PLLSAIDIVR_4
 ((
ušt32_t
)0x00010000)

	)

437 
	#RCC_PLLSAIDIVR_8
 ((
ušt32_t
)0x00020000)

	)

438 
	#RCC_PLLSAIDIVR_16
 ((
ušt32_t
)0x00030000)

	)

447 #ià
defšed
(
STM32F446xx
)

448 
	#RCC_PLLI2SP_DIV2
 ((
ušt32_t
)0x00000002)

	)

449 
	#RCC_PLLI2SP_DIV4
 ((
ušt32_t
)0x00000004)

	)

450 
	#RCC_PLLI2SP_DIV6
 ((
ušt32_t
)0x00000006)

	)

451 
	#RCC_PLLI2SP_DIV8
 ((
ušt32_t
)0x00000008)

	)

460 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

461 
	#RCC_PLLSAIP_DIV2
 ((
ušt32_t
)0x00000002)

	)

462 
	#RCC_PLLSAIP_DIV4
 ((
ušt32_t
)0x00000004)

	)

463 
	#RCC_PLLSAIP_DIV6
 ((
ušt32_t
)0x00000006)

	)

464 
	#RCC_PLLSAIP_DIV8
 ((
ušt32_t
)0x00000008)

	)

470 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

474 
	#RCC_SAIACLKSOURCE_PLLSAI
 ((
ušt32_t
)0x00000000)

	)

475 
	#RCC_SAIACLKSOURCE_PLLI2S
 ((
ušt32_t
)0x00100000)

	)

476 
	#RCC_SAIACLKSOURCE_EXT
 ((
ušt32_t
)0x00200000)

	)

484 
	#RCC_SAIBCLKSOURCE_PLLSAI
 ((
ušt32_t
)0x00000000)

	)

485 
	#RCC_SAIBCLKSOURCE_PLLI2S
 ((
ušt32_t
)0x00400000)

	)

486 
	#RCC_SAIBCLKSOURCE_EXT
 ((
ušt32_t
)0x00800000)

	)

492 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

496 
	#RCC_CK48CLKSOURCE_PLLQ
 ((
ušt32_t
)0x00000000)

	)

497 
	#RCC_CK48CLKSOURCE_PLLSAIP
 ((
ušt32_t
)
RCC_DCKCFGR_CK48MSEL
)

	)

505 
	#RCC_SDIOCLKSOURCE_CK48
 ((
ušt32_t
)0x00000000)

	)

506 
	#RCC_SDIOCLKSOURCE_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR_SDIOSEL
)

	)

514 
	#RCC_DSICLKSOURCE_DSIPHY
 ((
ušt32_t
)0x00000000)

	)

515 
	#RCC_DSICLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_DSISEL
)

	)

521 #ià
defšed
(
STM32F446xx
)

525 
	#RCC_SAI1CLKSOURCE_PLLSAI
 ((
ušt32_t
)0x00000000)

	)

526 
	#RCC_SAI1CLKSOURCE_PLLI2S
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1SRC_0
)

	)

527 
	#RCC_SAI1CLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1SRC_1
)

	)

528 
	#RCC_SAI1CLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1SRC
)

	)

536 
	#RCC_SAI2CLKSOURCE_PLLSAI
 ((
ušt32_t
)0x00000000)

	)

537 
	#RCC_SAI2CLKSOURCE_PLLI2S
 ((
ušt32_t
)
RCC_DCKCFGR_SAI2SRC_0
)

	)

538 
	#RCC_SAI2CLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_SAI2SRC_1
)

	)

539 
	#RCC_SAI2CLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_SAI2SRC
)

	)

547 
	#RCC_I2SAPB1CLKSOURCE_PLLI2S
 ((
ušt32_t
)0x00000000)

	)

548 
	#RCC_I2SAPB1CLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_I2S1SRC_0
)

	)

549 
	#RCC_I2SAPB1CLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_I2S1SRC_1
)

	)

550 
	#RCC_I2SAPB1CLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_I2S1SRC
)

	)

558 
	#RCC_I2SAPB2CLKSOURCE_PLLI2S
 ((
ušt32_t
)0x00000000)

	)

559 
	#RCC_I2SAPB2CLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_I2S2SRC_0
)

	)

560 
	#RCC_I2SAPB2CLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_I2S2SRC_1
)

	)

561 
	#RCC_I2SAPB2CLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_I2S2SRC
)

	)

569 
	#RCC_FMPI2C1CLKSOURCE_APB
 ((
ušt32_t
)0x00000000)

	)

570 
	#RCC_FMPI2C1CLKSOURCE_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_0
)

	)

571 
	#RCC_FMPI2C1CLKSOURCE_HSI
 ((
ušt32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_1
)

	)

579 
	#RCC_CECCLKSOURCE_HSI
 ((
ušt32_t
)0x00000000)

	)

580 
	#RCC_CECCLKSOURCE_LSE
 ((
ušt32_t
)
RCC_DCKCFGR2_CECSEL
)

	)

588 
	#RCC_CK48CLKSOURCE_PLLQ
 ((
ušt32_t
)0x00000000)

	)

589 
	#RCC_CK48CLKSOURCE_PLLSAIP
 ((
ušt32_t
)
RCC_DCKCFGR2_CK48MSEL
)

	)

597 
	#RCC_SDIOCLKSOURCE_CK48
 ((
ušt32_t
)0x00000000)

	)

598 
	#RCC_SDIOCLKSOURCE_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR2_SDIOSEL
)

	)

606 
	#RCC_SPDIFRXCLKSOURCE_PLLR
 ((
ušt32_t
)0x00000000)

	)

607 
	#RCC_SPDIFRXCLKSOURCE_PLLI2SP
 ((
ušt32_t
)
RCC_DCKCFGR2_SPDIFRXSEL
)

	)

614 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

619 
	#RCC_I2SAPBCLKSOURCE_PLLR
 ((
ušt32_t
)0x00000000)

	)

620 
	#RCC_I2SAPBCLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_I2SSRC_0
)

	)

621 
	#RCC_I2SAPBCLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_I2SSRC_1
)

	)

629 
	#RCC_FMPI2C1CLKSOURCE_APB
 ((
ušt32_t
)0x00000000)

	)

630 
	#RCC_FMPI2C1CLKSOURCE_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_0
)

	)

631 
	#RCC_FMPI2C1CLKSOURCE_HSI
 ((
ušt32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_1
)

	)

639 
	#RCC_LPTIM1CLKSOURCE_PCLK
 ((
ušt32_t
)0x00000000)

	)

640 
	#RCC_LPTIM1CLKSOURCE_HSI
 ((
ušt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_0
)

	)

641 
	#RCC_LPTIM1CLKSOURCE_LSI
 ((
ušt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_1
)

	)

642 
	#RCC_LPTIM1CLKSOURCE_LSE
 ((
ušt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_0
 | 
RCC_DCKCFGR2_LPTIM1SEL_1
)

	)

650 
	#RCC_TIMPRES_DESACTIVATED
 ((
ušt8_t
)0x00)

	)

651 
	#RCC_TIMPRES_ACTIVATED
 ((
ušt8_t
)0x01)

	)

657 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

658 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) ||\

659 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

663 
	#RCC_TIMPRES_DESACTIVATED
 ((
ušt8_t
)0x00)

	)

664 
	#RCC_TIMPRES_ACTIVATED
 ((
ušt8_t
)0x01)

	)

669 
STM32F410xx
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

671 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F411xE
) ||\

672 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

676 
	#RCC_LSE_LOWPOWER_MODE
 ((
ušt8_t
)0x00)

	)

677 
	#RCC_LSE_HIGHDRIVE_MODE
 ((
ušt8_t
)0x01)

	)

684 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

685 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

686 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

687 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

691 
	#RCC_MCO2SOURCE_SYSCLK
 ((
ušt32_t
)0x00000000)

	)

692 
	#RCC_MCO2SOURCE_PLLI2SCLK
 
RCC_CFGR_MCO2_0


	)

693 
	#RCC_MCO2SOURCE_HSE
 
RCC_CFGR_MCO2_1


	)

694 
	#RCC_MCO2SOURCE_PLLCLK
 
RCC_CFGR_MCO2


	)

699 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

701 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

705 
	#RCC_MCO2SOURCE_SYSCLK
 ((
ušt32_t
)0x00000000)

	)

706 
	#RCC_MCO2SOURCE_I2SCLK
 
RCC_CFGR_MCO2_0


	)

707 
	#RCC_MCO2SOURCE_HSE
 
RCC_CFGR_MCO2_1


	)

708 
	#RCC_MCO2SOURCE_PLLCLK
 
RCC_CFGR_MCO2


	)

723 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

730 
	#__HAL_RCC_BKPSRAM_CLK_ENABLE
() do { \

731 
__IO
 
ušt32_t
 
tm´eg
; \

732 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_BKPSRAMEN
);\

734 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_BKPSRAMEN
);\

735 
	`UNUSED
(
tm´eg
); \

736 } 0)

	)

737 
	#__HAL_RCC_CCMDATARAMEN_CLK_ENABLE
() do { \

738 
__IO
 
ušt32_t
 
tm´eg
; \

739 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

741 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

742 
	`UNUSED
(
tm´eg
); \

743 } 0)

	)

744 
	#__HAL_RCC_CRC_CLK_ENABLE
() do { \

745 
__IO
 
ušt32_t
 
tm´eg
; \

746 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

748 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

749 
	`UNUSED
(
tm´eg
); \

750 } 0)

	)

751 
	#__HAL_RCC_GPIOD_CLK_ENABLE
() do { \

752 
__IO
 
ušt32_t
 
tm´eg
; \

753 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

755 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

756 
	`UNUSED
(
tm´eg
); \

757 } 0)

	)

758 
	#__HAL_RCC_GPIOE_CLK_ENABLE
() do { \

759 
__IO
 
ušt32_t
 
tm´eg
; \

760 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

762 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

763 
	`UNUSED
(
tm´eg
); \

764 } 0)

	)

765 
	#__HAL_RCC_GPIOI_CLK_ENABLE
() do { \

766 
__IO
 
ušt32_t
 
tm´eg
; \

767 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOIEN
);\

769 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOIEN
);\

770 
	`UNUSED
(
tm´eg
); \

771 } 0)

	)

772 
	#__HAL_RCC_GPIOF_CLK_ENABLE
() do { \

773 
__IO
 
ušt32_t
 
tm´eg
; \

774 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

776 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

777 
	`UNUSED
(
tm´eg
); \

778 } 0)

	)

779 
	#__HAL_RCC_GPIOG_CLK_ENABLE
() do { \

780 
__IO
 
ušt32_t
 
tm´eg
; \

781 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

783 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

784 
	`UNUSED
(
tm´eg
); \

785 } 0)

	)

786 
	#__HAL_RCC_GPIOJ_CLK_ENABLE
() do { \

787 
__IO
 
ušt32_t
 
tm´eg
; \

788 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOJEN
);\

790 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOJEN
);\

791 
	`UNUSED
(
tm´eg
); \

792 } 0)

	)

793 
	#__HAL_RCC_GPIOK_CLK_ENABLE
() do { \

794 
__IO
 
ušt32_t
 
tm´eg
; \

795 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOKEN
);\

797 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOKEN
);\

798 
	`UNUSED
(
tm´eg
); \

799 } 0)

	)

800 
	#__HAL_RCC_DMA2D_CLK_ENABLE
() do { \

801 
__IO
 
ušt32_t
 
tm´eg
; \

802 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_DMA2DEN
);\

804 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_DMA2DEN
);\

805 
	`UNUSED
(
tm´eg
); \

806 } 0)

	)

807 
	#__HAL_RCC_ETHMAC_CLK_ENABLE
() do { \

808 
__IO
 
ušt32_t
 
tm´eg
; \

809 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACEN
);\

811 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACEN
);\

812 
	`UNUSED
(
tm´eg
); \

813 } 0)

	)

814 
	#__HAL_RCC_ETHMACTX_CLK_ENABLE
() do { \

815 
__IO
 
ušt32_t
 
tm´eg
; \

816 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACTXEN
);\

818 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACTXEN
);\

819 
	`UNUSED
(
tm´eg
); \

820 } 0)

	)

821 
	#__HAL_RCC_ETHMACRX_CLK_ENABLE
() do { \

822 
__IO
 
ušt32_t
 
tm´eg
; \

823 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACRXEN
);\

825 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACRXEN
);\

826 
	`UNUSED
(
tm´eg
); \

827 } 0)

	)

828 
	#__HAL_RCC_ETHMACPTP_CLK_ENABLE
() do { \

829 
__IO
 
ušt32_t
 
tm´eg
; \

830 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACPTPEN
);\

832 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACPTPEN
);\

833 
	`UNUSED
(
tm´eg
); \

834 } 0)

	)

835 
	#__HAL_RCC_USB_OTG_HS_CLK_ENABLE
() do { \

836 
__IO
 
ušt32_t
 
tm´eg
; \

837 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSEN
);\

839 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSEN
);\

840 
	`UNUSED
(
tm´eg
); \

841 } 0)

	)

842 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE
() do { \

843 
__IO
 
ušt32_t
 
tm´eg
; \

844 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSULPIEN
);\

846 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSULPIEN
);\

847 
	`UNUSED
(
tm´eg
); \

848 } 0)

	)

849 
	#__HAL_RCC_GPIOD_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIODEN
))

	)

850 
	#__HAL_RCC_GPIOE_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOEEN
))

	)

851 
	#__HAL_RCC_GPIOF_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOFEN
))

	)

852 
	#__HAL_RCC_GPIOG_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOGEN
))

	)

853 
	#__HAL_RCC_GPIOI_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOIEN
))

	)

854 
	#__HAL_RCC_GPIOJ_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOJEN
))

	)

855 
	#__HAL_RCC_GPIOK_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOKEN
))

	)

856 
	#__HAL_RCC_DMA2D_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_DMA2DEN
))

	)

857 
	#__HAL_RCC_ETHMAC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACEN
))

	)

858 
	#__HAL_RCC_ETHMACTX_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACTXEN
))

	)

859 
	#__HAL_RCC_ETHMACRX_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACRXEN
))

	)

860 
	#__HAL_RCC_ETHMACPTP_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACPTPEN
))

	)

861 
	#__HAL_RCC_USB_OTG_HS_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_OTGHSEN
))

	)

862 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_OTGHSULPIEN
))

	)

863 
	#__HAL_RCC_BKPSRAM_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_BKPSRAMEN
))

	)

864 
	#__HAL_RCC_CCMDATARAMEN_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CCMDATARAMEN
))

	)

865 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CRCEN
))

	)

870 
	#__HAL_RCC_ETH_CLK_ENABLE
() do { \

871 
	`__HAL_RCC_ETHMAC_CLK_ENABLE
(); \

872 
	`__HAL_RCC_ETHMACTX_CLK_ENABLE
(); \

873 
	`__HAL_RCC_ETHMACRX_CLK_ENABLE
(); \

874 } 0)

	)

878 
	#__HAL_RCC_ETH_CLK_DISABLE
() do { \

879 
	`__HAL_RCC_ETHMACTX_CLK_DISABLE
(); \

880 
	`__HAL_RCC_ETHMACRX_CLK_DISABLE
(); \

881 
	`__HAL_RCC_ETHMAC_CLK_DISABLE
(); \

882 } 0)

	)

893 
	#__HAL_RCC_DCMI_CLK_ENABLE
() do { \

894 
__IO
 
ušt32_t
 
tm´eg
; \

895 
	`SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_DCMIEN
);\

897 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_DCMIEN
);\

898 
	`UNUSED
(
tm´eg
); \

899 } 0)

	)

900 
	#__HAL_RCC_DCMI_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_DCMIEN
))

	)

902 #ià
defšed
(
STM32F437xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F479xx
)

903 
	#__HAL_RCC_CRYP_CLK_ENABLE
() do { \

904 
__IO
 
ušt32_t
 
tm´eg
; \

905 
	`SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_CRYPEN
);\

907 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_CRYPEN
);\

908 
	`UNUSED
(
tm´eg
); \

909 } 0)

	)

910 
	#__HAL_RCC_HASH_CLK_ENABLE
() do { \

911 
__IO
 
ušt32_t
 
tm´eg
; \

912 
	`SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_HASHEN
);\

914 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_HASHEN
);\

915 
	`UNUSED
(
tm´eg
); \

916 } 0)

	)

918 
	#__HAL_RCC_CRYP_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_CRYPEN
))

	)

919 
	#__HAL_RCC_HASH_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_HASHEN
))

	)

932 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
(èdØ{(
RCC
->
AHB2ENR
 |ð(
RCC_AHB2ENR_OTGFSEN
));\

933 
	`__HAL_RCC_SYSCFG_CLK_ENABLE
();\

934 }0)

	)

936 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(èdØ{ (
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_OTGFSEN
));\

937 
	`__HAL_RCC_SYSCFG_CLK_DISABLE
();\

938 }0)

	)

940 
	#__HAL_RCC_RNG_CLK_ENABLE
() do { \

941 
__IO
 
ušt32_t
 
tm´eg
; \

942 
	`SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

944 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

945 
	`UNUSED
(
tm´eg
); \

946 } 0)

	)

947 
	#__HAL_RCC_RNG_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_RNGEN
))

	)

958 
	#__HAL_RCC_FMC_CLK_ENABLE
() do { \

959 
__IO
 
ušt32_t
 
tm´eg
; \

960 
	`SET_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);\

962 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);\

963 
	`UNUSED
(
tm´eg
); \

964 } 0)

	)

965 
	#__HAL_RCC_FMC_CLK_DISABLE
(è(
RCC
->
AHB3ENR
 &ð~(
RCC_AHB3ENR_FMCEN
))

	)

966 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

967 
	#__HAL_RCC_QSPI_CLK_ENABLE
() do { \

968 
__IO
 
ušt32_t
 
tm´eg
; \

969 
	`SET_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_QSPIEN
);\

971 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_QSPIEN
);\

972 
	`UNUSED
(
tm´eg
); \

973 } 0)

	)

974 
	#__HAL_RCC_QSPI_CLK_DISABLE
(è(
RCC
->
AHB3ENR
 &ð~(
RCC_AHB3ENR_QSPIEN
))

	)

986 
	#__HAL_RCC_TIM6_CLK_ENABLE
() do { \

987 
__IO
 
ušt32_t
 
tm´eg
; \

988 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

990 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

991 
	`UNUSED
(
tm´eg
); \

992 } 0)

	)

993 
	#__HAL_RCC_TIM7_CLK_ENABLE
() do { \

994 
__IO
 
ušt32_t
 
tm´eg
; \

995 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

997 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

998 
	`UNUSED
(
tm´eg
); \

999 } 0)

	)

1000 
	#__HAL_RCC_TIM12_CLK_ENABLE
() do { \

1001 
__IO
 
ušt32_t
 
tm´eg
; \

1002 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

1004 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

1005 
	`UNUSED
(
tm´eg
); \

1006 } 0)

	)

1007 
	#__HAL_RCC_TIM13_CLK_ENABLE
() do { \

1008 
__IO
 
ušt32_t
 
tm´eg
; \

1009 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

1011 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

1012 
	`UNUSED
(
tm´eg
); \

1013 } 0)

	)

1014 
	#__HAL_RCC_TIM14_CLK_ENABLE
() do { \

1015 
__IO
 
ušt32_t
 
tm´eg
; \

1016 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

1018 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

1019 
	`UNUSED
(
tm´eg
); \

1020 } 0)

	)

1021 
	#__HAL_RCC_TIM14_CLK_ENABLE
() do { \

1022 
__IO
 
ušt32_t
 
tm´eg
; \

1023 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

1025 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

1026 
	`UNUSED
(
tm´eg
); \

1027 } 0)

	)

1028 
	#__HAL_RCC_USART3_CLK_ENABLE
() do { \

1029 
__IO
 
ušt32_t
 
tm´eg
; \

1030 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

1032 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

1033 
	`UNUSED
(
tm´eg
); \

1034 } 0)

	)

1035 
	#__HAL_RCC_UART4_CLK_ENABLE
() do { \

1036 
__IO
 
ušt32_t
 
tm´eg
; \

1037 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

1039 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

1040 
	`UNUSED
(
tm´eg
); \

1041 } 0)

	)

1042 
	#__HAL_RCC_UART5_CLK_ENABLE
() do { \

1043 
__IO
 
ušt32_t
 
tm´eg
; \

1044 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

1046 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

1047 
	`UNUSED
(
tm´eg
); \

1048 } 0)

	)

1049 
	#__HAL_RCC_CAN1_CLK_ENABLE
() do { \

1050 
__IO
 
ušt32_t
 
tm´eg
; \

1051 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

1053 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

1054 
	`UNUSED
(
tm´eg
); \

1055 } 0)

	)

1056 
	#__HAL_RCC_CAN2_CLK_ENABLE
() do { \

1057 
__IO
 
ušt32_t
 
tm´eg
; \

1058 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

1060 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

1061 
	`UNUSED
(
tm´eg
); \

1062 } 0)

	)

1063 
	#__HAL_RCC_DAC_CLK_ENABLE
() do { \

1064 
__IO
 
ušt32_t
 
tm´eg
; \

1065 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

1067 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

1068 
	`UNUSED
(
tm´eg
); \

1069 } 0)

	)

1070 
	#__HAL_RCC_UART7_CLK_ENABLE
() do { \

1071 
__IO
 
ušt32_t
 
tm´eg
; \

1072 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART7EN
);\

1074 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART7EN
);\

1075 
	`UNUSED
(
tm´eg
); \

1076 } 0)

	)

1077 
	#__HAL_RCC_UART8_CLK_ENABLE
() do { \

1078 
__IO
 
ušt32_t
 
tm´eg
; \

1079 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART8EN
);\

1081 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART8EN
);\

1082 
	`UNUSED
(
tm´eg
); \

1083 } 0)

	)

1084 
	#__HAL_RCC_TIM2_CLK_ENABLE
() do { \

1085 
__IO
 
ušt32_t
 
tm´eg
; \

1086 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

1088 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

1089 
	`UNUSED
(
tm´eg
); \

1090 } 0)

	)

1091 
	#__HAL_RCC_TIM3_CLK_ENABLE
() do { \

1092 
__IO
 
ušt32_t
 
tm´eg
; \

1093 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

1095 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

1096 
	`UNUSED
(
tm´eg
); \

1097 } 0)

	)

1098 
	#__HAL_RCC_TIM4_CLK_ENABLE
() do { \

1099 
__IO
 
ušt32_t
 
tm´eg
; \

1100 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

1102 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

1103 
	`UNUSED
(
tm´eg
); \

1104 } 0)

	)

1105 
	#__HAL_RCC_SPI3_CLK_ENABLE
() do { \

1106 
__IO
 
ušt32_t
 
tm´eg
; \

1107 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

1109 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

1110 
	`UNUSED
(
tm´eg
); \

1111 } 0)

	)

1112 
	#__HAL_RCC_I2C3_CLK_ENABLE
() do { \

1113 
__IO
 
ušt32_t
 
tm´eg
; \

1114 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

1116 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

1117 
	`UNUSED
(
tm´eg
); \

1118 } 0)

	)

1119 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM2EN
))

	)

1120 
	#__HAL_RCC_TIM3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM3EN
))

	)

1121 
	#__HAL_RCC_TIM4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM4EN
))

	)

1122 
	#__HAL_RCC_SPI3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI3EN
))

	)

1123 
	#__HAL_RCC_I2C3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C3EN
))

	)

1124 
	#__HAL_RCC_TIM6_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM6EN
))

	)

1125 
	#__HAL_RCC_TIM7_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM7EN
))

	)

1126 
	#__HAL_RCC_TIM12_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM12EN
))

	)

1127 
	#__HAL_RCC_TIM13_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM13EN
))

	)

1128 
	#__HAL_RCC_TIM14_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM14EN
))

	)

1129 
	#__HAL_RCC_USART3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART3EN
))

	)

1130 
	#__HAL_RCC_UART4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART4EN
))

	)

1131 
	#__HAL_RCC_UART5_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART5EN
))

	)

1132 
	#__HAL_RCC_CAN1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN1EN
))

	)

1133 
	#__HAL_RCC_CAN2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN2EN
))

	)

1134 
	#__HAL_RCC_DAC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_DACEN
))

	)

1135 
	#__HAL_RCC_UART7_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART7EN
))

	)

1136 
	#__HAL_RCC_UART8_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART8EN
))

	)

1147 
	#__HAL_RCC_TIM8_CLK_ENABLE
() do { \

1148 
__IO
 
ušt32_t
 
tm´eg
; \

1149 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

1151 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

1152 
	`UNUSED
(
tm´eg
); \

1153 } 0)

	)

1154 
	#__HAL_RCC_ADC2_CLK_ENABLE
() do { \

1155 
__IO
 
ušt32_t
 
tm´eg
; \

1156 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC2EN
);\

1158 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC2EN
);\

1159 
	`UNUSED
(
tm´eg
); \

1160 } 0)

	)

1161 
	#__HAL_RCC_ADC3_CLK_ENABLE
() do { \

1162 
__IO
 
ušt32_t
 
tm´eg
; \

1163 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC3EN
);\

1165 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC3EN
);\

1166 
	`UNUSED
(
tm´eg
); \

1167 } 0)

	)

1168 
	#__HAL_RCC_SPI5_CLK_ENABLE
() do { \

1169 
__IO
 
ušt32_t
 
tm´eg
; \

1170 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

1172 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

1173 
	`UNUSED
(
tm´eg
); \

1174 } 0)

	)

1175 
	#__HAL_RCC_SPI6_CLK_ENABLE
() do { \

1176 
__IO
 
ušt32_t
 
tm´eg
; \

1177 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI6EN
);\

1179 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI6EN
);\

1180 
	`UNUSED
(
tm´eg
); \

1181 } 0)

	)

1182 
	#__HAL_RCC_SAI1_CLK_ENABLE
() do { \

1183 
__IO
 
ušt32_t
 
tm´eg
; \

1184 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI1EN
);\

1186 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI1EN
);\

1187 
	`UNUSED
(
tm´eg
); \

1188 } 0)

	)

1189 
	#__HAL_RCC_SDIO_CLK_ENABLE
() do { \

1190 
__IO
 
ušt32_t
 
tm´eg
; \

1191 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

1193 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

1194 
	`UNUSED
(
tm´eg
); \

1195 } 0)

	)

1196 
	#__HAL_RCC_SPI4_CLK_ENABLE
() do { \

1197 
__IO
 
ušt32_t
 
tm´eg
; \

1198 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

1200 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

1201 
	`UNUSED
(
tm´eg
); \

1202 } 0)

	)

1203 
	#__HAL_RCC_TIM10_CLK_ENABLE
() do { \

1204 
__IO
 
ušt32_t
 
tm´eg
; \

1205 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

1207 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

1208 
	`UNUSED
(
tm´eg
); \

1209 } 0)

	)

1210 
	#__HAL_RCC_SDIO_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SDIOEN
))

	)

1211 
	#__HAL_RCC_SPI4_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI4EN
))

	)

1212 
	#__HAL_RCC_TIM10_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM10EN
))

	)

1213 
	#__HAL_RCC_TIM8_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM8EN
))

	)

1214 
	#__HAL_RCC_ADC2_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC2EN
))

	)

1215 
	#__HAL_RCC_ADC3_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC3EN
))

	)

1216 
	#__HAL_RCC_SPI5_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI5EN
))

	)

1217 
	#__HAL_RCC_SPI6_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI6EN
))

	)

1218 
	#__HAL_RCC_SAI1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SAI1EN
))

	)

1220 #ià
defšed
(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

1221 
	#__HAL_RCC_LTDC_CLK_ENABLE
() do { \

1222 
__IO
 
ušt32_t
 
tm´eg
; \

1223 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_LTDCEN
);\

1225 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_LTDCEN
);\

1226 
	`UNUSED
(
tm´eg
); \

1227 } 0)

	)

1229 
	#__HAL_RCC_LTDC_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_LTDCEN
))

	)

1232 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1233 
	#__HAL_RCC_DSI_CLK_ENABLE
() do { \

1234 
__IO
 
ušt32_t
 
tm´eg
; \

1235 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_DSIEN
);\

1237 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_DSIEN
);\

1238 
	`UNUSED
(
tm´eg
); \

1239 } 0)

	)

1241 
	#__HAL_RCC_DSI_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_DSIEN
))

	)

1250 
	#__HAL_RCC_GPIOD_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIODRST
))

	)

1251 
	#__HAL_RCC_GPIOE_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOERST
))

	)

1252 
	#__HAL_RCC_GPIOF_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOFRST
))

	)

1253 
	#__HAL_RCC_GPIOG_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOGRST
))

	)

1254 
	#__HAL_RCC_GPIOI_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOIRST
))

	)

1255 
	#__HAL_RCC_ETHMAC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_ETHMACRST
))

	)

1256 
	#__HAL_RCC_USB_OTG_HS_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_OTGHRST
))

	)

1257 
	#__HAL_RCC_GPIOJ_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOJRST
))

	)

1258 
	#__HAL_RCC_GPIOK_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOKRST
))

	)

1259 
	#__HAL_RCC_DMA2D_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_DMA2DRST
))

	)

1260 
	#__HAL_RCC_CRC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_CRCRST
))

	)

1262 
	#__HAL_RCC_GPIOD_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIODRST
))

	)

1263 
	#__HAL_RCC_GPIOE_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOERST
))

	)

1264 
	#__HAL_RCC_GPIOF_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOFRST
))

	)

1265 
	#__HAL_RCC_GPIOG_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOGRST
))

	)

1266 
	#__HAL_RCC_GPIOI_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOIRST
))

	)

1267 
	#__HAL_RCC_ETHMAC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_ETHMACRST
))

	)

1268 
	#__HAL_RCC_USB_OTG_HS_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_OTGHRST
))

	)

1269 
	#__HAL_RCC_GPIOJ_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOJRST
))

	)

1270 
	#__HAL_RCC_GPIOK_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOKRST
))

	)

1271 
	#__HAL_RCC_DMA2D_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_DMA2DRST
))

	)

1272 
	#__HAL_RCC_CRC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_CRCRST
))

	)

1281 
	#__HAL_RCC_AHB2_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 = 0xFFFFFFFF)

	)

1282 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_OTGFSRST
))

	)

1283 
	#__HAL_RCC_RNG_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_RNGRST
))

	)

1284 
	#__HAL_RCC_DCMI_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_DCMIRST
))

	)

1286 
	#__HAL_RCC_AHB2_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 = 0x00)

	)

1287 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_OTGFSRST
))

	)

1288 
	#__HAL_RCC_RNG_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_RNGRST
))

	)

1289 
	#__HAL_RCC_DCMI_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_DCMIRST
))

	)

1291 #ià
defšed
(
STM32F437xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F479xx
)

1292 
	#__HAL_RCC_CRYP_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_CRYPRST
))

	)

1293 
	#__HAL_RCC_HASH_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_HASHRST
))

	)

1295 
	#__HAL_RCC_CRYP_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_CRYPRST
))

	)

1296 
	#__HAL_RCC_HASH_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_HASHRST
))

	)

1306 
	#__HAL_RCC_AHB3_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 = 0xFFFFFFFF)

	)

1307 
	#__HAL_RCC_AHB3_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 = 0x00)

	)

1308 
	#__HAL_RCC_FMC_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 |ð(
RCC_AHB3RSTR_FMCRST
))

	)

1309 
	#__HAL_RCC_FMC_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 &ð~(
RCC_AHB3RSTR_FMCRST
))

	)

1311 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1312 
	#__HAL_RCC_QSPI_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 |ð(
RCC_AHB3RSTR_QSPIRST
))

	)

1313 
	#__HAL_RCC_QSPI_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 &ð~(
RCC_AHB3RSTR_QSPIRST
))

	)

1322 
	#__HAL_RCC_TIM6_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM6RST
))

	)

1323 
	#__HAL_RCC_TIM7_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM7RST
))

	)

1324 
	#__HAL_RCC_TIM12_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM12RST
))

	)

1325 
	#__HAL_RCC_TIM13_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM13RST
))

	)

1326 
	#__HAL_RCC_TIM14_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM14RST
))

	)

1327 
	#__HAL_RCC_USART3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USART3RST
))

	)

1328 
	#__HAL_RCC_UART4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART4RST
))

	)

1329 
	#__HAL_RCC_UART5_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART5RST
))

	)

1330 
	#__HAL_RCC_CAN1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN1RST
))

	)

1331 
	#__HAL_RCC_CAN2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN2RST
))

	)

1332 
	#__HAL_RCC_DAC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_DACRST
))

	)

1333 
	#__HAL_RCC_UART7_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART7RST
))

	)

1334 
	#__HAL_RCC_UART8_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART8RST
))

	)

1335 
	#__HAL_RCC_TIM2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM2RST
))

	)

1336 
	#__HAL_RCC_TIM3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM3RST
))

	)

1337 
	#__HAL_RCC_TIM4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM4RST
))

	)

1338 
	#__HAL_RCC_SPI3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI3RST
))

	)

1339 
	#__HAL_RCC_I2C3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C3RST
))

	)

1341 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM2RST
))

	)

1342 
	#__HAL_RCC_TIM3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM3RST
))

	)

1343 
	#__HAL_RCC_TIM4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM4RST
))

	)

1344 
	#__HAL_RCC_SPI3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI3RST
))

	)

1345 
	#__HAL_RCC_I2C3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C3RST
))

	)

1346 
	#__HAL_RCC_TIM6_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM6RST
))

	)

1347 
	#__HAL_RCC_TIM7_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM7RST
))

	)

1348 
	#__HAL_RCC_TIM12_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM12RST
))

	)

1349 
	#__HAL_RCC_TIM13_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM13RST
))

	)

1350 
	#__HAL_RCC_TIM14_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM14RST
))

	)

1351 
	#__HAL_RCC_USART3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USART3RST
))

	)

1352 
	#__HAL_RCC_UART4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART4RST
))

	)

1353 
	#__HAL_RCC_UART5_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART5RST
))

	)

1354 
	#__HAL_RCC_CAN1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN1RST
))

	)

1355 
	#__HAL_RCC_CAN2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN2RST
))

	)

1356 
	#__HAL_RCC_DAC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_DACRST
))

	)

1357 
	#__HAL_RCC_UART7_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART7RST
))

	)

1358 
	#__HAL_RCC_UART8_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART8RST
))

	)

1366 
	#__HAL_RCC_TIM8_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM8RST
))

	)

1367 
	#__HAL_RCC_SPI5_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI5RST
))

	)

1368 
	#__HAL_RCC_SPI6_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI6RST
))

	)

1369 
	#__HAL_RCC_SAI1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SAI1RST
))

	)

1370 
	#__HAL_RCC_SDIO_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SDIORST
))

	)

1371 
	#__HAL_RCC_SPI4_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI4RST
))

	)

1372 
	#__HAL_RCC_TIM10_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM10RST
))

	)

1374 
	#__HAL_RCC_SDIO_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SDIORST
))

	)

1375 
	#__HAL_RCC_SPI4_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI4RST
))

	)

1376 
	#__HAL_RCC_TIM10_RELEASE_RESET
()(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM10RST
))

	)

1377 
	#__HAL_RCC_TIM8_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM8RST
))

	)

1378 
	#__HAL_RCC_SPI5_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI5RST
))

	)

1379 
	#__HAL_RCC_SPI6_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI6RST
))

	)

1380 
	#__HAL_RCC_SAI1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SAI1RST
))

	)

1382 #ià
defšed
(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

1383 
	#__HAL_RCC_LTDC_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_LTDCRST
))

	)

1384 
	#__HAL_RCC_LTDC_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_LTDCRST
))

	)

1387 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1388 
	#__HAL_RCC_DSI_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_DSIRST
))

	)

1389 
	#__HAL_RCC_DSI_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_DSIRST
))

	)

1402 
	#__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIODLPEN
))

	)

1403 
	#__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOELPEN
))

	)

1404 
	#__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

1405 
	#__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

1406 
	#__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOILPEN
))

	)

1407 
	#__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

1408 
	#__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACLPEN
))

	)

1409 
	#__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACTXLPEN
))

	)

1410 
	#__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACRXLPEN
))

	)

1411 
	#__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACPTPLPEN
))

	)

1412 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_OTGHSLPEN
))

	)

1413 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_OTGHSULPILPEN
))

	)

1414 
	#__HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOJLPEN
))

	)

1415 
	#__HAL_RCC_GPIOK_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOKLPEN
))

	)

1416 
	#__HAL_RCC_SRAM3_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM3LPEN
))

	)

1417 
	#__HAL_RCC_DMA2D_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_DMA2DLPEN
))

	)

1418 
	#__HAL_RCC_CRC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_CRCLPEN
))

	)

1419 
	#__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_FLITFLPEN
))

	)

1420 
	#__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

1421 
	#__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_BKPSRAMLPEN
))

	)

1423 
	#__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIODLPEN
))

	)

1424 
	#__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOELPEN
))

	)

1425 
	#__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

1426 
	#__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

1427 
	#__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOILPEN
))

	)

1428 
	#__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

1429 
	#__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACLPEN
))

	)

1430 
	#__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACTXLPEN
))

	)

1431 
	#__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACRXLPEN
))

	)

1432 
	#__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACPTPLPEN
))

	)

1433 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_OTGHSLPEN
))

	)

1434 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_OTGHSULPILPEN
))

	)

1435 
	#__HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOJLPEN
))

	)

1436 
	#__HAL_RCC_GPIOK_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOKLPEN
))

	)

1437 
	#__HAL_RCC_DMA2D_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_DMA2DLPEN
))

	)

1438 
	#__HAL_RCC_CRC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_CRCLPEN
))

	)

1439 
	#__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_FLITFLPEN
))

	)

1440 
	#__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

1441 
	#__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_BKPSRAMLPEN
))

	)

1454 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

1455 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

1457 
	#__HAL_RCC_RNG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_RNGLPEN
))

	)

1458 
	#__HAL_RCC_RNG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_RNGLPEN
))

	)

1460 
	#__HAL_RCC_DCMI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_DCMILPEN
))

	)

1461 
	#__HAL_RCC_DCMI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_DCMILPEN
))

	)

1463 #ià
defšed
(
STM32F437xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F479xx
)

1464 
	#__HAL_RCC_CRYP_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_CRYPLPEN
))

	)

1465 
	#__HAL_RCC_HASH_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_HASHLPEN
))

	)

1467 
	#__HAL_RCC_CRYP_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_CRYPLPEN
))

	)

1468 
	#__HAL_RCC_HASH_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_HASHLPEN
))

	)

1481 
	#__HAL_RCC_FMC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB3LPENR
 |ð(
RCC_AHB3LPENR_FMCLPEN
))

	)

1482 
	#__HAL_RCC_FMC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB3LPENR
 &ð~(
RCC_AHB3LPENR_FMCLPEN
))

	)

1484 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1485 
	#__HAL_RCC_QSPI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB3LPENR
 |ð(
RCC_AHB3LPENR_QSPILPEN
))

	)

1486 
	#__HAL_RCC_QSPI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB3LPENR
 &ð~(
RCC_AHB3LPENR_QSPILPEN
))

	)

1499 
	#__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM6LPEN
))

	)

1500 
	#__HAL_RCC_TIM7_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM7LPEN
))

	)

1501 
	#__HAL_RCC_TIM12_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM12LPEN
))

	)

1502 
	#__HAL_RCC_TIM13_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM13LPEN
))

	)

1503 
	#__HAL_RCC_TIM14_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM14LPEN
))

	)

1504 
	#__HAL_RCC_USART3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_USART3LPEN
))

	)

1505 
	#__HAL_RCC_UART4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART4LPEN
))

	)

1506 
	#__HAL_RCC_UART5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART5LPEN
))

	)

1507 
	#__HAL_RCC_CAN1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN1LPEN
))

	)

1508 
	#__HAL_RCC_CAN2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN2LPEN
))

	)

1509 
	#__HAL_RCC_DAC_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_DACLPEN
))

	)

1510 
	#__HAL_RCC_UART7_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART7LPEN
))

	)

1511 
	#__HAL_RCC_UART8_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART8LPEN
))

	)

1512 
	#__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM2LPEN
))

	)

1513 
	#__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM3LPEN
))

	)

1514 
	#__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM4LPEN
))

	)

1515 
	#__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPI3LPEN
))

	)

1516 
	#__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C3LPEN
))

	)

1518 
	#__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM2LPEN
))

	)

1519 
	#__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM3LPEN
))

	)

1520 
	#__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM4LPEN
))

	)

1521 
	#__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPI3LPEN
))

	)

1522 
	#__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C3LPEN
))

	)

1523 
	#__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM6LPEN
))

	)

1524 
	#__HAL_RCC_TIM7_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM7LPEN
))

	)

1525 
	#__HAL_RCC_TIM12_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM12LPEN
))

	)

1526 
	#__HAL_RCC_TIM13_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM13LPEN
))

	)

1527 
	#__HAL_RCC_TIM14_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM14LPEN
))

	)

1528 
	#__HAL_RCC_USART3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_USART3LPEN
))

	)

1529 
	#__HAL_RCC_UART4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART4LPEN
))

	)

1530 
	#__HAL_RCC_UART5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART5LPEN
))

	)

1531 
	#__HAL_RCC_CAN1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN1LPEN
))

	)

1532 
	#__HAL_RCC_CAN2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN2LPEN
))

	)

1533 
	#__HAL_RCC_DAC_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_DACLPEN
))

	)

1534 
	#__HAL_RCC_UART7_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART7LPEN
))

	)

1535 
	#__HAL_RCC_UART8_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART8LPEN
))

	)

1547 
	#__HAL_RCC_TIM8_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM8LPEN
))

	)

1548 
	#__HAL_RCC_ADC2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_ADC2LPEN
))

	)

1549 
	#__HAL_RCC_ADC3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_ADC3LPEN
))

	)

1550 
	#__HAL_RCC_SPI5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI5LPEN
))

	)

1551 
	#__HAL_RCC_SPI6_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI6LPEN
))

	)

1552 
	#__HAL_RCC_SAI1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SAI1LPEN
))

	)

1553 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SDIOLPEN
))

	)

1554 
	#__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI4LPEN
))

	)

1555 
	#__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
()(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM10LPEN
))

	)

1557 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SDIOLPEN
))

	)

1558 
	#__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI4LPEN
))

	)

1559 
	#__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
()(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM10LPEN
))

	)

1560 
	#__HAL_RCC_TIM8_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM8LPEN
))

	)

1561 
	#__HAL_RCC_ADC2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_ADC2LPEN
))

	)

1562 
	#__HAL_RCC_ADC3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_ADC3LPEN
))

	)

1563 
	#__HAL_RCC_SPI5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI5LPEN
))

	)

1564 
	#__HAL_RCC_SPI6_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI6LPEN
))

	)

1565 
	#__HAL_RCC_SAI1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SAI1LPEN
))

	)

1567 #ià
defšed
(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

1568 
	#__HAL_RCC_LTDC_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_LTDCLPEN
))

	)

1570 
	#__HAL_RCC_LTDC_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_LTDCLPEN
))

	)

1573 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1574 
	#__HAL_RCC_DSI_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_DSILPEN
))

	)

1575 
	#__HAL_RCC_DSI_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_DSILPEN
))

	)

1584 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
)|| defšed(
STM32F417xx
)

1591 
	#__HAL_RCC_BKPSRAM_CLK_ENABLE
() do { \

1592 
__IO
 
ušt32_t
 
tm´eg
; \

1593 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_BKPSRAMEN
);\

1595 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_BKPSRAMEN
);\

1596 
	`UNUSED
(
tm´eg
); \

1597 } 0)

	)

1598 
	#__HAL_RCC_CCMDATARAMEN_CLK_ENABLE
() do { \

1599 
__IO
 
ušt32_t
 
tm´eg
; \

1600 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

1602 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

1603 
	`UNUSED
(
tm´eg
); \

1604 } 0)

	)

1605 
	#__HAL_RCC_CRC_CLK_ENABLE
() do { \

1606 
__IO
 
ušt32_t
 
tm´eg
; \

1607 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

1609 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

1610 
	`UNUSED
(
tm´eg
); \

1611 } 0)

	)

1612 
	#__HAL_RCC_GPIOD_CLK_ENABLE
() do { \

1613 
__IO
 
ušt32_t
 
tm´eg
; \

1614 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

1616 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

1617 
	`UNUSED
(
tm´eg
); \

1618 } 0)

	)

1619 
	#__HAL_RCC_GPIOE_CLK_ENABLE
() do { \

1620 
__IO
 
ušt32_t
 
tm´eg
; \

1621 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

1623 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

1624 
	`UNUSED
(
tm´eg
); \

1625 } 0)

	)

1626 
	#__HAL_RCC_GPIOI_CLK_ENABLE
() do { \

1627 
__IO
 
ušt32_t
 
tm´eg
; \

1628 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOIEN
);\

1630 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOIEN
);\

1631 
	`UNUSED
(
tm´eg
); \

1632 } 0)

	)

1633 
	#__HAL_RCC_GPIOF_CLK_ENABLE
() do { \

1634 
__IO
 
ušt32_t
 
tm´eg
; \

1635 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

1637 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

1638 
	`UNUSED
(
tm´eg
); \

1639 } 0)

	)

1640 
	#__HAL_RCC_GPIOG_CLK_ENABLE
() do { \

1641 
__IO
 
ušt32_t
 
tm´eg
; \

1642 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

1644 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

1645 
	`UNUSED
(
tm´eg
); \

1646 } 0)

	)

1647 
	#__HAL_RCC_USB_OTG_HS_CLK_ENABLE
() do { \

1648 
__IO
 
ušt32_t
 
tm´eg
; \

1649 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSEN
);\

1651 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSEN
);\

1652 
	`UNUSED
(
tm´eg
); \

1653 } 0)

	)

1654 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE
() do { \

1655 
__IO
 
ušt32_t
 
tm´eg
; \

1656 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSULPIEN
);\

1658 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSULPIEN
);\

1659 
	`UNUSED
(
tm´eg
); \

1660 } 0)

	)

1661 
	#__HAL_RCC_GPIOD_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIODEN
))

	)

1662 
	#__HAL_RCC_GPIOE_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOEEN
))

	)

1663 
	#__HAL_RCC_GPIOF_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOFEN
))

	)

1664 
	#__HAL_RCC_GPIOG_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOGEN
))

	)

1665 
	#__HAL_RCC_GPIOI_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOIEN
))

	)

1666 
	#__HAL_RCC_USB_OTG_HS_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_OTGHSEN
))

	)

1667 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_OTGHSULPIEN
))

	)

1668 
	#__HAL_RCC_BKPSRAM_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_BKPSRAMEN
))

	)

1669 
	#__HAL_RCC_CCMDATARAMEN_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CCMDATARAMEN
))

	)

1670 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CRCEN
))

	)

1671 #ià
defšed
(
STM32F407xx
)|| defšed(
STM32F417xx
)

1675 
	#__HAL_RCC_ETHMAC_CLK_ENABLE
() do { \

1676 
__IO
 
ušt32_t
 
tm´eg
; \

1677 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACEN
);\

1679 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACEN
);\

1680 
	`UNUSED
(
tm´eg
); \

1681 } 0)

	)

1682 
	#__HAL_RCC_ETHMACTX_CLK_ENABLE
() do { \

1683 
__IO
 
ušt32_t
 
tm´eg
; \

1684 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACTXEN
);\

1686 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACTXEN
);\

1687 
	`UNUSED
(
tm´eg
); \

1688 } 0)

	)

1689 
	#__HAL_RCC_ETHMACRX_CLK_ENABLE
() do { \

1690 
__IO
 
ušt32_t
 
tm´eg
; \

1691 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACRXEN
);\

1693 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACRXEN
);\

1694 
	`UNUSED
(
tm´eg
); \

1695 } 0)

	)

1696 
	#__HAL_RCC_ETHMACPTP_CLK_ENABLE
() do { \

1697 
__IO
 
ušt32_t
 
tm´eg
; \

1698 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACPTPEN
);\

1700 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACPTPEN
);\

1701 
	`UNUSED
(
tm´eg
); \

1702 } 0)

	)

1703 
	#__HAL_RCC_ETH_CLK_ENABLE
() do { \

1704 
	`__HAL_RCC_ETHMAC_CLK_ENABLE
(); \

1705 
	`__HAL_RCC_ETHMACTX_CLK_ENABLE
(); \

1706 
	`__HAL_RCC_ETHMACRX_CLK_ENABLE
(); \

1707 } 0)

	)

1712 
	#__HAL_RCC_ETHMAC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACEN
))

	)

1713 
	#__HAL_RCC_ETHMACTX_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACTXEN
))

	)

1714 
	#__HAL_RCC_ETHMACRX_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACRXEN
))

	)

1715 
	#__HAL_RCC_ETHMACPTP_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACPTPEN
))

	)

1716 
	#__HAL_RCC_ETH_CLK_DISABLE
() do { \

1717 
	`__HAL_RCC_ETHMACTX_CLK_DISABLE
(); \

1718 
	`__HAL_RCC_ETHMACRX_CLK_DISABLE
(); \

1719 
	`__HAL_RCC_ETHMAC_CLK_DISABLE
(); \

1720 } 0)

	)

1732 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
(èdØ{(
RCC
->
AHB2ENR
 |ð(
RCC_AHB2ENR_OTGFSEN
));\

1733 
	`__HAL_RCC_SYSCFG_CLK_ENABLE
();\

1734 }0)

	)

1736 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(èdØ{ (
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_OTGFSEN
));\

1737 
	`__HAL_RCC_SYSCFG_CLK_DISABLE
();\

1738 }0)

	)

1740 
	#__HAL_RCC_RNG_CLK_ENABLE
() do { \

1741 
__IO
 
ušt32_t
 
tm´eg
; \

1742 
	`SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

1744 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

1745 
	`UNUSED
(
tm´eg
); \

1746 } 0)

	)

1747 
	#__HAL_RCC_RNG_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_RNGEN
))

	)

1749 #ià
defšed
(
STM32F407xx
)|| defšed(
STM32F417xx
)

1750 
	#__HAL_RCC_DCMI_CLK_ENABLE
() do { \

1751 
__IO
 
ušt32_t
 
tm´eg
; \

1752 
	`SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_DCMIEN
);\

1754 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_DCMIEN
);\

1755 
	`UNUSED
(
tm´eg
); \

1756 } 0)

	)

1757 
	#__HAL_RCC_DCMI_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_DCMIEN
))

	)

1760 #ià
defšed
(
STM32F415xx
è|| defšed(
STM32F417xx
)

1761 
	#__HAL_RCC_CRYP_CLK_ENABLE
() do { \

1762 
__IO
 
ušt32_t
 
tm´eg
; \

1763 
	`SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_CRYPEN
);\

1765 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_CRYPEN
);\

1766 
	`UNUSED
(
tm´eg
); \

1767 } 0)

	)

1768 
	#__HAL_RCC_HASH_CLK_ENABLE
() do { \

1769 
__IO
 
ušt32_t
 
tm´eg
; \

1770 
	`SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_HASHEN
);\

1772 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_HASHEN
);\

1773 
	`UNUSED
(
tm´eg
); \

1774 } 0)

	)

1775 
	#__HAL_RCC_CRYP_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_CRYPEN
))

	)

1776 
	#__HAL_RCC_HASH_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_HASHEN
))

	)

1788 
	#__HAL_RCC_FSMC_CLK_ENABLE
() do { \

1789 
__IO
 
ušt32_t
 
tm´eg
; \

1790 
	`SET_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FSMCEN
);\

1792 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FSMCEN
);\

1793 
	`UNUSED
(
tm´eg
); \

1794 } 0)

	)

1795 
	#__HAL_RCC_FSMC_CLK_DISABLE
(è(
RCC
->
AHB3ENR
 &ð~(
RCC_AHB3ENR_FSMCEN
))

	)

1806 
	#__HAL_RCC_TIM6_CLK_ENABLE
() do { \

1807 
__IO
 
ušt32_t
 
tm´eg
; \

1808 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

1810 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

1811 
	`UNUSED
(
tm´eg
); \

1812 } 0)

	)

1813 
	#__HAL_RCC_TIM7_CLK_ENABLE
() do { \

1814 
__IO
 
ušt32_t
 
tm´eg
; \

1815 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

1817 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

1818 
	`UNUSED
(
tm´eg
); \

1819 } 0)

	)

1820 
	#__HAL_RCC_TIM12_CLK_ENABLE
() do { \

1821 
__IO
 
ušt32_t
 
tm´eg
; \

1822 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

1824 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

1825 
	`UNUSED
(
tm´eg
); \

1826 } 0)

	)

1827 
	#__HAL_RCC_TIM13_CLK_ENABLE
() do { \

1828 
__IO
 
ušt32_t
 
tm´eg
; \

1829 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

1831 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

1832 
	`UNUSED
(
tm´eg
); \

1833 } 0)

	)

1834 
	#__HAL_RCC_TIM14_CLK_ENABLE
() do { \

1835 
__IO
 
ušt32_t
 
tm´eg
; \

1836 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

1838 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

1839 
	`UNUSED
(
tm´eg
); \

1840 } 0)

	)

1841 
	#__HAL_RCC_USART3_CLK_ENABLE
() do { \

1842 
__IO
 
ušt32_t
 
tm´eg
; \

1843 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

1845 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

1846 
	`UNUSED
(
tm´eg
); \

1847 } 0)

	)

1848 
	#__HAL_RCC_UART4_CLK_ENABLE
() do { \

1849 
__IO
 
ušt32_t
 
tm´eg
; \

1850 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

1852 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

1853 
	`UNUSED
(
tm´eg
); \

1854 } 0)

	)

1855 
	#__HAL_RCC_UART5_CLK_ENABLE
() do { \

1856 
__IO
 
ušt32_t
 
tm´eg
; \

1857 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

1859 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

1860 
	`UNUSED
(
tm´eg
); \

1861 } 0)

	)

1862 
	#__HAL_RCC_CAN1_CLK_ENABLE
() do { \

1863 
__IO
 
ušt32_t
 
tm´eg
; \

1864 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

1866 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

1867 
	`UNUSED
(
tm´eg
); \

1868 } 0)

	)

1869 
	#__HAL_RCC_CAN2_CLK_ENABLE
() do { \

1870 
__IO
 
ušt32_t
 
tm´eg
; \

1871 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

1873 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

1874 
	`UNUSED
(
tm´eg
); \

1875 } 0)

	)

1876 
	#__HAL_RCC_DAC_CLK_ENABLE
() do { \

1877 
__IO
 
ušt32_t
 
tm´eg
; \

1878 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

1880 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

1881 
	`UNUSED
(
tm´eg
); \

1882 } 0)

	)

1883 
	#__HAL_RCC_TIM2_CLK_ENABLE
() do { \

1884 
__IO
 
ušt32_t
 
tm´eg
; \

1885 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

1887 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

1888 
	`UNUSED
(
tm´eg
); \

1889 } 0)

	)

1890 
	#__HAL_RCC_TIM3_CLK_ENABLE
() do { \

1891 
__IO
 
ušt32_t
 
tm´eg
; \

1892 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

1894 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

1895 
	`UNUSED
(
tm´eg
); \

1896 } 0)

	)

1897 
	#__HAL_RCC_TIM4_CLK_ENABLE
() do { \

1898 
__IO
 
ušt32_t
 
tm´eg
; \

1899 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

1901 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

1902 
	`UNUSED
(
tm´eg
); \

1903 } 0)

	)

1904 
	#__HAL_RCC_SPI3_CLK_ENABLE
() do { \

1905 
__IO
 
ušt32_t
 
tm´eg
; \

1906 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

1908 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

1909 
	`UNUSED
(
tm´eg
); \

1910 } 0)

	)

1911 
	#__HAL_RCC_I2C3_CLK_ENABLE
() do { \

1912 
__IO
 
ušt32_t
 
tm´eg
; \

1913 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

1915 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

1916 
	`UNUSED
(
tm´eg
); \

1917 } 0)

	)

1918 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM2EN
))

	)

1919 
	#__HAL_RCC_TIM3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM3EN
))

	)

1920 
	#__HAL_RCC_TIM4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM4EN
))

	)

1921 
	#__HAL_RCC_SPI3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI3EN
))

	)

1922 
	#__HAL_RCC_I2C3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C3EN
))

	)

1923 
	#__HAL_RCC_TIM6_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM6EN
))

	)

1924 
	#__HAL_RCC_TIM7_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM7EN
))

	)

1925 
	#__HAL_RCC_TIM12_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM12EN
))

	)

1926 
	#__HAL_RCC_TIM13_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM13EN
))

	)

1927 
	#__HAL_RCC_TIM14_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM14EN
))

	)

1928 
	#__HAL_RCC_USART3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART3EN
))

	)

1929 
	#__HAL_RCC_UART4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART4EN
))

	)

1930 
	#__HAL_RCC_UART5_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART5EN
))

	)

1931 
	#__HAL_RCC_CAN1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN1EN
))

	)

1932 
	#__HAL_RCC_CAN2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN2EN
))

	)

1933 
	#__HAL_RCC_DAC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_DACEN
))

	)

1944 
	#__HAL_RCC_TIM8_CLK_ENABLE
() do { \

1945 
__IO
 
ušt32_t
 
tm´eg
; \

1946 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

1948 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

1949 
	`UNUSED
(
tm´eg
); \

1950 } 0)

	)

1951 
	#__HAL_RCC_ADC2_CLK_ENABLE
() do { \

1952 
__IO
 
ušt32_t
 
tm´eg
; \

1953 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC2EN
);\

1955 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC2EN
);\

1956 
	`UNUSED
(
tm´eg
); \

1957 } 0)

	)

1958 
	#__HAL_RCC_ADC3_CLK_ENABLE
() do { \

1959 
__IO
 
ušt32_t
 
tm´eg
; \

1960 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC3EN
);\

1962 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC3EN
);\

1963 
	`UNUSED
(
tm´eg
); \

1964 } 0)

	)

1965 
	#__HAL_RCC_SDIO_CLK_ENABLE
() do { \

1966 
__IO
 
ušt32_t
 
tm´eg
; \

1967 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

1969 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

1970 
	`UNUSED
(
tm´eg
); \

1971 } 0)

	)

1972 
	#__HAL_RCC_SPI4_CLK_ENABLE
() do { \

1973 
__IO
 
ušt32_t
 
tm´eg
; \

1974 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

1976 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

1977 
	`UNUSED
(
tm´eg
); \

1978 } 0)

	)

1979 
	#__HAL_RCC_TIM10_CLK_ENABLE
() do { \

1980 
__IO
 
ušt32_t
 
tm´eg
; \

1981 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

1983 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

1984 
	`UNUSED
(
tm´eg
); \

1985 } 0)

	)

1987 
	#__HAL_RCC_SDIO_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SDIOEN
))

	)

1988 
	#__HAL_RCC_SPI4_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI4EN
))

	)

1989 
	#__HAL_RCC_TIM10_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM10EN
))

	)

1990 
	#__HAL_RCC_TIM8_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM8EN
))

	)

1991 
	#__HAL_RCC_ADC2_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC2EN
))

	)

1992 
	#__HAL_RCC_ADC3_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC3EN
))

	)

2000 
	#__HAL_RCC_GPIOD_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIODRST
))

	)

2001 
	#__HAL_RCC_GPIOE_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOERST
))

	)

2002 
	#__HAL_RCC_GPIOF_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOFRST
))

	)

2003 
	#__HAL_RCC_GPIOG_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOGRST
))

	)

2004 
	#__HAL_RCC_GPIOI_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOIRST
))

	)

2005 
	#__HAL_RCC_ETHMAC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_ETHMACRST
))

	)

2006 
	#__HAL_RCC_USB_OTG_HS_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_OTGHRST
))

	)

2007 
	#__HAL_RCC_CRC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_CRCRST
))

	)

2009 
	#__HAL_RCC_GPIOD_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIODRST
))

	)

2010 
	#__HAL_RCC_GPIOE_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOERST
))

	)

2011 
	#__HAL_RCC_GPIOF_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOFRST
))

	)

2012 
	#__HAL_RCC_GPIOG_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOGRST
))

	)

2013 
	#__HAL_RCC_GPIOI_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOIRST
))

	)

2014 
	#__HAL_RCC_ETHMAC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_ETHMACRST
))

	)

2015 
	#__HAL_RCC_USB_OTG_HS_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_OTGHRST
))

	)

2016 
	#__HAL_RCC_CRC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_CRCRST
))

	)

2024 
	#__HAL_RCC_AHB2_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 = 0xFFFFFFFF)

	)

2025 
	#__HAL_RCC_AHB2_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 = 0x00)

	)

2027 #ià
defšed
(
STM32F407xx
)|| defšed(
STM32F417xx
)

2028 
	#__HAL_RCC_DCMI_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_DCMIRST
))

	)

2029 
	#__HAL_RCC_DCMI_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_DCMIRST
))

	)

2032 #ià
defšed
(
STM32F415xx
è|| defšed(
STM32F417xx
)

2033 
	#__HAL_RCC_CRYP_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_CRYPRST
))

	)

2034 
	#__HAL_RCC_HASH_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_HASHRST
))

	)

2036 
	#__HAL_RCC_CRYP_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_CRYPRST
))

	)

2037 
	#__HAL_RCC_HASH_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_HASHRST
))

	)

2040 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_OTGFSRST
))

	)

2041 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_OTGFSRST
))

	)

2043 
	#__HAL_RCC_RNG_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_RNGRST
))

	)

2044 
	#__HAL_RCC_RNG_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_RNGRST
))

	)

2053 
	#__HAL_RCC_AHB3_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 = 0xFFFFFFFF)

	)

2054 
	#__HAL_RCC_AHB3_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 = 0x00)

	)

2056 
	#__HAL_RCC_FSMC_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 |ð(
RCC_AHB3RSTR_FSMCRST
))

	)

2057 
	#__HAL_RCC_FSMC_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 &ð~(
RCC_AHB3RSTR_FSMCRST
))

	)

2065 
	#__HAL_RCC_TIM6_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM6RST
))

	)

2066 
	#__HAL_RCC_TIM7_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM7RST
))

	)

2067 
	#__HAL_RCC_TIM12_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM12RST
))

	)

2068 
	#__HAL_RCC_TIM13_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM13RST
))

	)

2069 
	#__HAL_RCC_TIM14_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM14RST
))

	)

2070 
	#__HAL_RCC_USART3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USART3RST
))

	)

2071 
	#__HAL_RCC_UART4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART4RST
))

	)

2072 
	#__HAL_RCC_UART5_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART5RST
))

	)

2073 
	#__HAL_RCC_CAN1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN1RST
))

	)

2074 
	#__HAL_RCC_CAN2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN2RST
))

	)

2075 
	#__HAL_RCC_DAC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_DACRST
))

	)

2076 
	#__HAL_RCC_TIM2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM2RST
))

	)

2077 
	#__HAL_RCC_TIM3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM3RST
))

	)

2078 
	#__HAL_RCC_TIM4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM4RST
))

	)

2079 
	#__HAL_RCC_SPI3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI3RST
))

	)

2080 
	#__HAL_RCC_I2C3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C3RST
))

	)

2082 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM2RST
))

	)

2083 
	#__HAL_RCC_TIM3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM3RST
))

	)

2084 
	#__HAL_RCC_TIM4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM4RST
))

	)

2085 
	#__HAL_RCC_SPI3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI3RST
))

	)

2086 
	#__HAL_RCC_I2C3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C3RST
))

	)

2087 
	#__HAL_RCC_TIM6_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM6RST
))

	)

2088 
	#__HAL_RCC_TIM7_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM7RST
))

	)

2089 
	#__HAL_RCC_TIM12_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM12RST
))

	)

2090 
	#__HAL_RCC_TIM13_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM13RST
))

	)

2091 
	#__HAL_RCC_TIM14_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM14RST
))

	)

2092 
	#__HAL_RCC_USART3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USART3RST
))

	)

2093 
	#__HAL_RCC_UART4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART4RST
))

	)

2094 
	#__HAL_RCC_UART5_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART5RST
))

	)

2095 
	#__HAL_RCC_CAN1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN1RST
))

	)

2096 
	#__HAL_RCC_CAN2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN2RST
))

	)

2097 
	#__HAL_RCC_DAC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_DACRST
))

	)

2105 
	#__HAL_RCC_TIM8_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM8RST
))

	)

2106 
	#__HAL_RCC_SDIO_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SDIORST
))

	)

2107 
	#__HAL_RCC_SPI4_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI4RST
))

	)

2108 
	#__HAL_RCC_TIM10_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM10RST
))

	)

2110 
	#__HAL_RCC_SDIO_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SDIORST
))

	)

2111 
	#__HAL_RCC_SPI4_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI4RST
))

	)

2112 
	#__HAL_RCC_TIM10_RELEASE_RESET
()(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM10RST
))

	)

2113 
	#__HAL_RCC_TIM8_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM8RST
))

	)

2125 
	#__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIODLPEN
))

	)

2126 
	#__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOELPEN
))

	)

2127 
	#__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

2128 
	#__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

2129 
	#__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOILPEN
))

	)

2130 
	#__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

2131 
	#__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACLPEN
))

	)

2132 
	#__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACTXLPEN
))

	)

2133 
	#__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACRXLPEN
))

	)

2134 
	#__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACPTPLPEN
))

	)

2135 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_OTGHSLPEN
))

	)

2136 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_OTGHSULPILPEN
))

	)

2137 
	#__HAL_RCC_CRC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_CRCLPEN
))

	)

2138 
	#__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_FLITFLPEN
))

	)

2139 
	#__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

2140 
	#__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_BKPSRAMLPEN
))

	)

2142 
	#__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIODLPEN
))

	)

2143 
	#__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOELPEN
))

	)

2144 
	#__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

2145 
	#__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

2146 
	#__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOILPEN
))

	)

2147 
	#__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

2148 
	#__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACLPEN
))

	)

2149 
	#__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACTXLPEN
))

	)

2150 
	#__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACRXLPEN
))

	)

2151 
	#__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACPTPLPEN
))

	)

2152 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_OTGHSLPEN
))

	)

2153 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_OTGHSULPILPEN
))

	)

2154 
	#__HAL_RCC_CRC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_CRCLPEN
))

	)

2155 
	#__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_FLITFLPEN
))

	)

2156 
	#__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

2157 
	#__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_BKPSRAMLPEN
))

	)

2170 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

2171 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

2173 
	#__HAL_RCC_RNG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_RNGLPEN
))

	)

2174 
	#__HAL_RCC_RNG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_RNGLPEN
))

	)

2176 #ià
defšed
(
STM32F407xx
)|| defšed(
STM32F417xx
)

2177 
	#__HAL_RCC_DCMI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_DCMILPEN
))

	)

2178 
	#__HAL_RCC_DCMI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_DCMILPEN
))

	)

2181 #ià
defšed
(
STM32F415xx
è|| defšed(
STM32F417xx
)

2182 
	#__HAL_RCC_CRYP_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_CRYPLPEN
))

	)

2183 
	#__HAL_RCC_HASH_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_HASHLPEN
))

	)

2185 
	#__HAL_RCC_CRYP_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_CRYPLPEN
))

	)

2186 
	#__HAL_RCC_HASH_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_HASHLPEN
))

	)

2199 
	#__HAL_RCC_FSMC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB3LPENR
 |ð(
RCC_AHB3LPENR_FSMCLPEN
))

	)

2200 
	#__HAL_RCC_FSMC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB3LPENR
 &ð~(
RCC_AHB3LPENR_FSMCLPEN
))

	)

2212 
	#__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM6LPEN
))

	)

2213 
	#__HAL_RCC_TIM7_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM7LPEN
))

	)

2214 
	#__HAL_RCC_TIM12_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM12LPEN
))

	)

2215 
	#__HAL_RCC_TIM13_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM13LPEN
))

	)

2216 
	#__HAL_RCC_TIM14_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM14LPEN
))

	)

2217 
	#__HAL_RCC_USART3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_USART3LPEN
))

	)

2218 
	#__HAL_RCC_UART4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART4LPEN
))

	)

2219 
	#__HAL_RCC_UART5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART5LPEN
))

	)

2220 
	#__HAL_RCC_CAN1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN1LPEN
))

	)

2221 
	#__HAL_RCC_CAN2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN2LPEN
))

	)

2222 
	#__HAL_RCC_DAC_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_DACLPEN
))

	)

2223 
	#__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM2LPEN
))

	)

2224 
	#__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM3LPEN
))

	)

2225 
	#__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM4LPEN
))

	)

2226 
	#__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPI3LPEN
))

	)

2227 
	#__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C3LPEN
))

	)

2229 
	#__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM2LPEN
))

	)

2230 
	#__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM3LPEN
))

	)

2231 
	#__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM4LPEN
))

	)

2232 
	#__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPI3LPEN
))

	)

2233 
	#__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C3LPEN
))

	)

2234 
	#__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM6LPEN
))

	)

2235 
	#__HAL_RCC_TIM7_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM7LPEN
))

	)

2236 
	#__HAL_RCC_TIM12_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM12LPEN
))

	)

2237 
	#__HAL_RCC_TIM13_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM13LPEN
))

	)

2238 
	#__HAL_RCC_TIM14_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM14LPEN
))

	)

2239 
	#__HAL_RCC_USART3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_USART3LPEN
))

	)

2240 
	#__HAL_RCC_UART4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART4LPEN
))

	)

2241 
	#__HAL_RCC_UART5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART5LPEN
))

	)

2242 
	#__HAL_RCC_CAN1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN1LPEN
))

	)

2243 
	#__HAL_RCC_CAN2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN2LPEN
))

	)

2244 
	#__HAL_RCC_DAC_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_DACLPEN
))

	)

2256 
	#__HAL_RCC_TIM8_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM8LPEN
))

	)

2257 
	#__HAL_RCC_ADC2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_ADC2LPEN
))

	)

2258 
	#__HAL_RCC_ADC3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_ADC3LPEN
))

	)

2259 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SDIOLPEN
))

	)

2260 
	#__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI4LPEN
))

	)

2261 
	#__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
()(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM10LPEN
))

	)

2263 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SDIOLPEN
))

	)

2264 
	#__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI4LPEN
))

	)

2265 
	#__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
()(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM10LPEN
))

	)

2266 
	#__HAL_RCC_TIM8_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM8LPEN
))

	)

2267 
	#__HAL_RCC_ADC2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_ADC2LPEN
))

	)

2268 
	#__HAL_RCC_ADC3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_ADC3LPEN
))

	)

2276 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
)

2284 
	#__HAL_RCC_GPIOD_CLK_ENABLE
() do { \

2285 
__IO
 
ušt32_t
 
tm´eg
; \

2286 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

2288 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

2289 
	`UNUSED
(
tm´eg
); \

2290 } 0)

	)

2291 
	#__HAL_RCC_GPIOE_CLK_ENABLE
() do { \

2292 
__IO
 
ušt32_t
 
tm´eg
; \

2293 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

2295 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

2296 
	`UNUSED
(
tm´eg
); \

2297 } 0)

	)

2298 
	#__HAL_RCC_CRC_CLK_ENABLE
() do { \

2299 
__IO
 
ušt32_t
 
tm´eg
; \

2300 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

2302 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

2303 
	`UNUSED
(
tm´eg
); \

2304 } 0)

	)

2305 
	#__HAL_RCC_BKPSRAM_CLK_ENABLE
() do { \

2306 
__IO
 
ušt32_t
 
tm´eg
; \

2307 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_BKPSRAMEN
);\

2309 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_BKPSRAMEN
);\

2310 
	`UNUSED
(
tm´eg
); \

2311 } 0)

	)

2312 
	#__HAL_RCC_CCMDATARAMEN_CLK_ENABLE
() do { \

2313 
__IO
 
ušt32_t
 
tm´eg
; \

2314 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

2316 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

2317 
	`UNUSED
(
tm´eg
); \

2318 } 0)

	)

2320 
	#__HAL_RCC_GPIOD_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIODEN
))

	)

2321 
	#__HAL_RCC_GPIOE_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOEEN
))

	)

2322 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CRCEN
))

	)

2323 
	#__HAL_RCC_BKPSRAM_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_BKPSRAMEN
))

	)

2324 
	#__HAL_RCC_CCMDATARAMEN_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CCMDATARAMEN
))

	)

2336 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
(èdØ{(
RCC
->
AHB2ENR
 |ð(
RCC_AHB2ENR_OTGFSEN
));\

2337 
	`__HAL_RCC_SYSCFG_CLK_ENABLE
();\

2338 }0)

	)

2340 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(èdØ{ (
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_OTGFSEN
));\

2341 
	`__HAL_RCC_SYSCFG_CLK_DISABLE
();\

2342 }0)

	)

2354 
	#__HAL_RCC_TIM2_CLK_ENABLE
() do { \

2355 
__IO
 
ušt32_t
 
tm´eg
; \

2356 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

2358 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

2359 
	`UNUSED
(
tm´eg
); \

2360 } 0)

	)

2361 
	#__HAL_RCC_TIM3_CLK_ENABLE
() do { \

2362 
__IO
 
ušt32_t
 
tm´eg
; \

2363 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

2365 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

2366 
	`UNUSED
(
tm´eg
); \

2367 } 0)

	)

2368 
	#__HAL_RCC_TIM4_CLK_ENABLE
() do { \

2369 
__IO
 
ušt32_t
 
tm´eg
; \

2370 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

2372 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

2373 
	`UNUSED
(
tm´eg
); \

2374 } 0)

	)

2375 
	#__HAL_RCC_SPI3_CLK_ENABLE
() do { \

2376 
__IO
 
ušt32_t
 
tm´eg
; \

2377 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

2379 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

2380 
	`UNUSED
(
tm´eg
); \

2381 } 0)

	)

2382 
	#__HAL_RCC_I2C3_CLK_ENABLE
() do { \

2383 
__IO
 
ušt32_t
 
tm´eg
; \

2384 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

2386 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

2387 
	`UNUSED
(
tm´eg
); \

2388 } 0)

	)

2389 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM2EN
))

	)

2390 
	#__HAL_RCC_TIM3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM3EN
))

	)

2391 
	#__HAL_RCC_TIM4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM4EN
))

	)

2392 
	#__HAL_RCC_SPI3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI3EN
))

	)

2393 
	#__HAL_RCC_I2C3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C3EN
))

	)

2405 
	#__HAL_RCC_SDIO_CLK_ENABLE
() do { \

2406 
__IO
 
ušt32_t
 
tm´eg
; \

2407 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

2409 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

2410 
	`UNUSED
(
tm´eg
); \

2411 } 0)

	)

2412 
	#__HAL_RCC_SPI4_CLK_ENABLE
() do { \

2413 
__IO
 
ušt32_t
 
tm´eg
; \

2414 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

2416 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

2417 
	`UNUSED
(
tm´eg
); \

2418 } 0)

	)

2419 
	#__HAL_RCC_TIM10_CLK_ENABLE
() do { \

2420 
__IO
 
ušt32_t
 
tm´eg
; \

2421 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

2423 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

2424 
	`UNUSED
(
tm´eg
); \

2425 } 0)

	)

2427 
	#__HAL_RCC_SDIO_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SDIOEN
))

	)

2428 
	#__HAL_RCC_SPI4_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI4EN
))

	)

2429 
	#__HAL_RCC_TIM10_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM10EN
))

	)

2438 
	#__HAL_RCC_AHB1_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 = 0xFFFFFFFF)

	)

2439 
	#__HAL_RCC_GPIOD_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIODRST
))

	)

2440 
	#__HAL_RCC_GPIOE_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOERST
))

	)

2441 
	#__HAL_RCC_CRC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_CRCRST
))

	)

2443 
	#__HAL_RCC_AHB1_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 = 0x00)

	)

2444 
	#__HAL_RCC_GPIOD_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIODRST
))

	)

2445 
	#__HAL_RCC_GPIOE_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOERST
))

	)

2446 
	#__HAL_RCC_CRC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_CRCRST
))

	)

2455 
	#__HAL_RCC_AHB2_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 = 0xFFFFFFFF)

	)

2456 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_OTGFSRST
))

	)

2458 
	#__HAL_RCC_AHB2_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 = 0x00)

	)

2459 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_OTGFSRST
))

	)

2468 
	#__HAL_RCC_APB1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 = 0xFFFFFFFF)

	)

2469 
	#__HAL_RCC_TIM2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM2RST
))

	)

2470 
	#__HAL_RCC_TIM3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM3RST
))

	)

2471 
	#__HAL_RCC_TIM4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM4RST
))

	)

2472 
	#__HAL_RCC_SPI3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI3RST
))

	)

2473 
	#__HAL_RCC_I2C3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C3RST
))

	)

2475 
	#__HAL_RCC_APB1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 = 0x00)

	)

2476 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM2RST
))

	)

2477 
	#__HAL_RCC_TIM3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM3RST
))

	)

2478 
	#__HAL_RCC_TIM4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM4RST
))

	)

2479 
	#__HAL_RCC_SPI3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI3RST
))

	)

2480 
	#__HAL_RCC_I2C3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C3RST
))

	)

2489 
	#__HAL_RCC_APB2_FORCE_RESET
(è(
RCC
->
APB2RSTR
 = 0xFFFFFFFF)

	)

2490 
	#__HAL_RCC_SDIO_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SDIORST
))

	)

2491 
	#__HAL_RCC_SPI4_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI4RST
))

	)

2492 
	#__HAL_RCC_TIM10_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM10RST
))

	)

2494 
	#__HAL_RCC_APB2_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 = 0x00)

	)

2495 
	#__HAL_RCC_SDIO_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SDIORST
))

	)

2496 
	#__HAL_RCC_SPI4_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI4RST
))

	)

2497 
	#__HAL_RCC_TIM10_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM10RST
))

	)

2506 
	#__HAL_RCC_AHB3_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 = 0xFFFFFFFF)

	)

2507 
	#__HAL_RCC_AHB3_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 = 0x00)

	)

2520 
	#__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIODLPEN
))

	)

2521 
	#__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOELPEN
))

	)

2522 
	#__HAL_RCC_CRC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_CRCLPEN
))

	)

2523 
	#__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_FLITFLPEN
))

	)

2524 
	#__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

2525 
	#__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_BKPSRAMLPEN
))

	)

2527 
	#__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIODLPEN
))

	)

2528 
	#__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOELPEN
))

	)

2529 
	#__HAL_RCC_CRC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_CRCLPEN
))

	)

2530 
	#__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_FLITFLPEN
))

	)

2531 
	#__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

2532 
	#__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_BKPSRAMLPEN
))

	)

2545 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

2547 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

2560 
	#__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM2LPEN
))

	)

2561 
	#__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM3LPEN
))

	)

2562 
	#__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM4LPEN
))

	)

2563 
	#__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPI3LPEN
))

	)

2564 
	#__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C3LPEN
))

	)

2566 
	#__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM2LPEN
))

	)

2567 
	#__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM3LPEN
))

	)

2568 
	#__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM4LPEN
))

	)

2569 
	#__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPI3LPEN
))

	)

2570 
	#__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C3LPEN
))

	)

2583 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SDIOLPEN
))

	)

2584 
	#__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI4LPEN
))

	)

2585 
	#__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM10LPEN
))

	)

2587 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SDIOLPEN
))

	)

2588 
	#__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI4LPEN
))

	)

2589 
	#__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM10LPEN
))

	)

2597 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

2604 
	#__HAL_RCC_CRC_CLK_ENABLE
() do { \

2605 
__IO
 
ušt32_t
 
tm´eg
; \

2606 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

2608 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

2609 
	`UNUSED
(
tm´eg
); \

2610 } 0)

	)

2611 
	#__HAL_RCC_RNG_CLK_ENABLE
() do { \

2612 
__IO
 
ušt32_t
 
tm´eg
; \

2613 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_RNGEN
);\

2615 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_RNGEN
);\

2616 
	`UNUSED
(
tm´eg
); \

2617 } 0)

	)

2618 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CRCEN
))

	)

2619 
	#__HAL_RCC_RNG_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_RNGEN
))

	)

2627 
	#__HAL_RCC_TIM6_CLK_ENABLE
() do { \

2628 
__IO
 
ušt32_t
 
tm´eg
; \

2629 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

2631 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

2632 
	`UNUSED
(
tm´eg
); \

2633 } 0)

	)

2634 
	#__HAL_RCC_LPTIM1_CLK_ENABLE
() do { \

2635 
__IO
 
ušt32_t
 
tm´eg
; \

2636 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_LPTIM1EN
);\

2638 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_LPTIM1EN
);\

2639 
	`UNUSED
(
tm´eg
); \

2640 } 0)

	)

2641 
	#__HAL_RCC_RTCAPB_CLK_ENABLE
() do { \

2642 
__IO
 
ušt32_t
 
tm´eg
; \

2643 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_RTCAPBEN
);\

2645 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_RTCAPBEN
);\

2646 
	`UNUSED
(
tm´eg
); \

2647 } 0)

	)

2648 
	#__HAL_RCC_FMPI2C1_CLK_ENABLE
() do { \

2649 
__IO
 
ušt32_t
 
tm´eg
; \

2650 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_FMPI2C1EN
);\

2652 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_FMPI2C1EN
);\

2653 
	`UNUSED
(
tm´eg
); \

2654 } 0)

	)

2655 
	#__HAL_RCC_DAC_CLK_ENABLE
() do { \

2656 
__IO
 
ušt32_t
 
tm´eg
; \

2657 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

2659 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

2660 
	`UNUSED
(
tm´eg
); \

2661 } 0)

	)

2663 
	#__HAL_RCC_TIM6_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM6EN
))

	)

2664 
	#__HAL_RCC_RTCAPB_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_RTCAPBEN
))

	)

2665 
	#__HAL_RCC_LPTIM1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_LPTIM1EN
))

	)

2666 
	#__HAL_RCC_FMPI2C1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_FMPI2C1EN
))

	)

2667 
	#__HAL_RCC_DAC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_DACEN
))

	)

2675 
	#__HAL_RCC_SPI5_CLK_ENABLE
() do { \

2676 
__IO
 
ušt32_t
 
tm´eg
; \

2677 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

2679 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

2680 
	`UNUSED
(
tm´eg
); \

2681 } 0)

	)

2682 
	#__HAL_RCC_EXTIT_CLK_ENABLE
() do { \

2683 
__IO
 
ušt32_t
 
tm´eg
; \

2684 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_EXTITEN
);\

2686 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_EXTITEN
);\

2687 
	`UNUSED
(
tm´eg
); \

2688 } 0)

	)

2689 
	#__HAL_RCC_SPI5_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI5EN
))

	)

2690 
	#__HAL_RCC_EXTIT_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_EXTITEN
))

	)

2698 
	#__HAL_RCC_CRC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_CRCRST
))

	)

2699 
	#__HAL_RCC_RNG_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_RNGRST
))

	)

2700 
	#__HAL_RCC_CRC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_CRCRST
))

	)

2701 
	#__HAL_RCC_RNG_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_RNGRST
))

	)

2710 
	#__HAL_RCC_AHB2_FORCE_RESET
()

	)

2711 
	#__HAL_RCC_AHB2_RELEASE_RESET
()

	)

2720 
	#__HAL_RCC_AHB3_FORCE_RESET
()

	)

2721 
	#__HAL_RCC_AHB3_RELEASE_RESET
()

	)

2729 
	#__HAL_RCC_TIM6_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM6RST
))

	)

2730 
	#__HAL_RCC_LPTIM1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_LPTIM1RST
))

	)

2731 
	#__HAL_RCC_FMPI2C1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_FMPI2C1RST
))

	)

2732 
	#__HAL_RCC_DAC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_DACRST
))

	)

2734 
	#__HAL_RCC_TIM6_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM6RST
))

	)

2735 
	#__HAL_RCC_LPTIM1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_LPTIM1RST
))

	)

2736 
	#__HAL_RCC_FMPI2C1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_FMPI2C1RST
))

	)

2737 
	#__HAL_RCC_DAC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_DACRST
))

	)

2745 
	#__HAL_RCC_SPI5_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI5RST
))

	)

2746 
	#__HAL_RCC_SPI5_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI5RST
))

	)

2758 
	#__HAL_RCC_RNG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_RNGLPEN
))

	)

2759 
	#__HAL_RCC_CRC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_CRCLPEN
))

	)

2760 
	#__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_FLITFLPEN
))

	)

2761 
	#__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

2763 
	#__HAL_RCC_RNG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_RNGLPEN
))

	)

2764 
	#__HAL_RCC_CRC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_CRCLPEN
))

	)

2765 
	#__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_FLITFLPEN
))

	)

2766 
	#__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

2774 
	#__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM6LPEN
))

	)

2775 
	#__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_LPTIM1LPEN
))

	)

2776 
	#__HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_RTCAPBLPEN
))

	)

2777 
	#__HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_FMPI2C1LPEN
))

	)

2778 
	#__HAL_RCC_DAC_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_DACLPEN
))

	)

2780 
	#__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM6LPEN
))

	)

2781 
	#__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_LPTIM1LPEN
))

	)

2782 
	#__HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_RTCAPBLPEN
))

	)

2783 
	#__HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_FMPI2C1LPEN
))

	)

2784 
	#__HAL_RCC_DAC_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_DACLPEN
))

	)

2792 
	#__HAL_RCC_SPI5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI5LPEN
))

	)

2793 
	#__HAL_RCC_EXTIT_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_EXTITLPEN
))

	)

2794 
	#__HAL_RCC_SPI5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI5LPEN
))

	)

2795 
	#__HAL_RCC_EXTIT_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_EXTITLPEN
))

	)

2804 #ià
defšed
(
STM32F411xE
)

2811 
	#__HAL_RCC_BKPSRAM_CLK_ENABLE
() do { \

2812 
__IO
 
ušt32_t
 
tm´eg
; \

2813 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_BKPSRAMEN
);\

2815 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_BKPSRAMEN
);\

2816 
	`UNUSED
(
tm´eg
); \

2817 } 0)

	)

2818 
	#__HAL_RCC_CCMDATARAMEN_CLK_ENABLE
() do { \

2819 
__IO
 
ušt32_t
 
tm´eg
; \

2820 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

2822 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

2823 
	`UNUSED
(
tm´eg
); \

2824 } 0)

	)

2825 
	#__HAL_RCC_GPIOD_CLK_ENABLE
() do { \

2826 
__IO
 
ušt32_t
 
tm´eg
; \

2827 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

2829 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

2830 
	`UNUSED
(
tm´eg
); \

2831 } 0)

	)

2832 
	#__HAL_RCC_GPIOE_CLK_ENABLE
() do { \

2833 
__IO
 
ušt32_t
 
tm´eg
; \

2834 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

2836 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

2837 
	`UNUSED
(
tm´eg
); \

2838 } 0)

	)

2839 
	#__HAL_RCC_CRC_CLK_ENABLE
() do { \

2840 
__IO
 
ušt32_t
 
tm´eg
; \

2841 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

2843 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

2844 
	`UNUSED
(
tm´eg
); \

2845 } 0)

	)

2846 
	#__HAL_RCC_GPIOD_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIODEN
))

	)

2847 
	#__HAL_RCC_GPIOE_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOEEN
))

	)

2848 
	#__HAL_RCC_BKPSRAM_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_BKPSRAMEN
))

	)

2849 
	#__HAL_RCC_CCMDATARAMEN_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CCMDATARAMEN
))

	)

2850 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CRCEN
))

	)

2862 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
(èdØ{(
RCC
->
AHB2ENR
 |ð(
RCC_AHB2ENR_OTGFSEN
));\

2863 
	`__HAL_RCC_SYSCFG_CLK_ENABLE
();\

2864 }0)

	)

2866 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(èdØ{ (
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_OTGFSEN
));\

2867 
	`__HAL_RCC_SYSCFG_CLK_DISABLE
();\

2868 }0)

	)

2879 
	#__HAL_RCC_TIM2_CLK_ENABLE
() do { \

2880 
__IO
 
ušt32_t
 
tm´eg
; \

2881 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

2883 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

2884 
	`UNUSED
(
tm´eg
); \

2885 } 0)

	)

2886 
	#__HAL_RCC_TIM3_CLK_ENABLE
() do { \

2887 
__IO
 
ušt32_t
 
tm´eg
; \

2888 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

2890 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

2891 
	`UNUSED
(
tm´eg
); \

2892 } 0)

	)

2893 
	#__HAL_RCC_TIM4_CLK_ENABLE
() do { \

2894 
__IO
 
ušt32_t
 
tm´eg
; \

2895 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

2897 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

2898 
	`UNUSED
(
tm´eg
); \

2899 } 0)

	)

2900 
	#__HAL_RCC_SPI3_CLK_ENABLE
() do { \

2901 
__IO
 
ušt32_t
 
tm´eg
; \

2902 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

2904 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

2905 
	`UNUSED
(
tm´eg
); \

2906 } 0)

	)

2907 
	#__HAL_RCC_I2C3_CLK_ENABLE
() do { \

2908 
__IO
 
ušt32_t
 
tm´eg
; \

2909 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

2911 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

2912 
	`UNUSED
(
tm´eg
); \

2913 } 0)

	)

2914 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM2EN
))

	)

2915 
	#__HAL_RCC_TIM3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM3EN
))

	)

2916 
	#__HAL_RCC_TIM4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM4EN
))

	)

2917 
	#__HAL_RCC_SPI3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI3EN
))

	)

2918 
	#__HAL_RCC_I2C3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C3EN
))

	)

2925 
	#__HAL_RCC_SPI5_CLK_ENABLE
() do { \

2926 
__IO
 
ušt32_t
 
tm´eg
; \

2927 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

2929 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

2930 
	`UNUSED
(
tm´eg
); \

2931 } 0)

	)

2932 
	#__HAL_RCC_SDIO_CLK_ENABLE
() do { \

2933 
__IO
 
ušt32_t
 
tm´eg
; \

2934 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

2936 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

2937 
	`UNUSED
(
tm´eg
); \

2938 } 0)

	)

2939 
	#__HAL_RCC_SPI4_CLK_ENABLE
() do { \

2940 
__IO
 
ušt32_t
 
tm´eg
; \

2941 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

2943 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

2944 
	`UNUSED
(
tm´eg
); \

2945 } 0)

	)

2946 
	#__HAL_RCC_TIM10_CLK_ENABLE
() do { \

2947 
__IO
 
ušt32_t
 
tm´eg
; \

2948 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

2950 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

2951 
	`UNUSED
(
tm´eg
); \

2952 } 0)

	)

2953 
	#__HAL_RCC_SDIO_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SDIOEN
))

	)

2954 
	#__HAL_RCC_SPI4_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI4EN
))

	)

2955 
	#__HAL_RCC_TIM10_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM10EN
))

	)

2956 
	#__HAL_RCC_SPI5_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI5EN
))

	)

2964 
	#__HAL_RCC_GPIOD_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIODRST
))

	)

2965 
	#__HAL_RCC_GPIOE_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOERST
))

	)

2966 
	#__HAL_RCC_CRC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_CRCRST
))

	)

2968 
	#__HAL_RCC_GPIOD_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIODRST
))

	)

2969 
	#__HAL_RCC_GPIOE_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOERST
))

	)

2970 
	#__HAL_RCC_CRC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_CRCRST
))

	)

2979 
	#__HAL_RCC_AHB2_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 = 0xFFFFFFFF)

	)

2980 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_OTGFSRST
))

	)

2982 
	#__HAL_RCC_AHB2_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 = 0x00)

	)

2983 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_OTGFSRST
))

	)

2992 
	#__HAL_RCC_AHB3_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 = 0xFFFFFFFF)

	)

2993 
	#__HAL_RCC_AHB3_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 = 0x00)

	)

3001 
	#__HAL_RCC_TIM2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM2RST
))

	)

3002 
	#__HAL_RCC_TIM3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM3RST
))

	)

3003 
	#__HAL_RCC_TIM4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM4RST
))

	)

3004 
	#__HAL_RCC_SPI3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI3RST
))

	)

3005 
	#__HAL_RCC_I2C3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C3RST
))

	)

3007 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM2RST
))

	)

3008 
	#__HAL_RCC_TIM3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM3RST
))

	)

3009 
	#__HAL_RCC_TIM4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM4RST
))

	)

3010 
	#__HAL_RCC_SPI3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI3RST
))

	)

3011 
	#__HAL_RCC_I2C3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C3RST
))

	)

3019 
	#__HAL_RCC_SPI5_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI5RST
))

	)

3020 
	#__HAL_RCC_SDIO_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SDIORST
))

	)

3021 
	#__HAL_RCC_SPI4_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI4RST
))

	)

3022 
	#__HAL_RCC_TIM10_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM10RST
))

	)

3024 
	#__HAL_RCC_SDIO_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SDIORST
))

	)

3025 
	#__HAL_RCC_SPI4_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI4RST
))

	)

3026 
	#__HAL_RCC_TIM10_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM10RST
))

	)

3027 
	#__HAL_RCC_SPI5_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI5RST
))

	)

3039 
	#__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIODLPEN
))

	)

3040 
	#__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOELPEN
))

	)

3041 
	#__HAL_RCC_CRC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_CRCLPEN
))

	)

3042 
	#__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_FLITFLPEN
))

	)

3043 
	#__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

3045 
	#__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIODLPEN
))

	)

3046 
	#__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOELPEN
))

	)

3047 
	#__HAL_RCC_CRC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_CRCLPEN
))

	)

3048 
	#__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_FLITFLPEN
))

	)

3049 
	#__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

3062 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

3063 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

3071 
	#__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM2LPEN
))

	)

3072 
	#__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM3LPEN
))

	)

3073 
	#__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM4LPEN
))

	)

3074 
	#__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPI3LPEN
))

	)

3075 
	#__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C3LPEN
))

	)

3077 
	#__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM2LPEN
))

	)

3078 
	#__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM3LPEN
))

	)

3079 
	#__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM4LPEN
))

	)

3080 
	#__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPI3LPEN
))

	)

3081 
	#__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C3LPEN
))

	)

3089 
	#__HAL_RCC_SPI5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI5LPEN
))

	)

3090 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SDIOLPEN
))

	)

3091 
	#__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI4LPEN
))

	)

3092 
	#__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM10LPEN
))

	)

3094 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SDIOLPEN
))

	)

3095 
	#__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI4LPEN
))

	)

3096 
	#__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM10LPEN
))

	)

3097 
	#__HAL_RCC_SPI5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI5LPEN
))

	)

3105 #ià
defšed
(
STM32F446xx
)

3112 
	#__HAL_RCC_BKPSRAM_CLK_ENABLE
() do { \

3113 
__IO
 
ušt32_t
 
tm´eg
; \

3114 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_BKPSRAMEN
);\

3116 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_BKPSRAMEN
);\

3117 
	`UNUSED
(
tm´eg
); \

3118 } 0)

	)

3119 
	#__HAL_RCC_CCMDATARAMEN_CLK_ENABLE
() do { \

3120 
__IO
 
ušt32_t
 
tm´eg
; \

3121 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

3123 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

3124 
	`UNUSED
(
tm´eg
); \

3125 } 0)

	)

3126 
	#__HAL_RCC_CRC_CLK_ENABLE
() do { \

3127 
__IO
 
ušt32_t
 
tm´eg
; \

3128 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

3130 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

3131 
	`UNUSED
(
tm´eg
); \

3132 } 0)

	)

3133 
	#__HAL_RCC_GPIOD_CLK_ENABLE
() do { \

3134 
__IO
 
ušt32_t
 
tm´eg
; \

3135 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

3137 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

3138 
	`UNUSED
(
tm´eg
); \

3139 } 0)

	)

3140 
	#__HAL_RCC_GPIOE_CLK_ENABLE
() do { \

3141 
__IO
 
ušt32_t
 
tm´eg
; \

3142 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

3144 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

3145 
	`UNUSED
(
tm´eg
); \

3146 } 0)

	)

3147 
	#__HAL_RCC_GPIOF_CLK_ENABLE
() do { \

3148 
__IO
 
ušt32_t
 
tm´eg
; \

3149 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

3151 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

3152 
	`UNUSED
(
tm´eg
); \

3153 } 0)

	)

3154 
	#__HAL_RCC_GPIOG_CLK_ENABLE
() do { \

3155 
__IO
 
ušt32_t
 
tm´eg
; \

3156 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

3158 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

3159 
	`UNUSED
(
tm´eg
); \

3160 } 0)

	)

3161 
	#__HAL_RCC_USB_OTG_HS_CLK_ENABLE
() do { \

3162 
__IO
 
ušt32_t
 
tm´eg
; \

3163 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSEN
);\

3165 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSEN
);\

3166 
	`UNUSED
(
tm´eg
); \

3167 } 0)

	)

3168 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE
() do { \

3169 
__IO
 
ušt32_t
 
tm´eg
; \

3170 
	`SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSULPIEN
);\

3172 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSULPIEN
);\

3173 
	`UNUSED
(
tm´eg
); \

3174 } 0)

	)

3175 
	#__HAL_RCC_GPIOD_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIODEN
))

	)

3176 
	#__HAL_RCC_GPIOE_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOEEN
))

	)

3177 
	#__HAL_RCC_GPIOF_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOFEN
))

	)

3178 
	#__HAL_RCC_GPIOG_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOGEN
))

	)

3179 
	#__HAL_RCC_USB_OTG_HS_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_OTGHSEN
))

	)

3180 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_OTGHSULPIEN
))

	)

3181 
	#__HAL_RCC_BKPSRAM_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_BKPSRAMEN
))

	)

3182 
	#__HAL_RCC_CCMDATARAMEN_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CCMDATARAMEN
))

	)

3183 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CRCEN
))

	)

3194 
	#__HAL_RCC_DCMI_CLK_ENABLE
() do { \

3195 
__IO
 
ušt32_t
 
tm´eg
; \

3196 
	`SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_DCMIEN
);\

3198 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_DCMIEN
);\

3199 
	`UNUSED
(
tm´eg
); \

3200 } 0)

	)

3201 
	#__HAL_RCC_DCMI_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_DCMIEN
))

	)

3202 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
(èdØ{(
RCC
->
AHB2ENR
 |ð(
RCC_AHB2ENR_OTGFSEN
));\

3203 
	`__HAL_RCC_SYSCFG_CLK_ENABLE
();\

3204 }0)

	)

3206 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(èdØ{ (
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_OTGFSEN
));\

3207 
	`__HAL_RCC_SYSCFG_CLK_DISABLE
();\

3208 }0)

	)

3210 
	#__HAL_RCC_RNG_CLK_ENABLE
() do { \

3211 
__IO
 
ušt32_t
 
tm´eg
; \

3212 
	`SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

3214 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

3215 
	`UNUSED
(
tm´eg
); \

3216 } 0)

	)

3217 
	#__HAL_RCC_RNG_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_RNGEN
))

	)

3228 
	#__HAL_RCC_FMC_CLK_ENABLE
() do { \

3229 
__IO
 
ušt32_t
 
tm´eg
; \

3230 
	`SET_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);\

3232 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);\

3233 
	`UNUSED
(
tm´eg
); \

3234 } 0)

	)

3235 
	#__HAL_RCC_QSPI_CLK_ENABLE
() do { \

3236 
__IO
 
ušt32_t
 
tm´eg
; \

3237 
	`SET_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_QSPIEN
);\

3239 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_QSPIEN
);\

3240 
	`UNUSED
(
tm´eg
); \

3241 } 0)

	)

3243 
	#__HAL_RCC_FMC_CLK_DISABLE
(è(
RCC
->
AHB3ENR
 &ð~(
RCC_AHB3ENR_FMCEN
))

	)

3244 
	#__HAL_RCC_QSPI_CLK_DISABLE
(è(
RCC
->
AHB3ENR
 &ð~(
RCC_AHB3ENR_QSPIEN
))

	)

3255 
	#__HAL_RCC_TIM6_CLK_ENABLE
() do { \

3256 
__IO
 
ušt32_t
 
tm´eg
; \

3257 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

3259 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

3260 
	`UNUSED
(
tm´eg
); \

3261 } 0)

	)

3262 
	#__HAL_RCC_TIM7_CLK_ENABLE
() do { \

3263 
__IO
 
ušt32_t
 
tm´eg
; \

3264 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

3266 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

3267 
	`UNUSED
(
tm´eg
); \

3268 } 0)

	)

3269 
	#__HAL_RCC_TIM12_CLK_ENABLE
() do { \

3270 
__IO
 
ušt32_t
 
tm´eg
; \

3271 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

3273 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

3274 
	`UNUSED
(
tm´eg
); \

3275 } 0)

	)

3276 
	#__HAL_RCC_TIM13_CLK_ENABLE
() do { \

3277 
__IO
 
ušt32_t
 
tm´eg
; \

3278 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

3280 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

3281 
	`UNUSED
(
tm´eg
); \

3282 } 0)

	)

3283 
	#__HAL_RCC_TIM14_CLK_ENABLE
() do { \

3284 
__IO
 
ušt32_t
 
tm´eg
; \

3285 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

3287 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

3288 
	`UNUSED
(
tm´eg
); \

3289 } 0)

	)

3290 
	#__HAL_RCC_SPDIFRX_CLK_ENABLE
() do { \

3291 
__IO
 
ušt32_t
 
tm´eg
; \

3292 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPDIFRXEN
);\

3294 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPDIFRXEN
);\

3295 
	`UNUSED
(
tm´eg
); \

3296 } 0)

	)

3297 
	#__HAL_RCC_USART3_CLK_ENABLE
() do { \

3298 
__IO
 
ušt32_t
 
tm´eg
; \

3299 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

3301 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

3302 
	`UNUSED
(
tm´eg
); \

3303 } 0)

	)

3304 
	#__HAL_RCC_UART4_CLK_ENABLE
() do { \

3305 
__IO
 
ušt32_t
 
tm´eg
; \

3306 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

3308 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

3309 
	`UNUSED
(
tm´eg
); \

3310 } 0)

	)

3311 
	#__HAL_RCC_UART5_CLK_ENABLE
() do { \

3312 
__IO
 
ušt32_t
 
tm´eg
; \

3313 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

3315 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

3316 
	`UNUSED
(
tm´eg
); \

3317 } 0)

	)

3318 
	#__HAL_RCC_FMPI2C1_CLK_ENABLE
() do { \

3319 
__IO
 
ušt32_t
 
tm´eg
; \

3320 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_FMPI2C1EN
);\

3322 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_FMPI2C1EN
);\

3323 
	`UNUSED
(
tm´eg
); \

3324 } 0)

	)

3325 
	#__HAL_RCC_CAN1_CLK_ENABLE
() do { \

3326 
__IO
 
ušt32_t
 
tm´eg
; \

3327 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

3329 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

3330 
	`UNUSED
(
tm´eg
); \

3331 } 0)

	)

3332 
	#__HAL_RCC_CAN2_CLK_ENABLE
() do { \

3333 
__IO
 
ušt32_t
 
tm´eg
; \

3334 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

3336 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

3337 
	`UNUSED
(
tm´eg
); \

3338 } 0)

	)

3339 
	#__HAL_RCC_CEC_CLK_ENABLE
() do { \

3340 
__IO
 
ušt32_t
 
tm´eg
; \

3341 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CECEN
);\

3343 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CECEN
);\

3344 
	`UNUSED
(
tm´eg
); \

3345 } 0)

	)

3346 
	#__HAL_RCC_DAC_CLK_ENABLE
() do { \

3347 
__IO
 
ušt32_t
 
tm´eg
; \

3348 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

3350 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

3351 
	`UNUSED
(
tm´eg
); \

3352 } 0)

	)

3353 
	#__HAL_RCC_TIM2_CLK_ENABLE
() do { \

3354 
__IO
 
ušt32_t
 
tm´eg
; \

3355 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

3357 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

3358 
	`UNUSED
(
tm´eg
); \

3359 } 0)

	)

3360 
	#__HAL_RCC_TIM3_CLK_ENABLE
() do { \

3361 
__IO
 
ušt32_t
 
tm´eg
; \

3362 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

3364 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

3365 
	`UNUSED
(
tm´eg
); \

3366 } 0)

	)

3367 
	#__HAL_RCC_TIM4_CLK_ENABLE
() do { \

3368 
__IO
 
ušt32_t
 
tm´eg
; \

3369 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

3371 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

3372 
	`UNUSED
(
tm´eg
); \

3373 } 0)

	)

3374 
	#__HAL_RCC_SPI3_CLK_ENABLE
() do { \

3375 
__IO
 
ušt32_t
 
tm´eg
; \

3376 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

3378 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

3379 
	`UNUSED
(
tm´eg
); \

3380 } 0)

	)

3381 
	#__HAL_RCC_I2C3_CLK_ENABLE
() do { \

3382 
__IO
 
ušt32_t
 
tm´eg
; \

3383 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

3385 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

3386 
	`UNUSED
(
tm´eg
); \

3387 } 0)

	)

3388 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM2EN
))

	)

3389 
	#__HAL_RCC_TIM3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM3EN
))

	)

3390 
	#__HAL_RCC_TIM4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM4EN
))

	)

3391 
	#__HAL_RCC_SPI3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI3EN
))

	)

3392 
	#__HAL_RCC_I2C3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C3EN
))

	)

3393 
	#__HAL_RCC_TIM6_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM6EN
))

	)

3394 
	#__HAL_RCC_TIM7_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM7EN
))

	)

3395 
	#__HAL_RCC_TIM12_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM12EN
))

	)

3396 
	#__HAL_RCC_TIM13_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM13EN
))

	)

3397 
	#__HAL_RCC_TIM14_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM14EN
))

	)

3398 
	#__HAL_RCC_SPDIFRX_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPDIFRXEN
))

	)

3399 
	#__HAL_RCC_USART3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART3EN
))

	)

3400 
	#__HAL_RCC_UART4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART4EN
))

	)

3401 
	#__HAL_RCC_UART5_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART5EN
))

	)

3402 
	#__HAL_RCC_FMPI2C1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_FMPI2C1EN
))

	)

3403 
	#__HAL_RCC_CAN1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN1EN
))

	)

3404 
	#__HAL_RCC_CAN2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN2EN
))

	)

3405 
	#__HAL_RCC_CEC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CECEN
))

	)

3406 
	#__HAL_RCC_DAC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_DACEN
))

	)

3417 
	#__HAL_RCC_TIM8_CLK_ENABLE
() do { \

3418 
__IO
 
ušt32_t
 
tm´eg
; \

3419 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

3421 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

3422 
	`UNUSED
(
tm´eg
); \

3423 } 0)

	)

3424 
	#__HAL_RCC_ADC2_CLK_ENABLE
() do { \

3425 
__IO
 
ušt32_t
 
tm´eg
; \

3426 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC2EN
);\

3428 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC2EN
);\

3429 
	`UNUSED
(
tm´eg
); \

3430 } 0)

	)

3431 
	#__HAL_RCC_ADC3_CLK_ENABLE
() do { \

3432 
__IO
 
ušt32_t
 
tm´eg
; \

3433 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC3EN
);\

3435 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC3EN
);\

3436 
	`UNUSED
(
tm´eg
); \

3437 } 0)

	)

3438 
	#__HAL_RCC_SAI1_CLK_ENABLE
() do { \

3439 
__IO
 
ušt32_t
 
tm´eg
; \

3440 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI1EN
);\

3442 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI1EN
);\

3443 
	`UNUSED
(
tm´eg
); \

3444 } 0)

	)

3445 
	#__HAL_RCC_SAI2_CLK_ENABLE
() do { \

3446 
__IO
 
ušt32_t
 
tm´eg
; \

3447 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI2EN
);\

3449 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI2EN
);\

3450 
	`UNUSED
(
tm´eg
); \

3451 } 0)

	)

3452 
	#__HAL_RCC_SDIO_CLK_ENABLE
() do { \

3453 
__IO
 
ušt32_t
 
tm´eg
; \

3454 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

3456 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

3457 
	`UNUSED
(
tm´eg
); \

3458 } 0)

	)

3459 
	#__HAL_RCC_SPI4_CLK_ENABLE
() do { \

3460 
__IO
 
ušt32_t
 
tm´eg
; \

3461 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

3463 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

3464 
	`UNUSED
(
tm´eg
); \

3465 } 0)

	)

3466 
	#__HAL_RCC_TIM10_CLK_ENABLE
() do { \

3467 
__IO
 
ušt32_t
 
tm´eg
; \

3468 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

3470 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

3471 
	`UNUSED
(
tm´eg
); \

3472 } 0)

	)

3473 
	#__HAL_RCC_SDIO_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SDIOEN
))

	)

3474 
	#__HAL_RCC_SPI4_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI4EN
))

	)

3475 
	#__HAL_RCC_TIM10_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM10EN
))

	)

3476 
	#__HAL_RCC_TIM8_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM8EN
))

	)

3477 
	#__HAL_RCC_ADC2_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC2EN
))

	)

3478 
	#__HAL_RCC_ADC3_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC3EN
))

	)

3479 
	#__HAL_RCC_SAI1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SAI1EN
))

	)

3480 
	#__HAL_RCC_SAI2_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SAI2EN
))

	)

3488 
	#__HAL_RCC_GPIOD_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIODRST
))

	)

3489 
	#__HAL_RCC_GPIOE_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOERST
))

	)

3490 
	#__HAL_RCC_GPIOF_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOFRST
))

	)

3491 
	#__HAL_RCC_GPIOG_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOGRST
))

	)

3492 
	#__HAL_RCC_USB_OTG_HS_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_OTGHRST
))

	)

3493 
	#__HAL_RCC_CRC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_CRCRST
))

	)

3495 
	#__HAL_RCC_GPIOD_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIODRST
))

	)

3496 
	#__HAL_RCC_GPIOE_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOERST
))

	)

3497 
	#__HAL_RCC_GPIOF_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOFRST
))

	)

3498 
	#__HAL_RCC_GPIOG_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOGRST
))

	)

3499 
	#__HAL_RCC_USB_OTG_HS_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_OTGHRST
))

	)

3500 
	#__HAL_RCC_CRC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_CRCRST
))

	)

3509 
	#__HAL_RCC_AHB2_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 = 0xFFFFFFFF)

	)

3510 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_OTGFSRST
))

	)

3511 
	#__HAL_RCC_RNG_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_RNGRST
))

	)

3512 
	#__HAL_RCC_DCMI_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_DCMIRST
))

	)

3514 
	#__HAL_RCC_AHB2_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 = 0x00)

	)

3515 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_OTGFSRST
))

	)

3516 
	#__HAL_RCC_RNG_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_RNGRST
))

	)

3517 
	#__HAL_RCC_DCMI_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_DCMIRST
))

	)

3526 
	#__HAL_RCC_AHB3_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 = 0xFFFFFFFF)

	)

3527 
	#__HAL_RCC_AHB3_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 = 0x00)

	)

3529 
	#__HAL_RCC_FMC_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 |ð(
RCC_AHB3RSTR_FMCRST
))

	)

3530 
	#__HAL_RCC_QSPI_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 |ð(
RCC_AHB3RSTR_QSPIRST
))

	)

3532 
	#__HAL_RCC_FMC_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 &ð~(
RCC_AHB3RSTR_FMCRST
))

	)

3533 
	#__HAL_RCC_QSPI_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 &ð~(
RCC_AHB3RSTR_QSPIRST
))

	)

3541 
	#__HAL_RCC_TIM6_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM6RST
))

	)

3542 
	#__HAL_RCC_TIM7_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM7RST
))

	)

3543 
	#__HAL_RCC_TIM12_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM12RST
))

	)

3544 
	#__HAL_RCC_TIM13_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM13RST
))

	)

3545 
	#__HAL_RCC_TIM14_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM14RST
))

	)

3546 
	#__HAL_RCC_SPDIFRX_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPDIFRXRST
))

	)

3547 
	#__HAL_RCC_USART3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USART3RST
))

	)

3548 
	#__HAL_RCC_UART4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART4RST
))

	)

3549 
	#__HAL_RCC_UART5_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART5RST
))

	)

3550 
	#__HAL_RCC_FMPI2C1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_FMPI2C1RST
))

	)

3551 
	#__HAL_RCC_CAN1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN1RST
))

	)

3552 
	#__HAL_RCC_CAN2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN2RST
))

	)

3553 
	#__HAL_RCC_CEC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CECRST
))

	)

3554 
	#__HAL_RCC_DAC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_DACRST
))

	)

3555 
	#__HAL_RCC_TIM2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM2RST
))

	)

3556 
	#__HAL_RCC_TIM3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM3RST
))

	)

3557 
	#__HAL_RCC_TIM4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM4RST
))

	)

3558 
	#__HAL_RCC_SPI3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI3RST
))

	)

3559 
	#__HAL_RCC_I2C3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C3RST
))

	)

3561 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM2RST
))

	)

3562 
	#__HAL_RCC_TIM3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM3RST
))

	)

3563 
	#__HAL_RCC_TIM4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM4RST
))

	)

3564 
	#__HAL_RCC_SPI3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI3RST
))

	)

3565 
	#__HAL_RCC_I2C3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C3RST
))

	)

3566 
	#__HAL_RCC_TIM6_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM6RST
))

	)

3567 
	#__HAL_RCC_TIM7_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM7RST
))

	)

3568 
	#__HAL_RCC_TIM12_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM12RST
))

	)

3569 
	#__HAL_RCC_TIM13_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM13RST
))

	)

3570 
	#__HAL_RCC_TIM14_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM14RST
))

	)

3571 
	#__HAL_RCC_SPDIFRX_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPDIFRXRST
))

	)

3572 
	#__HAL_RCC_USART3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USART3RST
))

	)

3573 
	#__HAL_RCC_UART4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART4RST
))

	)

3574 
	#__HAL_RCC_UART5_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART5RST
))

	)

3575 
	#__HAL_RCC_FMPI2C1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_FMPI2C1RST
))

	)

3576 
	#__HAL_RCC_CAN1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN1RST
))

	)

3577 
	#__HAL_RCC_CAN2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN2RST
))

	)

3578 
	#__HAL_RCC_CEC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CECRST
))

	)

3579 
	#__HAL_RCC_DAC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_DACRST
))

	)

3587 
	#__HAL_RCC_TIM8_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM8RST
))

	)

3588 
	#__HAL_RCC_SAI1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SAI1RST
))

	)

3589 
	#__HAL_RCC_SAI2_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SAI2RST
))

	)

3590 
	#__HAL_RCC_SDIO_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SDIORST
))

	)

3591 
	#__HAL_RCC_SPI4_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI4RST
))

	)

3592 
	#__HAL_RCC_TIM10_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM10RST
))

	)

3594 
	#__HAL_RCC_SDIO_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SDIORST
))

	)

3595 
	#__HAL_RCC_SPI4_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI4RST
))

	)

3596 
	#__HAL_RCC_TIM10_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM10RST
))

	)

3597 
	#__HAL_RCC_TIM8_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM8RST
))

	)

3598 
	#__HAL_RCC_SAI1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SAI1RST
))

	)

3599 
	#__HAL_RCC_SAI2_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SAI2RST
))

	)

3611 
	#__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIODLPEN
))

	)

3612 
	#__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOELPEN
))

	)

3613 
	#__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

3614 
	#__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

3615 
	#__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

3616 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_OTGHSLPEN
))

	)

3617 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_OTGHSULPILPEN
))

	)

3618 
	#__HAL_RCC_CRC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_CRCLPEN
))

	)

3619 
	#__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_FLITFLPEN
))

	)

3620 
	#__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

3621 
	#__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_BKPSRAMLPEN
))

	)

3623 
	#__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIODLPEN
))

	)

3624 
	#__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOELPEN
))

	)

3625 
	#__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

3626 
	#__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

3627 
	#__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

3628 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_OTGHSLPEN
))

	)

3629 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_OTGHSULPILPEN
))

	)

3630 
	#__HAL_RCC_CRC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_CRCLPEN
))

	)

3631 
	#__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_FLITFLPEN
))

	)

3632 
	#__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

3633 
	#__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_BKPSRAMLPEN
))

	)

3646 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

3647 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

3649 
	#__HAL_RCC_RNG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_RNGLPEN
))

	)

3650 
	#__HAL_RCC_RNG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_RNGLPEN
))

	)

3652 
	#__HAL_RCC_DCMI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_DCMILPEN
))

	)

3653 
	#__HAL_RCC_DCMI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_DCMILPEN
))

	)

3665 
	#__HAL_RCC_FMC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB3LPENR
 |ð(
RCC_AHB3LPENR_FMCLPEN
))

	)

3666 
	#__HAL_RCC_QSPI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB3LPENR
 |ð(
RCC_AHB3LPENR_QSPILPEN
))

	)

3668 
	#__HAL_RCC_FMC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB3LPENR
 &ð~(
RCC_AHB3LPENR_FMCLPEN
))

	)

3669 
	#__HAL_RCC_QSPI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB3LPENR
 &ð~(
RCC_AHB3LPENR_QSPILPEN
))

	)

3681 
	#__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM6LPEN
))

	)

3682 
	#__HAL_RCC_TIM7_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM7LPEN
))

	)

3683 
	#__HAL_RCC_TIM12_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM12LPEN
))

	)

3684 
	#__HAL_RCC_TIM13_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM13LPEN
))

	)

3685 
	#__HAL_RCC_TIM14_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM14LPEN
))

	)

3686 
	#__HAL_RCC_SPDIFRX_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPDIFRXLPEN
))

	)

3687 
	#__HAL_RCC_USART3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_USART3LPEN
))

	)

3688 
	#__HAL_RCC_UART4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART4LPEN
))

	)

3689 
	#__HAL_RCC_UART5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART5LPEN
))

	)

3690 
	#__HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_FMPI2C1LPEN
))

	)

3691 
	#__HAL_RCC_CAN1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN1LPEN
))

	)

3692 
	#__HAL_RCC_CAN2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN2LPEN
))

	)

3693 
	#__HAL_RCC_CEC_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CECLPEN
))

	)

3694 
	#__HAL_RCC_DAC_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_DACLPEN
))

	)

3695 
	#__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM2LPEN
))

	)

3696 
	#__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM3LPEN
))

	)

3697 
	#__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM4LPEN
))

	)

3698 
	#__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPI3LPEN
))

	)

3699 
	#__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C3LPEN
))

	)

3701 
	#__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM2LPEN
))

	)

3702 
	#__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM3LPEN
))

	)

3703 
	#__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM4LPEN
))

	)

3704 
	#__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPI3LPEN
))

	)

3705 
	#__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C3LPEN
))

	)

3706 
	#__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM6LPEN
))

	)

3707 
	#__HAL_RCC_TIM7_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM7LPEN
))

	)

3708 
	#__HAL_RCC_TIM12_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM12LPEN
))

	)

3709 
	#__HAL_RCC_TIM13_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM13LPEN
))

	)

3710 
	#__HAL_RCC_TIM14_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM14LPEN
))

	)

3711 
	#__HAL_RCC_SPDIFRX_CLK_SLEEP_DISABLE
()(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPDIFRXLPEN
))

	)

3712 
	#__HAL_RCC_USART3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_USART3LPEN
))

	)

3713 
	#__HAL_RCC_UART4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART4LPEN
))

	)

3714 
	#__HAL_RCC_UART5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART5LPEN
))

	)

3715 
	#__HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE
()(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_FMPI2C1LPEN
))

	)

3716 
	#__HAL_RCC_CAN1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN1LPEN
))

	)

3717 
	#__HAL_RCC_CAN2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN2LPEN
))

	)

3718 
	#__HAL_RCC_CEC_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CECLPEN
))

	)

3719 
	#__HAL_RCC_DAC_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_DACLPEN
))

	)

3731 
	#__HAL_RCC_TIM8_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM8LPEN
))

	)

3732 
	#__HAL_RCC_ADC2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_ADC2LPEN
))

	)

3733 
	#__HAL_RCC_ADC3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_ADC3LPEN
))

	)

3734 
	#__HAL_RCC_SAI1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SAI1LPEN
))

	)

3735 
	#__HAL_RCC_SAI2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SAI2LPEN
))

	)

3736 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SDIOLPEN
))

	)

3737 
	#__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI4LPEN
))

	)

3738 
	#__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
()(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM10LPEN
))

	)

3740 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SDIOLPEN
))

	)

3741 
	#__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI4LPEN
))

	)

3742 
	#__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
()(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM10LPEN
))

	)

3743 
	#__HAL_RCC_TIM8_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM8LPEN
))

	)

3744 
	#__HAL_RCC_ADC2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_ADC2LPEN
))

	)

3745 
	#__HAL_RCC_ADC3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_ADC3LPEN
))

	)

3746 
	#__HAL_RCC_SAI1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SAI1LPEN
))

	)

3747 
	#__HAL_RCC_SAI2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SAI2LPEN
))

	)

3755 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
) ||\

3756 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

3789 
	#__HAL_RCC_PLL_CONFIG
(
__RCC_PLLSourû__
, 
__PLLM__
, 
__PLLN__
, 
__PLLP__
, 
__PLLQ__
,
__PLLR__
) \

3790 (
RCC
->
PLLCFGR
 = ((
__RCC_PLLSourû__
è| (
__PLLM__
) | \

3791 ((
__PLLN__
è<< 
	`POSITION_VAL
(
RCC_PLLCFGR_PLLN
)) | \

3792 ((((
__PLLP__
è>> 1è-1è<< 
	`POSITION_VAL
(
RCC_PLLCFGR_PLLP
)) | \

3793 ((
__PLLQ__
è<< 
	`POSITION_VAL
(
RCC_PLLCFGR_PLLQ
)) | \

3794 ((
__PLLR__
è<< 
	`POSITION_VAL
(
RCC_PLLCFGR_PLLR
))))

	)

3824 
	#__HAL_RCC_PLL_CONFIG
(
__RCC_PLLSourû__
, 
__PLLM__
, 
__PLLN__
, 
__PLLP__
, 
__PLLQ__
) \

3825 (
RCC
->
PLLCFGR
 = (0x20000000 | (
__RCC_PLLSourû__
è| (
__PLLM__
)| \

3826 ((
__PLLN__
è<< 
	`POSITION_VAL
(
RCC_PLLCFGR_PLLN
)) | \

3827 ((((
__PLLP__
è>> 1è-1è<< 
	`POSITION_VAL
(
RCC_PLLCFGR_PLLP
)) | \

3828 ((
__PLLQ__
è<< 
	`POSITION_VAL
(
RCC_PLLCFGR_PLLQ
))))

	)

3833 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

3834 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

3835 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

3836 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

3841 
	#__HAL_RCC_PLLI2S_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLI2SON_BB
 = 
ENABLE
)

	)

3842 
	#__HAL_RCC_PLLI2S_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLI2SON_BB
 = 
DISABLE
)

	)

3845 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

3846 #ià
defšed
(
STM32F446xx
)

3874 
	#__HAL_RCC_PLLI2S_CONFIG
(
__PLLI2SM__
, 
__PLLI2SN__
, 
__PLLI2SP__
, 
__PLLI2SQ__
, 
__PLLI2SR__
) \

3875 (
RCC
->
PLLI2SCFGR
 = ((
__PLLI2SM__
) |\

3876 ((
__PLLI2SN__
è<< 
	`POSITION_VAL
(
RCC_PLLI2SCFGR_PLLI2SN
)) |\

3877 ((((
__PLLI2SP__
è>> 1è-1è<< 
	`POSITION_VAL
(
RCC_PLLI2SCFGR_PLLI2SP
)) |\

3878 ((
__PLLI2SQ__
è<< 
	`POSITION_VAL
(
RCC_PLLI2SCFGR_PLLI2SQ
)) |\

3879 ((
__PLLI2SR__
è<< 
	`POSITION_VAL
(
RCC_PLLI2SCFGR_PLLI2SR
))))

	)

3896 
	#__HAL_RCC_PLLI2S_CONFIG
(
__PLLI2SN__
, 
__PLLI2SR__
) \

3897 (
RCC
->
PLLI2SCFGR
 = (((
__PLLI2SN__
è<< 
	`POSITION_VAL
(
RCC_PLLI2SCFGR_PLLI2SN
)) |\

3898 ((
__PLLI2SR__
è<< 
	`POSITION_VAL
(
RCC_PLLI2SCFGR_PLLI2SR
))))

	)

3901 #ià
defšed
(
STM32F411xE
)

3922 
	#__HAL_RCC_PLLI2S_I2SCLK_CONFIG
(
__PLLI2SM__
, 
__PLLI2SN__
, 
__PLLI2SR__
è(
RCC
->
PLLI2SCFGR
 = ((__PLLI2SM__) |\

3923 ((
__PLLI2SN__
è<< 
	`POSITION_VAL
(
RCC_PLLI2SCFGR_PLLI2SN
)) |\

3924 ((
__PLLI2SR__
è<< 
	`POSITION_VAL
(
RCC_PLLI2SCFGR_PLLI2SR
))))

	)

3927 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

3945 
	#__HAL_RCC_PLLI2S_SAICLK_CONFIG
(
__PLLI2SN__
, 
__PLLI2SQ__
, 
__PLLI2SR__
è(
RCC
->
PLLI2SCFGR
 = ((__PLLI2SN__) << 6) |\

3946 ((
__PLLI2SQ__
) << 24) |\

3947 ((
__PLLI2SR__
è<< 28))

	)

3952 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

3957 
	#__HAL_RCC_PLLSAI_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLSAION_BB
 = 
ENABLE
)

	)

3958 
	#__HAL_RCC_PLLSAI_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLSAION_BB
 = 
DISABLE
)

	)

3960 #ià
defšed
(
STM32F446xx
)

3986 
	#__HAL_RCC_PLLSAI_CONFIG
(
__PLLSAIM__
, 
__PLLSAIN__
, 
__PLLSAIP__
, 
__PLLSAIQ__
, 
__PLLSAIR__
) \

3987 (
RCC
->
PLLSAICFGR
 = ((
__PLLSAIM__
) | \

3988 ((
__PLLSAIN__
è<< 
	`POSITION_VAL
(
RCC_PLLSAICFGR_PLLSAIN
)) | \

3989 ((((
__PLLSAIP__
è>> 1è-1è<< 
	`POSITION_VAL
(
RCC_PLLSAICFGR_PLLSAIP
)) | \

3990 ((
__PLLSAIQ__
è<< 
	`POSITION_VAL
(
RCC_PLLSAICFGR_PLLSAIQ
))))

	)

3993 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

4010 
	#__HAL_RCC_PLLSAI_CONFIG
(
__PLLSAIN__
, 
__PLLSAIP__
, 
__PLLSAIQ__
, 
__PLLSAIR__
) \

4011 (
RCC
->
PLLSAICFGR
 = (((
__PLLSAIN__
è<< 
	`POSITION_VAL
(
RCC_PLLSAICFGR_PLLSAIN
)) |\

4012 ((((
__PLLSAIP__
è>> 1è-1è<< 
	`POSITION_VAL
(
RCC_PLLSAICFGR_PLLSAIP
)) |\

4013 ((
__PLLSAIQ__
è<< 
	`POSITION_VAL
(
RCC_PLLSAICFGR_PLLSAIQ
)) |\

4014 ((
__PLLSAIR__
è<< 
	`POSITION_VAL
(
RCC_PLLSAICFGR_PLLSAIR
))))

	)

4017 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

4032 
	#__HAL_RCC_PLLSAI_CONFIG
(
__PLLSAIN__
, 
__PLLSAIQ__
, 
__PLLSAIR__
) \

4033 (
RCC
->
PLLSAICFGR
 = (((
__PLLSAIN__
è<< 
	`POSITION_VAL
(
RCC_PLLSAICFGR_PLLSAIN
)) | \

4034 ((
__PLLSAIQ__
è<< 
	`POSITION_VAL
(
RCC_PLLSAICFGR_PLLSAIQ
)) | \

4035 ((
__PLLSAIR__
è<< 
	`POSITION_VAL
(
RCC_PLLSAICFGR_PLLSAIR
))))

	)

4042 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
) ||\

4043 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

4050 
	#__HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG
(
__PLLI2SDivQ__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_PLLI2SDIVQ
, (__PLLI2SDivQ__)-1))

	)

4058 
	#__HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG
(
__PLLSAIDivQ__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_PLLSAIDIVQ
, ((__PLLSAIDivQ__)-1)<<8))

	)

4061 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

4070 
	#__HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG
(
__PLLSAIDivR__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_PLLSAIDIVR
, (__PLLSAIDivR__)))

	)

4075 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

4076 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

4077 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F469xx
) ||\

4078 
defšed
(
STM32F479xx
)

4087 
	#__HAL_RCC_I2S_CONFIG
(
__SOURCE__
è(*(
__IO
 
ušt32_t
 *è
RCC_CFGR_I2SSRC_BB
 = (__SOURCE__))

	)

4090 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

4105 
	#__HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI1ASRC
, (__SOURCE__)))

	)

4120 
	#__HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI1BSRC
, (__SOURCE__)))

	)

4123 #ià
defšed
(
STM32F446xx
)

4135 
	#__HAL_RCC_SAI1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI1SRC
, (__SOURCE__)))

	)

4145 
	#__HAL_RCC_GET_SAI1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI1SRC
))

	)

4158 
	#__HAL_RCC_SAI2_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI2SRC
, (__SOURCE__)))

	)

4168 
	#__HAL_RCC_GET_SAI2_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI2SRC
))

	)

4179 
	#__HAL_RCC_I2S_APB1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2S1SRC
, (__SOURCE__)))

	)

4188 
	#__HAL_RCC_GET_I2S_APB1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2S1SRC
))

	)

4199 
	#__HAL_RCC_I2S_APB2_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2S2SRC
, (__SOURCE__)))

	)

4208 
	#__HAL_RCC_GET_I2S_APB2_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2S2SRC
))

	)

4216 
	#__HAL_RCC_CEC_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CECSEL
, (
ušt32_t
)(__SOURCE__)))

	)

4223 
	#__HAL_RCC_GET_CEC_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CECSEL
))

	)

4232 
	#__HAL_RCC_FMPI2C1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_FMPI2C1SEL
, (
ušt32_t
)(__SOURCE__)))

	)

4240 
	#__HAL_RCC_GET_FMPI2C1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_FMPI2C1SEL
))

	)

4248 
	#__HAL_RCC_CLK48_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
, (
ušt32_t
)(__SOURCE__)))

	)

4255 
	#__HAL_RCC_GET_CLK48_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
))

	)

4263 
	#__HAL_RCC_SDIO_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SDIOSEL
, (
ušt32_t
)(__SOURCE__)))

	)

4270 
	#__HAL_RCC_GET_SDIO_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SDIOSEL
))

	)

4278 
	#__HAL_RCC_SPDIFRX_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SPDIFRXSEL
, (
ušt32_t
)(__SOURCE__)))

	)

4285 
	#__HAL_RCC_GET_SPDIFRX_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SPDIFRXSEL
))

	)

4288 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

4296 
	#__HAL_RCC_CLK48_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CK48MSEL
, (
ušt32_t
)(__SOURCE__)))

	)

4303 
	#__HAL_RCC_GET_CLK48_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CK48MSEL
))

	)

4311 
	#__HAL_RCC_SDIO_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SDIOSEL
, (
ušt32_t
)(__SOURCE__)))

	)

4318 
	#__HAL_RCC_GET_SDIO_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SDIOSEL
))

	)

4326 
	#__HAL_RCC_DSI_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_DSISEL
, (
ušt32_t
)(__SOURCE__)))

	)

4333 
	#__HAL_RCC_GET_DSI_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_DSISEL
))

	)

4337 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

4345 
	#__HAL_RCC_I2S_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2SSRC
, (__SOURCE__)))

	)

4353 
	#__HAL_RCC_GET_I2S_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2SSRC
))

	)

4362 
	#__HAL_RCC_FMPI2C1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_FMPI2C1SEL
, (
ušt32_t
)(__SOURCE__)))

	)

4370 
	#__HAL_RCC_GET_FMPI2C1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_FMPI2C1SEL
))

	)

4380 
	#__HAL_RCC_LPTIM1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_LPTIM1SEL
, (
ušt32_t
)(__SOURCE__)))

	)

4389 
	#__HAL_RCC_GET_LPTIM1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_LPTIM1SEL
))

	)

4392 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

4393 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

4394 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

4395 
defšed
(
STM32F479xx
)

4409 
	#__HAL_RCC_TIMCLKPRESCALER
(
__PRESC__
è(*(
__IO
 
ušt32_t
 *è
RCC_DCKCFGR_TIMPRE_BB
 = (__PRESC__))

	)

4412 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

4416 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

4419 
	#__HAL_RCC_PLLSAI_ENABLE_IT
(è(
RCC
->
CIR
 |ð(
RCC_CIR_PLLSAIRDYIE
))

	)

4423 
	#__HAL_RCC_PLLSAI_DISABLE_IT
(è(
RCC
->
CIR
 &ð~(
RCC_CIR_PLLSAIRDYIE
))

	)

4427 
	#__HAL_RCC_PLLSAI_CLEAR_IT
(è(
RCC
->
CIR
 |ð(
RCC_CIR_PLLSAIRDYF
))

	)

4432 
	#__HAL_RCC_PLLSAI_GET_IT
(è((
RCC
->
CIR
 & (
RCC_CIR_PLLSAIRDYIE
)è=ð(RCC_CIR_PLLSAIRDYIE))

	)

4437 
	#__HAL_RCC_PLLSAI_GET_FLAG
(è((
RCC
->
CR
 & (
RCC_CR_PLLSAIRDY
)è=ð(RCC_CR_PLLSAIRDY))

	)

4441 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

4445 
	#__HAL_RCC_MCO1_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CFGR_MCO1EN_BB
 = 
ENABLE
)

	)

4446 
	#__HAL_RCC_MCO1_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CFGR_MCO1EN_BB
 = 
DISABLE
)

	)

4454 
	#__HAL_RCC_MCO2_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CFGR_MCO2EN_BB
 = 
ENABLE
)

	)

4455 
	#__HAL_RCC_MCO2_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CFGR_MCO2EN_BB
 = 
DISABLE
)

	)

4473 
HAL_StusTy³Def
 
HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
);

4474 
HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
);

4476 #ià
defšed
(
STM32F446xx
)

4477 
ušt32_t
 
HAL_RCCEx_G‘P”hCLKF»q
(ušt32_ˆ
P”hClk
);

4480 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F411xE
) ||\

4481 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

4482 
HAL_RCCEx_S–eùLSEMode
(
ušt8_t
 
Mode
);

4503 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

4504 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

4506 
	#RCC_PLLSAION_BIT_NUMBER
 0x1C

	)

4507 
	#RCC_CR_PLLSAION_BB
 (
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET
 * 32è+ (
RCC_PLLSAION_BIT_NUMBER
 * 4))

	)

4509 
	#PLLSAI_TIMEOUT_VALUE
 ((
ušt32_t
)100è

	)

4512 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

4513 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

4514 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

4515 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

4517 
	#RCC_PLLI2SON_BIT_NUMBER
 0x1A

	)

4518 
	#RCC_CR_PLLI2SON_BB
 (
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET
 * 32è+ (
RCC_PLLI2SON_BIT_NUMBER
 * 4))

	)

4520 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

4523 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

4524 
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
) ||\

4525 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

4527 
	#RCC_DCKCFGR_OFFSET
 (
RCC_OFFSET
 + 0x8C)

	)

4528 
	#RCC_TIMPRE_BIT_NUMBER
 0x18

	)

4529 
	#RCC_DCKCFGR_TIMPRE_BB
 (
PERIPH_BB_BASE
 + (
RCC_DCKCFGR_OFFSET
 * 32è+ (
RCC_TIMPRE_BIT_NUMBER
 * 4))

	)

4533 
	#RCC_CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08)

	)

4534 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

4535 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

4536 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

4537 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

4539 
	#RCC_I2SSRC_BIT_NUMBER
 0x17

	)

4540 
	#RCC_CFGR_I2SSRC_BB
 (
PERIPH_BB_BASE
 + (
RCC_CFGR_OFFSET
 * 32è+ (
RCC_I2SSRC_BIT_NUMBER
 * 4))

	)

4542 
	#PLLI2S_TIMEOUT_VALUE
 ((
ušt32_t
)100è

	)

4544 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

4546 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

4548 
	#RCC_MCO1EN_BIT_NUMBER
 0x8

	)

4549 
	#RCC_CFGR_MCO1EN_BB
 (
PERIPH_BB_BASE
 + (
RCC_CFGR_OFFSET
 * 32è+ (
RCC_MCO1EN_BIT_NUMBER
 * 4))

	)

4552 
	#RCC_MCO2EN_BIT_NUMBER
 0x9

	)

4553 
	#RCC_CFGR_MCO2EN_BB
 (
PERIPH_BB_BASE
 + (
RCC_CFGR_OFFSET
 * 32è+ (
RCC_MCO2EN_BIT_NUMBER
 * 4))

	)

4556 
	#PLL_TIMEOUT_VALUE
 ((
ušt32_t
)100è

	)

4573 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
)

4574 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1 <ð(SELECTION)è&& ((SELECTIONè<ð0x0000007F))

	)

4577 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
)|| defšed(
STM32F417xx
) ||\

4578 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

4579 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1 <ð(SELECTION)è&& ((SELECTIONè<ð0x00000007))

	)

4582 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

4583 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1 <ð(SELECTION)è&& ((SELECTIONè<ð0x0000001F))

	)

4586 #ià
defšed
(
STM32F446xx
)

4587 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1 <ð(SELECTION)è&& ((SELECTIONè<ð0x00000FFF))

	)

4590 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

4591 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1 <ð(SELECTION)è&& ((SELECTIONè<ð0x000001FF))

	)

4594 
	#IS_RCC_PLLI2SN_VALUE
(
VALUE
è((192 <ð(VALUE)è&& ((VALUEè<ð432))

	)

4595 
	#IS_RCC_PLLI2SR_VALUE
(
VALUE
è((2 <ð(VALUE)è&& ((VALUEè<ð7))

	)

4598 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

4599 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

4600 
	#IS_RCC_PLLI2SQ_VALUE
(
VALUE
è((2 <ð(VALUE)è&& ((VALUEè<ð15))

	)

4602 
	#IS_RCC_PLLSAIN_VALUE
(
VALUE
è((49 <ð(VALUE)è&& ((VALUEè<ð432))

	)

4604 
	#IS_RCC_PLLSAIQ_VALUE
(
VALUE
è((2 <ð(VALUE)è&& ((VALUEè<ð15))

	)

4606 
	#IS_RCC_PLLSAIR_VALUE
(
VALUE
è((2 <ð(VALUE)è&& ((VALUEè<ð7))

	)

4608 
	#IS_RCC_PLLSAI_DIVQ_VALUE
(
VALUE
è((1 <ð(VALUE)è&& ((VALUEè<ð32))

	)

4610 
	#IS_RCC_PLLI2S_DIVQ_VALUE
(
VALUE
è((1 <ð(VALUE)è&& ((VALUEè<ð32))

	)

4612 
	#IS_RCC_PLLSAI_DIVR_VALUE
(
VALUE
è(((VALUEè=ð
RCC_PLLSAIDIVR_2
) ||\

4613 ((
VALUE
è=ð
RCC_PLLSAIDIVR_4
) ||\

4614 ((
VALUE
è=ð
RCC_PLLSAIDIVR_8
) ||\

4615 ((
VALUE
è=ð
RCC_PLLSAIDIVR_16
))

	)

4618 #ià
defšed
(
STM32F411xE
è|| defšed(
STM32F446xx
)

4619 
	#IS_RCC_PLLI2SM_VALUE
(
VALUE
è((VALUEè<ð63)

	)

4621 
	#IS_RCC_LSE_MODE
(
MODE
è(((MODEè=ð
RCC_LSE_LOWPOWER_MODE
) ||\

4622 ((
MODE
è=ð
RCC_LSE_HIGHDRIVE_MODE
))

	)

4625 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

4626 
	#IS_RCC_PLLR_VALUE
(
VALUE
è((2 <ð(VALUE)è&& ((VALUEè<ð7))

	)

4628 
	#IS_RCC_LSE_MODE
(
MODE
è(((MODEè=ð
RCC_LSE_LOWPOWER_MODE
) ||\

4629 ((
MODE
è=ð
RCC_LSE_HIGHDRIVE_MODE
))

	)

4631 
	#IS_RCC_FMPI2C1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_FMPI2C1CLKSOURCE_APB
) ||\

4632 ((
SOURCE
è=ð
RCC_FMPI2C1CLKSOURCE_SYSCLK
) ||\

4633 ((
SOURCE
è=ð
RCC_FMPI2C1CLKSOURCE_HSI
))

	)

4635 
	#IS_RCC_LPTIM1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_LPTIM1CLKSOURCE_PCLK
) ||\

4636 ((
SOURCE
è=ð
RCC_LPTIM1CLKSOURCE_HSI
) ||\

4637 ((
SOURCE
è=ð
RCC_LPTIM1CLKSOURCE_LSI
) ||\

4638 ((
SOURCE
è=ð
RCC_LPTIM1CLKSOURCE_LSE
))

	)

4640 
	#IS_RCC_I2SAPBCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_I2SAPBCLKSOURCE_PLLR
) ||\

4641 ((
SOURCE
è=ð
RCC_I2SAPBCLKSOURCE_EXT
) ||\

4642 ((
SOURCE
è=ð
RCC_I2SAPBCLKSOURCE_PLLSRC
))

	)

4645 #ià
defšed
(
STM32F446xx
)

4646 
	#IS_RCC_PLLR_VALUE
(
VALUE
è((2 <ð(VALUE)è&& ((VALUEè<ð7))

	)

4648 
	#IS_RCC_PLLI2SP_VALUE
(
VALUE
è(((VALUEè=ð
RCC_PLLI2SP_DIV2
) ||\

4649 ((
VALUE
è=ð
RCC_PLLI2SP_DIV4
) ||\

4650 ((
VALUE
è=ð
RCC_PLLI2SP_DIV6
) ||\

4651 ((
VALUE
è=ð
RCC_PLLI2SP_DIV8
))

	)

4653 
	#IS_RCC_PLLSAIM_VALUE
(
VALUE
è((VALUEè<ð63)

	)

4655 
	#IS_RCC_PLLSAIP_VALUE
(
VALUE
è(((VALUEè=ð
RCC_PLLSAIP_DIV2
) ||\

4656 ((
VALUE
è=ð
RCC_PLLSAIP_DIV4
) ||\

4657 ((
VALUE
è=ð
RCC_PLLSAIP_DIV6
) ||\

4658 ((
VALUE
è=ð
RCC_PLLSAIP_DIV8
))

	)

4660 
	#IS_RCC_SAI1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SAI1CLKSOURCE_PLLSAI
) ||\

4661 ((
SOURCE
è=ð
RCC_SAI1CLKSOURCE_PLLI2S
) ||\

4662 ((
SOURCE
è=ð
RCC_SAI1CLKSOURCE_PLLR
) ||\

4663 ((
SOURCE
è=ð
RCC_SAI1CLKSOURCE_EXT
))

	)

4665 
	#IS_RCC_SAI2CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SAI2CLKSOURCE_PLLSAI
) ||\

4666 ((
SOURCE
è=ð
RCC_SAI2CLKSOURCE_PLLI2S
) ||\

4667 ((
SOURCE
è=ð
RCC_SAI2CLKSOURCE_PLLR
) ||\

4668 ((
SOURCE
è=ð
RCC_SAI2CLKSOURCE_PLLSRC
))

	)

4670 
	#IS_RCC_I2SAPB1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_I2SAPB1CLKSOURCE_PLLI2S
) ||\

4671 ((
SOURCE
è=ð
RCC_I2SAPB1CLKSOURCE_EXT
) ||\

4672 ((
SOURCE
è=ð
RCC_I2SAPB1CLKSOURCE_PLLR
) ||\

4673 ((
SOURCE
è=ð
RCC_I2SAPB1CLKSOURCE_PLLSRC
))

	)

4675 
	#IS_RCC_I2SAPB2CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_I2SAPB2CLKSOURCE_PLLI2S
) ||\

4676 ((
SOURCE
è=ð
RCC_I2SAPB2CLKSOURCE_EXT
) ||\

4677 ((
SOURCE
è=ð
RCC_I2SAPB2CLKSOURCE_PLLR
) ||\

4678 ((
SOURCE
è=ð
RCC_I2SAPB2CLKSOURCE_PLLSRC
))

	)

4680 
	#IS_RCC_FMPI2C1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_FMPI2C1CLKSOURCE_APB
) ||\

4681 ((
SOURCE
è=ð
RCC_FMPI2C1CLKSOURCE_SYSCLK
) ||\

4682 ((
SOURCE
è=ð
RCC_FMPI2C1CLKSOURCE_HSI
))

	)

4684 
	#IS_RCC_CECCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_CECCLKSOURCE_HSI
) ||\

4685 ((
SOURCE
è=ð
RCC_CECCLKSOURCE_LSE
))

	)

4687 
	#IS_RCC_CK48CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_CK48CLKSOURCE_PLLQ
) ||\

4688 ((
SOURCE
è=ð
RCC_CK48CLKSOURCE_PLLSAIP
))

	)

4690 
	#IS_RCC_SDIOCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SDIOCLKSOURCE_CK48
) ||\

4691 ((
SOURCE
è=ð
RCC_SDIOCLKSOURCE_SYSCLK
))

	)

4693 
	#IS_RCC_SPDIFRXCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SPDIFRXCLKSOURCE_PLLR
) ||\

4694 ((
SOURCE
è=ð
RCC_SPDIFRXCLKSOURCE_PLLI2SP
))

	)

4697 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

4698 
	#IS_RCC_PLLR_VALUE
(
VALUE
è((2 <ð(VALUE)è&& ((VALUEè<ð7))

	)

4700 
	#IS_RCC_PLLSAIP_VALUE
(
VALUE
è(((VALUEè=ð
RCC_PLLSAIP_DIV2
) ||\

4701 ((
VALUE
è=ð
RCC_PLLSAIP_DIV4
) ||\

4702 ((
VALUE
è=ð
RCC_PLLSAIP_DIV6
) ||\

4703 ((
VALUE
è=ð
RCC_PLLSAIP_DIV8
))

	)

4705 
	#IS_RCC_CK48CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_CK48CLKSOURCE_PLLQ
) ||\

4706 ((
SOURCE
è=ð
RCC_CK48CLKSOURCE_PLLSAIP
))

	)

4708 
	#IS_RCC_SDIOCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SDIOCLKSOURCE_CK48
) ||\

4709 ((
SOURCE
è=ð
RCC_SDIOCLKSOURCE_SYSCLK
))

	)

4711 
	#IS_RCC_DSIBYTELANECLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_DSICLKSOURCE_PLLR
) ||\

4712 ((
SOURCE
è=ð
RCC_DSICLKSOURCE_DSIPHY
))

	)

4714 
	#IS_RCC_LSE_MODE
(
MODE
è(((MODEè=ð
RCC_LSE_LOWPOWER_MODE
) ||\

4715 ((
MODE
è=ð
RCC_LSE_HIGHDRIVE_MODE
))

	)

4718 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

4719 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

4720 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

4721 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

4723 
	#IS_RCC_MCO2SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_MCO2SOURCE_SYSCLK
è|| ((SOURCEè=ð
RCC_MCO2SOURCE_PLLI2SCLK
)|| \

4724 ((
SOURCE
è=ð
RCC_MCO2SOURCE_HSE
è|| ((SOURCEè=ð
RCC_MCO2SOURCE_PLLCLK
))

	)

4727 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

4729 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

4730 
	#IS_RCC_MCO2SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_MCO2SOURCE_SYSCLK
è|| ((SOURCEè=ð
RCC_MCO2SOURCE_I2SCLK
)|| \

4731 ((
SOURCE
è=ð
RCC_MCO2SOURCE_HSE
è|| ((SOURCEè=ð
RCC_MCO2SOURCE_PLLCLK
))

	)

4748 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rng.h

39 #iâdeà
__STM32F4xx_HAL_RNG_H


40 
	#__STM32F4xx_HAL_RNG_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

47 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

48 
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F469xx
) ||\

49 
	$defšed
(
STM32F479xx
)

52 
	~"¡m32f4xx_h®_def.h
"

74 
HAL_RNG_STATE_RESET
 = 0x00,

75 
HAL_RNG_STATE_READY
 = 0x01,

76 
HAL_RNG_STATE_BUSY
 = 0x02,

77 
HAL_RNG_STATE_TIMEOUT
 = 0x03,

78 
HAL_RNG_STATE_ERROR
 = 0x04

80 }
	tHAL_RNG_S‹Ty³Def
;

91 
RNG_Ty³Def
 *
In¡ªû
;

93 
HAL_LockTy³Def
 
Lock
;

95 
__IO
 
HAL_RNG_S‹Ty³Def
 
S‹
;

97 
ušt32_t
 
RªdomNumb”
;

99 }
	tRNG_HªdËTy³Def
;

118 
	#RNG_IT_DRDY
 
RNG_SR_DRDY


	)

119 
	#RNG_IT_CEI
 
RNG_SR_CEIS


	)

120 
	#RNG_IT_SEI
 
RNG_SR_SEIS


	)

128 
	#RNG_FLAG_DRDY
 
RNG_SR_DRDY


	)

129 
	#RNG_FLAG_CECS
 
RNG_SR_CECS


	)

130 
	#RNG_FLAG_SECS
 
RNG_SR_SECS


	)

150 
	#__HAL_RNG_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_RNG_STATE_RESET
)

	)

157 
	#__HAL_RNG_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
RNG_CR_RNGEN
)

	)

164 
	#__HAL_RNG_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~
RNG_CR_RNGEN
)

	)

176 
	#__HAL_RNG_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
 & (__FLAG__)è=ð(__FLAG__))

	)

186 
	#__HAL_RNG_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è

	)

195 
	#__HAL_RNG_ENABLE_IT
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
RNG_CR_IE
)

	)

202 
	#__HAL_RNG_DISABLE_IT
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~
RNG_CR_IE
)

	)

214 
	#__HAL_RNG_GET_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
SR
 & (__INTERRUPT__)è=ð(__INTERRUPT__))

	)

226 
	#__HAL_RNG_CLEAR_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
SR
èð~(__INTERRUPT__))

	)

240 
HAL_StusTy³Def
 
	`HAL_RNG_In™
(
RNG_HªdËTy³Def
 *
hºg
);

241 
HAL_StusTy³Def
 
	`HAL_RNG_DeIn™
 (
RNG_HªdËTy³Def
 *
hºg
);

242 
	`HAL_RNG_M¥In™
(
RNG_HªdËTy³Def
 *
hºg
);

243 
	`HAL_RNG_M¥DeIn™
(
RNG_HªdËTy³Def
 *
hºg
);

252 
ušt32_t
 
	`HAL_RNG_G‘RªdomNumb”
(
RNG_HªdËTy³Def
 *
hºg
);

253 
ušt32_t
 
	`HAL_RNG_G‘RªdomNumb”_IT
(
RNG_HªdËTy³Def
 *
hºg
);

255 
HAL_StusTy³Def
 
	`HAL_RNG_G’”©eRªdomNumb”
(
RNG_HªdËTy³Def
 *
hºg
, 
ušt32_t
 *
¿ndom32b™
);

256 
HAL_StusTy³Def
 
	`HAL_RNG_G’”©eRªdomNumb”_IT
(
RNG_HªdËTy³Def
 *
hºg
);

257 
ušt32_t
 
	`HAL_RNG_R—dLa¡RªdomNumb”
(
RNG_HªdËTy³Def
 *
hºg
);

259 
	`HAL_RNG_IRQHªdËr
(
RNG_HªdËTy³Def
 *
hºg
);

260 
	`HAL_RNG_E¼ÜC®lback
(
RNG_HªdËTy³Def
 *
hºg
);

261 
	`HAL_RNG_R—dyD©aC®lback
(
RNG_HªdËTy³Def
* 
hºg
, 
ušt32_t
 
¿ndom32b™
);

270 
HAL_RNG_S‹Ty³Def
 
	`HAL_RNG_G‘S‹
(
RNG_HªdËTy³Def
 *
hºg
);

320 
	#IS_RNG_IT
(
IT
è(((ITè=ð
RNG_IT_CEI
) || \

321 ((
IT
è=ð
RNG_IT_SEI
))

	)

323 
	#IS_RNG_FLAG
(
FLAG
è(((FLAGè=ð
RNG_FLAG_DRDY
) || \

324 ((
FLAG
è=ð
RNG_FLAG_CECS
) || \

325 ((
FLAG
è=ð
RNG_FLAG_SECS
))

	)

358 
STM32F429xx
 || 
STM32F439xx
 || 
STM32F410xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

360 #ifdeà
__ýlu¥lus


361 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rtc.h

39 #iâdeà
__STM32F4xx_HAL_RTC_H


40 
	#__STM32F4xx_HAL_RTC_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
HAL_RTC_STATE_RESET
 = 0x00,

68 
HAL_RTC_STATE_READY
 = 0x01,

69 
HAL_RTC_STATE_BUSY
 = 0x02,

70 
HAL_RTC_STATE_TIMEOUT
 = 0x03,

71 
HAL_RTC_STATE_ERROR
 = 0x04

73 }
	tHAL_RTCS‹Ty³Def
;

80 
ušt32_t
 
HourFÜm©
;

83 
ušt32_t
 
AsynchP»div
;

86 
ušt32_t
 
SynchP»div
;

89 
ušt32_t
 
OutPut
;

92 
ušt32_t
 
OutPutPÞ¬™y
;

95 
ušt32_t
 
OutPutTy³
;

97 }
	tRTC_In™Ty³Def
;

104 
ušt8_t
 
Hours
;

108 
ušt8_t
 
Mšu‹s
;

111 
ušt8_t
 
SecÚds
;

114 
ušt8_t
 
TimeFÜm©
;

117 
ušt32_t
 
SubSecÚds
;

121 
ušt32_t
 
SecÚdF¿ùiÚ
;

127 
ušt32_t
 
DayLightSavšg
;

130 
ušt32_t
 
StÜeO³¿tiÚ
;

133 }
	tRTC_TimeTy³Def
;

140 
ušt8_t
 
W“kDay
;

143 
ušt8_t
 
MÚth
;

146 
ušt8_t
 
D©e
;

149 
ušt8_t
 
Y—r
;

152 }
	tRTC_D©eTy³Def
;

159 
RTC_TimeTy³Def
 
AÏrmTime
;

161 
ušt32_t
 
AÏrmMask
;

164 
ušt32_t
 
AÏrmSubSecÚdMask
;

167 
ušt32_t
 
AÏrmD©eW“kDayS–
;

170 
ušt8_t
 
AÏrmD©eW“kDay
;

174 
ušt32_t
 
AÏrm
;

176 }
	tRTC_AÏrmTy³Def
;

183 
RTC_Ty³Def
 *
In¡ªû
;

185 
RTC_In™Ty³Def
 
In™
;

187 
HAL_LockTy³Def
 
Lock
;

189 
__IO
 
HAL_RTCS‹Ty³Def
 
S‹
;

191 }
	tRTC_HªdËTy³Def
;

205 
	#RTC_HOURFORMAT_24
 ((
ušt32_t
)0x00000000)

	)

206 
	#RTC_HOURFORMAT_12
 ((
ušt32_t
)0x00000040)

	)

214 
	#RTC_OUTPUT_DISABLE
 ((
ušt32_t
)0x00000000)

	)

215 
	#RTC_OUTPUT_ALARMA
 ((
ušt32_t
)0x00200000)

	)

216 
	#RTC_OUTPUT_ALARMB
 ((
ušt32_t
)0x00400000)

	)

217 
	#RTC_OUTPUT_WAKEUP
 ((
ušt32_t
)0x00600000)

	)

225 
	#RTC_OUTPUT_POLARITY_HIGH
 ((
ušt32_t
)0x00000000)

	)

226 
	#RTC_OUTPUT_POLARITY_LOW
 ((
ušt32_t
)0x00100000)

	)

234 
	#RTC_OUTPUT_TYPE_OPENDRAIN
 ((
ušt32_t
)0x00000000)

	)

235 
	#RTC_OUTPUT_TYPE_PUSHPULL
 ((
ušt32_t
)0x00040000)

	)

243 
	#RTC_HOURFORMAT12_AM
 ((
ušt8_t
)0x00)

	)

244 
	#RTC_HOURFORMAT12_PM
 ((
ušt8_t
)0x40)

	)

252 
	#RTC_DAYLIGHTSAVING_SUB1H
 ((
ušt32_t
)0x00020000)

	)

253 
	#RTC_DAYLIGHTSAVING_ADD1H
 ((
ušt32_t
)0x00010000)

	)

254 
	#RTC_DAYLIGHTSAVING_NONE
 ((
ušt32_t
)0x00000000)

	)

262 
	#RTC_STOREOPERATION_RESET
 ((
ušt32_t
)0x00000000)

	)

263 
	#RTC_STOREOPERATION_SET
 ((
ušt32_t
)0x00040000)

	)

271 
	#RTC_FORMAT_BIN
 ((
ušt32_t
)0x000000000)

	)

272 
	#RTC_FORMAT_BCD
 ((
ušt32_t
)0x000000001)

	)

281 
	#RTC_MONTH_JANUARY
 ((
ušt8_t
)0x01)

	)

282 
	#RTC_MONTH_FEBRUARY
 ((
ušt8_t
)0x02)

	)

283 
	#RTC_MONTH_MARCH
 ((
ušt8_t
)0x03)

	)

284 
	#RTC_MONTH_APRIL
 ((
ušt8_t
)0x04)

	)

285 
	#RTC_MONTH_MAY
 ((
ušt8_t
)0x05)

	)

286 
	#RTC_MONTH_JUNE
 ((
ušt8_t
)0x06)

	)

287 
	#RTC_MONTH_JULY
 ((
ušt8_t
)0x07)

	)

288 
	#RTC_MONTH_AUGUST
 ((
ušt8_t
)0x08)

	)

289 
	#RTC_MONTH_SEPTEMBER
 ((
ušt8_t
)0x09)

	)

290 
	#RTC_MONTH_OCTOBER
 ((
ušt8_t
)0x10)

	)

291 
	#RTC_MONTH_NOVEMBER
 ((
ušt8_t
)0x11)

	)

292 
	#RTC_MONTH_DECEMBER
 ((
ušt8_t
)0x12)

	)

300 
	#RTC_WEEKDAY_MONDAY
 ((
ušt8_t
)0x01)

	)

301 
	#RTC_WEEKDAY_TUESDAY
 ((
ušt8_t
)0x02)

	)

302 
	#RTC_WEEKDAY_WEDNESDAY
 ((
ušt8_t
)0x03)

	)

303 
	#RTC_WEEKDAY_THURSDAY
 ((
ušt8_t
)0x04)

	)

304 
	#RTC_WEEKDAY_FRIDAY
 ((
ušt8_t
)0x05)

	)

305 
	#RTC_WEEKDAY_SATURDAY
 ((
ušt8_t
)0x06)

	)

306 
	#RTC_WEEKDAY_SUNDAY
 ((
ušt8_t
)0x07)

	)

314 
	#RTC_ALARMDATEWEEKDAYSEL_DATE
 ((
ušt32_t
)0x00000000)

	)

315 
	#RTC_ALARMDATEWEEKDAYSEL_WEEKDAY
 ((
ušt32_t
)0x40000000)

	)

323 
	#RTC_ALARMMASK_NONE
 ((
ušt32_t
)0x00000000)

	)

324 
	#RTC_ALARMMASK_DATEWEEKDAY
 
RTC_ALRMAR_MSK4


	)

325 
	#RTC_ALARMMASK_HOURS
 
RTC_ALRMAR_MSK3


	)

326 
	#RTC_ALARMMASK_MINUTES
 
RTC_ALRMAR_MSK2


	)

327 
	#RTC_ALARMMASK_SECONDS
 
RTC_ALRMAR_MSK1


	)

328 
	#RTC_ALARMMASK_ALL
 ((
ušt32_t
)0x80808080)

	)

336 
	#RTC_ALARM_A
 
RTC_CR_ALRAE


	)

337 
	#RTC_ALARM_B
 
RTC_CR_ALRBE


	)

345 
	#RTC_ALARMSUBSECONDMASK_ALL
 ((
ušt32_t
)0x00000000è

	)

348 
	#RTC_ALARMSUBSECONDMASK_SS14_1
 ((
ušt32_t
)0x01000000è

	)

350 
	#RTC_ALARMSUBSECONDMASK_SS14_2
 ((
ušt32_t
)0x02000000è

	)

352 
	#RTC_ALARMSUBSECONDMASK_SS14_3
 ((
ušt32_t
)0x03000000è

	)

354 
	#RTC_ALARMSUBSECONDMASK_SS14_4
 ((
ušt32_t
)0x04000000è

	)

356 
	#RTC_ALARMSUBSECONDMASK_SS14_5
 ((
ušt32_t
)0x05000000è

	)

358 
	#RTC_ALARMSUBSECONDMASK_SS14_6
 ((
ušt32_t
)0x06000000è

	)

360 
	#RTC_ALARMSUBSECONDMASK_SS14_7
 ((
ušt32_t
)0x07000000è

	)

362 
	#RTC_ALARMSUBSECONDMASK_SS14_8
 ((
ušt32_t
)0x08000000è

	)

364 
	#RTC_ALARMSUBSECONDMASK_SS14_9
 ((
ušt32_t
)0x09000000è

	)

366 
	#RTC_ALARMSUBSECONDMASK_SS14_10
 ((
ušt32_t
)0x0A000000è

	)

368 
	#RTC_ALARMSUBSECONDMASK_SS14_11
 ((
ušt32_t
)0x0B000000è

	)

370 
	#RTC_ALARMSUBSECONDMASK_SS14_12
 ((
ušt32_t
)0x0C000000è

	)

372 
	#RTC_ALARMSUBSECONDMASK_SS14_13
 ((
ušt32_t
)0x0D000000è

	)

374 
	#RTC_ALARMSUBSECONDMASK_SS14
 ((
ušt32_t
)0x0E000000è

	)

376 
	#RTC_ALARMSUBSECONDMASK_NONE
 ((
ušt32_t
)0x0F000000è

	)

385 
	#RTC_IT_TS
 ((
ušt32_t
)0x00008000)

	)

386 
	#RTC_IT_WUT
 ((
ušt32_t
)0x00004000)

	)

387 
	#RTC_IT_ALRB
 ((
ušt32_t
)0x00002000)

	)

388 
	#RTC_IT_ALRA
 ((
ušt32_t
)0x00001000)

	)

389 
	#RTC_IT_TAMP
 ((
ušt32_t
)0x00000004è

	)

390 
	#RTC_IT_TAMP1
 ((
ušt32_t
)0x00020000)

	)

391 
	#RTC_IT_TAMP2
 ((
ušt32_t
)0x00040000)

	)

399 
	#RTC_FLAG_RECALPF
 ((
ušt32_t
)0x00010000)

	)

400 
	#RTC_FLAG_TAMP2F
 ((
ušt32_t
)0x00004000)

	)

401 
	#RTC_FLAG_TAMP1F
 ((
ušt32_t
)0x00002000)

	)

402 
	#RTC_FLAG_TSOVF
 ((
ušt32_t
)0x00001000)

	)

403 
	#RTC_FLAG_TSF
 ((
ušt32_t
)0x00000800)

	)

404 
	#RTC_FLAG_WUTF
 ((
ušt32_t
)0x00000400)

	)

405 
	#RTC_FLAG_ALRBF
 ((
ušt32_t
)0x00000200)

	)

406 
	#RTC_FLAG_ALRAF
 ((
ušt32_t
)0x00000100)

	)

407 
	#RTC_FLAG_INITF
 ((
ušt32_t
)0x00000040)

	)

408 
	#RTC_FLAG_RSF
 ((
ušt32_t
)0x00000020)

	)

409 
	#RTC_FLAG_INITS
 ((
ušt32_t
)0x00000010)

	)

410 
	#RTC_FLAG_SHPF
 ((
ušt32_t
)0x00000008)

	)

411 
	#RTC_FLAG_WUTWF
 ((
ušt32_t
)0x00000004)

	)

412 
	#RTC_FLAG_ALRBWF
 ((
ušt32_t
)0x00000002)

	)

413 
	#RTC_FLAG_ALRAWF
 ((
ušt32_t
)0x00000001)

	)

431 
	#__HAL_RTC_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_RTC_STATE_RESET
)

	)

438 
	#__HAL_RTC_WRITEPROTECTION_DISABLE
(
__HANDLE__
) \

440 (
__HANDLE__
)->
In¡ªû
->
WPR
 = 0xCA; \

441 (
__HANDLE__
)->
In¡ªû
->
WPR
 = 0x53; \

442 } 0)

	)

449 
	#__HAL_RTC_WRITEPROTECTION_ENABLE
(
__HANDLE__
) \

451 (
__HANDLE__
)->
In¡ªû
->
WPR
 = 0xFF; \

452 } 0)

	)

459 
	#__HAL_RTC_ALARMA_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(
RTC_CR_ALRAE
))

	)

466 
	#__HAL_RTC_ALARMA_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(
RTC_CR_ALRAE
))

	)

473 
	#__HAL_RTC_ALARMB_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(
RTC_CR_ALRBE
))

	)

480 
	#__HAL_RTC_ALARMB_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(
RTC_CR_ALRBE
))

	)

491 
	#__HAL_RTC_ALARM_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(__INTERRUPT__))

	)

502 
	#__HAL_RTC_ALARM_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(__INTERRUPT__))

	)

513 
	#__HAL_RTC_ALARM_GET_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((((__HANDLE__)->
In¡ªû
->
ISR
)& ((__INTERRUPT__)>> 4)è!ð
RESET
)? 
SET
 : RESET)

	)

526 
	#__HAL_RTC_ALARM_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((((__HANDLE__)->
In¡ªû
->
ISR
è& (__FLAG__)è!ð
RESET
)? 
SET
 : RESET)

	)

537 
	#__HAL_RTC_ALARM_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
ISR
èð(~((__FLAG__è| 
RTC_ISR_INIT
)|((__HANDLE__)->In¡ªû->ISR & RTC_ISR_INIT))

	)

549 
	#__HAL_RTC_ALARM_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è(((((__HANDLE__)->
In¡ªû
->
CR
è& (__INTERRUPT__)è!ð
RESET
è? 
SET
 : RESET)

	)

555 
	#__HAL_RTC_ALARM_EXTI_ENABLE_IT
(è(
EXTI
->
IMR
 |ð
RTC_EXTI_LINE_ALARM_EVENT
)

	)

561 
	#__HAL_RTC_ALARM_EXTI_DISABLE_IT
(è(
EXTI
->
IMR
 &ð~(
RTC_EXTI_LINE_ALARM_EVENT
))

	)

567 
	#__HAL_RTC_ALARM_EXTI_ENABLE_EVENT
(è(
EXTI
->
EMR
 |ð
RTC_EXTI_LINE_ALARM_EVENT
)

	)

573 
	#__HAL_RTC_ALARM_EXTI_DISABLE_EVENT
(è(
EXTI
->
EMR
 &ð~(
RTC_EXTI_LINE_ALARM_EVENT
))

	)

579 
	#__HAL_RTC_ALARM_EXTI_ENABLE_FALLING_EDGE
(è(
EXTI
->
FTSR
 |ð
RTC_EXTI_LINE_ALARM_EVENT
)

	)

585 
	#__HAL_RTC_ALARM_EXTI_DISABLE_FALLING_EDGE
(è(
EXTI
->
FTSR
 &ð~(
RTC_EXTI_LINE_ALARM_EVENT
))

	)

591 
	#__HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE
(è(
EXTI
->
RTSR
 |ð
RTC_EXTI_LINE_ALARM_EVENT
)

	)

597 
	#__HAL_RTC_ALARM_EXTI_DISABLE_RISING_EDGE
(è(
EXTI
->
RTSR
 &ð~(
RTC_EXTI_LINE_ALARM_EVENT
))

	)

603 
	#__HAL_RTC_ALARM_EXTI_ENABLE_RISING_FALLING_EDGE
(è
	`__HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE
();
	`__HAL_RTC_ALARM_EXTI_ENABLE_FALLING_EDGE
();

	)

609 
	#__HAL_RTC_ALARM_EXTI_DISABLE_RISING_FALLING_EDGE
(è
	`__HAL_RTC_ALARM_EXTI_DISABLE_RISING_EDGE
();
	`__HAL_RTC_ALARM_EXTI_DISABLE_FALLING_EDGE
();

	)

615 
	#__HAL_RTC_ALARM_EXTI_GET_FLAG
(è(
EXTI
->
PR
 & 
RTC_EXTI_LINE_ALARM_EVENT
)

	)

621 
	#__HAL_RTC_ALARM_EXTI_CLEAR_FLAG
(è(
EXTI
->
PR
 = 
RTC_EXTI_LINE_ALARM_EVENT
)

	)

627 
	#__HAL_RTC_ALARM_EXTI_GENERATE_SWIT
(è(
EXTI
->
SWIER
 |ð
RTC_EXTI_LINE_ALARM_EVENT
)

	)

633 
	~"¡m32f4xx_h®_¹c_ex.h
"

644 
HAL_StusTy³Def
 
HAL_RTC_In™
(
RTC_HªdËTy³Def
 *
h¹c
);

645 
HAL_StusTy³Def
 
HAL_RTC_DeIn™
(
RTC_HªdËTy³Def
 *
h¹c
);

646 
HAL_RTC_M¥In™
(
RTC_HªdËTy³Def
 *
h¹c
);

647 
HAL_RTC_M¥DeIn™
(
RTC_HªdËTy³Def
 *
h¹c
);

656 
HAL_StusTy³Def
 
HAL_RTC_S‘Time
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_TimeTy³Def
 *
sTime
, 
ušt32_t
 
FÜm©
);

657 
HAL_StusTy³Def
 
HAL_RTC_G‘Time
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_TimeTy³Def
 *
sTime
, 
ušt32_t
 
FÜm©
);

658 
HAL_StusTy³Def
 
HAL_RTC_S‘D©e
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_D©eTy³Def
 *
sD©e
, 
ušt32_t
 
FÜm©
);

659 
HAL_StusTy³Def
 
HAL_RTC_G‘D©e
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_D©eTy³Def
 *
sD©e
, 
ušt32_t
 
FÜm©
);

668 
HAL_StusTy³Def
 
HAL_RTC_S‘AÏrm
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_AÏrmTy³Def
 *
sAÏrm
, 
ušt32_t
 
FÜm©
);

669 
HAL_StusTy³Def
 
HAL_RTC_S‘AÏrm_IT
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_AÏrmTy³Def
 *
sAÏrm
, 
ušt32_t
 
FÜm©
);

670 
HAL_StusTy³Def
 
HAL_RTC_D—ùiv©eAÏrm
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
AÏrm
);

671 
HAL_StusTy³Def
 
HAL_RTC_G‘AÏrm
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_AÏrmTy³Def
 *
sAÏrm
, 
ušt32_t
 
AÏrm
, ušt32_ˆ
FÜm©
);

672 
HAL_RTC_AÏrmIRQHªdËr
(
RTC_HªdËTy³Def
 *
h¹c
);

673 
HAL_StusTy³Def
 
HAL_RTC_PÞlFÜAÏrmAEv’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
);

674 
HAL_RTC_AÏrmAEv’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
);

683 
HAL_StusTy³Def
 
HAL_RTC_Wa™FÜSynchro
(
RTC_HªdËTy³Def
* 
h¹c
);

692 
HAL_RTCS‹Ty³Def
 
HAL_RTC_G‘S‹
(
RTC_HªdËTy³Def
 *
h¹c
);

708 
	#RTC_TR_RESERVED_MASK
 ((
ušt32_t
)0x007F7F7F)

	)

709 
	#RTC_DR_RESERVED_MASK
 ((
ušt32_t
)0x00FFFF3F)

	)

710 
	#RTC_INIT_MASK
 ((
ušt32_t
)0xFFFFFFFF)

	)

711 
	#RTC_RSF_MASK
 ((
ušt32_t
)0xFFFFFF5F)

	)

712 
	#RTC_FLAGS_MASK
 ((
ušt32_t
)(
RTC_FLAG_TSOVF
 | 
RTC_FLAG_TSF
 | 
RTC_FLAG_WUTF
 | \

713 
RTC_FLAG_ALRBF
 | 
RTC_FLAG_ALRAF
 | 
RTC_FLAG_INITF
 | \

714 
RTC_FLAG_RSF
 | 
RTC_FLAG_INITS
 | 
RTC_FLAG_WUTWF
 | \

715 
RTC_FLAG_ALRBWF
 | 
RTC_FLAG_ALRAWF
 | 
RTC_FLAG_TAMP1F
 | \

716 
RTC_FLAG_RECALPF
 | 
RTC_FLAG_SHPF
))

	)

718 
	#RTC_TIMEOUT_VALUE
 1000

	)

720 
	#RTC_EXTI_LINE_ALARM_EVENT
 ((
ušt32_t
)
EXTI_IMR_MR17
è

	)

733 
	#IS_RTC_HOUR_FORMAT
(
FORMAT
è(((FORMATè=ð
RTC_HOURFORMAT_12
) || \

734 ((
FORMAT
è=ð
RTC_HOURFORMAT_24
))

	)

735 
	#IS_RTC_OUTPUT
(
OUTPUT
è(((OUTPUTè=ð
RTC_OUTPUT_DISABLE
) || \

736 ((
OUTPUT
è=ð
RTC_OUTPUT_ALARMA
) || \

737 ((
OUTPUT
è=ð
RTC_OUTPUT_ALARMB
) || \

738 ((
OUTPUT
è=ð
RTC_OUTPUT_WAKEUP
))

	)

739 
	#IS_RTC_OUTPUT_POL
(
POL
è(((POLè=ð
RTC_OUTPUT_POLARITY_HIGH
) || \

740 ((
POL
è=ð
RTC_OUTPUT_POLARITY_LOW
))

	)

741 
	#IS_RTC_OUTPUT_TYPE
(
TYPE
è(((TYPEè=ð
RTC_OUTPUT_TYPE_OPENDRAIN
) || \

742 ((
TYPE
è=ð
RTC_OUTPUT_TYPE_PUSHPULL
))

	)

743 
	#IS_RTC_HOUR12
(
HOUR
è(((HOURè> (
ušt32_t
)0è&& ((HOURè<ð(ušt32_t)12))

	)

744 
	#IS_RTC_HOUR24
(
HOUR
è((HOURè<ð(
ušt32_t
)23)

	)

745 
	#IS_RTC_ASYNCH_PREDIV
(
PREDIV
è((PREDIVè<ð(
ušt32_t
)0x7F)

	)

746 
	#IS_RTC_SYNCH_PREDIV
(
PREDIV
è((PREDIVè<ð(
ušt32_t
)0x7FFF)

	)

747 
	#IS_RTC_MINUTES
(
MINUTES
è((MINUTESè<ð(
ušt32_t
)59)

	)

748 
	#IS_RTC_SECONDS
(
SECONDS
è((SECONDSè<ð(
ušt32_t
)59)

	)

750 
	#IS_RTC_HOURFORMAT12
(
PM
è(((PMè=ð
RTC_HOURFORMAT12_AM
è|| ((PMè=ð
RTC_HOURFORMAT12_PM
))

	)

751 
	#IS_RTC_DAYLIGHT_SAVING
(
SAVE
è(((SAVEè=ð
RTC_DAYLIGHTSAVING_SUB1H
) || \

752 ((
SAVE
è=ð
RTC_DAYLIGHTSAVING_ADD1H
) || \

753 ((
SAVE
è=ð
RTC_DAYLIGHTSAVING_NONE
))

	)

754 
	#IS_RTC_STORE_OPERATION
(
OPERATION
è(((OPERATIONè=ð
RTC_STOREOPERATION_RESET
) || \

755 ((
OPERATION
è=ð
RTC_STOREOPERATION_SET
))

	)

756 
	#IS_RTC_FORMAT
(
FORMAT
è(((FORMATè=ð
RTC_FORMAT_BIN
è|| ((FORMATè=ð
RTC_FORMAT_BCD
))

	)

757 
	#IS_RTC_YEAR
(
YEAR
è((YEARè<ð(
ušt32_t
)99)

	)

758 
	#IS_RTC_MONTH
(
MONTH
è(((MONTHè>ð(
ušt32_t
)1è&& ((MONTHè<ð(ušt32_t)12))

	)

759 
	#IS_RTC_DATE
(
DATE
è(((DATEè>ð(
ušt32_t
)1è&& ((DATEè<ð(ušt32_t)31))

	)

760 
	#IS_RTC_WEEKDAY
(
WEEKDAY
è(((WEEKDAYè=ð
RTC_WEEKDAY_MONDAY
) || \

761 ((
WEEKDAY
è=ð
RTC_WEEKDAY_TUESDAY
) || \

762 ((
WEEKDAY
è=ð
RTC_WEEKDAY_WEDNESDAY
) || \

763 ((
WEEKDAY
è=ð
RTC_WEEKDAY_THURSDAY
) || \

764 ((
WEEKDAY
è=ð
RTC_WEEKDAY_FRIDAY
) || \

765 ((
WEEKDAY
è=ð
RTC_WEEKDAY_SATURDAY
) || \

766 ((
WEEKDAY
è=ð
RTC_WEEKDAY_SUNDAY
))

	)

767 
	#IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
DATE
è(((DATEè>(
ušt32_t
è0è&& ((DATEè<ð(ušt32_t)31))

	)

768 
	#IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
WEEKDAY
è(((WEEKDAYè=ð
RTC_WEEKDAY_MONDAY
) || \

769 ((
WEEKDAY
è=ð
RTC_WEEKDAY_TUESDAY
) || \

770 ((
WEEKDAY
è=ð
RTC_WEEKDAY_WEDNESDAY
) || \

771 ((
WEEKDAY
è=ð
RTC_WEEKDAY_THURSDAY
) || \

772 ((
WEEKDAY
è=ð
RTC_WEEKDAY_FRIDAY
) || \

773 ((
WEEKDAY
è=ð
RTC_WEEKDAY_SATURDAY
) || \

774 ((
WEEKDAY
è=ð
RTC_WEEKDAY_SUNDAY
))

	)

775 
	#IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
SEL
è(((SELè=ð
RTC_ALARMDATEWEEKDAYSEL_DATE
) || \

776 ((
SEL
è=ð
RTC_ALARMDATEWEEKDAYSEL_WEEKDAY
))

	)

777 
	#IS_RTC_ALARM_MASK
(
MASK
è(((MASKè& 0x7F7F7F7Fè=ð(
ušt32_t
)
RESET
)

	)

778 
	#IS_RTC_ALARM
(
ALARM
è(((ALARMè=ð
RTC_ALARM_A
è|| ((ALARMè=ð
RTC_ALARM_B
))

	)

779 
	#IS_RTC_ALARM_SUB_SECOND_VALUE
(
VALUE
è((VALUEè<ð(
ušt32_t
)0x00007FFF)

	)

781 
	#IS_RTC_ALARM_SUB_SECOND_MASK
(
MASK
è(((MASKè=ð
RTC_ALARMSUBSECONDMASK_ALL
) || \

782 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_1
) || \

783 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_2
) || \

784 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_3
) || \

785 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_4
) || \

786 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_5
) || \

787 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_6
) || \

788 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_7
) || \

789 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_8
) || \

790 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_9
) || \

791 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_10
) || \

792 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_11
) || \

793 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_12
) || \

794 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_13
) || \

795 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14
) || \

796 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_NONE
))

	)

809 
HAL_StusTy³Def
 
RTC_EÁ”In™Mode
(
RTC_HªdËTy³Def
* 
h¹c
);

810 
ušt8_t
 
RTC_By‹ToBcd2
(ušt8_ˆ
V®ue
);

811 
ušt8_t
 
RTC_Bcd2ToBy‹
(ušt8_ˆ
V®ue
);

824 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rtc_ex.h

39 #iâdeà
__STM32F4xx_HAL_RTC_EX_H


40 
	#__STM32F4xx_HAL_RTC_EX_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
ušt32_t
 
Tam³r
;

70 
ušt32_t
 
PšS–eùiÚ
;

73 
ušt32_t
 
Trigg”
;

76 
ušt32_t
 
Fž‹r
;

79 
ušt32_t
 
Sam¶šgF»qu’cy
;

82 
ušt32_t
 
P»ch¬geDu¿tiÚ
;

85 
ušt32_t
 
Tam³rPuÎUp
;

88 
ušt32_t
 
TimeSmpOnTam³rD‘eùiÚ
;

90 }
	tRTC_Tam³rTy³Def
;

103 
	#RTC_BKP_DR0
 ((
ušt32_t
)0x00000000)

	)

104 
	#RTC_BKP_DR1
 ((
ušt32_t
)0x00000001)

	)

105 
	#RTC_BKP_DR2
 ((
ušt32_t
)0x00000002)

	)

106 
	#RTC_BKP_DR3
 ((
ušt32_t
)0x00000003)

	)

107 
	#RTC_BKP_DR4
 ((
ušt32_t
)0x00000004)

	)

108 
	#RTC_BKP_DR5
 ((
ušt32_t
)0x00000005)

	)

109 
	#RTC_BKP_DR6
 ((
ušt32_t
)0x00000006)

	)

110 
	#RTC_BKP_DR7
 ((
ušt32_t
)0x00000007)

	)

111 
	#RTC_BKP_DR8
 ((
ušt32_t
)0x00000008)

	)

112 
	#RTC_BKP_DR9
 ((
ušt32_t
)0x00000009)

	)

113 
	#RTC_BKP_DR10
 ((
ušt32_t
)0x0000000A)

	)

114 
	#RTC_BKP_DR11
 ((
ušt32_t
)0x0000000B)

	)

115 
	#RTC_BKP_DR12
 ((
ušt32_t
)0x0000000C)

	)

116 
	#RTC_BKP_DR13
 ((
ušt32_t
)0x0000000D)

	)

117 
	#RTC_BKP_DR14
 ((
ušt32_t
)0x0000000E)

	)

118 
	#RTC_BKP_DR15
 ((
ušt32_t
)0x0000000F)

	)

119 
	#RTC_BKP_DR16
 ((
ušt32_t
)0x00000010)

	)

120 
	#RTC_BKP_DR17
 ((
ušt32_t
)0x00000011)

	)

121 
	#RTC_BKP_DR18
 ((
ušt32_t
)0x00000012)

	)

122 
	#RTC_BKP_DR19
 ((
ušt32_t
)0x00000013)

	)

130 
	#RTC_TIMESTAMPEDGE_RISING
 ((
ušt32_t
)0x00000000)

	)

131 
	#RTC_TIMESTAMPEDGE_FALLING
 ((
ušt32_t
)0x00000008)

	)

139 
	#RTC_TAMPER_1
 
RTC_TAFCR_TAMP1E


	)

140 
	#RTC_TAMPER_2
 
RTC_TAFCR_TAMP2E


	)

148 
	#RTC_TAMPERPIN_DEFAULT
 ((
ušt32_t
)0x00000000)

	)

149 
	#RTC_TAMPERPIN_POS1
 ((
ušt32_t
)0x00010000)

	)

157 
	#RTC_TIMESTAMPPIN_DEFAULT
 ((
ušt32_t
)0x00000000)

	)

158 
	#RTC_TIMESTAMPPIN_POS1
 ((
ušt32_t
)0x00020000)

	)

166 
	#RTC_TAMPERTRIGGER_RISINGEDGE
 ((
ušt32_t
)0x00000000)

	)

167 
	#RTC_TAMPERTRIGGER_FALLINGEDGE
 ((
ušt32_t
)0x00000002)

	)

168 
	#RTC_TAMPERTRIGGER_LOWLEVEL
 
RTC_TAMPERTRIGGER_RISINGEDGE


	)

169 
	#RTC_TAMPERTRIGGER_HIGHLEVEL
 
RTC_TAMPERTRIGGER_FALLINGEDGE


	)

177 
	#RTC_TAMPERFILTER_DISABLE
 ((
ušt32_t
)0x00000000è

	)

179 
	#RTC_TAMPERFILTER_2SAMPLE
 ((
ušt32_t
)0x00000800è

	)

181 
	#RTC_TAMPERFILTER_4SAMPLE
 ((
ušt32_t
)0x00001000è

	)

183 
	#RTC_TAMPERFILTER_8SAMPLE
 ((
ušt32_t
)0x00001800è

	)

192 
	#RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768
 ((
ušt32_t
)0x00000000è

	)

194 
	#RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV16384
 ((
ušt32_t
)0x00000100è

	)

196 
	#RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV8192
 ((
ušt32_t
)0x00000200è

	)

198 
	#RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV4096
 ((
ušt32_t
)0x00000300è

	)

200 
	#RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV2048
 ((
ušt32_t
)0x00000400è

	)

202 
	#RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV1024
 ((
ušt32_t
)0x00000500è

	)

204 
	#RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV512
 ((
ušt32_t
)0x00000600è

	)

206 
	#RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV256
 ((
ušt32_t
)0x00000700è

	)

215 
	#RTC_TAMPERPRECHARGEDURATION_1RTCCLK
 ((
ušt32_t
)0x00000000è

	)

217 
	#RTC_TAMPERPRECHARGEDURATION_2RTCCLK
 ((
ušt32_t
)0x00002000è

	)

219 
	#RTC_TAMPERPRECHARGEDURATION_4RTCCLK
 ((
ušt32_t
)0x00004000è

	)

221 
	#RTC_TAMPERPRECHARGEDURATION_8RTCCLK
 ((
ušt32_t
)0x00006000è

	)

230 
	#RTC_TIMESTAMPONTAMPERDETECTION_ENABLE
 ((
ušt32_t
)
RTC_TAFCR_TAMPTS
è

	)

231 
	#RTC_TIMESTAMPONTAMPERDETECTION_DISABLE
 ((
ušt32_t
)0x00000000è

	)

239 
	#RTC_TAMPER_PULLUP_ENABLE
 ((
ušt32_t
)0x00000000è

	)

240 
	#RTC_TAMPER_PULLUP_DISABLE
 ((
ušt32_t
)
RTC_TAFCR_TAMPPUDIS
è

	)

248 
	#RTC_WAKEUPCLOCK_RTCCLK_DIV16
 ((
ušt32_t
)0x00000000)

	)

249 
	#RTC_WAKEUPCLOCK_RTCCLK_DIV8
 ((
ušt32_t
)0x00000001)

	)

250 
	#RTC_WAKEUPCLOCK_RTCCLK_DIV4
 ((
ušt32_t
)0x00000002)

	)

251 
	#RTC_WAKEUPCLOCK_RTCCLK_DIV2
 ((
ušt32_t
)0x00000003)

	)

252 
	#RTC_WAKEUPCLOCK_CK_SPRE_16BITS
 ((
ušt32_t
)0x00000004)

	)

253 
	#RTC_WAKEUPCLOCK_CK_SPRE_17BITS
 ((
ušt32_t
)0x00000006)

	)

261 
	#RTC_CALIBSIGN_POSITIVE
 ((
ušt32_t
)0x00000000)

	)

262 
	#RTC_CALIBSIGN_NEGATIVE
 ((
ušt32_t
)0x00000080)

	)

270 
	#RTC_SMOOTHCALIB_PERIOD_32SEC
 ((
ušt32_t
)0x00000000è

	)

272 
	#RTC_SMOOTHCALIB_PERIOD_16SEC
 ((
ušt32_t
)0x00002000è

	)

274 
	#RTC_SMOOTHCALIB_PERIOD_8SEC
 ((
ušt32_t
)0x00004000è

	)

283 
	#RTC_SMOOTHCALIB_PLUSPULSES_SET
 ((
ušt32_t
)0x00008000è

	)

286 
	#RTC_SMOOTHCALIB_PLUSPULSES_RESET
 ((
ušt32_t
)0x00000000è

	)

295 
	#RTC_SHIFTADD1S_RESET
 ((
ušt32_t
)0x00000000)

	)

296 
	#RTC_SHIFTADD1S_SET
 ((
ušt32_t
)0x80000000)

	)

305 
	#RTC_CALIBOUTPUT_512HZ
 ((
ušt32_t
)0x00000000)

	)

306 
	#RTC_CALIBOUTPUT_1HZ
 ((
ušt32_t
)0x00080000)

	)

330 
	#__HAL_RTC_WAKEUPTIMER_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(
RTC_CR_WUTE
))

	)

337 
	#__HAL_RTC_WAKEUPTIMER_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(
RTC_CR_WUTE
))

	)

347 
	#__HAL_RTC_WAKEUPTIMER_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(__INTERRUPT__))

	)

357 
	#__HAL_RTC_WAKEUPTIMER_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(__INTERRUPT__))

	)

367 
	#__HAL_RTC_WAKEUPTIMER_GET_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((((__HANDLE__)->
In¡ªû
->
ISR
è& ((__INTERRUPT__)>> 4)è!ð
RESET
)? 
SET
 : RESET)

	)

377 
	#__HAL_RTC_WAKEUPTIMER_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è(((((__HANDLE__)->
In¡ªû
->
CR
è& (__INTERRUPT__)è!ð
RESET
è? 
SET
 : RESET)

	)

388 
	#__HAL_RTC_WAKEUPTIMER_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((((__HANDLE__)->
In¡ªû
->
ISR
è& (__FLAG__)è!ð
RESET
)? 
SET
 : RESET)

	)

398 
	#__HAL_RTC_WAKEUPTIMER_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
ISR
èð(~((__FLAG__è| 
RTC_ISR_INIT
)|((__HANDLE__)->In¡ªû->ISR & RTC_ISR_INIT))

	)

404 
	#__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT
(è(
EXTI
->
IMR
 |ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

410 
	#__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT
(è(
EXTI
->
IMR
 &ð~(
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
))

	)

416 
	#__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_EVENT
(è(
EXTI
->
EMR
 |ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

422 
	#__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_EVENT
(è(
EXTI
->
EMR
 &ð~(
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
))

	)

428 
	#__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_FALLING_EDGE
(è(
EXTI
->
FTSR
 |ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

434 
	#__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_FALLING_EDGE
(è(
EXTI
->
FTSR
 &ð~(
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
))

	)

440 
	#__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE
(è(
EXTI
->
RTSR
 |ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

446 
	#__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_EDGE
(è(
EXTI
->
RTSR
 &ð~(
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
))

	)

452 
	#__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_FALLING_EDGE
(è
	`__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE
();
	`__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_FALLING_EDGE
();

	)

459 
	#__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_FALLING_EDGE
(è
	`__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_EDGE
();
	`__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_FALLING_EDGE
();

	)

465 
	#__HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG
(è(
EXTI
->
PR
 & 
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

471 
	#__HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG
(è(
EXTI
->
PR
 = 
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

477 
	#__HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT
(è(
EXTI
->
SWIER
 |ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

493 
	#__HAL_RTC_TIMESTAMP_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(
RTC_CR_TSE
))

	)

500 
	#__HAL_RTC_TIMESTAMP_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(
RTC_CR_TSE
))

	)

510 
	#__HAL_RTC_TIMESTAMP_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(__INTERRUPT__))

	)

520 
	#__HAL_RTC_TIMESTAMP_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(__INTERRUPT__))

	)

530 
	#__HAL_RTC_TIMESTAMP_GET_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((((__HANDLE__)->
In¡ªû
->
ISR
è& ((__INTERRUPT__)>> 4)è!ð
RESET
)? 
SET
 : RESET)

	)

540 
	#__HAL_RTC_TIMESTAMP_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è(((((__HANDLE__)->
In¡ªû
->
CR
è& (__INTERRUPT__)è!ð
RESET
è? 
SET
 : RESET)

	)

551 
	#__HAL_RTC_TIMESTAMP_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((((__HANDLE__)->
In¡ªû
->
ISR
è& (__FLAG__)è!ð
RESET
)? 
SET
 : RESET)

	)

561 
	#__HAL_RTC_TIMESTAMP_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
ISR
èð(~((__FLAG__è| 
RTC_ISR_INIT
)|((__HANDLE__)->In¡ªû->ISR & RTC_ISR_INIT))

	)

577 
	#__HAL_RTC_TAMPER1_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
TAFCR
 |ð(
RTC_TAFCR_TAMP1E
))

	)

584 
	#__HAL_RTC_TAMPER1_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
TAFCR
 &ð~(
RTC_TAFCR_TAMP1E
))

	)

591 
	#__HAL_RTC_TAMPER2_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
TAFCR
 |ð(
RTC_TAFCR_TAMP2E
))

	)

598 
	#__HAL_RTC_TAMPER2_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
TAFCR
 &ð~(
RTC_TAFCR_TAMP2E
))

	)

609 
	#__HAL_RTC_TAMPER_GET_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((((__HANDLE__)->
In¡ªû
->
ISR
è& ((__INTERRUPT__)>> 4)è!ð
RESET
)? 
SET
 : RESET)

	)

619 
	#__HAL_RTC_TAMPER_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è(((((__HANDLE__)->
In¡ªû
->
TAFCR
è& (__INTERRUPT__)è!ð
RESET
è? 
SET
 : RESET)

	)

630 
	#__HAL_RTC_TAMPER_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((((__HANDLE__)->
In¡ªû
->
ISR
è& (__FLAG__)è!ð
RESET
)? 
SET
 : RESET)

	)

641 
	#__HAL_RTC_TAMPER_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
ISR
èð(~((__FLAG__è| 
RTC_ISR_INIT
)|((__HANDLE__)->In¡ªû->ISR & RTC_ISR_INIT))

	)

655 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT
(è(
EXTI
->
IMR
 |ð
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
)

	)

661 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT
(è(
EXTI
->
IMR
 &ð~(
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
))

	)

667 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_EVENT
(è(
EXTI
->
EMR
 |ð
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
)

	)

673 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_EVENT
(è(
EXTI
->
EMR
 &ð~(
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
))

	)

679 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_FALLING_EDGE
(è(
EXTI
->
FTSR
 |ð
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
)

	)

685 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_FALLING_EDGE
(è(
EXTI
->
FTSR
 &ð~(
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
))

	)

691 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_EDGE
(è(
EXTI
->
RTSR
 |ð
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
)

	)

697 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_EDGE
(è(
EXTI
->
RTSR
 &ð~(
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
))

	)

703 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_FALLING_EDGE
(è
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_EDGE
();
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_FALLING_EDGE
();

	)

710 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_FALLING_EDGE
(è
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_EDGE
();
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_FALLING_EDGE
();

	)

716 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG
(è(
EXTI
->
PR
 & 
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
)

	)

722 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG
(è(
EXTI
->
PR
 = 
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
)

	)

728 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT
(è(
EXTI
->
SWIER
 |ð
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
)

	)

743 
	#__HAL_RTC_COARSE_CALIB_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(
RTC_CR_DCE
))

	)

750 
	#__HAL_RTC_COARSE_CALIB_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(
RTC_CR_DCE
))

	)

757 
	#__HAL_RTC_CALIBRATION_OUTPUT_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(
RTC_CR_COE
))

	)

764 
	#__HAL_RTC_CALIBRATION_OUTPUT_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(
RTC_CR_COE
))

	)

771 
	#__HAL_RTC_CLOCKREF_DETECTION_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(
RTC_CR_REFCKON
))

	)

778 
	#__HAL_RTC_CLOCKREF_DETECTION_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(
RTC_CR_REFCKON
))

	)

788 
	#__HAL_RTC_SHIFT_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((((__HANDLE__)->
In¡ªû
->
ISR
è& (__FLAG__)è!ð
RESET
)? 
SET
 : RESET)

	)

806 
HAL_StusTy³Def
 
HAL_RTCEx_S‘TimeSmp
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
TimeSmpEdge
, ušt32_ˆ
RTC_TimeSmpPš
);

807 
HAL_StusTy³Def
 
HAL_RTCEx_S‘TimeSmp_IT
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
TimeSmpEdge
, ušt32_ˆ
RTC_TimeSmpPš
);

808 
HAL_StusTy³Def
 
HAL_RTCEx_D—ùiv©eTimeSmp
(
RTC_HªdËTy³Def
 *
h¹c
);

809 
HAL_StusTy³Def
 
HAL_RTCEx_G‘TimeSmp
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_TimeTy³Def
 *
sTimeSmp
, 
RTC_D©eTy³Def
 *
sTimeSmpD©e
, 
ušt32_t
 
FÜm©
);

811 
HAL_StusTy³Def
 
HAL_RTCEx_S‘Tam³r
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_Tam³rTy³Def
* 
sTam³r
);

812 
HAL_StusTy³Def
 
HAL_RTCEx_S‘Tam³r_IT
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_Tam³rTy³Def
* 
sTam³r
);

813 
HAL_StusTy³Def
 
HAL_RTCEx_D—ùiv©eTam³r
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Tam³r
);

814 
HAL_RTCEx_Tam³rTimeSmpIRQHªdËr
(
RTC_HªdËTy³Def
 *
h¹c
);

816 
HAL_RTCEx_Tam³r1Ev’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
);

817 
HAL_RTCEx_Tam³r2Ev’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
);

818 
HAL_RTCEx_TimeSmpEv’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
);

819 
HAL_StusTy³Def
 
HAL_RTCEx_PÞlFÜTimeSmpEv’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
);

820 
HAL_StusTy³Def
 
HAL_RTCEx_PÞlFÜTam³r1Ev’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
);

821 
HAL_StusTy³Def
 
HAL_RTCEx_PÞlFÜTam³r2Ev’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
);

830 
HAL_StusTy³Def
 
HAL_RTCEx_S‘WakeUpTim”
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
WakeUpCouÁ”
, ušt32_ˆ
WakeUpClock
);

831 
HAL_StusTy³Def
 
HAL_RTCEx_S‘WakeUpTim”_IT
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
WakeUpCouÁ”
, ušt32_ˆ
WakeUpClock
);

832 
ušt32_t
 
HAL_RTCEx_D—ùiv©eWakeUpTim”
(
RTC_HªdËTy³Def
 *
h¹c
);

833 
ušt32_t
 
HAL_RTCEx_G‘WakeUpTim”
(
RTC_HªdËTy³Def
 *
h¹c
);

834 
HAL_RTCEx_WakeUpTim”IRQHªdËr
(
RTC_HªdËTy³Def
 *
h¹c
);

835 
HAL_RTCEx_WakeUpTim”Ev’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
);

836 
HAL_StusTy³Def
 
HAL_RTCEx_PÞlFÜWakeUpTim”Ev’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
);

845 
HAL_RTCEx_BKUPWr™e
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
BackupRegi¡”
, ušt32_ˆ
D©a
);

846 
ušt32_t
 
HAL_RTCEx_BKUPR—d
(
RTC_HªdËTy³Def
 *
h¹c
, ušt32_ˆ
BackupRegi¡”
);

848 
HAL_StusTy³Def
 
HAL_RTCEx_S‘Cßr£C®ib
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
C®ibSign
, ušt32_ˆ
V®ue
);

849 
HAL_StusTy³Def
 
HAL_RTCEx_D—ùiv©eCßr£C®ib
(
RTC_HªdËTy³Def
 *
h¹c
);

850 
HAL_StusTy³Def
 
HAL_RTCEx_S‘SmoÙhC®ib
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
SmoÙhC®ibP”iod
, ušt32_ˆ
SmoÙhC®ibPlusPul£s
, ušt32_ˆ
SmouthC®ibMšusPul£sV®ue
);

851 
HAL_StusTy³Def
 
HAL_RTCEx_S‘SynchroShiá
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
ShiáAdd1S
, ušt32_ˆ
ShiáSubFS
);

852 
HAL_StusTy³Def
 
HAL_RTCEx_S‘C®ib¿tiÚOutPut
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
C®ibOuut
);

853 
HAL_StusTy³Def
 
HAL_RTCEx_D—ùiv©eC®ib¿tiÚOutPut
(
RTC_HªdËTy³Def
 *
h¹c
);

854 
HAL_StusTy³Def
 
HAL_RTCEx_S‘RefClock
(
RTC_HªdËTy³Def
 *
h¹c
);

855 
HAL_StusTy³Def
 
HAL_RTCEx_D—ùiv©eRefClock
(
RTC_HªdËTy³Def
 *
h¹c
);

856 
HAL_StusTy³Def
 
HAL_RTCEx_EÇbËBy·ssShadow
(
RTC_HªdËTy³Def
 *
h¹c
);

857 
HAL_StusTy³Def
 
HAL_RTCEx_Di§bËBy·ssShadow
(
RTC_HªdËTy³Def
 *
h¹c
);

866 
HAL_RTCEx_AÏrmBEv’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
);

867 
HAL_StusTy³Def
 
HAL_RTCEx_PÞlFÜAÏrmBEv’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
);

882 
	#RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
 ((
ušt32_t
)
EXTI_IMR_MR21
è

	)

883 
	#RTC_EXTI_LINE_WAKEUPTIMER_EVENT
 ((
ušt32_t
)
EXTI_IMR_MR22
è

	)

896 
	#IS_RTC_BKP
(
BKP
è(((BKPè=ð
RTC_BKP_DR0
) || \

897 ((
BKP
è=ð
RTC_BKP_DR1
) || \

898 ((
BKP
è=ð
RTC_BKP_DR2
) || \

899 ((
BKP
è=ð
RTC_BKP_DR3
) || \

900 ((
BKP
è=ð
RTC_BKP_DR4
) || \

901 ((
BKP
è=ð
RTC_BKP_DR5
) || \

902 ((
BKP
è=ð
RTC_BKP_DR6
) || \

903 ((
BKP
è=ð
RTC_BKP_DR7
) || \

904 ((
BKP
è=ð
RTC_BKP_DR8
) || \

905 ((
BKP
è=ð
RTC_BKP_DR9
) || \

906 ((
BKP
è=ð
RTC_BKP_DR10
) || \

907 ((
BKP
è=ð
RTC_BKP_DR11
) || \

908 ((
BKP
è=ð
RTC_BKP_DR12
) || \

909 ((
BKP
è=ð
RTC_BKP_DR13
) || \

910 ((
BKP
è=ð
RTC_BKP_DR14
) || \

911 ((
BKP
è=ð
RTC_BKP_DR15
) || \

912 ((
BKP
è=ð
RTC_BKP_DR16
) || \

913 ((
BKP
è=ð
RTC_BKP_DR17
) || \

914 ((
BKP
è=ð
RTC_BKP_DR18
) || \

915 ((
BKP
è=ð
RTC_BKP_DR19
))

	)

916 
	#IS_TIMESTAMP_EDGE
(
EDGE
è(((EDGEè=ð
RTC_TIMESTAMPEDGE_RISING
) || \

917 ((
EDGE
è=ð
RTC_TIMESTAMPEDGE_FALLING
))

	)

918 
	#IS_RTC_TAMPER
(
TAMPER
è((((TAMPERè& ((
ušt32_t
)!(
RTC_TAFCR_TAMP1E
 | 
RTC_TAFCR_TAMP2E
))è=ð0x00è&& ((TAMPERè!ð(ušt32_t)
RESET
))

	)

920 
	#IS_RTC_TAMPER_PIN
(
PIN
è(((PINè=ð
RTC_TAMPERPIN_DEFAULT
) || \

921 ((
PIN
è=ð
RTC_TAMPERPIN_POS1
))

	)

923 
	#IS_RTC_TIMESTAMP_PIN
(
PIN
è(((PINè=ð
RTC_TIMESTAMPPIN_DEFAULT
) || \

924 ((
PIN
è=ð
RTC_TIMESTAMPPIN_POS1
))

	)

926 
	#IS_RTC_TAMPER_TRIGGER
(
TRIGGER
è(((TRIGGERè=ð
RTC_TAMPERTRIGGER_RISINGEDGE
) || \

927 ((
TRIGGER
è=ð
RTC_TAMPERTRIGGER_FALLINGEDGE
) || \

928 ((
TRIGGER
è=ð
RTC_TAMPERTRIGGER_LOWLEVEL
) || \

929 ((
TRIGGER
è=ð
RTC_TAMPERTRIGGER_HIGHLEVEL
))

	)

930 
	#IS_RTC_TAMPER_FILTER
(
FILTER
è(((FILTERè=ð
RTC_TAMPERFILTER_DISABLE
) || \

931 ((
FILTER
è=ð
RTC_TAMPERFILTER_2SAMPLE
) || \

932 ((
FILTER
è=ð
RTC_TAMPERFILTER_4SAMPLE
) || \

933 ((
FILTER
è=ð
RTC_TAMPERFILTER_8SAMPLE
))

	)

934 
	#IS_RTC_TAMPER_SAMPLING_FREQ
(
FREQ
è(((FREQè=ð
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768
)|| \

935 ((
FREQ
è=ð
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV16384
)|| \

936 ((
FREQ
è=ð
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV8192
) || \

937 ((
FREQ
è=ð
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV4096
) || \

938 ((
FREQ
è=ð
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV2048
) || \

939 ((
FREQ
è=ð
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV1024
) || \

940 ((
FREQ
è=ð
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV512
) || \

941 ((
FREQ
è=ð
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV256
))

	)

942 
	#IS_RTC_TAMPER_PRECHARGE_DURATION
(
DURATION
è(((DURATIONè=ð
RTC_TAMPERPRECHARGEDURATION_1RTCCLK
) || \

943 ((
DURATION
è=ð
RTC_TAMPERPRECHARGEDURATION_2RTCCLK
) || \

944 ((
DURATION
è=ð
RTC_TAMPERPRECHARGEDURATION_4RTCCLK
) || \

945 ((
DURATION
è=ð
RTC_TAMPERPRECHARGEDURATION_8RTCCLK
))

	)

946 
	#IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION
(
DETECTION
è(((DETECTIONè=ð
RTC_TIMESTAMPONTAMPERDETECTION_ENABLE
) || \

947 ((
DETECTION
è=ð
RTC_TIMESTAMPONTAMPERDETECTION_DISABLE
))

	)

948 
	#IS_RTC_TAMPER_PULLUP_STATE
(
STATE
è(((STATEè=ð
RTC_TAMPER_PULLUP_ENABLE
) || \

949 ((
STATE
è=ð
RTC_TAMPER_PULLUP_DISABLE
))

	)

950 
	#IS_RTC_WAKEUP_CLOCK
(
CLOCK
è(((CLOCKè=ð
RTC_WAKEUPCLOCK_RTCCLK_DIV16
) || \

951 ((
CLOCK
è=ð
RTC_WAKEUPCLOCK_RTCCLK_DIV8
) || \

952 ((
CLOCK
è=ð
RTC_WAKEUPCLOCK_RTCCLK_DIV4
) || \

953 ((
CLOCK
è=ð
RTC_WAKEUPCLOCK_RTCCLK_DIV2
) || \

954 ((
CLOCK
è=ð
RTC_WAKEUPCLOCK_CK_SPRE_16BITS
) || \

955 ((
CLOCK
è=ð
RTC_WAKEUPCLOCK_CK_SPRE_17BITS
))

	)

957 
	#IS_RTC_WAKEUP_COUNTER
(
COUNTER
è((COUNTERè<ð0xFFFF)

	)

958 
	#IS_RTC_CALIB_SIGN
(
SIGN
è(((SIGNè=ð
RTC_CALIBSIGN_POSITIVE
) || \

959 ((
SIGN
è=ð
RTC_CALIBSIGN_NEGATIVE
))

	)

961 
	#IS_RTC_CALIB_VALUE
(
VALUE
è((VALUEè< 0x20)

	)

963 
	#IS_RTC_SMOOTH_CALIB_PERIOD
(
PERIOD
è(((PERIODè=ð
RTC_SMOOTHCALIB_PERIOD_32SEC
) || \

964 ((
PERIOD
è=ð
RTC_SMOOTHCALIB_PERIOD_16SEC
) || \

965 ((
PERIOD
è=ð
RTC_SMOOTHCALIB_PERIOD_8SEC
))

	)

966 
	#IS_RTC_SMOOTH_CALIB_PLUS
(
PLUS
è(((PLUSè=ð
RTC_SMOOTHCALIB_PLUSPULSES_SET
) || \

967 ((
PLUS
è=ð
RTC_SMOOTHCALIB_PLUSPULSES_RESET
))

	)

970 
	#IS_RTC_SMOOTH_CALIB_MINUS
(
VALUE
è((VALUEè<ð0x000001FF)

	)

971 
	#IS_RTC_SHIFT_ADD1S
(
SEL
è(((SELè=ð
RTC_SHIFTADD1S_RESET
) || \

972 ((
SEL
è=ð
RTC_SHIFTADD1S_SET
))

	)

973 
	#IS_RTC_SHIFT_SUBFS
(
FS
è((FSè<ð0x00007FFF)

	)

974 
	#IS_RTC_CALIB_OUTPUT
(
OUTPUT
è(((OUTPUTè=ð
RTC_CALIBOUTPUT_512HZ
) || \

975 ((
OUTPUT
è=ð
RTC_CALIBOUTPUT_1HZ
))

	)

992 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_sai.h

39 #iâdeà
__STM32F4xx_HAL_SAI_H


40 
	#__STM32F4xx_HAL_SAI_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

52 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

53 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

69 
HAL_SAI_STATE_RESET
 = 0x00,

70 
HAL_SAI_STATE_READY
 = 0x01,

71 
HAL_SAI_STATE_BUSY
 = 0x02,

72 
HAL_SAI_STATE_BUSY_TX
 = 0x12,

73 
HAL_SAI_STATE_BUSY_RX
 = 0x22,

74 
HAL_SAI_STATE_TIMEOUT
 = 0x03,

75 
HAL_SAI_STATE_ERROR
 = 0x04

76 }
	tHAL_SAI_S‹Ty³Def
;

81 (*
SAIÿÎback
)();

88 
ušt32_t
 
AudioMode
;

91 
ušt32_t
 
Synchro
;

94 
ušt32_t
 
SynchroExt
;

98 
ušt32_t
 
OuutDrive
;

103 
ušt32_t
 
NoDivid”
;

112 
ušt32_t
 
FIFOTh»shÞd
;

115 
ušt32_t
 
ClockSourû
;

118 
ušt32_t
 
AudioF»qu’cy
;

121 
ušt32_t
 
Mckdiv
;

125 
ušt32_t
 
MÚoS‹»oMode
;

128 
ušt32_t
 
Com·ndšgMode
;

131 
ušt32_t
 
TriS‹
;

137 
ušt32_t
 
PrÙocÞ
;

140 
ušt32_t
 
D©aSize
;

143 
ušt32_t
 
Fœ¡B™
;

146 
ušt32_t
 
ClockSŒobšg
;

148 }
	tSAI_In™Ty³Def
;

157 
ušt32_t
 
F¿meL’gth
;

163 
ušt32_t
 
AùiveF¿meL’gth
;

168 
ušt32_t
 
FSDefš™iÚ
;

171 
ušt32_t
 
FSPÞ¬™y
;

174 
ušt32_t
 
FSOff£t
;

177 }
	tSAI_F¿meIn™Ty³Def
;

185 
ušt32_t
 
Fœ¡B™Off£t
;

188 
ušt32_t
 
SlÙSize
;

191 
ušt32_t
 
SlÙNumb”
;

194 
ušt32_t
 
SlÙAùive
;

196 }
	tSAI_SlÙIn™Ty³Def
;

201 
	s__SAI_HªdËTy³Def


203 
SAI_Block_Ty³Def
 *
In¡ªû
;

205 
SAI_In™Ty³Def
 
In™
;

207 
SAI_F¿meIn™Ty³Def
 
F¿meIn™
;

209 
SAI_SlÙIn™Ty³Def
 
SlÙIn™
;

211 
ušt8_t
 *
pBuffPŒ
;

213 
ušt16_t
 
XãrSize
;

215 
ušt16_t
 
XãrCouÁ
;

217 
DMA_HªdËTy³Def
 *
hdm©x
;

219 
DMA_HªdËTy³Def
 *
hdm¬x
;

221 
SAIÿÎback
 
mu‹ÿÎback
;

223 (*
IÁ”ru±S”viûRoutše
)(
__SAI_HªdËTy³Def
 *
h§i
);

225 
HAL_LockTy³Def
 
Lock
;

227 
__IO
 
HAL_SAI_S‹Ty³Def
 
S‹
;

229 
__IO
 
ušt32_t
 
E¼ÜCode
;

230 }
	tSAI_HªdËTy³Def
;

245 
	#HAL_SAI_ERROR_NONE
 ((
ušt32_t
)0x00000000è

	)

246 
	#HAL_SAI_ERROR_OVR
 ((
ušt32_t
)0x00000001è

	)

247 
	#HAL_SAI_ERROR_UDR
 ((
ušt32_t
)0x00000002è

	)

248 
	#HAL_SAI_ERROR_AFSDET
 ((
ušt32_t
)0x00000004è

	)

249 
	#HAL_SAI_ERROR_LFSDET
 ((
ušt32_t
)0x00000008è

	)

250 
	#HAL_SAI_ERROR_CNREADY
 ((
ušt32_t
)0x00000010è

	)

251 
	#HAL_SAI_ERROR_WCKCFG
 ((
ušt32_t
)0x00000020è

	)

252 
	#HAL_SAI_ERROR_TIMEOUT
 ((
ušt32_t
)0x00000040è

	)

260 
	#SAI_SYNCEXT_DISABLE
 ((
ušt32_t
)0x00000000)

	)

261 
	#SAI_SYNCEXT_IN_ENABLE
 ((
ušt32_t
)0x00000001)

	)

262 
	#SAI_SYNCEXT_OUTBLOCKA_ENABLE
 ((
ušt32_t
)0x00000002)

	)

263 
	#SAI_SYNCEXT_OUTBLOCKB_ENABLE
 ((
ušt32_t
)0x00000004)

	)

271 
	#SAI_I2S_STANDARD
 ((
ušt32_t
)0x00000000)

	)

272 
	#SAI_I2S_MSBJUSTIFIED
 ((
ušt32_t
)0x00000001)

	)

273 
	#SAI_I2S_LSBJUSTIFIED
 ((
ušt32_t
)0x00000002)

	)

274 
	#SAI_PCM_LONG
 ((
ušt32_t
)0x00000004)

	)

275 
	#SAI_PCM_SHORT
 ((
ušt32_t
)0x00000008)

	)

283 
	#SAI_PROTOCOL_DATASIZE_16BIT
 ((
ušt32_t
)0x00000000)

	)

284 
	#SAI_PROTOCOL_DATASIZE_16BITEXTENDED
 ((
ušt32_t
)0x00000001)

	)

285 
	#SAI_PROTOCOL_DATASIZE_24BIT
 ((
ušt32_t
)0x00000002)

	)

286 
	#SAI_PROTOCOL_DATASIZE_32BIT
 ((
ušt32_t
)0x00000004)

	)

294 
	#SAI_CLKSOURCE_PLLSAI
 ((
ušt32_t
)0x00000000)

	)

295 
	#SAI_CLKSOURCE_PLLI2S
 ((
ušt32_t
)0x00100000)

	)

296 
	#SAI_CLKSOURCE_EXT
 ((
ušt32_t
)0x00200000)

	)

297 
	#SAI_CLKSOURCE_NA
 ((
ušt32_t
)0x00400000è

	)

305 
	#SAI_AUDIO_FREQUENCY_192K
 ((
ušt32_t
)192000)

	)

306 
	#SAI_AUDIO_FREQUENCY_96K
 ((
ušt32_t
)96000)

	)

307 
	#SAI_AUDIO_FREQUENCY_48K
 ((
ušt32_t
)48000)

	)

308 
	#SAI_AUDIO_FREQUENCY_44K
 ((
ušt32_t
)44100)

	)

309 
	#SAI_AUDIO_FREQUENCY_32K
 ((
ušt32_t
)32000)

	)

310 
	#SAI_AUDIO_FREQUENCY_22K
 ((
ušt32_t
)22050)

	)

311 
	#SAI_AUDIO_FREQUENCY_16K
 ((
ušt32_t
)16000)

	)

312 
	#SAI_AUDIO_FREQUENCY_11K
 ((
ušt32_t
)11025)

	)

313 
	#SAI_AUDIO_FREQUENCY_8K
 ((
ušt32_t
)8000)

	)

314 
	#SAI_AUDIO_FREQUENCY_MCKDIV
 ((
ušt32_t
)0)

	)

323 
	#SAI_MODEMASTER_TX
 ((
ušt32_t
)0x00000000)

	)

324 
	#SAI_MODEMASTER_RX
 ((
ušt32_t
)
SAI_xCR1_MODE_0
)

	)

325 
	#SAI_MODESLAVE_TX
 ((
ušt32_t
)
SAI_xCR1_MODE_1
)

	)

326 
	#SAI_MODESLAVE_RX
 ((
ušt32_t
)(
SAI_xCR1_MODE_1
 | 
SAI_xCR1_MODE_0
))

	)

335 
	#SAI_FREE_PROTOCOL
 ((
ušt32_t
)0x00000000)

	)

336 
	#SAI_SPDIF_PROTOCOL
 ((
ušt32_t
)
SAI_xCR1_PRTCFG_0
)

	)

337 
	#SAI_AC97_PROTOCOL
 ((
ušt32_t
)
SAI_xCR1_PRTCFG_1
)

	)

346 
	#SAI_DATASIZE_8
 ((
ušt32_t
)
SAI_xCR1_DS_1
)

	)

347 
	#SAI_DATASIZE_10
 ((
ušt32_t
)(
SAI_xCR1_DS_1
 | 
SAI_xCR1_DS_0
))

	)

348 
	#SAI_DATASIZE_16
 ((
ušt32_t
)
SAI_xCR1_DS_2
)

	)

349 
	#SAI_DATASIZE_20
 ((
ušt32_t
)(
SAI_xCR1_DS_2
 | 
SAI_xCR1_DS_0
))

	)

350 
	#SAI_DATASIZE_24
 ((
ušt32_t
)(
SAI_xCR1_DS_2
 | 
SAI_xCR1_DS_1
))

	)

351 
	#SAI_DATASIZE_32
 ((
ušt32_t
)(
SAI_xCR1_DS_2
 | 
SAI_xCR1_DS_1
 | 
SAI_xCR1_DS_0
))

	)

360 
	#SAI_FIRSTBIT_MSB
 ((
ušt32_t
)0x00000000)

	)

361 
	#SAI_FIRSTBIT_LSB
 ((
ušt32_t
)
SAI_xCR1_LSBFIRST
)

	)

370 
	#SAI_CLOCKSTROBING_FALLINGEDGE
 ((
ušt32_t
)0x00000000)

	)

371 
	#SAI_CLOCKSTROBING_RISINGEDGE
 ((
ušt32_t
)
SAI_xCR1_CKSTR
)

	)

380 
	#SAI_ASYNCHRONOUS
 ((
ušt32_t
)0x00000000)

	)

381 
	#SAI_SYNCHRONOUS
 ((
ušt32_t
)
SAI_xCR1_SYNCEN_0
)

	)

382 
	#SAI_SYNCHRONOUS_EXT
 ((
ušt32_t
)
SAI_xCR1_SYNCEN_1
)

	)

391 
	#SAI_OUTPUTDRIVE_DISABLE
 ((
ušt32_t
)0x00000000)

	)

392 
	#SAI_OUTPUTDRIVE_ENABLE
 ((
ušt32_t
)
SAI_xCR1_OUTDRIV
)

	)

401 
	#SAI_MASTERDIVIDER_ENABLE
 ((
ušt32_t
)0x00000000)

	)

402 
	#SAI_MASTERDIVIDER_DISABLE
 ((
ušt32_t
)
SAI_xCR1_NODIV
)

	)

412 
	#SAI_FS_STARTFRAME
 ((
ušt32_t
)0x00000000)

	)

413 
	#SAI_FS_CHANNEL_IDENTIFICATION
 ((
ušt32_t
)
SAI_xFRCR_FSDEF
)

	)

422 
	#SAI_FS_ACTIVE_LOW
 ((
ušt32_t
)0x00000000)

	)

423 
	#SAI_FS_ACTIVE_HIGH
 ((
ušt32_t
)
SAI_xFRCR_FSPO
)

	)

432 
	#SAI_FS_FIRSTBIT
 ((
ušt32_t
)0x00000000)

	)

433 
	#SAI_FS_BEFOREFIRSTBIT
 ((
ušt32_t
)
SAI_xFRCR_FSOFF
)

	)

443 
	#SAI_SLOTSIZE_DATASIZE
 ((
ušt32_t
)0x00000000)

	)

444 
	#SAI_SLOTSIZE_16B
 ((
ušt32_t
)
SAI_xSLOTR_SLOTSZ_0
)

	)

445 
	#SAI_SLOTSIZE_32B
 ((
ušt32_t
)
SAI_xSLOTR_SLOTSZ_1
)

	)

453 
	#SAI_SLOT_NOTACTIVE
 ((
ušt32_t
)0x00000000)

	)

454 
	#SAI_SLOTACTIVE_0
 ((
ušt32_t
)0x00010000)

	)

455 
	#SAI_SLOTACTIVE_1
 ((
ušt32_t
)0x00020000)

	)

456 
	#SAI_SLOTACTIVE_2
 ((
ušt32_t
)0x00040000)

	)

457 
	#SAI_SLOTACTIVE_3
 ((
ušt32_t
)0x00080000)

	)

458 
	#SAI_SLOTACTIVE_4
 ((
ušt32_t
)0x00100000)

	)

459 
	#SAI_SLOTACTIVE_5
 ((
ušt32_t
)0x00200000)

	)

460 
	#SAI_SLOTACTIVE_6
 ((
ušt32_t
)0x00400000)

	)

461 
	#SAI_SLOTACTIVE_7
 ((
ušt32_t
)0x00800000)

	)

462 
	#SAI_SLOTACTIVE_8
 ((
ušt32_t
)0x01000000)

	)

463 
	#SAI_SLOTACTIVE_9
 ((
ušt32_t
)0x02000000)

	)

464 
	#SAI_SLOTACTIVE_10
 ((
ušt32_t
)0x04000000)

	)

465 
	#SAI_SLOTACTIVE_11
 ((
ušt32_t
)0x08000000)

	)

466 
	#SAI_SLOTACTIVE_12
 ((
ušt32_t
)0x10000000)

	)

467 
	#SAI_SLOTACTIVE_13
 ((
ušt32_t
)0x20000000)

	)

468 
	#SAI_SLOTACTIVE_14
 ((
ušt32_t
)0x40000000)

	)

469 
	#SAI_SLOTACTIVE_15
 ((
ušt32_t
)0x80000000)

	)

470 
	#SAI_SLOTACTIVE_ALL
 ((
ušt32_t
)0xFFFF0000)

	)

479 
	#SAI_STEREOMODE
 ((
ušt32_t
)0x00000000)

	)

480 
	#SAI_MONOMODE
 ((
ušt32_t
)
SAI_xCR1_MONO
)

	)

489 
	#SAI_OUTPUT_NOTRELEASED
 ((
ušt32_t
)0x00000000)

	)

490 
	#SAI_OUTPUT_RELEASED
 ((
ušt32_t
)
SAI_xCR2_TRIS
)

	)

499 
	#SAI_FIFOTHRESHOLD_EMPTY
 ((
ušt32_t
)0x00000000)

	)

500 
	#SAI_FIFOTHRESHOLD_1QF
 ((
ušt32_t
)
SAI_xCR2_FTH_0
)

	)

501 
	#SAI_FIFOTHRESHOLD_HF
 ((
ušt32_t
)
SAI_xCR2_FTH_1
)

	)

502 
	#SAI_FIFOTHRESHOLD_3QF
 ((
ušt32_t
)(
SAI_xCR2_FTH_1
 | 
SAI_xCR2_FTH_0
))

	)

503 
	#SAI_FIFOTHRESHOLD_FULL
 ((
ušt32_t
)
SAI_xCR2_FTH_2
)

	)

512 
	#SAI_NOCOMPANDING
 ((
ušt32_t
)0x00000000)

	)

513 
	#SAI_ULAW_1CPL_COMPANDING
 ((
ušt32_t
)
SAI_xCR2_COMP_1
)

	)

514 
	#SAI_ALAW_1CPL_COMPANDING
 ((
ušt32_t
)(
SAI_xCR2_COMP_1
 | 
SAI_xCR2_COMP_0
))

	)

515 
	#SAI_ULAW_2CPL_COMPANDING
 ((
ušt32_t
)(
SAI_xCR2_COMP_1
 | 
SAI_xCR2_CPL
))

	)

516 
	#SAI_ALAW_2CPL_COMPANDING
 ((
ušt32_t
)(
SAI_xCR2_COMP_1
 | 
SAI_xCR2_COMP_0
 | 
SAI_xCR2_CPL
))

	)

525 
	#SAI_ZERO_VALUE
 ((
ušt32_t
)0x00000000)

	)

526 
	#SAI_LAST_SENT_VALUE
 ((
ušt32_t
)
SAI_xCR2_MUTEVAL
)

	)

536 
	#SAI_IT_OVRUDR
 ((
ušt32_t
)
SAI_xIMR_OVRUDRIE
)

	)

537 
	#SAI_IT_MUTEDET
 ((
ušt32_t
)
SAI_xIMR_MUTEDETIE
)

	)

538 
	#SAI_IT_WCKCFG
 ((
ušt32_t
)
SAI_xIMR_WCKCFGIE
)

	)

539 
	#SAI_IT_FREQ
 ((
ušt32_t
)
SAI_xIMR_FREQIE
)

	)

540 
	#SAI_IT_CNRDY
 ((
ušt32_t
)
SAI_xIMR_CNRDYIE
)

	)

541 
	#SAI_IT_AFSDET
 ((
ušt32_t
)
SAI_xIMR_AFSDETIE
)

	)

542 
	#SAI_IT_LFSDET
 ((
ušt32_t
)
SAI_xIMR_LFSDETIE
)

	)

551 
	#SAI_FLAG_OVRUDR
 ((
ušt32_t
)
SAI_xSR_OVRUDR
)

	)

552 
	#SAI_FLAG_MUTEDET
 ((
ušt32_t
)
SAI_xSR_MUTEDET
)

	)

553 
	#SAI_FLAG_WCKCFG
 ((
ušt32_t
)
SAI_xSR_WCKCFG
)

	)

554 
	#SAI_FLAG_FREQ
 ((
ušt32_t
)
SAI_xSR_FREQ
)

	)

555 
	#SAI_FLAG_CNRDY
 ((
ušt32_t
)
SAI_xSR_CNRDY
)

	)

556 
	#SAI_FLAG_AFSDET
 ((
ušt32_t
)
SAI_xSR_AFSDET
)

	)

557 
	#SAI_FLAG_LFSDET
 ((
ušt32_t
)
SAI_xSR_LFSDET
)

	)

566 
	#SAI_FIFOSTATUS_EMPTY
 ((
ušt32_t
)0x00000000)

	)

567 
	#SAI_FIFOSTATUS_LESS1QUARTERFULL
 ((
ušt32_t
)0x00010000)

	)

568 
	#SAI_FIFOSTATUS_1QUARTERFULL
 ((
ušt32_t
)0x00020000)

	)

569 
	#SAI_FIFOSTATUS_HALFFULL
 ((
ušt32_t
)0x00030000)

	)

570 
	#SAI_FIFOSTATUS_3QUARTERFULL
 ((
ušt32_t
)0x00040000)

	)

571 
	#SAI_FIFOSTATUS_FULL
 ((
ušt32_t
)0x00050000)

	)

592 
	#__HAL_SAI_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_SAI_STATE_RESET
)

	)

608 
	#__HAL_SAI_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
IMR
 |ð(__INTERRUPT__))

	)

609 
	#__HAL_SAI_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
IMR
 &ð(~(__INTERRUPT__)))

	)

621 
	#__HAL_SAI_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
IMR
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

636 
	#__HAL_SAI_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((((__HANDLE__)->
In¡ªû
->
SR
è& (__FLAG__)è=ð(__FLAG__))

	)

652 
	#__HAL_SAI_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
CLRFR
 = (__FLAG__))

	)

654 
	#__HAL_SAI_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð
SAI_xCR1_SAIEN
)

	)

655 
	#__HAL_SAI_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð~
SAI_xCR1_SAIEN
)

	)

662 
	~"¡m32f4xx_h®_§i_ex.h
"

674 
HAL_StusTy³Def
 
HAL_SAI_In™PrÙocÞ
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt32_t
 
´ÙocÞ
, ušt32_ˆ
d©asize
, ušt32_ˆ
nb¦Ù
);

675 
HAL_StusTy³Def
 
HAL_SAI_In™
(
SAI_HªdËTy³Def
 *
h§i
);

676 
HAL_StusTy³Def
 
HAL_SAI_DeIn™
 (
SAI_HªdËTy³Def
 *
h§i
);

677 
HAL_SAI_M¥In™
(
SAI_HªdËTy³Def
 *
h§i
);

678 
HAL_SAI_M¥DeIn™
(
SAI_HªdËTy³Def
 *
h§i
);

689 
HAL_StusTy³Def
 
HAL_SAI_T¿nsm™
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

690 
HAL_StusTy³Def
 
HAL_SAI_Reûive
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

693 
HAL_StusTy³Def
 
HAL_SAI_T¿nsm™_IT
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

694 
HAL_StusTy³Def
 
HAL_SAI_Reûive_IT
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

697 
HAL_StusTy³Def
 
HAL_SAI_T¿nsm™_DMA
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

698 
HAL_StusTy³Def
 
HAL_SAI_Reûive_DMA
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

699 
HAL_StusTy³Def
 
HAL_SAI_DMAPau£
(
SAI_HªdËTy³Def
 *
h§i
);

700 
HAL_StusTy³Def
 
HAL_SAI_DMAResume
(
SAI_HªdËTy³Def
 *
h§i
);

701 
HAL_StusTy³Def
 
HAL_SAI_DMAStÝ
(
SAI_HªdËTy³Def
 *
h§i
);

704 
HAL_StusTy³Def
 
HAL_SAI_AbÜt
(
SAI_HªdËTy³Def
 *
h§i
);

707 
HAL_StusTy³Def
 
HAL_SAI_EÇbËTxMu‹Mode
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt16_t
 
v®
);

708 
HAL_StusTy³Def
 
HAL_SAI_Di§bËTxMu‹Mode
(
SAI_HªdËTy³Def
 *
h§i
);

709 
HAL_StusTy³Def
 
HAL_SAI_EÇbËRxMu‹Mode
(
SAI_HªdËTy³Def
 *
h§i
, 
SAIÿÎback
 
ÿÎback
, 
ušt16_t
 
couÁ”
);

710 
HAL_StusTy³Def
 
HAL_SAI_Di§bËRxMu‹Mode
(
SAI_HªdËTy³Def
 *
h§i
);

713 
HAL_SAI_IRQHªdËr
(
SAI_HªdËTy³Def
 *
h§i
);

714 
HAL_SAI_TxH®fC¶tC®lback
(
SAI_HªdËTy³Def
 *
h§i
);

715 
HAL_SAI_TxC¶tC®lback
(
SAI_HªdËTy³Def
 *
h§i
);

716 
HAL_SAI_RxH®fC¶tC®lback
(
SAI_HªdËTy³Def
 *
h§i
);

717 
HAL_SAI_RxC¶tC®lback
(
SAI_HªdËTy³Def
 *
h§i
);

718 
HAL_SAI_E¼ÜC®lback
(
SAI_HªdËTy³Def
 *
h§i
);

727 
HAL_SAI_S‹Ty³Def
 
HAL_SAI_G‘S‹
(
SAI_HªdËTy³Def
 *
h§i
);

728 
ušt32_t
 
HAL_SAI_G‘E¼Ü
(
SAI_HªdËTy³Def
 *
h§i
);

768 
	#IS_SAI_BLOCK_SYNCEXT
(
STATE
è(((STATEè=ð
SAI_SYNCEXT_DISABLE
) ||\

769 ((
STATE
è=ð
SAI_SYNCEXT_IN_ENABLE
) ||\

770 ((
STATE
è=ð
SAI_SYNCEXT_OUTBLOCKA_ENABLE
) ||\

771 ((
STATE
è=ð
SAI_SYNCEXT_OUTBLOCKB_ENABLE
))

	)

773 
	#IS_SAI_SUPPORTED_PROTOCOL
(
PROTOCOL
è(((PROTOCOLè=ð
SAI_I2S_STANDARD
) ||\

774 ((
PROTOCOL
è=ð
SAI_I2S_MSBJUSTIFIED
) ||\

775 ((
PROTOCOL
è=ð
SAI_I2S_LSBJUSTIFIED
) ||\

776 ((
PROTOCOL
è=ð
SAI_PCM_LONG
) ||\

777 ((
PROTOCOL
è=ð
SAI_PCM_SHORT
))

	)

779 
	#IS_SAI_PROTOCOL_DATASIZE
(
DATASIZE
è(((DATASIZEè=ð
SAI_PROTOCOL_DATASIZE_16BIT
) ||\

780 ((
DATASIZE
è=ð
SAI_PROTOCOL_DATASIZE_16BITEXTENDED
) ||\

781 ((
DATASIZE
è=ð
SAI_PROTOCOL_DATASIZE_24BIT
) ||\

782 ((
DATASIZE
è=ð
SAI_PROTOCOL_DATASIZE_32BIT
))

	)

784 
	#IS_SAI_CLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
SAI_CLKSOURCE_PLLSAI
) ||\

785 ((
SOURCE
è=ð
SAI_CLKSOURCE_PLLI2S
) ||\

786 ((
SOURCE
è=ð
SAI_CLKSOURCE_EXT
))

	)

788 
	#IS_SAI_AUDIO_FREQUENCY
(
AUDIO
è(((AUDIOè=ð
SAI_AUDIO_FREQUENCY_192K
è|| ((AUDIOè=ð
SAI_AUDIO_FREQUENCY_96K
) || \

789 ((
AUDIO
è=ð
SAI_AUDIO_FREQUENCY_48K
è|| ((AUDIOè=ð
SAI_AUDIO_FREQUENCY_44K
) || \

790 ((
AUDIO
è=ð
SAI_AUDIO_FREQUENCY_32K
è|| ((AUDIOè=ð
SAI_AUDIO_FREQUENCY_22K
) || \

791 ((
AUDIO
è=ð
SAI_AUDIO_FREQUENCY_16K
è|| ((AUDIOè=ð
SAI_AUDIO_FREQUENCY_11K
) || \

792 ((
AUDIO
è=ð
SAI_AUDIO_FREQUENCY_8K
è|| ((AUDIOè=ð
SAI_AUDIO_FREQUENCY_MCKDIV
))

	)

794 
	#IS_SAI_BLOCK_MODE
(
MODE
è(((MODEè=ð
SAI_MODEMASTER_TX
) || \

795 ((
MODE
è=ð
SAI_MODEMASTER_RX
) || \

796 ((
MODE
è=ð
SAI_MODESLAVE_TX
) || \

797 ((
MODE
è=ð
SAI_MODESLAVE_RX
))

	)

799 
	#IS_SAI_BLOCK_PROTOCOL
(
PROTOCOL
è(((PROTOCOLè=ð
SAI_FREE_PROTOCOL
) || \

800 ((
PROTOCOL
è=ð
SAI_AC97_PROTOCOL
) || \

801 ((
PROTOCOL
è=ð
SAI_SPDIF_PROTOCOL
))

	)

803 
	#IS_SAI_BLOCK_DATASIZE
(
DATASIZE
è(((DATASIZEè=ð
SAI_DATASIZE_8
) || \

804 ((
DATASIZE
è=ð
SAI_DATASIZE_10
) || \

805 ((
DATASIZE
è=ð
SAI_DATASIZE_16
) || \

806 ((
DATASIZE
è=ð
SAI_DATASIZE_20
) || \

807 ((
DATASIZE
è=ð
SAI_DATASIZE_24
) || \

808 ((
DATASIZE
è=ð
SAI_DATASIZE_32
))

	)

810 
	#IS_SAI_BLOCK_FIRST_BIT
(
BIT
è(((BITè=ð
SAI_FIRSTBIT_MSB
) || \

811 ((
BIT
è=ð
SAI_FIRSTBIT_LSB
))

	)

813 
	#IS_SAI_BLOCK_CLOCK_STROBING
(
CLOCK
è(((CLOCKè=ð
SAI_CLOCKSTROBING_FALLINGEDGE
) || \

814 ((
CLOCK
è=ð
SAI_CLOCKSTROBING_RISINGEDGE
))

	)

816 
	#IS_SAI_BLOCK_SYNCHRO
(
SYNCHRO
è(((SYNCHROè=ð
SAI_ASYNCHRONOUS
) || \

817 ((
SYNCHRO
è=ð
SAI_SYNCHRONOUS
) || \

818 ((
SYNCHRO
è=ð
SAI_SYNCHRONOUS_EXT
))

	)

820 
	#IS_SAI_BLOCK_OUTPUT_DRIVE
(
DRIVE
è(((DRIVEè=ð
SAI_OUTPUTDRIVE_DISABLE
) || \

821 ((
DRIVE
è=ð
SAI_OUTPUTDRIVE_ENABLE
))

	)

823 
	#IS_SAI_BLOCK_NODIVIDER
(
NODIVIDER
è(((NODIVIDERè=ð
SAI_MASTERDIVIDER_ENABLE
) || \

824 ((
NODIVIDER
è=ð
SAI_MASTERDIVIDER_DISABLE
))

	)

826 
	#IS_SAI_BLOCK_FIFO_STATUS
(
STATUS
è(((STATUSè=ð
SAI_FIFOSTATUS_LESS1QUARTERFULL
 ) || \

827 ((
STATUS
è=ð
SAI_FIFOSTATUS_HALFFULL
) || \

828 ((
STATUS
è=ð
SAI_FIFOSTATUS_1QUARTERFULL
) || \

829 ((
STATUS
è=ð
SAI_FIFOSTATUS_3QUARTERFULL
) || \

830 ((
STATUS
è=ð
SAI_FIFOSTATUS_FULL
) || \

831 ((
STATUS
è=ð
SAI_FIFOSTATUS_EMPTY
))

	)

833 
	#IS_SAI_BLOCK_MUTE_COUNTER
(
COUNTER
è((COUNTERè<ð63)

	)

835 
	#IS_SAI_BLOCK_MUTE_VALUE
(
VALUE
è(((VALUEè=ð
SAI_ZERO_VALUE
) || \

836 ((
VALUE
è=ð
SAI_LAST_SENT_VALUE
))

	)

838 
	#IS_SAI_BLOCK_COMPANDING_MODE
(
MODE
è(((MODEè=ð
SAI_NOCOMPANDING
) || \

839 ((
MODE
è=ð
SAI_ULAW_1CPL_COMPANDING
) || \

840 ((
MODE
è=ð
SAI_ALAW_1CPL_COMPANDING
) || \

841 ((
MODE
è=ð
SAI_ULAW_2CPL_COMPANDING
) || \

842 ((
MODE
è=ð
SAI_ALAW_2CPL_COMPANDING
))

	)

844 
	#IS_SAI_BLOCK_FIFO_THRESHOLD
(
THRESHOLD
è(((THRESHOLDè=ð
SAI_FIFOTHRESHOLD_EMPTY
) || \

845 ((
THRESHOLD
è=ð
SAI_FIFOTHRESHOLD_1QF
) || \

846 ((
THRESHOLD
è=ð
SAI_FIFOTHRESHOLD_HF
) || \

847 ((
THRESHOLD
è=ð
SAI_FIFOTHRESHOLD_3QF
) || \

848 ((
THRESHOLD
è=ð
SAI_FIFOTHRESHOLD_FULL
))

	)

850 
	#IS_SAI_BLOCK_TRISTATE_MANAGEMENT
(
STATE
è(((STATEè=ð
SAI_OUTPUT_NOTRELEASED
) ||\

851 ((
STATE
è=ð
SAI_OUTPUT_RELEASED
))

	)

853 
	#IS_SAI_MONO_STEREO_MODE
(
MODE
è(((MODEè=ð
SAI_MONOMODE
) ||\

854 ((
MODE
è=ð
SAI_STEREOMODE
))

	)

856 
	#IS_SAI_SLOT_ACTIVE
(
ACTIVE
è((((ACTIVEè>> 16 ) > 0è&& (((ACTIVEè>> 16 ) <ð(
SAI_SLOTACTIVE_ALL
 >> 16)))

	)

858 
	#IS_SAI_BLOCK_SLOT_NUMBER
(
NUMBER
è((1 <ð(NUMBER)è&& ((NUMBERè<ð16))

	)

860 
	#IS_SAI_BLOCK_SLOT_SIZE
(
SIZE
è(((SIZEè=ð
SAI_SLOTSIZE_DATASIZE
) || \

861 ((
SIZE
è=ð
SAI_SLOTSIZE_16B
) || \

862 ((
SIZE
è=ð
SAI_SLOTSIZE_32B
))

	)

864 
	#IS_SAI_BLOCK_FIRSTBIT_OFFSET
(
OFFSET
è((OFFSETè<ð24)

	)

866 
	#IS_SAI_BLOCK_FS_OFFSET
(
OFFSET
è(((OFFSETè=ð
SAI_FS_FIRSTBIT
) || \

867 ((
OFFSET
è=ð
SAI_FS_BEFOREFIRSTBIT
))

	)

869 
	#IS_SAI_BLOCK_FS_POLARITY
(
POLARITY
è(((POLARITYè=ð
SAI_FS_ACTIVE_LOW
) || \

870 ((
POLARITY
è=ð
SAI_FS_ACTIVE_HIGH
))

	)

872 
	#IS_SAI_BLOCK_FS_DEFINITION
(
DEFINITION
è(((DEFINITIONè=ð
SAI_FS_STARTFRAME
) || \

873 ((
DEFINITION
è=ð
SAI_FS_CHANNEL_IDENTIFICATION
))

	)

875 
	#IS_SAI_BLOCK_MASTER_DIVIDER
(
DIVIDER
è((DIVIDERè<ð15)

	)

877 
	#IS_SAI_BLOCK_FRAME_LENGTH
(
LENGTH
è((8 <ð(LENGTH)è&& ((LENGTHè<ð256))

	)

879 
	#IS_SAI_BLOCK_ACTIVE_FRAME
(
LENGTH
è((1 <ð(LENGTH)è&& ((LENGTHè<ð128))

	)

903 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_sai_ex.h

39 #iâdeà
__STM32F4xx_HAL_SAI_EX_H


40 
	#__STM32F4xx_HAL_SAI_EX_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

57 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

58 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

72 
SAI_BlockSynchroCÚfig
(
SAI_HªdËTy³Def
 *
h§i
);

73 
ušt32_t
 
SAI_G‘IÅutClock
(
SAI_HªdËTy³Def
 *
h§i
);

96 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_sd.h

39 #iâdeà
__STM32F4xx_HAL_SD_H


40 
	#__STM32F4xx_HAL_SD_H


	)

42 #ifdeà
__ýlu¥lus


45 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

46 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

47 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

48 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

50 
	~"¡m32f4xx_Î_sdmmc.h
"

69 
	#SD_In™Ty³Def
 
SDIO_In™Ty³Def


	)

70 
	#SD_Ty³Def
 
SDIO_Ty³Def


	)

74 
SD_Ty³Def
 *
In¡ªû
;

76 
SD_In™Ty³Def
 
In™
;

78 
HAL_LockTy³Def
 
Lock
;

80 
ušt32_t
 
C¬dTy³
;

82 
ušt32_t
 
RCA
;

84 
ušt32_t
 
CSD
[4];

86 
ušt32_t
 
CID
[4];

88 
__IO
 
ušt32_t
 
SdT¿nsãrC¶t
;

90 
__IO
 
ušt32_t
 
SdT¿nsãrE¼
;

92 
__IO
 
ušt32_t
 
DmaT¿nsãrC¶t
;

94 
__IO
 
ušt32_t
 
SdO³¿tiÚ
;

96 
DMA_HªdËTy³Def
 *
hdm¬x
;

98 
DMA_HªdËTy³Def
 *
hdm©x
;

100 }
	tSD_HªdËTy³Def
;

110 
__IO
 
ušt8_t
 
CSDSŒuù
;

111 
__IO
 
ušt8_t
 
SysS³cV”siÚ
;

112 
__IO
 
ušt8_t
 
Re£rved1
;

113 
__IO
 
ušt8_t
 
TAAC
;

114 
__IO
 
ušt8_t
 
NSAC
;

115 
__IO
 
ušt8_t
 
MaxBusClkF»c
;

116 
__IO
 
ušt16_t
 
C¬dComdCÏs£s
;

117 
__IO
 
ušt8_t
 
RdBlockL’
;

118 
__IO
 
ušt8_t
 
P¬tBlockR—d
;

119 
__IO
 
ušt8_t
 
WrBlockMi§lign
;

120 
__IO
 
ušt8_t
 
RdBlockMi§lign
;

121 
__IO
 
ušt8_t
 
DSRIm¶
;

122 
__IO
 
ušt8_t
 
Re£rved2
;

123 
__IO
 
ušt32_t
 
DeviûSize
;

124 
__IO
 
ušt8_t
 
MaxRdCu¼’tVDDMš
;

125 
__IO
 
ušt8_t
 
MaxRdCu¼’tVDDMax
;

126 
__IO
 
ušt8_t
 
MaxWrCu¼’tVDDMš
;

127 
__IO
 
ušt8_t
 
MaxWrCu¼’tVDDMax
;

128 
__IO
 
ušt8_t
 
DeviûSizeMul
;

129 
__IO
 
ušt8_t
 
E¿£GrSize
;

130 
__IO
 
ušt8_t
 
E¿£GrMul
;

131 
__IO
 
ušt8_t
 
WrPrÙeùGrSize
;

132 
__IO
 
ušt8_t
 
WrPrÙeùGrEÇbË
;

133 
__IO
 
ušt8_t
 
MªDeæECC
;

134 
__IO
 
ušt8_t
 
WrS³edFaù
;

135 
__IO
 
ušt8_t
 
MaxWrBlockL’
;

136 
__IO
 
ušt8_t
 
Wr™eBlockPaP¬tŸl
;

137 
__IO
 
ušt8_t
 
Re£rved3
;

138 
__IO
 
ušt8_t
 
CÚ‹ÁPrÙeùAµli
;

139 
__IO
 
ušt8_t
 
FžeFÜm©GrouÝ
;

140 
__IO
 
ušt8_t
 
CÝyFÏg
;

141 
__IO
 
ušt8_t
 
P”mWrPrÙeù
;

142 
__IO
 
ušt8_t
 
TempWrPrÙeù
;

143 
__IO
 
ušt8_t
 
FžeFÜm©
;

144 
__IO
 
ušt8_t
 
ECC
;

145 
__IO
 
ušt8_t
 
CSD_CRC
;

146 
__IO
 
ušt8_t
 
Re£rved4
;

148 }
	tHAL_SD_CSDTy³def
;

158 
__IO
 
ušt8_t
 
Mªuçùu»rID
;

159 
__IO
 
ušt16_t
 
OEM_AµliID
;

160 
__IO
 
ušt32_t
 
ProdName1
;

161 
__IO
 
ušt8_t
 
ProdName2
;

162 
__IO
 
ušt8_t
 
ProdRev
;

163 
__IO
 
ušt32_t
 
ProdSN
;

164 
__IO
 
ušt8_t
 
Re£rved1
;

165 
__IO
 
ušt16_t
 
MªuçùD©e
;

166 
__IO
 
ušt8_t
 
CID_CRC
;

167 
__IO
 
ušt8_t
 
Re£rved2
;

169 }
	tHAL_SD_CIDTy³def
;

179 
__IO
 
ušt8_t
 
DAT_BUS_WIDTH
;

180 
__IO
 
ušt8_t
 
SECURED_MODE
;

181 
__IO
 
ušt16_t
 
SD_CARD_TYPE
;

182 
__IO
 
ušt32_t
 
SIZE_OF_PROTECTED_AREA
;

183 
__IO
 
ušt8_t
 
SPEED_CLASS
;

184 
__IO
 
ušt8_t
 
PERFORMANCE_MOVE
;

185 
__IO
 
ušt8_t
 
AU_SIZE
;

186 
__IO
 
ušt16_t
 
ERASE_SIZE
;

187 
__IO
 
ušt8_t
 
ERASE_TIMEOUT
;

188 
__IO
 
ušt8_t
 
ERASE_OFFSET
;

190 }
	tHAL_SD_C¬dStusTy³def
;

200 
HAL_SD_CSDTy³def
 
SD_csd
;

201 
HAL_SD_CIDTy³def
 
SD_cid
;

202 
ušt64_t
 
C¬dC­ac™y
;

203 
ušt32_t
 
C¬dBlockSize
;

204 
ušt16_t
 
RCA
;

205 
ušt8_t
 
C¬dTy³
;

207 }
	tHAL_SD_C¬dInfoTy³def
;

220 
SD_CMD_CRC_FAIL
 = (1),

221 
SD_DATA_CRC_FAIL
 = (2),

222 
SD_CMD_RSP_TIMEOUT
 = (3),

223 
SD_DATA_TIMEOUT
 = (4),

224 
SD_TX_UNDERRUN
 = (5),

225 
SD_RX_OVERRUN
 = (6),

226 
SD_START_BIT_ERR
 = (7),

227 
SD_CMD_OUT_OF_RANGE
 = (8),

228 
SD_ADDR_MISALIGNED
 = (9),

229 
SD_BLOCK_LEN_ERR
 = (10),

230 
SD_ERASE_SEQ_ERR
 = (11),

231 
SD_BAD_ERASE_PARAM
 = (12),

232 
SD_WRITE_PROT_VIOLATION
 = (13),

233 
SD_LOCK_UNLOCK_FAILED
 = (14),

234 
SD_COM_CRC_FAILED
 = (15),

235 
SD_ILLEGAL_CMD
 = (16),

236 
SD_CARD_ECC_FAILED
 = (17),

237 
SD_CC_ERROR
 = (18),

238 
SD_GENERAL_UNKNOWN_ERROR
 = (19),

239 
SD_STREAM_READ_UNDERRUN
 = (20),

240 
SD_STREAM_WRITE_OVERRUN
 = (21),

241 
SD_CID_CSD_OVERWRITE
 = (22),

242 
SD_WP_ERASE_SKIP
 = (23),

243 
SD_CARD_ECC_DISABLED
 = (24),

244 
SD_ERASE_RESET
 = (25),

245 
SD_AKE_SEQ_ERROR
 = (26),

246 
SD_INVALID_VOLTRANGE
 = (27),

247 
SD_ADDR_OUT_OF_RANGE
 = (28),

248 
SD_SWITCH_ERROR
 = (29),

249 
SD_SDIO_DISABLED
 = (30),

250 
SD_SDIO_FUNCTION_BUSY
 = (31),

251 
SD_SDIO_FUNCTION_FAILED
 = (32),

252 
SD_SDIO_UNKNOWN_FUNCTION
 = (33),

257 
SD_INTERNAL_ERROR
 = (34),

258 
SD_NOT_CONFIGURED
 = (35),

259 
SD_REQUEST_PENDING
 = (36),

260 
SD_REQUEST_NOT_APPLICABLE
 = (37),

261 
SD_INVALID_PARAMETER
 = (38),

262 
SD_UNSUPPORTED_FEATURE
 = (39),

263 
SD_UNSUPPORTED_HW
 = (40),

264 
SD_ERROR
 = (41),

265 
SD_OK
 = (0)

267 }
	tHAL_SD_E¼ÜTy³def
;

277 
SD_TRANSFER_OK
 = 0,

278 
SD_TRANSFER_BUSY
 = 1,

279 
SD_TRANSFER_ERROR
 = 2

281 }
	tHAL_SD_T¿nsãrS‹Ty³def
;

291 
SD_CARD_READY
 = ((
ušt32_t
)0x00000001),

292 
SD_CARD_IDENTIFICATION
 = ((
ušt32_t
)0x00000002),

293 
SD_CARD_STANDBY
 = ((
ušt32_t
)0x00000003),

294 
SD_CARD_TRANSFER
 = ((
ušt32_t
)0x00000004),

295 
SD_CARD_SENDING
 = ((
ušt32_t
)0x00000005),

296 
SD_CARD_RECEIVING
 = ((
ušt32_t
)0x00000006),

297 
SD_CARD_PROGRAMMING
 = ((
ušt32_t
)0x00000007),

298 
SD_CARD_DISCONNECTED
 = ((
ušt32_t
)0x00000008),

299 
SD_CARD_ERROR
 = ((
ušt32_t
)0x000000FF)

301 }
	tHAL_SD_C¬dS‹Ty³def
;

311 
SD_READ_SINGLE_BLOCK
 = 0,

312 
SD_READ_MULTIPLE_BLOCK
 = 1,

313 
SD_WRITE_SINGLE_BLOCK
 = 2,

314 
SD_WRITE_MULTIPLE_BLOCK
 = 3

316 }
	tHAL_SD_O³¿tiÚTy³def
;

333 
	#SD_CMD_GO_IDLE_STATE
 ((
ušt8_t
)0è

	)

334 
	#SD_CMD_SEND_OP_COND
 ((
ušt8_t
)1è

	)

335 
	#SD_CMD_ALL_SEND_CID
 ((
ušt8_t
)2è

	)

336 
	#SD_CMD_SET_REL_ADDR
 ((
ušt8_t
)3è

	)

337 
	#SD_CMD_SET_DSR
 ((
ušt8_t
)4è

	)

338 
	#SD_CMD_SDIO_SEN_OP_COND
 ((
ušt8_t
)5è

	)

340 
	#SD_CMD_HS_SWITCH
 ((
ušt8_t
)6è

	)

341 
	#SD_CMD_SEL_DESEL_CARD
 ((
ušt8_t
)7è

	)

342 
	#SD_CMD_HS_SEND_EXT_CSD
 ((
ušt8_t
)8è

	)

344 
	#SD_CMD_SEND_CSD
 ((
ušt8_t
)9è

	)

345 
	#SD_CMD_SEND_CID
 ((
ušt8_t
)10è

	)

346 
	#SD_CMD_READ_DAT_UNTIL_STOP
 ((
ušt8_t
)11è

	)

347 
	#SD_CMD_STOP_TRANSMISSION
 ((
ušt8_t
)12è

	)

348 
	#SD_CMD_SEND_STATUS
 ((
ušt8_t
)13è

	)

349 
	#SD_CMD_HS_BUSTEST_READ
 ((
ušt8_t
)14)

	)

350 
	#SD_CMD_GO_INACTIVE_STATE
 ((
ušt8_t
)15è

	)

351 
	#SD_CMD_SET_BLOCKLEN
 ((
ušt8_t
)16è

	)

354 
	#SD_CMD_READ_SINGLE_BLOCK
 ((
ušt8_t
)17è

	)

356 
	#SD_CMD_READ_MULT_BLOCK
 ((
ušt8_t
)18è

	)

358 
	#SD_CMD_HS_BUSTEST_WRITE
 ((
ušt8_t
)19è

	)

359 
	#SD_CMD_WRITE_DAT_UNTIL_STOP
 ((
ušt8_t
)20è

	)

360 
	#SD_CMD_SET_BLOCK_COUNT
 ((
ušt8_t
)23è

	)

361 
	#SD_CMD_WRITE_SINGLE_BLOCK
 ((
ušt8_t
)24è

	)

363 
	#SD_CMD_WRITE_MULT_BLOCK
 ((
ušt8_t
)25è

	)

364 
	#SD_CMD_PROG_CID
 ((
ušt8_t
)26è

	)

365 
	#SD_CMD_PROG_CSD
 ((
ušt8_t
)27è

	)

366 
	#SD_CMD_SET_WRITE_PROT
 ((
ušt8_t
)28è

	)

367 
	#SD_CMD_CLR_WRITE_PROT
 ((
ušt8_t
)29è

	)

368 
	#SD_CMD_SEND_WRITE_PROT
 ((
ušt8_t
)30è

	)

369 
	#SD_CMD_SD_ERASE_GRP_START
 ((
ušt8_t
)32è

	)

370 
	#SD_CMD_SD_ERASE_GRP_END
 ((
ušt8_t
)33è

	)

371 
	#SD_CMD_ERASE_GRP_START
 ((
ušt8_t
)35è

	)

373 
	#SD_CMD_ERASE_GRP_END
 ((
ušt8_t
)36è

	)

375 
	#SD_CMD_ERASE
 ((
ušt8_t
)38è

	)

376 
	#SD_CMD_FAST_IO
 ((
ušt8_t
)39è

	)

377 
	#SD_CMD_GO_IRQ_STATE
 ((
ušt8_t
)40è

	)

378 
	#SD_CMD_LOCK_UNLOCK
 ((
ušt8_t
)42è

	)

380 
	#SD_CMD_APP_CMD
 ((
ušt8_t
)55è

	)

382 
	#SD_CMD_GEN_CMD
 ((
ušt8_t
)56è

	)

384 
	#SD_CMD_NO_CMD
 ((
ušt8_t
)64)

	)

390 
	#SD_CMD_APP_SD_SET_BUSWIDTH
 ((
ušt8_t
)6è

	)

392 
	#SD_CMD_SD_APP_STATUS
 ((
ušt8_t
)13è

	)

393 
	#SD_CMD_SD_APP_SEND_NUM_WRITE_BLOCKS
 ((
ušt8_t
)22è

	)

395 
	#SD_CMD_SD_APP_OP_COND
 ((
ušt8_t
)41è

	)

397 
	#SD_CMD_SD_APP_SET_CLR_CARD_DETECT
 ((
ušt8_t
)42è

	)

398 
	#SD_CMD_SD_APP_SEND_SCR
 ((
ušt8_t
)51è

	)

399 
	#SD_CMD_SDIO_RW_DIRECT
 ((
ušt8_t
)52è

	)

400 
	#SD_CMD_SDIO_RW_EXTENDED
 ((
ušt8_t
)53è

	)

406 
	#SD_CMD_SD_APP_GET_MKB
 ((
ušt8_t
)43è

	)

407 
	#SD_CMD_SD_APP_GET_MID
 ((
ušt8_t
)44è

	)

408 
	#SD_CMD_SD_APP_SET_CER_RN1
 ((
ušt8_t
)45è

	)

409 
	#SD_CMD_SD_APP_GET_CER_RN2
 ((
ušt8_t
)46è

	)

410 
	#SD_CMD_SD_APP_SET_CER_RES2
 ((
ušt8_t
)47è

	)

411 
	#SD_CMD_SD_APP_GET_CER_RES1
 ((
ušt8_t
)48è

	)

412 
	#SD_CMD_SD_APP_SECURE_READ_MULTIPLE_BLOCK
 ((
ušt8_t
)18è

	)

413 
	#SD_CMD_SD_APP_SECURE_WRITE_MULTIPLE_BLOCK
 ((
ušt8_t
)25è

	)

414 
	#SD_CMD_SD_APP_SECURE_ERASE
 ((
ušt8_t
)38è

	)

415 
	#SD_CMD_SD_APP_CHANGE_SECURE_AREA
 ((
ušt8_t
)49è

	)

416 
	#SD_CMD_SD_APP_SECURE_WRITE_MKB
 ((
ušt8_t
)48è

	)

421 
	#STD_CAPACITY_SD_CARD_V1_1
 ((
ušt32_t
)0x00000000)

	)

422 
	#STD_CAPACITY_SD_CARD_V2_0
 ((
ušt32_t
)0x00000001)

	)

423 
	#HIGH_CAPACITY_SD_CARD
 ((
ušt32_t
)0x00000002)

	)

424 
	#MULTIMEDIA_CARD
 ((
ušt32_t
)0x00000003)

	)

425 
	#SECURE_DIGITAL_IO_CARD
 ((
ušt32_t
)0x00000004)

	)

426 
	#HIGH_SPEED_MULTIMEDIA_CARD
 ((
ušt32_t
)0x00000005)

	)

427 
	#SECURE_DIGITAL_IO_COMBO_CARD
 ((
ušt32_t
)0x00000006)

	)

428 
	#HIGH_CAPACITY_MMC_CARD
 ((
ušt32_t
)0x00000007)

	)

443 
	#__HAL_SD_SDIO_ENABLE
(è
	`__SDIO_ENABLE
()

	)

449 
	#__HAL_SD_SDIO_DISABLE
(è
	`__SDIO_DISABLE
()

	)

455 
	#__HAL_SD_SDIO_DMA_ENABLE
(è
	`__SDIO_DMA_ENABLE
()

	)

461 
	#__HAL_SD_SDIO_DMA_DISABLE
(è
	`__SDIO_DMA_DISABLE
()

	)

495 
	#__HAL_SD_SDIO_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è
	`__SDIO_ENABLE_IT
((__HANDLE__)->
In¡ªû
, (__INTERRUPT__))

	)

529 
	#__HAL_SD_SDIO_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è
	`__SDIO_DISABLE_IT
((__HANDLE__)->
In¡ªû
, (__INTERRUPT__))

	)

562 
	#__HAL_SD_SDIO_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è
	`__SDIO_GET_FLAG
((__HANDLE__)->
In¡ªû
, (__FLAG__))

	)

584 
	#__HAL_SD_SDIO_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è
	`__SDIO_CLEAR_FLAG
((__HANDLE__)->
In¡ªû
, (__FLAG__))

	)

618 
	#__HAL_SD_SDIO_GET_IT
 (
__HANDLE__
, 
__INTERRUPT__
è
	`__SDIO_GET_IT
 ((__HANDLE__)->
In¡ªû
, __INTERRUPT__)

	)

640 
	#__HAL_SD_SDIO_CLEAR_IT
(
__HANDLE__
, 
__INTERRUPT__
è
	`__SDIO_CLEAR_IT
((__HANDLE__)->
In¡ªû
, (__INTERRUPT__))

	)

653 
HAL_SD_E¼ÜTy³def
 
	`HAL_SD_In™
(
SD_HªdËTy³Def
 *
hsd
, 
HAL_SD_C¬dInfoTy³def
 *
SDC¬dInfo
);

654 
HAL_StusTy³Def
 
	`HAL_SD_DeIn™
 (
SD_HªdËTy³Def
 *
hsd
);

655 
	`HAL_SD_M¥In™
(
SD_HªdËTy³Def
 *
hsd
);

656 
	`HAL_SD_M¥DeIn™
(
SD_HªdËTy³Def
 *
hsd
);

665 
HAL_SD_E¼ÜTy³def
 
	`HAL_SD_R—dBlocks
(
SD_HªdËTy³Def
 *
hsd
, 
ušt32_t
 *
pR—dBufãr
, 
ušt64_t
 
R—dAddr
, ušt32_ˆ
BlockSize
, ušt32_ˆ
Numb”OfBlocks
);

666 
HAL_SD_E¼ÜTy³def
 
	`HAL_SD_Wr™eBlocks
(
SD_HªdËTy³Def
 *
hsd
, 
ušt32_t
 *
pWr™eBufãr
, 
ušt64_t
 
Wr™eAddr
, ušt32_ˆ
BlockSize
, ušt32_ˆ
Numb”OfBlocks
);

667 
HAL_SD_E¼ÜTy³def
 
	`HAL_SD_E¿£
(
SD_HªdËTy³Def
 *
hsd
, 
ušt64_t
 
¡¬ddr
, ušt64_ˆ
’daddr
);

670 
	`HAL_SD_IRQHªdËr
(
SD_HªdËTy³Def
 *
hsd
);

673 
	`HAL_SD_DMA_RxC¶tC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

674 
	`HAL_SD_DMA_RxE¼ÜC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

675 
	`HAL_SD_DMA_TxC¶tC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

676 
	`HAL_SD_DMA_TxE¼ÜC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

677 
	`HAL_SD_XãrC¶tC®lback
(
SD_HªdËTy³Def
 *
hsd
);

678 
	`HAL_SD_XãrE¼ÜC®lback
(
SD_HªdËTy³Def
 *
hsd
);

681 
HAL_SD_E¼ÜTy³def
 
	`HAL_SD_R—dBlocks_DMA
(
SD_HªdËTy³Def
 *
hsd
, 
ušt32_t
 *
pR—dBufãr
, 
ušt64_t
 
R—dAddr
, ušt32_ˆ
BlockSize
, ušt32_ˆ
Numb”OfBlocks
);

682 
HAL_SD_E¼ÜTy³def
 
	`HAL_SD_Wr™eBlocks_DMA
(
SD_HªdËTy³Def
 *
hsd
, 
ušt32_t
 *
pWr™eBufãr
, 
ušt64_t
 
Wr™eAddr
, ušt32_ˆ
BlockSize
, ušt32_ˆ
Numb”OfBlocks
);

683 
HAL_SD_E¼ÜTy³def
 
	`HAL_SD_CheckWr™eO³¿tiÚ
(
SD_HªdËTy³Def
 *
hsd
, 
ušt32_t
 
Timeout
);

684 
HAL_SD_E¼ÜTy³def
 
	`HAL_SD_CheckR—dO³¿tiÚ
(
SD_HªdËTy³Def
 *
hsd
, 
ušt32_t
 
Timeout
);

692 
HAL_SD_E¼ÜTy³def
 
	`HAL_SD_G‘_C¬dInfo
(
SD_HªdËTy³Def
 *
hsd
, 
HAL_SD_C¬dInfoTy³def
 *
pC¬dInfo
);

693 
HAL_SD_E¼ÜTy³def
 
	`HAL_SD_WideBusO³¿tiÚ_CÚfig
(
SD_HªdËTy³Def
 *
hsd
, 
ušt32_t
 
WideMode
);

694 
HAL_SD_E¼ÜTy³def
 
	`HAL_SD_StÝT¿nsãr
(
SD_HªdËTy³Def
 *
hsd
);

695 
HAL_SD_E¼ÜTy³def
 
	`HAL_SD_HighS³ed
 (
SD_HªdËTy³Def
 *
hsd
);

704 
HAL_SD_E¼ÜTy³def
 
	`HAL_SD_S’dSDStus
(
SD_HªdËTy³Def
 *
hsd
, 
ušt32_t
 *
pSD¡©us
);

705 
HAL_SD_E¼ÜTy³def
 
	`HAL_SD_G‘C¬dStus
(
SD_HªdËTy³Def
 *
hsd
, 
HAL_SD_C¬dStusTy³def
 *
pC¬dStus
);

706 
HAL_SD_T¿nsãrS‹Ty³def
 
	`HAL_SD_G‘Stus
(
SD_HªdËTy³Def
 *
hsd
);

786 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

787 #ifdeà
__ýlu¥lus


788 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_sdram.h

39 #iâdeà
__STM32F4xx_HAL_SDRAM_H


40 
	#__STM32F4xx_HAL_SDRAM_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

47 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

50 
	~"¡m32f4xx_Î_fmc.h
"

70 
HAL_SDRAM_STATE_RESET
 = 0x00,

71 
HAL_SDRAM_STATE_READY
 = 0x01,

72 
HAL_SDRAM_STATE_BUSY
 = 0x02,

73 
HAL_SDRAM_STATE_ERROR
 = 0x03,

74 
HAL_SDRAM_STATE_WRITE_PROTECTED
 = 0x04,

75 
HAL_SDRAM_STATE_PRECHARGED
 = 0x05

77 }
	tHAL_SDRAM_S‹Ty³Def
;

84 
FMC_SDRAM_Ty³Def
 *
In¡ªû
;

86 
FMC_SDRAM_In™Ty³Def
 
In™
;

88 
__IO
 
HAL_SDRAM_S‹Ty³Def
 
S‹
;

90 
HAL_LockTy³Def
 
Lock
;

92 
DMA_HªdËTy³Def
 *
hdma
;

94 }
	tSDRAM_HªdËTy³Def
;

109 
	#__HAL_SDRAM_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_SDRAM_STATE_RESET
)

	)

124 
HAL_StusTy³Def
 
	`HAL_SDRAM_In™
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
FMC_SDRAM_TimšgTy³Def
 *
Timšg
);

125 
HAL_StusTy³Def
 
	`HAL_SDRAM_DeIn™
(
SDRAM_HªdËTy³Def
 *
hsd¿m
);

126 
	`HAL_SDRAM_M¥In™
(
SDRAM_HªdËTy³Def
 *
hsd¿m
);

127 
	`HAL_SDRAM_M¥DeIn™
(
SDRAM_HªdËTy³Def
 *
hsd¿m
);

129 
	`HAL_SDRAM_IRQHªdËr
(
SDRAM_HªdËTy³Def
 *
hsd¿m
);

130 
	`HAL_SDRAM_ReäeshE¼ÜC®lback
(
SDRAM_HªdËTy³Def
 *
hsd¿m
);

131 
	`HAL_SDRAM_DMA_XãrC¶tC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

132 
	`HAL_SDRAM_DMA_XãrE¼ÜC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

141 
HAL_StusTy³Def
 
	`HAL_SDRAM_R—d_8b
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 *
pAdd»ss
, 
ušt8_t
 *
pD¡Bufãr
, ušt32_ˆ
BufãrSize
);

142 
HAL_StusTy³Def
 
	`HAL_SDRAM_Wr™e_8b
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 *
pAdd»ss
, 
ušt8_t
 *
pSrcBufãr
, ušt32_ˆ
BufãrSize
);

143 
HAL_StusTy³Def
 
	`HAL_SDRAM_R—d_16b
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 *
pAdd»ss
, 
ušt16_t
 *
pD¡Bufãr
, ušt32_ˆ
BufãrSize
);

144 
HAL_StusTy³Def
 
	`HAL_SDRAM_Wr™e_16b
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 *
pAdd»ss
, 
ušt16_t
 *
pSrcBufãr
, ušt32_ˆ
BufãrSize
);

145 
HAL_StusTy³Def
 
	`HAL_SDRAM_R—d_32b
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 *
pAdd»ss
, ušt32_ˆ*
pD¡Bufãr
, ušt32_ˆ
BufãrSize
);

146 
HAL_StusTy³Def
 
	`HAL_SDRAM_Wr™e_32b
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 *
pAdd»ss
, ušt32_ˆ*
pSrcBufãr
, ušt32_ˆ
BufãrSize
);

148 
HAL_StusTy³Def
 
	`HAL_SDRAM_R—d_DMA
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 * 
pAdd»ss
, ušt32_ˆ*
pD¡Bufãr
, ušt32_ˆ
BufãrSize
);

149 
HAL_StusTy³Def
 
	`HAL_SDRAM_Wr™e_DMA
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 *
pAdd»ss
, ušt32_ˆ*
pSrcBufãr
, ušt32_ˆ
BufãrSize
);

158 
HAL_StusTy³Def
 
	`HAL_SDRAM_Wr™ePrÙeùiÚ_EÇbË
(
SDRAM_HªdËTy³Def
 *
hsd¿m
);

159 
HAL_StusTy³Def
 
	`HAL_SDRAM_Wr™ePrÙeùiÚ_Di§bË
(
SDRAM_HªdËTy³Def
 *
hsd¿m
);

160 
HAL_StusTy³Def
 
	`HAL_SDRAM_S’dCommªd
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
FMC_SDRAM_CommªdTy³Def
 *
Commªd
, 
ušt32_t
 
Timeout
);

161 
HAL_StusTy³Def
 
	`HAL_SDRAM_Prog¿mReäeshR©e
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 
ReäeshR©e
);

162 
HAL_StusTy³Def
 
	`HAL_SDRAM_S‘AutoReäeshNumb”
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 
AutoReäeshNumb”
);

163 
ušt32_t
 
	`HAL_SDRAM_G‘ModeStus
(
SDRAM_HªdËTy³Def
 *
hsd¿m
);

172 
HAL_SDRAM_S‹Ty³Def
 
	`HAL_SDRAM_G‘S‹
(
SDRAM_HªdËTy³Def
 *
hsd¿m
);

191 #ifdeà
__ýlu¥lus


192 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_smartcard.h

39 #iâdeà
__STM32F4xx_HAL_SMARTCARD_H


40 
	#__STM32F4xx_HAL_SMARTCARD_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
ušt32_t
 
BaudR©e
;

72 
ušt32_t
 
WÜdL’gth
;

75 
ušt32_t
 
StÝB™s
;

78 
ušt32_t
 
P¬™y
;

85 
ušt32_t
 
Mode
;

88 
ušt32_t
 
CLKPÞ¬™y
;

91 
ušt32_t
 
CLKPha£
;

94 
ušt32_t
 
CLKLa¡B™
;

98 
ušt32_t
 
P»sÿËr
;

102 
ušt32_t
 
Gu¬dTime
;

106 
ušt32_t
 
NACKS‹
;

108 }
	tSMARTCARD_In™Ty³Def
;

115 
HAL_SMARTCARD_STATE_RESET
 = 0x00,

116 
HAL_SMARTCARD_STATE_READY
 = 0x01,

117 
HAL_SMARTCARD_STATE_BUSY
 = 0x02,

118 
HAL_SMARTCARD_STATE_BUSY_TX
 = 0x12,

119 
HAL_SMARTCARD_STATE_BUSY_RX
 = 0x22,

120 
HAL_SMARTCARD_STATE_BUSY_TX_RX
 = 0x32,

121 
HAL_SMARTCARD_STATE_TIMEOUT
 = 0x03,

122 
HAL_SMARTCARD_STATE_ERROR
 = 0x04

123 }
	tHAL_SMARTCARD_S‹Ty³Def
;

130 
USART_Ty³Def
 *
In¡ªû
;

132 
SMARTCARD_In™Ty³Def
 
In™
;

134 
ušt8_t
 *
pTxBuffPŒ
;

136 
ušt16_t
 
TxXãrSize
;

138 
ušt16_t
 
TxXãrCouÁ
;

140 
ušt8_t
 *
pRxBuffPŒ
;

142 
ušt16_t
 
RxXãrSize
;

144 
ušt16_t
 
RxXãrCouÁ
;

146 
DMA_HªdËTy³Def
 *
hdm©x
;

148 
DMA_HªdËTy³Def
 *
hdm¬x
;

150 
HAL_LockTy³Def
 
Lock
;

152 
__IO
 
HAL_SMARTCARD_S‹Ty³Def
 
S‹
;

154 
__IO
 
ušt32_t
 
E¼ÜCode
;

156 }
	tSMARTCARD_HªdËTy³Def
;

170 
	#HAL_SMARTCARD_ERROR_NONE
 ((
ušt32_t
)0x00000000è

	)

171 
	#HAL_SMARTCARD_ERROR_PE
 ((
ušt32_t
)0x00000001è

	)

172 
	#HAL_SMARTCARD_ERROR_NE
 ((
ušt32_t
)0x00000002è

	)

173 
	#HAL_SMARTCARD_ERROR_FE
 ((
ušt32_t
)0x00000004è

	)

174 
	#HAL_SMARTCARD_ERROR_ORE
 ((
ušt32_t
)0x00000008è

	)

175 
	#HAL_SMARTCARD_ERROR_DMA
 ((
ušt32_t
)0x00000010è

	)

183 
	#SMARTCARD_WORDLENGTH_9B
 ((
ušt32_t
)
USART_CR1_M
)

	)

191 
	#SMARTCARD_STOPBITS_0_5
 ((
ušt32_t
)
USART_CR2_STOP_0
)

	)

192 
	#SMARTCARD_STOPBITS_1_5
 ((
ušt32_t
)(
USART_CR2_STOP_0
 | 
USART_CR2_STOP_1
))

	)

200 
	#SMARTCARD_PARITY_EVEN
 ((
ušt32_t
)
USART_CR1_PCE
)

	)

201 
	#SMARTCARD_PARITY_ODD
 ((
ušt32_t
)(
USART_CR1_PCE
 | 
USART_CR1_PS
))

	)

209 
	#SMARTCARD_MODE_RX
 ((
ušt32_t
)
USART_CR1_RE
)

	)

210 
	#SMARTCARD_MODE_TX
 ((
ušt32_t
)
USART_CR1_TE
)

	)

211 
	#SMARTCARD_MODE_TX_RX
 ((
ušt32_t
)(
USART_CR1_TE
 |
USART_CR1_RE
))

	)

219 
	#SMARTCARD_POLARITY_LOW
 ((
ušt32_t
)0x00000000)

	)

220 
	#SMARTCARD_POLARITY_HIGH
 ((
ušt32_t
)
USART_CR2_CPOL
)

	)

228 
	#SMARTCARD_PHASE_1EDGE
 ((
ušt32_t
)0x00000000)

	)

229 
	#SMARTCARD_PHASE_2EDGE
 ((
ušt32_t
)
USART_CR2_CPHA
)

	)

237 
	#SMARTCARD_LASTBIT_DISABLE
 ((
ušt32_t
)0x00000000)

	)

238 
	#SMARTCARD_LASTBIT_ENABLE
 ((
ušt32_t
)
USART_CR2_LBCL
)

	)

246 
	#SMARTCARD_NACK_ENABLE
 ((
ušt32_t
)
USART_CR3_NACK
)

	)

247 
	#SMARTCARD_NACK_DISABLE
 ((
ušt32_t
)0x00000000)

	)

255 
	#SMARTCARD_DMAREQ_TX
 ((
ušt32_t
)
USART_CR3_DMAT
)

	)

256 
	#SMARTCARD_DMAREQ_RX
 ((
ušt32_t
)
USART_CR3_DMAR
)

	)

264 
	#SMARTCARD_PRESCALER_SYSCLK_DIV2
 ((
ušt32_t
)0x00000001è

	)

265 
	#SMARTCARD_PRESCALER_SYSCLK_DIV4
 ((
ušt32_t
)0x00000002è

	)

266 
	#SMARTCARD_PRESCALER_SYSCLK_DIV6
 ((
ušt32_t
)0x00000003è

	)

267 
	#SMARTCARD_PRESCALER_SYSCLK_DIV8
 ((
ušt32_t
)0x00000004è

	)

268 
	#SMARTCARD_PRESCALER_SYSCLK_DIV10
 ((
ušt32_t
)0x00000005è

	)

269 
	#SMARTCARD_PRESCALER_SYSCLK_DIV12
 ((
ušt32_t
)0x00000006è

	)

270 
	#SMARTCARD_PRESCALER_SYSCLK_DIV14
 ((
ušt32_t
)0x00000007è

	)

271 
	#SMARTCARD_PRESCALER_SYSCLK_DIV16
 ((
ušt32_t
)0x00000008è

	)

272 
	#SMARTCARD_PRESCALER_SYSCLK_DIV18
 ((
ušt32_t
)0x00000009è

	)

273 
	#SMARTCARD_PRESCALER_SYSCLK_DIV20
 ((
ušt32_t
)0x0000000Aè

	)

274 
	#SMARTCARD_PRESCALER_SYSCLK_DIV22
 ((
ušt32_t
)0x0000000Bè

	)

275 
	#SMARTCARD_PRESCALER_SYSCLK_DIV24
 ((
ušt32_t
)0x0000000Cè

	)

276 
	#SMARTCARD_PRESCALER_SYSCLK_DIV26
 ((
ušt32_t
)0x0000000Dè

	)

277 
	#SMARTCARD_PRESCALER_SYSCLK_DIV28
 ((
ušt32_t
)0x0000000Eè

	)

278 
	#SMARTCARD_PRESCALER_SYSCLK_DIV30
 ((
ušt32_t
)0x0000000Fè

	)

279 
	#SMARTCARD_PRESCALER_SYSCLK_DIV32
 ((
ušt32_t
)0x00000010è

	)

280 
	#SMARTCARD_PRESCALER_SYSCLK_DIV34
 ((
ušt32_t
)0x00000011è

	)

281 
	#SMARTCARD_PRESCALER_SYSCLK_DIV36
 ((
ušt32_t
)0x00000012è

	)

282 
	#SMARTCARD_PRESCALER_SYSCLK_DIV38
 ((
ušt32_t
)0x00000013è

	)

283 
	#SMARTCARD_PRESCALER_SYSCLK_DIV40
 ((
ušt32_t
)0x00000014è

	)

284 
	#SMARTCARD_PRESCALER_SYSCLK_DIV42
 ((
ušt32_t
)0x00000015è

	)

285 
	#SMARTCARD_PRESCALER_SYSCLK_DIV44
 ((
ušt32_t
)0x00000016è

	)

286 
	#SMARTCARD_PRESCALER_SYSCLK_DIV46
 ((
ušt32_t
)0x00000017è

	)

287 
	#SMARTCARD_PRESCALER_SYSCLK_DIV48
 ((
ušt32_t
)0x00000018è

	)

288 
	#SMARTCARD_PRESCALER_SYSCLK_DIV50
 ((
ušt32_t
)0x00000019è

	)

289 
	#SMARTCARD_PRESCALER_SYSCLK_DIV52
 ((
ušt32_t
)0x0000001Aè

	)

290 
	#SMARTCARD_PRESCALER_SYSCLK_DIV54
 ((
ušt32_t
)0x0000001Bè

	)

291 
	#SMARTCARD_PRESCALER_SYSCLK_DIV56
 ((
ušt32_t
)0x0000001Cè

	)

292 
	#SMARTCARD_PRESCALER_SYSCLK_DIV58
 ((
ušt32_t
)0x0000001Dè

	)

293 
	#SMARTCARD_PRESCALER_SYSCLK_DIV60
 ((
ušt32_t
)0x0000001Eè

	)

294 
	#SMARTCARD_PRESCALER_SYSCLK_DIV62
 ((
ušt32_t
)0x0000001Fè

	)

304 
	#SMARTCARD_FLAG_TXE
 ((
ušt32_t
)0x00000080)

	)

305 
	#SMARTCARD_FLAG_TC
 ((
ušt32_t
)0x00000040)

	)

306 
	#SMARTCARD_FLAG_RXNE
 ((
ušt32_t
)0x00000020)

	)

307 
	#SMARTCARD_FLAG_IDLE
 ((
ušt32_t
)0x00000010)

	)

308 
	#SMARTCARD_FLAG_ORE
 ((
ušt32_t
)0x00000008)

	)

309 
	#SMARTCARD_FLAG_NE
 ((
ušt32_t
)0x00000004)

	)

310 
	#SMARTCARD_FLAG_FE
 ((
ušt32_t
)0x00000002)

	)

311 
	#SMARTCARD_FLAG_PE
 ((
ušt32_t
)0x00000001)

	)

324 
	#SMARTCARD_IT_PE
 ((
ušt32_t
)(
SMARTCARD_CR1_REG_INDEX
 << 28 | 
USART_CR1_PEIE
))

	)

325 
	#SMARTCARD_IT_TXE
 ((
ušt32_t
)(
SMARTCARD_CR1_REG_INDEX
 << 28 | 
USART_CR1_TXEIE
))

	)

326 
	#SMARTCARD_IT_TC
 ((
ušt32_t
)(
SMARTCARD_CR1_REG_INDEX
 << 28 | 
USART_CR1_TCIE
))

	)

327 
	#SMARTCARD_IT_RXNE
 ((
ušt32_t
)(
SMARTCARD_CR1_REG_INDEX
 << 28 | 
USART_CR1_RXNEIE
))

	)

328 
	#SMARTCARD_IT_IDLE
 ((
ušt32_t
)(
SMARTCARD_CR1_REG_INDEX
 << 28 | 
USART_CR1_IDLEIE
))

	)

329 
	#SMARTCARD_IT_ERR
 ((
ušt32_t
)(
SMARTCARD_CR3_REG_INDEX
 << 28 | 
USART_CR3_EIE
))

	)

347 
	#__HAL_SMARTCARD_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_SMARTCARD_STATE_RESET
)

	)

352 
	#__HAL_SMARTCARD_FLUSH_DRREGISTER
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
DR
)

	)

368 
	#__HAL_SMARTCARD_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
 & (__FLAG__)è=ð(__FLAG__))

	)

385 
	#__HAL_SMARTCARD_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(__FLAG__))

	)

393 
	#__HAL_SMARTCARD_CLEAR_PEFLAG
(
__HANDLE__
) \

395 
__IO
 
ušt32_t
 
tm´eg
; \

396 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

397 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
DR
; \

398 
	`UNUSED
(
tm´eg
); \

399 } 0)

	)

407 
	#__HAL_SMARTCARD_CLEAR_FEFLAG
(
__HANDLE__
è
	`__HAL_SMARTCARD_CLEAR_PEFLAG
(__HANDLE__)

	)

415 
	#__HAL_SMARTCARD_CLEAR_NEFLAG
(
__HANDLE__
è
	`__HAL_SMARTCARD_CLEAR_PEFLAG
(__HANDLE__)

	)

423 
	#__HAL_SMARTCARD_CLEAR_OREFLAG
(
__HANDLE__
è
	`__HAL_SMARTCARD_CLEAR_PEFLAG
(__HANDLE__)

	)

431 
	#__HAL_SMARTCARD_CLEAR_IDLEFLAG
(
__HANDLE__
è
	`__HAL_SMARTCARD_CLEAR_PEFLAG
(__HANDLE__)

	)

445 
	#__HAL_SMARTCARD_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((((__INTERRUPT__è>> 28è=ð1)? ((__HANDLE__)->
In¡ªû
->
CR1
 |ð((__INTERRUPT__è& 
SMARTCARD_IT_MASK
)): \

446 ((
__HANDLE__
)->
In¡ªû
->
CR3
 |ð((
__INTERRUPT__
è& 
SMARTCARD_IT_MASK
)))

	)

447 
	#__HAL_SMARTCARD_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((((__INTERRUPT__è>> 28è=ð1)? ((__HANDLE__)->
In¡ªû
->
CR1
 &ð~((__INTERRUPT__è& 
SMARTCARD_IT_MASK
)): \

448 ((
__HANDLE__
)->
In¡ªû
->
CR3
 &ð~ ((
__INTERRUPT__
è& 
SMARTCARD_IT_MASK
)))

	)

462 
	#__HAL_SMARTCARD_GET_IT_SOURCE
(
__HANDLE__
, 
__IT__
è(((((__IT__è>> 28è=ð1)? (__HANDLE__)->
In¡ªû
->
CR1
: (__HANDLE__)->In¡ªû->
CR3
è& (((
ušt32_t
)(__IT__)è& 
SMARTCARD_IT_MASK
))

	)

468 
	#__HAL_SMARTCARD_ONE_BIT_SAMPLE_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR3
|ð
USART_CR3_ONEBIT
)

	)

474 
	#__HAL_SMARTCARD_ONE_BIT_SAMPLE_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR3
 &ð(
ušt16_t
)~((ušt16_t)
USART_CR3_ONEBIT
))

	)

481 
	#__HAL_SMARTCARD_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð
USART_CR1_UE
)

	)

488 
	#__HAL_SMARTCARD_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð~
USART_CR1_UE
)

	)

497 
	#__HAL_SMARTCARD_DMA_REQUEST_ENABLE
(
__HANDLE__
, 
__REQUEST__
è((__HANDLE__)->
In¡ªû
->
CR3
 |ð(__REQUEST__))

	)

498 
	#__HAL_SMARTCARD_DMA_REQUEST_DISABLE
(
__HANDLE__
, 
__REQUEST__
è((__HANDLE__)->
In¡ªû
->
CR3
 &ð~(__REQUEST__))

	)

513 
HAL_StusTy³Def
 
HAL_SMARTCARD_In™
(
SMARTCARD_HªdËTy³Def
 *
hsc
);

514 
HAL_StusTy³Def
 
HAL_SMARTCARD_ReIn™
(
SMARTCARD_HªdËTy³Def
 *
hsc
);

515 
HAL_StusTy³Def
 
HAL_SMARTCARD_DeIn™
(
SMARTCARD_HªdËTy³Def
 *
hsc
);

516 
HAL_SMARTCARD_M¥In™
(
SMARTCARD_HªdËTy³Def
 *
hsc
);

517 
HAL_SMARTCARD_M¥DeIn™
(
SMARTCARD_HªdËTy³Def
 *
hsc
);

526 
HAL_StusTy³Def
 
HAL_SMARTCARD_T¿nsm™
(
SMARTCARD_HªdËTy³Def
 *
hsc
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

527 
HAL_StusTy³Def
 
HAL_SMARTCARD_Reûive
(
SMARTCARD_HªdËTy³Def
 *
hsc
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

528 
HAL_StusTy³Def
 
HAL_SMARTCARD_T¿nsm™_IT
(
SMARTCARD_HªdËTy³Def
 *
hsc
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

529 
HAL_StusTy³Def
 
HAL_SMARTCARD_Reûive_IT
(
SMARTCARD_HªdËTy³Def
 *
hsc
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

530 
HAL_StusTy³Def
 
HAL_SMARTCARD_T¿nsm™_DMA
(
SMARTCARD_HªdËTy³Def
 *
hsc
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

531 
HAL_StusTy³Def
 
HAL_SMARTCARD_Reûive_DMA
(
SMARTCARD_HªdËTy³Def
 *
hsc
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

532 
HAL_SMARTCARD_IRQHªdËr
(
SMARTCARD_HªdËTy³Def
 *
hsc
);

533 
HAL_SMARTCARD_TxC¶tC®lback
(
SMARTCARD_HªdËTy³Def
 *
hsc
);

534 
HAL_SMARTCARD_RxC¶tC®lback
(
SMARTCARD_HªdËTy³Def
 *
hsc
);

535 
HAL_SMARTCARD_E¼ÜC®lback
(
SMARTCARD_HªdËTy³Def
 *
hsc
);

544 
HAL_SMARTCARD_S‹Ty³Def
 
HAL_SMARTCARD_G‘S‹
(
SMARTCARD_HªdËTy³Def
 *
hsc
);

545 
ušt32_t
 
HAL_SMARTCARD_G‘E¼Ü
(
SMARTCARD_HªdËTy³Def
 *
hsc
);

564 
	#SMARTCARD_IT_MASK
 ((
ušt32_t
è
USART_CR1_PEIE
 | 
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
 | 
USART_CR1_RXNEIE
 | \

565 
USART_CR1_IDLEIE
 | 
USART_CR3_EIE
 )

	)

566 
	#SMARTCARD_DIV
(
_PCLK_
, 
_BAUD_
è(((_PCLK_)*25)/(4*(_BAUD_)))

	)

567 
	#SMARTCARD_DIVMANT
(
_PCLK_
, 
_BAUD_
è(
	`SMARTCARD_DIV
((_PCLK_), (_BAUD_))/100)

	)

568 
	#SMARTCARD_DIVFRAQ
(
_PCLK_
, 
_BAUD_
è(((
	`SMARTCARD_DIV
((_PCLK_), (_BAUD_)è- (
	`SMARTCARD_DIVMANT
((_PCLK_), (_BAUD_)è* 100)è* 16 + 50è/ 100)

	)

569 
	#SMARTCARD_BRR
(
_PCLK_
, 
_BAUD_
è((
	`SMARTCARD_DIVMANT
((_PCLK_), (_BAUD_)è<< 4)|(
	`SMARTCARD_DIVFRAQ
((_PCLK_), (_BAUD_)è& 0x0F))

	)

571 
	#SMARTCARD_CR1_REG_INDEX
 1

	)

572 
	#SMARTCARD_CR3_REG_INDEX
 3

	)

581 
	#IS_SMARTCARD_WORD_LENGTH
(
LENGTH
è((LENGTHè=ð
SMARTCARD_WORDLENGTH_9B
)

	)

582 
	#IS_SMARTCARD_STOPBITS
(
STOPBITS
è(((STOPBITSè=ð
SMARTCARD_STOPBITS_0_5
) || \

583 ((
STOPBITS
è=ð
SMARTCARD_STOPBITS_1_5
))

	)

584 
	#IS_SMARTCARD_PARITY
(
PARITY
è(((PARITYè=ð
SMARTCARD_PARITY_EVEN
) || \

585 ((
PARITY
è=ð
SMARTCARD_PARITY_ODD
))

	)

586 
	#IS_SMARTCARD_MODE
(
MODE
è((((MODEè& (
ušt32_t
)0x0000FFF3è=ð0x00è&& ((MODEè!ð(ušt32_t)0x000000))

	)

587 
	#IS_SMARTCARD_POLARITY
(
CPOL
è(((CPOLè=ð
SMARTCARD_POLARITY_LOW
è|| ((CPOLè=ð
SMARTCARD_POLARITY_HIGH
))

	)

588 
	#IS_SMARTCARD_PHASE
(
CPHA
è(((CPHAè=ð
SMARTCARD_PHASE_1EDGE
è|| ((CPHAè=ð
SMARTCARD_PHASE_2EDGE
))

	)

589 
	#IS_SMARTCARD_LASTBIT
(
LASTBIT
è(((LASTBITè=ð
SMARTCARD_LASTBIT_DISABLE
) || \

590 ((
LASTBIT
è=ð
SMARTCARD_LASTBIT_ENABLE
))

	)

591 
	#IS_SMARTCARD_NACK_STATE
(
NACK
è(((NACKè=ð
SMARTCARD_NACK_ENABLE
) || \

592 ((
NACK
è=ð
SMARTCARD_NACK_DISABLE
))

	)

593 
	#IS_SMARTCARD_BAUDRATE
(
BAUDRATE
è((BAUDRATEè< 10500001)

	)

614 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_spdifrx.h

39 #iâdeà
__STM32F4xx_HAL_SPDIFRX_H


40 
	#__STM32F4xx_HAL_SPDIFRX_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F446xx
)

49 
	~"¡m32f4xx_h®_def.h
"

69 
ušt32_t
 
IÅutS–eùiÚ
;

72 
ušt32_t
 
R‘r›s
;

75 
ušt32_t
 
Wa™FÜAùiv™y
;

78 
ušt32_t
 
ChªÃlS–eùiÚ
;

81 
ušt32_t
 
D©aFÜm©
;

84 
ušt32_t
 
S‹»oMode
;

87 
ušt32_t
 
P»ambËTy³Mask
;

90 
ušt32_t
 
ChªÃlStusMask
;

93 
ušt32_t
 
V®id™yB™Mask
;

96 
ušt32_t
 
P¬™yE¼ÜMask
;

99 }
	tSPDIFRX_In™Ty³Def
;

106 
ušt32_t
 
	mD©aFÜm©
;

109 
ušt32_t
 
	mS‹»oMode
;

112 
ušt32_t
 
	mP»ambËTy³Mask
;

115 
ušt32_t
 
	mChªÃlStusMask
;

118 
ušt32_t
 
	mV®id™yB™Mask
;

121 
ušt32_t
 
	mP¬™yE¼ÜMask
;

124 }
	tSPDIFRX_S‘D©aFÜm©Ty³Def
;

131 
	mHAL_SPDIFRX_STATE_RESET
 = 0x00,

132 
	mHAL_SPDIFRX_STATE_READY
 = 0x01,

133 
	mHAL_SPDIFRX_STATE_BUSY
 = 0x02,

134 
	mHAL_SPDIFRX_STATE_BUSY_RX
 = 0x03,

135 
	mHAL_SPDIFRX_STATE_BUSY_CX
 = 0x04,

136 
	mHAL_SPDIFRX_STATE_ERROR
 = 0x07

137 }
	tHAL_SPDIFRX_S‹Ty³Def
;

144 
SPDIFRX_Ty³Def
 *
	mIn¡ªû
;

146 
SPDIFRX_In™Ty³Def
 
	mIn™
;

148 
ušt32_t
 *
	mpRxBuffPŒ
;

150 
ušt32_t
 *
	mpCsBuffPŒ
;

152 
__IO
 
ušt16_t
 
	mRxXãrSize
;

154 
__IO
 
ušt16_t
 
	mRxXãrCouÁ
;

161 
__IO
 
ušt16_t
 
	mCsXãrSize
;

163 
__IO
 
ušt16_t
 
	mCsXãrCouÁ
;

170 
DMA_HªdËTy³Def
 *
	mhdmaCsRx
;

172 
DMA_HªdËTy³Def
 *
	mhdmaDrRx
;

174 
__IO
 
HAL_LockTy³Def
 
	mLock
;

176 
__IO
 
HAL_SPDIFRX_S‹Ty³Def
 
	mS‹
;

178 
__IO
 
ušt32_t
 
	mE¼ÜCode
;

180 }
	tSPDIFRX_HªdËTy³Def
;

192 
	#HAL_SPDIFRX_ERROR_NONE
 ((
ušt32_t
)0x00000000è

	)

193 
	#HAL_SPDIFRX_ERROR_TIMEOUT
 ((
ušt32_t
)0x00000001è

	)

194 
	#HAL_SPDIFRX_ERROR_OVR
 ((
ušt32_t
)0x00000002è

	)

195 
	#HAL_SPDIFRX_ERROR_PE
 ((
ušt32_t
)0x00000004è

	)

196 
	#HAL_SPDIFRX_ERROR_DMA
 ((
ušt32_t
)0x00000008è

	)

197 
	#HAL_SPDIFRX_ERROR_UNKNOWN
 ((
ušt32_t
)0x00000010è

	)

205 
	#SPDIFRX_INPUT_IN0
 ((
ušt32_t
)0x00000000)

	)

206 
	#SPDIFRX_INPUT_IN1
 ((
ušt32_t
)0x00010000)

	)

207 
	#SPDIFRX_INPUT_IN2
 ((
ušt32_t
)0x00020000)

	)

208 
	#SPDIFRX_INPUT_IN3
 ((
ušt32_t
)0x00030000)

	)

216 
	#SPDIFRX_MAXRETRIES_NONE
 ((
ušt32_t
)0x00000000)

	)

217 
	#SPDIFRX_MAXRETRIES_3
 ((
ušt32_t
)0x00001000)

	)

218 
	#SPDIFRX_MAXRETRIES_15
 ((
ušt32_t
)0x00002000)

	)

219 
	#SPDIFRX_MAXRETRIES_63
 ((
ušt32_t
)0x00003000)

	)

227 
	#SPDIFRX_WAITFORACTIVITY_OFF
 ((
ušt32_t
)0x00000000)

	)

228 
	#SPDIFRX_WAITFORACTIVITY_ON
 ((
ušt32_t
)
SPDIFRX_CR_WFA
)

	)

236 
	#SPDIFRX_PREAMBLETYPEMASK_OFF
 ((
ušt32_t
)0x00000000)

	)

237 
	#SPDIFRX_PREAMBLETYPEMASK_ON
 ((
ušt32_t
)
SPDIFRX_CR_PTMSK
)

	)

245 
	#SPDIFRX_CHANNELSTATUS_OFF
 ((
ušt32_t
)0x00000000è

	)

246 
	#SPDIFRX_CHANNELSTATUS_ON
 ((
ušt32_t
)
SPDIFRX_CR_CUMSK
è

	)

254 
	#SPDIFRX_VALIDITYMASK_OFF
 ((
ušt32_t
)0x00000000)

	)

255 
	#SPDIFRX_VALIDITYMASK_ON
 ((
ušt32_t
)
SPDIFRX_CR_VMSK
)

	)

263 
	#SPDIFRX_PARITYERRORMASK_OFF
 ((
ušt32_t
)0x00000000)

	)

264 
	#SPDIFRX_PARITYERRORMASK_ON
 ((
ušt32_t
)
SPDIFRX_CR_PMSK
)

	)

272 
	#SPDIFRX_CHANNEL_A
 ((
ušt32_t
)0x00000000)

	)

273 
	#SPDIFRX_CHANNEL_B
 ((
ušt32_t
)
SPDIFRX_CR_CHSEL
)

	)

281 
	#SPDIFRX_DATAFORMAT_LSB
 ((
ušt32_t
)0x00000000)

	)

282 
	#SPDIFRX_DATAFORMAT_MSB
 ((
ušt32_t
)0x00000010)

	)

283 
	#SPDIFRX_DATAFORMAT_32BITS
 ((
ušt32_t
)0x00000020)

	)

291 
	#SPDIFRX_STEREOMODE_DISABLE
 ((
ušt32_t
)0x00000000)

	)

292 
	#SPDIFRX_STEREOMODE_ENABLE
 ((
ušt32_t
)
SPDIFRX_CR_RXSTEO
)

	)

301 
	#SPDIFRX_STATE_IDLE
 ((
ušt32_t
)0xFFFFFFFC)

	)

302 
	#SPDIFRX_STATE_SYNC
 ((
ušt32_t
)0x00000001)

	)

303 
	#SPDIFRX_STATE_RCV
 ((
ušt32_t
)
SPDIFRX_CR_SPDIFEN
)

	)

311 
	#SPDIFRX_IT_RXNE
 ((
ušt32_t
)
SPDIFRX_IMR_RXNEIE
)

	)

312 
	#SPDIFRX_IT_CSRNE
 ((
ušt32_t
)
SPDIFRX_IMR_CSRNEIE
)

	)

313 
	#SPDIFRX_IT_PERRIE
 ((
ušt32_t
)
SPDIFRX_IMR_PERRIE
)

	)

314 
	#SPDIFRX_IT_OVRIE
 ((
ušt32_t
)
SPDIFRX_IMR_OVRIE
)

	)

315 
	#SPDIFRX_IT_SBLKIE
 ((
ušt32_t
)
SPDIFRX_IMR_SBLKIE
)

	)

316 
	#SPDIFRX_IT_SYNCDIE
 ((
ušt32_t
)
SPDIFRX_IMR_SYNCDIE
)

	)

317 
	#SPDIFRX_IT_IFEIE
 ((
ušt32_t
)
SPDIFRX_IMR_IFEIE
 )

	)

325 
	#SPDIFRX_FLAG_RXNE
 ((
ušt32_t
)
SPDIFRX_SR_RXNE
)

	)

326 
	#SPDIFRX_FLAG_CSRNE
 ((
ušt32_t
)
SPDIFRX_SR_CSRNE
)

	)

327 
	#SPDIFRX_FLAG_PERR
 ((
ušt32_t
)
SPDIFRX_SR_PERR
)

	)

328 
	#SPDIFRX_FLAG_OVR
 ((
ušt32_t
)
SPDIFRX_SR_OVR
)

	)

329 
	#SPDIFRX_FLAG_SBD
 ((
ušt32_t
)
SPDIFRX_SR_SBD
)

	)

330 
	#SPDIFRX_FLAG_SYNCD
 ((
ušt32_t
)
SPDIFRX_SR_SYNCD
)

	)

331 
	#SPDIFRX_FLAG_FERR
 ((
ušt32_t
)
SPDIFRX_SR_FERR
)

	)

332 
	#SPDIFRX_FLAG_SERR
 ((
ušt32_t
)
SPDIFRX_SR_SERR
)

	)

333 
	#SPDIFRX_FLAG_TERR
 ((
ušt32_t
)
SPDIFRX_SR_TERR
)

	)

351 
	#__HAL_SPDIFRX_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = (
ušt16_t
)
SPDIFRX_CR_SPDIFEN
)

	)

357 
	#__HAL_SPDIFRX_IDLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð
SPDIFRX_STATE_IDLE
)

	)

363 
	#__HAL_SPDIFRX_SYNC
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
SPDIFRX_STATE_SYNC
)

	)

370 
	#__HAL_SPDIFRX_RCV
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
SPDIFRX_STATE_RCV
)

	)

386 
	#__HAL_SPDIFRX_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
IMR
 |ð(__INTERRUPT__))

	)

387 
	#__HAL_SPDIFRX_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
IMR
 &ð(
ušt16_t
)(~(__INTERRUPT__)))

	)

402 
	#__HAL_SPDIFRX_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
IMR
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

419 
	#__HAL_SPDIFRX_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((((__HANDLE__)->
In¡ªû
->
SR
è& (__FLAG__)è=ð(__FLAG__))

	)

432 
	#__HAL_SPDIFRX_CLEAR_IT
(
__HANDLE__
, 
__IT_CLEAR__
è((__HANDLE__)->
In¡ªû
->
IFCR
 = (
ušt32_t
)(__IT_CLEAR__))

	)

447 
HAL_StusTy³Def
 
HAL_SPDIFRX_In™
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
);

448 
HAL_StusTy³Def
 
HAL_SPDIFRX_DeIn™
 (
SPDIFRX_HªdËTy³Def
 *
h¥dif
);

449 
HAL_SPDIFRX_M¥In™
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
);

450 
HAL_SPDIFRX_M¥DeIn™
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
);

451 
HAL_StusTy³Def
 
HAL_SPDIFRX_S‘D©aFÜm©
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
, 
SPDIFRX_S‘D©aFÜm©Ty³Def
 
sD©aFÜm©
);

461 
HAL_StusTy³Def
 
HAL_SPDIFRX_ReûiveD©aFlow
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
Size
, ušt32_ˆ
Timeout
);

462 
HAL_StusTy³Def
 
HAL_SPDIFRX_ReûiveCÚŒÞFlow
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
Size
, ušt32_ˆ
Timeout
);

465 
HAL_StusTy³Def
 
HAL_SPDIFRX_ReûiveCÚŒÞFlow_IT
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
Size
);

466 
HAL_StusTy³Def
 
HAL_SPDIFRX_ReûiveD©aFlow_IT
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
Size
);

467 
HAL_SPDIFRX_IRQHªdËr
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
);

470 
HAL_StusTy³Def
 
HAL_SPDIFRX_ReûiveCÚŒÞFlow_DMA
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
Size
);

471 
HAL_StusTy³Def
 
HAL_SPDIFRX_ReûiveD©aFlow_DMA
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
Size
);

473 
HAL_StusTy³Def
 
HAL_SPDIFRX_DMAStÝ
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
);

476 
HAL_SPDIFRX_RxH®fC¶tC®lback
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
);

477 
HAL_SPDIFRX_RxC¶tC®lback
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
);

478 
HAL_SPDIFRX_E¼ÜC®lback
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
);

479 
HAL_SPDIFRX_CxH®fC¶tC®lback
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
);

480 
HAL_SPDIFRX_CxC¶tC®lback
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
);

489 
HAL_SPDIFRX_S‹Ty³Def
 
HAL_SPDIFRX_G‘S‹
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
);

490 
ušt32_t
 
HAL_SPDIFRX_G‘E¼Ü
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
);

505 
	#IS_SPDIFRX_INPUT_SELECT
(
INPUT
è(((INPUTè=ð
SPDIFRX_INPUT_IN1
) || \

506 ((
INPUT
è=ð
SPDIFRX_INPUT_IN2
) || \

507 ((
INPUT
è=ð
SPDIFRX_INPUT_IN3
) || \

508 ((
INPUT
è=ð
SPDIFRX_INPUT_IN0
))

	)

509 
	#IS_SPDIFRX_MAX_RETRIES
(
RET
è(((RETè=ð
SPDIFRX_MAXRETRIES_NONE
) || \

510 ((
RET
è=ð
SPDIFRX_MAXRETRIES_3
) || \

511 ((
RET
è=ð
SPDIFRX_MAXRETRIES_15
) || \

512 ((
RET
è=ð
SPDIFRX_MAXRETRIES_63
))

	)

513 
	#IS_SPDIFRX_WAIT_FOR_ACTIVITY
(
VAL
è(((VALè=ð
SPDIFRX_WAITFORACTIVITY_ON
) || \

514 ((
VAL
è=ð
SPDIFRX_WAITFORACTIVITY_OFF
))

	)

515 
	#IS_PREAMBLE_TYPE_MASK
(
VAL
è(((VALè=ð
SPDIFRX_PREAMBLETYPEMASK_ON
) || \

516 ((
VAL
è=ð
SPDIFRX_PREAMBLETYPEMASK_OFF
))

	)

517 
	#IS_VALIDITY_MASK
(
VAL
è(((VALè=ð
SPDIFRX_VALIDITYMASK_OFF
) || \

518 ((
VAL
è=ð
SPDIFRX_VALIDITYMASK_ON
))

	)

519 
	#IS_PARITY_ERROR_MASK
(
VAL
è(((VALè=ð
SPDIFRX_PARITYERRORMASK_OFF
) || \

520 ((
VAL
è=ð
SPDIFRX_PARITYERRORMASK_ON
))

	)

521 
	#IS_SPDIFRX_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
SPDIFRX_CHANNEL_A
) || \

522 ((
CHANNEL
è=ð
SPDIFRX_CHANNEL_B
))

	)

523 
	#IS_SPDIFRX_DATA_FORMAT
(
FORMAT
è(((FORMATè=ð
SPDIFRX_DATAFORMAT_LSB
) || \

524 ((
FORMAT
è=ð
SPDIFRX_DATAFORMAT_MSB
) || \

525 ((
FORMAT
è=ð
SPDIFRX_DATAFORMAT_32BITS
))

	)

526 
	#IS_STEREO_MODE
(
MODE
è(((MODEè=ð
SPDIFRX_STEREOMODE_DISABLE
) || \

527 ((
MODE
è=ð
SPDIFRX_STEREOMODE_ENABLE
))

	)

529 
	#IS_CHANNEL_STATUS_MASK
(
VAL
è(((VALè=ð
SPDIFRX_CHANNELSTATUS_ON
) || \

530 ((
VAL
è=ð
SPDIFRX_CHANNELSTATUS_OFF
))

	)

552 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_spi.h

39 #iâdeà
__STM32F4xx_HAL_SPI_H


40 
	#__STM32F4xx_HAL_SPI_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
ušt32_t
 
Mode
;

70 
ušt32_t
 
DœeùiÚ
;

73 
ušt32_t
 
D©aSize
;

76 
ušt32_t
 
CLKPÞ¬™y
;

79 
ušt32_t
 
CLKPha£
;

82 
ušt32_t
 
NSS
;

86 
ušt32_t
 
BaudR©eP»sÿËr
;

92 
ušt32_t
 
Fœ¡B™
;

95 
ušt32_t
 
TIMode
;

98 
ušt32_t
 
CRCC®cuÏtiÚ
;

101 
ušt32_t
 
CRCPÞynomŸl
;

104 }
	tSPI_In™Ty³Def
;

111 
HAL_SPI_STATE_RESET
 = 0x00,

112 
HAL_SPI_STATE_READY
 = 0x01,

113 
HAL_SPI_STATE_BUSY
 = 0x02,

114 
HAL_SPI_STATE_BUSY_TX
 = 0x12,

115 
HAL_SPI_STATE_BUSY_RX
 = 0x22,

116 
HAL_SPI_STATE_BUSY_TX_RX
 = 0x32,

117 
HAL_SPI_STATE_ERROR
 = 0x03

119 }
	tHAL_SPI_S‹Ty³Def
;

124 
	s__SPI_HªdËTy³Def


126 
SPI_Ty³Def
 *
In¡ªû
;

128 
SPI_In™Ty³Def
 
In™
;

130 
ušt8_t
 *
pTxBuffPŒ
;

132 
ušt16_t
 
TxXãrSize
;

134 
ušt16_t
 
TxXãrCouÁ
;

136 
ušt8_t
 *
pRxBuffPŒ
;

138 
ušt16_t
 
RxXãrSize
;

140 
ušt16_t
 
RxXãrCouÁ
;

142 
DMA_HªdËTy³Def
 *
hdm©x
;

144 
DMA_HªdËTy³Def
 *
hdm¬x
;

146 (*
RxISR
)(
__SPI_HªdËTy³Def
 * 
h¥i
);

148 (*
TxISR
)(
__SPI_HªdËTy³Def
 * 
h¥i
);

150 
HAL_LockTy³Def
 
Lock
;

152 
__IO
 
HAL_SPI_S‹Ty³Def
 
S‹
;

154 
__IO
 
ušt32_t
 
E¼ÜCode
;

156 }
	tSPI_HªdËTy³Def
;

170 
	#HAL_SPI_ERROR_NONE
 ((
ušt32_t
)0x00000000è

	)

171 
	#HAL_SPI_ERROR_MODF
 ((
ušt32_t
)0x00000001è

	)

172 
	#HAL_SPI_ERROR_CRC
 ((
ušt32_t
)0x00000002è

	)

173 
	#HAL_SPI_ERROR_OVR
 ((
ušt32_t
)0x00000004è

	)

174 
	#HAL_SPI_ERROR_FRE
 ((
ušt32_t
)0x00000008è

	)

175 
	#HAL_SPI_ERROR_DMA
 ((
ušt32_t
)0x00000010è

	)

176 
	#HAL_SPI_ERROR_FLAG
 ((
ušt32_t
)0x00000020è

	)

184 
	#SPI_MODE_SLAVE
 ((
ušt32_t
)0x00000000)

	)

185 
	#SPI_MODE_MASTER
 (
SPI_CR1_MSTR
 | 
SPI_CR1_SSI
)

	)

193 
	#SPI_DIRECTION_2LINES
 ((
ušt32_t
)0x00000000)

	)

194 
	#SPI_DIRECTION_2LINES_RXONLY
 
SPI_CR1_RXONLY


	)

195 
	#SPI_DIRECTION_1LINE
 
SPI_CR1_BIDIMODE


	)

203 
	#SPI_DATASIZE_8BIT
 ((
ušt32_t
)0x00000000)

	)

204 
	#SPI_DATASIZE_16BIT
 
SPI_CR1_DFF


	)

212 
	#SPI_POLARITY_LOW
 ((
ušt32_t
)0x00000000)

	)

213 
	#SPI_POLARITY_HIGH
 
SPI_CR1_CPOL


	)

221 
	#SPI_PHASE_1EDGE
 ((
ušt32_t
)0x00000000)

	)

222 
	#SPI_PHASE_2EDGE
 
SPI_CR1_CPHA


	)

230 
	#SPI_NSS_SOFT
 
SPI_CR1_SSM


	)

231 
	#SPI_NSS_HARD_INPUT
 ((
ušt32_t
)0x00000000)

	)

232 
	#SPI_NSS_HARD_OUTPUT
 ((
ušt32_t
)0x00040000)

	)

240 
	#SPI_BAUDRATEPRESCALER_2
 ((
ušt32_t
)0x00000000)

	)

241 
	#SPI_BAUDRATEPRESCALER_4
 ((
ušt32_t
)0x00000008)

	)

242 
	#SPI_BAUDRATEPRESCALER_8
 ((
ušt32_t
)0x00000010)

	)

243 
	#SPI_BAUDRATEPRESCALER_16
 ((
ušt32_t
)0x00000018)

	)

244 
	#SPI_BAUDRATEPRESCALER_32
 ((
ušt32_t
)0x00000020)

	)

245 
	#SPI_BAUDRATEPRESCALER_64
 ((
ušt32_t
)0x00000028)

	)

246 
	#SPI_BAUDRATEPRESCALER_128
 ((
ušt32_t
)0x00000030)

	)

247 
	#SPI_BAUDRATEPRESCALER_256
 ((
ušt32_t
)0x00000038)

	)

255 
	#SPI_FIRSTBIT_MSB
 ((
ušt32_t
)0x00000000)

	)

256 
	#SPI_FIRSTBIT_LSB
 
SPI_CR1_LSBFIRST


	)

264 
	#SPI_TIMODE_DISABLE
 ((
ušt32_t
)0x00000000)

	)

265 
	#SPI_TIMODE_ENABLE
 
SPI_CR2_FRF


	)

273 
	#SPI_CRCCALCULATION_DISABLE
 ((
ušt32_t
)0x00000000)

	)

274 
	#SPI_CRCCALCULATION_ENABLE
 
SPI_CR1_CRCEN


	)

282 
	#SPI_IT_TXE
 
SPI_CR2_TXEIE


	)

283 
	#SPI_IT_RXNE
 
SPI_CR2_RXNEIE


	)

284 
	#SPI_IT_ERR
 
SPI_CR2_ERRIE


	)

292 
	#SPI_FLAG_RXNE
 
SPI_SR_RXNE


	)

293 
	#SPI_FLAG_TXE
 
SPI_SR_TXE


	)

294 
	#SPI_FLAG_CRCERR
 
SPI_SR_CRCERR


	)

295 
	#SPI_FLAG_MODF
 
SPI_SR_MODF


	)

296 
	#SPI_FLAG_OVR
 
SPI_SR_OVR


	)

297 
	#SPI_FLAG_BSY
 
SPI_SR_BSY


	)

298 
	#SPI_FLAG_FRE
 
SPI_SR_FRE


	)

316 
	#__HAL_SPI_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_SPI_STATE_RESET
)

	)

328 
	#__HAL_SPI_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR2
 |ð(__INTERRUPT__))

	)

329 
	#__HAL_SPI_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR2
 &ð(~(__INTERRUPT__)))

	)

341 
	#__HAL_SPI_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
CR2
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

357 
	#__HAL_SPI_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((((__HANDLE__)->
In¡ªû
->
SR
è& (__FLAG__)è=ð(__FLAG__))

	)

364 
	#__HAL_SPI_CLEAR_CRCERRFLAG
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(
SPI_FLAG_CRCERR
))

	)

371 
	#__HAL_SPI_CLEAR_MODFFLAG
(
__HANDLE__
) \

373 
__IO
 
ušt32_t
 
tm´eg
; \

374 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

375 (
__HANDLE__
)->
In¡ªû
->
CR1
 &ð(~
SPI_CR1_SPE
); \

376 
	`UNUSED
(
tm´eg
); \

377 } 0)

	)

384 
	#__HAL_SPI_CLEAR_OVRFLAG
(
__HANDLE__
) \

386 
__IO
 
ušt32_t
 
tm´eg
; \

387 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
DR
; \

388 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

389 
	`UNUSED
(
tm´eg
); \

390 } 0)

	)

397 
	#__HAL_SPI_CLEAR_FREFLAG
(
__HANDLE__
) \

399 
__IO
 
ušt32_t
 
tm´eg
; \

400 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

401 
	`UNUSED
(
tm´eg
); \

402 }0)

	)

408 
	#__HAL_SPI_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð
SPI_CR1_SPE
)

	)

414 
	#__HAL_SPI_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð~
SPI_CR1_SPE
)

	)

428 
HAL_StusTy³Def
 
HAL_SPI_In™
(
SPI_HªdËTy³Def
 *
h¥i
);

429 
HAL_StusTy³Def
 
HAL_SPI_DeIn™
 (
SPI_HªdËTy³Def
 *
h¥i
);

430 
HAL_SPI_M¥In™
(
SPI_HªdËTy³Def
 *
h¥i
);

431 
HAL_SPI_M¥DeIn™
(
SPI_HªdËTy³Def
 *
h¥i
);

440 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

441 
HAL_StusTy³Def
 
HAL_SPI_Reûive
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

442 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™Reûive
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

443 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

444 
HAL_StusTy³Def
 
HAL_SPI_Reûive_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

445 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™Reûive_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
);

446 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

447 
HAL_StusTy³Def
 
HAL_SPI_Reûive_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

448 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™Reûive_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
);

449 
HAL_StusTy³Def
 
HAL_SPI_DMAPau£
(
SPI_HªdËTy³Def
 *
h¥i
);

450 
HAL_StusTy³Def
 
HAL_SPI_DMAResume
(
SPI_HªdËTy³Def
 *
h¥i
);

451 
HAL_StusTy³Def
 
HAL_SPI_DMAStÝ
(
SPI_HªdËTy³Def
 *
h¥i
);

453 
HAL_SPI_IRQHªdËr
(
SPI_HªdËTy³Def
 *
h¥i
);

454 
HAL_SPI_TxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

455 
HAL_SPI_RxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

456 
HAL_SPI_TxRxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

457 
HAL_SPI_E¼ÜC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

458 
HAL_SPI_TxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

459 
HAL_SPI_RxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

460 
HAL_SPI_TxRxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

469 
HAL_SPI_S‹Ty³Def
 
HAL_SPI_G‘S‹
(
SPI_HªdËTy³Def
 *
h¥i
);

470 
ušt32_t
 
HAL_SPI_G‘E¼Ü
(
SPI_HªdËTy³Def
 *
h¥i
);

495 
	#IS_SPI_MODE
(
MODE
è(((MODEè=ð
SPI_MODE_SLAVE
) || \

496 ((
MODE
è=ð
SPI_MODE_MASTER
))

	)

499 
	#IS_SPI_DIRECTION_MODE
(
MODE
è(((MODEè=ð
SPI_DIRECTION_2LINES
) || \

500 ((
MODE
è=ð
SPI_DIRECTION_2LINES_RXONLY
) || \

501 ((
MODE
è=ð
SPI_DIRECTION_1LINE
))

	)

503 
	#IS_SPI_DIRECTION_2LINES_OR_1LINE
(
MODE
è(((MODEè=ð
SPI_DIRECTION_2LINES
) || \

504 ((
MODE
è=ð
SPI_DIRECTION_1LINE
))

	)

506 
	#IS_SPI_DIRECTION_2LINES
(
MODE
è((MODEè=ð
SPI_DIRECTION_2LINES
)

	)

508 
	#IS_SPI_DATASIZE
(
DATASIZE
è(((DATASIZEè=ð
SPI_DATASIZE_16BIT
) || \

509 ((
DATASIZE
è=ð
SPI_DATASIZE_8BIT
))

	)

511 
	#IS_SPI_CPOL
(
CPOL
è(((CPOLè=ð
SPI_POLARITY_LOW
) || \

512 ((
CPOL
è=ð
SPI_POLARITY_HIGH
))

	)

514 
	#IS_SPI_CPHA
(
CPHA
è(((CPHAè=ð
SPI_PHASE_1EDGE
) || \

515 ((
CPHA
è=ð
SPI_PHASE_2EDGE
))

	)

517 
	#IS_SPI_NSS
(
NSS
è(((NSSè=ð
SPI_NSS_SOFT
) || \

518 ((
NSS
è=ð
SPI_NSS_HARD_INPUT
) || \

519 ((
NSS
è=ð
SPI_NSS_HARD_OUTPUT
))

	)

521 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
SPI_BAUDRATEPRESCALER_2
) || \

522 ((
PRESCALER
è=ð
SPI_BAUDRATEPRESCALER_4
) || \

523 ((
PRESCALER
è=ð
SPI_BAUDRATEPRESCALER_8
) || \

524 ((
PRESCALER
è=ð
SPI_BAUDRATEPRESCALER_16
) || \

525 ((
PRESCALER
è=ð
SPI_BAUDRATEPRESCALER_32
) || \

526 ((
PRESCALER
è=ð
SPI_BAUDRATEPRESCALER_64
) || \

527 ((
PRESCALER
è=ð
SPI_BAUDRATEPRESCALER_128
) || \

528 ((
PRESCALER
è=ð
SPI_BAUDRATEPRESCALER_256
))

	)

530 
	#IS_SPI_FIRST_BIT
(
BIT
è(((BITè=ð
SPI_FIRSTBIT_MSB
) || \

531 ((
BIT
è=ð
SPI_FIRSTBIT_LSB
))

	)

533 
	#IS_SPI_TIMODE
(
MODE
è(((MODEè=ð
SPI_TIMODE_DISABLE
) || \

534 ((
MODE
è=ð
SPI_TIMODE_ENABLE
))

	)

536 
	#IS_SPI_CRC_CALCULATION
(
CALCULATION
è(((CALCULATIONè=ð
SPI_CRCCALCULATION_DISABLE
) || \

537 ((
CALCULATION
è=ð
SPI_CRCCALCULATION_ENABLE
))

	)

539 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
è(((POLYNOMIALè>ð0x1è&& ((POLYNOMIALè<ð0xFFFF))

	)

541 
	#SPI_1LINE_TX
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð
SPI_CR1_BIDIOE
)

	)

543 
	#SPI_1LINE_RX
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð~
SPI_CR1_BIDIOE
)

	)

545 
	#SPI_RESET_CRC
(
__HANDLE__
èdo{(__HANDLE__)->
In¡ªû
->
CR1
 &ð(~
SPI_CR1_CRCEN
);\

546 (
__HANDLE__
)->
In¡ªû
->
CR1
 |ð
SPI_CR1_CRCEN
;}0)

	)

569 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_sram.h

39 #iâdeà
__STM32F4xx_HAL_SRAM_H


40 
	#__STM32F4xx_HAL_SRAM_H


	)

42 #ifdeà
__ýlu¥lus


47 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
)|| defšed(
STM32F417xx
)

48 
	~"¡m32f4xx_Î_fsmc.h
"

51 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

52 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

53 
	~"¡m32f4xx_Î_fmc.h
"

61 #ià
	`defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

62 
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

63 
	`defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

79 
HAL_SRAM_STATE_RESET
 = 0x00,

80 
HAL_SRAM_STATE_READY
 = 0x01,

81 
HAL_SRAM_STATE_BUSY
 = 0x02,

82 
HAL_SRAM_STATE_ERROR
 = 0x03,

83 
HAL_SRAM_STATE_PROTECTED
 = 0x04

85 }
	tHAL_SRAM_S‹Ty³Def
;

92 
FMC_NORSRAM_Ty³Def
 *
In¡ªû
;

94 
FMC_NORSRAM_EXTENDED_Ty³Def
 *
Ex‹nded
;

96 
FMC_NORSRAM_In™Ty³Def
 
In™
;

98 
HAL_LockTy³Def
 
Lock
;

100 
__IO
 
HAL_SRAM_S‹Ty³Def
 
S‹
;

102 
DMA_HªdËTy³Def
 *
hdma
;

104 }
	tSRAM_HªdËTy³Def
;

120 
	#__HAL_SRAM_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_SRAM_STATE_RESET
)

	)

135 
HAL_StusTy³Def
 
	`HAL_SRAM_In™
(
SRAM_HªdËTy³Def
 *
h¤am
, 
FMC_NORSRAM_TimšgTy³Def
 *
Timšg
, FMC_NORSRAM_TimšgTy³Deà*
ExtTimšg
);

136 
HAL_StusTy³Def
 
	`HAL_SRAM_DeIn™
(
SRAM_HªdËTy³Def
 *
h¤am
);

137 
	`HAL_SRAM_M¥In™
(
SRAM_HªdËTy³Def
 *
h¤am
);

138 
	`HAL_SRAM_M¥DeIn™
(
SRAM_HªdËTy³Def
 *
h¤am
);

140 
	`HAL_SRAM_DMA_XãrC¶tC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

141 
	`HAL_SRAM_DMA_XãrE¼ÜC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

150 
HAL_StusTy³Def
 
	`HAL_SRAM_R—d_8b
(
SRAM_HªdËTy³Def
 *
h¤am
, 
ušt32_t
 *
pAdd»ss
, 
ušt8_t
 *
pD¡Bufãr
, ušt32_ˆ
BufãrSize
);

151 
HAL_StusTy³Def
 
	`HAL_SRAM_Wr™e_8b
(
SRAM_HªdËTy³Def
 *
h¤am
, 
ušt32_t
 *
pAdd»ss
, 
ušt8_t
 *
pSrcBufãr
, ušt32_ˆ
BufãrSize
);

152 
HAL_StusTy³Def
 
	`HAL_SRAM_R—d_16b
(
SRAM_HªdËTy³Def
 *
h¤am
, 
ušt32_t
 *
pAdd»ss
, 
ušt16_t
 *
pD¡Bufãr
, ušt32_ˆ
BufãrSize
);

153 
HAL_StusTy³Def
 
	`HAL_SRAM_Wr™e_16b
(
SRAM_HªdËTy³Def
 *
h¤am
, 
ušt32_t
 *
pAdd»ss
, 
ušt16_t
 *
pSrcBufãr
, ušt32_ˆ
BufãrSize
);

154 
HAL_StusTy³Def
 
	`HAL_SRAM_R—d_32b
(
SRAM_HªdËTy³Def
 *
h¤am
, 
ušt32_t
 *
pAdd»ss
, ušt32_ˆ*
pD¡Bufãr
, ušt32_ˆ
BufãrSize
);

155 
HAL_StusTy³Def
 
	`HAL_SRAM_Wr™e_32b
(
SRAM_HªdËTy³Def
 *
h¤am
, 
ušt32_t
 *
pAdd»ss
, ušt32_ˆ*
pSrcBufãr
, ušt32_ˆ
BufãrSize
);

156 
HAL_StusTy³Def
 
	`HAL_SRAM_R—d_DMA
(
SRAM_HªdËTy³Def
 *
h¤am
, 
ušt32_t
 *
pAdd»ss
, ušt32_ˆ*
pD¡Bufãr
, ušt32_ˆ
BufãrSize
);

157 
HAL_StusTy³Def
 
	`HAL_SRAM_Wr™e_DMA
(
SRAM_HªdËTy³Def
 *
h¤am
, 
ušt32_t
 *
pAdd»ss
, ušt32_ˆ*
pSrcBufãr
, ušt32_ˆ
BufãrSize
);

166 
HAL_StusTy³Def
 
	`HAL_SRAM_Wr™eO³¿tiÚ_EÇbË
(
SRAM_HªdËTy³Def
 *
h¤am
);

167 
HAL_StusTy³Def
 
	`HAL_SRAM_Wr™eO³¿tiÚ_Di§bË
(
SRAM_HªdËTy³Def
 *
h¤am
);

176 
HAL_SRAM_S‹Ty³Def
 
	`HAL_SRAM_G‘S‹
(
SRAM_HªdËTy³Def
 *
h¤am
);

195 
STM32F429xx
 || 
STM32F439xx
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

199 #ifdeà
__ýlu¥lus


200 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_tim.h

39 #iâdeà
__STM32F4xx_HAL_TIM_H


40 
	#__STM32F4xx_HAL_TIM_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
ušt32_t
 
P»sÿËr
;

70 
ušt32_t
 
CouÁ”Mode
;

73 
ušt32_t
 
P”iod
;

77 
ušt32_t
 
ClockDivisiÚ
;

80 
ušt32_t
 
R•‘™iÚCouÁ”
;

88 } 
	tTIM_Ba£_In™Ty³Def
;

96 
ušt32_t
 
OCMode
;

99 
ušt32_t
 
Pul£
;

102 
ušt32_t
 
OCPÞ¬™y
;

105 
ušt32_t
 
OCNPÞ¬™y
;

109 
ušt32_t
 
OCFa¡Mode
;

114 
ušt32_t
 
OCIdËS‹
;

118 
ušt32_t
 
OCNIdËS‹
;

121 } 
	tTIM_OC_In™Ty³Def
;

128 
ušt32_t
 
OCMode
;

131 
ušt32_t
 
Pul£
;

134 
ušt32_t
 
OCPÞ¬™y
;

137 
ušt32_t
 
OCNPÞ¬™y
;

141 
ušt32_t
 
OCIdËS‹
;

145 
ušt32_t
 
OCNIdËS‹
;

149 
ušt32_t
 
ICPÞ¬™y
;

152 
ušt32_t
 
ICS–eùiÚ
;

155 
ušt32_t
 
ICFž‹r
;

157 } 
	tTIM_OÃPul£_In™Ty³Def
;

166 
ušt32_t
 
ICPÞ¬™y
;

169 
ušt32_t
 
ICS–eùiÚ
;

172 
ušt32_t
 
ICP»sÿËr
;

175 
ušt32_t
 
ICFž‹r
;

177 } 
	tTIM_IC_In™Ty³Def
;

185 
ušt32_t
 
Encod”Mode
;

188 
ušt32_t
 
IC1PÞ¬™y
;

191 
ušt32_t
 
IC1S–eùiÚ
;

194 
ušt32_t
 
IC1P»sÿËr
;

197 
ušt32_t
 
IC1Fž‹r
;

200 
ušt32_t
 
IC2PÞ¬™y
;

203 
ušt32_t
 
IC2S–eùiÚ
;

206 
ušt32_t
 
IC2P»sÿËr
;

209 
ušt32_t
 
IC2Fž‹r
;

211 } 
	tTIM_Encod”_In™Ty³Def
;

218 
ušt32_t
 
ClockSourû
;

220 
ušt32_t
 
ClockPÞ¬™y
;

222 
ušt32_t
 
ClockP»sÿËr
;

224 
ušt32_t
 
ClockFž‹r
;

226 }
	tTIM_ClockCÚfigTy³Def
;

233 
ušt32_t
 
CË¬IÅutS‹
;

235 
ušt32_t
 
CË¬IÅutSourû
;

237 
ušt32_t
 
CË¬IÅutPÞ¬™y
;

239 
ušt32_t
 
CË¬IÅutP»sÿËr
;

241 
ušt32_t
 
CË¬IÅutFž‹r
;

243 }
	tTIM_CË¬IÅutCÚfigTy³Def
;

249 
ušt32_t
 
SÏveMode
;

251 
ušt32_t
 
IÅutTrigg”
;

253 
ušt32_t
 
Trigg”PÞ¬™y
;

255 
ušt32_t
 
Trigg”P»sÿËr
;

257 
ušt32_t
 
Trigg”Fž‹r
;

260 }
	tTIM_SÏveCÚfigTy³Def
;

267 
HAL_TIM_STATE_RESET
 = 0x00,

268 
HAL_TIM_STATE_READY
 = 0x01,

269 
HAL_TIM_STATE_BUSY
 = 0x02,

270 
HAL_TIM_STATE_TIMEOUT
 = 0x03,

271 
HAL_TIM_STATE_ERROR
 = 0x04

272 }
	tHAL_TIM_S‹Ty³Def
;

279 
HAL_TIM_ACTIVE_CHANNEL_1
 = 0x01,

280 
HAL_TIM_ACTIVE_CHANNEL_2
 = 0x02,

281 
HAL_TIM_ACTIVE_CHANNEL_3
 = 0x04,

282 
HAL_TIM_ACTIVE_CHANNEL_4
 = 0x08,

283 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
 = 0x00

284 }
	tHAL_TIM_AùiveChªÃl
;

291 
TIM_Ty³Def
 *
In¡ªû
;

292 
TIM_Ba£_In™Ty³Def
 
In™
;

293 
HAL_TIM_AùiveChªÃl
 
ChªÃl
;

294 
DMA_HªdËTy³Def
 *
hdma
[7];

296 
HAL_LockTy³Def
 
Lock
;

297 
__IO
 
HAL_TIM_S‹Ty³Def
 
S‹
;

298 }
	tTIM_HªdËTy³Def
;

311 
	#TIM_INPUTCHANNELPOLARITY_RISING
 ((
ušt32_t
)0x00000000è

	)

312 
	#TIM_INPUTCHANNELPOLARITY_FALLING
 (
TIM_CCER_CC1P
è

	)

313 
	#TIM_INPUTCHANNELPOLARITY_BOTHEDGE
 (
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
è

	)

321 
	#TIM_ETRPOLARITY_INVERTED
 (
TIM_SMCR_ETP
è

	)

322 
	#TIM_ETRPOLARITY_NONINVERTED
 ((
ušt32_t
)0x0000è

	)

330 
	#TIM_ETRPRESCALER_DIV1
 ((
ušt32_t
)0x0000è

	)

331 
	#TIM_ETRPRESCALER_DIV2
 (
TIM_SMCR_ETPS_0
è

	)

332 
	#TIM_ETRPRESCALER_DIV4
 (
TIM_SMCR_ETPS_1
è

	)

333 
	#TIM_ETRPRESCALER_DIV8
 (
TIM_SMCR_ETPS
è

	)

341 
	#TIM_COUNTERMODE_UP
 ((
ušt32_t
)0x0000)

	)

342 
	#TIM_COUNTERMODE_DOWN
 
TIM_CR1_DIR


	)

343 
	#TIM_COUNTERMODE_CENTERALIGNED1
 
TIM_CR1_CMS_0


	)

344 
	#TIM_COUNTERMODE_CENTERALIGNED2
 
TIM_CR1_CMS_1


	)

345 
	#TIM_COUNTERMODE_CENTERALIGNED3
 
TIM_CR1_CMS


	)

353 
	#TIM_CLOCKDIVISION_DIV1
 ((
ušt32_t
)0x0000)

	)

354 
	#TIM_CLOCKDIVISION_DIV2
 (
TIM_CR1_CKD_0
)

	)

355 
	#TIM_CLOCKDIVISION_DIV4
 (
TIM_CR1_CKD_1
)

	)

363 
	#TIM_OCMODE_TIMING
 ((
ušt32_t
)0x0000)

	)

364 
	#TIM_OCMODE_ACTIVE
 (
TIM_CCMR1_OC1M_0
)

	)

365 
	#TIM_OCMODE_INACTIVE
 (
TIM_CCMR1_OC1M_1
)

	)

366 
	#TIM_OCMODE_TOGGLE
 (
TIM_CCMR1_OC1M_0
 | 
TIM_CCMR1_OC1M_1
)

	)

367 
	#TIM_OCMODE_PWM1
 (
TIM_CCMR1_OC1M_1
 | 
TIM_CCMR1_OC1M_2
)

	)

368 
	#TIM_OCMODE_PWM2
 (
TIM_CCMR1_OC1M
)

	)

369 
	#TIM_OCMODE_FORCED_ACTIVE
 (
TIM_CCMR1_OC1M_0
 | 
TIM_CCMR1_OC1M_2
)

	)

370 
	#TIM_OCMODE_FORCED_INACTIVE
 (
TIM_CCMR1_OC1M_2
)

	)

379 
	#TIM_OCFAST_DISABLE
 ((
ušt32_t
)0x0000)

	)

380 
	#TIM_OCFAST_ENABLE
 (
TIM_CCMR1_OC1FE
)

	)

388 
	#TIM_OCPOLARITY_HIGH
 ((
ušt32_t
)0x0000)

	)

389 
	#TIM_OCPOLARITY_LOW
 (
TIM_CCER_CC1P
)

	)

397 
	#TIM_OCNPOLARITY_HIGH
 ((
ušt32_t
)0x0000)

	)

398 
	#TIM_OCNPOLARITY_LOW
 (
TIM_CCER_CC1NP
)

	)

406 
	#TIM_OCIDLESTATE_SET
 (
TIM_CR2_OIS1
)

	)

407 
	#TIM_OCIDLESTATE_RESET
 ((
ušt32_t
)0x0000)

	)

415 
	#TIM_OCNIDLESTATE_SET
 (
TIM_CR2_OIS1N
)

	)

416 
	#TIM_OCNIDLESTATE_RESET
 ((
ušt32_t
)0x0000)

	)

424 
	#TIM_CHANNEL_1
 ((
ušt32_t
)0x0000)

	)

425 
	#TIM_CHANNEL_2
 ((
ušt32_t
)0x0004)

	)

426 
	#TIM_CHANNEL_3
 ((
ušt32_t
)0x0008)

	)

427 
	#TIM_CHANNEL_4
 ((
ušt32_t
)0x000C)

	)

428 
	#TIM_CHANNEL_ALL
 ((
ušt32_t
)0x0018)

	)

437 
	#TIM_ICPOLARITY_RISING
 
TIM_INPUTCHANNELPOLARITY_RISING


	)

438 
	#TIM_ICPOLARITY_FALLING
 
TIM_INPUTCHANNELPOLARITY_FALLING


	)

439 
	#TIM_ICPOLARITY_BOTHEDGE
 
TIM_INPUTCHANNELPOLARITY_BOTHEDGE


	)

447 
	#TIM_ICSELECTION_DIRECTTI
 (
TIM_CCMR1_CC1S_0
è

	)

449 
	#TIM_ICSELECTION_INDIRECTTI
 (
TIM_CCMR1_CC1S_1
è

	)

451 
	#TIM_ICSELECTION_TRC
 (
TIM_CCMR1_CC1S
è

	)

460 
	#TIM_ICPSC_DIV1
 ((
ušt32_t
)0x0000è

	)

461 
	#TIM_ICPSC_DIV2
 (
TIM_CCMR1_IC1PSC_0
è

	)

462 
	#TIM_ICPSC_DIV4
 (
TIM_CCMR1_IC1PSC_1
è

	)

463 
	#TIM_ICPSC_DIV8
 (
TIM_CCMR1_IC1PSC
è

	)

471 
	#TIM_OPMODE_SINGLE
 (
TIM_CR1_OPM
)

	)

472 
	#TIM_OPMODE_REPETITIVE
 ((
ušt32_t
)0x0000)

	)

480 
	#TIM_ENCODERMODE_TI1
 (
TIM_SMCR_SMS_0
)

	)

481 
	#TIM_ENCODERMODE_TI2
 (
TIM_SMCR_SMS_1
)

	)

482 
	#TIM_ENCODERMODE_TI12
 (
TIM_SMCR_SMS_1
 | 
TIM_SMCR_SMS_0
)

	)

491 
	#TIM_IT_UPDATE
 (
TIM_DIER_UIE
)

	)

492 
	#TIM_IT_CC1
 (
TIM_DIER_CC1IE
)

	)

493 
	#TIM_IT_CC2
 (
TIM_DIER_CC2IE
)

	)

494 
	#TIM_IT_CC3
 (
TIM_DIER_CC3IE
)

	)

495 
	#TIM_IT_CC4
 (
TIM_DIER_CC4IE
)

	)

496 
	#TIM_IT_COM
 (
TIM_DIER_COMIE
)

	)

497 
	#TIM_IT_TRIGGER
 (
TIM_DIER_TIE
)

	)

498 
	#TIM_IT_BREAK
 (
TIM_DIER_BIE
)

	)

506 
	#TIM_COMMUTATION_TRGI
 (
TIM_CR2_CCUS
)

	)

507 
	#TIM_COMMUTATION_SOFTWARE
 ((
ušt32_t
)0x0000)

	)

515 
	#TIM_DMA_UPDATE
 (
TIM_DIER_UDE
)

	)

516 
	#TIM_DMA_CC1
 (
TIM_DIER_CC1DE
)

	)

517 
	#TIM_DMA_CC2
 (
TIM_DIER_CC2DE
)

	)

518 
	#TIM_DMA_CC3
 (
TIM_DIER_CC3DE
)

	)

519 
	#TIM_DMA_CC4
 (
TIM_DIER_CC4DE
)

	)

520 
	#TIM_DMA_COM
 (
TIM_DIER_COMDE
)

	)

521 
	#TIM_DMA_TRIGGER
 (
TIM_DIER_TDE
)

	)

529 
	#TIM_EVENTSOURCE_UPDATE
 
TIM_EGR_UG


	)

530 
	#TIM_EVENTSOURCE_CC1
 
TIM_EGR_CC1G


	)

531 
	#TIM_EVENTSOURCE_CC2
 
TIM_EGR_CC2G


	)

532 
	#TIM_EVENTSOURCE_CC3
 
TIM_EGR_CC3G


	)

533 
	#TIM_EVENTSOURCE_CC4
 
TIM_EGR_CC4G


	)

534 
	#TIM_EVENTSOURCE_COM
 
TIM_EGR_COMG


	)

535 
	#TIM_EVENTSOURCE_TRIGGER
 
TIM_EGR_TG


	)

536 
	#TIM_EVENTSOURCE_BREAK
 
TIM_EGR_BG


	)

545 
	#TIM_FLAG_UPDATE
 (
TIM_SR_UIF
)

	)

546 
	#TIM_FLAG_CC1
 (
TIM_SR_CC1IF
)

	)

547 
	#TIM_FLAG_CC2
 (
TIM_SR_CC2IF
)

	)

548 
	#TIM_FLAG_CC3
 (
TIM_SR_CC3IF
)

	)

549 
	#TIM_FLAG_CC4
 (
TIM_SR_CC4IF
)

	)

550 
	#TIM_FLAG_COM
 (
TIM_SR_COMIF
)

	)

551 
	#TIM_FLAG_TRIGGER
 (
TIM_SR_TIF
)

	)

552 
	#TIM_FLAG_BREAK
 (
TIM_SR_BIF
)

	)

553 
	#TIM_FLAG_CC1OF
 (
TIM_SR_CC1OF
)

	)

554 
	#TIM_FLAG_CC2OF
 (
TIM_SR_CC2OF
)

	)

555 
	#TIM_FLAG_CC3OF
 (
TIM_SR_CC3OF
)

	)

556 
	#TIM_FLAG_CC4OF
 (
TIM_SR_CC4OF
)

	)

564 
	#TIM_CLOCKSOURCE_ETRMODE2
 (
TIM_SMCR_ETPS_1
)

	)

565 
	#TIM_CLOCKSOURCE_INTERNAL
 (
TIM_SMCR_ETPS_0
)

	)

566 
	#TIM_CLOCKSOURCE_ITR0
 ((
ušt32_t
)0x0000)

	)

567 
	#TIM_CLOCKSOURCE_ITR1
 (
TIM_SMCR_TS_0
)

	)

568 
	#TIM_CLOCKSOURCE_ITR2
 (
TIM_SMCR_TS_1
)

	)

569 
	#TIM_CLOCKSOURCE_ITR3
 (
TIM_SMCR_TS_0
 | 
TIM_SMCR_TS_1
)

	)

570 
	#TIM_CLOCKSOURCE_TI1ED
 (
TIM_SMCR_TS_2
)

	)

571 
	#TIM_CLOCKSOURCE_TI1
 (
TIM_SMCR_TS_0
 | 
TIM_SMCR_TS_2
)

	)

572 
	#TIM_CLOCKSOURCE_TI2
 (
TIM_SMCR_TS_1
 | 
TIM_SMCR_TS_2
)

	)

573 
	#TIM_CLOCKSOURCE_ETRMODE1
 (
TIM_SMCR_TS
)

	)

581 
	#TIM_CLOCKPOLARITY_INVERTED
 
TIM_ETRPOLARITY_INVERTED


	)

582 
	#TIM_CLOCKPOLARITY_NONINVERTED
 
TIM_ETRPOLARITY_NONINVERTED


	)

583 
	#TIM_CLOCKPOLARITY_RISING
 
TIM_INPUTCHANNELPOLARITY_RISING


	)

584 
	#TIM_CLOCKPOLARITY_FALLING
 
TIM_INPUTCHANNELPOLARITY_FALLING


	)

585 
	#TIM_CLOCKPOLARITY_BOTHEDGE
 
TIM_INPUTCHANNELPOLARITY_BOTHEDGE


	)

593 
	#TIM_CLOCKPRESCALER_DIV1
 
TIM_ETRPRESCALER_DIV1


	)

594 
	#TIM_CLOCKPRESCALER_DIV2
 
TIM_ETRPRESCALER_DIV2


	)

595 
	#TIM_CLOCKPRESCALER_DIV4
 
TIM_ETRPRESCALER_DIV4


	)

596 
	#TIM_CLOCKPRESCALER_DIV8
 
TIM_ETRPRESCALER_DIV8


	)

604 
	#TIM_CLEARINPUTSOURCE_ETR
 ((
ušt32_t
)0x0001)

	)

605 
	#TIM_CLEARINPUTSOURCE_NONE
 ((
ušt32_t
)0x0000)

	)

613 
	#TIM_CLEARINPUTPOLARITY_INVERTED
 
TIM_ETRPOLARITY_INVERTED


	)

614 
	#TIM_CLEARINPUTPOLARITY_NONINVERTED
 
TIM_ETRPOLARITY_NONINVERTED


	)

622 
	#TIM_CLEARINPUTPRESCALER_DIV1
 
TIM_ETRPRESCALER_DIV1


	)

623 
	#TIM_CLEARINPUTPRESCALER_DIV2
 
TIM_ETRPRESCALER_DIV2


	)

624 
	#TIM_CLEARINPUTPRESCALER_DIV4
 
TIM_ETRPRESCALER_DIV4


	)

625 
	#TIM_CLEARINPUTPRESCALER_DIV8
 
TIM_ETRPRESCALER_DIV8


	)

633 
	#TIM_OSSR_ENABLE
 (
TIM_BDTR_OSSR
)

	)

634 
	#TIM_OSSR_DISABLE
 ((
ušt32_t
)0x0000)

	)

642 
	#TIM_OSSI_ENABLE
 (
TIM_BDTR_OSSI
)

	)

643 
	#TIM_OSSI_DISABLE
 ((
ušt32_t
)0x0000)

	)

651 
	#TIM_LOCKLEVEL_OFF
 ((
ušt32_t
)0x0000)

	)

652 
	#TIM_LOCKLEVEL_1
 (
TIM_BDTR_LOCK_0
)

	)

653 
	#TIM_LOCKLEVEL_2
 (
TIM_BDTR_LOCK_1
)

	)

654 
	#TIM_LOCKLEVEL_3
 (
TIM_BDTR_LOCK
)

	)

661 
	#TIM_BREAK_ENABLE
 (
TIM_BDTR_BKE
)

	)

662 
	#TIM_BREAK_DISABLE
 ((
ušt32_t
)0x0000)

	)

670 
	#TIM_BREAKPOLARITY_LOW
 ((
ušt32_t
)0x0000)

	)

671 
	#TIM_BREAKPOLARITY_HIGH
 (
TIM_BDTR_BKP
)

	)

679 
	#TIM_AUTOMATICOUTPUT_ENABLE
 (
TIM_BDTR_AOE
)

	)

680 
	#TIM_AUTOMATICOUTPUT_DISABLE
 ((
ušt32_t
)0x0000)

	)

688 
	#TIM_TRGO_RESET
 ((
ušt32_t
)0x0000)

	)

689 
	#TIM_TRGO_ENABLE
 (
TIM_CR2_MMS_0
)

	)

690 
	#TIM_TRGO_UPDATE
 (
TIM_CR2_MMS_1
)

	)

691 
	#TIM_TRGO_OC1
 ((
TIM_CR2_MMS_1
 | 
TIM_CR2_MMS_0
))

	)

692 
	#TIM_TRGO_OC1REF
 (
TIM_CR2_MMS_2
)

	)

693 
	#TIM_TRGO_OC2REF
 ((
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_0
))

	)

694 
	#TIM_TRGO_OC3REF
 ((
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_1
))

	)

695 
	#TIM_TRGO_OC4REF
 ((
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_1
 | 
TIM_CR2_MMS_0
))

	)

703 
	#TIM_SLAVEMODE_DISABLE
 ((
ušt32_t
)0x0000)

	)

704 
	#TIM_SLAVEMODE_RESET
 ((
ušt32_t
)0x0004)

	)

705 
	#TIM_SLAVEMODE_GATED
 ((
ušt32_t
)0x0005)

	)

706 
	#TIM_SLAVEMODE_TRIGGER
 ((
ušt32_t
)0x0006)

	)

707 
	#TIM_SLAVEMODE_EXTERNAL1
 ((
ušt32_t
)0x0007)

	)

715 
	#TIM_MASTERSLAVEMODE_ENABLE
 ((
ušt32_t
)0x0080)

	)

716 
	#TIM_MASTERSLAVEMODE_DISABLE
 ((
ušt32_t
)0x0000)

	)

724 
	#TIM_TS_ITR0
 ((
ušt32_t
)0x0000)

	)

725 
	#TIM_TS_ITR1
 ((
ušt32_t
)0x0010)

	)

726 
	#TIM_TS_ITR2
 ((
ušt32_t
)0x0020)

	)

727 
	#TIM_TS_ITR3
 ((
ušt32_t
)0x0030)

	)

728 
	#TIM_TS_TI1F_ED
 ((
ušt32_t
)0x0040)

	)

729 
	#TIM_TS_TI1FP1
 ((
ušt32_t
)0x0050)

	)

730 
	#TIM_TS_TI2FP2
 ((
ušt32_t
)0x0060)

	)

731 
	#TIM_TS_ETRF
 ((
ušt32_t
)0x0070)

	)

732 
	#TIM_TS_NONE
 ((
ušt32_t
)0xFFFF)

	)

740 
	#TIM_TRIGGERPOLARITY_INVERTED
 
TIM_ETRPOLARITY_INVERTED


	)

741 
	#TIM_TRIGGERPOLARITY_NONINVERTED
 
TIM_ETRPOLARITY_NONINVERTED


	)

742 
	#TIM_TRIGGERPOLARITY_RISING
 
TIM_INPUTCHANNELPOLARITY_RISING


	)

743 
	#TIM_TRIGGERPOLARITY_FALLING
 
TIM_INPUTCHANNELPOLARITY_FALLING


	)

744 
	#TIM_TRIGGERPOLARITY_BOTHEDGE
 
TIM_INPUTCHANNELPOLARITY_BOTHEDGE


	)

752 
	#TIM_TRIGGERPRESCALER_DIV1
 
TIM_ETRPRESCALER_DIV1


	)

753 
	#TIM_TRIGGERPRESCALER_DIV2
 
TIM_ETRPRESCALER_DIV2


	)

754 
	#TIM_TRIGGERPRESCALER_DIV4
 
TIM_ETRPRESCALER_DIV4


	)

755 
	#TIM_TRIGGERPRESCALER_DIV8
 
TIM_ETRPRESCALER_DIV8


	)

764 
	#TIM_TI1SELECTION_CH1
 ((
ušt32_t
)0x0000)

	)

765 
	#TIM_TI1SELECTION_XORCOMBINATION
 (
TIM_CR2_TI1S
)

	)

773 
	#TIM_DMABASE_CR1
 (0x00000000)

	)

774 
	#TIM_DMABASE_CR2
 (0x00000001)

	)

775 
	#TIM_DMABASE_SMCR
 (0x00000002)

	)

776 
	#TIM_DMABASE_DIER
 (0x00000003)

	)

777 
	#TIM_DMABASE_SR
 (0x00000004)

	)

778 
	#TIM_DMABASE_EGR
 (0x00000005)

	)

779 
	#TIM_DMABASE_CCMR1
 (0x00000006)

	)

780 
	#TIM_DMABASE_CCMR2
 (0x00000007)

	)

781 
	#TIM_DMABASE_CCER
 (0x00000008)

	)

782 
	#TIM_DMABASE_CNT
 (0x00000009)

	)

783 
	#TIM_DMABASE_PSC
 (0x0000000A)

	)

784 
	#TIM_DMABASE_ARR
 (0x0000000B)

	)

785 
	#TIM_DMABASE_RCR
 (0x0000000C)

	)

786 
	#TIM_DMABASE_CCR1
 (0x0000000D)

	)

787 
	#TIM_DMABASE_CCR2
 (0x0000000E)

	)

788 
	#TIM_DMABASE_CCR3
 (0x0000000F)

	)

789 
	#TIM_DMABASE_CCR4
 (0x00000010)

	)

790 
	#TIM_DMABASE_BDTR
 (0x00000011)

	)

791 
	#TIM_DMABASE_DCR
 (0x00000012)

	)

792 
	#TIM_DMABASE_OR
 (0x00000013)

	)

800 
	#TIM_DMABURSTLENGTH_1TRANSFER
 (0x00000000)

	)

801 
	#TIM_DMABURSTLENGTH_2TRANSFERS
 (0x00000100)

	)

802 
	#TIM_DMABURSTLENGTH_3TRANSFERS
 (0x00000200)

	)

803 
	#TIM_DMABURSTLENGTH_4TRANSFERS
 (0x00000300)

	)

804 
	#TIM_DMABURSTLENGTH_5TRANSFERS
 (0x00000400)

	)

805 
	#TIM_DMABURSTLENGTH_6TRANSFERS
 (0x00000500)

	)

806 
	#TIM_DMABURSTLENGTH_7TRANSFERS
 (0x00000600)

	)

807 
	#TIM_DMABURSTLENGTH_8TRANSFERS
 (0x00000700)

	)

808 
	#TIM_DMABURSTLENGTH_9TRANSFERS
 (0x00000800)

	)

809 
	#TIM_DMABURSTLENGTH_10TRANSFERS
 (0x00000900)

	)

810 
	#TIM_DMABURSTLENGTH_11TRANSFERS
 (0x00000A00)

	)

811 
	#TIM_DMABURSTLENGTH_12TRANSFERS
 (0x00000B00)

	)

812 
	#TIM_DMABURSTLENGTH_13TRANSFERS
 (0x00000C00)

	)

813 
	#TIM_DMABURSTLENGTH_14TRANSFERS
 (0x00000D00)

	)

814 
	#TIM_DMABURSTLENGTH_15TRANSFERS
 (0x00000E00)

	)

815 
	#TIM_DMABURSTLENGTH_16TRANSFERS
 (0x00000F00)

	)

816 
	#TIM_DMABURSTLENGTH_17TRANSFERS
 (0x00001000)

	)

817 
	#TIM_DMABURSTLENGTH_18TRANSFERS
 (0x00001100)

	)

825 
	#TIM_DMA_ID_UPDATE
 ((
ušt16_t
è0x0è

	)

826 
	#TIM_DMA_ID_CC1
 ((
ušt16_t
è0x1è

	)

827 
	#TIM_DMA_ID_CC2
 ((
ušt16_t
è0x2è

	)

828 
	#TIM_DMA_ID_CC3
 ((
ušt16_t
è0x3è

	)

829 
	#TIM_DMA_ID_CC4
 ((
ušt16_t
è0x4è

	)

830 
	#TIM_DMA_ID_COMMUTATION
 ((
ušt16_t
è0x5è

	)

831 
	#TIM_DMA_ID_TRIGGER
 ((
ušt16_t
è0x6è

	)

839 
	#TIM_CCx_ENABLE
 ((
ušt32_t
)0x0001)

	)

840 
	#TIM_CCx_DISABLE
 ((
ušt32_t
)0x0000)

	)

841 
	#TIM_CCxN_ENABLE
 ((
ušt32_t
)0x0004)

	)

842 
	#TIM_CCxN_DISABLE
 ((
ušt32_t
)0x0000)

	)

859 
	#__HAL_TIM_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_TIM_STATE_RESET
)

	)

866 
	#__HAL_TIM_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
|=(
TIM_CR1_CEN
))

	)

873 
	#__HAL_TIM_MOE_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
BDTR
|=(
TIM_BDTR_MOE
))

	)

881 
	#__HAL_TIM_DISABLE
(
__HANDLE__
) \

883 ià(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxE_MASK
) == 0) \

885 if(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxNE_MASK
) == 0) \

887 (
__HANDLE__
)->
In¡ªû
->
CR1
 &ð~(
TIM_CR1_CEN
); \

890 } 0)

	)

899 
	#__HAL_TIM_MOE_DISABLE
(
__HANDLE__
) \

901 ià(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxE_MASK
) == 0) \

903 if(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxNE_MASK
) == 0) \

905 (
__HANDLE__
)->
In¡ªû
->
BDTR
 &ð~(
TIM_BDTR_MOE
); \

908 } 0)

	)

910 
	#__HAL_TIM_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
DIER
 |ð(__INTERRUPT__))

	)

911 
	#__HAL_TIM_ENABLE_DMA
(
__HANDLE__
, 
__DMA__
è((__HANDLE__)->
In¡ªû
->
DIER
 |ð(__DMA__))

	)

912 
	#__HAL_TIM_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
DIER
 &ð~(__INTERRUPT__))

	)

913 
	#__HAL_TIM_DISABLE_DMA
(
__HANDLE__
, 
__DMA__
è((__HANDLE__)->
In¡ªû
->
DIER
 &ð~(__DMA__))

	)

914 
	#__HAL_TIM_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
 &(__FLAG__)è=ð(__FLAG__))

	)

915 
	#__HAL_TIM_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(__FLAG__))

	)

917 
	#__HAL_TIM_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
DIER
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

918 
	#__HAL_TIM_CLEAR_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(__INTERRUPT__))

	)

920 
	#__HAL_TIM_IS_TIM_COUNTING_DOWN
(
__HANDLE__
è(((__HANDLE__)->
In¡ªû
->
CR1
 &(
TIM_CR1_DIR
)è=ð(TIM_CR1_DIR))

	)

921 
	#__HAL_TIM_SET_PRESCALER
(
__HANDLE__
, 
__PRESC__
è((__HANDLE__)->
In¡ªû
->
PSC
 = (__PRESC__))

	)

923 
	#TIM_SET_ICPRESCALERVALUE
(
__HANDLE__
, 
__CHANNEL__
, 
__ICPSC__
) \

924 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 |ð(
__ICPSC__
)) :\

925 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 |ð((
__ICPSC__
) << 8)) :\

926 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 |ð(
__ICPSC__
)) :\

927 ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 |ð((
__ICPSC__
è<< 8)))

	)

929 
	#TIM_RESET_ICPRESCALERVALUE
(
__HANDLE__
, 
__CHANNEL__
) \

930 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 &ð(
ušt16_t
)~
TIM_CCMR1_IC1PSC
) :\

931 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 &ð(
ušt16_t
)~
TIM_CCMR1_IC2PSC
) :\

932 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 &ð(
ušt16_t
)~
TIM_CCMR2_IC3PSC
) :\

933 ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 &ð(
ušt16_t
)~
TIM_CCMR2_IC4PSC
))

	)

935 
	#TIM_SET_CAPTUREPOLARITY
(
__HANDLE__
, 
__CHANNEL__
, 
__POLARITY__
) \

936 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð(
__POLARITY__
)) :\

937 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð((
__POLARITY__
) << 4)) :\

938 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð((
__POLARITY__
) << 8)) :\

939 ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð(((
__POLARITY__
è<< 12è& 
TIM_CCER_CC4P
)))

	)

941 
	#TIM_RESET_CAPTUREPOLARITY
(
__HANDLE__
, 
__CHANNEL__
) \

942 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
)) :\

943 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
)) :\

944 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
)) :\

945 ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~
TIM_CCER_CC4P
))

	)

960 
	#__HAL_TIM_SET_COMPARE
(
__HANDLE__
, 
__CHANNEL__
, 
__COMPARE__
) \

961 (*(
__IO
 
ušt32_t
 *)(&((
__HANDLE__
)->
In¡ªû
->
CCR1
è+ ((
__CHANNEL__
è>> 2)èð(
__COMPARE__
))

	)

974 
	#__HAL_TIM_GET_COMPARE
(
__HANDLE__
, 
__CHANNEL__
) \

975 (*(
__IO
 
ušt32_t
 *)(&((
__HANDLE__
)->
In¡ªû
->
CCR1
è+ ((
__CHANNEL__
è>> 2)))

	)

983 
	#__HAL_TIM_SET_COUNTER
(
__HANDLE__
, 
__COUNTER__
è((__HANDLE__)->
In¡ªû
->
CNT
 = (__COUNTER__))

	)

990 
	#__HAL_TIM_GET_COUNTER
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CNT
)

	)

999 
	#__HAL_TIM_SET_AUTORELOAD
(
__HANDLE__
, 
__AUTORELOAD__
) \

1001 (
__HANDLE__
)->
In¡ªû
->
ARR
 = (
__AUTORELOAD__
); \

1002 (
__HANDLE__
)->
In™
.
P”iod
 = (
__AUTORELOAD__
); \

1003 } 0)

	)

1009 
	#__HAL_TIM_GET_AUTORELOAD
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
ARR
)

	)

1022 
	#__HAL_TIM_SET_CLOCKDIVISION
(
__HANDLE__
, 
__CKD__
) \

1024 (
__HANDLE__
)->
In¡ªû
->
CR1
 &ð(
ušt16_t
)(~
TIM_CR1_CKD
); \

1025 (
__HANDLE__
)->
In¡ªû
->
CR1
 |ð(
__CKD__
); \

1026 (
__HANDLE__
)->
In™
.
ClockDivisiÚ
 = (
__CKD__
); \

1027 } 0)

	)

1033 
	#__HAL_TIM_GET_CLOCKDIVISION
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 & 
TIM_CR1_CKD
)

	)

1053 
	#__HAL_TIM_SET_ICPRESCALER
(
__HANDLE__
, 
__CHANNEL__
, 
__ICPSC__
) \

1055 
	`TIM_RESET_ICPRESCALERVALUE
((
__HANDLE__
), (
__CHANNEL__
)); \

1056 
	`TIM_SET_ICPRESCALERVALUE
((
__HANDLE__
), (
__CHANNEL__
), (
__ICPSC__
)); \

1057 } 0)

	)

1070 
	#__HAL_TIM_GET_ICPRESCALER
(
__HANDLE__
, 
__CHANNEL__
) \

1071 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_IC1PSC
) :\

1072 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? (((
__HANDLE__
)->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_IC2PSC
) >> 8) :\

1073 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_IC3PSC
) :\

1074 (((
__HANDLE__
)->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_IC4PSC
)è>> 8)

	)

1084 
	#__HAL_TIM_URS_ENABLE
(
__HANDLE__
) \

1085 ((
__HANDLE__
)->
In¡ªû
->
CR1
|ð(
TIM_CR1_URS
))

	)

1098 
	#__HAL_TIM_URS_DISABLE
(
__HANDLE__
) \

1099 ((
__HANDLE__
)->
In¡ªû
->
CR1
&=~(
TIM_CR1_URS
))

	)

1117 
	#__HAL_TIM_SET_CAPTUREPOLARITY
(
__HANDLE__
, 
__CHANNEL__
, 
__POLARITY__
) \

1119 
	`TIM_RESET_CAPTUREPOLARITY
((
__HANDLE__
), (
__CHANNEL__
)); \

1120 
	`TIM_SET_CAPTUREPOLARITY
((
__HANDLE__
), (
__CHANNEL__
), (
__POLARITY__
)); \

1121 }0)

	)

1127 
	~"¡m32f4xx_h®_tim_ex.h
"

1139 
HAL_StusTy³Def
 
HAL_TIM_Ba£_In™
(
TIM_HªdËTy³Def
 *
htim
);

1140 
HAL_StusTy³Def
 
HAL_TIM_Ba£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1141 
HAL_TIM_Ba£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1142 
HAL_TIM_Ba£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1144 
HAL_StusTy³Def
 
HAL_TIM_Ba£_S¹
(
TIM_HªdËTy³Def
 *
htim
);

1145 
HAL_StusTy³Def
 
HAL_TIM_Ba£_StÝ
(
TIM_HªdËTy³Def
 *
htim
);

1147 
HAL_StusTy³Def
 
HAL_TIM_Ba£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
);

1148 
HAL_StusTy³Def
 
HAL_TIM_Ba£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
);

1150 
HAL_StusTy³Def
 
HAL_TIM_Ba£_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
);

1151 
HAL_StusTy³Def
 
HAL_TIM_Ba£_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
);

1160 
HAL_StusTy³Def
 
HAL_TIM_OC_In™
(
TIM_HªdËTy³Def
 *
htim
);

1161 
HAL_StusTy³Def
 
HAL_TIM_OC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1162 
HAL_TIM_OC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1163 
HAL_TIM_OC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1165 
HAL_StusTy³Def
 
HAL_TIM_OC_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1166 
HAL_StusTy³Def
 
HAL_TIM_OC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1168 
HAL_StusTy³Def
 
HAL_TIM_OC_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1169 
HAL_StusTy³Def
 
HAL_TIM_OC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1171 
HAL_StusTy³Def
 
HAL_TIM_OC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

1172 
HAL_StusTy³Def
 
HAL_TIM_OC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1182 
HAL_StusTy³Def
 
HAL_TIM_PWM_In™
(
TIM_HªdËTy³Def
 *
htim
);

1183 
HAL_StusTy³Def
 
HAL_TIM_PWM_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1184 
HAL_TIM_PWM_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1185 
HAL_TIM_PWM_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1187 
HAL_StusTy³Def
 
HAL_TIM_PWM_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1188 
HAL_StusTy³Def
 
HAL_TIM_PWM_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1190 
HAL_StusTy³Def
 
HAL_TIM_PWM_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1191 
HAL_StusTy³Def
 
HAL_TIM_PWM_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1193 
HAL_StusTy³Def
 
HAL_TIM_PWM_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

1194 
HAL_StusTy³Def
 
HAL_TIM_PWM_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1204 
HAL_StusTy³Def
 
HAL_TIM_IC_In™
(
TIM_HªdËTy³Def
 *
htim
);

1205 
HAL_StusTy³Def
 
HAL_TIM_IC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1206 
HAL_TIM_IC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1207 
HAL_TIM_IC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1209 
HAL_StusTy³Def
 
HAL_TIM_IC_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1210 
HAL_StusTy³Def
 
HAL_TIM_IC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1212 
HAL_StusTy³Def
 
HAL_TIM_IC_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1213 
HAL_StusTy³Def
 
HAL_TIM_IC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1215 
HAL_StusTy³Def
 
HAL_TIM_IC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

1216 
HAL_StusTy³Def
 
HAL_TIM_IC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1226 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_In™
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OÃPul£Mode
);

1227 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1228 
HAL_TIM_OÃPul£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1229 
HAL_TIM_OÃPul£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1231 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1232 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1235 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1236 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1246 
HAL_StusTy³Def
 
HAL_TIM_Encod”_In™
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_Encod”_In™Ty³Def
* 
sCÚfig
);

1247 
HAL_StusTy³Def
 
HAL_TIM_Encod”_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1248 
HAL_TIM_Encod”_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1249 
HAL_TIM_Encod”_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1251 
HAL_StusTy³Def
 
HAL_TIM_Encod”_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1252 
HAL_StusTy³Def
 
HAL_TIM_Encod”_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1254 
HAL_StusTy³Def
 
HAL_TIM_Encod”_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1255 
HAL_StusTy³Def
 
HAL_TIM_Encod”_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1257 
HAL_StusTy³Def
 
HAL_TIM_Encod”_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a1
, ušt32_ˆ*
pD©a2
, 
ušt16_t
 
L’gth
);

1258 
HAL_StusTy³Def
 
HAL_TIM_Encod”_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1268 
HAL_TIM_IRQHªdËr
(
TIM_HªdËTy³Def
 *
htim
);

1278 
HAL_StusTy³Def
 
HAL_TIM_OC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
);

1279 
HAL_StusTy³Def
 
HAL_TIM_PWM_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
);

1280 
HAL_StusTy³Def
 
HAL_TIM_IC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_IC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
);

1281 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OÃPul£_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
OuutChªÃl
, ušt32_ˆ
IÅutChªÃl
);

1282 
HAL_StusTy³Def
 
HAL_TIM_CÚfigOC»fCË¬
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_CË¬IÅutCÚfigTy³Def
 * 
sCË¬IÅutCÚfig
, 
ušt32_t
 
ChªÃl
);

1283 
HAL_StusTy³Def
 
HAL_TIM_CÚfigClockSourû
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_ClockCÚfigTy³Def
 * 
sClockSourûCÚfig
);

1284 
HAL_StusTy³Def
 
HAL_TIM_CÚfigTI1IÅut
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
TI1_S–eùiÚ
);

1285 
HAL_StusTy³Def
 
HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
);

1286 
HAL_StusTy³Def
 
HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
);

1287 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_Wr™eS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
, \

1288 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
);

1289 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_Wr™eStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
);

1290 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_R—dS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
, \

1291 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
);

1292 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_R—dStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
);

1293 
HAL_StusTy³Def
 
HAL_TIM_G’”©eEv’t
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Ev’tSourû
);

1294 
ušt32_t
 
HAL_TIM_R—dC­tu»dV®ue
(
TIM_HªdËTy³Def
 *
htim
, ušt32_ˆ
ChªÃl
);

1304 
HAL_TIM_P”iodEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1305 
HAL_TIM_OC_D–ayEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1306 
HAL_TIM_IC_C­tu»C®lback
(
TIM_HªdËTy³Def
 *
htim
);

1307 
HAL_TIM_PWM_Pul£FšishedC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1308 
HAL_TIM_Trigg”C®lback
(
TIM_HªdËTy³Def
 *
htim
);

1309 
HAL_TIM_E¼ÜC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1319 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_Ba£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1320 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_OC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1321 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_PWM_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1322 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_IC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1323 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_OÃPul£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1324 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_Encod”_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1327 
HAL_TIM_PWM_ChªgePul£We™h
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
);

1345 
	#IS_TIM_COUNTER_MODE
(
MODE
è(((MODEè=ð
TIM_COUNTERMODE_UP
) || \

1346 ((
MODE
è=ð
TIM_COUNTERMODE_DOWN
) || \

1347 ((
MODE
è=ð
TIM_COUNTERMODE_CENTERALIGNED1
) || \

1348 ((
MODE
è=ð
TIM_COUNTERMODE_CENTERALIGNED2
) || \

1349 ((
MODE
è=ð
TIM_COUNTERMODE_CENTERALIGNED3
))

	)

1351 
	#IS_TIM_CLOCKDIVISION_DIV
(
DIV
è(((DIVè=ð
TIM_CLOCKDIVISION_DIV1
) || \

1352 ((
DIV
è=ð
TIM_CLOCKDIVISION_DIV2
) || \

1353 ((
DIV
è=ð
TIM_CLOCKDIVISION_DIV4
))

	)

1355 
	#IS_TIM_PWM_MODE
(
MODE
è(((MODEè=ð
TIM_OCMODE_PWM1
) || \

1356 ((
MODE
è=ð
TIM_OCMODE_PWM2
))

	)

1358 
	#IS_TIM_OC_MODE
(
MODE
è(((MODEè=ð
TIM_OCMODE_TIMING
) || \

1359 ((
MODE
è=ð
TIM_OCMODE_ACTIVE
) || \

1360 ((
MODE
è=ð
TIM_OCMODE_INACTIVE
) || \

1361 ((
MODE
è=ð
TIM_OCMODE_TOGGLE
) || \

1362 ((
MODE
è=ð
TIM_OCMODE_FORCED_ACTIVE
) || \

1363 ((
MODE
è=ð
TIM_OCMODE_FORCED_INACTIVE
))

	)

1365 
	#IS_TIM_FAST_STATE
(
STATE
è(((STATEè=ð
TIM_OCFAST_DISABLE
) || \

1366 ((
STATE
è=ð
TIM_OCFAST_ENABLE
))

	)

1368 
	#IS_TIM_OC_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_OCPOLARITY_HIGH
) || \

1369 ((
POLARITY
è=ð
TIM_OCPOLARITY_LOW
))

	)

1371 
	#IS_TIM_OCN_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_OCNPOLARITY_HIGH
) || \

1372 ((
POLARITY
è=ð
TIM_OCNPOLARITY_LOW
))

	)

1374 
	#IS_TIM_OCIDLE_STATE
(
STATE
è(((STATEè=ð
TIM_OCIDLESTATE_SET
) || \

1375 ((
STATE
è=ð
TIM_OCIDLESTATE_RESET
))

	)

1377 
	#IS_TIM_OCNIDLE_STATE
(
STATE
è(((STATEè=ð
TIM_OCNIDLESTATE_SET
) || \

1378 ((
STATE
è=ð
TIM_OCNIDLESTATE_RESET
))

	)

1380 
	#IS_TIM_CHANNELS
(
CHANNEL
è(((CHANNELè=ð
TIM_CHANNEL_1
) || \

1381 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

1382 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

1383 ((
CHANNEL
è=ð
TIM_CHANNEL_4
) || \

1384 ((
CHANNEL
è=ð
TIM_CHANNEL_ALL
))

	)

1386 
	#IS_TIM_OPM_CHANNELS
(
CHANNEL
è(((CHANNELè=ð
TIM_CHANNEL_1
) || \

1387 ((
CHANNEL
è=ð
TIM_CHANNEL_2
))

	)

1389 
	#IS_TIM_COMPLEMENTARY_CHANNELS
(
CHANNEL
è(((CHANNELè=ð
TIM_CHANNEL_1
) || \

1390 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

1391 ((
CHANNEL
è=ð
TIM_CHANNEL_3
))

	)

1393 
	#IS_TIM_IC_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_ICPOLARITY_RISING
) || \

1394 ((
POLARITY
è=ð
TIM_ICPOLARITY_FALLING
) || \

1395 ((
POLARITY
è=ð
TIM_ICPOLARITY_BOTHEDGE
))

	)

1397 
	#IS_TIM_IC_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_ICSELECTION_DIRECTTI
) || \

1398 ((
SELECTION
è=ð
TIM_ICSELECTION_INDIRECTTI
) || \

1399 ((
SELECTION
è=ð
TIM_ICSELECTION_TRC
))

	)

1401 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_ICPSC_DIV1
) || \

1402 ((
PRESCALER
è=ð
TIM_ICPSC_DIV2
) || \

1403 ((
PRESCALER
è=ð
TIM_ICPSC_DIV4
) || \

1404 ((
PRESCALER
è=ð
TIM_ICPSC_DIV8
))

	)

1406 
	#IS_TIM_OPM_MODE
(
MODE
è(((MODEè=ð
TIM_OPMODE_SINGLE
) || \

1407 ((
MODE
è=ð
TIM_OPMODE_REPETITIVE
))

	)

1409 
	#IS_TIM_DMA_SOURCE
(
SOURCE
è((((SOURCEè& 0xFFFF80FFè=ð0x00000000è&& ((SOURCEè!ð0x00000000))

	)

1411 
	#IS_TIM_ENCODER_MODE
(
MODE
è(((MODEè=ð
TIM_ENCODERMODE_TI1
) || \

1412 ((
MODE
è=ð
TIM_ENCODERMODE_TI2
) || \

1413 ((
MODE
è=ð
TIM_ENCODERMODE_TI12
))

	)

1415 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
è((((SOURCEè& 0xFFFFFF00è=ð0x00000000è&& ((SOURCEè!ð0x00000000))

	)

1417 
	#IS_TIM_CLOCKSOURCE
(
CLOCK
è(((CLOCKè=ð
TIM_CLOCKSOURCE_INTERNAL
) || \

1418 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ETRMODE2
) || \

1419 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ITR0
) || \

1420 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ITR1
) || \

1421 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ITR2
) || \

1422 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ITR3
) || \

1423 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_TI1ED
) || \

1424 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_TI1
) || \

1425 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_TI2
) || \

1426 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ETRMODE1
))

	)

1428 
	#IS_TIM_CLOCKPOLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_CLOCKPOLARITY_INVERTED
) || \

1429 ((
POLARITY
è=ð
TIM_CLOCKPOLARITY_NONINVERTED
) || \

1430 ((
POLARITY
è=ð
TIM_CLOCKPOLARITY_RISING
) || \

1431 ((
POLARITY
è=ð
TIM_CLOCKPOLARITY_FALLING
) || \

1432 ((
POLARITY
è=ð
TIM_CLOCKPOLARITY_BOTHEDGE
))

	)

1434 
	#IS_TIM_CLOCKPRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_CLOCKPRESCALER_DIV1
) || \

1435 ((
PRESCALER
è=ð
TIM_CLOCKPRESCALER_DIV2
) || \

1436 ((
PRESCALER
è=ð
TIM_CLOCKPRESCALER_DIV4
) || \

1437 ((
PRESCALER
è=ð
TIM_CLOCKPRESCALER_DIV8
))

	)

1439 
	#IS_TIM_CLOCKFILTER
(
ICFILTER
è((ICFILTERè<ð0xF)

	)

1441 
	#IS_TIM_CLEARINPUT_SOURCE
(
SOURCE
è(((SOURCEè=ð
TIM_CLEARINPUTSOURCE_NONE
) || \

1442 ((
SOURCE
è=ð
TIM_CLEARINPUTSOURCE_ETR
))

	)

1444 
	#IS_TIM_CLEARINPUT_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_CLEARINPUTPOLARITY_INVERTED
) || \

1445 ((
POLARITY
è=ð
TIM_CLEARINPUTPOLARITY_NONINVERTED
))

	)

1447 
	#IS_TIM_CLEARINPUT_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_CLEARINPUTPRESCALER_DIV1
) || \

1448 ((
PRESCALER
è=ð
TIM_CLEARINPUTPRESCALER_DIV2
) || \

1449 ((
PRESCALER
è=ð
TIM_CLEARINPUTPRESCALER_DIV4
) || \

1450 ((
PRESCALER
è=ð
TIM_CLEARINPUTPRESCALER_DIV8
))

	)

1452 
	#IS_TIM_CLEARINPUT_FILTER
(
ICFILTER
è((ICFILTERè<ð0xF)

	)

1454 
	#IS_TIM_OSSR_STATE
(
STATE
è(((STATEè=ð
TIM_OSSR_ENABLE
) || \

1455 ((
STATE
è=ð
TIM_OSSR_DISABLE
))

	)

1457 
	#IS_TIM_OSSI_STATE
(
STATE
è(((STATEè=ð
TIM_OSSI_ENABLE
) || \

1458 ((
STATE
è=ð
TIM_OSSI_DISABLE
))

	)

1460 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
è(((LEVELè=ð
TIM_LOCKLEVEL_OFF
) || \

1461 ((
LEVEL
è=ð
TIM_LOCKLEVEL_1
) || \

1462 ((
LEVEL
è=ð
TIM_LOCKLEVEL_2
) || \

1463 ((
LEVEL
è=ð
TIM_LOCKLEVEL_3
))

	)

1465 
	#IS_TIM_BREAK_STATE
(
STATE
è(((STATEè=ð
TIM_BREAK_ENABLE
) || \

1466 ((
STATE
è=ð
TIM_BREAK_DISABLE
))

	)

1468 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_BREAKPOLARITY_LOW
) || \

1469 ((
POLARITY
è=ð
TIM_BREAKPOLARITY_HIGH
))

	)

1471 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
è(((STATEè=ð
TIM_AUTOMATICOUTPUT_ENABLE
) || \

1472 ((
STATE
è=ð
TIM_AUTOMATICOUTPUT_DISABLE
))

	)

1474 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
è(((SOURCEè=ð
TIM_TRGO_RESET
) || \

1475 ((
SOURCE
è=ð
TIM_TRGO_ENABLE
) || \

1476 ((
SOURCE
è=ð
TIM_TRGO_UPDATE
) || \

1477 ((
SOURCE
è=ð
TIM_TRGO_OC1
) || \

1478 ((
SOURCE
è=ð
TIM_TRGO_OC1REF
) || \

1479 ((
SOURCE
è=ð
TIM_TRGO_OC2REF
) || \

1480 ((
SOURCE
è=ð
TIM_TRGO_OC3REF
) || \

1481 ((
SOURCE
è=ð
TIM_TRGO_OC4REF
))

	)

1483 
	#IS_TIM_SLAVE_MODE
(
MODE
è(((MODEè=ð
TIM_SLAVEMODE_DISABLE
) || \

1484 ((
MODE
è=ð
TIM_SLAVEMODE_GATED
) || \

1485 ((
MODE
è=ð
TIM_SLAVEMODE_RESET
) || \

1486 ((
MODE
è=ð
TIM_SLAVEMODE_TRIGGER
) || \

1487 ((
MODE
è=ð
TIM_SLAVEMODE_EXTERNAL1
))

	)

1489 
	#IS_TIM_MSM_STATE
(
STATE
è(((STATEè=ð
TIM_MASTERSLAVEMODE_ENABLE
) || \

1490 ((
STATE
è=ð
TIM_MASTERSLAVEMODE_DISABLE
))

	)

1492 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_TS_ITR0
) || \

1493 ((
SELECTION
è=ð
TIM_TS_ITR1
) || \

1494 ((
SELECTION
è=ð
TIM_TS_ITR2
) || \

1495 ((
SELECTION
è=ð
TIM_TS_ITR3
) || \

1496 ((
SELECTION
è=ð
TIM_TS_TI1F_ED
) || \

1497 ((
SELECTION
è=ð
TIM_TS_TI1FP1
) || \

1498 ((
SELECTION
è=ð
TIM_TS_TI2FP2
) || \

1499 ((
SELECTION
è=ð
TIM_TS_ETRF
))

	)

1501 
	#IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_TS_ITR0
) || \

1502 ((
SELECTION
è=ð
TIM_TS_ITR1
) || \

1503 ((
SELECTION
è=ð
TIM_TS_ITR2
) || \

1504 ((
SELECTION
è=ð
TIM_TS_ITR3
) || \

1505 ((
SELECTION
è=ð
TIM_TS_NONE
))

	)

1506 
	#IS_TIM_TRIGGERPOLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_TRIGGERPOLARITY_INVERTED
 ) || \

1507 ((
POLARITY
è=ð
TIM_TRIGGERPOLARITY_NONINVERTED
) || \

1508 ((
POLARITY
è=ð
TIM_TRIGGERPOLARITY_RISING
 ) || \

1509 ((
POLARITY
è=ð
TIM_TRIGGERPOLARITY_FALLING
 ) || \

1510 ((
POLARITY
è=ð
TIM_TRIGGERPOLARITY_BOTHEDGE
 ))

	)

1512 
	#IS_TIM_TRIGGERPRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_TRIGGERPRESCALER_DIV1
) || \

1513 ((
PRESCALER
è=ð
TIM_TRIGGERPRESCALER_DIV2
) || \

1514 ((
PRESCALER
è=ð
TIM_TRIGGERPRESCALER_DIV4
) || \

1515 ((
PRESCALER
è=ð
TIM_TRIGGERPRESCALER_DIV8
))

	)

1517 
	#IS_TIM_TRIGGERFILTER
(
ICFILTER
è((ICFILTERè<ð0xF)

	)

1519 
	#IS_TIM_TI1SELECTION
(
TI1SELECTION
è(((TI1SELECTIONè=ð
TIM_TI1SELECTION_CH1
) || \

1520 ((
TI1SELECTION
è=ð
TIM_TI1SELECTION_XORCOMBINATION
))

	)

1522 
	#IS_TIM_DMA_BASE
(
BASE
è(((BASEè=ð
TIM_DMABASE_CR1
) || \

1523 ((
BASE
è=ð
TIM_DMABASE_CR2
) || \

1524 ((
BASE
è=ð
TIM_DMABASE_SMCR
) || \

1525 ((
BASE
è=ð
TIM_DMABASE_DIER
) || \

1526 ((
BASE
è=ð
TIM_DMABASE_SR
) || \

1527 ((
BASE
è=ð
TIM_DMABASE_EGR
) || \

1528 ((
BASE
è=ð
TIM_DMABASE_CCMR1
) || \

1529 ((
BASE
è=ð
TIM_DMABASE_CCMR2
) || \

1530 ((
BASE
è=ð
TIM_DMABASE_CCER
) || \

1531 ((
BASE
è=ð
TIM_DMABASE_CNT
) || \

1532 ((
BASE
è=ð
TIM_DMABASE_PSC
) || \

1533 ((
BASE
è=ð
TIM_DMABASE_ARR
) || \

1534 ((
BASE
è=ð
TIM_DMABASE_RCR
) || \

1535 ((
BASE
è=ð
TIM_DMABASE_CCR1
) || \

1536 ((
BASE
è=ð
TIM_DMABASE_CCR2
) || \

1537 ((
BASE
è=ð
TIM_DMABASE_CCR3
) || \

1538 ((
BASE
è=ð
TIM_DMABASE_CCR4
) || \

1539 ((
BASE
è=ð
TIM_DMABASE_BDTR
) || \

1540 ((
BASE
è=ð
TIM_DMABASE_DCR
) || \

1541 ((
BASE
è=ð
TIM_DMABASE_OR
))

	)

1543 
	#IS_TIM_DMA_LENGTH
(
LENGTH
è(((LENGTHè=ð
TIM_DMABURSTLENGTH_1TRANSFER
) || \

1544 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_2TRANSFERS
) || \

1545 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_3TRANSFERS
) || \

1546 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_4TRANSFERS
) || \

1547 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_5TRANSFERS
) || \

1548 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_6TRANSFERS
) || \

1549 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_7TRANSFERS
) || \

1550 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_8TRANSFERS
) || \

1551 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_9TRANSFERS
) || \

1552 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_10TRANSFERS
) || \

1553 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_11TRANSFERS
) || \

1554 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_12TRANSFERS
) || \

1555 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_13TRANSFERS
) || \

1556 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_14TRANSFERS
) || \

1557 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_15TRANSFERS
) || \

1558 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_16TRANSFERS
) || \

1559 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_17TRANSFERS
) || \

1560 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_18TRANSFERS
))

	)

1562 
	#IS_TIM_IC_FILTER
(
ICFILTER
è((ICFILTERè<ð0xF)

	)

1572 
	#TIM_CCER_CCxE_MASK
 ((
ušt32_t
)(
TIM_CCER_CC1E
 | 
TIM_CCER_CC2E
 | 
TIM_CCER_CC3E
 | 
TIM_CCER_CC4E
))

	)

1573 
	#TIM_CCER_CCxNE_MASK
 ((
ušt32_t
)(
TIM_CCER_CC1NE
 | 
TIM_CCER_CC2NE
 | 
TIM_CCER_CC3NE
))

	)

1586 
TIM_Ba£_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_Ba£_In™Ty³Def
 *
SŒuùu»
);

1587 
TIM_TI1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
, ušt32_ˆ
TIM_ICFž‹r
);

1588 
TIM_OC2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

1589 
TIM_DMAD–ayPul£C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

1590 
TIM_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

1591 
TIM_DMAC­tu»C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

1592 
TIM_CCxChªÃlCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlS‹
);

1605 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_tim_ex.h

39 #iâdeà
__STM32F4xx_HAL_TIM_EX_H


40 
	#__STM32F4xx_HAL_TIM_EX_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

69 
ušt32_t
 
IC1PÞ¬™y
;

72 
ušt32_t
 
IC1P»sÿËr
;

75 
ušt32_t
 
IC1Fž‹r
;

77 
ušt32_t
 
CommutiÚ_D–ay
;

79 } 
	tTIM_H®lS’sÜ_In™Ty³Def
;

85 
ušt32_t
 
Ma¡”OuutTrigg”
;

87 
ušt32_t
 
Ma¡”SÏveMode
;

89 }
	tTIM_Ma¡”CÚfigTy³Def
;

96 
ušt32_t
 
OffS‹RunMode
;

98 
ušt32_t
 
OffS‹IDLEMode
;

100 
ušt32_t
 
LockLev–
;

102 
ušt32_t
 
D—dTime
;

104 
ušt32_t
 
B»akS‹
;

106 
ušt32_t
 
B»akPÞ¬™y
;

108 
ušt32_t
 
Autom©icOuut
;

110 }
	tTIM_B»akD—dTimeCÚfigTy³Def
;

123 
	#TIM_TIM2_TIM8_TRGO
 (0x00000000)

	)

124 
	#TIM_TIM2_ETH_PTP
 (0x00000400)

	)

125 
	#TIM_TIM2_USBFS_SOF
 (0x00000800)

	)

126 
	#TIM_TIM2_USBHS_SOF
 (0x00000C00)

	)

127 
	#TIM_TIM5_GPIO
 (0x00000000)

	)

128 
	#TIM_TIM5_LSI
 (0x00000040)

	)

129 
	#TIM_TIM5_LSE
 (0x00000080)

	)

130 
	#TIM_TIM5_RTC
 (0x000000C0)

	)

131 
	#TIM_TIM11_GPIO
 (0x00000000)

	)

132 
	#TIM_TIM11_HSE
 (0x00000002)

	)

134 #ià
defšed
 (
STM32F446xx
)

135 
	#TIM_TIM11_SPDIFRX
 (0x00000001)

	)

141 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

145 
	#TIM_SYSTEMBREAKINPUT_HARDFAULT
 ((
ušt32_t
)0x00000001è

	)

146 
	#TIM_SYSTEMBREAKINPUT_PVD
 ((
ušt32_t
)0x00000004è

	)

147 
	#TIM_SYSTEMBREAKINPUT_HARDFAULT_PVD
 ((
ušt32_t
)0x00000005è

	)

166 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_In™
(
TIM_HªdËTy³Def
* 
htim
, 
TIM_H®lS’sÜ_In™Ty³Def
* 
sCÚfig
);

167 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_DeIn™
(
TIM_HªdËTy³Def
* 
htim
);

169 
HAL_TIMEx_H®lS’sÜ_M¥In™
(
TIM_HªdËTy³Def
* 
htim
);

170 
HAL_TIMEx_H®lS’sÜ_M¥DeIn™
(
TIM_HªdËTy³Def
* 
htim
);

173 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_S¹
(
TIM_HªdËTy³Def
* 
htim
);

174 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_StÝ
(
TIM_HªdËTy³Def
* 
htim
);

176 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_S¹_IT
(
TIM_HªdËTy³Def
* 
htim
);

177 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_StÝ_IT
(
TIM_HªdËTy³Def
* 
htim
);

179 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_S¹_DMA
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
);

180 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_StÝ_DMA
(
TIM_HªdËTy³Def
* 
htim
);

190 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_S¹
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

191 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_StÝ
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

194 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_S¹_IT
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

195 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_StÝ_IT
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

198 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_S¹_DMA
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

199 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_StÝ_DMA
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

209 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_S¹
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

210 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_StÝ
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

213 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_S¹_IT
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

214 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_StÝ_IT
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

216 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_S¹_DMA
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

217 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_StÝ_DMA
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

227 
HAL_StusTy³Def
 
HAL_TIMEx_OÃPul£N_S¹
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
OuutChªÃl
);

228 
HAL_StusTy³Def
 
HAL_TIMEx_OÃPul£N_StÝ
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
OuutChªÃl
);

231 
HAL_StusTy³Def
 
HAL_TIMEx_OÃPul£N_S¹_IT
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
OuutChªÃl
);

232 
HAL_StusTy³Def
 
HAL_TIMEx_OÃPul£N_StÝ_IT
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
OuutChªÃl
);

241 
HAL_StusTy³Def
 
HAL_TIMEx_CÚfigCommutiÚEv’t
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
);

242 
HAL_StusTy³Def
 
HAL_TIMEx_CÚfigCommutiÚEv’t_IT
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
);

243 
HAL_StusTy³Def
 
HAL_TIMEx_CÚfigCommutiÚEv’t_DMA
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
);

244 
HAL_StusTy³Def
 
HAL_TIMEx_Ma¡”CÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
* 
htim
, 
TIM_Ma¡”CÚfigTy³Def
 * 
sMa¡”CÚfig
);

245 
HAL_StusTy³Def
 
HAL_TIMEx_CÚfigB»akD—dTime
(
TIM_HªdËTy³Def
* 
htim
, 
TIM_B»akD—dTimeCÚfigTy³Def
 *
sB»akD—dTimeCÚfig
);

246 
HAL_StusTy³Def
 
HAL_TIMEx_Rem­CÚfig
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
Rem­
);

255 
HAL_TIMEx_CommutiÚC®lback
(
TIM_HªdËTy³Def
* 
htim
);

256 
HAL_TIMEx_B»akC®lback
(
TIM_HªdËTy³Def
* 
htim
);

257 
TIMEx_DMACommutiÚC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

266 
HAL_TIM_S‹Ty³Def
 
HAL_TIMEx_H®lS’sÜ_G‘S‹
(
TIM_HªdËTy³Def
* 
htim
);

282 #ià
defšed
 (
STM32F446xx
)

283 
	#IS_TIM_REMAP
(
TIM_REMAP
è(((TIM_REMAPè=ð
TIM_TIM2_TIM8_TRGO
)||\

284 ((
TIM_REMAP
è=ð
TIM_TIM2_ETH_PTP
)||\

285 ((
TIM_REMAP
è=ð
TIM_TIM2_USBFS_SOF
)||\

286 ((
TIM_REMAP
è=ð
TIM_TIM2_USBHS_SOF
)||\

287 ((
TIM_REMAP
è=ð
TIM_TIM5_GPIO
)||\

288 ((
TIM_REMAP
è=ð
TIM_TIM5_LSI
)||\

289 ((
TIM_REMAP
è=ð
TIM_TIM5_LSE
)||\

290 ((
TIM_REMAP
è=ð
TIM_TIM5_RTC
)||\

291 ((
TIM_REMAP
è=ð
TIM_TIM11_GPIO
)||\

292 ((
TIM_REMAP
è=ð
TIM_TIM11_SPDIFRX
)||\

293 ((
TIM_REMAP
è=ð
TIM_TIM11_HSE
))

	)

295 
	#IS_TIM_REMAP
(
TIM_REMAP
è(((TIM_REMAPè=ð
TIM_TIM2_TIM8_TRGO
)||\

296 ((
TIM_REMAP
è=ð
TIM_TIM2_ETH_PTP
)||\

297 ((
TIM_REMAP
è=ð
TIM_TIM2_USBFS_SOF
)||\

298 ((
TIM_REMAP
è=ð
TIM_TIM2_USBHS_SOF
)||\

299 ((
TIM_REMAP
è=ð
TIM_TIM5_GPIO
)||\

300 ((
TIM_REMAP
è=ð
TIM_TIM5_LSI
)||\

301 ((
TIM_REMAP
è=ð
TIM_TIM5_LSE
)||\

302 ((
TIM_REMAP
è=ð
TIM_TIM5_RTC
)||\

303 ((
TIM_REMAP
è=ð
TIM_TIM11_GPIO
)||\

304 ((
TIM_REMAP
è=ð
TIM_TIM11_HSE
))

	)

307 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

308 
	#IS_TIM_SYSTEMBREAKINPUT
(
BREAKINPUT
è(((BREAKINPUTè=ð
TIM_SYSTEMBREAKINPUT_HARDFAULT
)||\

309 ((
BREAKINPUT
è=ð
TIM_SYSTEMBREAKINPUT_PVD
)||\

310 ((
BREAKINPUT
è=ð
TIM_SYSTEMBREAKINPUT_HARDFAULT_PVD
))

	)

314 
	#IS_TIM_DEADTIME
(
DEADTIME
è((DEADTIMEè<ð0xFF)

	)

336 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_uart.h

39 #iâdeà
__STM32F4xx_HAL_UART_H


40 
	#__STM32F4xx_HAL_UART_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
ušt32_t
 
BaudR©e
;

73 
ušt32_t
 
WÜdL’gth
;

76 
ušt32_t
 
StÝB™s
;

79 
ušt32_t
 
P¬™y
;

86 
ušt32_t
 
Mode
;

89 
ušt32_t
 
HwFlowCŽ
;

93 
ušt32_t
 
Ov”Sam¶šg
;

95 }
	tUART_In™Ty³Def
;

102 
HAL_UART_STATE_RESET
 = 0x00,

103 
HAL_UART_STATE_READY
 = 0x01,

104 
HAL_UART_STATE_BUSY
 = 0x02,

105 
HAL_UART_STATE_BUSY_TX
 = 0x12,

106 
HAL_UART_STATE_BUSY_RX
 = 0x22,

107 
HAL_UART_STATE_BUSY_TX_RX
 = 0x32,

108 
HAL_UART_STATE_TIMEOUT
 = 0x03,

109 
HAL_UART_STATE_ERROR
 = 0x04

110 }
	tHAL_UART_S‹Ty³Def
;

117 
USART_Ty³Def
 *
In¡ªû
;

119 
UART_In™Ty³Def
 
In™
;

121 
ušt8_t
 *
pTxBuffPŒ
;

123 
ušt16_t
 
TxXãrSize
;

125 
ušt16_t
 
TxXãrCouÁ
;

127 
ušt8_t
 *
pRxBuffPŒ
;

129 
ušt16_t
 
RxXãrSize
;

131 
ušt16_t
 
RxXãrCouÁ
;

133 
DMA_HªdËTy³Def
 *
hdm©x
;

135 
DMA_HªdËTy³Def
 *
hdm¬x
;

137 
HAL_LockTy³Def
 
Lock
;

139 
__IO
 
HAL_UART_S‹Ty³Def
 
S‹
;

141 
__IO
 
ušt32_t
 
E¼ÜCode
;

143 }
	tUART_HªdËTy³Def
;

157 
	#HAL_UART_ERROR_NONE
 ((
ušt32_t
)0x00000000è

	)

158 
	#HAL_UART_ERROR_PE
 ((
ušt32_t
)0x00000001è

	)

159 
	#HAL_UART_ERROR_NE
 ((
ušt32_t
)0x00000002è

	)

160 
	#HAL_UART_ERROR_FE
 ((
ušt32_t
)0x00000004è

	)

161 
	#HAL_UART_ERROR_ORE
 ((
ušt32_t
)0x00000008è

	)

162 
	#HAL_UART_ERROR_DMA
 ((
ušt32_t
)0x00000010è

	)

170 
	#UART_WORDLENGTH_8B
 ((
ušt32_t
)0x00000000)

	)

171 
	#UART_WORDLENGTH_9B
 ((
ušt32_t
)
USART_CR1_M
)

	)

179 
	#UART_STOPBITS_1
 ((
ušt32_t
)0x00000000)

	)

180 
	#UART_STOPBITS_2
 ((
ušt32_t
)
USART_CR2_STOP_1
)

	)

188 
	#UART_PARITY_NONE
 ((
ušt32_t
)0x00000000)

	)

189 
	#UART_PARITY_EVEN
 ((
ušt32_t
)
USART_CR1_PCE
)

	)

190 
	#UART_PARITY_ODD
 ((
ušt32_t
)(
USART_CR1_PCE
 | 
USART_CR1_PS
))

	)

198 
	#UART_HWCONTROL_NONE
 ((
ušt32_t
)0x00000000)

	)

199 
	#UART_HWCONTROL_RTS
 ((
ušt32_t
)
USART_CR3_RTSE
)

	)

200 
	#UART_HWCONTROL_CTS
 ((
ušt32_t
)
USART_CR3_CTSE
)

	)

201 
	#UART_HWCONTROL_RTS_CTS
 ((
ušt32_t
)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
))

	)

209 
	#UART_MODE_RX
 ((
ušt32_t
)
USART_CR1_RE
)

	)

210 
	#UART_MODE_TX
 ((
ušt32_t
)
USART_CR1_TE
)

	)

211 
	#UART_MODE_TX_RX
 ((
ušt32_t
)(
USART_CR1_TE
 |
USART_CR1_RE
))

	)

219 
	#UART_STATE_DISABLE
 ((
ušt32_t
)0x00000000)

	)

220 
	#UART_STATE_ENABLE
 ((
ušt32_t
)
USART_CR1_UE
)

	)

228 
	#UART_OVERSAMPLING_16
 ((
ušt32_t
)0x00000000)

	)

229 
	#UART_OVERSAMPLING_8
 ((
ušt32_t
)
USART_CR1_OVER8
)

	)

237 
	#UART_LINBREAKDETECTLENGTH_10B
 ((
ušt32_t
)0x00000000)

	)

238 
	#UART_LINBREAKDETECTLENGTH_11B
 ((
ušt32_t
)0x00000020)

	)

246 
	#UART_WAKEUPMETHOD_IDLELINE
 ((
ušt32_t
)0x00000000)

	)

247 
	#UART_WAKEUPMETHOD_ADDRESSMARK
 ((
ušt32_t
)0x00000800)

	)

257 
	#UART_FLAG_CTS
 ((
ušt32_t
)
USART_SR_CTS
)

	)

258 
	#UART_FLAG_LBD
 ((
ušt32_t
)
USART_SR_LBD
)

	)

259 
	#UART_FLAG_TXE
 ((
ušt32_t
)
USART_SR_TXE
)

	)

260 
	#UART_FLAG_TC
 ((
ušt32_t
)
USART_SR_TC
)

	)

261 
	#UART_FLAG_RXNE
 ((
ušt32_t
)
USART_SR_RXNE
)

	)

262 
	#UART_FLAG_IDLE
 ((
ušt32_t
)
USART_SR_IDLE
)

	)

263 
	#UART_FLAG_ORE
 ((
ušt32_t
)
USART_SR_ORE
)

	)

264 
	#UART_FLAG_NE
 ((
ušt32_t
)
USART_SR_NE
)

	)

265 
	#UART_FLAG_FE
 ((
ušt32_t
)
USART_SR_FE
)

	)

266 
	#UART_FLAG_PE
 ((
ušt32_t
)
USART_SR_PE
)

	)

282 
	#UART_IT_PE
 ((
ušt32_t
)(
UART_CR1_REG_INDEX
 << 28 | 
USART_CR1_PEIE
))

	)

283 
	#UART_IT_TXE
 ((
ušt32_t
)(
UART_CR1_REG_INDEX
 << 28 | 
USART_CR1_TXEIE
))

	)

284 
	#UART_IT_TC
 ((
ušt32_t
)(
UART_CR1_REG_INDEX
 << 28 | 
USART_CR1_TCIE
))

	)

285 
	#UART_IT_RXNE
 ((
ušt32_t
)(
UART_CR1_REG_INDEX
 << 28 | 
USART_CR1_RXNEIE
))

	)

286 
	#UART_IT_IDLE
 ((
ušt32_t
)(
UART_CR1_REG_INDEX
 << 28 | 
USART_CR1_IDLEIE
))

	)

288 
	#UART_IT_LBD
 ((
ušt32_t
)(
UART_CR2_REG_INDEX
 << 28 | 
USART_CR2_LBDIE
))

	)

290 
	#UART_IT_CTS
 ((
ušt32_t
)(
UART_CR3_REG_INDEX
 << 28 | 
USART_CR3_CTSIE
))

	)

291 
	#UART_IT_ERR
 ((
ušt32_t
)(
UART_CR3_REG_INDEX
 << 28 | 
USART_CR3_EIE
))

	)

311 
	#__HAL_UART_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_UART_STATE_RESET
)

	)

316 
	#__HAL_UART_FLUSH_DRREGISTER
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
DR
)

	)

337 
	#__HAL_UART_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
 & (__FLAG__)è=ð(__FLAG__))

	)

361 
	#__HAL_UART_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(__FLAG__))

	)

369 
	#__HAL_UART_CLEAR_PEFLAG
(
__HANDLE__
) \

371 
__IO
 
ušt32_t
 
tm´eg
; \

372 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

373 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
DR
; \

374 
	`UNUSED
(
tm´eg
); \

375 } 0)

	)

383 
	#__HAL_UART_CLEAR_FEFLAG
(
__HANDLE__
è
	`__HAL_UART_CLEAR_PEFLAG
(__HANDLE__)

	)

391 
	#__HAL_UART_CLEAR_NEFLAG
(
__HANDLE__
è
	`__HAL_UART_CLEAR_PEFLAG
(__HANDLE__)

	)

399 
	#__HAL_UART_CLEAR_OREFLAG
(
__HANDLE__
è
	`__HAL_UART_CLEAR_PEFLAG
(__HANDLE__)

	)

407 
	#__HAL_UART_CLEAR_IDLEFLAG
(
__HANDLE__
è
	`__HAL_UART_CLEAR_PEFLAG
(__HANDLE__)

	)

425 
	#UART_IT_MASK
 ((
ušt32_t
)0x0000FFFF)

	)

426 
	#__HAL_UART_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((((__INTERRUPT__è>> 28è=ð1)? ((__HANDLE__)->
In¡ªû
->
CR1
 |ð((__INTERRUPT__è& 
UART_IT_MASK
)): \

427 (((
__INTERRUPT__
è>> 28è=ð2)? ((
__HANDLE__
)->
In¡ªû
->
CR2
 |ð((__INTERRUPT__è& 
UART_IT_MASK
)): \

428 ((
__HANDLE__
)->
In¡ªû
->
CR3
 |ð((
__INTERRUPT__
è& 
UART_IT_MASK
)))

	)

445 
	#__HAL_UART_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((((__INTERRUPT__è>> 28è=ð1)? ((__HANDLE__)->
In¡ªû
->
CR1
 &ð~((__INTERRUPT__è& 
UART_IT_MASK
)): \

446 (((
__INTERRUPT__
è>> 28è=ð2)? ((
__HANDLE__
)->
In¡ªû
->
CR2
 &ð~((__INTERRUPT__è& 
UART_IT_MASK
)): \

447 ((
__HANDLE__
)->
In¡ªû
->
CR3
 &ð~ ((
__INTERRUPT__
è& 
UART_IT_MASK
)))

	)

464 
	#__HAL_UART_GET_IT_SOURCE
(
__HANDLE__
, 
__IT__
è(((((__IT__è>> 28è=ð1)? (__HANDLE__)->
In¡ªû
->
CR1
:(((((
ušt32_t
)(__IT__)) >> 28) == 2)? \

465 (
__HANDLE__
)->
In¡ªû
->
CR2
 : (__HANDLE__)->In¡ªû->
CR3
)è& (((
ušt32_t
)(
__IT__
)è& 
UART_IT_MASK
))

	)

480 
	#__HAL_UART_HWCONTROL_CTS_ENABLE
(
__HANDLE__
) \

482 
	`SET_BIT
((
__HANDLE__
)->
In¡ªû
->
CR3
, 
USART_CR3_CTSE
); \

483 (
__HANDLE__
)->
In™
.
HwFlowCŽ
 |ð
USART_CR3_CTSE
; \

484 } 0)

	)

499 
	#__HAL_UART_HWCONTROL_CTS_DISABLE
(
__HANDLE__
) \

501 
	`CLEAR_BIT
((
__HANDLE__
)->
In¡ªû
->
CR3
, 
USART_CR3_CTSE
); \

502 (
__HANDLE__
)->
In™
.
HwFlowCŽ
 &ð~(
USART_CR3_CTSE
); \

503 } 0)

	)

518 
	#__HAL_UART_HWCONTROL_RTS_ENABLE
(
__HANDLE__
) \

520 
	`SET_BIT
((
__HANDLE__
)->
In¡ªû
->
CR3
, 
USART_CR3_RTSE
); \

521 (
__HANDLE__
)->
In™
.
HwFlowCŽ
 |ð
USART_CR3_RTSE
; \

522 } 0)

	)

537 
	#__HAL_UART_HWCONTROL_RTS_DISABLE
(
__HANDLE__
) \

539 
	`CLEAR_BIT
((
__HANDLE__
)->
In¡ªû
->
CR3
, 
USART_CR3_RTSE
);\

540 (
__HANDLE__
)->
In™
.
HwFlowCŽ
 &ð~(
USART_CR3_RTSE
); \

541 } 0)

	)

547 
	#__HAL_UART_ONE_BIT_SAMPLE_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR3
|ð
USART_CR3_ONEBIT
)

	)

553 
	#__HAL_UART_ONE_BIT_SAMPLE_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR3
 &ð(
ušt16_t
)~((ušt16_t)
USART_CR3_ONEBIT
))

	)

559 
	#__HAL_UART_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð
USART_CR1_UE
)

	)

565 
	#__HAL_UART_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð~
USART_CR1_UE
)

	)

579 
HAL_StusTy³Def
 
HAL_UART_In™
(
UART_HªdËTy³Def
 *
hu¬t
);

580 
HAL_StusTy³Def
 
HAL_H®fDu¶ex_In™
(
UART_HªdËTy³Def
 *
hu¬t
);

581 
HAL_StusTy³Def
 
HAL_LIN_In™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt32_t
 
B»akD‘eùL’gth
);

582 
HAL_StusTy³Def
 
HAL_MuÉiProûssÜ_In™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 
Add»ss
, 
ušt32_t
 
WakeUpM‘hod
);

583 
HAL_StusTy³Def
 
HAL_UART_DeIn™
 (
UART_HªdËTy³Def
 *
hu¬t
);

584 
HAL_UART_M¥In™
(
UART_HªdËTy³Def
 *
hu¬t
);

585 
HAL_UART_M¥DeIn™
(
UART_HªdËTy³Def
 *
hu¬t
);

594 
HAL_StusTy³Def
 
HAL_UART_T¿nsm™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

595 
HAL_StusTy³Def
 
HAL_UART_Reûive
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

596 
HAL_StusTy³Def
 
HAL_UART_T¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

597 
HAL_StusTy³Def
 
HAL_UART_Reûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

598 
HAL_StusTy³Def
 
HAL_UART_T¿nsm™_DMA
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

599 
HAL_StusTy³Def
 
HAL_UART_Reûive_DMA
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

600 
HAL_StusTy³Def
 
HAL_UART_DMAPau£
(
UART_HªdËTy³Def
 *
hu¬t
);

601 
HAL_StusTy³Def
 
HAL_UART_DMAResume
(
UART_HªdËTy³Def
 *
hu¬t
);

602 
HAL_StusTy³Def
 
HAL_UART_DMAStÝ
(
UART_HªdËTy³Def
 *
hu¬t
);

603 
HAL_UART_IRQHªdËr
(
UART_HªdËTy³Def
 *
hu¬t
);

604 
HAL_UART_TxC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

605 
HAL_UART_TxH®fC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

606 
HAL_UART_RxC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

607 
HAL_UART_RxH®fC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

608 
HAL_UART_E¼ÜC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

617 
HAL_StusTy³Def
 
HAL_LIN_S’dB»ak
(
UART_HªdËTy³Def
 *
hu¬t
);

618 
HAL_StusTy³Def
 
HAL_MuÉiProûssÜ_EÁ”Mu‹Mode
(
UART_HªdËTy³Def
 *
hu¬t
);

619 
HAL_StusTy³Def
 
HAL_MuÉiProûssÜ_Ex™Mu‹Mode
(
UART_HªdËTy³Def
 *
hu¬t
);

620 
HAL_StusTy³Def
 
HAL_H®fDu¶ex_EÇbËT¿nsm™‹r
(
UART_HªdËTy³Def
 *
hu¬t
);

621 
HAL_StusTy³Def
 
HAL_H®fDu¶ex_EÇbËReûiv”
(
UART_HªdËTy³Def
 *
hu¬t
);

630 
HAL_UART_S‹Ty³Def
 
HAL_UART_G‘S‹
(
UART_HªdËTy³Def
 *
hu¬t
);

631 
ušt32_t
 
HAL_UART_G‘E¼Ü
(
UART_HªdËTy³Def
 *
hu¬t
);

648 
	#UART_CR1_REG_INDEX
 1

	)

649 
	#UART_CR2_REG_INDEX
 2

	)

650 
	#UART_CR3_REG_INDEX
 3

	)

659 
	#IS_UART_WORD_LENGTH
(
LENGTH
è(((LENGTHè=ð
UART_WORDLENGTH_8B
) || \

660 ((
LENGTH
è=ð
UART_WORDLENGTH_9B
))

	)

661 
	#IS_UART_LIN_WORD_LENGTH
(
LENGTH
è(((LENGTHè=ð
UART_WORDLENGTH_8B
))

	)

662 
	#IS_UART_STOPBITS
(
STOPBITS
è(((STOPBITSè=ð
UART_STOPBITS_1
) || \

663 ((
STOPBITS
è=ð
UART_STOPBITS_2
))

	)

664 
	#IS_UART_PARITY
(
PARITY
è(((PARITYè=ð
UART_PARITY_NONE
) || \

665 ((
PARITY
è=ð
UART_PARITY_EVEN
) || \

666 ((
PARITY
è=ð
UART_PARITY_ODD
))

	)

667 
	#IS_UART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

668 (((
CONTROL
è=ð
UART_HWCONTROL_NONE
) || \

669 ((
CONTROL
è=ð
UART_HWCONTROL_RTS
) || \

670 ((
CONTROL
è=ð
UART_HWCONTROL_CTS
) || \

671 ((
CONTROL
è=ð
UART_HWCONTROL_RTS_CTS
))

	)

672 
	#IS_UART_MODE
(
MODE
è((((MODEè& (
ušt32_t
)0x0000FFF3è=ð0x00è&& ((MODEè!ð(ušt32_t)0x000000))

	)

673 
	#IS_UART_STATE
(
STATE
è(((STATEè=ð
UART_STATE_DISABLE
) || \

674 ((
STATE
è=ð
UART_STATE_ENABLE
))

	)

675 
	#IS_UART_OVERSAMPLING
(
SAMPLING
è(((SAMPLINGè=ð
UART_OVERSAMPLING_16
) || \

676 ((
SAMPLING
è=ð
UART_OVERSAMPLING_8
))

	)

677 
	#IS_UART_LIN_OVERSAMPLING
(
SAMPLING
è(((SAMPLINGè=ð
UART_OVERSAMPLING_16
))

	)

678 
	#IS_UART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
è(((LENGTHè=ð
UART_LINBREAKDETECTLENGTH_10B
) || \

679 ((
LENGTH
è=ð
UART_LINBREAKDETECTLENGTH_11B
))

	)

680 
	#IS_UART_WAKEUPMETHOD
(
WAKEUP
è(((WAKEUPè=ð
UART_WAKEUPMETHOD_IDLELINE
) || \

681 ((
WAKEUP
è=ð
UART_WAKEUPMETHOD_ADDRESSMARK
))

	)

682 
	#IS_UART_BAUDRATE
(
BAUDRATE
è((BAUDRATEè< 10500001)

	)

683 
	#IS_UART_ADDRESS
(
ADDRESS
è((ADDRESSè<ð0xF)

	)

685 
	#UART_DIV_SAMPLING16
(
_PCLK_
, 
_BAUD_
è(((_PCLK_)*25)/(4*(_BAUD_)))

	)

686 
	#UART_DIVMANT_SAMPLING16
(
_PCLK_
, 
_BAUD_
è(
	`UART_DIV_SAMPLING16
((_PCLK_), (_BAUD_))/100)

	)

687 
	#UART_DIVFRAQ_SAMPLING16
(
_PCLK_
, 
_BAUD_
è(((
	`UART_DIV_SAMPLING16
((_PCLK_), (_BAUD_)è- (
	`UART_DIVMANT_SAMPLING16
((_PCLK_), (_BAUD_)è* 100)è* 16 + 50è/ 100)

	)

688 
	#UART_BRR_SAMPLING16
(
_PCLK_
, 
_BAUD_
è((
	`UART_DIVMANT_SAMPLING16
((_PCLK_), (_BAUD_)è<< 4)|(
	`UART_DIVFRAQ_SAMPLING16
((_PCLK_), (_BAUD_)è& 0x0F))

	)

690 
	#UART_DIV_SAMPLING8
(
_PCLK_
, 
_BAUD_
è(((_PCLK_)*25)/(2*(_BAUD_)))

	)

691 
	#UART_DIVMANT_SAMPLING8
(
_PCLK_
, 
_BAUD_
è(
	`UART_DIV_SAMPLING8
((_PCLK_), (_BAUD_))/100)

	)

692 
	#UART_DIVFRAQ_SAMPLING8
(
_PCLK_
, 
_BAUD_
è(((
	`UART_DIV_SAMPLING8
((_PCLK_), (_BAUD_)è- (
	`UART_DIVMANT_SAMPLING8
((_PCLK_), (_BAUD_)è* 100)è* 16 + 50è/ 100)

	)

693 
	#UART_BRR_SAMPLING8
(
_PCLK_
, 
_BAUD_
è((
	`UART_DIVMANT_SAMPLING8
((_PCLK_), (_BAUD_)è<< 4)|(
	`UART_DIVFRAQ_SAMPLING8
((_PCLK_), (_BAUD_)è& 0x0F))

	)

716 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_usart.h

39 #iâdeà
__STM32F4xx_HAL_USART_H


40 
	#__STM32F4xx_HAL_USART_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
ušt32_t
 
BaudR©e
;

72 
ušt32_t
 
WÜdL’gth
;

75 
ušt32_t
 
StÝB™s
;

78 
ušt32_t
 
P¬™y
;

85 
ušt32_t
 
Mode
;

88 
ušt32_t
 
CLKPÞ¬™y
;

91 
ušt32_t
 
CLKPha£
;

94 
ušt32_t
 
CLKLa¡B™
;

97 }
	tUSART_In™Ty³Def
;

104 
HAL_USART_STATE_RESET
 = 0x00,

105 
HAL_USART_STATE_READY
 = 0x01,

106 
HAL_USART_STATE_BUSY
 = 0x02,

107 
HAL_USART_STATE_BUSY_TX
 = 0x12,

108 
HAL_USART_STATE_BUSY_RX
 = 0x22,

109 
HAL_USART_STATE_BUSY_TX_RX
 = 0x32,

110 
HAL_USART_STATE_TIMEOUT
 = 0x03,

111 
HAL_USART_STATE_ERROR
 = 0x04

112 }
	tHAL_USART_S‹Ty³Def
;

119 
USART_Ty³Def
 *
In¡ªû
;

121 
USART_In™Ty³Def
 
In™
;

123 
ušt8_t
 *
pTxBuffPŒ
;

125 
ušt16_t
 
TxXãrSize
;

127 
__IO
 
ušt16_t
 
TxXãrCouÁ
;

129 
ušt8_t
 *
pRxBuffPŒ
;

131 
ušt16_t
 
RxXãrSize
;

133 
__IO
 
ušt16_t
 
RxXãrCouÁ
;

135 
DMA_HªdËTy³Def
 *
hdm©x
;

137 
DMA_HªdËTy³Def
 *
hdm¬x
;

139 
HAL_LockTy³Def
 
Lock
;

141 
__IO
 
HAL_USART_S‹Ty³Def
 
S‹
;

143 
__IO
 
ušt32_t
 
E¼ÜCode
;

145 }
	tUSART_HªdËTy³Def
;

159 
	#HAL_USART_ERROR_NONE
 ((
ušt32_t
)0x00000000è

	)

160 
	#HAL_USART_ERROR_PE
 ((
ušt32_t
)0x00000001è

	)

161 
	#HAL_USART_ERROR_NE
 ((
ušt32_t
)0x00000002è

	)

162 
	#HAL_USART_ERROR_FE
 ((
ušt32_t
)0x00000004è

	)

163 
	#HAL_USART_ERROR_ORE
 ((
ušt32_t
)0x00000008è

	)

164 
	#HAL_USART_ERROR_DMA
 ((
ušt32_t
)0x00000010è

	)

172 
	#USART_WORDLENGTH_8B
 ((
ušt32_t
)0x00000000)

	)

173 
	#USART_WORDLENGTH_9B
 ((
ušt32_t
)
USART_CR1_M
)

	)

181 
	#USART_STOPBITS_1
 ((
ušt32_t
)0x00000000)

	)

182 
	#USART_STOPBITS_0_5
 ((
ušt32_t
)
USART_CR2_STOP_0
)

	)

183 
	#USART_STOPBITS_2
 ((
ušt32_t
)
USART_CR2_STOP_1
)

	)

184 
	#USART_STOPBITS_1_5
 ((
ušt32_t
)(
USART_CR2_STOP_0
 | 
USART_CR2_STOP_1
))

	)

192 
	#USART_PARITY_NONE
 ((
ušt32_t
)0x00000000)

	)

193 
	#USART_PARITY_EVEN
 ((
ušt32_t
)
USART_CR1_PCE
)

	)

194 
	#USART_PARITY_ODD
 ((
ušt32_t
)(
USART_CR1_PCE
 | 
USART_CR1_PS
))

	)

202 
	#USART_MODE_RX
 ((
ušt32_t
)
USART_CR1_RE
)

	)

203 
	#USART_MODE_TX
 ((
ušt32_t
)
USART_CR1_TE
)

	)

204 
	#USART_MODE_TX_RX
 ((
ušt32_t
)(
USART_CR1_TE
 |
USART_CR1_RE
))

	)

212 
	#USART_CLOCK_DISABLE
 ((
ušt32_t
)0x00000000)

	)

213 
	#USART_CLOCK_ENABLE
 ((
ušt32_t
)
USART_CR2_CLKEN
)

	)

221 
	#USART_POLARITY_LOW
 ((
ušt32_t
)0x00000000)

	)

222 
	#USART_POLARITY_HIGH
 ((
ušt32_t
)
USART_CR2_CPOL
)

	)

230 
	#USART_PHASE_1EDGE
 ((
ušt32_t
)0x00000000)

	)

231 
	#USART_PHASE_2EDGE
 ((
ušt32_t
)
USART_CR2_CPHA
)

	)

239 
	#USART_LASTBIT_DISABLE
 ((
ušt32_t
)0x00000000)

	)

240 
	#USART_LASTBIT_ENABLE
 ((
ušt32_t
)
USART_CR2_LBCL
)

	)

248 
	#USART_NACK_ENABLE
 ((
ušt32_t
)
USART_CR3_NACK
)

	)

249 
	#USART_NACK_DISABLE
 ((
ušt32_t
)0x00000000)

	)

259 
	#USART_FLAG_TXE
 ((
ušt32_t
)0x00000080)

	)

260 
	#USART_FLAG_TC
 ((
ušt32_t
)0x00000040)

	)

261 
	#USART_FLAG_RXNE
 ((
ušt32_t
)0x00000020)

	)

262 
	#USART_FLAG_IDLE
 ((
ušt32_t
)0x00000010)

	)

263 
	#USART_FLAG_ORE
 ((
ušt32_t
)0x00000008)

	)

264 
	#USART_FLAG_NE
 ((
ušt32_t
)0x00000004)

	)

265 
	#USART_FLAG_FE
 ((
ušt32_t
)0x00000002)

	)

266 
	#USART_FLAG_PE
 ((
ušt32_t
)0x00000001)

	)

281 
	#USART_IT_PE
 ((
ušt32_t
)(
USART_CR1_REG_INDEX
 << 28 | 
USART_CR1_PEIE
))

	)

282 
	#USART_IT_TXE
 ((
ušt32_t
)(
USART_CR1_REG_INDEX
 << 28 | 
USART_CR1_TXEIE
))

	)

283 
	#USART_IT_TC
 ((
ušt32_t
)(
USART_CR1_REG_INDEX
 << 28 | 
USART_CR1_TCIE
))

	)

284 
	#USART_IT_RXNE
 ((
ušt32_t
)(
USART_CR1_REG_INDEX
 << 28 | 
USART_CR1_RXNEIE
))

	)

285 
	#USART_IT_IDLE
 ((
ušt32_t
)(
USART_CR1_REG_INDEX
 << 28 | 
USART_CR1_IDLEIE
))

	)

287 
	#USART_IT_LBD
 ((
ušt32_t
)(
USART_CR2_REG_INDEX
 << 28 | 
USART_CR2_LBDIE
))

	)

289 
	#USART_IT_CTS
 ((
ušt32_t
)(
USART_CR3_REG_INDEX
 << 28 | 
USART_CR3_CTSIE
))

	)

290 
	#USART_IT_ERR
 ((
ušt32_t
)(
USART_CR3_REG_INDEX
 << 28 | 
USART_CR3_EIE
))

	)

309 
	#__HAL_USART_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_USART_STATE_RESET
)

	)

326 
	#__HAL_USART_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
 & (__FLAG__)è=ð(__FLAG__))

	)

347 
	#__HAL_USART_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(__FLAG__))

	)

354 
	#__HAL_USART_CLEAR_PEFLAG
(
__HANDLE__
) \

356 
__IO
 
ušt32_t
 
tm´eg
; \

357 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

358 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
DR
; \

359 
	`UNUSED
(
tm´eg
); \

360 } 0)

	)

367 
	#__HAL_USART_CLEAR_FEFLAG
(
__HANDLE__
è
	`__HAL_USART_CLEAR_PEFLAG
(__HANDLE__)

	)

374 
	#__HAL_USART_CLEAR_NEFLAG
(
__HANDLE__
è
	`__HAL_USART_CLEAR_PEFLAG
(__HANDLE__)

	)

381 
	#__HAL_USART_CLEAR_OREFLAG
(
__HANDLE__
è
	`__HAL_USART_CLEAR_PEFLAG
(__HANDLE__)

	)

388 
	#__HAL_USART_CLEAR_IDLEFLAG
(
__HANDLE__
è
	`__HAL_USART_CLEAR_PEFLAG
(__HANDLE__)

	)

404 
	#__HAL_USART_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((((__INTERRUPT__è>> 28è=ð1)? ((__HANDLE__)->
In¡ªû
->
CR1
 |ð((__INTERRUPT__è& 
USART_IT_MASK
)): \

405 (((
__INTERRUPT__
è>> 28è=ð2)? ((
__HANDLE__
)->
In¡ªû
->
CR2
 |ð((__INTERRUPT__è& 
USART_IT_MASK
)): \

406 ((
__HANDLE__
)->
In¡ªû
->
CR3
 |ð((
__INTERRUPT__
è& 
USART_IT_MASK
)))

	)

407 
	#__HAL_USART_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((((__INTERRUPT__è>> 28è=ð1)? ((__HANDLE__)->
In¡ªû
->
CR1
 &ð~((__INTERRUPT__è& 
USART_IT_MASK
)): \

408 (((
__INTERRUPT__
è>> 28è=ð2)? ((
__HANDLE__
)->
In¡ªû
->
CR2
 &ð~((__INTERRUPT__è& 
USART_IT_MASK
)): \

409 ((
__HANDLE__
)->
In¡ªû
->
CR3
 &ð~ ((
__INTERRUPT__
è& 
USART_IT_MASK
)))

	)

424 
	#__HAL_USART_GET_IT_SOURCE
(
__HANDLE__
, 
__IT__
è(((((__IT__è>> 28è=ð1)? (__HANDLE__)->
In¡ªû
->
CR1
:(((((
ušt32_t
)(__IT__)) >> 28) == 2)? \

425 (
__HANDLE__
)->
In¡ªû
->
CR2
 : (__HANDLE__)->In¡ªû->
CR3
)è& (((
ušt32_t
)(
__IT__
)è& 
USART_IT_MASK
))

	)

431 
	#__HAL_USART_ONE_BIT_SAMPLE_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR3
|ð
USART_CR3_ONEBIT
)

	)

437 
	#__HAL_USART_ONE_BIT_SAMPLE_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR3
 &ð(
ušt16_t
)~((ušt16_t)
USART_CR3_ONEBIT
))

	)

444 
	#__HAL_USART_ENABLE
(
__HANDLE__
èÐ(__HANDLE__)->
In¡ªû
->
CR1
 |ð
USART_CR1_UE
)

	)

451 
	#__HAL_USART_DISABLE
(
__HANDLE__
èÐ(__HANDLE__)->
In¡ªû
->
CR1
 &ð~
USART_CR1_UE
)

	)

465 
HAL_StusTy³Def
 
HAL_USART_In™
(
USART_HªdËTy³Def
 *
hu§¹
);

466 
HAL_StusTy³Def
 
HAL_USART_DeIn™
(
USART_HªdËTy³Def
 *
hu§¹
);

467 
HAL_USART_M¥In™
(
USART_HªdËTy³Def
 *
hu§¹
);

468 
HAL_USART_M¥DeIn™
(
USART_HªdËTy³Def
 *
hu§¹
);

477 
HAL_StusTy³Def
 
HAL_USART_T¿nsm™
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt8_t
 *
pTxD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

478 
HAL_StusTy³Def
 
HAL_USART_Reûive
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt8_t
 *
pRxD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

479 
HAL_StusTy³Def
 
HAL_USART_T¿nsm™Reûive
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

480 
HAL_StusTy³Def
 
HAL_USART_T¿nsm™_IT
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt8_t
 *
pTxD©a
, 
ušt16_t
 
Size
);

481 
HAL_StusTy³Def
 
HAL_USART_Reûive_IT
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt8_t
 *
pRxD©a
, 
ušt16_t
 
Size
);

482 
HAL_StusTy³Def
 
HAL_USART_T¿nsm™Reûive_IT
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
);

483 
HAL_StusTy³Def
 
HAL_USART_T¿nsm™_DMA
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt8_t
 *
pTxD©a
, 
ušt16_t
 
Size
);

484 
HAL_StusTy³Def
 
HAL_USART_Reûive_DMA
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt8_t
 *
pRxD©a
, 
ušt16_t
 
Size
);

485 
HAL_StusTy³Def
 
HAL_USART_T¿nsm™Reûive_DMA
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
);

486 
HAL_StusTy³Def
 
HAL_USART_DMAPau£
(
USART_HªdËTy³Def
 *
hu§¹
);

487 
HAL_StusTy³Def
 
HAL_USART_DMAResume
(
USART_HªdËTy³Def
 *
hu§¹
);

488 
HAL_StusTy³Def
 
HAL_USART_DMAStÝ
(
USART_HªdËTy³Def
 *
hu§¹
);

489 
HAL_USART_IRQHªdËr
(
USART_HªdËTy³Def
 *
hu§¹
);

490 
HAL_USART_TxC¶tC®lback
(
USART_HªdËTy³Def
 *
hu§¹
);

491 
HAL_USART_TxH®fC¶tC®lback
(
USART_HªdËTy³Def
 *
hu§¹
);

492 
HAL_USART_RxC¶tC®lback
(
USART_HªdËTy³Def
 *
hu§¹
);

493 
HAL_USART_RxH®fC¶tC®lback
(
USART_HªdËTy³Def
 *
hu§¹
);

494 
HAL_USART_TxRxC¶tC®lback
(
USART_HªdËTy³Def
 *
hu§¹
);

495 
HAL_USART_E¼ÜC®lback
(
USART_HªdËTy³Def
 *
hu§¹
);

504 
HAL_USART_S‹Ty³Def
 
HAL_USART_G‘S‹
(
USART_HªdËTy³Def
 *
hu§¹
);

505 
ušt32_t
 
HAL_USART_G‘E¼Ü
(
USART_HªdËTy³Def
 *
hu§¹
);

522 
	#USART_IT_MASK
 ((
ušt32_t
è
USART_CR1_PEIE
 | 
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
 | 
USART_CR1_RXNEIE
 | \

523 
USART_CR1_IDLEIE
 | 
USART_CR2_LBDIE
 | 
USART_CR3_CTSIE
 | 
USART_CR3_EIE
 )

	)

526 
	#USART_CR1_REG_INDEX
 1

	)

527 
	#USART_CR2_REG_INDEX
 2

	)

528 
	#USART_CR3_REG_INDEX
 3

	)

537 
	#IS_USART_NACK_STATE
(
NACK
è(((NACKè=ð
USART_NACK_ENABLE
) || \

538 ((
NACK
è=ð
USART_NACK_DISABLE
))

	)

539 
	#IS_USART_LASTBIT
(
LASTBIT
è(((LASTBITè=ð
USART_LASTBIT_DISABLE
) || \

540 ((
LASTBIT
è=ð
USART_LASTBIT_ENABLE
))

	)

541 
	#IS_USART_PHASE
(
CPHA
è(((CPHAè=ð
USART_PHASE_1EDGE
è|| ((CPHAè=ð
USART_PHASE_2EDGE
))

	)

542 
	#IS_USART_POLARITY
(
CPOL
è(((CPOLè=ð
USART_POLARITY_LOW
è|| ((CPOLè=ð
USART_POLARITY_HIGH
))

	)

543 
	#IS_USART_CLOCK
(
CLOCK
è(((CLOCKè=ð
USART_CLOCK_DISABLE
) || \

544 ((
CLOCK
è=ð
USART_CLOCK_ENABLE
))

	)

545 
	#IS_USART_WORD_LENGTH
(
LENGTH
è(((LENGTHè=ð
USART_WORDLENGTH_8B
) || \

546 ((
LENGTH
è=ð
USART_WORDLENGTH_9B
))

	)

547 
	#IS_USART_STOPBITS
(
STOPBITS
è(((STOPBITSè=ð
USART_STOPBITS_1
) || \

548 ((
STOPBITS
è=ð
USART_STOPBITS_0_5
) || \

549 ((
STOPBITS
è=ð
USART_STOPBITS_1_5
) || \

550 ((
STOPBITS
è=ð
USART_STOPBITS_2
))

	)

551 
	#IS_USART_PARITY
(
PARITY
è(((PARITYè=ð
USART_PARITY_NONE
) || \

552 ((
PARITY
è=ð
USART_PARITY_EVEN
) || \

553 ((
PARITY
è=ð
USART_PARITY_ODD
))

	)

554 
	#IS_USART_MODE
(
MODE
è((((MODEè& (
ušt32_t
)0xFFF3è=ð0x00è&& ((MODEè!ð(ušt32_t)0x00))

	)

555 
	#IS_USART_BAUDRATE
(
BAUDRATE
è((BAUDRATEè< 10500001)

	)

557 
	#USART_DIV
(
_PCLK_
, 
_BAUD_
è(((_PCLK_)*25)/(2*(_BAUD_)))

	)

558 
	#USART_DIVMANT
(
_PCLK_
, 
_BAUD_
è(
	`USART_DIV
((_PCLK_), (_BAUD_))/100)

	)

559 
	#USART_DIVFRAQ
(
_PCLK_
, 
_BAUD_
è(((
	`USART_DIV
((_PCLK_), (_BAUD_)è- (
	`USART_DIVMANT
((_PCLK_), (_BAUD_)è* 100)è* 16 + 50è/ 100)

	)

560 
	#USART_BRR
(
_PCLK_
, 
_BAUD_
è((
	`USART_DIVMANT
((_PCLK_), (_BAUD_)è<< 4)|(
	`USART_DIVFRAQ
((_PCLK_), (_BAUD_)è& 0x0F))

	)

582 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_wwdg.h

39 #iâdeà
__STM32F4xx_HAL_WWDG_H


40 
	#__STM32F4xx_HAL_WWDG_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

67 
HAL_WWDG_STATE_RESET
 = 0x00,

68 
HAL_WWDG_STATE_READY
 = 0x01,

69 
HAL_WWDG_STATE_BUSY
 = 0x02,

70 
HAL_WWDG_STATE_TIMEOUT
 = 0x03,

71 
HAL_WWDG_STATE_ERROR
 = 0x04

72 }
	tHAL_WWDG_S‹Ty³Def
;

79 
ušt32_t
 
P»sÿËr
;

82 
ušt32_t
 
Wšdow
;

85 
ušt32_t
 
CouÁ”
;

88 }
	tWWDG_In™Ty³Def
;

95 
WWDG_Ty³Def
 *
In¡ªû
;

97 
WWDG_In™Ty³Def
 
In™
;

99 
HAL_LockTy³Def
 
Lock
;

101 
__IO
 
HAL_WWDG_S‹Ty³Def
 
S‹
;

103 }
	tWWDG_HªdËTy³Def
;

116 
	#WWDG_IT_EWI
 
WWDG_CFR_EWI


	)

125 
	#WWDG_FLAG_EWIF
 
WWDG_SR_EWIF


	)

133 
	#WWDG_PRESCALER_1
 ((
ušt32_t
)0x00000000è

	)

134 
	#WWDG_PRESCALER_2
 
WWDG_CFR_WDGTB0


	)

135 
	#WWDG_PRESCALER_4
 
WWDG_CFR_WDGTB1


	)

136 
	#WWDG_PRESCALER_8
 
WWDG_CFR_WDGTB


	)

154 
	#__HAL_WWDG_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_WWDG_STATE_RESET
)

	)

161 
	#__HAL_WWDG_ENABLE
(
__HANDLE__
è
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CR
, 
WWDG_CR_WDGA
)

	)

170 
	#__HAL_WWDG_DISABLE
(
__HANDLE__
è

	)

180 
	#__HAL_WWDG_GET_IT
(
__HANDLE__
, 
__INTERRUPT__
è
	`__HAL_WWDG_GET_FLAG
((__HANDLE__),(__INTERRUPT__))

	)

189 
	#__HAL_WWDG_CLEAR_IT
(
__HANDLE__
, 
__INTERRUPT__
è
	`__HAL_WWDG_CLEAR_FLAG
((__HANDLE__), (__INTERRUPT__))

	)

200 
	#__HAL_WWDG_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CFR
, (__INTERRUPT__))

	)

212 
	#__HAL_WWDG_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è

	)

222 
	#__HAL_WWDG_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
 & (__FLAG__)è=ð(__FLAG__))

	)

232 
	#__HAL_WWDG_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
èð~(__FLAG__))

	)

241 
	#__HAL_WWDG_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
CFR
 & (__INTERRUPT__)è=ð(__INTERRUPT__))

	)

256 
HAL_StusTy³Def
 
HAL_WWDG_In™
(
WWDG_HªdËTy³Def
 *
hwwdg
);

257 
HAL_StusTy³Def
 
HAL_WWDG_DeIn™
(
WWDG_HªdËTy³Def
 *
hwwdg
);

258 
HAL_WWDG_M¥In™
(
WWDG_HªdËTy³Def
 *
hwwdg
);

259 
HAL_WWDG_M¥DeIn™
(
WWDG_HªdËTy³Def
 *
hwwdg
);

260 
HAL_WWDG_WakeupC®lback
(
WWDG_HªdËTy³Def
* 
hwwdg
);

269 
HAL_StusTy³Def
 
HAL_WWDG_S¹
(
WWDG_HªdËTy³Def
 *
hwwdg
);

270 
HAL_StusTy³Def
 
HAL_WWDG_S¹_IT
(
WWDG_HªdËTy³Def
 *
hwwdg
);

271 
HAL_StusTy³Def
 
HAL_WWDG_Reäesh
(
WWDG_HªdËTy³Def
 *
hwwdg
, 
ušt32_t
 
CouÁ”
);

272 
HAL_WWDG_IRQHªdËr
(
WWDG_HªdËTy³Def
 *
hwwdg
);

281 
HAL_WWDG_S‹Ty³Def
 
HAL_WWDG_G‘S‹
(
WWDG_HªdËTy³Def
 *
hwwdg
);

303 
	#WWDG_CFR_BASE
 (
ušt32_t
)(
WWDG_BASE
 + 0x04)

	)

317 
	#IS_WWDG_PRESCALER
(
__PRESCALER__
è(((__PRESCALER__è=ð
WWDG_PRESCALER_1
) || \

318 ((
__PRESCALER__
è=ð
WWDG_PRESCALER_2
) || \

319 ((
__PRESCALER__
è=ð
WWDG_PRESCALER_4
) || \

320 ((
__PRESCALER__
è=ð
WWDG_PRESCALER_8
))

	)

321 
	#IS_WWDG_WINDOW
(
__WINDOW__
è((__WINDOW__è<ð0x7F)

	)

322 
	#IS_WWDG_COUNTER
(
__COUNTER__
è(((__COUNTER__è>ð0x40è&& ((__COUNTER__è<ð0x7F))

	)

343 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_fmc.h

39 #iâdeà
__STM32F4xx_LL_FMC_H


40 
	#__STM32F4xx_LL_FMC_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

56 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

57 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

68 
ušt32_t
 
NSBªk
;

71 
ušt32_t
 
D©aAdd»ssMux
;

75 
ušt32_t
 
MemÜyTy³
;

79 
ušt32_t
 
MemÜyD©aWidth
;

82 
ušt32_t
 
Bur¡AcûssMode
;

86 
ušt32_t
 
Wa™SigÇlPÞ¬™y
;

90 
ušt32_t
 
W¿pMode
;

95 
ušt32_t
 
Wa™SigÇlAùive
;

100 
ušt32_t
 
Wr™eO³¿tiÚ
;

103 
ušt32_t
 
Wa™SigÇl
;

107 
ušt32_t
 
Ex‹ndedMode
;

110 
ušt32_t
 
AsynchrÚousWa™
;

114 
ušt32_t
 
Wr™eBur¡
;

117 
ušt32_t
 
CÚtšuousClock
;

122 
ušt32_t
 
Wr™eFifo
;

128 
ušt32_t
 
PageSize
;

132 }
	tFMC_NORSRAM_In™Ty³Def
;

139 
ušt32_t
 
Add»ssS‘upTime
;

144 
ušt32_t
 
Add»ssHÞdTime
;

149 
ušt32_t
 
D©aS‘upTime
;

155 
ušt32_t
 
BusTuºAroundDu¿tiÚ
;

160 
ušt32_t
 
CLKDivisiÚ
;

165 
ušt32_t
 
D©aL©’cy
;

173 
ušt32_t
 
AcûssMode
;

175 }
	tFMC_NORSRAM_TimšgTy³Def
;

182 
ušt32_t
 
NªdBªk
;

185 
ušt32_t
 
Wa™ã©u»
;

188 
ušt32_t
 
MemÜyD©aWidth
;

191 
ušt32_t
 
EccComputiÚ
;

194 
ušt32_t
 
ECCPageSize
;

197 
ušt32_t
 
TCLRS‘upTime
;

201 
ušt32_t
 
TARS‘upTime
;

204 }
	tFMC_NAND_In™Ty³Def
;

211 
ušt32_t
 
S‘upTime
;

217 
ušt32_t
 
Wa™S‘upTime
;

223 
ušt32_t
 
HÞdS‘upTime
;

230 
ušt32_t
 
HiZS‘upTime
;

235 }
	tFMC_NAND_PCC_TimšgTy³Def
;

242 
ušt32_t
 
Wa™ã©u»
;

245 
ušt32_t
 
TCLRS‘upTime
;

249 
ušt32_t
 
TARS‘upTime
;

252 }
	tFMC_PCCARD_In™Ty³Def
;

259 
ušt32_t
 
SDBªk
;

262 
ušt32_t
 
CÞumnB™sNumb”
;

265 
ušt32_t
 
RowB™sNumb”
;

268 
ušt32_t
 
MemÜyD©aWidth
;

271 
ušt32_t
 
IÁ”ÇlBªkNumb”
;

274 
ušt32_t
 
CASL©’cy
;

277 
ušt32_t
 
Wr™ePrÙeùiÚ
;

280 
ušt32_t
 
SDClockP”iod
;

284 
ušt32_t
 
R—dBur¡
;

288 
ušt32_t
 
R—dPeD–ay
;

290 }
	tFMC_SDRAM_In™Ty³Def
;

297 
ušt32_t
 
LßdToAùiveD–ay
;

301 
ušt32_t
 
Ex™S–fReäeshD–ay
;

305 
ušt32_t
 
S–fReäeshTime
;

309 
ušt32_t
 
RowCyþeD–ay
;

314 
ušt32_t
 
Wr™eRecov”yTime
;

317 
ušt32_t
 
RPD–ay
;

321 
ušt32_t
 
RCDD–ay
;

324 }
	tFMC_SDRAM_TimšgTy³Def
;

331 
ušt32_t
 
CommªdMode
;

334 
ušt32_t
 
CommªdT¬g‘
;

337 
ušt32_t
 
AutoReäeshNumb”
;

340 
ušt32_t
 
ModeRegi¡”Defš™iÚ
;

341 }
	tFMC_SDRAM_CommªdTy³Def
;

357 
	#FMC_NORSRAM_BANK1
 ((
ušt32_t
)0x00000000)

	)

358 
	#FMC_NORSRAM_BANK2
 ((
ušt32_t
)0x00000002)

	)

359 
	#FMC_NORSRAM_BANK3
 ((
ušt32_t
)0x00000004)

	)

360 
	#FMC_NORSRAM_BANK4
 ((
ušt32_t
)0x00000006)

	)

368 
	#FMC_DATA_ADDRESS_MUX_DISABLE
 ((
ušt32_t
)0x00000000)

	)

369 
	#FMC_DATA_ADDRESS_MUX_ENABLE
 ((
ušt32_t
)0x00000002)

	)

377 
	#FMC_MEMORY_TYPE_SRAM
 ((
ušt32_t
)0x00000000)

	)

378 
	#FMC_MEMORY_TYPE_PSRAM
 ((
ušt32_t
)0x00000004)

	)

379 
	#FMC_MEMORY_TYPE_NOR
 ((
ušt32_t
)0x00000008)

	)

387 
	#FMC_NORSRAM_MEM_BUS_WIDTH_8
 ((
ušt32_t
)0x00000000)

	)

388 
	#FMC_NORSRAM_MEM_BUS_WIDTH_16
 ((
ušt32_t
)0x00000010)

	)

389 
	#FMC_NORSRAM_MEM_BUS_WIDTH_32
 ((
ušt32_t
)0x00000020)

	)

397 
	#FMC_NORSRAM_FLASH_ACCESS_ENABLE
 ((
ušt32_t
)0x00000040)

	)

398 
	#FMC_NORSRAM_FLASH_ACCESS_DISABLE
 ((
ušt32_t
)0x00000000)

	)

406 
	#FMC_BURST_ACCESS_MODE_DISABLE
 ((
ušt32_t
)0x00000000)

	)

407 
	#FMC_BURST_ACCESS_MODE_ENABLE
 ((
ušt32_t
)0x00000100)

	)

415 
	#FMC_WAIT_SIGNAL_POLARITY_LOW
 ((
ušt32_t
)0x00000000)

	)

416 
	#FMC_WAIT_SIGNAL_POLARITY_HIGH
 ((
ušt32_t
)0x00000200)

	)

426 
	#FMC_WRAP_MODE_DISABLE
 ((
ušt32_t
)0x00000000)

	)

427 
	#FMC_WRAP_MODE_ENABLE
 ((
ušt32_t
)0x00000400)

	)

435 
	#FMC_WAIT_TIMING_BEFORE_WS
 ((
ušt32_t
)0x00000000)

	)

436 
	#FMC_WAIT_TIMING_DURING_WS
 ((
ušt32_t
)0x00000800)

	)

444 
	#FMC_WRITE_OPERATION_DISABLE
 ((
ušt32_t
)0x00000000)

	)

445 
	#FMC_WRITE_OPERATION_ENABLE
 ((
ušt32_t
)0x00001000)

	)

453 
	#FMC_WAIT_SIGNAL_DISABLE
 ((
ušt32_t
)0x00000000)

	)

454 
	#FMC_WAIT_SIGNAL_ENABLE
 ((
ušt32_t
)0x00002000)

	)

462 
	#FMC_EXTENDED_MODE_DISABLE
 ((
ušt32_t
)0x00000000)

	)

463 
	#FMC_EXTENDED_MODE_ENABLE
 ((
ušt32_t
)0x00004000)

	)

471 
	#FMC_ASYNCHRONOUS_WAIT_DISABLE
 ((
ušt32_t
)0x00000000)

	)

472 
	#FMC_ASYNCHRONOUS_WAIT_ENABLE
 ((
ušt32_t
)0x00008000)

	)

481 
	#FMC_PAGE_SIZE_NONE
 ((
ušt32_t
)0x00000000)

	)

482 
	#FMC_PAGE_SIZE_128
 ((
ušt32_t
)
FMC_BCR1_CPSIZE_0
)

	)

483 
	#FMC_PAGE_SIZE_256
 ((
ušt32_t
)
FMC_BCR1_CPSIZE_1
)

	)

484 
	#FMC_PAGE_SIZE_1024
 ((
ušt32_t
)
FMC_BCR1_CPSIZE_2
)

	)

493 
	#FMC_WRITE_FIFO_DISABLE
 ((
ušt32_t
)0x00000000)

	)

494 
	#FMC_WRITE_FIFO_ENABLE
 ((
ušt32_t
)
FMC_BCR1_WFDIS
)

	)

502 
	#FMC_WRITE_BURST_DISABLE
 ((
ušt32_t
)0x00000000)

	)

503 
	#FMC_WRITE_BURST_ENABLE
 ((
ušt32_t
)0x00080000)

	)

511 
	#FMC_CONTINUOUS_CLOCK_SYNC_ONLY
 ((
ušt32_t
)0x00000000)

	)

512 
	#FMC_CONTINUOUS_CLOCK_SYNC_ASYNC
 ((
ušt32_t
)0x00100000)

	)

520 
	#FMC_ACCESS_MODE_A
 ((
ušt32_t
)0x00000000)

	)

521 
	#FMC_ACCESS_MODE_B
 ((
ušt32_t
)0x10000000)

	)

522 
	#FMC_ACCESS_MODE_C
 ((
ušt32_t
)0x20000000)

	)

523 
	#FMC_ACCESS_MODE_D
 ((
ušt32_t
)0x30000000)

	)

538 
	#FMC_NAND_BANK2
 ((
ušt32_t
)0x00000010)

	)

539 
	#FMC_NAND_BANK3
 ((
ušt32_t
)0x00000100)

	)

547 
	#FMC_NAND_PCC_WAIT_FEATURE_DISABLE
 ((
ušt32_t
)0x00000000)

	)

548 
	#FMC_NAND_PCC_WAIT_FEATURE_ENABLE
 ((
ušt32_t
)0x00000002)

	)

556 
	#FMC_PCR_MEMORY_TYPE_PCCARD
 ((
ušt32_t
)0x00000000)

	)

557 
	#FMC_PCR_MEMORY_TYPE_NAND
 ((
ušt32_t
)0x00000008)

	)

565 
	#FMC_NAND_PCC_MEM_BUS_WIDTH_8
 ((
ušt32_t
)0x00000000)

	)

566 
	#FMC_NAND_PCC_MEM_BUS_WIDTH_16
 ((
ušt32_t
)0x00000010)

	)

574 
	#FMC_NAND_ECC_DISABLE
 ((
ušt32_t
)0x00000000)

	)

575 
	#FMC_NAND_ECC_ENABLE
 ((
ušt32_t
)0x00000040)

	)

583 
	#FMC_NAND_ECC_PAGE_SIZE_256BYTE
 ((
ušt32_t
)0x00000000)

	)

584 
	#FMC_NAND_ECC_PAGE_SIZE_512BYTE
 ((
ušt32_t
)0x00020000)

	)

585 
	#FMC_NAND_ECC_PAGE_SIZE_1024BYTE
 ((
ušt32_t
)0x00040000)

	)

586 
	#FMC_NAND_ECC_PAGE_SIZE_2048BYTE
 ((
ušt32_t
)0x00060000)

	)

587 
	#FMC_NAND_ECC_PAGE_SIZE_4096BYTE
 ((
ušt32_t
)0x00080000)

	)

588 
	#FMC_NAND_ECC_PAGE_SIZE_8192BYTE
 ((
ušt32_t
)0x000A0000)

	)

603 
	#FMC_SDRAM_BANK1
 ((
ušt32_t
)0x00000000)

	)

604 
	#FMC_SDRAM_BANK2
 ((
ušt32_t
)0x00000001)

	)

612 
	#FMC_SDRAM_COLUMN_BITS_NUM_8
 ((
ušt32_t
)0x00000000)

	)

613 
	#FMC_SDRAM_COLUMN_BITS_NUM_9
 ((
ušt32_t
)0x00000001)

	)

614 
	#FMC_SDRAM_COLUMN_BITS_NUM_10
 ((
ušt32_t
)0x00000002)

	)

615 
	#FMC_SDRAM_COLUMN_BITS_NUM_11
 ((
ušt32_t
)0x00000003)

	)

623 
	#FMC_SDRAM_ROW_BITS_NUM_11
 ((
ušt32_t
)0x00000000)

	)

624 
	#FMC_SDRAM_ROW_BITS_NUM_12
 ((
ušt32_t
)0x00000004)

	)

625 
	#FMC_SDRAM_ROW_BITS_NUM_13
 ((
ušt32_t
)0x00000008)

	)

633 
	#FMC_SDRAM_MEM_BUS_WIDTH_8
 ((
ušt32_t
)0x00000000)

	)

634 
	#FMC_SDRAM_MEM_BUS_WIDTH_16
 ((
ušt32_t
)0x00000010)

	)

635 
	#FMC_SDRAM_MEM_BUS_WIDTH_32
 ((
ušt32_t
)0x00000020)

	)

643 
	#FMC_SDRAM_INTERN_BANKS_NUM_2
 ((
ušt32_t
)0x00000000)

	)

644 
	#FMC_SDRAM_INTERN_BANKS_NUM_4
 ((
ušt32_t
)0x00000040)

	)

652 
	#FMC_SDRAM_CAS_LATENCY_1
 ((
ušt32_t
)0x00000080)

	)

653 
	#FMC_SDRAM_CAS_LATENCY_2
 ((
ušt32_t
)0x00000100)

	)

654 
	#FMC_SDRAM_CAS_LATENCY_3
 ((
ušt32_t
)0x00000180)

	)

662 
	#FMC_SDRAM_WRITE_PROTECTION_DISABLE
 ((
ušt32_t
)0x00000000)

	)

663 
	#FMC_SDRAM_WRITE_PROTECTION_ENABLE
 ((
ušt32_t
)0x00000200)

	)

672 
	#FMC_SDRAM_CLOCK_DISABLE
 ((
ušt32_t
)0x00000000)

	)

673 
	#FMC_SDRAM_CLOCK_PERIOD_2
 ((
ušt32_t
)0x00000800)

	)

674 
	#FMC_SDRAM_CLOCK_PERIOD_3
 ((
ušt32_t
)0x00000C00)

	)

682 
	#FMC_SDRAM_RBURST_DISABLE
 ((
ušt32_t
)0x00000000)

	)

683 
	#FMC_SDRAM_RBURST_ENABLE
 ((
ušt32_t
)0x00001000)

	)

691 
	#FMC_SDRAM_RPIPE_DELAY_0
 ((
ušt32_t
)0x00000000)

	)

692 
	#FMC_SDRAM_RPIPE_DELAY_1
 ((
ušt32_t
)0x00002000)

	)

693 
	#FMC_SDRAM_RPIPE_DELAY_2
 ((
ušt32_t
)0x00004000)

	)

701 
	#FMC_SDRAM_CMD_NORMAL_MODE
 ((
ušt32_t
)0x00000000)

	)

702 
	#FMC_SDRAM_CMD_CLK_ENABLE
 ((
ušt32_t
)0x00000001)

	)

703 
	#FMC_SDRAM_CMD_PALL
 ((
ušt32_t
)0x00000002)

	)

704 
	#FMC_SDRAM_CMD_AUTOREFRESH_MODE
 ((
ušt32_t
)0x00000003)

	)

705 
	#FMC_SDRAM_CMD_LOAD_MODE
 ((
ušt32_t
)0x00000004)

	)

706 
	#FMC_SDRAM_CMD_SELFREFRESH_MODE
 ((
ušt32_t
)0x00000005)

	)

707 
	#FMC_SDRAM_CMD_POWERDOWN_MODE
 ((
ušt32_t
)0x00000006)

	)

715 
	#FMC_SDRAM_CMD_TARGET_BANK2
 
FMC_SDCMR_CTB2


	)

716 
	#FMC_SDRAM_CMD_TARGET_BANK1
 
FMC_SDCMR_CTB1


	)

717 
	#FMC_SDRAM_CMD_TARGET_BANK1_2
 ((
ušt32_t
)0x00000018)

	)

725 
	#FMC_SDRAM_NORMAL_MODE
 ((
ušt32_t
)0x00000000)

	)

726 
	#FMC_SDRAM_SELF_REFRESH_MODE
 
FMC_SDSR_MODES1_0


	)

727 
	#FMC_SDRAM_POWER_DOWN_MODE
 
FMC_SDSR_MODES1_1


	)

739 
	#FMC_IT_RISING_EDGE
 ((
ušt32_t
)0x00000008)

	)

740 
	#FMC_IT_LEVEL
 ((
ušt32_t
)0x00000010)

	)

741 
	#FMC_IT_FALLING_EDGE
 ((
ušt32_t
)0x00000020)

	)

742 
	#FMC_IT_REFRESH_ERROR
 ((
ušt32_t
)0x00004000)

	)

750 
	#FMC_FLAG_RISING_EDGE
 ((
ušt32_t
)0x00000001)

	)

751 
	#FMC_FLAG_LEVEL
 ((
ušt32_t
)0x00000002)

	)

752 
	#FMC_FLAG_FALLING_EDGE
 ((
ušt32_t
)0x00000004)

	)

753 
	#FMC_FLAG_FEMPT
 ((
ušt32_t
)0x00000040)

	)

754 
	#FMC_SDRAM_FLAG_REFRESH_IT
 
FMC_SDSR_RE


	)

755 
	#FMC_SDRAM_FLAG_BUSY
 
FMC_SDSR_BUSY


	)

756 
	#FMC_SDRAM_FLAG_REFRESH_ERROR
 
FMC_SDRTR_CRE


	)

764 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

765 
	#FMC_NAND_Ty³Def
 
FMC_Bªk3_Ty³Def


	)

767 
	#FMC_NAND_Ty³Def
 
FMC_Bªk2_3_Ty³Def


	)

768 
	#FMC_PCCARD_Ty³Def
 
FMC_Bªk4_Ty³Def


	)

770 
	#FMC_NORSRAM_Ty³Def
 
FMC_Bªk1_Ty³Def


	)

771 
	#FMC_NORSRAM_EXTENDED_Ty³Def
 
FMC_Bªk1E_Ty³Def


	)

772 
	#FMC_SDRAM_Ty³Def
 
FMC_Bªk5_6_Ty³Def


	)

775 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

776 
	#FMC_NAND_DEVICE
 
FMC_Bªk3


	)

778 
	#FMC_NAND_DEVICE
 
FMC_Bªk2_3


	)

779 
	#FMC_PCCARD_DEVICE
 
FMC_Bªk4


	)

781 
	#FMC_NORSRAM_DEVICE
 
FMC_Bªk1


	)

782 
	#FMC_NORSRAM_EXTENDED_DEVICE
 
FMC_Bªk1E


	)

783 
	#FMC_SDRAM_DEVICE
 
FMC_Bªk5_6


	)

807 
	#__FMC_NORSRAM_ENABLE
(
__INSTANCE__
, 
__BANK__
è((__INSTANCE__)->
BTCR
[(__BANK__)] |ð
FMC_BCR1_MBKEN
)

	)

815 
	#__FMC_NORSRAM_DISABLE
(
__INSTANCE__
, 
__BANK__
è((__INSTANCE__)->
BTCR
[(__BANK__)] &ð~
FMC_BCR1_MBKEN
)

	)

824 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

831 
	#__FMC_NAND_ENABLE
(
__INSTANCE__
, 
__BANK__
è((__INSTANCE__)->
PCR
 |ð
FMC_PCR_PBKEN
)

	)

839 
	#__FMC_NAND_DISABLE
(
__INSTANCE__
, 
__BANK__
è((__INSTANCE__)->
PCR
 &ð~
FMC_PCR_PBKEN
)

	)

847 
	#__FMC_NAND_ENABLE
(
__INSTANCE__
, 
__BANK__
è(((__BANK__è=ð
FMC_NAND_BANK2
)? ((__INSTANCE__)->
PCR2
 |ð
FMC_PCR2_PBKEN
): \

848 ((
__INSTANCE__
)->
PCR3
 |ð
FMC_PCR3_PBKEN
))

	)

856 
	#__FMC_NAND_DISABLE
(
__INSTANCE__
, 
__BANK__
è(((__BANK__è=ð
FMC_NAND_BANK2
)? ((__INSTANCE__)->
PCR2
 &ð~
FMC_PCR2_PBKEN
): \

857 ((
__INSTANCE__
)->
PCR3
 &ð~
FMC_PCR3_PBKEN
))

	)

863 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

873 
	#__FMC_PCCARD_ENABLE
(
__INSTANCE__
è((__INSTANCE__)->
PCR4
 |ð
FMC_PCR4_PBKEN
)

	)

880 
	#__FMC_PCCARD_DISABLE
(
__INSTANCE__
è((__INSTANCE__)->
PCR4
 &ð~
FMC_PCR4_PBKEN
)

	)

890 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

902 
	#__FMC_NAND_ENABLE_IT
(
__INSTANCE__
, 
__BANK__
, 
__INTERRUPT__
è((__INSTANCE__)->
SR
 |ð(__INTERRUPT__))

	)

915 
	#__FMC_NAND_DISABLE_IT
(
__INSTANCE__
, 
__BANK__
, 
__INTERRUPT__
è((__INSTANCE__)->
SR
 &ð~(__INTERRUPT__))

	)

929 
	#__FMC_NAND_GET_FLAG
(
__INSTANCE__
, 
__BANK__
, 
__FLAG__
è(((__INSTANCE__)->
SR
 &(__FLAG__)è=ð(__FLAG__))

	)

942 
	#__FMC_NAND_CLEAR_FLAG
(
__INSTANCE__
, 
__BANK__
, 
__FLAG__
è((__INSTANCE__)->
SR
 &ð~(__FLAG__))

	)

955 
	#__FMC_NAND_ENABLE_IT
(
__INSTANCE__
, 
__BANK__
, 
__INTERRUPT__
è(((__BANK__è=ð
FMC_NAND_BANK2
)? ((__INSTANCE__)->
SR2
 |= (__INTERRUPT__)): \

956 ((
__INSTANCE__
)->
SR3
 |ð(
__INTERRUPT__
)))

	)

969 
	#__FMC_NAND_DISABLE_IT
(
__INSTANCE__
, 
__BANK__
, 
__INTERRUPT__
è(((__BANK__è=ð
FMC_NAND_BANK2
)? ((__INSTANCE__)->
SR2
 &= ~(__INTERRUPT__)): \

970 ((
__INSTANCE__
)->
SR3
 &ð~(
__INTERRUPT__
)))

	)

984 
	#__FMC_NAND_GET_FLAG
(
__INSTANCE__
, 
__BANK__
, 
__FLAG__
è(((__BANK__è=ð
FMC_NAND_BANK2
)? (((__INSTANCE__)->
SR2
 &(__FLAG__)) == (__FLAG__)): \

985 (((
__INSTANCE__
)->
SR3
 &(
__FLAG__
)è=ð(__FLAG__)))

	)

998 
	#__FMC_NAND_CLEAR_FLAG
(
__INSTANCE__
, 
__BANK__
, 
__FLAG__
è(((__BANK__è=ð
FMC_NAND_BANK2
)? ((__INSTANCE__)->
SR2
 &= ~(__FLAG__)): \

999 ((
__INSTANCE__
)->
SR3
 &ð~(
__FLAG__
)))

	)

1002 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

1013 
	#__FMC_PCCARD_ENABLE_IT
(
__INSTANCE__
, 
__INTERRUPT__
è((__INSTANCE__)->
SR4
 |ð(__INTERRUPT__))

	)

1025 
	#__FMC_PCCARD_DISABLE_IT
(
__INSTANCE__
, 
__INTERRUPT__
è((__INSTANCE__)->
SR4
 &ð~(__INTERRUPT__))

	)

1038 
	#__FMC_PCCARD_GET_FLAG
(
__INSTANCE__
, 
__FLAG__
è(((__INSTANCE__)->
SR4
 &(__FLAG__)è=ð(__FLAG__))

	)

1051 
	#__FMC_PCCARD_CLEAR_FLAG
(
__INSTANCE__
, 
__FLAG__
è((__INSTANCE__)->
SR4
 &ð~(__FLAG__))

	)

1062 
	#__FMC_SDRAM_ENABLE_IT
(
__INSTANCE__
, 
__INTERRUPT__
è((__INSTANCE__)->
SDRTR
 |ð(__INTERRUPT__))

	)

1072 
	#__FMC_SDRAM_DISABLE_IT
(
__INSTANCE__
, 
__INTERRUPT__
è((__INSTANCE__)->
SDRTR
 &ð~(__INTERRUPT__))

	)

1084 
	#__FMC_SDRAM_GET_FLAG
(
__INSTANCE__
, 
__FLAG__
è(((__INSTANCE__)->
SDSR
 &(__FLAG__)è=ð(__FLAG__))

	)

1094 
	#__FMC_SDRAM_CLEAR_FLAG
(
__INSTANCE__
, 
__FLAG__
è((__INSTANCE__)->
SDRTR
 |ð(__FLAG__))

	)

1102 
	#IS_FMC_NORSRAM_BANK
(
BANK
è(((BANKè=ð
FMC_NORSRAM_BANK1
) || \

1103 ((
BANK
è=ð
FMC_NORSRAM_BANK2
) || \

1104 ((
BANK
è=ð
FMC_NORSRAM_BANK3
) || \

1105 ((
BANK
è=ð
FMC_NORSRAM_BANK4
))

	)

1107 
	#IS_FMC_MUX
(
__MUX__
è(((__MUX__è=ð
FMC_DATA_ADDRESS_MUX_DISABLE
) || \

1108 ((
__MUX__
è=ð
FMC_DATA_ADDRESS_MUX_ENABLE
))

	)

1110 
	#IS_FMC_MEMORY
(
__MEMORY__
è(((__MEMORY__è=ð
FMC_MEMORY_TYPE_SRAM
) || \

1111 ((
__MEMORY__
è=ð
FMC_MEMORY_TYPE_PSRAM
)|| \

1112 ((
__MEMORY__
è=ð
FMC_MEMORY_TYPE_NOR
))

	)

1114 
	#IS_FMC_NORSRAM_MEMORY_WIDTH
(
__WIDTH__
è(((__WIDTH__è=ð
FMC_NORSRAM_MEM_BUS_WIDTH_8
) || \

1115 ((
__WIDTH__
è=ð
FMC_NORSRAM_MEM_BUS_WIDTH_16
) || \

1116 ((
__WIDTH__
è=ð
FMC_NORSRAM_MEM_BUS_WIDTH_32
))

	)

1118 
	#IS_FMC_ACCESS_MODE
(
__MODE__
è(((__MODE__è=ð
FMC_ACCESS_MODE_A
) || \

1119 ((
__MODE__
è=ð
FMC_ACCESS_MODE_B
) || \

1120 ((
__MODE__
è=ð
FMC_ACCESS_MODE_C
) || \

1121 ((
__MODE__
è=ð
FMC_ACCESS_MODE_D
))

	)

1123 
	#IS_FMC_NAND_BANK
(
BANK
è(((BANKè=ð
FMC_NAND_BANK2
) || \

1124 ((
BANK
è=ð
FMC_NAND_BANK3
))

	)

1126 
	#IS_FMC_WAIT_FEATURE
(
FEATURE
è(((FEATUREè=ð
FMC_NAND_PCC_WAIT_FEATURE_DISABLE
) || \

1127 ((
FEATURE
è=ð
FMC_NAND_PCC_WAIT_FEATURE_ENABLE
))

	)

1129 
	#IS_FMC_NAND_MEMORY_WIDTH
(
WIDTH
è(((WIDTHè=ð
FMC_NAND_PCC_MEM_BUS_WIDTH_8
) || \

1130 ((
WIDTH
è=ð
FMC_NAND_PCC_MEM_BUS_WIDTH_16
))

	)

1132 
	#IS_FMC_ECC_STATE
(
STATE
è(((STATEè=ð
FMC_NAND_ECC_DISABLE
) || \

1133 ((
STATE
è=ð
FMC_NAND_ECC_ENABLE
))

	)

1135 
	#IS_FMC_ECCPAGE_SIZE
(
SIZE
è(((SIZEè=ð
FMC_NAND_ECC_PAGE_SIZE_256BYTE
) || \

1136 ((
SIZE
è=ð
FMC_NAND_ECC_PAGE_SIZE_512BYTE
) || \

1137 ((
SIZE
è=ð
FMC_NAND_ECC_PAGE_SIZE_1024BYTE
) || \

1138 ((
SIZE
è=ð
FMC_NAND_ECC_PAGE_SIZE_2048BYTE
) || \

1139 ((
SIZE
è=ð
FMC_NAND_ECC_PAGE_SIZE_4096BYTE
) || \

1140 ((
SIZE
è=ð
FMC_NAND_ECC_PAGE_SIZE_8192BYTE
))

	)

1142 
	#IS_FMC_TCLR_TIME
(
TIME
è((TIMEè<ð255)

	)

1144 
	#IS_FMC_TAR_TIME
(
TIME
è((TIMEè<ð255)

	)

1146 
	#IS_FMC_SETUP_TIME
(
TIME
è((TIMEè<ð255)

	)

1148 
	#IS_FMC_WAIT_TIME
(
TIME
è((TIMEè<ð255)

	)

1150 
	#IS_FMC_HOLD_TIME
(
TIME
è((TIMEè<ð255)

	)

1152 
	#IS_FMC_HIZ_TIME
(
TIME
è((TIMEè<ð255)

	)

1154 
	#IS_FMC_NORSRAM_DEVICE
(
__INSTANCE__
è((__INSTANCE__è=ð
FMC_NORSRAM_DEVICE
)

	)

1156 
	#IS_FMC_NORSRAM_EXTENDED_DEVICE
(
__INSTANCE__
è((__INSTANCE__è=ð
FMC_NORSRAM_EXTENDED_DEVICE
)

	)

1158 
	#IS_FMC_NAND_DEVICE
(
__INSTANCE__
è((__INSTANCE__è=ð
FMC_NAND_DEVICE
)

	)

1160 
	#IS_FMC_PCCARD_DEVICE
(
__INSTANCE__
è((__INSTANCE__è=ð
FMC_PCCARD_DEVICE
)

	)

1162 
	#IS_FMC_BURSTMODE
(
__STATE__
è(((__STATE__è=ð
FMC_BURST_ACCESS_MODE_DISABLE
) || \

1163 ((
__STATE__
è=ð
FMC_BURST_ACCESS_MODE_ENABLE
))

	)

1165 
	#IS_FMC_WAIT_POLARITY
(
__POLARITY__
è(((__POLARITY__è=ð
FMC_WAIT_SIGNAL_POLARITY_LOW
) || \

1166 ((
__POLARITY__
è=ð
FMC_WAIT_SIGNAL_POLARITY_HIGH
))

	)

1168 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

1169 
	#IS_FMC_WRAP_MODE
(
__MODE__
è(((__MODE__è=ð
FMC_WRAP_MODE_DISABLE
) || \

1170 ((
__MODE__
è=ð
FMC_WRAP_MODE_ENABLE
))

	)

1173 
	#IS_FMC_WAIT_SIGNAL_ACTIVE
(
__ACTIVE__
è(((__ACTIVE__è=ð
FMC_WAIT_TIMING_BEFORE_WS
) || \

1174 ((
__ACTIVE__
è=ð
FMC_WAIT_TIMING_DURING_WS
))

	)

1176 
	#IS_FMC_WRITE_OPERATION
(
__OPERATION__
è(((__OPERATION__è=ð
FMC_WRITE_OPERATION_DISABLE
) || \

1177 ((
__OPERATION__
è=ð
FMC_WRITE_OPERATION_ENABLE
))

	)

1179 
	#IS_FMC_WAITE_SIGNAL
(
__SIGNAL__
è(((__SIGNAL__è=ð
FMC_WAIT_SIGNAL_DISABLE
) || \

1180 ((
__SIGNAL__
è=ð
FMC_WAIT_SIGNAL_ENABLE
))

	)

1182 
	#IS_FMC_EXTENDED_MODE
(
__MODE__
è(((__MODE__è=ð
FMC_EXTENDED_MODE_DISABLE
) || \

1183 ((
__MODE__
è=ð
FMC_EXTENDED_MODE_ENABLE
))

	)

1185 
	#IS_FMC_ASYNWAIT
(
__STATE__
è(((__STATE__è=ð
FMC_ASYNCHRONOUS_WAIT_DISABLE
) || \

1186 ((
__STATE__
è=ð
FMC_ASYNCHRONOUS_WAIT_ENABLE
))

	)

1188 
	#IS_FMC_WRITE_BURST
(
__BURST__
è(((__BURST__è=ð
FMC_WRITE_BURST_DISABLE
) || \

1189 ((
__BURST__
è=ð
FMC_WRITE_BURST_ENABLE
))

	)

1191 
	#IS_FMC_CONTINOUS_CLOCK
(
CCLOCK
è(((CCLOCKè=ð
FMC_CONTINUOUS_CLOCK_SYNC_ONLY
) || \

1192 ((
CCLOCK
è=ð
FMC_CONTINUOUS_CLOCK_SYNC_ASYNC
))

	)

1194 
	#IS_FMC_ADDRESS_SETUP_TIME
(
__TIME__
è((__TIME__è<ð15)

	)

1196 
	#IS_FMC_ADDRESS_HOLD_TIME
(
__TIME__
è(((__TIME__è> 0è&& ((__TIME__è<ð15))

	)

1198 
	#IS_FMC_DATASETUP_TIME
(
__TIME__
è(((__TIME__è> 0è&& ((__TIME__è<ð255))

	)

1200 
	#IS_FMC_TURNAROUND_TIME
(
__TIME__
è((__TIME__è<ð15)

	)

1202 
	#IS_FMC_DATA_LATENCY
(
__LATENCY__
è(((__LATENCY__è> 1è&& ((__LATENCY__è<ð17))

	)

1204 
	#IS_FMC_CLK_DIV
(
DIV
è(((DIVè> 1è&& ((DIVè<ð16))

	)

1206 
	#IS_FMC_SDRAM_BANK
(
BANK
è(((BANKè=ð
FMC_SDRAM_BANK1
) || \

1207 ((
BANK
è=ð
FMC_SDRAM_BANK2
))

	)

1209 
	#IS_FMC_COLUMNBITS_NUMBER
(
COLUMN
è(((COLUMNè=ð
FMC_SDRAM_COLUMN_BITS_NUM_8
) || \

1210 ((
COLUMN
è=ð
FMC_SDRAM_COLUMN_BITS_NUM_9
) || \

1211 ((
COLUMN
è=ð
FMC_SDRAM_COLUMN_BITS_NUM_10
) || \

1212 ((
COLUMN
è=ð
FMC_SDRAM_COLUMN_BITS_NUM_11
))

	)

1214 
	#IS_FMC_ROWBITS_NUMBER
(
ROW
è(((ROWè=ð
FMC_SDRAM_ROW_BITS_NUM_11
) || \

1215 ((
ROW
è=ð
FMC_SDRAM_ROW_BITS_NUM_12
) || \

1216 ((
ROW
è=ð
FMC_SDRAM_ROW_BITS_NUM_13
))

	)

1218 
	#IS_FMC_SDMEMORY_WIDTH
(
WIDTH
è(((WIDTHè=ð
FMC_SDRAM_MEM_BUS_WIDTH_8
) || \

1219 ((
WIDTH
è=ð
FMC_SDRAM_MEM_BUS_WIDTH_16
) || \

1220 ((
WIDTH
è=ð
FMC_SDRAM_MEM_BUS_WIDTH_32
))

	)

1222 
	#IS_FMC_INTERNALBANK_NUMBER
(
NUMBER
è(((NUMBERè=ð
FMC_SDRAM_INTERN_BANKS_NUM_2
) || \

1223 ((
NUMBER
è=ð
FMC_SDRAM_INTERN_BANKS_NUM_4
))

	)

1226 
	#IS_FMC_CAS_LATENCY
(
LATENCY
è(((LATENCYè=ð
FMC_SDRAM_CAS_LATENCY_1
) || \

1227 ((
LATENCY
è=ð
FMC_SDRAM_CAS_LATENCY_2
) || \

1228 ((
LATENCY
è=ð
FMC_SDRAM_CAS_LATENCY_3
))

	)

1230 
	#IS_FMC_SDCLOCK_PERIOD
(
PERIOD
è(((PERIODè=ð
FMC_SDRAM_CLOCK_DISABLE
) || \

1231 ((
PERIOD
è=ð
FMC_SDRAM_CLOCK_PERIOD_2
) || \

1232 ((
PERIOD
è=ð
FMC_SDRAM_CLOCK_PERIOD_3
))

	)

1234 
	#IS_FMC_READ_BURST
(
RBURST
è(((RBURSTè=ð
FMC_SDRAM_RBURST_DISABLE
) || \

1235 ((
RBURST
è=ð
FMC_SDRAM_RBURST_ENABLE
))

	)

1238 
	#IS_FMC_READPIPE_DELAY
(
DELAY
è(((DELAYè=ð
FMC_SDRAM_RPIPE_DELAY_0
) || \

1239 ((
DELAY
è=ð
FMC_SDRAM_RPIPE_DELAY_1
) || \

1240 ((
DELAY
è=ð
FMC_SDRAM_RPIPE_DELAY_2
))

	)

1242 
	#IS_FMC_LOADTOACTIVE_DELAY
(
DELAY
è(((DELAYè> 0è&& ((DELAYè<ð16))

	)

1244 
	#IS_FMC_EXITSELFREFRESH_DELAY
(
DELAY
è(((DELAYè> 0è&& ((DELAYè<ð16))

	)

1246 
	#IS_FMC_SELFREFRESH_TIME
(
TIME
è(((TIMEè> 0è&& ((TIMEè<ð16))

	)

1248 
	#IS_FMC_ROWCYCLE_DELAY
(
DELAY
è(((DELAYè> 0è&& ((DELAYè<ð16))

	)

1250 
	#IS_FMC_WRITE_RECOVERY_TIME
(
TIME
è(((TIMEè> 0è&& ((TIMEè<ð16))

	)

1252 
	#IS_FMC_RP_DELAY
(
DELAY
è(((DELAYè> 0è&& ((DELAYè<ð16))

	)

1254 
	#IS_FMC_RCD_DELAY
(
DELAY
è(((DELAYè> 0è&& ((DELAYè<ð16))

	)

1256 
	#IS_FMC_COMMAND_MODE
(
COMMAND
è(((COMMANDè=ð
FMC_SDRAM_CMD_NORMAL_MODE
) || \

1257 ((
COMMAND
è=ð
FMC_SDRAM_CMD_CLK_ENABLE
) || \

1258 ((
COMMAND
è=ð
FMC_SDRAM_CMD_PALL
) || \

1259 ((
COMMAND
è=ð
FMC_SDRAM_CMD_AUTOREFRESH_MODE
) || \

1260 ((
COMMAND
è=ð
FMC_SDRAM_CMD_LOAD_MODE
) || \

1261 ((
COMMAND
è=ð
FMC_SDRAM_CMD_SELFREFRESH_MODE
) || \

1262 ((
COMMAND
è=ð
FMC_SDRAM_CMD_POWERDOWN_MODE
))

	)

1264 
	#IS_FMC_COMMAND_TARGET
(
TARGET
è(((TARGETè=ð
FMC_SDRAM_CMD_TARGET_BANK1
) || \

1265 ((
TARGET
è=ð
FMC_SDRAM_CMD_TARGET_BANK2
) || \

1266 ((
TARGET
è=ð
FMC_SDRAM_CMD_TARGET_BANK1_2
))

	)

1268 
	#IS_FMC_AUTOREFRESH_NUMBER
(
NUMBER
è(((NUMBERè> 0è&& ((NUMBERè<ð16))

	)

1270 
	#IS_FMC_MODE_REGISTER
(
CONTENT
è((CONTENTè<ð8191)

	)

1272 
	#IS_FMC_REFRESH_RATE
(
RATE
è((RATEè<ð8191)

	)

1274 
	#IS_FMC_SDRAM_DEVICE
(
INSTANCE
è((INSTANCEè=ð
FMC_SDRAM_DEVICE
)

	)

1276 
	#IS_FMC_WRITE_PROTECTION
(
WRITE
è(((WRITEè=ð
FMC_SDRAM_WRITE_PROTECTION_DISABLE
) || \

1277 ((
WRITE
è=ð
FMC_SDRAM_WRITE_PROTECTION_ENABLE
))

	)

1279 #ià
defšed
 (
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

1280 
	#IS_FMC_PAGESIZE
(
SIZE
è(((SIZEè=ð
FMC_PAGE_SIZE_NONE
) || \

1281 ((
SIZE
è=ð
FMC_PAGE_SIZE_128
) || \

1282 ((
SIZE
è=ð
FMC_PAGE_SIZE_256
) || \

1283 ((
SIZE
è=ð
FMC_PAGE_SIZE_1024
))

	)

1285 
	#IS_FMC_WRITE_FIFO
(
FIFO
è(((FIFOè=ð
FMC_WRITE_FIFO_DISABLE
) || \

1286 ((
FIFO
è=ð
FMC_WRITE_FIFO_ENABLE
))

	)

1308 
HAL_StusTy³Def
 
FMC_NORSRAM_In™
(
FMC_NORSRAM_Ty³Def
 *
Deviû
, 
FMC_NORSRAM_In™Ty³Def
 *
In™
);

1309 
HAL_StusTy³Def
 
FMC_NORSRAM_Timšg_In™
(
FMC_NORSRAM_Ty³Def
 *
Deviû
, 
FMC_NORSRAM_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
);

1310 
HAL_StusTy³Def
 
FMC_NORSRAM_Ex‹nded_Timšg_In™
(
FMC_NORSRAM_EXTENDED_Ty³Def
 *
Deviû
, 
FMC_NORSRAM_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
, ušt32_ˆ
Ex‹ndedMode
);

1311 
HAL_StusTy³Def
 
FMC_NORSRAM_DeIn™
(
FMC_NORSRAM_Ty³Def
 *
Deviû
, 
FMC_NORSRAM_EXTENDED_Ty³Def
 *
ExDeviû
, 
ušt32_t
 
Bªk
);

1319 
HAL_StusTy³Def
 
FMC_NORSRAM_Wr™eO³¿tiÚ_EÇbË
(
FMC_NORSRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

1320 
HAL_StusTy³Def
 
FMC_NORSRAM_Wr™eO³¿tiÚ_Di§bË
(
FMC_NORSRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

1334 
HAL_StusTy³Def
 
FMC_NAND_In™
(
FMC_NAND_Ty³Def
 *
Deviû
, 
FMC_NAND_In™Ty³Def
 *
In™
);

1335 
HAL_StusTy³Def
 
FMC_NAND_CommÚS·û_Timšg_In™
(
FMC_NAND_Ty³Def
 *
Deviû
, 
FMC_NAND_PCC_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
);

1336 
HAL_StusTy³Def
 
FMC_NAND_A‰ribu‹S·û_Timšg_In™
(
FMC_NAND_Ty³Def
 *
Deviû
, 
FMC_NAND_PCC_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
);

1337 
HAL_StusTy³Def
 
FMC_NAND_DeIn™
(
FMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

1345 
HAL_StusTy³Def
 
FMC_NAND_ECC_EÇbË
(
FMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

1346 
HAL_StusTy³Def
 
FMC_NAND_ECC_Di§bË
(
FMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

1347 
HAL_StusTy³Def
 
FMC_NAND_G‘ECC
(
FMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 *
ECCv®
, ušt32_ˆ
Bªk
, ušt32_ˆ
Timeout
);

1355 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

1362 
HAL_StusTy³Def
 
FMC_PCCARD_In™
(
FMC_PCCARD_Ty³Def
 *
Deviû
, 
FMC_PCCARD_In™Ty³Def
 *
In™
);

1363 
HAL_StusTy³Def
 
FMC_PCCARD_CommÚS·û_Timšg_In™
(
FMC_PCCARD_Ty³Def
 *
Deviû
, 
FMC_NAND_PCC_TimšgTy³Def
 *
Timšg
);

1364 
HAL_StusTy³Def
 
FMC_PCCARD_A‰ribu‹S·û_Timšg_In™
(
FMC_PCCARD_Ty³Def
 *
Deviû
, 
FMC_NAND_PCC_TimšgTy³Def
 *
Timšg
);

1365 
HAL_StusTy³Def
 
FMC_PCCARD_IOS·û_Timšg_In™
(
FMC_PCCARD_Ty³Def
 *
Deviû
, 
FMC_NAND_PCC_TimšgTy³Def
 *
Timšg
);

1366 
HAL_StusTy³Def
 
FMC_PCCARD_DeIn™
(
FMC_PCCARD_Ty³Def
 *
Deviû
);

1381 
HAL_StusTy³Def
 
FMC_SDRAM_In™
(
FMC_SDRAM_Ty³Def
 *
Deviû
, 
FMC_SDRAM_In™Ty³Def
 *
In™
);

1382 
HAL_StusTy³Def
 
FMC_SDRAM_Timšg_In™
(
FMC_SDRAM_Ty³Def
 *
Deviû
, 
FMC_SDRAM_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
);

1383 
HAL_StusTy³Def
 
FMC_SDRAM_DeIn™
(
FMC_SDRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

1391 
HAL_StusTy³Def
 
FMC_SDRAM_Wr™ePrÙeùiÚ_EÇbË
(
FMC_SDRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

1392 
HAL_StusTy³Def
 
FMC_SDRAM_Wr™ePrÙeùiÚ_Di§bË
(
FMC_SDRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

1393 
HAL_StusTy³Def
 
FMC_SDRAM_S’dCommªd
(
FMC_SDRAM_Ty³Def
 *
Deviû
, 
FMC_SDRAM_CommªdTy³Def
 *
Commªd
, 
ušt32_t
 
Timeout
);

1394 
HAL_StusTy³Def
 
FMC_SDRAM_Prog¿mReäeshR©e
(
FMC_SDRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
ReäeshR©e
);

1395 
HAL_StusTy³Def
 
FMC_SDRAM_S‘AutoReäeshNumb”
(
FMC_SDRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
AutoReäeshNumb”
);

1396 
ušt32_t
 
FMC_SDRAM_G‘ModeStus
(
FMC_SDRAM_Ty³Def
 *
Deviû
, ušt32_ˆ
Bªk
);

1416 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_fsmc.h

39 #iâdeà
__STM32F4xx_LL_FSMC_H


40 
	#__STM32F4xx_LL_FSMC_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®_def.h
"

57 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

68 
ušt32_t
 
NSBªk
;

71 
ušt32_t
 
D©aAdd»ssMux
;

75 
ušt32_t
 
MemÜyTy³
;

79 
ušt32_t
 
MemÜyD©aWidth
;

82 
ušt32_t
 
Bur¡AcûssMode
;

86 
ušt32_t
 
Wa™SigÇlPÞ¬™y
;

90 
ušt32_t
 
W¿pMode
;

94 
ušt32_t
 
Wa™SigÇlAùive
;

99 
ušt32_t
 
Wr™eO³¿tiÚ
;

102 
ušt32_t
 
Wa™SigÇl
;

106 
ušt32_t
 
Ex‹ndedMode
;

109 
ušt32_t
 
AsynchrÚousWa™
;

113 
ušt32_t
 
Wr™eBur¡
;

116 }
	tFSMC_NORSRAM_In™Ty³Def
;

123 
ušt32_t
 
Add»ssS‘upTime
;

128 
ušt32_t
 
Add»ssHÞdTime
;

133 
ušt32_t
 
D©aS‘upTime
;

139 
ušt32_t
 
BusTuºAroundDu¿tiÚ
;

144 
ušt32_t
 
CLKDivisiÚ
;

149 
ušt32_t
 
D©aL©’cy
;

157 
ušt32_t
 
AcûssMode
;

160 }
	tFSMC_NORSRAM_TimšgTy³Def
;

162 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

168 
ušt32_t
 
NªdBªk
;

171 
ušt32_t
 
Wa™ã©u»
;

174 
ušt32_t
 
MemÜyD©aWidth
;

177 
ušt32_t
 
EccComputiÚ
;

180 
ušt32_t
 
ECCPageSize
;

183 
ušt32_t
 
TCLRS‘upTime
;

187 
ušt32_t
 
TARS‘upTime
;

191 }
	tFSMC_NAND_In™Ty³Def
;

198 
ušt32_t
 
S‘upTime
;

204 
ušt32_t
 
Wa™S‘upTime
;

210 
ušt32_t
 
HÞdS‘upTime
;

217 
ušt32_t
 
HiZS‘upTime
;

223 }
	tFSMC_NAND_PCC_TimšgTy³Def
;

230 
ušt32_t
 
Wa™ã©u»
;

233 
ušt32_t
 
TCLRS‘upTime
;

237 
ušt32_t
 
TARS‘upTime
;

241 }
	tFSMC_PCCARD_In™Ty³Def
;

258 
	#FSMC_NORSRAM_BANK1
 ((
ušt32_t
)0x00000000)

	)

259 
	#FSMC_NORSRAM_BANK2
 ((
ušt32_t
)0x00000002)

	)

260 
	#FSMC_NORSRAM_BANK3
 ((
ušt32_t
)0x00000004)

	)

261 
	#FSMC_NORSRAM_BANK4
 ((
ušt32_t
)0x00000006)

	)

269 
	#FSMC_DATA_ADDRESS_MUX_DISABLE
 ((
ušt32_t
)0x00000000)

	)

270 
	#FSMC_DATA_ADDRESS_MUX_ENABLE
 ((
ušt32_t
)0x00000002)

	)

278 
	#FSMC_MEMORY_TYPE_SRAM
 ((
ušt32_t
)0x00000000)

	)

279 
	#FSMC_MEMORY_TYPE_PSRAM
 ((
ušt32_t
)0x00000004)

	)

280 
	#FSMC_MEMORY_TYPE_NOR
 ((
ušt32_t
)0x00000008)

	)

288 
	#FSMC_NORSRAM_MEM_BUS_WIDTH_8
 ((
ušt32_t
)0x00000000)

	)

289 
	#FSMC_NORSRAM_MEM_BUS_WIDTH_16
 ((
ušt32_t
)0x00000010)

	)

290 
	#FSMC_NORSRAM_MEM_BUS_WIDTH_32
 ((
ušt32_t
)0x00000020)

	)

298 
	#FSMC_NORSRAM_FLASH_ACCESS_ENABLE
 ((
ušt32_t
)0x00000040)

	)

299 
	#FSMC_NORSRAM_FLASH_ACCESS_DISABLE
 ((
ušt32_t
)0x00000000)

	)

307 
	#FSMC_BURST_ACCESS_MODE_DISABLE
 ((
ušt32_t
)0x00000000)

	)

308 
	#FSMC_BURST_ACCESS_MODE_ENABLE
 ((
ušt32_t
)0x00000100)

	)

316 
	#FSMC_WAIT_SIGNAL_POLARITY_LOW
 ((
ušt32_t
)0x00000000)

	)

317 
	#FSMC_WAIT_SIGNAL_POLARITY_HIGH
 ((
ušt32_t
)0x00000200)

	)

325 
	#FSMC_WRAP_MODE_DISABLE
 ((
ušt32_t
)0x00000000)

	)

326 
	#FSMC_WRAP_MODE_ENABLE
 ((
ušt32_t
)0x00000400)

	)

334 
	#FSMC_WAIT_TIMING_BEFORE_WS
 ((
ušt32_t
)0x00000000)

	)

335 
	#FSMC_WAIT_TIMING_DURING_WS
 ((
ušt32_t
)0x00000800)

	)

343 
	#FSMC_WRITE_OPERATION_DISABLE
 ((
ušt32_t
)0x00000000)

	)

344 
	#FSMC_WRITE_OPERATION_ENABLE
 ((
ušt32_t
)0x00001000)

	)

352 
	#FSMC_WAIT_SIGNAL_DISABLE
 ((
ušt32_t
)0x00000000)

	)

353 
	#FSMC_WAIT_SIGNAL_ENABLE
 ((
ušt32_t
)0x00002000)

	)

361 
	#FSMC_EXTENDED_MODE_DISABLE
 ((
ušt32_t
)0x00000000)

	)

362 
	#FSMC_EXTENDED_MODE_ENABLE
 ((
ušt32_t
)0x00004000)

	)

370 
	#FSMC_ASYNCHRONOUS_WAIT_DISABLE
 ((
ušt32_t
)0x00000000)

	)

371 
	#FSMC_ASYNCHRONOUS_WAIT_ENABLE
 ((
ušt32_t
)0x00008000)

	)

379 
	#FSMC_WRITE_BURST_DISABLE
 ((
ušt32_t
)0x00000000)

	)

380 
	#FSMC_WRITE_BURST_ENABLE
 ((
ušt32_t
)0x00080000)

	)

388 
	#FSMC_CONTINUOUS_CLOCK_SYNC_ONLY
 ((
ušt32_t
)0x00000000)

	)

389 
	#FSMC_CONTINUOUS_CLOCK_SYNC_ASYNC
 ((
ušt32_t
)0x00100000)

	)

397 
	#FSMC_ACCESS_MODE_A
 ((
ušt32_t
)0x00000000)

	)

398 
	#FSMC_ACCESS_MODE_B
 ((
ušt32_t
)0x10000000)

	)

399 
	#FSMC_ACCESS_MODE_C
 ((
ušt32_t
)0x20000000)

	)

400 
	#FSMC_ACCESS_MODE_D
 ((
ušt32_t
)0x30000000)

	)

408 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

415 
	#FSMC_NAND_BANK2
 ((
ušt32_t
)0x00000010)

	)

416 
	#FSMC_NAND_BANK3
 ((
ušt32_t
)0x00000100)

	)

424 
	#FSMC_NAND_PCC_WAIT_FEATURE_DISABLE
 ((
ušt32_t
)0x00000000)

	)

425 
	#FSMC_NAND_PCC_WAIT_FEATURE_ENABLE
 ((
ušt32_t
)0x00000002)

	)

433 
	#FSMC_PCR_MEMORY_TYPE_PCCARD
 ((
ušt32_t
)0x00000000)

	)

434 
	#FSMC_PCR_MEMORY_TYPE_NAND
 ((
ušt32_t
)0x00000008)

	)

442 
	#FSMC_NAND_PCC_MEM_BUS_WIDTH_8
 ((
ušt32_t
)0x00000000)

	)

443 
	#FSMC_NAND_PCC_MEM_BUS_WIDTH_16
 ((
ušt32_t
)0x00000010)

	)

451 
	#FSMC_NAND_ECC_DISABLE
 ((
ušt32_t
)0x00000000)

	)

452 
	#FSMC_NAND_ECC_ENABLE
 ((
ušt32_t
)0x00000040)

	)

460 
	#FSMC_NAND_ECC_PAGE_SIZE_256BYTE
 ((
ušt32_t
)0x00000000)

	)

461 
	#FSMC_NAND_ECC_PAGE_SIZE_512BYTE
 ((
ušt32_t
)0x00020000)

	)

462 
	#FSMC_NAND_ECC_PAGE_SIZE_1024BYTE
 ((
ušt32_t
)0x00040000)

	)

463 
	#FSMC_NAND_ECC_PAGE_SIZE_2048BYTE
 ((
ušt32_t
)0x00060000)

	)

464 
	#FSMC_NAND_ECC_PAGE_SIZE_4096BYTE
 ((
ušt32_t
)0x00080000)

	)

465 
	#FSMC_NAND_ECC_PAGE_SIZE_8192BYTE
 ((
ušt32_t
)0x000A0000)

	)

477 
	#FSMC_IT_RISING_EDGE
 ((
ušt32_t
)0x00000008)

	)

478 
	#FSMC_IT_LEVEL
 ((
ušt32_t
)0x00000010)

	)

479 
	#FSMC_IT_FALLING_EDGE
 ((
ušt32_t
)0x00000020)

	)

480 
	#FSMC_IT_REFRESH_ERROR
 ((
ušt32_t
)0x00004000)

	)

488 
	#FSMC_FLAG_RISING_EDGE
 ((
ušt32_t
)0x00000001)

	)

489 
	#FSMC_FLAG_LEVEL
 ((
ušt32_t
)0x00000002)

	)

490 
	#FSMC_FLAG_FALLING_EDGE
 ((
ušt32_t
)0x00000004)

	)

491 
	#FSMC_FLAG_FEMPT
 ((
ušt32_t
)0x00000040)

	)

499 
	#FSMC_NORSRAM_Ty³Def
 
FSMC_Bªk1_Ty³Def


	)

500 
	#FSMC_NORSRAM_EXTENDED_Ty³Def
 
FSMC_Bªk1E_Ty³Def


	)

501 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

502 
	#FSMC_NAND_Ty³Def
 
FSMC_Bªk2_3_Ty³Def


	)

503 
	#FSMC_PCCARD_Ty³Def
 
FSMC_Bªk4_Ty³Def


	)

506 
	#FSMC_NORSRAM_DEVICE
 
FSMC_Bªk1


	)

507 
	#FSMC_NORSRAM_EXTENDED_DEVICE
 
FSMC_Bªk1E


	)

508 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

509 
	#FSMC_NAND_DEVICE
 
FSMC_Bªk2_3


	)

510 
	#FSMC_PCCARD_DEVICE
 
FSMC_Bªk4


	)

513 
	#FMC_NORSRAM_Ty³Def
 
FSMC_NORSRAM_Ty³Def


	)

514 
	#FMC_NORSRAM_EXTENDED_Ty³Def
 
FSMC_NORSRAM_EXTENDED_Ty³Def


	)

515 
	#FMC_NORSRAM_In™Ty³Def
 
FSMC_NORSRAM_In™Ty³Def


	)

516 
	#FMC_NORSRAM_TimšgTy³Def
 
FSMC_NORSRAM_TimšgTy³Def


	)

518 
	#FMC_NORSRAM_In™
 
FSMC_NORSRAM_In™


	)

519 
	#FMC_NORSRAM_Timšg_In™
 
FSMC_NORSRAM_Timšg_In™


	)

520 
	#FMC_NORSRAM_Ex‹nded_Timšg_In™
 
FSMC_NORSRAM_Ex‹nded_Timšg_In™


	)

521 
	#FMC_NORSRAM_DeIn™
 
FSMC_NORSRAM_DeIn™


	)

522 
	#FMC_NORSRAM_Wr™eO³¿tiÚ_EÇbË
 
FSMC_NORSRAM_Wr™eO³¿tiÚ_EÇbË


	)

523 
	#FMC_NORSRAM_Wr™eO³¿tiÚ_Di§bË
 
FSMC_NORSRAM_Wr™eO³¿tiÚ_Di§bË


	)

525 
	#__FMC_NORSRAM_ENABLE
 
__FSMC_NORSRAM_ENABLE


	)

526 
	#__FMC_NORSRAM_DISABLE
 
__FSMC_NORSRAM_DISABLE


	)

528 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

529 
	#FMC_NAND_In™Ty³Def
 
FSMC_NAND_In™Ty³Def


	)

530 
	#FMC_PCCARD_In™Ty³Def
 
FSMC_PCCARD_In™Ty³Def


	)

531 
	#FMC_NAND_PCC_TimšgTy³Def
 
FSMC_NAND_PCC_TimšgTy³Def


	)

533 
	#FMC_NAND_In™
 
FSMC_NAND_In™


	)

534 
	#FMC_NAND_CommÚS·û_Timšg_In™
 
FSMC_NAND_CommÚS·û_Timšg_In™


	)

535 
	#FMC_NAND_A‰ribu‹S·û_Timšg_In™
 
FSMC_NAND_A‰ribu‹S·û_Timšg_In™


	)

536 
	#FMC_NAND_DeIn™
 
FSMC_NAND_DeIn™


	)

537 
	#FMC_NAND_ECC_EÇbË
 
FSMC_NAND_ECC_EÇbË


	)

538 
	#FMC_NAND_ECC_Di§bË
 
FSMC_NAND_ECC_Di§bË


	)

539 
	#FMC_NAND_G‘ECC
 
FSMC_NAND_G‘ECC


	)

540 
	#FMC_PCCARD_In™
 
FSMC_PCCARD_In™


	)

541 
	#FMC_PCCARD_CommÚS·û_Timšg_In™
 
FSMC_PCCARD_CommÚS·û_Timšg_In™


	)

542 
	#FMC_PCCARD_A‰ribu‹S·û_Timšg_In™
 
FSMC_PCCARD_A‰ribu‹S·û_Timšg_In™


	)

543 
	#FMC_PCCARD_IOS·û_Timšg_In™
 
FSMC_PCCARD_IOS·û_Timšg_In™


	)

544 
	#FMC_PCCARD_DeIn™
 
FSMC_PCCARD_DeIn™


	)

546 
	#__FMC_NAND_ENABLE
 
__FSMC_NAND_ENABLE


	)

547 
	#__FMC_NAND_DISABLE
 
__FSMC_NAND_DISABLE


	)

548 
	#__FMC_PCCARD_ENABLE
 
__FSMC_PCCARD_ENABLE


	)

549 
	#__FMC_PCCARD_DISABLE
 
__FSMC_PCCARD_DISABLE


	)

550 
	#__FMC_NAND_ENABLE_IT
 
__FSMC_NAND_ENABLE_IT


	)

551 
	#__FMC_NAND_DISABLE_IT
 
__FSMC_NAND_DISABLE_IT


	)

552 
	#__FMC_NAND_GET_FLAG
 
__FSMC_NAND_GET_FLAG


	)

553 
	#__FMC_NAND_CLEAR_FLAG
 
__FSMC_NAND_CLEAR_FLAG


	)

554 
	#__FMC_PCCARD_ENABLE_IT
 
__FSMC_PCCARD_ENABLE_IT


	)

555 
	#__FMC_PCCARD_DISABLE_IT
 
__FSMC_PCCARD_DISABLE_IT


	)

556 
	#__FMC_PCCARD_GET_FLAG
 
__FSMC_PCCARD_GET_FLAG


	)

557 
	#__FMC_PCCARD_CLEAR_FLAG
 
__FSMC_PCCARD_CLEAR_FLAG


	)

560 
	#FMC_NORSRAM_Ty³Def
 
FSMC_NORSRAM_Ty³Def


	)

561 
	#FMC_NORSRAM_EXTENDED_Ty³Def
 
FSMC_NORSRAM_EXTENDED_Ty³Def


	)

562 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

563 
	#FMC_NAND_Ty³Def
 
FSMC_NAND_Ty³Def


	)

564 
	#FMC_PCCARD_Ty³Def
 
FSMC_PCCARD_Ty³Def


	)

567 
	#FMC_NORSRAM_DEVICE
 
FSMC_NORSRAM_DEVICE


	)

568 
	#FMC_NORSRAM_EXTENDED_DEVICE
 
FSMC_NORSRAM_EXTENDED_DEVICE


	)

569 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

570 
	#FMC_NAND_DEVICE
 
FSMC_NAND_DEVICE


	)

571 
	#FMC_PCCARD_DEVICE
 
FSMC_PCCARD_DEVICE


	)

573 
	#FMC_NAND_BANK2
 
FSMC_NAND_BANK2


	)

576 
	#FMC_NORSRAM_BANK1
 
FSMC_NORSRAM_BANK1


	)

577 
	#FMC_NORSRAM_BANK2
 
FSMC_NORSRAM_BANK2


	)

578 
	#FMC_NORSRAM_BANK3
 
FSMC_NORSRAM_BANK3


	)

580 
	#FMC_IT_RISING_EDGE
 
FSMC_IT_RISING_EDGE


	)

581 
	#FMC_IT_LEVEL
 
FSMC_IT_LEVEL


	)

582 
	#FMC_IT_FALLING_EDGE
 
FSMC_IT_FALLING_EDGE


	)

583 
	#FMC_IT_REFRESH_ERROR
 
FSMC_IT_REFRESH_ERROR


	)

585 
	#FMC_FLAG_RISING_EDGE
 
FSMC_FLAG_RISING_EDGE


	)

586 
	#FMC_FLAG_LEVEL
 
FSMC_FLAG_LEVEL


	)

587 
	#FMC_FLAG_FALLING_EDGE
 
FSMC_FLAG_FALLING_EDGE


	)

588 
	#FMC_FLAG_FEMPT
 
FSMC_FLAG_FEMPT


	)

612 
	#__FSMC_NORSRAM_ENABLE
(
__INSTANCE__
, 
__BANK__
è((__INSTANCE__)->
BTCR
[(__BANK__)] |ð
FSMC_BCR1_MBKEN
)

	)

620 
	#__FSMC_NORSRAM_DISABLE
(
__INSTANCE__
, 
__BANK__
è((__INSTANCE__)->
BTCR
[(__BANK__)] &ð~
FSMC_BCR1_MBKEN
)

	)

629 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

636 
	#__FSMC_NAND_ENABLE
(
__INSTANCE__
, 
__BANK__
è(((__BANK__è=ð
FSMC_NAND_BANK2
)? ((__INSTANCE__)->
PCR2
 |ð
FSMC_PCR2_PBKEN
): \

637 ((
__INSTANCE__
)->
PCR3
 |ð
FSMC_PCR3_PBKEN
))

	)

645 
	#__FSMC_NAND_DISABLE
(
__INSTANCE__
, 
__BANK__
è(((__BANK__è=ð
FSMC_NAND_BANK2
)? ((__INSTANCE__)->
PCR2
 &ð~
FSMC_PCR2_PBKEN
): \

646 ((
__INSTANCE__
)->
PCR3
 &ð~
FSMC_PCR3_PBKEN
))

	)

660 
	#__FSMC_PCCARD_ENABLE
(
__INSTANCE__
è((__INSTANCE__)->
PCR4
 |ð
FSMC_PCR4_PBKEN
)

	)

667 
	#__FSMC_PCCARD_DISABLE
(
__INSTANCE__
è((__INSTANCE__)->
PCR4
 &ð~
FSMC_PCR4_PBKEN
)

	)

687 
	#__FSMC_NAND_ENABLE_IT
(
__INSTANCE__
, 
__BANK__
, 
__INTERRUPT__
è(((__BANK__è=ð
FSMC_NAND_BANK2
)? ((__INSTANCE__)->
SR2
 |= (__INTERRUPT__)): \

688 ((
__INSTANCE__
)->
SR3
 |ð(
__INTERRUPT__
)))

	)

701 
	#__FSMC_NAND_DISABLE_IT
(
__INSTANCE__
, 
__BANK__
, 
__INTERRUPT__
è(((__BANK__è=ð
FSMC_NAND_BANK2
)? ((__INSTANCE__)->
SR2
 &= ~(__INTERRUPT__)): \

702 ((
__INSTANCE__
)->
SR3
 &ð~(
__INTERRUPT__
)))

	)

716 
	#__FSMC_NAND_GET_FLAG
(
__INSTANCE__
, 
__BANK__
, 
__FLAG__
è(((__BANK__è=ð
FSMC_NAND_BANK2
)? (((__INSTANCE__)->
SR2
 &(__FLAG__)) == (__FLAG__)): \

717 (((
__INSTANCE__
)->
SR3
 &(
__FLAG__
)è=ð(__FLAG__)))

	)

730 
	#__FSMC_NAND_CLEAR_FLAG
(
__INSTANCE__
, 
__BANK__
, 
__FLAG__
è(((__BANK__è=ð
FSMC_NAND_BANK2
)? ((__INSTANCE__)->
SR2
 &= ~(__FLAG__)): \

731 ((
__INSTANCE__
)->
SR3
 &ð~(
__FLAG__
)))

	)

742 
	#__FSMC_PCCARD_ENABLE_IT
(
__INSTANCE__
, 
__INTERRUPT__
è((__INSTANCE__)->
SR4
 |ð(__INTERRUPT__))

	)

754 
	#__FSMC_PCCARD_DISABLE_IT
(
__INSTANCE__
, 
__INTERRUPT__
è((__INSTANCE__)->
SR4
 &ð~(__INTERRUPT__))

	)

767 
	#__FSMC_PCCARD_GET_FLAG
(
__INSTANCE__
, 
__FLAG__
è(((__INSTANCE__)->
SR4
 &(__FLAG__)è=ð(__FLAG__))

	)

780 
	#__FSMC_PCCARD_CLEAR_FLAG
(
__INSTANCE__
, 
__FLAG__
è((__INSTANCE__)->
SR4
 &ð~(__FLAG__))

	)

789 
	#IS_FSMC_NORSRAM_BANK
(
__BANK__
è(((__BANK__è=ð
FSMC_NORSRAM_BANK1
) || \

790 ((
__BANK__
è=ð
FSMC_NORSRAM_BANK2
) || \

791 ((
__BANK__
è=ð
FSMC_NORSRAM_BANK3
) || \

792 ((
__BANK__
è=ð
FSMC_NORSRAM_BANK4
))

	)

794 
	#IS_FSMC_MUX
(
__MUX__
è(((__MUX__è=ð
FSMC_DATA_ADDRESS_MUX_DISABLE
) || \

795 ((
__MUX__
è=ð
FSMC_DATA_ADDRESS_MUX_ENABLE
))

	)

797 
	#IS_FSMC_MEMORY
(
__MEMORY__
è(((__MEMORY__è=ð
FSMC_MEMORY_TYPE_SRAM
) || \

798 ((
__MEMORY__
è=ð
FSMC_MEMORY_TYPE_PSRAM
)|| \

799 ((
__MEMORY__
è=ð
FSMC_MEMORY_TYPE_NOR
))

	)

801 
	#IS_FSMC_NORSRAM_MEMORY_WIDTH
(
__WIDTH__
è(((__WIDTH__è=ð
FSMC_NORSRAM_MEM_BUS_WIDTH_8
) || \

802 ((
__WIDTH__
è=ð
FSMC_NORSRAM_MEM_BUS_WIDTH_16
) || \

803 ((
__WIDTH__
è=ð
FSMC_NORSRAM_MEM_BUS_WIDTH_32
))

	)

805 
	#IS_FSMC_ACCESS_MODE
(
__MODE__
è(((__MODE__è=ð
FSMC_ACCESS_MODE_A
) || \

806 ((
__MODE__
è=ð
FSMC_ACCESS_MODE_B
) || \

807 ((
__MODE__
è=ð
FSMC_ACCESS_MODE_C
) || \

808 ((
__MODE__
è=ð
FSMC_ACCESS_MODE_D
))

	)

810 
	#IS_FSMC_NAND_BANK
(
BANK
è(((BANKè=ð
FSMC_NAND_BANK2
) || \

811 ((
BANK
è=ð
FSMC_NAND_BANK3
))

	)

813 
	#IS_FSMC_WAIT_FEATURE
(
FEATURE
è(((FEATUREè=ð
FSMC_NAND_PCC_WAIT_FEATURE_DISABLE
) || \

814 ((
FEATURE
è=ð
FSMC_NAND_PCC_WAIT_FEATURE_ENABLE
))

	)

816 
	#IS_FSMC_NAND_MEMORY_WIDTH
(
WIDTH
è(((WIDTHè=ð
FSMC_NAND_PCC_MEM_BUS_WIDTH_8
) || \

817 ((
WIDTH
è=ð
FSMC_NAND_PCC_MEM_BUS_WIDTH_16
))

	)

819 
	#IS_FSMC_ECC_STATE
(
STATE
è(((STATEè=ð
FSMC_NAND_ECC_DISABLE
) || \

820 ((
STATE
è=ð
FSMC_NAND_ECC_ENABLE
))

	)

822 
	#IS_FSMC_ECCPAGE_SIZE
(
SIZE
è(((SIZEè=ð
FSMC_NAND_ECC_PAGE_SIZE_256BYTE
) || \

823 ((
SIZE
è=ð
FSMC_NAND_ECC_PAGE_SIZE_512BYTE
) || \

824 ((
SIZE
è=ð
FSMC_NAND_ECC_PAGE_SIZE_1024BYTE
) || \

825 ((
SIZE
è=ð
FSMC_NAND_ECC_PAGE_SIZE_2048BYTE
) || \

826 ((
SIZE
è=ð
FSMC_NAND_ECC_PAGE_SIZE_4096BYTE
) || \

827 ((
SIZE
è=ð
FSMC_NAND_ECC_PAGE_SIZE_8192BYTE
))

	)

829 
	#IS_FSMC_TCLR_TIME
(
TIME
è((TIMEè<ð255)

	)

831 
	#IS_FSMC_TAR_TIME
(
TIME
è((TIMEè<ð255)

	)

833 
	#IS_FSMC_SETUP_TIME
(
TIME
è((TIMEè<ð255)

	)

835 
	#IS_FSMC_WAIT_TIME
(
TIME
è((TIMEè<ð255)

	)

837 
	#IS_FSMC_HOLD_TIME
(
TIME
è((TIMEè<ð255)

	)

839 
	#IS_FSMC_HIZ_TIME
(
TIME
è((TIMEè<ð255)

	)

841 
	#IS_FSMC_NORSRAM_DEVICE
(
__INSTANCE__
è((__INSTANCE__è=ð
FSMC_NORSRAM_DEVICE
)

	)

843 
	#IS_FSMC_NORSRAM_EXTENDED_DEVICE
(
__INSTANCE__
è((__INSTANCE__è=ð
FSMC_NORSRAM_EXTENDED_DEVICE
)

	)

845 
	#IS_FSMC_NAND_DEVICE
(
INSTANCE
è((INSTANCEè=ð
FSMC_NAND_DEVICE
)

	)

847 
	#IS_FSMC_PCCARD_DEVICE
(
INSTANCE
è((INSTANCEè=ð
FSMC_PCCARD_DEVICE
)

	)

849 
	#IS_FSMC_BURSTMODE
(
__STATE__
è(((__STATE__è=ð
FSMC_BURST_ACCESS_MODE_DISABLE
) || \

850 ((
__STATE__
è=ð
FSMC_BURST_ACCESS_MODE_ENABLE
))

	)

852 
	#IS_FSMC_WAIT_POLARITY
(
__POLARITY__
è(((__POLARITY__è=ð
FSMC_WAIT_SIGNAL_POLARITY_LOW
) || \

853 ((
__POLARITY__
è=ð
FSMC_WAIT_SIGNAL_POLARITY_HIGH
))

	)

855 
	#IS_FSMC_WRAP_MODE
(
__MODE__
è(((__MODE__è=ð
FSMC_WRAP_MODE_DISABLE
) || \

856 ((
__MODE__
è=ð
FSMC_WRAP_MODE_ENABLE
))

	)

858 
	#IS_FSMC_WAIT_SIGNAL_ACTIVE
(
__ACTIVE__
è(((__ACTIVE__è=ð
FSMC_WAIT_TIMING_BEFORE_WS
) || \

859 ((
__ACTIVE__
è=ð
FSMC_WAIT_TIMING_DURING_WS
))

	)

861 
	#IS_FSMC_WRITE_OPERATION
(
__OPERATION__
è(((__OPERATION__è=ð
FSMC_WRITE_OPERATION_DISABLE
) || \

862 ((
__OPERATION__
è=ð
FSMC_WRITE_OPERATION_ENABLE
))

	)

864 
	#IS_FSMC_WAITE_SIGNAL
(
__SIGNAL__
è(((__SIGNAL__è=ð
FSMC_WAIT_SIGNAL_DISABLE
) || \

865 ((
__SIGNAL__
è=ð
FSMC_WAIT_SIGNAL_ENABLE
))

	)

867 
	#IS_FSMC_EXTENDED_MODE
(
__MODE__
è(((__MODE__è=ð
FSMC_EXTENDED_MODE_DISABLE
) || \

868 ((
__MODE__
è=ð
FSMC_EXTENDED_MODE_ENABLE
))

	)

870 
	#IS_FSMC_ASYNWAIT
(
__STATE__
è(((__STATE__è=ð
FSMC_ASYNCHRONOUS_WAIT_DISABLE
) || \

871 ((
__STATE__
è=ð
FSMC_ASYNCHRONOUS_WAIT_ENABLE
))

	)

873 
	#IS_FSMC_DATA_LATENCY
(
__LATENCY__
è(((__LATENCY__è> 1è&& ((__LATENCY__è<ð17))

	)

875 
	#IS_FSMC_WRITE_BURST
(
__BURST__
è(((__BURST__è=ð
FSMC_WRITE_BURST_DISABLE
) || \

876 ((
__BURST__
è=ð
FSMC_WRITE_BURST_ENABLE
))

	)

878 
	#IS_FSMC_ADDRESS_SETUP_TIME
(
__TIME__
è((__TIME__è<ð15)

	)

880 
	#IS_FSMC_ADDRESS_HOLD_TIME
(
__TIME__
è(((__TIME__è> 0è&& ((__TIME__è<ð15))

	)

882 
	#IS_FSMC_DATASETUP_TIME
(
__TIME__
è(((__TIME__è> 0è&& ((__TIME__è<ð255))

	)

884 
	#IS_FSMC_TURNAROUND_TIME
(
__TIME__
è((__TIME__è<ð15)

	)

886 
	#IS_FSMC_CONTINOUS_CLOCK
(
CCLOCK
è(((CCLOCKè=ð
FSMC_CONTINUOUS_CLOCK_SYNC_ONLY
) || \

887 ((
CCLOCK
è=ð
FSMC_CONTINUOUS_CLOCK_SYNC_ASYNC
))

	)

889 
	#IS_FSMC_CLK_DIV
(
DIV
è(((DIVè> 1è&& ((DIVè<ð16))

	)

910 
HAL_StusTy³Def
 
FSMC_NORSRAM_In™
(
FSMC_NORSRAM_Ty³Def
 *
Deviû
, 
FSMC_NORSRAM_In™Ty³Def
 *
In™
);

911 
HAL_StusTy³Def
 
FSMC_NORSRAM_Timšg_In™
(
FSMC_NORSRAM_Ty³Def
 *
Deviû
, 
FSMC_NORSRAM_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
);

912 
HAL_StusTy³Def
 
FSMC_NORSRAM_Ex‹nded_Timšg_In™
(
FSMC_NORSRAM_EXTENDED_Ty³Def
 *
Deviû
, 
FSMC_NORSRAM_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
, ušt32_ˆ
Ex‹ndedMode
);

913 
HAL_StusTy³Def
 
FSMC_NORSRAM_DeIn™
(
FSMC_NORSRAM_Ty³Def
 *
Deviû
, 
FSMC_NORSRAM_EXTENDED_Ty³Def
 *
ExDeviû
, 
ušt32_t
 
Bªk
);

921 
HAL_StusTy³Def
 
FSMC_NORSRAM_Wr™eO³¿tiÚ_EÇbË
(
FSMC_NORSRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

922 
HAL_StusTy³Def
 
FSMC_NORSRAM_Wr™eO³¿tiÚ_Di§bË
(
FSMC_NORSRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

930 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

937 
HAL_StusTy³Def
 
FSMC_NAND_In™
(
FSMC_NAND_Ty³Def
 *
Deviû
, 
FSMC_NAND_In™Ty³Def
 *
In™
);

938 
HAL_StusTy³Def
 
FSMC_NAND_CommÚS·û_Timšg_In™
(
FSMC_NAND_Ty³Def
 *
Deviû
, 
FSMC_NAND_PCC_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
);

939 
HAL_StusTy³Def
 
FSMC_NAND_A‰ribu‹S·û_Timšg_In™
(
FSMC_NAND_Ty³Def
 *
Deviû
, 
FSMC_NAND_PCC_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
);

940 
HAL_StusTy³Def
 
FSMC_NAND_DeIn™
(
FSMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

948 
HAL_StusTy³Def
 
FSMC_NAND_ECC_EÇbË
(
FSMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

949 
HAL_StusTy³Def
 
FSMC_NAND_ECC_Di§bË
(
FSMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
);

950 
HAL_StusTy³Def
 
FSMC_NAND_G‘ECC
(
FSMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 *
ECCv®
, ušt32_ˆ
Bªk
, ušt32_ˆ
Timeout
);

964 
HAL_StusTy³Def
 
FSMC_PCCARD_In™
(
FSMC_PCCARD_Ty³Def
 *
Deviû
, 
FSMC_PCCARD_In™Ty³Def
 *
In™
);

965 
HAL_StusTy³Def
 
FSMC_PCCARD_CommÚS·û_Timšg_In™
(
FSMC_PCCARD_Ty³Def
 *
Deviû
, 
FSMC_NAND_PCC_TimšgTy³Def
 *
Timšg
);

966 
HAL_StusTy³Def
 
FSMC_PCCARD_A‰ribu‹S·û_Timšg_In™
(
FSMC_PCCARD_Ty³Def
 *
Deviû
, 
FSMC_NAND_PCC_TimšgTy³Def
 *
Timšg
);

967 
HAL_StusTy³Def
 
FSMC_PCCARD_IOS·û_Timšg_In™
(
FSMC_PCCARD_Ty³Def
 *
Deviû
, 
FSMC_NAND_PCC_TimšgTy³Def
 *
Timšg
);

968 
HAL_StusTy³Def
 
FSMC_PCCARD_DeIn™
(
FSMC_PCCARD_Ty³Def
 *
Deviû
);

990 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_sdmmc.h

39 #iâdeà
__STM32F4xx_LL_SDMMC_H


40 
	#__STM32F4xx_LL_SDMMC_H


	)

42 #ifdeà
__ýlu¥lus


45 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

46 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

47 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

48 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

50 
	~"¡m32f4xx_h®_def.h
"

70 
ušt32_t
 
ClockEdge
;

73 
ušt32_t
 
ClockBy·ss
;

77 
ušt32_t
 
ClockPow”Save
;

81 
ušt32_t
 
BusWide
;

84 
ušt32_t
 
H¬dw¬eFlowCÚŒÞ
;

87 
ušt32_t
 
ClockDiv
;

90 }
	tSDIO_In™Ty³Def
;

98 
ušt32_t
 
Argum’t
;

103 
ušt32_t
 
CmdIndex
;

106 
ušt32_t
 
Re¥Ú£
;

109 
ušt32_t
 
Wa™FÜIÁ”ru±
;

113 
ušt32_t
 
CPSM
;

116 }
	tSDIO_CmdIn™Ty³Def
;

124 
ušt32_t
 
D©aTimeOut
;

126 
ušt32_t
 
D©aL’gth
;

128 
ušt32_t
 
D©aBlockSize
;

131 
ušt32_t
 
T¿nsãrDœ
;

135 
ušt32_t
 
T¿nsãrMode
;

138 
ušt32_t
 
DPSM
;

141 }
	tSDIO_D©aIn™Ty³Def
;

155 
	#SDIO_CLOCK_EDGE_RISING
 ((
ušt32_t
)0x00000000)

	)

156 
	#SDIO_CLOCK_EDGE_FALLING
 
SDIO_CLKCR_NEGEDGE


	)

158 
	#IS_SDIO_CLOCK_EDGE
(
EDGE
è(((EDGEè=ð
SDIO_CLOCK_EDGE_RISING
) || \

159 ((
EDGE
è=ð
SDIO_CLOCK_EDGE_FALLING
))

	)

167 
	#SDIO_CLOCK_BYPASS_DISABLE
 ((
ušt32_t
)0x00000000)

	)

168 
	#SDIO_CLOCK_BYPASS_ENABLE
 
SDIO_CLKCR_BYPASS


	)

170 
	#IS_SDIO_CLOCK_BYPASS
(
BYPASS
è(((BYPASSè=ð
SDIO_CLOCK_BYPASS_DISABLE
) || \

171 ((
BYPASS
è=ð
SDIO_CLOCK_BYPASS_ENABLE
))

	)

179 
	#SDIO_CLOCK_POWER_SAVE_DISABLE
 ((
ušt32_t
)0x00000000)

	)

180 
	#SDIO_CLOCK_POWER_SAVE_ENABLE
 
SDIO_CLKCR_PWRSAV


	)

182 
	#IS_SDIO_CLOCK_POWER_SAVE
(
SAVE
è(((SAVEè=ð
SDIO_CLOCK_POWER_SAVE_DISABLE
) || \

183 ((
SAVE
è=ð
SDIO_CLOCK_POWER_SAVE_ENABLE
))

	)

191 
	#SDIO_BUS_WIDE_1B
 ((
ušt32_t
)0x00000000)

	)

192 
	#SDIO_BUS_WIDE_4B
 
SDIO_CLKCR_WIDBUS_0


	)

193 
	#SDIO_BUS_WIDE_8B
 
SDIO_CLKCR_WIDBUS_1


	)

195 
	#IS_SDIO_BUS_WIDE
(
WIDE
è(((WIDEè=ð
SDIO_BUS_WIDE_1B
) || \

196 ((
WIDE
è=ð
SDIO_BUS_WIDE_4B
) || \

197 ((
WIDE
è=ð
SDIO_BUS_WIDE_8B
))

	)

205 
	#SDIO_HARDWARE_FLOW_CONTROL_DISABLE
 ((
ušt32_t
)0x00000000)

	)

206 
	#SDIO_HARDWARE_FLOW_CONTROL_ENABLE
 
SDIO_CLKCR_HWFC_EN


	)

208 
	#IS_SDIO_HARDWARE_FLOW_CONTROL
(
CONTROL
è(((CONTROLè=ð
SDIO_HARDWARE_FLOW_CONTROL_DISABLE
) || \

209 ((
CONTROL
è=ð
SDIO_HARDWARE_FLOW_CONTROL_ENABLE
))

	)

217 
	#IS_SDIO_CLKDIV
(
DIV
è((DIVè<ð0xFF)

	)

225 
	#IS_SDIO_CMD_INDEX
(
INDEX
è((INDEXè< 0x40)

	)

233 
	#SDIO_RESPONSE_NO
 ((
ušt32_t
)0x00000000)

	)

234 
	#SDIO_RESPONSE_SHORT
 
SDIO_CMD_WAITRESP_0


	)

235 
	#SDIO_RESPONSE_LONG
 
SDIO_CMD_WAITRESP


	)

237 
	#IS_SDIO_RESPONSE
(
RESPONSE
è(((RESPONSEè=ð
SDIO_RESPONSE_NO
) || \

238 ((
RESPONSE
è=ð
SDIO_RESPONSE_SHORT
) || \

239 ((
RESPONSE
è=ð
SDIO_RESPONSE_LONG
))

	)

247 
	#SDIO_WAIT_NO
 ((
ušt32_t
)0x00000000)

	)

248 
	#SDIO_WAIT_IT
 
SDIO_CMD_WAITINT


	)

249 
	#SDIO_WAIT_PEND
 
SDIO_CMD_WAITPEND


	)

251 
	#IS_SDIO_WAIT
(
WAIT
è(((WAITè=ð
SDIO_WAIT_NO
) || \

252 ((
WAIT
è=ð
SDIO_WAIT_IT
) || \

253 ((
WAIT
è=ð
SDIO_WAIT_PEND
))

	)

261 
	#SDIO_CPSM_DISABLE
 ((
ušt32_t
)0x00000000)

	)

262 
	#SDIO_CPSM_ENABLE
 
SDIO_CMD_CPSMEN


	)

264 
	#IS_SDIO_CPSM
(
CPSM
è(((CPSMè=ð
SDIO_CPSM_DISABLE
) || \

265 ((
CPSM
è=ð
SDIO_CPSM_ENABLE
))

	)

273 
	#SDIO_RESP1
 ((
ušt32_t
)0x00000000)

	)

274 
	#SDIO_RESP2
 ((
ušt32_t
)0x00000004)

	)

275 
	#SDIO_RESP3
 ((
ušt32_t
)0x00000008)

	)

276 
	#SDIO_RESP4
 ((
ušt32_t
)0x0000000C)

	)

278 
	#IS_SDIO_RESP
(
RESP
è(((RESPè=ð
SDIO_RESP1
) || \

279 ((
RESP
è=ð
SDIO_RESP2
) || \

280 ((
RESP
è=ð
SDIO_RESP3
) || \

281 ((
RESP
è=ð
SDIO_RESP4
))

	)

289 
	#IS_SDIO_DATA_LENGTH
(
LENGTH
è((LENGTHè<ð0x01FFFFFF)

	)

297 
	#SDIO_DATABLOCK_SIZE_1B
 ((
ušt32_t
)0x00000000)

	)

298 
	#SDIO_DATABLOCK_SIZE_2B
 
SDIO_DCTRL_DBLOCKSIZE_0


	)

299 
	#SDIO_DATABLOCK_SIZE_4B
 
SDIO_DCTRL_DBLOCKSIZE_1


	)

300 
	#SDIO_DATABLOCK_SIZE_8B
 ((
ušt32_t
)0x00000030)

	)

301 
	#SDIO_DATABLOCK_SIZE_16B
 
SDIO_DCTRL_DBLOCKSIZE_2


	)

302 
	#SDIO_DATABLOCK_SIZE_32B
 ((
ušt32_t
)0x00000050)

	)

303 
	#SDIO_DATABLOCK_SIZE_64B
 ((
ušt32_t
)0x00000060)

	)

304 
	#SDIO_DATABLOCK_SIZE_128B
 ((
ušt32_t
)0x00000070)

	)

305 
	#SDIO_DATABLOCK_SIZE_256B
 
SDIO_DCTRL_DBLOCKSIZE_3


	)

306 
	#SDIO_DATABLOCK_SIZE_512B
 ((
ušt32_t
)0x00000090)

	)

307 
	#SDIO_DATABLOCK_SIZE_1024B
 ((
ušt32_t
)0x000000A0)

	)

308 
	#SDIO_DATABLOCK_SIZE_2048B
 ((
ušt32_t
)0x000000B0)

	)

309 
	#SDIO_DATABLOCK_SIZE_4096B
 ((
ušt32_t
)0x000000C0)

	)

310 
	#SDIO_DATABLOCK_SIZE_8192B
 ((
ušt32_t
)0x000000D0)

	)

311 
	#SDIO_DATABLOCK_SIZE_16384B
 ((
ušt32_t
)0x000000E0)

	)

313 
	#IS_SDIO_BLOCK_SIZE
(
SIZE
è(((SIZEè=ð
SDIO_DATABLOCK_SIZE_1B
) || \

314 ((
SIZE
è=ð
SDIO_DATABLOCK_SIZE_2B
) || \

315 ((
SIZE
è=ð
SDIO_DATABLOCK_SIZE_4B
) || \

316 ((
SIZE
è=ð
SDIO_DATABLOCK_SIZE_8B
) || \

317 ((
SIZE
è=ð
SDIO_DATABLOCK_SIZE_16B
) || \

318 ((
SIZE
è=ð
SDIO_DATABLOCK_SIZE_32B
) || \

319 ((
SIZE
è=ð
SDIO_DATABLOCK_SIZE_64B
) || \

320 ((
SIZE
è=ð
SDIO_DATABLOCK_SIZE_128B
) || \

321 ((
SIZE
è=ð
SDIO_DATABLOCK_SIZE_256B
) || \

322 ((
SIZE
è=ð
SDIO_DATABLOCK_SIZE_512B
) || \

323 ((
SIZE
è=ð
SDIO_DATABLOCK_SIZE_1024B
) || \

324 ((
SIZE
è=ð
SDIO_DATABLOCK_SIZE_2048B
) || \

325 ((
SIZE
è=ð
SDIO_DATABLOCK_SIZE_4096B
) || \

326 ((
SIZE
è=ð
SDIO_DATABLOCK_SIZE_8192B
) || \

327 ((
SIZE
è=ð
SDIO_DATABLOCK_SIZE_16384B
))

	)

335 
	#SDIO_TRANSFER_DIR_TO_CARD
 ((
ušt32_t
)0x00000000)

	)

336 
	#SDIO_TRANSFER_DIR_TO_SDIO
 
SDIO_DCTRL_DTDIR


	)

338 
	#IS_SDIO_TRANSFER_DIR
(
DIR
è(((DIRè=ð
SDIO_TRANSFER_DIR_TO_CARD
) || \

339 ((
DIR
è=ð
SDIO_TRANSFER_DIR_TO_SDIO
))

	)

347 
	#SDIO_TRANSFER_MODE_BLOCK
 ((
ušt32_t
)0x00000000)

	)

348 
	#SDIO_TRANSFER_MODE_STREAM
 
SDIO_DCTRL_DTMODE


	)

350 
	#IS_SDIO_TRANSFER_MODE
(
MODE
è(((MODEè=ð
SDIO_TRANSFER_MODE_BLOCK
) || \

351 ((
MODE
è=ð
SDIO_TRANSFER_MODE_STREAM
))

	)

359 
	#SDIO_DPSM_DISABLE
 ((
ušt32_t
)0x00000000)

	)

360 
	#SDIO_DPSM_ENABLE
 
SDIO_DCTRL_DTEN


	)

362 
	#IS_SDIO_DPSM
(
DPSM
è(((DPSMè=ð
SDIO_DPSM_DISABLE
) ||\

363 ((
DPSM
è=ð
SDIO_DPSM_ENABLE
))

	)

371 
	#SDIO_READ_WAIT_MODE_DATA2
 ((
ušt32_t
)0x00000000)

	)

372 
	#SDIO_READ_WAIT_MODE_CLK
 ((
ušt32_t
)0x00000001)

	)

374 
	#IS_SDIO_READWAIT_MODE
(
MODE
è(((MODEè=ð
SDIO_READ_WAIT_MODE_CLK
) || \

375 ((
MODE
è=ð
SDIO_READ_WAIT_MODE_DATA2
))

	)

383 
	#SDIO_IT_CCRCFAIL
 
SDIO_STA_CCRCFAIL


	)

384 
	#SDIO_IT_DCRCFAIL
 
SDIO_STA_DCRCFAIL


	)

385 
	#SDIO_IT_CTIMEOUT
 
SDIO_STA_CTIMEOUT


	)

386 
	#SDIO_IT_DTIMEOUT
 
SDIO_STA_DTIMEOUT


	)

387 
	#SDIO_IT_TXUNDERR
 
SDIO_STA_TXUNDERR


	)

388 
	#SDIO_IT_RXOVERR
 
SDIO_STA_RXOVERR


	)

389 
	#SDIO_IT_CMDREND
 
SDIO_STA_CMDREND


	)

390 
	#SDIO_IT_CMDSENT
 
SDIO_STA_CMDSENT


	)

391 
	#SDIO_IT_DATAEND
 
SDIO_STA_DATAEND


	)

392 
	#SDIO_IT_STBITERR
 
SDIO_STA_STBITERR


	)

393 
	#SDIO_IT_DBCKEND
 
SDIO_STA_DBCKEND


	)

394 
	#SDIO_IT_CMDACT
 
SDIO_STA_CMDACT


	)

395 
	#SDIO_IT_TXACT
 
SDIO_STA_TXACT


	)

396 
	#SDIO_IT_RXACT
 
SDIO_STA_RXACT


	)

397 
	#SDIO_IT_TXFIFOHE
 
SDIO_STA_TXFIFOHE


	)

398 
	#SDIO_IT_RXFIFOHF
 
SDIO_STA_RXFIFOHF


	)

399 
	#SDIO_IT_TXFIFOF
 
SDIO_STA_TXFIFOF


	)

400 
	#SDIO_IT_RXFIFOF
 
SDIO_STA_RXFIFOF


	)

401 
	#SDIO_IT_TXFIFOE
 
SDIO_STA_TXFIFOE


	)

402 
	#SDIO_IT_RXFIFOE
 
SDIO_STA_RXFIFOE


	)

403 
	#SDIO_IT_TXDAVL
 
SDIO_STA_TXDAVL


	)

404 
	#SDIO_IT_RXDAVL
 
SDIO_STA_RXDAVL


	)

405 
	#SDIO_IT_SDIOIT
 
SDIO_STA_SDIOIT


	)

406 
	#SDIO_IT_CEATAEND
 
SDIO_STA_CEATAEND


	)

414 
	#SDIO_FLAG_CCRCFAIL
 
SDIO_STA_CCRCFAIL


	)

415 
	#SDIO_FLAG_DCRCFAIL
 
SDIO_STA_DCRCFAIL


	)

416 
	#SDIO_FLAG_CTIMEOUT
 
SDIO_STA_CTIMEOUT


	)

417 
	#SDIO_FLAG_DTIMEOUT
 
SDIO_STA_DTIMEOUT


	)

418 
	#SDIO_FLAG_TXUNDERR
 
SDIO_STA_TXUNDERR


	)

419 
	#SDIO_FLAG_RXOVERR
 
SDIO_STA_RXOVERR


	)

420 
	#SDIO_FLAG_CMDREND
 
SDIO_STA_CMDREND


	)

421 
	#SDIO_FLAG_CMDSENT
 
SDIO_STA_CMDSENT


	)

422 
	#SDIO_FLAG_DATAEND
 
SDIO_STA_DATAEND


	)

423 
	#SDIO_FLAG_STBITERR
 
SDIO_STA_STBITERR


	)

424 
	#SDIO_FLAG_DBCKEND
 
SDIO_STA_DBCKEND


	)

425 
	#SDIO_FLAG_CMDACT
 
SDIO_STA_CMDACT


	)

426 
	#SDIO_FLAG_TXACT
 
SDIO_STA_TXACT


	)

427 
	#SDIO_FLAG_RXACT
 
SDIO_STA_RXACT


	)

428 
	#SDIO_FLAG_TXFIFOHE
 
SDIO_STA_TXFIFOHE


	)

429 
	#SDIO_FLAG_RXFIFOHF
 
SDIO_STA_RXFIFOHF


	)

430 
	#SDIO_FLAG_TXFIFOF
 
SDIO_STA_TXFIFOF


	)

431 
	#SDIO_FLAG_RXFIFOF
 
SDIO_STA_RXFIFOF


	)

432 
	#SDIO_FLAG_TXFIFOE
 
SDIO_STA_TXFIFOE


	)

433 
	#SDIO_FLAG_RXFIFOE
 
SDIO_STA_RXFIFOE


	)

434 
	#SDIO_FLAG_TXDAVL
 
SDIO_STA_TXDAVL


	)

435 
	#SDIO_FLAG_RXDAVL
 
SDIO_STA_RXDAVL


	)

436 
	#SDIO_FLAG_SDIOIT
 
SDIO_STA_SDIOIT


	)

437 
	#SDIO_FLAG_CEATAEND
 
SDIO_STA_CEATAEND


	)

454 
	#SDIO_OFFSET
 (
SDIO_BASE
 - 
PERIPH_BASE
)

	)

458 
	#CLKCR_OFFSET
 (
SDIO_OFFSET
 + 0x04)

	)

459 
	#CLKEN_BITNUMBER
 0x08

	)

460 
	#CLKCR_CLKEN_BB
 (
PERIPH_BB_BASE
 + (
CLKCR_OFFSET
 * 32è+ (
CLKEN_BITNUMBER
 * 4))

	)

464 
	#CMD_OFFSET
 (
SDIO_OFFSET
 + 0x0C)

	)

465 
	#SDIOSUSPEND_BITNUMBER
 0x0B

	)

466 
	#CMD_SDIOSUSPEND_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32è+ (
SDIOSUSPEND_BITNUMBER
 * 4))

	)

469 
	#ENCMDCOMPL_BITNUMBER
 0x0C

	)

470 
	#CMD_ENCMDCOMPL_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32è+ (
ENCMDCOMPL_BITNUMBER
 * 4))

	)

473 
	#NIEN_BITNUMBER
 0x0D

	)

474 
	#CMD_NIEN_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32è+ (
NIEN_BITNUMBER
 * 4))

	)

477 
	#ATACMD_BITNUMBER
 0x0E

	)

478 
	#CMD_ATACMD_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32è+ (
ATACMD_BITNUMBER
 * 4))

	)

482 
	#DCTRL_OFFSET
 (
SDIO_OFFSET
 + 0x2C)

	)

483 
	#DMAEN_BITNUMBER
 0x03

	)

484 
	#DCTRL_DMAEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
DMAEN_BITNUMBER
 * 4))

	)

487 
	#RWSTART_BITNUMBER
 0x08

	)

488 
	#DCTRL_RWSTART_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
RWSTART_BITNUMBER
 * 4))

	)

491 
	#RWSTOP_BITNUMBER
 0x09

	)

492 
	#DCTRL_RWSTOP_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
RWSTOP_BITNUMBER
 * 4))

	)

495 
	#RWMOD_BITNUMBER
 0x0A

	)

496 
	#DCTRL_RWMOD_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
RWMOD_BITNUMBER
 * 4))

	)

499 
	#SDIOEN_BITNUMBER
 0x0B

	)

500 
	#DCTRL_SDIOEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
SDIOEN_BITNUMBER
 * 4))

	)

513 
	#CLKCR_CLEAR_MASK
 ((
ušt32_t
)(
SDIO_CLKCR_CLKDIV
 | 
SDIO_CLKCR_PWRSAV
 |\

514 
SDIO_CLKCR_BYPASS
 | 
SDIO_CLKCR_WIDBUS
 |\

515 
SDIO_CLKCR_NEGEDGE
 | 
SDIO_CLKCR_HWFC_EN
))

	)

520 
	#DCTRL_CLEAR_MASK
 ((
ušt32_t
)(
SDIO_DCTRL_DTEN
 | 
SDIO_DCTRL_DTDIR
 |\

521 
SDIO_DCTRL_DTMODE
 | 
SDIO_DCTRL_DBLOCKSIZE
))

	)

525 
	#CMD_CLEAR_MASK
 ((
ušt32_t
)(
SDIO_CMD_CMDINDEX
 | 
SDIO_CMD_WAITRESP
 |\

526 
SDIO_CMD_WAITINT
 | 
SDIO_CMD_WAITPEND
 |\

527 
SDIO_CMD_CPSMEN
 | 
SDIO_CMD_SDIOSUSPEND
))

	)

530 
	#SDIO_RESP_ADDR
 ((
ušt32_t
)(
SDIO_BASE
 + 0x14))

	)

533 
	#SDIO_INIT_CLK_DIV
 ((
ušt8_t
)0x76)

	)

536 
	#SDIO_TRANSFER_CLK_DIV
 ((
ušt8_t
)0x0)

	)

550 
	#__SDIO_ENABLE
(è(*(
__IO
 
ušt32_t
 *)
CLKCR_CLKEN_BB
 = 
ENABLE
)

	)

556 
	#__SDIO_DISABLE
(è(*(
__IO
 
ušt32_t
 *)
CLKCR_CLKEN_BB
 = 
DISABLE
)

	)

562 
	#__SDIO_DMA_ENABLE
(è(*(
__IO
 
ušt32_t
 *)
DCTRL_DMAEN_BB
 = 
ENABLE
)

	)

568 
	#__SDIO_DMA_DISABLE
(è(*(
__IO
 
ušt32_t
 *)
DCTRL_DMAEN_BB
 = 
DISABLE
)

	)

602 
	#__SDIO_ENABLE_IT
(
__INSTANCE__
, 
__INTERRUPT__
è((__INSTANCE__)->
MASK
 |ð(__INTERRUPT__))

	)

636 
	#__SDIO_DISABLE_IT
(
__INSTANCE__
, 
__INTERRUPT__
è((__INSTANCE__)->
MASK
 &ð~(__INTERRUPT__))

	)

669 
	#__SDIO_GET_FLAG
(
__INSTANCE__
, 
__FLAG__
è(((__INSTANCE__)->
STA
 &(__FLAG__)è!ð
RESET
)

	)

692 
	#__SDIO_CLEAR_FLAG
(
__INSTANCE__
, 
__FLAG__
è((__INSTANCE__)->
ICR
 = (__FLAG__))

	)

726 
	#__SDIO_GET_IT
 (
__INSTANCE__
, 
__INTERRUPT__
è(((__INSTANCE__)->
STA
 &(__INTERRUPT__)è=ð(__INTERRUPT__))

	)

748 
	#__SDIO_CLEAR_IT
(
__INSTANCE__
, 
__INTERRUPT__
è((__INSTANCE__)->
ICR
 = (__INTERRUPT__))

	)

754 
	#__SDIO_START_READWAIT_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
DCTRL_RWSTART_BB
 = 
ENABLE
)

	)

760 
	#__SDIO_START_READWAIT_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
DCTRL_RWSTART_BB
 = 
DISABLE
)

	)

766 
	#__SDIO_STOP_READWAIT_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
DCTRL_RWSTOP_BB
 = 
ENABLE
)

	)

772 
	#__SDIO_STOP_READWAIT_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
DCTRL_RWSTOP_BB
 = 
DISABLE
)

	)

778 
	#__SDIO_OPERATION_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
DCTRL_SDIOEN_BB
 = 
ENABLE
)

	)

784 
	#__SDIO_OPERATION_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
DCTRL_SDIOEN_BB
 = 
DISABLE
)

	)

790 
	#__SDIO_SUSPEND_CMD_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
CMD_SDIOSUSPEND_BB
 = 
ENABLE
)

	)

796 
	#__SDIO_SUSPEND_CMD_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
CMD_SDIOSUSPEND_BB
 = 
DISABLE
)

	)

798 #ià
	`defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

799 
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

800 
	`defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| 
	$defšed
(
STM32F411xE
)

805 
	#__SDIO_CEATA_CMD_COMPLETION_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
CMD_ENCMDCOMPL_BB
 = 
ENABLE
)

	)

811 
	#__SDIO_CEATA_CMD_COMPLETION_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
CMD_ENCMDCOMPL_BB
 = 
DISABLE
)

	)

817 
	#__SDIO_CEATA_ENABLE_IT
(è(*(
__IO
 
ušt32_t
 *è
CMD_NIEN_BB
 = (ušt32_t)0)

	)

823 
	#__SDIO_CEATA_DISABLE_IT
(è(*(
__IO
 
ušt32_t
 *è
CMD_NIEN_BB
 = (ušt32_t)1)

	)

829 
	#__SDIO_CEATA_SENDCMD_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
CMD_ATACMD_BB
 = 
ENABLE
)

	)

835 
	#__SDIO_CEATA_SENDCMD_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
CMD_ATACMD_BB
 = 
DISABLE
)

	)

837 
STM32F427xx
 || 
STM32F437xx
 || 
STM32F429xx
 || 
STM32F439xx
 */

855 
HAL_StusTy³Def
 
	`SDIO_In™
(
SDIO_Ty³Def
 *
SDIOx
, 
SDIO_In™Ty³Def
 
In™
);

865 
ušt32_t
 
	`SDIO_R—dFIFO
(
SDIO_Ty³Def
 *
SDIOx
);

866 
HAL_StusTy³Def
 
	`SDIO_Wr™eFIFO
(
SDIO_Ty³Def
 *
SDIOx
, 
ušt32_t
 *
pWr™eD©a
);

875 
HAL_StusTy³Def
 
	`SDIO_Pow”S‹_ON
(
SDIO_Ty³Def
 *
SDIOx
);

876 
HAL_StusTy³Def
 
	`SDIO_Pow”S‹_OFF
(
SDIO_Ty³Def
 *
SDIOx
);

877 
ušt32_t
 
	`SDIO_G‘Pow”S‹
(
SDIO_Ty³Def
 *
SDIOx
);

880 
HAL_StusTy³Def
 
	`SDIO_S’dCommªd
(
SDIO_Ty³Def
 *
SDIOx
, 
SDIO_CmdIn™Ty³Def
 *
SDIO_CmdIn™SŒuù
);

881 
ušt8_t
 
	`SDIO_G‘CommªdRe¥Ú£
(
SDIO_Ty³Def
 *
SDIOx
);

882 
ušt32_t
 
	`SDIO_G‘Re¥Ú£
(ušt32_ˆ
SDIO_RESP
);

885 
HAL_StusTy³Def
 
	`SDIO_D©aCÚfig
(
SDIO_Ty³Def
 *
SDIOx
, 
SDIO_D©aIn™Ty³Def
* 
SDIO_D©aIn™SŒuù
);

886 
ušt32_t
 
	`SDIO_G‘D©aCouÁ”
(
SDIO_Ty³Def
 *
SDIOx
);

887 
ušt32_t
 
	`SDIO_G‘FIFOCouÁ
(
SDIO_Ty³Def
 *
SDIOx
);

890 
HAL_StusTy³Def
 
	`SDIO_S‘SDIOR—dWa™Mode
(
ušt32_t
 
SDIO_R—dWa™Mode
);

908 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

909 #ifdeà
__ýlu¥lus


910 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_usb.h

39 #iâdeà
__STM32F4xx_LL_USB_H


40 
	#__STM32F4xx_LL_USB_H


	)

42 #ifdeà
__ýlu¥lus


45 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

46 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

47 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

48 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

50 
	~"¡m32f4xx_h®_def.h
"

67 
USB_OTG_DEVICE_MODE
 = 0,

68 
USB_OTG_HOST_MODE
 = 1,

69 
USB_OTG_DRD_MODE
 = 2

71 }
	tUSB_OTG_ModeTy³Def
;

77 
URB_IDLE
 = 0,

78 
URB_DONE
,

79 
URB_NOTREADY
,

80 
URB_NYET
,

81 
URB_ERROR
,

82 
URB_STALL


84 }
	tUSB_OTG_URBS‹Ty³Def
;

90 
HC_IDLE
 = 0,

91 
HC_XFRC
,

92 
HC_HALTED
,

93 
HC_NAK
,

94 
HC_NYET
,

95 
HC_STALL
,

96 
HC_XACTERR
,

97 
HC_BBLERR
,

98 
HC_DATATGLERR


100 }
	tUSB_OTG_HCS‹Ty³Def
;

107 
ušt32_t
 
dev_’dpošts
;

111 
ušt32_t
 
Ho¡_chªÃls
;

115 
ušt32_t
 
¥“d
;

118 
ušt32_t
 
dma_’abË
;

120 
ušt32_t
 
•0_mps
;

123 
ušt32_t
 
phy_™çû
;

126 
ušt32_t
 
Sof_’abË
;

128 
ušt32_t
 
low_pow”_’abË
;

130 
ušt32_t
 
Ím_’abË
;

132 
ušt32_t
 
b©‹ry_ch¬gšg_’abË
;

134 
ušt32_t
 
vbus_£nsšg_’abË
;

136 
ušt32_t
 
u£_dediÿ‹d_•1
;

138 
ušt32_t
 
u£_ex‹º®_vbus
;

140 }
	tUSB_OTG_CfgTy³Def
;

144 
ušt8_t
 
num
;

147 
ušt8_t
 
is_š
;

150 
ušt8_t
 
is_¡®l
;

153 
ušt8_t
 
ty³
;

156 
ušt8_t
 
d©a_pid_¡¬t
;

159 
ušt8_t
 
ev’_odd_äame
;

162 
ušt16_t
 
tx_fifo_num
;

165 
ušt32_t
 
max·ck‘
;

168 
ušt8_t
 *
xãr_buff
;

170 
ušt32_t
 
dma_addr
;

172 
ušt32_t
 
xãr_Ën
;

174 
ušt32_t
 
xãr_couÁ
;

176 }
	tUSB_OTG_EPTy³Def
;

180 
ušt8_t
 
dev_addr
 ;

183 
ušt8_t
 
ch_num
;

186 
ušt8_t
 
•_num
;

189 
ušt8_t
 
•_is_š
;

192 
ušt8_t
 
¥“d
;

195 
ušt8_t
 
do_pšg
;

197 
ušt8_t
 
´oûss_pšg
;

199 
ušt8_t
 
•_ty³
;

202 
ušt16_t
 
max_·ck‘
;

205 
ušt8_t
 
d©a_pid
;

208 
ušt8_t
 *
xãr_buff
;

210 
ušt32_t
 
xãr_Ën
;

212 
ušt32_t
 
xãr_couÁ
;

214 
ušt8_t
 
toggË_š
;

217 
ušt8_t
 
toggË_out
;

220 
ušt32_t
 
dma_addr
;

222 
ušt32_t
 
E¼CÁ
;

224 
USB_OTG_URBS‹Ty³Def
 
urb_¡©e
;

227 
USB_OTG_HCS‹Ty³Def
 
¡©e
;

230 }
	tUSB_OTG_HCTy³Def
;

241 
	#USB_OTG_MODE_DEVICE
 0

	)

242 
	#USB_OTG_MODE_HOST
 1

	)

243 
	#USB_OTG_MODE_DRD
 2

	)

251 
	#USB_OTG_SPEED_HIGH
 0

	)

252 
	#USB_OTG_SPEED_HIGH_IN_FULL
 1

	)

253 
	#USB_OTG_SPEED_LOW
 2

	)

254 
	#USB_OTG_SPEED_FULL
 3

	)

262 
	#USB_OTG_ULPI_PHY
 1

	)

263 
	#USB_OTG_EMBEDDED_PHY
 2

	)

271 
	#USB_OTG_HS_MAX_PACKET_SIZE
 512

	)

272 
	#USB_OTG_FS_MAX_PACKET_SIZE
 64

	)

273 
	#USB_OTG_MAX_EP0_SIZE
 64

	)

281 
	#DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ
 (0 << 1)

	)

282 
	#DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ
 (1 << 1)

	)

283 
	#DSTS_ENUMSPD_LS_PHY_6MHZ
 (2 << 1)

	)

284 
	#DSTS_ENUMSPD_FS_PHY_48MHZ
 (3 << 1)

	)

292 
	#DCFG_FRAME_INTERVAL_80
 0

	)

293 
	#DCFG_FRAME_INTERVAL_85
 1

	)

294 
	#DCFG_FRAME_INTERVAL_90
 2

	)

295 
	#DCFG_FRAME_INTERVAL_95
 3

	)

303 
	#DEP0CTL_MPS_64
 0

	)

304 
	#DEP0CTL_MPS_32
 1

	)

305 
	#DEP0CTL_MPS_16
 2

	)

306 
	#DEP0CTL_MPS_8
 3

	)

314 
	#EP_SPEED_LOW
 0

	)

315 
	#EP_SPEED_FULL
 1

	)

316 
	#EP_SPEED_HIGH
 2

	)

324 
	#EP_TYPE_CTRL
 0

	)

325 
	#EP_TYPE_ISOC
 1

	)

326 
	#EP_TYPE_BULK
 2

	)

327 
	#EP_TYPE_INTR
 3

	)

328 
	#EP_TYPE_MSK
 3

	)

336 
	#STS_GOUT_NAK
 1

	)

337 
	#STS_DATA_UPDT
 2

	)

338 
	#STS_XFER_COMP
 3

	)

339 
	#STS_SETUP_COMP
 4

	)

340 
	#STS_SETUP_UPDT
 6

	)

348 
	#HCFG_30_60_MHZ
 0

	)

349 
	#HCFG_48_MHZ
 1

	)

350 
	#HCFG_6_MHZ
 2

	)

358 
	#HPRT0_PRTSPD_HIGH_SPEED
 0

	)

359 
	#HPRT0_PRTSPD_FULL_SPEED
 1

	)

360 
	#HPRT0_PRTSPD_LOW_SPEED
 2

	)

365 
	#HCCHAR_CTRL
 0

	)

366 
	#HCCHAR_ISOC
 1

	)

367 
	#HCCHAR_BULK
 2

	)

368 
	#HCCHAR_INTR
 3

	)

370 
	#HC_PID_DATA0
 0

	)

371 
	#HC_PID_DATA2
 1

	)

372 
	#HC_PID_DATA1
 2

	)

373 
	#HC_PID_SETUP
 3

	)

375 
	#GRXSTS_PKTSTS_IN
 2

	)

376 
	#GRXSTS_PKTSTS_IN_XFER_COMP
 3

	)

377 
	#GRXSTS_PKTSTS_DATA_TOGGLE_ERR
 5

	)

378 
	#GRXSTS_PKTSTS_CH_HALTED
 7

	)

380 
	#USBx_PCGCCTL
 *(
__IO
 
ušt32_t
 *)((ušt32_t)
USBx
 + 
USB_OTG_PCGCCTL_BASE
)

	)

381 
	#USBx_HPRT0
 *(
__IO
 
ušt32_t
 *)((ušt32_t)
USBx
 + 
USB_OTG_HOST_PORT_BASE
)

	)

383 
	#USBx_DEVICE
 ((
USB_OTG_DeviûTy³Def
 *)((
ušt32_t
 )
USBx
 + 
USB_OTG_DEVICE_BASE
))

	)

384 
	#USBx_INEP
(
i
è((
USB_OTG_INEndpoštTy³Def
 *)((
ušt32_t
)
USBx
 + 
USB_OTG_IN_ENDPOINT_BASE
 + (i)*
USB_OTG_EP_REG_SIZE
))

	)

385 
	#USBx_OUTEP
(
i
è((
USB_OTG_OUTEndpoštTy³Def
 *)((
ušt32_t
)
USBx
 + 
USB_OTG_OUT_ENDPOINT_BASE
 + (i)*
USB_OTG_EP_REG_SIZE
))

	)

386 
	#USBx_DFIFO
(
i
è*(
__IO
 
ušt32_t
 *)((ušt32_t)
USBx
 + 
USB_OTG_FIFO_BASE
 + (iè* 
USB_OTG_FIFO_SIZE
)

	)

388 
	#USBx_HOST
 ((
USB_OTG_Ho¡Ty³Def
 *)((
ušt32_t
 )
USBx
 + 
USB_OTG_HOST_BASE
))

	)

389 
	#USBx_HC
(
i
è((
USB_OTG_Ho¡ChªÃlTy³Def
 *)((
ušt32_t
)
USBx
 + 
USB_OTG_HOST_CHANNEL_BASE
 + (i)*
USB_OTG_HOST_CHANNEL_SIZE
))

	)

394 
	#USB_MASK_INTERRUPT
(
__INSTANCE__
, 
__INTERRUPT__
è((__INSTANCE__)->
GINTMSK
 &ð~(__INTERRUPT__))

	)

395 
	#USB_UNMASK_INTERRUPT
(
__INSTANCE__
, 
__INTERRUPT__
è((__INSTANCE__)->
GINTMSK
 |ð(__INTERRUPT__))

	)

397 
	#CLEAR_IN_EP_INTR
(
__EPNUM__
, 
__INTERRUPT__
è(
	`USBx_INEP
(__EPNUM__)->
DIEPINT
 = (__INTERRUPT__))

	)

398 
	#CLEAR_OUT_EP_INTR
(
__EPNUM__
, 
__INTERRUPT__
è(
	`USBx_OUTEP
(__EPNUM__)->
DOEPINT
 = (__INTERRUPT__))

	)

401 
HAL_StusTy³Def
 
	`USB_CÜeIn™
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_CfgTy³Def
 
In™
);

402 
HAL_StusTy³Def
 
	`USB_DevIn™
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_CfgTy³Def
 
In™
);

403 
HAL_StusTy³Def
 
	`USB_EÇbËGlob®IÁ
(
USB_OTG_Glob®Ty³Def
 *
USBx
);

404 
HAL_StusTy³Def
 
	`USB_Di§bËGlob®IÁ
(
USB_OTG_Glob®Ty³Def
 *
USBx
);

405 
HAL_StusTy³Def
 
	`USB_S‘Cu¼’tMode
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
USB_OTG_ModeTy³Def
 
mode
);

406 
HAL_StusTy³Def
 
	`USB_S‘DevS³ed
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
¥“d
);

407 
HAL_StusTy³Def
 
	`USB_FlushRxFifo
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

408 
HAL_StusTy³Def
 
	`USB_FlushTxFifo
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt32_t
 
num
 );

409 
HAL_StusTy³Def
 
	`USB_Aùiv©eEndpošt
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_EPTy³Def
 *
•
);

410 
HAL_StusTy³Def
 
	`USB_D—ùiv©eEndpošt
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_EPTy³Def
 *
•
);

411 
HAL_StusTy³Def
 
	`USB_Aùiv©eDediÿ‹dEndpošt
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_EPTy³Def
 *
•
);

412 
HAL_StusTy³Def
 
	`USB_D—ùiv©eDediÿ‹dEndpošt
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_EPTy³Def
 *
•
);

413 
HAL_StusTy³Def
 
	`USB_EPS¹Xãr
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
USB_OTG_EPTy³Def
 *
•
, 
ušt8_t
 
dma
);

414 
HAL_StusTy³Def
 
	`USB_EP0S¹Xãr
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
USB_OTG_EPTy³Def
 *
•
, 
ušt8_t
 
dma
);

415 
HAL_StusTy³Def
 
	`USB_Wr™ePack‘
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 *
¤c
, ušt8_ˆ
ch_•_num
, 
ušt16_t
 
Ën
, ušt8_ˆ
dma
);

416 * 
	`USB_R—dPack‘
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 *
de¡
, 
ušt16_t
 
Ën
);

417 
HAL_StusTy³Def
 
	`USB_EPS‘SÎ
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
USB_OTG_EPTy³Def
 *
•
);

418 
HAL_StusTy³Def
 
	`USB_EPCË¬SÎ
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
USB_OTG_EPTy³Def
 *
•
);

419 
HAL_StusTy³Def
 
	`USB_S‘DevAdd»ss
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 
add»ss
);

420 
HAL_StusTy³Def
 
	`USB_DevCÚÃù
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

421 
HAL_StusTy³Def
 
	`USB_DevDiscÚÃù
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

422 
HAL_StusTy³Def
 
	`USB_StÝDeviû
(
USB_OTG_Glob®Ty³Def
 *
USBx
);

423 
HAL_StusTy³Def
 
	`USB_Aùiv©eS‘up
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

424 
HAL_StusTy³Def
 
	`USB_EP0_OutS¹
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 
dma
, ušt8_ˆ*
p£tup
);

425 
ušt8_t
 
	`USB_G‘DevS³ed
(
USB_OTG_Glob®Ty³Def
 *
USBx
);

426 
ušt32_t
 
	`USB_G‘Mode
(
USB_OTG_Glob®Ty³Def
 *
USBx
);

427 
ušt32_t
 
	`USB_R—dIÁ”ru±s
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

428 
ušt32_t
 
	`USB_R—dDevAÎOutEpIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

429 
ušt32_t
 
	`USB_R—dDevOutEPIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
•num
);

430 
ušt32_t
 
	`USB_R—dDevAÎInEpIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

431 
ušt32_t
 
	`USB_R—dDevInEPIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
•num
);

432 
	`USB_CË¬IÁ”ru±s
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt32_t
 
š‹¼u±
);

434 
HAL_StusTy³Def
 
	`USB_Ho¡In™
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_CfgTy³Def
 
cfg
);

435 
HAL_StusTy³Def
 
	`USB_In™FSLSPClkS–
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
äeq
);

436 
HAL_StusTy³Def
 
	`USB_Re£tPÜt
(
USB_OTG_Glob®Ty³Def
 *
USBx
);

437 
HAL_StusTy³Def
 
	`USB_DriveVbus
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 
¡©e
);

438 
ušt32_t
 
	`USB_G‘Ho¡S³ed
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

439 
ušt32_t
 
	`USB_G‘Cu¼’tF¿me
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

440 
HAL_StusTy³Def
 
	`USB_HC_In™
(
USB_OTG_Glob®Ty³Def
 *
USBx
,

441 
ušt8_t
 
ch_num
,

442 
ušt8_t
 
•num
,

443 
ušt8_t
 
dev_add»ss
,

444 
ušt8_t
 
¥“d
,

445 
ušt8_t
 
•_ty³
,

446 
ušt16_t
 
mps
);

447 
HAL_StusTy³Def
 
	`USB_HC_S¹Xãr
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_HCTy³Def
 *
hc
, 
ušt8_t
 
dma
);

448 
ušt32_t
 
	`USB_HC_R—dIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

449 
HAL_StusTy³Def
 
	`USB_HC_H®t
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
hc_num
);

450 
HAL_StusTy³Def
 
	`USB_DoPšg
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
ch_num
);

451 
HAL_StusTy³Def
 
	`USB_StÝHo¡
(
USB_OTG_Glob®Ty³Def
 *
USBx
);

461 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

462 #ifdeà
__ýlu¥lus


463 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal.c

54 
	~"¡m32f4xx_h®.h
"

73 
	#__STM32F4xx_HAL_VERSION_MAIN
 (0x01è

	)

74 
	#__STM32F4xx_HAL_VERSION_SUB1
 (0x04è

	)

75 
	#__STM32F4xx_HAL_VERSION_SUB2
 (0x00è

	)

76 
	#__STM32F4xx_HAL_VERSION_RC
 (0x00è

	)

77 
	#__STM32F4xx_HAL_VERSION
 ((
__STM32F4xx_HAL_VERSION_MAIN
 << 24)\

78 |(
__STM32F4xx_HAL_VERSION_SUB1
 << 16)\

79 |(
__STM32F4xx_HAL_VERSION_SUB2
 << 8 )\

80 |(
__STM32F4xx_HAL_VERSION_RC
))

	)

82 
	#IDCODE_DEVID_MASK
 ((
ušt32_t
)0x00000FFF)

	)

85 
	#SYSCFG_OFFSET
 (
SYSCFG_BASE
 - 
PERIPH_BASE
)

	)

88 
	#MEMRMP_OFFSET
 
SYSCFG_OFFSET


	)

89 
	#UFB_MODE_BIT_NUMBER
 
	`POSITION_VAL
(
SYSCFG_MEMRMP_UFB_MODE
)

	)

90 
	#UFB_MODE_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
MEMRMP_OFFSET
 * 32è+ (
UFB_MODE_BIT_NUMBER
 * 4))

	)

94 
	#CMPCR_OFFSET
 (
SYSCFG_OFFSET
 + 0x20)

	)

95 
	#CMP_PD_BIT_NUMBER
 
	`POSITION_VAL
(
SYSCFG_CMPCR_CMP_PD
)

	)

96 
	#CMPCR_CMP_PD_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
CMPCR_OFFSET
 * 32è+ (
CMP_PD_BIT_NUMBER
 * 4))

	)

106 
__IO
 
ušt32_t
 
	guwTick
;

167 
HAL_StusTy³Def
 
	$HAL_In™
()

170 #ià(
INSTRUCTION_CACHE_ENABLE
 != 0)

171 
	`__HAL_FLASH_INSTRUCTION_CACHE_ENABLE
();

174 #ià(
DATA_CACHE_ENABLE
 != 0)

175 
	`__HAL_FLASH_DATA_CACHE_ENABLE
();

178 #ià(
PREFETCH_ENABLE
 != 0)

179 
	`__HAL_FLASH_PREFETCH_BUFFER_ENABLE
();

183 
	`HAL_NVIC_S‘PriÜ™yGroupšg
(
NVIC_PRIORITYGROUP_4
);

186 
	`HAL_In™Tick
(
TICK_INT_PRIORITY
);

189 
	`HAL_M¥In™
();

192  
HAL_OK
;

193 
	}
}

200 
HAL_StusTy³Def
 
	$HAL_DeIn™
()

203 
	`__HAL_RCC_APB1_FORCE_RESET
();

204 
	`__HAL_RCC_APB1_RELEASE_RESET
();

206 
	`__HAL_RCC_APB2_FORCE_RESET
();

207 
	`__HAL_RCC_APB2_RELEASE_RESET
();

209 
	`__HAL_RCC_AHB1_FORCE_RESET
();

210 
	`__HAL_RCC_AHB1_RELEASE_RESET
();

212 
	`__HAL_RCC_AHB2_FORCE_RESET
();

213 
	`__HAL_RCC_AHB2_RELEASE_RESET
();

215 
	`__HAL_RCC_AHB3_FORCE_RESET
();

216 
	`__HAL_RCC_AHB3_RELEASE_RESET
();

219 
	`HAL_M¥DeIn™
();

222  
HAL_OK
;

223 
	}
}

229 
__w—k
 
	$HAL_M¥In™
()

234 
	}
}

240 
__w—k
 
	$HAL_M¥DeIn™
()

245 
	}
}

263 
__w—k
 
HAL_StusTy³Def
 
	$HAL_In™Tick
(
ušt32_t
 
TickPriÜ™y
)

266 
	`HAL_SYSTICK_CÚfig
(
	`HAL_RCC_G‘HCLKF»q
()/1000);

269 
	`HAL_NVIC_S‘PriÜ™y
(
SysTick_IRQn
, 
TickPriÜ™y
 ,0);

272  
HAL_OK
;

273 
	}
}

311 
__w—k
 
	$HAL_IncTick
()

313 
uwTick
++;

314 
	}
}

322 
__w—k
 
ušt32_t
 
	$HAL_G‘Tick
()

324  
uwTick
;

325 
	}
}

338 
__w—k
 
	$HAL_D–ay
(
__IO
 
ušt32_t
 
D–ay
)

340 
ušt32_t
 
tick¡¬t
 = 0;

341 
tick¡¬t
 = 
	`HAL_G‘Tick
();

342 (
	`HAL_G‘Tick
(è- 
tick¡¬t
è< 
D–ay
)

345 
	}
}

357 
__w—k
 
	$HAL_Su¥’dTick
()

360 
SysTick
->
CTRL
 &ð~
SysTick_CTRL_TICKINT_Msk
;

361 
	}
}

373 
__w—k
 
	$HAL_ResumeTick
()

376 
SysTick
->
CTRL
 |ð
SysTick_CTRL_TICKINT_Msk
;

377 
	}
}

383 
ušt32_t
 
	$HAL_G‘H®V”siÚ
()

385  
__STM32F4xx_HAL_VERSION
;

386 
	}
}

392 
ušt32_t
 
	$HAL_G‘REVID
()

394 ((
DBGMCU
->
IDCODE
) >> 16);

395 
	}
}

401 
ušt32_t
 
	$HAL_G‘DEVID
()

403 ((
DBGMCU
->
IDCODE
è& 
IDCODE_DEVID_MASK
);

404 
	}
}

410 
	$HAL_DBGMCU_EÇbËDBGSË•Mode
()

412 
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_SLEEP
);

413 
	}
}

419 
	$HAL_DBGMCU_Di§bËDBGSË•Mode
()

421 
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_SLEEP
);

422 
	}
}

428 
	$HAL_DBGMCU_EÇbËDBGStÝMode
()

430 
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STOP
);

431 
	}
}

437 
	$HAL_DBGMCU_Di§bËDBGStÝMode
()

439 
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STOP
);

440 
	}
}

446 
	$HAL_DBGMCU_EÇbËDBGSndbyMode
()

448 
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STANDBY
);

449 
	}
}

455 
	$HAL_DBGMCU_Di§bËDBGSndbyMode
()

457 
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STANDBY
);

458 
	}
}

466 
	$HAL_EÇbËCom³n§tiÚC–l
()

468 *(
__IO
 
ušt32_t
 *)
CMPCR_CMP_PD_BB
 = (ušt32_t)
ENABLE
;

469 
	}
}

477 
	$HAL_Di§bËCom³n§tiÚC–l
()

479 *(
__IO
 
ušt32_t
 *)
CMPCR_CMP_PD_BB
 = (ušt32_t)
DISABLE
;

480 
	}
}

482 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

483 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

494 
	$HAL_EÇbËMemÜySw­pšgBªk
()

496 *(
__IO
 
ušt32_t
 *)
UFB_MODE_BB
 = (ušt32_t)
ENABLE
;

497 
	}
}

509 
	$HAL_Di§bËMemÜySw­pšgBªk
()

512 *(
__IO
 
ušt32_t
 *)
UFB_MODE_BB
 = (ušt32_t)
DISABLE
;

513 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_adc.c

195 
	~"¡m32f4xx_h®.h
"

206 #ifdeà
HAL_ADC_MODULE_ENABLED


216 
ADC_In™
(
ADC_HªdËTy³Def
* 
hadc
);

217 
ADC_DMACÚvC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

218 
ADC_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

219 
ADC_DMAH®fCÚvC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

258 
HAL_StusTy³Def
 
	$HAL_ADC_In™
(
ADC_HªdËTy³Def
* 
hadc
)

261 if(
hadc
 =ð
NULL
)

263  
HAL_ERROR
;

267 
	`as£¹_·¿m
(
	`IS_ADC_ALL_INSTANCE
(
hadc
->
In¡ªû
));

268 
	`as£¹_·¿m
(
	`IS_ADC_CLOCKPRESCALER
(
hadc
->
In™
.
ClockP»sÿËr
));

269 
	`as£¹_·¿m
(
	`IS_ADC_RESOLUTION
(
hadc
->
In™
.
ResÞutiÚ
));

270 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
hadc
->
In™
.
SÿnCÚvMode
));

271 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
hadc
->
In™
.
CÚtšuousCÚvMode
));

272 
	`as£¹_·¿m
(
	`IS_ADC_EXT_TRIG
(
hadc
->
In™
.
Ex‹º®TrigCÚv
));

273 
	`as£¹_·¿m
(
	`IS_ADC_DATA_ALIGN
(
hadc
->
In™
.
D©aAlign
));

274 
	`as£¹_·¿m
(
	`IS_ADC_REGULAR_LENGTH
(
hadc
->
In™
.
NbrOfCÚv”siÚ
));

275 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
hadc
->
In™
.
DMACÚtšuousReque¡s
));

276 
	`as£¹_·¿m
(
	`IS_ADC_EOCS–eùiÚ
(
hadc
->
In™
.
EOCS–eùiÚ
));

277 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
hadc
->
In™
.
DiscÚtšuousCÚvMode
));

279 if(
hadc
->
In™
.
Ex‹º®TrigCÚv
 !ð
ADC_SOFTWARE_START
)

281 
	`as£¹_·¿m
(
	`IS_ADC_EXT_TRIG_EDGE
(
hadc
->
In™
.
Ex‹º®TrigCÚvEdge
));

284 if(
hadc
->
S‹
 =ð
HAL_ADC_STATE_RESET
)

287 
hadc
->
Lock
 = 
HAL_UNLOCKED
;

289 
	`HAL_ADC_M¥In™
(
hadc
);

293 
hadc
->
S‹
 = 
HAL_ADC_STATE_BUSY
;

296 
	`ADC_In™
(
hadc
);

299 
hadc
->
E¼ÜCode
 = 
HAL_ADC_ERROR_NONE
;

302 
hadc
->
S‹
 = 
HAL_ADC_STATE_READY
;

305 
	`__HAL_UNLOCK
(
hadc
);

308  
HAL_OK
;

309 
	}
}

317 
HAL_StusTy³Def
 
	$HAL_ADC_DeIn™
(
ADC_HªdËTy³Def
* 
hadc
)

320 if(
hadc
 =ð
NULL
)

322  
HAL_ERROR
;

326 
	`as£¹_·¿m
(
	`IS_ADC_ALL_INSTANCE
(
hadc
->
In¡ªû
));

329 
hadc
->
S‹
 = 
HAL_ADC_STATE_BUSY
;

332 
	`HAL_ADC_M¥DeIn™
(
hadc
);

335 
hadc
->
E¼ÜCode
 = 
HAL_ADC_ERROR_NONE
;

338 
hadc
->
S‹
 = 
HAL_ADC_STATE_RESET
;

341  
HAL_OK
;

342 
	}
}

350 
__w—k
 
	$HAL_ADC_M¥In™
(
ADC_HªdËTy³Def
* 
hadc
)

355 
	}
}

363 
__w—k
 
	$HAL_ADC_M¥DeIn™
(
ADC_HªdËTy³Def
* 
hadc
)

368 
	}
}

400 
HAL_StusTy³Def
 
	$HAL_ADC_S¹
(
ADC_HªdËTy³Def
* 
hadc
)

402 
__IO
 
ušt32_t
 
couÁ”
 = 0;

405 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
hadc
->
In™
.
CÚtšuousCÚvMode
));

406 
	`as£¹_·¿m
(
	`IS_ADC_EXT_TRIG_EDGE
(
hadc
->
In™
.
Ex‹º®TrigCÚvEdge
));

409 
	`__HAL_LOCK
(
hadc
);

412 if(
hadc
->
S‹
 =ð
HAL_ADC_STATE_BUSY_INJ
)

415 
hadc
->
S‹
 = 
HAL_ADC_STATE_BUSY_INJ_REG
;

420 
hadc
->
S‹
 = 
HAL_ADC_STATE_BUSY_REG
;

425 if((
hadc
->
In¡ªû
->
CR2
 & 
ADC_CR2_ADON
) != ADC_CR2_ADON)

428 
	`__HAL_ADC_ENABLE
(
hadc
);

432 
couÁ”
 = (
ADC_STAB_DELAY_US
 * (
Sy¡emCÜeClock
 / 1000000));

433 
couÁ”
 != 0)

435 
couÁ”
--;

440 
	`__HAL_UNLOCK
(
hadc
);

443 if(
	`HAL_IS_BIT_CLR
(
ADC
->
CCR
, 
ADC_CCR_MULTI
))

446 if((
hadc
->
In¡ªû
->
CR2
 & 
ADC_CR2_EXTEN
è=ð
RESET
)

449 
hadc
->
In¡ªû
->
CR2
 |ð(
ušt32_t
)
ADC_CR2_SWSTART
;

455 if((
hadc
->
In¡ªû
 =ð
ADC1
è&& ((hadc->In¡ªû->
CR2
 & 
ADC_CR2_EXTEN
è=ð
RESET
))

458 
hadc
->
In¡ªû
->
CR2
 |ð(
ušt32_t
)
ADC_CR2_SWSTART
;

463  
HAL_OK
;

464 
	}
}

476 
HAL_StusTy³Def
 
	$HAL_ADC_StÝ
(
ADC_HªdËTy³Def
* 
hadc
)

479 
	`__HAL_ADC_DISABLE
(
hadc
);

482 
hadc
->
S‹
 = 
HAL_ADC_STATE_READY
;

485  
HAL_OK
;

486 
	}
}

503 
HAL_StusTy³Def
 
	$HAL_ADC_PÞlFÜCÚv”siÚ
(
ADC_HªdËTy³Def
* 
hadc
, 
ušt32_t
 
Timeout
)

505 
ušt32_t
 
tick¡¬t
 = 0;

513 ià(
	`HAL_IS_BIT_SET
(
hadc
->
In¡ªû
->
CR2
, 
ADC_CR2_EOCS
) &&

514 
	`HAL_IS_BIT_SET
(
hadc
->
In¡ªû
->
CR2
, 
ADC_CR2_DMA
) )

517 
hadc
->
S‹
 = 
HAL_ADC_STATE_ERROR
;

520 
	`__HAL_UNLOCK
(
hadc
);

522  
HAL_ERROR
;

526 
tick¡¬t
 = 
	`HAL_G‘Tick
();

529 !(
	`__HAL_ADC_GET_FLAG
(
hadc
, 
ADC_FLAG_EOC
)))

532 if(
Timeout
 !ð
HAL_MAX_DELAY
)

534 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

536 
hadc
->
S‹
ð
HAL_ADC_STATE_TIMEOUT
;

538 
	`__HAL_UNLOCK
(
hadc
);

539  
HAL_TIMEOUT
;

545 if(
hadc
->
S‹
 =ð
HAL_ADC_STATE_EOC_INJ
)

548 
hadc
->
S‹
 = 
HAL_ADC_STATE_EOC_INJ_REG
;

553 
hadc
->
S‹
 = 
HAL_ADC_STATE_EOC_REG
;

557  
HAL_OK
;

558 
	}
}

571 
HAL_StusTy³Def
 
	$HAL_ADC_PÞlFÜEv’t
(
ADC_HªdËTy³Def
* 
hadc
, 
ušt32_t
 
Ev’tTy³
, ušt32_ˆ
Timeout
)

573 
ušt32_t
 
tick¡¬t
 = 0;

576 
	`as£¹_·¿m
(
	`IS_ADC_EVENT_TYPE
(
Ev’tTy³
));

579 
tick¡¬t
 = 
	`HAL_G‘Tick
();

582 !(
	`__HAL_ADC_GET_FLAG
(
hadc
,
Ev’tTy³
)))

585 if(
Timeout
 !ð
HAL_MAX_DELAY
)

587 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

589 
hadc
->
S‹
ð
HAL_ADC_STATE_TIMEOUT
;

591 
	`__HAL_UNLOCK
(
hadc
);

592  
HAL_TIMEOUT
;

598 if(
Ev’tTy³
 =ð
ADC_AWD_EVENT
)

601 
hadc
->
S‹
 = 
HAL_ADC_STATE_AWD
;

604 
	`__HAL_ADC_CLEAR_FLAG
(
hadc
, 
ADC_FLAG_AWD
);

609 
hadc
->
S‹
 = 
HAL_ADC_STATE_ERROR
;

612 
	`__HAL_ADC_CLEAR_FLAG
(
hadc
, 
ADC_FLAG_OVR
);

616  
HAL_OK
;

617 
	}
}

626 
HAL_StusTy³Def
 
	$HAL_ADC_S¹_IT
(
ADC_HªdËTy³Def
* 
hadc
)

628 
__IO
 
ušt32_t
 
couÁ”
 = 0;

631 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
hadc
->
In™
.
CÚtšuousCÚvMode
));

632 
	`as£¹_·¿m
(
	`IS_ADC_EXT_TRIG_EDGE
(
hadc
->
In™
.
Ex‹º®TrigCÚvEdge
));

635 
	`__HAL_LOCK
(
hadc
);

638 if(
hadc
->
S‹
 =ð
HAL_ADC_STATE_BUSY_INJ
)

641 
hadc
->
S‹
 = 
HAL_ADC_STATE_BUSY_INJ_REG
;

646 
hadc
->
S‹
 = 
HAL_ADC_STATE_BUSY_REG
;

650 
hadc
->
E¼ÜCode
 = 
HAL_ADC_ERROR_NONE
;

654 if((
hadc
->
In¡ªû
->
CR2
 & 
ADC_CR2_ADON
) != ADC_CR2_ADON)

657 
	`__HAL_ADC_ENABLE
(
hadc
);

661 
couÁ”
 = (
ADC_STAB_DELAY_US
 * (
Sy¡emCÜeClock
 / 1000000));

662 
couÁ”
 != 0)

664 
couÁ”
--;

669 
	`__HAL_ADC_ENABLE_IT
(
hadc
, 
ADC_IT_OVR
);

672 
	`__HAL_ADC_ENABLE_IT
(
hadc
, 
ADC_IT_EOC
);

675 
	`__HAL_UNLOCK
(
hadc
);

678 if(
	`HAL_IS_BIT_CLR
(
ADC
->
CCR
, 
ADC_CCR_MULTI
))

681 if((
hadc
->
In¡ªû
->
CR2
 & 
ADC_CR2_EXTEN
è=ð
RESET
)

684 
hadc
->
In¡ªû
->
CR2
 |ð(
ušt32_t
)
ADC_CR2_SWSTART
;

690 if((
hadc
->
In¡ªû
 =ð(
ADC_Ty³Def
*)0x40012000è&& ((hadc->In¡ªû->
CR2
 & 
ADC_CR2_EXTEN
è=ð
RESET
))

693 
hadc
->
In¡ªû
->
CR2
 |ð(
ušt32_t
)
ADC_CR2_SWSTART
;

698  
HAL_OK
;

699 
	}
}

710 
HAL_StusTy³Def
 
	$HAL_ADC_StÝ_IT
(
ADC_HªdËTy³Def
* 
hadc
)

713 
	`__HAL_ADC_DISABLE_IT
(
hadc
, 
ADC_IT_EOC
);

716 
	`__HAL_ADC_DISABLE_IT
(
hadc
, 
ADC_CR1_JEOCIE
);

719 
	`__HAL_ADC_DISABLE
(
hadc
);

722 
hadc
->
S‹
 = 
HAL_ADC_STATE_READY
;

725  
HAL_OK
;

726 
	}
}

734 
	$HAL_ADC_IRQHªdËr
(
ADC_HªdËTy³Def
* 
hadc
)

736 
ušt32_t
 
tmp1
 = 0, 
tmp2
 = 0;

739 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
hadc
->
In™
.
CÚtšuousCÚvMode
));

740 
	`as£¹_·¿m
(
	`IS_ADC_REGULAR_LENGTH
(
hadc
->
In™
.
NbrOfCÚv”siÚ
));

741 
	`as£¹_·¿m
(
	`IS_ADC_EOCS–eùiÚ
(
hadc
->
In™
.
EOCS–eùiÚ
));

743 
tmp1
 = 
	`__HAL_ADC_GET_FLAG
(
hadc
, 
ADC_FLAG_EOC
);

744 
tmp2
 = 
	`__HAL_ADC_GET_IT_SOURCE
(
hadc
, 
ADC_IT_EOC
);

746 if(
tmp1
 && 
tmp2
)

749 if(
hadc
->
S‹
 =ð
HAL_ADC_STATE_EOC_INJ
)

752 
hadc
->
S‹
 = 
HAL_ADC_STATE_EOC_INJ_REG
;

757 
hadc
->
S‹
 = 
HAL_ADC_STATE_EOC_REG
;

760 if((
hadc
->
In™
.
CÚtšuousCÚvMode
 =ð
DISABLE
è&& ((hadc->
In¡ªû
->
CR2
 & 
ADC_CR2_EXTEN
è=ð
RESET
))

762 if(
hadc
->
In™
.
EOCS–eùiÚ
 =ð
ADC_EOC_SEQ_CONV
)

765 
	`__HAL_ADC_DISABLE_IT
(
hadc
, 
ADC_IT_EOC
);

768 
	`__HAL_ADC_DISABLE_IT
(
hadc
, 
ADC_IT_OVR
);

772 ià(
hadc
->
NbrOfCu¼’tCÚv”siÚRªk
 == 0)

774 
hadc
->
NbrOfCu¼’tCÚv”siÚRªk
 = hadc->
In™
.
NbrOfCÚv”siÚ
;

778 
hadc
->
NbrOfCu¼’tCÚv”siÚRªk
--;

781 if(
hadc
->
NbrOfCu¼’tCÚv”siÚRªk
 == 0)

784 
	`__HAL_ADC_DISABLE_IT
(
hadc
, 
ADC_IT_EOC
);

787 
	`__HAL_ADC_DISABLE_IT
(
hadc
, 
ADC_IT_OVR
);

793 
	`HAL_ADC_CÚvC¶tC®lback
(
hadc
);

796 
	`__HAL_ADC_CLEAR_FLAG
(
hadc
,
ADC_FLAG_EOC
);

799 
tmp1
 = 
	`__HAL_ADC_GET_FLAG
(
hadc
, 
ADC_FLAG_JEOC
);

800 
tmp2
 = 
	`__HAL_ADC_GET_IT_SOURCE
(
hadc
, 
ADC_IT_JEOC
);

802 if(
tmp1
 && 
tmp2
)

805 if(
hadc
->
S‹
 =ð
HAL_ADC_STATE_EOC_REG
)

808 
hadc
->
S‹
 = 
HAL_ADC_STATE_EOC_INJ_REG
;

813 
hadc
->
S‹
 = 
HAL_ADC_STATE_EOC_INJ
;

816 
tmp1
 = 
	`HAL_IS_BIT_CLR
(
hadc
->
In¡ªû
->
CR1
, 
ADC_CR1_JAUTO
);

817 
tmp2
 = 
	`HAL_IS_BIT_CLR
(
hadc
->
In¡ªû
->
CR2
, 
ADC_CR2_JEXTEN
);

818 if(((
hadc
->
In™
.
CÚtšuousCÚvMode
 =ð
DISABLE
è|| 
tmp1
è&& 
tmp2
)

821 
	`__HAL_ADC_DISABLE_IT
(
hadc
, 
ADC_IT_JEOC
);

825 
	`HAL_ADCEx_InjeùedCÚvC¶tC®lback
(
hadc
);

828 
	`__HAL_ADC_CLEAR_FLAG
(
hadc
,
ADC_FLAG_JEOC
);

831 
tmp1
 = 
	`__HAL_ADC_GET_FLAG
(
hadc
, 
ADC_FLAG_AWD
);

832 
tmp2
 = 
	`__HAL_ADC_GET_IT_SOURCE
(
hadc
, 
ADC_IT_AWD
);

834 if(
tmp1
 && 
tmp2
)

837 
hadc
->
S‹
 = 
HAL_ADC_STATE_AWD
;

840 
	`__HAL_ADC_CLEAR_FLAG
(
hadc
,
ADC_FLAG_AWD
);

843 
	`HAL_ADC_Lev–OutOfWšdowC®lback
(
hadc
);

846 
tmp1
 = 
	`__HAL_ADC_GET_FLAG
(
hadc
, 
ADC_FLAG_OVR
);

847 
tmp2
 = 
	`__HAL_ADC_GET_IT_SOURCE
(
hadc
, 
ADC_IT_OVR
);

849 if(
tmp1
 && 
tmp2
)

852 
hadc
->
S‹
 = 
HAL_ADC_STATE_ERROR
;

855 
hadc
->
E¼ÜCode
 |ð
HAL_ADC_ERROR_OVR
;

858 
	`__HAL_ADC_CLEAR_FLAG
(
hadc
,
ADC_FLAG_OVR
);

861 
	`HAL_ADC_E¼ÜC®lback
(
hadc
);

863 
	}
}

873 
HAL_StusTy³Def
 
	$HAL_ADC_S¹_DMA
(
ADC_HªdËTy³Def
* 
hadc
, 
ušt32_t
* 
pD©a
, ušt32_ˆ
L’gth
)

875 
__IO
 
ušt32_t
 
couÁ”
 = 0;

878 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
hadc
->
In™
.
CÚtšuousCÚvMode
));

879 
	`as£¹_·¿m
(
	`IS_ADC_EXT_TRIG_EDGE
(
hadc
->
In™
.
Ex‹º®TrigCÚvEdge
));

882 
	`__HAL_LOCK
(
hadc
);

885 
	`__HAL_ADC_ENABLE_IT
(
hadc
, 
ADC_IT_OVR
);

888 
hadc
->
In¡ªû
->
CR2
 |ð
ADC_CR2_DMA
;

891 
hadc
->
DMA_HªdË
->
XãrC¶tC®lback
 = 
ADC_DMACÚvC¶t
;

894 
hadc
->
DMA_HªdË
->
XãrH®fC¶tC®lback
 = 
ADC_DMAH®fCÚvC¶t
;

897 
hadc
->
DMA_HªdË
->
XãrE¼ÜC®lback
 = 
ADC_DMAE¼Ü
 ;

900 
	`HAL_DMA_S¹_IT
(
hadc
->
DMA_HªdË
, (
ušt32_t
)&hadc->
In¡ªû
->
DR
, (ušt32_t)
pD©a
, 
L’gth
);

903 
hadc
->
S‹
 = 
HAL_ADC_STATE_BUSY_REG
;

906 
	`__HAL_UNLOCK
(
hadc
);

910 if((
hadc
->
In¡ªû
->
CR2
 & 
ADC_CR2_ADON
) != ADC_CR2_ADON)

913 
	`__HAL_ADC_ENABLE
(
hadc
);

917 
couÁ”
 = (
ADC_STAB_DELAY_US
 * (
Sy¡emCÜeClock
 / 1000000));

918 
couÁ”
 != 0)

920 
couÁ”
--;

925 if((
hadc
->
In¡ªû
->
CR2
 & 
ADC_CR2_EXTEN
è=ð
RESET
)

928 
hadc
->
In¡ªû
->
CR2
 |ð
ADC_CR2_SWSTART
;

932  
HAL_OK
;

933 
	}
}

941 
HAL_StusTy³Def
 
	$HAL_ADC_StÝ_DMA
(
ADC_HªdËTy³Def
* 
hadc
)

944 
	`__HAL_ADC_DISABLE
(
hadc
);

947 
	`__HAL_ADC_DISABLE_IT
(
hadc
, 
ADC_IT_OVR
);

950 
hadc
->
In¡ªû
->
CR2
 &ð~
ADC_CR2_DMA
;

953 
	`HAL_DMA_AbÜt
(
hadc
->
DMA_HªdË
);

956 
hadc
->
S‹
 = 
HAL_ADC_STATE_READY
;

959  
HAL_OK
;

960 
	}
}

968 
ušt32_t
 
	$HAL_ADC_G‘V®ue
(
ADC_HªdËTy³Def
* 
hadc
)

971  
hadc
->
In¡ªû
->
DR
;

972 
	}
}

980 
__w—k
 
	$HAL_ADC_CÚvC¶tC®lback
(
ADC_HªdËTy³Def
* 
hadc
)

985 
	}
}

993 
__w—k
 
	$HAL_ADC_CÚvH®fC¶tC®lback
(
ADC_HªdËTy³Def
* 
hadc
)

998 
	}
}

1006 
__w—k
 
	$HAL_ADC_Lev–OutOfWšdowC®lback
(
ADC_HªdËTy³Def
* 
hadc
)

1011 
	}
}

1019 
__w—k
 
	$HAL_ADC_E¼ÜC®lback
(
ADC_HªdËTy³Def
 *
hadc
)

1024 
	}
}

1055 
HAL_StusTy³Def
 
	$HAL_ADC_CÚfigChªÃl
(
ADC_HªdËTy³Def
* 
hadc
, 
ADC_ChªÃlCÚfTy³Def
* 
sCÚfig
)

1057 
__IO
 
ušt32_t
 
couÁ”
 = 0;

1060 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
sCÚfig
->
ChªÃl
));

1061 
	`as£¹_·¿m
(
	`IS_ADC_REGULAR_RANK
(
sCÚfig
->
Rªk
));

1062 
	`as£¹_·¿m
(
	`IS_ADC_SAMPLE_TIME
(
sCÚfig
->
Sam¶šgTime
));

1065 
	`__HAL_LOCK
(
hadc
);

1068 ià(
sCÚfig
->
ChªÃl
 > 
ADC_CHANNEL_9
)

1071 
hadc
->
In¡ªû
->
SMPR1
 &ð~
	`ADC_SMPR1
(
ADC_SMPR1_SMP10
, 
sCÚfig
->
ChªÃl
);

1074 
hadc
->
In¡ªû
->
SMPR1
 |ð
	`ADC_SMPR1
(
sCÚfig
->
Sam¶šgTime
, sCÚfig->
ChªÃl
);

1079 
hadc
->
In¡ªû
->
SMPR2
 &ð~
	`ADC_SMPR2
(
ADC_SMPR2_SMP0
, 
sCÚfig
->
ChªÃl
);

1082 
hadc
->
In¡ªû
->
SMPR2
 |ð
	`ADC_SMPR2
(
sCÚfig
->
Sam¶šgTime
, sCÚfig->
ChªÃl
);

1086 ià(
sCÚfig
->
Rªk
 < 7)

1089 
hadc
->
In¡ªû
->
SQR3
 &ð~
	`ADC_SQR3_RK
(
ADC_SQR3_SQ1
, 
sCÚfig
->
Rªk
);

1092 
hadc
->
In¡ªû
->
SQR3
 |ð
	`ADC_SQR3_RK
(
sCÚfig
->
ChªÃl
, sCÚfig->
Rªk
);

1095 ià(
sCÚfig
->
Rªk
 < 13)

1098 
hadc
->
In¡ªû
->
SQR2
 &ð~
	`ADC_SQR2_RK
(
ADC_SQR2_SQ7
, 
sCÚfig
->
Rªk
);

1101 
hadc
->
In¡ªû
->
SQR2
 |ð
	`ADC_SQR2_RK
(
sCÚfig
->
ChªÃl
, sCÚfig->
Rªk
);

1107 
hadc
->
In¡ªû
->
SQR1
 &ð~
	`ADC_SQR1_RK
(
ADC_SQR1_SQ13
, 
sCÚfig
->
Rªk
);

1110 
hadc
->
In¡ªû
->
SQR1
 |ð
	`ADC_SQR1_RK
(
sCÚfig
->
ChªÃl
, sCÚfig->
Rªk
);

1114 ià((
hadc
->
In¡ªû
 =ð
ADC1
è&& (
sCÚfig
->
ChªÃl
 =ð
ADC_CHANNEL_VBAT
))

1117 
ADC
->
CCR
 |ð
ADC_CCR_VBATE
;

1121 ià((
hadc
->
In¡ªû
 =ð
ADC1
è&& ((
sCÚfig
->
ChªÃl
 =ð
ADC_CHANNEL_TEMPSENSOR
è|| (sCÚfig->ChªÃÈ=ð
ADC_CHANNEL_VREFINT
)))

1124 
ADC
->
CCR
 |ð
ADC_CCR_TSVREFE
;

1126 if((
sCÚfig
->
ChªÃl
 =ð
ADC_CHANNEL_TEMPSENSOR
))

1130 
couÁ”
 = (
ADC_TEMPSENSOR_DELAY_US
 * (
Sy¡emCÜeClock
 / 1000000));

1131 
couÁ”
 != 0)

1133 
couÁ”
--;

1139 
	`__HAL_UNLOCK
(
hadc
);

1142  
HAL_OK
;

1143 
	}
}

1153 
HAL_StusTy³Def
 
	$HAL_ADC_AÇlogWDGCÚfig
(
ADC_HªdËTy³Def
* 
hadc
, 
ADC_AÇlogWDGCÚfTy³Def
* 
AÇlogWDGCÚfig
)

1155 #ifdeà
USE_FULL_ASSERT


1156 
ušt32_t
 
tmp
 = 0;

1160 
	`as£¹_·¿m
(
	`IS_ADC_ANALOG_WATCHDOG
(
AÇlogWDGCÚfig
->
W©chdogMode
));

1161 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
AÇlogWDGCÚfig
->
ChªÃl
));

1162 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
AÇlogWDGCÚfig
->
ITMode
));

1164 #ifdeà
USE_FULL_ASSERT


1165 
tmp
 = 
	`ADC_GET_RESOLUTION
(
hadc
);

1166 
	`as£¹_·¿m
(
	`IS_ADC_RANGE
(
tmp
, 
AÇlogWDGCÚfig
->
HighTh»shÞd
));

1167 
	`as£¹_·¿m
(
	`IS_ADC_RANGE
(
tmp
, 
AÇlogWDGCÚfig
->
LowTh»shÞd
));

1171 
	`__HAL_LOCK
(
hadc
);

1173 if(
AÇlogWDGCÚfig
->
ITMode
 =ð
ENABLE
)

1176 
	`__HAL_ADC_ENABLE_IT
(
hadc
, 
ADC_IT_AWD
);

1181 
	`__HAL_ADC_DISABLE_IT
(
hadc
, 
ADC_IT_AWD
);

1185 
hadc
->
In¡ªû
->
CR1
 &ð~(
ADC_CR1_AWDSGL
 | 
ADC_CR1_JAWDEN
 | 
ADC_CR1_AWDEN
);

1188 
hadc
->
In¡ªû
->
CR1
 |ð
AÇlogWDGCÚfig
->
W©chdogMode
;

1191 
hadc
->
In¡ªû
->
HTR
 = 
AÇlogWDGCÚfig
->
HighTh»shÞd
;

1194 
hadc
->
In¡ªû
->
LTR
 = 
AÇlogWDGCÚfig
->
LowTh»shÞd
;

1197 
hadc
->
In¡ªû
->
CR1
 &ð~
ADC_CR1_AWDCH
;

1200 
hadc
->
In¡ªû
->
CR1
 |ð(
ušt32_t
)((
ušt16_t
)(
AÇlogWDGCÚfig
->
ChªÃl
));

1203 
	`__HAL_UNLOCK
(
hadc
);

1206  
HAL_OK
;

1207 
	}
}

1235 
HAL_ADC_S‹Ty³Def
 
	$HAL_ADC_G‘S‹
(
ADC_HªdËTy³Def
* 
hadc
)

1238  
hadc
->
S‹
;

1239 
	}
}

1247 
ušt32_t
 
	$HAL_ADC_G‘E¼Ü
(
ADC_HªdËTy³Def
 *
hadc
)

1249  
hadc
->
E¼ÜCode
;

1250 
	}
}

1267 
	$ADC_In™
(
ADC_HªdËTy³Def
* 
hadc
)

1271 
ADC
->
CCR
 &ð~(
ADC_CCR_ADCPRE
);

1272 
ADC
->
CCR
 |ð
hadc
->
In™
.
ClockP»sÿËr
;

1275 
hadc
->
In¡ªû
->
CR1
 &ð~(
ADC_CR1_SCAN
);

1276 
hadc
->
In¡ªû
->
CR1
 |ð
	`ADC_CR1_SCANCONV
(hadc->
In™
.
SÿnCÚvMode
);

1279 
hadc
->
In¡ªû
->
CR1
 &ð~(
ADC_CR1_RES
);

1280 
hadc
->
In¡ªû
->
CR1
 |ðhadc->
In™
.
ResÞutiÚ
;

1283 
hadc
->
In¡ªû
->
CR2
 &ð~(
ADC_CR2_ALIGN
);

1284 
hadc
->
In¡ªû
->
CR2
 |ðhadc->
In™
.
D©aAlign
;

1291 if(
hadc
->
In™
.
Ex‹º®TrigCÚv
 !ð
ADC_SOFTWARE_START
)

1294 
hadc
->
In¡ªû
->
CR2
 &ð~(
ADC_CR2_EXTSEL
);

1295 
hadc
->
In¡ªû
->
CR2
 |ðhadc->
In™
.
Ex‹º®TrigCÚv
;

1298 
hadc
->
In¡ªû
->
CR2
 &ð~(
ADC_CR2_EXTEN
);

1299 
hadc
->
In¡ªû
->
CR2
 |ðhadc->
In™
.
Ex‹º®TrigCÚvEdge
;

1304 
hadc
->
In¡ªû
->
CR2
 &ð~(
ADC_CR2_EXTSEL
);

1305 
hadc
->
In¡ªû
->
CR2
 &ð~(
ADC_CR2_EXTEN
);

1309 
hadc
->
In¡ªû
->
CR2
 &ð~(
ADC_CR2_CONT
);

1310 
hadc
->
In¡ªû
->
CR2
 |ð
	`ADC_CR2_CONTINUOUS
(hadc->
In™
.
CÚtšuousCÚvMode
);

1312 if(
hadc
->
In™
.
DiscÚtšuousCÚvMode
 !ð
DISABLE
)

1314 
	`as£¹_·¿m
(
	`IS_ADC_REGULAR_DISC_NUMBER
(
hadc
->
In™
.
NbrOfDiscCÚv”siÚ
));

1317 
hadc
->
In¡ªû
->
CR1
 |ð(
ušt32_t
)
ADC_CR1_DISCEN
;

1320 
hadc
->
In¡ªû
->
CR1
 &ð~(
ADC_CR1_DISCNUM
);

1321 
hadc
->
In¡ªû
->
CR1
 |ð
	`ADC_CR1_DISCONTINUOUS
(hadc->
In™
.
NbrOfDiscCÚv”siÚ
);

1326 
hadc
->
In¡ªû
->
CR1
 &ð~(
ADC_CR1_DISCEN
);

1330 
hadc
->
In¡ªû
->
SQR1
 &ð~(
ADC_SQR1_L
);

1331 
hadc
->
In¡ªû
->
SQR1
 |ð
	`ADC_SQR1
(hadc->
In™
.
NbrOfCÚv”siÚ
);

1334 
hadc
->
In¡ªû
->
CR2
 &ð~(
ADC_CR2_DDS
);

1335 
hadc
->
In¡ªû
->
CR2
 |ð
	`ADC_CR2_DMACÚtReq
(hadc->
In™
.
DMACÚtšuousReque¡s
);

1338 
hadc
->
In¡ªû
->
CR2
 &ð~(
ADC_CR2_EOCS
);

1339 
hadc
->
In¡ªû
->
CR2
 |ð
	`ADC_CR2_EOCS–eùiÚ
(hadc->
In™
.
EOCS–eùiÚ
);

1340 
	}
}

1348 
	$ADC_DMACÚvC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1350 
ADC_HªdËTy³Def
* 
hadc
 = ( ADC_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1353 if(
hadc
->
S‹
 =ð
HAL_ADC_STATE_EOC_INJ
)

1356 
hadc
->
S‹
 = 
HAL_ADC_STATE_EOC_INJ_REG
;

1361 
hadc
->
S‹
 = 
HAL_ADC_STATE_EOC_REG
;

1364 
	`HAL_ADC_CÚvC¶tC®lback
(
hadc
);

1365 
	}
}

1373 
	$ADC_DMAH®fCÚvC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1375 
ADC_HªdËTy³Def
* 
hadc
 = ( ADC_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1377 
	`HAL_ADC_CÚvH®fC¶tC®lback
(
hadc
);

1378 
	}
}

1386 
	$ADC_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

1388 
ADC_HªdËTy³Def
* 
hadc
 = ( ADC_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1389 
hadc
->
S‹
ð
HAL_ADC_STATE_ERROR
;

1391 
hadc
->
E¼ÜCode
 |ð
HAL_ADC_ERROR_DMA
;

1392 
	`HAL_ADC_E¼ÜC®lback
(
hadc
);

1393 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_adc_ex.c

117 
	~"¡m32f4xx_h®.h
"

128 #ifdeà
HAL_ADC_MODULE_ENABLED


138 
ADC_MuÉiModeDMACÚvC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

139 
ADC_MuÉiModeDMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

140 
ADC_MuÉiModeDMAH®fCÚvC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

177 
HAL_StusTy³Def
 
	$HAL_ADCEx_InjeùedS¹
(
ADC_HªdËTy³Def
* 
hadc
)

179 
__IO
 
ušt32_t
 
couÁ”
 = 0;

180 
ušt32_t
 
tmp1
 = 0, 
tmp2
 = 0;

183 
	`__HAL_LOCK
(
hadc
);

186 if(
hadc
->
S‹
 =ð
HAL_ADC_STATE_BUSY_REG
)

189 
hadc
->
S‹
 = 
HAL_ADC_STATE_BUSY_INJ_REG
;

194 
hadc
->
S‹
 = 
HAL_ADC_STATE_BUSY_INJ
;

199 if((
hadc
->
In¡ªû
->
CR2
 & 
ADC_CR2_ADON
) != ADC_CR2_ADON)

202 
	`__HAL_ADC_ENABLE
(
hadc
);

206 
couÁ”
 = (
ADC_STAB_DELAY_US
 * (
Sy¡emCÜeClock
 / 1000000));

207 
couÁ”
 != 0)

209 
couÁ”
--;

214 if(
	`HAL_IS_BIT_CLR
(
ADC
->
CCR
, 
ADC_CCR_MULTI
))

216 
tmp1
 = 
	`HAL_IS_BIT_CLR
(
hadc
->
In¡ªû
->
CR2
, 
ADC_CR2_JEXTEN
);

217 
tmp2
 = 
	`HAL_IS_BIT_CLR
(
hadc
->
In¡ªû
->
CR1
, 
ADC_CR1_JAUTO
);

218 if(
tmp1
 && 
tmp2
)

221 
hadc
->
In¡ªû
->
CR2
 |ð
ADC_CR2_JSWSTART
;

226 
tmp1
 = 
	`HAL_IS_BIT_CLR
(
hadc
->
In¡ªû
->
CR2
, 
ADC_CR2_JEXTEN
);

227 
tmp2
 = 
	`HAL_IS_BIT_CLR
(
hadc
->
In¡ªû
->
CR1
, 
ADC_CR1_JAUTO
);

228 if((
hadc
->
In¡ªû
 =ð
ADC1
è&& 
tmp1
 && 
tmp2
)

231 
hadc
->
In¡ªû
->
CR2
 |ð
ADC_CR2_JSWSTART
;

236 
	`__HAL_UNLOCK
(
hadc
);

239  
HAL_OK
;

240 
	}
}

249 
HAL_StusTy³Def
 
	$HAL_ADCEx_InjeùedS¹_IT
(
ADC_HªdËTy³Def
* 
hadc
)

251 
__IO
 
ušt32_t
 
couÁ”
 = 0;

252 
ušt32_t
 
tmp1
 = 0, 
tmp2
 =0;

255 
	`__HAL_LOCK
(
hadc
);

258 if(
hadc
->
S‹
 =ð
HAL_ADC_STATE_BUSY_REG
)

261 
hadc
->
S‹
 = 
HAL_ADC_STATE_BUSY_INJ_REG
;

266 
hadc
->
S‹
 = 
HAL_ADC_STATE_BUSY_INJ
;

270 
hadc
->
E¼ÜCode
 = 
HAL_ADC_ERROR_NONE
;

274 if((
hadc
->
In¡ªû
->
CR2
 & 
ADC_CR2_ADON
) != ADC_CR2_ADON)

277 
	`__HAL_ADC_ENABLE
(
hadc
);

281 
couÁ”
 = (
ADC_STAB_DELAY_US
 * (
Sy¡emCÜeClock
 / 1000000));

282 
couÁ”
 != 0)

284 
couÁ”
--;

289 
	`__HAL_ADC_ENABLE_IT
(
hadc
, 
ADC_IT_JEOC
);

292 
	`__HAL_ADC_ENABLE_IT
(
hadc
, 
ADC_IT_OVR
);

295 if(
	`HAL_IS_BIT_CLR
(
ADC
->
CCR
, 
ADC_CCR_MULTI
))

297 
tmp1
 = 
	`HAL_IS_BIT_CLR
(
hadc
->
In¡ªû
->
CR2
, 
ADC_CR2_JEXTEN
);

298 
tmp2
 = 
	`HAL_IS_BIT_CLR
(
hadc
->
In¡ªû
->
CR1
, 
ADC_CR1_JAUTO
);

299 if(
tmp1
 && 
tmp2
)

302 
hadc
->
In¡ªû
->
CR2
 |ð
ADC_CR2_JSWSTART
;

307 
tmp1
 = 
	`HAL_IS_BIT_CLR
(
hadc
->
In¡ªû
->
CR2
, 
ADC_CR2_JEXTEN
);

308 
tmp2
 = 
	`HAL_IS_BIT_CLR
(
hadc
->
In¡ªû
->
CR1
, 
ADC_CR1_JAUTO
);

309 if((
hadc
->
In¡ªû
 =ð
ADC1
è&& 
tmp1
 && 
tmp2
)

312 
hadc
->
In¡ªû
->
CR2
 |ð
ADC_CR2_JSWSTART
;

317 
	`__HAL_UNLOCK
(
hadc
);

320  
HAL_OK
;

321 
	}
}

332 
HAL_StusTy³Def
 
	$HAL_ADCEx_InjeùedStÝ
(
ADC_HªdËTy³Def
* 
hadc
)

335 
	`__HAL_ADC_DISABLE
(
hadc
);

338 
hadc
->
S‹
 = 
HAL_ADC_STATE_READY
;

341  
HAL_OK
;

342 
	}
}

351 
HAL_StusTy³Def
 
	$HAL_ADCEx_InjeùedPÞlFÜCÚv”siÚ
(
ADC_HªdËTy³Def
* 
hadc
, 
ušt32_t
 
Timeout
)

353 
ušt32_t
 
tick¡¬t
 = 0;

356 
tick¡¬t
 = 
	`HAL_G‘Tick
();

359 !(
	`__HAL_ADC_GET_FLAG
(
hadc
, 
ADC_FLAG_JEOC
)))

362 if(
Timeout
 !ð
HAL_MAX_DELAY
)

364 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

366 
hadc
->
S‹
ð
HAL_ADC_STATE_TIMEOUT
;

368 
	`__HAL_UNLOCK
(
hadc
);

369  
HAL_TIMEOUT
;

375 if(
hadc
->
S‹
 =ð
HAL_ADC_STATE_EOC_REG
)

378 
hadc
->
S‹
 = 
HAL_ADC_STATE_EOC_INJ_REG
;

383 
hadc
->
S‹
 = 
HAL_ADC_STATE_EOC_INJ
;

387  
HAL_OK
;

388 
	}
}

399 
HAL_StusTy³Def
 
	$HAL_ADCEx_InjeùedStÝ_IT
(
ADC_HªdËTy³Def
* 
hadc
)

402 
	`__HAL_ADC_DISABLE_IT
(
hadc
, 
ADC_IT_EOC
);

405 
	`__HAL_ADC_DISABLE_IT
(
hadc
, 
ADC_CR1_JEOCIE
);

408 
	`__HAL_ADC_DISABLE
(
hadc
);

411 
hadc
->
S‹
 = 
HAL_ADC_STATE_READY
;

414  
HAL_OK
;

415 
	}
}

429 
ušt32_t
 
	$HAL_ADCEx_InjeùedG‘V®ue
(
ADC_HªdËTy³Def
* 
hadc
, 
ušt32_t
 
InjeùedRªk
)

431 
__IO
 
ušt32_t
 
tmp
 = 0;

434 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_RANK
(
InjeùedRªk
));

437 
	`__HAL_ADC_CLEAR_FLAG
(
hadc
,
ADC_FLAG_JEOC
);

440 
InjeùedRªk
)

442 
ADC_INJECTED_RANK_4
:

444 
tmp
 = 
hadc
->
In¡ªû
->
JDR4
;

447 
ADC_INJECTED_RANK_3
:

449 
tmp
 = 
hadc
->
In¡ªû
->
JDR3
;

452 
ADC_INJECTED_RANK_2
:

454 
tmp
 = 
hadc
->
In¡ªû
->
JDR2
;

457 
ADC_INJECTED_RANK_1
:

459 
tmp
 = 
hadc
->
In¡ªû
->
JDR1
;

465  
tmp
;

466 
	}
}

479 
HAL_StusTy³Def
 
	$HAL_ADCEx_MuÉiModeS¹_DMA
(
ADC_HªdËTy³Def
* 
hadc
, 
ušt32_t
* 
pD©a
, ušt32_ˆ
L’gth
)

481 
__IO
 
ušt32_t
 
couÁ”
 = 0;

484 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
hadc
->
In™
.
CÚtšuousCÚvMode
));

485 
	`as£¹_·¿m
(
	`IS_ADC_EXT_TRIG_EDGE
(
hadc
->
In™
.
Ex‹º®TrigCÚvEdge
));

486 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
hadc
->
In™
.
DMACÚtšuousReque¡s
));

489 
	`__HAL_LOCK
(
hadc
);

492 
	`__HAL_ADC_ENABLE_IT
(
hadc
, 
ADC_IT_OVR
);

494 ià(
hadc
->
In™
.
DMACÚtšuousReque¡s
 !ð
DISABLE
)

497 
ADC
->
CCR
 |ð
ADC_CCR_DDS
;

502 
ADC
->
CCR
 &ð~
ADC_CCR_DDS
;

506 
hadc
->
DMA_HªdË
->
XãrC¶tC®lback
 = 
ADC_MuÉiModeDMACÚvC¶t
;

509 
hadc
->
DMA_HªdË
->
XãrH®fC¶tC®lback
 = 
ADC_MuÉiModeDMAH®fCÚvC¶t
;

512 
hadc
->
DMA_HªdË
->
XãrE¼ÜC®lback
 = 
ADC_MuÉiModeDMAE¼Ü
 ;

515 
	`HAL_DMA_S¹_IT
(
hadc
->
DMA_HªdË
, (
ušt32_t
)&
ADC
->
CDR
, (ušt32_t)
pD©a
, 
L’gth
);

518 
hadc
->
S‹
 = 
HAL_ADC_STATE_BUSY_REG
;

522 if((
hadc
->
In¡ªû
->
CR2
 & 
ADC_CR2_ADON
) != ADC_CR2_ADON)

525 
	`__HAL_ADC_ENABLE
(
hadc
);

529 
couÁ”
 = (
ADC_STAB_DELAY_US
 * (
Sy¡emCÜeClock
 / 1000000));

530 
couÁ”
 != 0)

532 
couÁ”
--;

537 if((
hadc
->
In¡ªû
->
CR2
 & 
ADC_CR2_EXTEN
è=ð
RESET
)

540 
hadc
->
In¡ªû
->
CR2
 |ð(
ušt32_t
)
ADC_CR2_SWSTART
;

544 
	`__HAL_UNLOCK
(
hadc
);

547  
HAL_OK
;

548 
	}
}

556 
HAL_StusTy³Def
 
	$HAL_ADCEx_MuÉiModeStÝ_DMA
(
ADC_HªdËTy³Def
* 
hadc
)

559 
	`__HAL_LOCK
(
hadc
);

562 
	`__HAL_ADC_DISABLE
(
hadc
);

565 
	`__HAL_ADC_DISABLE_IT
(
hadc
, 
ADC_IT_OVR
);

568 
ADC
->
CCR
 &ð~
ADC_CCR_DDS
;

571 
	`HAL_DMA_AbÜt
(
hadc
->
DMA_HªdË
);

574 
hadc
->
S‹
 = 
HAL_ADC_STATE_READY
;

577 
	`__HAL_UNLOCK
(
hadc
);

580  
HAL_OK
;

581 
	}
}

590 
ušt32_t
 
	$HAL_ADCEx_MuÉiModeG‘V®ue
(
ADC_HªdËTy³Def
* 
hadc
)

593  
ADC
->
CDR
;

594 
	}
}

602 
__w—k
 
	$HAL_ADCEx_InjeùedCÚvC¶tC®lback
(
ADC_HªdËTy³Def
* 
hadc
)

607 
	}
}

617 
HAL_StusTy³Def
 
	$HAL_ADCEx_InjeùedCÚfigChªÃl
(
ADC_HªdËTy³Def
* 
hadc
, 
ADC_InjeùiÚCÚfTy³Def
* 
sCÚfigInjeùed
)

620 #ifdeà
USE_FULL_ASSERT


621 
ušt32_t
 
tmp
 = 0;

625 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
sCÚfigInjeùed
->
InjeùedChªÃl
));

626 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_RANK
(
sCÚfigInjeùed
->
InjeùedRªk
));

627 
	`as£¹_·¿m
(
	`IS_ADC_SAMPLE_TIME
(
sCÚfigInjeùed
->
InjeùedSam¶šgTime
));

628 
	`as£¹_·¿m
(
	`IS_ADC_EXT_INJEC_TRIG
(
sCÚfigInjeùed
->
Ex‹º®TrigInjecCÚv
));

629 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_LENGTH
(
sCÚfigInjeùed
->
InjeùedNbrOfCÚv”siÚ
));

630 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
sCÚfigInjeùed
->
AutoInjeùedCÚv
));

631 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
sCÚfigInjeùed
->
InjeùedDiscÚtšuousCÚvMode
));

633 #ifdeà
USE_FULL_ASSERT


634 
tmp
 = 
	`ADC_GET_RESOLUTION
(
hadc
);

635 
	`as£¹_·¿m
(
	`IS_ADC_RANGE
(
tmp
, 
sCÚfigInjeùed
->
InjeùedOff£t
));

638 if(
sCÚfigInjeùed
->
Ex‹º®TrigInjecCÚvEdge
 !ð
ADC_INJECTED_SOFTWARE_START
)

640 
	`as£¹_·¿m
(
	`IS_ADC_EXT_INJEC_TRIG_EDGE
(
sCÚfigInjeùed
->
Ex‹º®TrigInjecCÚvEdge
));

644 
	`__HAL_LOCK
(
hadc
);

647 ià(
sCÚfigInjeùed
->
InjeùedChªÃl
 > 
ADC_CHANNEL_9
)

650 
hadc
->
In¡ªû
->
SMPR1
 &ð~
	`ADC_SMPR1
(
ADC_SMPR1_SMP10
, 
sCÚfigInjeùed
->
InjeùedChªÃl
);

653 
hadc
->
In¡ªû
->
SMPR1
 |ð
	`ADC_SMPR1
(
sCÚfigInjeùed
->
InjeùedSam¶šgTime
, sCÚfigInjeùed->
InjeùedChªÃl
);

658 
hadc
->
In¡ªû
->
SMPR2
 &ð~
	`ADC_SMPR2
(
ADC_SMPR2_SMP0
, 
sCÚfigInjeùed
->
InjeùedChªÃl
);

661 
hadc
->
In¡ªû
->
SMPR2
 |ð
	`ADC_SMPR2
(
sCÚfigInjeùed
->
InjeùedSam¶šgTime
, sCÚfigInjeùed->
InjeùedChªÃl
);

665 
hadc
->
In¡ªû
->
JSQR
 &ð~(
ADC_JSQR_JL
);

666 
hadc
->
In¡ªû
->
JSQR
 |ð
	`ADC_SQR1
(
sCÚfigInjeùed
->
InjeùedNbrOfCÚv”siÚ
);

671 
hadc
->
In¡ªû
->
JSQR
 &ð~
	`ADC_JSQR
(
ADC_JSQR_JSQ1
, 
sCÚfigInjeùed
->
InjeùedRªk
,sCÚfigInjeùed->
InjeùedNbrOfCÚv”siÚ
);

674 
hadc
->
In¡ªû
->
JSQR
 |ð
	`ADC_JSQR
(
sCÚfigInjeùed
->
InjeùedChªÃl
, sCÚfigInjeùed->
InjeùedRªk
,sCÚfigInjeùed->
InjeùedNbrOfCÚv”siÚ
);

681 if(
sCÚfigInjeùed
->
Ex‹º®TrigInjecCÚv
 !ð
ADC_INJECTED_SOFTWARE_START
)

684 
hadc
->
In¡ªû
->
CR2
 &ð~(
ADC_CR2_JEXTSEL
);

685 
hadc
->
In¡ªû
->
CR2
 |ð
sCÚfigInjeùed
->
Ex‹º®TrigInjecCÚv
;

688 
hadc
->
In¡ªû
->
CR2
 &ð~(
ADC_CR2_JEXTEN
);

689 
hadc
->
In¡ªû
->
CR2
 |ð
sCÚfigInjeùed
->
Ex‹º®TrigInjecCÚvEdge
;

694 
hadc
->
In¡ªû
->
CR2
 &ð~(
ADC_CR2_JEXTSEL
);

695 
hadc
->
In¡ªû
->
CR2
 &ð~(
ADC_CR2_JEXTEN
);

698 ià(
sCÚfigInjeùed
->
AutoInjeùedCÚv
 !ð
DISABLE
)

701 
hadc
->
In¡ªû
->
CR1
 |ð
ADC_CR1_JAUTO
;

706 
hadc
->
In¡ªû
->
CR1
 &ð~(
ADC_CR1_JAUTO
);

709 ià(
sCÚfigInjeùed
->
InjeùedDiscÚtšuousCÚvMode
 !ð
DISABLE
)

712 
hadc
->
In¡ªû
->
CR1
 |ð
ADC_CR1_JDISCEN
;

717 
hadc
->
In¡ªû
->
CR1
 &ð~(
ADC_CR1_JDISCEN
);

720 
sCÚfigInjeùed
->
InjeùedRªk
)

724 
hadc
->
In¡ªû
->
JOFR1
 &ð~(
ADC_JOFR1_JOFFSET1
);

725 
hadc
->
In¡ªû
->
JOFR1
 |ð
sCÚfigInjeùed
->
InjeùedOff£t
;

729 
hadc
->
In¡ªû
->
JOFR2
 &ð~(
ADC_JOFR2_JOFFSET2
);

730 
hadc
->
In¡ªû
->
JOFR2
 |ð
sCÚfigInjeùed
->
InjeùedOff£t
;

734 
hadc
->
In¡ªû
->
JOFR3
 &ð~(
ADC_JOFR3_JOFFSET3
);

735 
hadc
->
In¡ªû
->
JOFR3
 |ð
sCÚfigInjeùed
->
InjeùedOff£t
;

739 
hadc
->
In¡ªû
->
JOFR4
 &ð~(
ADC_JOFR4_JOFFSET4
);

740 
hadc
->
In¡ªû
->
JOFR4
 |ð
sCÚfigInjeùed
->
InjeùedOff£t
;

745 ià((
hadc
->
In¡ªû
 =ð
ADC1
è&& (
sCÚfigInjeùed
->
InjeùedChªÃl
 =ð
ADC_CHANNEL_VBAT
))

748 
ADC
->
CCR
 |ð
ADC_CCR_VBATE
;

752 ià((
hadc
->
In¡ªû
 =ð
ADC1
è&& ((
sCÚfigInjeùed
->
InjeùedChªÃl
 =ð
ADC_CHANNEL_TEMPSENSOR
è|| (sCÚfigInjeùed->InjeùedChªÃÈ=ð
ADC_CHANNEL_VREFINT
)))

755 
ADC
->
CCR
 |ð
ADC_CCR_TSVREFE
;

759 
	`__HAL_UNLOCK
(
hadc
);

762  
HAL_OK
;

763 
	}
}

773 
HAL_StusTy³Def
 
	$HAL_ADCEx_MuÉiModeCÚfigChªÃl
(
ADC_HªdËTy³Def
* 
hadc
, 
ADC_MuÉiModeTy³Def
* 
muÉimode
)

776 
	`as£¹_·¿m
(
	`IS_ADC_MODE
(
muÉimode
->
Mode
));

777 
	`as£¹_·¿m
(
	`IS_ADC_DMA_ACCESS_MODE
(
muÉimode
->
DMAAcûssMode
));

778 
	`as£¹_·¿m
(
	`IS_ADC_SAMPLING_DELAY
(
muÉimode
->
TwoSam¶šgD–ay
));

781 
	`__HAL_LOCK
(
hadc
);

784 
ADC
->
CCR
 &ð~(
ADC_CCR_MULTI
);

785 
ADC
->
CCR
 |ð
muÉimode
->
Mode
;

788 
ADC
->
CCR
 &ð~(
ADC_CCR_DMA
);

789 
ADC
->
CCR
 |ð
muÉimode
->
DMAAcûssMode
;

792 
ADC
->
CCR
 &ð~(
ADC_CCR_DELAY
);

793 
ADC
->
CCR
 |ð
muÉimode
->
TwoSam¶šgD–ay
;

796 
	`__HAL_UNLOCK
(
hadc
);

799  
HAL_OK
;

800 
	}
}

812 
	$ADC_MuÉiModeDMACÚvC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

814 
ADC_HªdËTy³Def
* 
hadc
 = ( ADC_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

817 if(
hadc
->
S‹
 =ð
HAL_ADC_STATE_EOC_INJ
)

820 
hadc
->
S‹
 = 
HAL_ADC_STATE_EOC_INJ_REG
;

825 
hadc
->
S‹
 = 
HAL_ADC_STATE_EOC_REG
;

828 
	`HAL_ADC_CÚvC¶tC®lback
(
hadc
);

829 
	}
}

837 
	$ADC_MuÉiModeDMAH®fCÚvC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

839 
ADC_HªdËTy³Def
* 
hadc
 = ( ADC_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

841 
	`HAL_ADC_CÚvH®fC¶tC®lback
(
hadc
);

842 
	}
}

850 
	$ADC_MuÉiModeDMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

852 
ADC_HªdËTy³Def
* 
hadc
 = ( ADC_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

853 
hadc
->
S‹
ð
HAL_ADC_STATE_ERROR
;

855 
hadc
->
E¼ÜCode
 |ð
HAL_ADC_ERROR_DMA
;

856 
	`HAL_ADC_E¼ÜC®lback
(
hadc
);

857 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c

103 
	~"¡m32f4xx_h®.h
"

114 #ifdeà
HAL_CAN_MODULE_ENABLED


116 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

117 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

118 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

125 
	#CAN_TIMEOUT_VALUE
 10

	)

135 
HAL_StusTy³Def
 
	`CAN_Reûive_IT
(
CAN_HªdËTy³Def
* 
hÿn
, 
ušt8_t
 
FIFONumb”
);

136 
HAL_StusTy³Def
 
	`CAN_T¿nsm™_IT
(
CAN_HªdËTy³Def
* 
hÿn
);

168 
HAL_StusTy³Def
 
	$HAL_CAN_In™
(
CAN_HªdËTy³Def
* 
hÿn
)

170 
ušt32_t
 
In™Stus
 = 3;

171 
ušt32_t
 
tick¡¬t
 = 0;

174 if(
hÿn
 =ð
NULL
)

176  
HAL_ERROR
;

180 
	`as£¹_·¿m
(
	`IS_CAN_ALL_INSTANCE
(
hÿn
->
In¡ªû
));

181 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
hÿn
->
In™
.
TTCM
));

182 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
hÿn
->
In™
.
ABOM
));

183 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
hÿn
->
In™
.
AWUM
));

184 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
hÿn
->
In™
.
NART
));

185 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
hÿn
->
In™
.
RFLM
));

186 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
hÿn
->
In™
.
TXFP
));

187 
	`as£¹_·¿m
(
	`IS_CAN_MODE
(
hÿn
->
In™
.
Mode
));

188 
	`as£¹_·¿m
(
	`IS_CAN_SJW
(
hÿn
->
In™
.
SJW
));

189 
	`as£¹_·¿m
(
	`IS_CAN_BS1
(
hÿn
->
In™
.
BS1
));

190 
	`as£¹_·¿m
(
	`IS_CAN_BS2
(
hÿn
->
In™
.
BS2
));

191 
	`as£¹_·¿m
(
	`IS_CAN_PRESCALER
(
hÿn
->
In™
.
P»sÿËr
));

194 if(
hÿn
->
S‹
 =ð
HAL_CAN_STATE_RESET
)

197 
hÿn
->
Lock
 = 
HAL_UNLOCKED
;

199 
	`HAL_CAN_M¥In™
(
hÿn
);

203 
hÿn
->
S‹
 = 
HAL_CAN_STATE_BUSY
;

206 
hÿn
->
In¡ªû
->
MCR
 &ð(~(
ušt32_t
)
CAN_MCR_SLEEP
);

209 
hÿn
->
In¡ªû
->
MCR
 |ð
CAN_MCR_INRQ
 ;

212 
tick¡¬t
 = 
	`HAL_G‘Tick
();

215 (
hÿn
->
In¡ªû
->
MSR
 & 
CAN_MSR_INAK
) != CAN_MSR_INAK)

217 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CAN_TIMEOUT_VALUE
)

219 
hÿn
->
S‹
ð
HAL_CAN_STATE_TIMEOUT
;

221 
	`__HAL_UNLOCK
(
hÿn
);

222  
HAL_TIMEOUT
;

227 ià((
hÿn
->
In¡ªû
->
MSR
 & 
CAN_MSR_INAK
) != CAN_MSR_INAK)

229 
In™Stus
 = 
CAN_INITSTATUS_FAILED
;

234 ià(
hÿn
->
In™
.
TTCM
 =ð
ENABLE
)

236 
hÿn
->
In¡ªû
->
MCR
 |ð
CAN_MCR_TTCM
;

240 
hÿn
->
In¡ªû
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_TTCM
;

244 ià(
hÿn
->
In™
.
ABOM
 =ð
ENABLE
)

246 
hÿn
->
In¡ªû
->
MCR
 |ð
CAN_MCR_ABOM
;

250 
hÿn
->
In¡ªû
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_ABOM
;

254 ià(
hÿn
->
In™
.
AWUM
 =ð
ENABLE
)

256 
hÿn
->
In¡ªû
->
MCR
 |ð
CAN_MCR_AWUM
;

260 
hÿn
->
In¡ªû
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_AWUM
;

264 ià(
hÿn
->
In™
.
NART
 =ð
ENABLE
)

266 
hÿn
->
In¡ªû
->
MCR
 |ð
CAN_MCR_NART
;

270 
hÿn
->
In¡ªû
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_NART
;

274 ià(
hÿn
->
In™
.
RFLM
 =ð
ENABLE
)

276 
hÿn
->
In¡ªû
->
MCR
 |ð
CAN_MCR_RFLM
;

280 
hÿn
->
In¡ªû
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_RFLM
;

284 ià(
hÿn
->
In™
.
TXFP
 =ð
ENABLE
)

286 
hÿn
->
In¡ªû
->
MCR
 |ð
CAN_MCR_TXFP
;

290 
hÿn
->
In¡ªû
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_TXFP
;

294 
hÿn
->
In¡ªû
->
BTR
 = (
ušt32_t
)((ušt32_t)hÿn->
In™
.
Mode
) | \

295 ((
ušt32_t
)
hÿn
->
In™
.
SJW
) | \

296 ((
ušt32_t
)
hÿn
->
In™
.
BS1
) | \

297 ((
ušt32_t
)
hÿn
->
In™
.
BS2
) | \

298 ((
ušt32_t
)
hÿn
->
In™
.
P»sÿËr
 - 1);

301 
hÿn
->
In¡ªû
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_INRQ
;

304 
tick¡¬t
 = 
	`HAL_G‘Tick
();

307 (
hÿn
->
In¡ªû
->
MSR
 & 
CAN_MSR_INAK
) == CAN_MSR_INAK)

309 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CAN_TIMEOUT_VALUE
)

311 
hÿn
->
S‹
ð
HAL_CAN_STATE_TIMEOUT
;

313 
	`__HAL_UNLOCK
(
hÿn
);

314  
HAL_TIMEOUT
;

319 ià((
hÿn
->
In¡ªû
->
MSR
 & 
CAN_MSR_INAK
) == CAN_MSR_INAK)

321 
In™Stus
 = 
CAN_INITSTATUS_FAILED
;

325 
In™Stus
 = 
CAN_INITSTATUS_SUCCESS
;

329 if(
In™Stus
 =ð
CAN_INITSTATUS_SUCCESS
)

332 
hÿn
->
E¼ÜCode
 = 
HAL_CAN_ERROR_NONE
;

335 
hÿn
->
S‹
 = 
HAL_CAN_STATE_READY
;

338  
HAL_OK
;

343 
hÿn
->
S‹
 = 
HAL_CAN_STATE_ERROR
;

346  
HAL_ERROR
;

348 
	}
}

359 
HAL_StusTy³Def
 
	$HAL_CAN_CÚfigFž‹r
(
CAN_HªdËTy³Def
* 
hÿn
, 
CAN_Fž‹rCÚfTy³Def
* 
sFž‹rCÚfig
)

361 
ušt32_t
 
fž‹ºbrb™pos
 = 0;

364 
	`as£¹_·¿m
(
	`IS_CAN_FILTER_NUMBER
(
sFž‹rCÚfig
->
Fž‹rNumb”
));

365 
	`as£¹_·¿m
(
	`IS_CAN_FILTER_MODE
(
sFž‹rCÚfig
->
Fž‹rMode
));

366 
	`as£¹_·¿m
(
	`IS_CAN_FILTER_SCALE
(
sFž‹rCÚfig
->
Fž‹rSÿË
));

367 
	`as£¹_·¿m
(
	`IS_CAN_FILTER_FIFO
(
sFž‹rCÚfig
->
Fž‹rFIFOAssignm’t
));

368 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
sFž‹rCÚfig
->
Fž‹rAùiv©iÚ
));

369 
	`as£¹_·¿m
(
	`IS_CAN_BANKNUMBER
(
sFž‹rCÚfig
->
BªkNumb”
));

371 
fž‹ºbrb™pos
 = ((
ušt32_t
)1è<< 
sFž‹rCÚfig
->
Fž‹rNumb”
;

374 
CAN1
->
FMR
 |ð(
ušt32_t
)
CAN_FMR_FINIT
;

377 
CAN1
->
FMR
 &ð~((
ušt32_t
)
CAN_FMR_CAN2SB
);

378 
CAN1
->
FMR
 |ð(
ušt32_t
)(
sFž‹rCÚfig
->
BªkNumb”
 << 8);

381 
CAN1
->
FA1R
 &ð~(
ušt32_t
)
fž‹ºbrb™pos
;

384 ià(
sFž‹rCÚfig
->
Fž‹rSÿË
 =ð
CAN_FILTERSCALE_16BIT
)

387 
CAN1
->
FS1R
 &ð~(
ušt32_t
)
fž‹ºbrb™pos
;

391 
CAN1
->
sFž‹rRegi¡”
[
sFž‹rCÚfig
->
Fž‹rNumb”
].
FR1
 =

392 ((0x0000FFFF & (
ušt32_t
)
sFž‹rCÚfig
->
Fž‹rMaskIdLow
) << 16) |

393 (0x0000FFFF & (
ušt32_t
)
sFž‹rCÚfig
->
Fž‹rIdLow
);

397 
CAN1
->
sFž‹rRegi¡”
[
sFž‹rCÚfig
->
Fž‹rNumb”
].
FR2
 =

398 ((0x0000FFFF & (
ušt32_t
)
sFž‹rCÚfig
->
Fž‹rMaskIdHigh
) << 16) |

399 (0x0000FFFF & (
ušt32_t
)
sFž‹rCÚfig
->
Fž‹rIdHigh
);

402 ià(
sFž‹rCÚfig
->
Fž‹rSÿË
 =ð
CAN_FILTERSCALE_32BIT
)

405 
CAN1
->
FS1R
 |ð
fž‹ºbrb™pos
;

407 
CAN1
->
sFž‹rRegi¡”
[
sFž‹rCÚfig
->
Fž‹rNumb”
].
FR1
 =

408 ((0x0000FFFF & (
ušt32_t
)
sFž‹rCÚfig
->
Fž‹rIdHigh
) << 16) |

409 (0x0000FFFF & (
ušt32_t
)
sFž‹rCÚfig
->
Fž‹rIdLow
);

411 
CAN1
->
sFž‹rRegi¡”
[
sFž‹rCÚfig
->
Fž‹rNumb”
].
FR2
 =

412 ((0x0000FFFF & (
ušt32_t
)
sFž‹rCÚfig
->
Fž‹rMaskIdHigh
) << 16) |

413 (0x0000FFFF & (
ušt32_t
)
sFž‹rCÚfig
->
Fž‹rMaskIdLow
);

417 ià(
sFž‹rCÚfig
->
Fž‹rMode
 =ð
CAN_FILTERMODE_IDMASK
)

420 
CAN1
->
FM1R
 &ð~(
ušt32_t
)
fž‹ºbrb™pos
;

425 
CAN1
->
FM1R
 |ð(
ušt32_t
)
fž‹ºbrb™pos
;

429 ià(
sFž‹rCÚfig
->
Fž‹rFIFOAssignm’t
 =ð
CAN_FILTER_FIFO0
)

432 
CAN1
->
FFA1R
 &ð~(
ušt32_t
)
fž‹ºbrb™pos
;

435 ià(
sFž‹rCÚfig
->
Fž‹rFIFOAssignm’t
 =ð
CAN_FILTER_FIFO1
)

438 
CAN1
->
FFA1R
 |ð(
ušt32_t
)
fž‹ºbrb™pos
;

442 ià(
sFž‹rCÚfig
->
Fž‹rAùiv©iÚ
 =ð
ENABLE
)

444 
CAN1
->
FA1R
 |ð
fž‹ºbrb™pos
;

448 
CAN1
->
FMR
 &ð~((
ušt32_t
)
CAN_FMR_FINIT
);

451  
HAL_OK
;

452 
	}
}

460 
HAL_StusTy³Def
 
	$HAL_CAN_DeIn™
(
CAN_HªdËTy³Def
* 
hÿn
)

463 if(
hÿn
 =ð
NULL
)

465  
HAL_ERROR
;

469 
	`as£¹_·¿m
(
	`IS_CAN_ALL_INSTANCE
(
hÿn
->
In¡ªû
));

472 
hÿn
->
S‹
 = 
HAL_CAN_STATE_BUSY
;

475 
	`HAL_CAN_M¥DeIn™
(
hÿn
);

478 
hÿn
->
S‹
 = 
HAL_CAN_STATE_RESET
;

481 
	`__HAL_UNLOCK
(
hÿn
);

484  
HAL_OK
;

485 
	}
}

493 
__w—k
 
	$HAL_CAN_M¥In™
(
CAN_HªdËTy³Def
* 
hÿn
)

498 
	}
}

506 
__w—k
 
	$HAL_CAN_M¥DeIn™
(
CAN_HªdËTy³Def
* 
hÿn
)

511 
	}
}

541 
HAL_StusTy³Def
 
	$HAL_CAN_T¿nsm™
(
CAN_HªdËTy³Def
* 
hÿn
, 
ušt32_t
 
Timeout
)

543 
ušt32_t
 
Œªsm™mažbox
 = 5;

544 
ušt32_t
 
tick¡¬t
 = 0;

547 
	`as£¹_·¿m
(
	`IS_CAN_IDTYPE
(
hÿn
->
pTxMsg
->
IDE
));

548 
	`as£¹_·¿m
(
	`IS_CAN_RTR
(
hÿn
->
pTxMsg
->
RTR
));

549 
	`as£¹_·¿m
(
	`IS_CAN_DLC
(
hÿn
->
pTxMsg
->
DLC
));

552 
	`__HAL_LOCK
(
hÿn
);

554 if(
hÿn
->
S‹
 =ð
HAL_CAN_STATE_BUSY_RX
)

557 
hÿn
->
S‹
 = 
HAL_CAN_STATE_BUSY_TX_RX
;

562 
hÿn
->
S‹
 = 
HAL_CAN_STATE_BUSY_TX
;

566 ià((
hÿn
->
In¡ªû
->
TSR
&
CAN_TSR_TME0
) == CAN_TSR_TME0)

568 
Œªsm™mažbox
 = 0;

570 ià((
hÿn
->
In¡ªû
->
TSR
&
CAN_TSR_TME1
) == CAN_TSR_TME1)

572 
Œªsm™mažbox
 = 1;

574 ià((
hÿn
->
In¡ªû
->
TSR
&
CAN_TSR_TME2
) == CAN_TSR_TME2)

576 
Œªsm™mažbox
 = 2;

580 
Œªsm™mažbox
 = 
CAN_TXSTATUS_NOMAILBOX
;

583 ià(
Œªsm™mažbox
 !ð
CAN_TXSTATUS_NOMAILBOX
)

586 
hÿn
->
In¡ªû
->
sTxMažBox
[
Œªsm™mažbox
].
TIR
 &ð
CAN_TI0R_TXRQ
;

587 ià(
hÿn
->
pTxMsg
->
IDE
 =ð
CAN_ID_STD
)

589 
	`as£¹_·¿m
(
	`IS_CAN_STDID
(
hÿn
->
pTxMsg
->
StdId
));

590 
hÿn
->
In¡ªû
->
sTxMažBox
[
Œªsm™mažbox
].
TIR
 |ð((hÿn->
pTxMsg
->
StdId
 << 21) | \

591 
hÿn
->
pTxMsg
->
RTR
);

595 
	`as£¹_·¿m
(
	`IS_CAN_EXTID
(
hÿn
->
pTxMsg
->
ExtId
));

596 
hÿn
->
In¡ªû
->
sTxMažBox
[
Œªsm™mažbox
].
TIR
 |ð((hÿn->
pTxMsg
->
ExtId
 << 3) | \

597 
hÿn
->
pTxMsg
->
IDE
 | \

598 
hÿn
->
pTxMsg
->
RTR
);

602 
hÿn
->
pTxMsg
->
DLC
 &ð(
ušt8_t
)0x0000000F;

603 
hÿn
->
In¡ªû
->
sTxMažBox
[
Œªsm™mažbox
].
TDTR
 &ð(
ušt32_t
)0xFFFFFFF0;

604 
hÿn
->
In¡ªû
->
sTxMažBox
[
Œªsm™mažbox
].
TDTR
 |ðhÿn->
pTxMsg
->
DLC
;

607 
hÿn
->
In¡ªû
->
sTxMažBox
[
Œªsm™mažbox
].
TDLR
 = (((
ušt32_t
)hÿn->
pTxMsg
->
D©a
[3] << 24) |

608 ((
ušt32_t
)
hÿn
->
pTxMsg
->
D©a
[2] << 16) |

609 ((
ušt32_t
)
hÿn
->
pTxMsg
->
D©a
[1] << 8) |

610 ((
ušt32_t
)
hÿn
->
pTxMsg
->
D©a
[0]));

611 
hÿn
->
In¡ªû
->
sTxMažBox
[
Œªsm™mažbox
].
TDHR
 = (((
ušt32_t
)hÿn->
pTxMsg
->
D©a
[7] << 24) |

612 ((
ušt32_t
)
hÿn
->
pTxMsg
->
D©a
[6] << 16) |

613 ((
ušt32_t
)
hÿn
->
pTxMsg
->
D©a
[5] << 8) |

614 ((
ušt32_t
)
hÿn
->
pTxMsg
->
D©a
[4]));

616 
hÿn
->
In¡ªû
->
sTxMažBox
[
Œªsm™mažbox
].
TIR
 |ð
CAN_TI0R_TXRQ
;

619 
tick¡¬t
 = 
	`HAL_G‘Tick
();

622 !(
	`__HAL_CAN_TRANSMIT_STATUS
(
hÿn
, 
Œªsm™mažbox
)))

625 if(
Timeout
 !ð
HAL_MAX_DELAY
)

627 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

629 
hÿn
->
S‹
 = 
HAL_CAN_STATE_TIMEOUT
;

631 
	`__HAL_UNLOCK
(
hÿn
);

632  
HAL_TIMEOUT
;

636 if(
hÿn
->
S‹
 =ð
HAL_CAN_STATE_BUSY_TX_RX
)

639 
hÿn
->
S‹
 = 
HAL_CAN_STATE_BUSY_RX
;

642 
	`__HAL_UNLOCK
(
hÿn
);

647 
hÿn
->
S‹
 = 
HAL_CAN_STATE_READY
;

650 
	`__HAL_UNLOCK
(
hÿn
);

654  
HAL_OK
;

659 
hÿn
->
S‹
 = 
HAL_CAN_STATE_ERROR
;

662 
	`__HAL_UNLOCK
(
hÿn
);

665  
HAL_ERROR
;

667 
	}
}

675 
HAL_StusTy³Def
 
	$HAL_CAN_T¿nsm™_IT
(
CAN_HªdËTy³Def
* 
hÿn
)

677 
ušt32_t
 
Œªsm™mažbox
 = 5;

678 
ušt32_t
 
tmp
 = 0;

681 
	`as£¹_·¿m
(
	`IS_CAN_IDTYPE
(
hÿn
->
pTxMsg
->
IDE
));

682 
	`as£¹_·¿m
(
	`IS_CAN_RTR
(
hÿn
->
pTxMsg
->
RTR
));

683 
	`as£¹_·¿m
(
	`IS_CAN_DLC
(
hÿn
->
pTxMsg
->
DLC
));

685 
tmp
 = 
hÿn
->
S‹
;

686 if((
tmp
 =ð
HAL_CAN_STATE_READY
è|| (tm°=ð
HAL_CAN_STATE_BUSY_RX
))

689 
	`__HAL_LOCK
(
hÿn
);

692 if((
hÿn
->
In¡ªû
->
TSR
&
CAN_TSR_TME0
) == CAN_TSR_TME0)

694 
Œªsm™mažbox
 = 0;

696 if((
hÿn
->
In¡ªû
->
TSR
&
CAN_TSR_TME1
) == CAN_TSR_TME1)

698 
Œªsm™mažbox
 = 1;

700 if((
hÿn
->
In¡ªû
->
TSR
&
CAN_TSR_TME2
) == CAN_TSR_TME2)

702 
Œªsm™mažbox
 = 2;

706 
Œªsm™mažbox
 = 
CAN_TXSTATUS_NOMAILBOX
;

709 if(
Œªsm™mažbox
 !ð
CAN_TXSTATUS_NOMAILBOX
)

712 
hÿn
->
In¡ªû
->
sTxMažBox
[
Œªsm™mažbox
].
TIR
 &ð
CAN_TI0R_TXRQ
;

713 if(
hÿn
->
pTxMsg
->
IDE
 =ð
CAN_ID_STD
)

715 
	`as£¹_·¿m
(
	`IS_CAN_STDID
(
hÿn
->
pTxMsg
->
StdId
));

716 
hÿn
->
In¡ªû
->
sTxMažBox
[
Œªsm™mažbox
].
TIR
 |ð((hÿn->
pTxMsg
->
StdId
 << 21) | \

717 
hÿn
->
pTxMsg
->
RTR
);

721 
	`as£¹_·¿m
(
	`IS_CAN_EXTID
(
hÿn
->
pTxMsg
->
ExtId
));

722 
hÿn
->
In¡ªû
->
sTxMažBox
[
Œªsm™mažbox
].
TIR
 |ð((hÿn->
pTxMsg
->
ExtId
 << 3) | \

723 
hÿn
->
pTxMsg
->
IDE
 | \

724 
hÿn
->
pTxMsg
->
RTR
);

728 
hÿn
->
pTxMsg
->
DLC
 &ð(
ušt8_t
)0x0000000F;

729 
hÿn
->
In¡ªû
->
sTxMažBox
[
Œªsm™mažbox
].
TDTR
 &ð(
ušt32_t
)0xFFFFFFF0;

730 
hÿn
->
In¡ªû
->
sTxMažBox
[
Œªsm™mažbox
].
TDTR
 |ðhÿn->
pTxMsg
->
DLC
;

733 
hÿn
->
In¡ªû
->
sTxMažBox
[
Œªsm™mažbox
].
TDLR
 = (((
ušt32_t
)hÿn->
pTxMsg
->
D©a
[3] << 24) |

734 ((
ušt32_t
)
hÿn
->
pTxMsg
->
D©a
[2] << 16) |

735 ((
ušt32_t
)
hÿn
->
pTxMsg
->
D©a
[1] << 8) |

736 ((
ušt32_t
)
hÿn
->
pTxMsg
->
D©a
[0]));

737 
hÿn
->
In¡ªû
->
sTxMažBox
[
Œªsm™mažbox
].
TDHR
 = (((
ušt32_t
)hÿn->
pTxMsg
->
D©a
[7] << 24) |

738 ((
ušt32_t
)
hÿn
->
pTxMsg
->
D©a
[6] << 16) |

739 ((
ušt32_t
)
hÿn
->
pTxMsg
->
D©a
[5] << 8) |

740 ((
ušt32_t
)
hÿn
->
pTxMsg
->
D©a
[4]));

742 if(
hÿn
->
S‹
 =ð
HAL_CAN_STATE_BUSY_RX
)

745 
hÿn
->
S‹
 = 
HAL_CAN_STATE_BUSY_TX_RX
;

750 
hÿn
->
S‹
 = 
HAL_CAN_STATE_BUSY_TX
;

754 
hÿn
->
E¼ÜCode
 = 
HAL_CAN_ERROR_NONE
;

757 
	`__HAL_UNLOCK
(
hÿn
);

760 
	`__HAL_CAN_ENABLE_IT
(
hÿn
, 
CAN_IT_EWG
);

763 
	`__HAL_CAN_ENABLE_IT
(
hÿn
, 
CAN_IT_EPV
);

766 
	`__HAL_CAN_ENABLE_IT
(
hÿn
, 
CAN_IT_BOF
);

769 
	`__HAL_CAN_ENABLE_IT
(
hÿn
, 
CAN_IT_LEC
);

772 
	`__HAL_CAN_ENABLE_IT
(
hÿn
, 
CAN_IT_ERR
);

775 
	`__HAL_CAN_ENABLE_IT
(
hÿn
, 
CAN_IT_TME
);

778 
hÿn
->
In¡ªû
->
sTxMažBox
[
Œªsm™mažbox
].
TIR
 |ð
CAN_TI0R_TXRQ
;

783  
HAL_BUSY
;

786  
HAL_OK
;

787 
	}
}

797 
HAL_StusTy³Def
 
	$HAL_CAN_Reûive
(
CAN_HªdËTy³Def
* 
hÿn
, 
ušt8_t
 
FIFONumb”
, 
ušt32_t
 
Timeout
)

799 
ušt32_t
 
tick¡¬t
 = 0;

802 
	`as£¹_·¿m
(
	`IS_CAN_FIFO
(
FIFONumb”
));

805 
	`__HAL_LOCK
(
hÿn
);

807 if(
hÿn
->
S‹
 =ð
HAL_CAN_STATE_BUSY_TX
)

810 
hÿn
->
S‹
 = 
HAL_CAN_STATE_BUSY_TX_RX
;

815 
hÿn
->
S‹
 = 
HAL_CAN_STATE_BUSY_RX
;

819 
tick¡¬t
 = 
	`HAL_G‘Tick
();

822 
	`__HAL_CAN_MSG_PENDING
(
hÿn
, 
FIFONumb”
) == 0)

825 if(
Timeout
 !ð
HAL_MAX_DELAY
)

827 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

829 
hÿn
->
S‹
 = 
HAL_CAN_STATE_TIMEOUT
;

831 
	`__HAL_UNLOCK
(
hÿn
);

832  
HAL_TIMEOUT
;

838 
hÿn
->
pRxMsg
->
IDE
 = (
ušt8_t
)0x04 & hÿn->
In¡ªû
->
sFIFOMažBox
[
FIFONumb”
].
RIR
;

839 ià(
hÿn
->
pRxMsg
->
IDE
 =ð
CAN_ID_STD
)

841 
hÿn
->
pRxMsg
->
StdId
 = (
ušt32_t
)0x000007FF & (hÿn->
In¡ªû
->
sFIFOMažBox
[
FIFONumb”
].
RIR
 >> 21);

845 
hÿn
->
pRxMsg
->
ExtId
 = (
ušt32_t
)0x1FFFFFFF & (hÿn->
In¡ªû
->
sFIFOMažBox
[
FIFONumb”
].
RIR
 >> 3);

848 
hÿn
->
pRxMsg
->
RTR
 = (
ušt8_t
)0x02 & hÿn->
In¡ªû
->
sFIFOMažBox
[
FIFONumb”
].
RIR
;

850 
hÿn
->
pRxMsg
->
DLC
 = (
ušt8_t
)0x0F & hÿn->
In¡ªû
->
sFIFOMažBox
[
FIFONumb”
].
RDTR
;

852 
hÿn
->
pRxMsg
->
FMI
 = (
ušt8_t
)0xFF & (hÿn->
In¡ªû
->
sFIFOMažBox
[
FIFONumb”
].
RDTR
 >> 8);

854 
hÿn
->
pRxMsg
->
D©a
[0] = (
ušt8_t
)0xFF & hÿn->
In¡ªû
->
sFIFOMažBox
[
FIFONumb”
].
RDLR
;

855 
hÿn
->
pRxMsg
->
D©a
[1] = (
ušt8_t
)0xFF & (hÿn->
In¡ªû
->
sFIFOMažBox
[
FIFONumb”
].
RDLR
 >> 8);

856 
hÿn
->
pRxMsg
->
D©a
[2] = (
ušt8_t
)0xFF & (hÿn->
In¡ªû
->
sFIFOMažBox
[
FIFONumb”
].
RDLR
 >> 16);

857 
hÿn
->
pRxMsg
->
D©a
[3] = (
ušt8_t
)0xFF & (hÿn->
In¡ªû
->
sFIFOMažBox
[
FIFONumb”
].
RDLR
 >> 24);

858 
hÿn
->
pRxMsg
->
D©a
[4] = (
ušt8_t
)0xFF & hÿn->
In¡ªû
->
sFIFOMažBox
[
FIFONumb”
].
RDHR
;

859 
hÿn
->
pRxMsg
->
D©a
[5] = (
ušt8_t
)0xFF & (hÿn->
In¡ªû
->
sFIFOMažBox
[
FIFONumb”
].
RDHR
 >> 8);

860 
hÿn
->
pRxMsg
->
D©a
[6] = (
ušt8_t
)0xFF & (hÿn->
In¡ªû
->
sFIFOMažBox
[
FIFONumb”
].
RDHR
 >> 16);

861 
hÿn
->
pRxMsg
->
D©a
[7] = (
ušt8_t
)0xFF & (hÿn->
In¡ªû
->
sFIFOMažBox
[
FIFONumb”
].
RDHR
 >> 24);

864 if(
FIFONumb”
 =ð
CAN_FIFO0
)

867 
	`__HAL_CAN_FIFO_RELEASE
(
hÿn
, 
CAN_FIFO0
);

872 
	`__HAL_CAN_FIFO_RELEASE
(
hÿn
, 
CAN_FIFO1
);

875 if(
hÿn
->
S‹
 =ð
HAL_CAN_STATE_BUSY_TX_RX
)

878 
hÿn
->
S‹
 = 
HAL_CAN_STATE_BUSY_TX
;

881 
	`__HAL_UNLOCK
(
hÿn
);

886 
hÿn
->
S‹
 = 
HAL_CAN_STATE_READY
;

889 
	`__HAL_UNLOCK
(
hÿn
);

893  
HAL_OK
;

894 
	}
}

903 
HAL_StusTy³Def
 
	$HAL_CAN_Reûive_IT
(
CAN_HªdËTy³Def
* 
hÿn
, 
ušt8_t
 
FIFONumb”
)

905 
ušt32_t
 
tmp
 = 0;

908 
	`as£¹_·¿m
(
	`IS_CAN_FIFO
(
FIFONumb”
));

910 
tmp
 = 
hÿn
->
S‹
;

911 if((
tmp
 =ð
HAL_CAN_STATE_READY
è|| (tm°=ð
HAL_CAN_STATE_BUSY_TX
))

914 
	`__HAL_LOCK
(
hÿn
);

916 if(
hÿn
->
S‹
 =ð
HAL_CAN_STATE_BUSY_TX
)

919 
hÿn
->
S‹
 = 
HAL_CAN_STATE_BUSY_TX_RX
;

924 
hÿn
->
S‹
 = 
HAL_CAN_STATE_BUSY_RX
;

928 
hÿn
->
E¼ÜCode
 = 
HAL_CAN_ERROR_NONE
;

931 
	`__HAL_CAN_ENABLE_IT
(
hÿn
, 
CAN_IT_EWG
);

934 
	`__HAL_CAN_ENABLE_IT
(
hÿn
, 
CAN_IT_EPV
);

937 
	`__HAL_CAN_ENABLE_IT
(
hÿn
, 
CAN_IT_BOF
);

940 
	`__HAL_CAN_ENABLE_IT
(
hÿn
, 
CAN_IT_LEC
);

943 
	`__HAL_CAN_ENABLE_IT
(
hÿn
, 
CAN_IT_ERR
);

946 
	`__HAL_UNLOCK
(
hÿn
);

948 if(
FIFONumb”
 =ð
CAN_FIFO0
)

951 
	`__HAL_CAN_ENABLE_IT
(
hÿn
, 
CAN_IT_FMP0
);

956 
	`__HAL_CAN_ENABLE_IT
(
hÿn
, 
CAN_IT_FMP1
);

962  
HAL_BUSY
;

966  
HAL_OK
;

967 
	}
}

975 
HAL_StusTy³Def
 
	$HAL_CAN_SË•
(
CAN_HªdËTy³Def
* 
hÿn
)

977 
ušt32_t
 
tick¡¬t
 = 0;

980 
	`__HAL_LOCK
(
hÿn
);

983 
hÿn
->
S‹
 = 
HAL_CAN_STATE_BUSY
;

986 
hÿn
->
In¡ªû
->
MCR
 = (((hÿn->In¡ªû->MCRè& (
ušt32_t
)(~(ušt32_t)
CAN_MCR_INRQ
)è| 
CAN_MCR_SLEEP
);

989 ià((
hÿn
->
In¡ªû
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) != CAN_MSR_SLAK)

992 
	`__HAL_UNLOCK
(
hÿn
);

995  
HAL_ERROR
;

999 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1002 (
hÿn
->
In¡ªû
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) != CAN_MSR_SLAK)

1004 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
CAN_TIMEOUT_VALUE
)

1006 
hÿn
->
S‹
 = 
HAL_CAN_STATE_TIMEOUT
;

1008 
	`__HAL_UNLOCK
(
hÿn
);

1009  
HAL_TIMEOUT
;

1014 
hÿn
->
S‹
 = 
HAL_CAN_STATE_READY
;

1017 
	`__HAL_UNLOCK
(
hÿn
);

1020  
HAL_OK
;

1021 
	}
}

1030 
HAL_StusTy³Def
 
	$HAL_CAN_WakeUp
(
CAN_HªdËTy³Def
* 
hÿn
)

1032 
ušt32_t
 
tick¡¬t
 = 0;

1035 
	`__HAL_LOCK
(
hÿn
);

1038 
hÿn
->
S‹
 = 
HAL_CAN_STATE_BUSY
;

1041 
hÿn
->
In¡ªû
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_SLEEP
;

1044 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1047 (
hÿn
->
In¡ªû
->
MSR
 & 
CAN_MSR_SLAK
) == CAN_MSR_SLAK)

1049 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
CAN_TIMEOUT_VALUE
)

1051 
hÿn
->
S‹
ð
HAL_CAN_STATE_TIMEOUT
;

1053 
	`__HAL_UNLOCK
(
hÿn
);

1054  
HAL_TIMEOUT
;

1057 if((
hÿn
->
In¡ªû
->
MSR
 & 
CAN_MSR_SLAK
) == CAN_MSR_SLAK)

1060 
	`__HAL_UNLOCK
(
hÿn
);

1063  
HAL_ERROR
;

1067 
hÿn
->
S‹
 = 
HAL_CAN_STATE_READY
;

1070 
	`__HAL_UNLOCK
(
hÿn
);

1073  
HAL_OK
;

1074 
	}
}

1082 
	$HAL_CAN_IRQHªdËr
(
CAN_HªdËTy³Def
* 
hÿn
)

1084 
ušt32_t
 
tmp1
 = 0, 
tmp2
 = 0, 
tmp3
 = 0;

1087 if(
	`__HAL_CAN_GET_IT_SOURCE
(
hÿn
, 
CAN_IT_TME
))

1089 
tmp1
 = 
	`__HAL_CAN_TRANSMIT_STATUS
(
hÿn
, 
CAN_TXMAILBOX_0
);

1090 
tmp2
 = 
	`__HAL_CAN_TRANSMIT_STATUS
(
hÿn
, 
CAN_TXMAILBOX_1
);

1091 
tmp3
 = 
	`__HAL_CAN_TRANSMIT_STATUS
(
hÿn
, 
CAN_TXMAILBOX_2
);

1092 if(
tmp1
 || 
tmp2
 || 
tmp3
)

1095 
	`CAN_T¿nsm™_IT
(
hÿn
);

1099 
tmp1
 = 
	`__HAL_CAN_MSG_PENDING
(
hÿn
, 
CAN_FIFO0
);

1100 
tmp2
 = 
	`__HAL_CAN_GET_IT_SOURCE
(
hÿn
, 
CAN_IT_FMP0
);

1102 if((
tmp1
 !ð0è&& 
tmp2
)

1105 
	`CAN_Reûive_IT
(
hÿn
, 
CAN_FIFO0
);

1108 
tmp1
 = 
	`__HAL_CAN_MSG_PENDING
(
hÿn
, 
CAN_FIFO1
);

1109 
tmp2
 = 
	`__HAL_CAN_GET_IT_SOURCE
(
hÿn
, 
CAN_IT_FMP1
);

1111 if((
tmp1
 !ð0è&& 
tmp2
)

1114 
	`CAN_Reûive_IT
(
hÿn
, 
CAN_FIFO1
);

1117 
tmp1
 = 
	`__HAL_CAN_GET_FLAG
(
hÿn
, 
CAN_FLAG_EWG
);

1118 
tmp2
 = 
	`__HAL_CAN_GET_IT_SOURCE
(
hÿn
, 
CAN_IT_EWG
);

1119 
tmp3
 = 
	`__HAL_CAN_GET_IT_SOURCE
(
hÿn
, 
CAN_IT_ERR
);

1121 if(
tmp1
 && 
tmp2
 && 
tmp3
)

1124 
hÿn
->
E¼ÜCode
 |ð
HAL_CAN_ERROR_EWG
;

1126 
	`__HAL_CAN_CLEAR_FLAG
(
hÿn
, 
CAN_FLAG_EWG
);

1129 
tmp1
 = 
	`__HAL_CAN_GET_FLAG
(
hÿn
, 
CAN_FLAG_EPV
);

1130 
tmp2
 = 
	`__HAL_CAN_GET_IT_SOURCE
(
hÿn
, 
CAN_IT_EPV
);

1131 
tmp3
 = 
	`__HAL_CAN_GET_IT_SOURCE
(
hÿn
, 
CAN_IT_ERR
);

1133 if(
tmp1
 && 
tmp2
 && 
tmp3
)

1136 
hÿn
->
E¼ÜCode
 |ð
HAL_CAN_ERROR_EPV
;

1138 
	`__HAL_CAN_CLEAR_FLAG
(
hÿn
, 
CAN_FLAG_EPV
);

1141 
tmp1
 = 
	`__HAL_CAN_GET_FLAG
(
hÿn
, 
CAN_FLAG_BOF
);

1142 
tmp2
 = 
	`__HAL_CAN_GET_IT_SOURCE
(
hÿn
, 
CAN_IT_BOF
);

1143 
tmp3
 = 
	`__HAL_CAN_GET_IT_SOURCE
(
hÿn
, 
CAN_IT_ERR
);

1145 if(
tmp1
 && 
tmp2
 && 
tmp3
)

1148 
hÿn
->
E¼ÜCode
 |ð
HAL_CAN_ERROR_BOF
;

1150 
	`__HAL_CAN_CLEAR_FLAG
(
hÿn
, 
CAN_FLAG_BOF
);

1153 
tmp1
 = 
	`HAL_IS_BIT_CLR
(
hÿn
->
In¡ªû
->
ESR
, 
CAN_ESR_LEC
);

1154 
tmp2
 = 
	`__HAL_CAN_GET_IT_SOURCE
(
hÿn
, 
CAN_IT_LEC
);

1155 
tmp3
 = 
	`__HAL_CAN_GET_IT_SOURCE
(
hÿn
, 
CAN_IT_ERR
);

1157 if((!
tmp1
è&& 
tmp2
 && 
tmp3
)

1159 
tmp1
 = (
hÿn
->
In¡ªû
->
ESR
è& 
CAN_ESR_LEC
;

1160 
tmp1
)

1162 (
CAN_ESR_LEC_0
):

1164 
hÿn
->
E¼ÜCode
 |ð
HAL_CAN_ERROR_STF
;

1166 (
CAN_ESR_LEC_1
):

1168 
hÿn
->
E¼ÜCode
 |ð
HAL_CAN_ERROR_FOR
;

1170 (
CAN_ESR_LEC_1
 | 
CAN_ESR_LEC_0
):

1172 
hÿn
->
E¼ÜCode
 |ð
HAL_CAN_ERROR_ACK
;

1174 (
CAN_ESR_LEC_2
):

1176 
hÿn
->
E¼ÜCode
 |ð
HAL_CAN_ERROR_BR
;

1178 (
CAN_ESR_LEC_2
 | 
CAN_ESR_LEC_0
):

1180 
hÿn
->
E¼ÜCode
 |ð
HAL_CAN_ERROR_BD
;

1182 (
CAN_ESR_LEC_2
 | 
CAN_ESR_LEC_1
):

1184 
hÿn
->
E¼ÜCode
 |ð
HAL_CAN_ERROR_CRC
;

1191 
hÿn
->
In¡ªû
->
ESR
 &ð~(
CAN_ESR_LEC
);

1195 if(
hÿn
->
E¼ÜCode
 !ð
HAL_CAN_ERROR_NONE
)

1198 
hÿn
->
S‹
 = 
HAL_CAN_STATE_READY
;

1200 
	`HAL_CAN_E¼ÜC®lback
(
hÿn
);

1202 
	}
}

1210 
__w—k
 
	$HAL_CAN_TxC¶tC®lback
(
CAN_HªdËTy³Def
* 
hÿn
)

1215 
	}
}

1223 
__w—k
 
	$HAL_CAN_RxC¶tC®lback
(
CAN_HªdËTy³Def
* 
hÿn
)

1228 
	}
}

1236 
__w—k
 
	$HAL_CAN_E¼ÜC®lback
(
CAN_HªdËTy³Def
 *
hÿn
)

1241 
	}
}

1269 
HAL_CAN_S‹Ty³Def
 
	$HAL_CAN_G‘S‹
(
CAN_HªdËTy³Def
* 
hÿn
)

1272  
hÿn
->
S‹
;

1273 
	}
}

1281 
ušt32_t
 
	$HAL_CAN_G‘E¼Ü
(
CAN_HªdËTy³Def
 *
hÿn
)

1283  
hÿn
->
E¼ÜCode
;

1284 
	}
}

1295 
HAL_StusTy³Def
 
	$CAN_T¿nsm™_IT
(
CAN_HªdËTy³Def
* 
hÿn
)

1298 
	`__HAL_CAN_DISABLE_IT
(
hÿn
, 
CAN_IT_TME
);

1300 if(
hÿn
->
S‹
 =ð
HAL_CAN_STATE_BUSY_TX
)

1303 
	`__HAL_CAN_DISABLE_IT
(
hÿn
, 
CAN_IT_EWG
);

1306 
	`__HAL_CAN_DISABLE_IT
(
hÿn
, 
CAN_IT_EPV
);

1309 
	`__HAL_CAN_DISABLE_IT
(
hÿn
, 
CAN_IT_BOF
);

1312 
	`__HAL_CAN_DISABLE_IT
(
hÿn
, 
CAN_IT_LEC
);

1315 
	`__HAL_CAN_DISABLE_IT
(
hÿn
, 
CAN_IT_ERR
);

1318 if(
hÿn
->
S‹
 =ð
HAL_CAN_STATE_BUSY_TX_RX
)

1321 
hÿn
->
S‹
 = 
HAL_CAN_STATE_BUSY_RX
;

1326 
hÿn
->
S‹
 = 
HAL_CAN_STATE_READY
;

1330 
	`HAL_CAN_TxC¶tC®lback
(
hÿn
);

1332  
HAL_OK
;

1333 
	}
}

1343 
HAL_StusTy³Def
 
	$CAN_Reûive_IT
(
CAN_HªdËTy³Def
* 
hÿn
, 
ušt8_t
 
FIFONumb”
)

1346 
hÿn
->
pRxMsg
->
IDE
 = (
ušt8_t
)0x04 & hÿn->
In¡ªû
->
sFIFOMažBox
[
FIFONumb”
].
RIR
;

1347 ià(
hÿn
->
pRxMsg
->
IDE
 =ð
CAN_ID_STD
)

1349 
hÿn
->
pRxMsg
->
StdId
 = (
ušt32_t
)0x000007FF & (hÿn->
In¡ªû
->
sFIFOMažBox
[
FIFONumb”
].
RIR
 >> 21);

1353 
hÿn
->
pRxMsg
->
ExtId
 = (
ušt32_t
)0x1FFFFFFF & (hÿn->
In¡ªû
->
sFIFOMažBox
[
FIFONumb”
].
RIR
 >> 3);

1356 
hÿn
->
pRxMsg
->
RTR
 = (
ušt8_t
)0x02 & hÿn->
In¡ªû
->
sFIFOMažBox
[
FIFONumb”
].
RIR
;

1358 
hÿn
->
pRxMsg
->
DLC
 = (
ušt8_t
)0x0F & hÿn->
In¡ªû
->
sFIFOMažBox
[
FIFONumb”
].
RDTR
;

1360 
hÿn
->
pRxMsg
->
FMI
 = (
ušt8_t
)0xFF & (hÿn->
In¡ªû
->
sFIFOMažBox
[
FIFONumb”
].
RDTR
 >> 8);

1362 
hÿn
->
pRxMsg
->
D©a
[0] = (
ušt8_t
)0xFF & hÿn->
In¡ªû
->
sFIFOMažBox
[
FIFONumb”
].
RDLR
;

1363 
hÿn
->
pRxMsg
->
D©a
[1] = (
ušt8_t
)0xFF & (hÿn->
In¡ªû
->
sFIFOMažBox
[
FIFONumb”
].
RDLR
 >> 8);

1364 
hÿn
->
pRxMsg
->
D©a
[2] = (
ušt8_t
)0xFF & (hÿn->
In¡ªû
->
sFIFOMažBox
[
FIFONumb”
].
RDLR
 >> 16);

1365 
hÿn
->
pRxMsg
->
D©a
[3] = (
ušt8_t
)0xFF & (hÿn->
In¡ªû
->
sFIFOMažBox
[
FIFONumb”
].
RDLR
 >> 24);

1366 
hÿn
->
pRxMsg
->
D©a
[4] = (
ušt8_t
)0xFF & hÿn->
In¡ªû
->
sFIFOMažBox
[
FIFONumb”
].
RDHR
;

1367 
hÿn
->
pRxMsg
->
D©a
[5] = (
ušt8_t
)0xFF & (hÿn->
In¡ªû
->
sFIFOMažBox
[
FIFONumb”
].
RDHR
 >> 8);

1368 
hÿn
->
pRxMsg
->
D©a
[6] = (
ušt8_t
)0xFF & (hÿn->
In¡ªû
->
sFIFOMažBox
[
FIFONumb”
].
RDHR
 >> 16);

1369 
hÿn
->
pRxMsg
->
D©a
[7] = (
ušt8_t
)0xFF & (hÿn->
In¡ªû
->
sFIFOMažBox
[
FIFONumb”
].
RDHR
 >> 24);

1372 ià(
FIFONumb”
 =ð
CAN_FIFO0
)

1374 
	`__HAL_CAN_FIFO_RELEASE
(
hÿn
, 
CAN_FIFO0
);

1377 
	`__HAL_CAN_DISABLE_IT
(
hÿn
, 
CAN_IT_FMP0
);

1382 
	`__HAL_CAN_FIFO_RELEASE
(
hÿn
, 
CAN_FIFO1
);

1385 
	`__HAL_CAN_DISABLE_IT
(
hÿn
, 
CAN_IT_FMP1
);

1388 if(
hÿn
->
S‹
 =ð
HAL_CAN_STATE_BUSY_RX
)

1391 
	`__HAL_CAN_DISABLE_IT
(
hÿn
, 
CAN_IT_EWG
);

1394 
	`__HAL_CAN_DISABLE_IT
(
hÿn
, 
CAN_IT_EPV
);

1397 
	`__HAL_CAN_DISABLE_IT
(
hÿn
, 
CAN_IT_BOF
);

1400 
	`__HAL_CAN_DISABLE_IT
(
hÿn
, 
CAN_IT_LEC
);

1403 
	`__HAL_CAN_DISABLE_IT
(
hÿn
, 
CAN_IT_ERR
);

1406 if(
hÿn
->
S‹
 =ð
HAL_CAN_STATE_BUSY_TX_RX
)

1409 
hÿn
->
S‹
 = 
HAL_CAN_STATE_BUSY_TX
;

1414 
hÿn
->
S‹
 = 
HAL_CAN_STATE_READY
;

1418 
	`HAL_CAN_RxC¶tC®lback
(
hÿn
);

1421  
HAL_OK
;

1422 
	}
}

1428 
	gSTM32F429xx
 || 
	gSTM32F439xx
 || 
	gSTM32F446xx
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 || 
	gSTM3F412xE
 */

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_cec.c

80 
	~"¡m32f4xx_h®.h
"

90 #ifdeà
HAL_CEC_MODULE_ENABLED


92 #ià
defšed
(
STM32F446xx
)

99 
	#CEC_CFGR_FIELDS
 (
CEC_CFGR_SFT
 | 
CEC_CFGR_RXTOL
 | 
CEC_CFGR_BRESTP
 \

100 | 
CEC_CFGR_BREGEN
 | 
CEC_CFGR_LBPEGEN
 | 
CEC_CFGR_SFTOPT
 \

101 | 
CEC_CFGR_BRDNOGEN
 | 
CEC_CFGR_OAR
 | 
CEC_CFGR_LSTN
)

	)

112 
HAL_StusTy³Def
 
CEC_T¿nsm™_IT
(
CEC_HªdËTy³Def
 *
hûc
);

113 
HAL_StusTy³Def
 
CEC_Reûive_IT
(
CEC_HªdËTy³Def
 *
hûc
);

153 
HAL_StusTy³Def
 
	$HAL_CEC_In™
(
CEC_HªdËTy³Def
 *
hûc
)

155 
ušt32_t
 
tm´eg
 = 0x0;

158 if(
hûc
 =ð
NULL
)

160  
HAL_ERROR
;

164 
	`as£¹_·¿m
(
	`IS_CEC_ALL_INSTANCE
(
hûc
->
In¡ªû
));

165 
	`as£¹_·¿m
(
	`IS_CEC_SIGNALFREETIME
(
hûc
->
In™
.
SigÇlF»eTime
));

166 
	`as£¹_·¿m
(
	`IS_CEC_TOLERANCE
(
hûc
->
In™
.
TÞ”ªû
));

167 
	`as£¹_·¿m
(
	`IS_CEC_BRERXSTOP
(
hûc
->
In™
.
BRERxStÝ
));

168 
	`as£¹_·¿m
(
	`IS_CEC_BREERRORBITGEN
(
hûc
->
In™
.
BREE¼ÜB™G’
));

169 
	`as£¹_·¿m
(
	`IS_CEC_LBPEERRORBITGEN
(
hûc
->
In™
.
LBPEE¼ÜB™G’
));

170 
	`as£¹_·¿m
(
	`IS_CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION
(
hûc
->
In™
.
Brßdÿ¡MsgNoE¼ÜB™G’
));

171 
	`as£¹_·¿m
(
	`IS_CEC_SFTOP
(
hûc
->
In™
.
SigÇlF»eTimeO±iÚ
));

172 
	`as£¹_·¿m
(
	`IS_CEC_OAR_ADDRESS
(
hûc
->
In™
.
OwnAdd»ss
));

173 
	`as£¹_·¿m
(
	`IS_CEC_LISTENING_MODE
(
hûc
->
In™
.
Li¡’Mode
));

174 
	`as£¹_·¿m
(
	`IS_CEC_ADDRESS
(
hûc
->
In™
.
In™ŸtÜAdd»ss
));

177 if(
hûc
->
S‹
 =ð
HAL_CEC_STATE_RESET
)

180 
hûc
->
Lock
 = 
HAL_UNLOCKED
;

182 
	`HAL_CEC_M¥In™
(
hûc
);

185 
hûc
->
S‹
 = 
HAL_CEC_STATE_BUSY
;

188 
	`__HAL_CEC_DISABLE
(
hûc
);

190 
tm´eg
 = 
hûc
->
In™
.
SigÇlF»eTime
;

191 
tm´eg
 |ð
hûc
->
In™
.
TÞ”ªû
;

192 
tm´eg
 |ð
hûc
->
In™
.
BRERxStÝ
;

193 
tm´eg
 |ð
hûc
->
In™
.
BREE¼ÜB™G’
;

194 
tm´eg
 |ð
hûc
->
In™
.
LBPEE¼ÜB™G’
;

195 
tm´eg
 |ð
hûc
->
In™
.
Brßdÿ¡MsgNoE¼ÜB™G’
;

196 
tm´eg
 |ð
hûc
->
In™
.
SigÇlF»eTimeO±iÚ
;

197 
tm´eg
 |ð(
hûc
->
In™
.
OwnAdd»ss
 << 
CEC_CFGR_OAR_LSB_POS
);

198 
tm´eg
 |ð
hûc
->
In™
.
Li¡’Mode
;

201 
	`MODIFY_REG
(
hûc
->
In¡ªû
->
CFGR
, 
CEC_CFGR_FIELDS
, 
tm´eg
);

204 
	`__HAL_CEC_ENABLE
(
hûc
);

206 
hûc
->
S‹
 = 
HAL_CEC_STATE_READY
;

208  
HAL_OK
;

209 
	}
}

216 
HAL_StusTy³Def
 
	$HAL_CEC_DeIn™
(
CEC_HªdËTy³Def
 *
hûc
)

219 if(
hûc
 =ð
NULL
)

221  
HAL_ERROR
;

225 
	`as£¹_·¿m
(
	`IS_CEC_ALL_INSTANCE
(
hûc
->
In¡ªû
));

227 
hûc
->
S‹
 = 
HAL_CEC_STATE_BUSY
;

230 
	`HAL_CEC_M¥DeIn™
(
hûc
);

232 
	`__HAL_CEC_DISABLE
(
hûc
);

234 
hûc
->
E¼ÜCode
 = 
HAL_CEC_ERROR_NONE
;

235 
hûc
->
S‹
 = 
HAL_CEC_STATE_RESET
;

238 
	`__HAL_UNLOCK
(
hûc
);

240  
HAL_OK
;

241 
	}
}

248 
__w—k
 
	$HAL_CEC_M¥In™
(
CEC_HªdËTy³Def
 *
hûc
)

253 
	}
}

260 
__w—k
 
	$HAL_CEC_M¥DeIn™
(
CEC_HªdËTy³Def
 *
hûc
)

265 
	}
}

324 
HAL_StusTy³Def
 
	$HAL_CEC_T¿nsm™
(
CEC_HªdËTy³Def
 *
hûc
, 
ušt8_t
 
De¡š©iÚAdd»ss
, ušt8_ˆ*
pD©a
, 
ušt32_t
 
Size
, ušt32_ˆ
Timeout
)

326 
ušt8_t
 
‹mp
 = 0;

327 
ušt32_t
 
‹mpi¤
 = 0;

328 
ušt32_t
 
tick¡¬t
 = 0;

330 if((
hûc
->
S‹
 =ð
HAL_CEC_STATE_READY
è&& (
	`__HAL_CEC_GET_TRANSMISSION_START_FLAG
(hûcè=ð
RESET
))

332 
hûc
->
E¼ÜCode
 = 
HAL_CEC_ERROR_NONE
;

333 if((
pD©a
 =ð
NULL
 ) && (
Size
 > 0))

335 
hûc
->
S‹
 = 
HAL_CEC_STATE_ERROR
;

336  
HAL_ERROR
;

339 
	`as£¹_·¿m
(
	`IS_CEC_ADDRESS
(
De¡š©iÚAdd»ss
));

340 
	`as£¹_·¿m
(
	`IS_CEC_MSGSIZE
(
Size
));

343 
	`__HAL_LOCK
(
hûc
);

345 
hûc
->
S‹
 = 
HAL_CEC_STATE_BUSY_TX
;

347 
hûc
->
TxXãrCouÁ
 = 
Size
;

350 ià(
Size
 == 0)

353 
	`__HAL_CEC_LAST_BYTE_TX_SET
(
hûc
);

357 
‹mp
 = ((
ušt32_t
)
hûc
->
In™
.
In™ŸtÜAdd»ss
 << 
CEC_INITIATOR_LSB_POS
è| 
De¡š©iÚAdd»ss
;

358 
hûc
->
In¡ªû
->
TXDR
 = 
‹mp
;

360 
	`__HAL_CEC_FIRST_BYTE_TX_SET
(
hûc
);

362 
hûc
->
TxXãrCouÁ
 > 0)

364 
hûc
->
TxXãrCouÁ
--;

366 
tick¡¬t
 = 
	`HAL_G‘Tick
();

367 
	`HAL_IS_BIT_CLR
(
hûc
->
In¡ªû
->
ISR
, 
CEC_FLAG_TXBR
))

369 if(
Timeout
 !ð
HAL_MAX_DELAY
)

371 if((
Timeout
 =ð0è|| ((
	`HAL_G‘Tick
(è- 
tick¡¬t
) > Timeout))

373 
hûc
->
S‹
 = 
HAL_CEC_STATE_TIMEOUT
;

375 
	`__HAL_UNLOCK
(
hûc
);

376  
HAL_TIMEOUT
;

385 
‹mpi¤
 = 
hûc
->
In¡ªû
->
ISR
;

386 ià((
‹mpi¤
 & (
CEC_FLAG_TXUDR
|
CEC_FLAG_TXERR
|
CEC_FLAG_TXACKE
|
CEC_FLAG_ARBLST
)) != 0)

389 
hûc
->
E¼ÜCode
 = 
‹mpi¤
;

391 
	`__HAL_CEC_CLEAR_FLAG
(
hûc
, (
CEC_FLAG_TXUDR
|
CEC_FLAG_TXERR
|
CEC_FLAG_TXACKE
|
CEC_FLAG_ARBLST
));

392 
hûc
->
S‹
 = 
HAL_CEC_STATE_ERROR
;

393 
	`__HAL_UNLOCK
(
hûc
);

394  
HAL_ERROR
;

398 
	`__HAL_CEC_CLEAR_FLAG
(
hûc
, 
CEC_FLAG_TXBR
);

399 ià(
hûc
->
TxXãrCouÁ
 == 0)

402 
	`__HAL_CEC_LAST_BYTE_TX_SET
(
hûc
);

404 
hûc
->
In¡ªû
->
TXDR
 = *
pD©a
++;

407 
‹mpi¤
 = 
hûc
->
In¡ªû
->
ISR
;

408 ià((
‹mpi¤
 & (
CEC_FLAG_TXUDR
|
CEC_FLAG_TXERR
|
CEC_FLAG_TXACKE
|
CEC_FLAG_ARBLST
)) != 0)

411 
hûc
->
E¼ÜCode
 = 
‹mpi¤
;

413 
	`__HAL_CEC_CLEAR_FLAG
(
hûc
, (
CEC_FLAG_TXUDR
|
CEC_FLAG_TXERR
|
CEC_FLAG_TXACKE
|
CEC_FLAG_ARBLST
));

414 
hûc
->
S‹
 = 
HAL_CEC_STATE_ERROR
;

415 
	`__HAL_UNLOCK
(
hûc
);

416  
HAL_ERROR
;

422 
tick¡¬t
 = 
	`HAL_G‘Tick
();

424 
	`HAL_IS_BIT_SET
(
hûc
->
In¡ªû
->
CR
, 
CEC_CR_TXEOM
))

426 if(
Timeout
 !ð
HAL_MAX_DELAY
)

428 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
Timeout
)

430 
hûc
->
S‹
 = 
HAL_CEC_STATE_ERROR
;

431 
	`__HAL_UNLOCK
(
hûc
);

432  
HAL_TIMEOUT
;

438 
‹mpi¤
 = 
hûc
->
In¡ªû
->
ISR
;

439 ià((
‹mpi¤
 & (
CEC_FLAG_TXUDR
|
CEC_FLAG_TXERR
|
CEC_FLAG_TXACKE
)) != 0)

442 
hûc
->
E¼ÜCode
 = 
‹mpi¤
;

444 
	`__HAL_CEC_CLEAR_FLAG
(
hûc
, (
CEC_FLAG_TXUDR
|
CEC_FLAG_TXERR
|
CEC_FLAG_TXACKE
));

445 
hûc
->
S‹
 = 
HAL_CEC_STATE_ERROR
;

446 
	`__HAL_UNLOCK
(
hûc
);

447  
HAL_ERROR
;

450 
hûc
->
S‹
 = 
HAL_CEC_STATE_READY
;

451 
	`__HAL_UNLOCK
(
hûc
);

453  
HAL_OK
;

457  
HAL_BUSY
;

459 
	}
}

472 
HAL_StusTy³Def
 
	$HAL_CEC_Reûive
(
CEC_HªdËTy³Def
 *
hûc
, 
ušt8_t
 *
pD©a
, 
ušt32_t
 
Timeout
)

474 
ušt32_t
 
‹mp
;

475 
ušt32_t
 
tick¡¬t
 = 0;

477 ià(
hûc
->
S‹
 =ð
HAL_CEC_STATE_READY
)

479 
hûc
->
E¼ÜCode
 = 
HAL_CEC_ERROR_NONE
;

480 ià(
pD©a
 =ð
NULL
 )

482 
hûc
->
S‹
 = 
HAL_CEC_STATE_ERROR
;

483  
HAL_ERROR
;

486 
hûc
->
RxXãrSize
 = 0;

488 
	`__HAL_LOCK
(
hûc
);

491 
	`HAL_IS_BIT_CLR
(
hûc
->
In¡ªû
->
ISR
, 
CEC_FLAG_RXEND
))

493 
tick¡¬t
 = 
	`HAL_G‘Tick
();

495 
	`HAL_IS_BIT_CLR
(
hûc
->
In¡ªû
->
ISR
, 
CEC_FLAG_RXBR
))

497 if(
Timeout
 !ð
HAL_MAX_DELAY
)

499 if((
Timeout
 =ð0è|| ((
	`HAL_G‘Tick
(è- 
tick¡¬t
) > Timeout))

501 
hûc
->
S‹
 = 
HAL_CEC_STATE_TIMEOUT
;

502 
	`__HAL_UNLOCK
(
hûc
);

503  
HAL_TIMEOUT
;

512 
‹mp
 = (
ušt32_t
è(
hûc
->
In¡ªû
->
ISR
);

513 ià((
‹mp
 & (
CEC_FLAG_RXACKE
|
CEC_FLAG_LBPE
|
CEC_FLAG_SBPE
|
CEC_FLAG_BRE
|
CEC_FLAG_RXOVR
)) != 0)

516 
hûc
->
E¼ÜCode
 = 
‹mp
;

518 
	`__HAL_CEC_CLEAR_FLAG
(
hûc
,(
CEC_FLAG_RXACKE
|
CEC_FLAG_LBPE
|
CEC_FLAG_SBPE
|
CEC_FLAG_BRE
|
CEC_FLAG_RXOVR
));

519 
hûc
->
S‹
 = 
HAL_CEC_STATE_ERROR
;

520 
	`__HAL_UNLOCK
(
hûc
);

521  
HAL_ERROR
;

526 *
pD©a
++ = 
hûc
->
In¡ªû
->
RXDR
;

527 
‹mp
 = (
ušt32_t
è(
hûc
->
In¡ªû
->
ISR
);

529 ià((
‹mp
 & 
CEC_ISR_RXEND
) != 0)

531 
	`as£¹_·¿m
(
	`IS_CEC_MSGSIZE
(
hûc
->
RxXãrSize
));

532 
	`__HAL_CEC_CLEAR_FLAG
(
hûc
,
CEC_FLAG_RXEND
);

533 
hûc
->
S‹
 = 
HAL_CEC_STATE_READY
;

534 
	`__HAL_UNLOCK
(
hûc
);

535  
HAL_OK
;

539 
	`__HAL_CEC_CLEAR_FLAG
(
hûc
,
CEC_FLAG_RXBR
);

541 
hûc
->
RxXãrSize
++;

548 *
pD©a
++ = 
hûc
->
In¡ªû
->
RXDR
;

550 
hûc
->
RxXãrSize
 = 0;

551 
	`__HAL_CEC_CLEAR_FLAG
(
hûc
, 
CEC_FLAG_RXEND
);

553 
hûc
->
S‹
 = 
HAL_CEC_STATE_READY
;

554 
	`__HAL_UNLOCK
(
hûc
);

555  
HAL_OK
;

559  
HAL_BUSY
;

561 
	}
}

573 
HAL_StusTy³Def
 
	$HAL_CEC_T¿nsm™_IT
(
CEC_HªdËTy³Def
 *
hûc
, 
ušt8_t
 
De¡š©iÚAdd»ss
, ušt8_ˆ*
pD©a
, 
ušt32_t
 
Size
)

575 
ušt8_t
 
‹mp
 = 0;

578 ià(((
hûc
->
S‹
 =ð
HAL_CEC_STATE_READY
è|| (hûc->S‹ =ð
HAL_CEC_STATE_STANDBY_RX
))

579 && (
	`__HAL_CEC_GET_TRANSMISSION_START_FLAG
(
hûc
è=ð
RESET
))

581 if((
pD©a
 =ð
NULL
è&& (
Size
 > 0))

583 
hûc
->
S‹
 = 
HAL_CEC_STATE_ERROR
;

584  
HAL_ERROR
;

587 
	`as£¹_·¿m
(
	`IS_CEC_ADDRESS
(
De¡š©iÚAdd»ss
));

588 
	`as£¹_·¿m
(
	`IS_CEC_MSGSIZE
(
Size
));

591 
	`__HAL_LOCK
(
hûc
);

592 
hûc
->
pTxBuffPŒ
 = 
pD©a
;

593 
hûc
->
S‹
 = 
HAL_CEC_STATE_BUSY_TX
;

594 
hûc
->
E¼ÜCode
 = 
HAL_CEC_ERROR_NONE
;

597 
	`__HAL_CEC_DISABLE
(
hûc
);

607 
	`__HAL_CEC_ENABLE_IT
(
hûc
, 
CEC_IT_TXBR
|
CEC_IT_TXEND
|
CEC_IER_TX_ALL_ERR
);

610 
	`__HAL_CEC_ENABLE
(
hûc
);

614 
hûc
->
TxXãrCouÁ
 = 
Size
;

617 
	`__HAL_UNLOCK
(
hûc
);

621 ià(
Size
 == 0)

623 
	`__HAL_CEC_LAST_BYTE_TX_SET
(
hûc
);

627 
‹mp
 = (
ušt8_t
)((
ušt32_t
)(
hûc
->
In™
.
In™ŸtÜAdd»ss
è<< 
CEC_INITIATOR_LSB_POS
è| 
De¡š©iÚAdd»ss
;

628 
hûc
->
In¡ªû
->
TXDR
 = 
‹mp
;

630 
	`__HAL_CEC_FIRST_BYTE_TX_SET
(
hûc
);

632  
HAL_OK
;

636 ià((
hûc
->
S‹
 =ð
HAL_CEC_STATE_BUSY_TX
è|| (
	`__HAL_CEC_GET_TRANSMISSION_START_FLAG
(hûcè!ð
RESET
))

638 
	`__HAL_LOCK
(
hûc
);

641 ià(
hûc
->
S‹
 !ð
HAL_CEC_STATE_BUSY_TX
)

643 
hûc
->
S‹
 = 
HAL_CEC_STATE_BUSY_TX
;

647 if(
hûc
->
TxXãrCouÁ
 == 0)

650 
	`__HAL_CEC_DISABLE
(
hûc
);

653 
	`__HAL_CEC_DISABLE_IT
(
hûc
, 
CEC_IT_TXBR
|
CEC_IT_TXEND
);

655 
	`__HAL_CEC_DISABLE_IT
(
hûc
, 
CEC_IER_TX_ALL_ERR
);

658 
	`__HAL_CEC_ENABLE
(
hûc
);

660 
	`__HAL_CEC_CLEAR_FLAG
(
hûc
, 
CEC_FLAG_TXBR
|
CEC_FLAG_TXEND
);

662 
hûc
->
S‹
 = 
HAL_CEC_STATE_READY
;

665 
	`__HAL_UNLOCK
(
hûc
);

667 
	`HAL_CEC_TxC¶tC®lback
(
hûc
);

669  
HAL_OK
;

673 ià(
hûc
->
TxXãrCouÁ
 == 1)

676 
	`__HAL_CEC_LAST_BYTE_TX_SET
(
hûc
);

679 
	`__HAL_CEC_CLEAR_FLAG
(
hûc
, 
CEC_FLAG_TXBR
);

680 
hûc
->
In¡ªû
->
TXDR
 = *hûc->
pTxBuffPŒ
++;

681 
hûc
->
TxXãrCouÁ
--;

684 
	`__HAL_UNLOCK
(
hûc
);

686  
HAL_OK
;

691  
HAL_BUSY
;

693 
	}
}

705 
HAL_StusTy³Def
 
	$HAL_CEC_Reûive_IT
(
CEC_HªdËTy³Def
 *
hûc
, 
ušt8_t
 *
pD©a
)

707 if(
hûc
->
S‹
 =ð
HAL_CEC_STATE_READY
)

709 if(
pD©a
 =ð
NULL
)

711 
hûc
->
S‹
 = 
HAL_CEC_STATE_ERROR
;

712  
HAL_ERROR
;

716 
	`__HAL_LOCK
(
hûc
);

717 
hûc
->
RxXãrSize
 = 0;

718 
hûc
->
pRxBuffPŒ
 = 
pD©a
;

719 
hûc
->
E¼ÜCode
 = 
HAL_CEC_ERROR_NONE
;

721 
hûc
->
S‹
 = 
HAL_CEC_STATE_STANDBY_RX
;

724 
	`__HAL_CEC_DISABLE
(
hûc
);

732 
	`__HAL_CEC_ENABLE_IT
(
hûc
, 
CEC_IER_RX_ALL_ERR
);

735 
	`__HAL_UNLOCK
(
hûc
);

740 
	`__HAL_CEC_ENABLE_IT
(
hûc
, 
CEC_IT_RXBR
|
CEC_IT_RXEND
);

742 
	`__HAL_CEC_ENABLE
(
hûc
);

744  
HAL_OK
;

748  
HAL_BUSY
;

750 
	}
}

757 
ušt32_t
 
	$HAL_CEC_G‘ReûivedF¿meSize
(
CEC_HªdËTy³Def
 *
hûc
)

759  
hûc
->
RxXãrSize
;

760 
	}
}

767 
	$HAL_CEC_IRQHªdËr
(
CEC_HªdËTy³Def
 *
hûc
)

770 
hûc
->
E¼ÜCode
 = hûc->
In¡ªû
->
ISR
;

772 if((
	`__HAL_CEC_GET_FLAG
(
hûc
, 
CEC_FLAG_TXACKE
è!ð
RESET
è&& (
	`__HAL_CEC_GET_IT_SOURCE
(hûc, 
CEC_IT_TXACKE
) != RESET))

774 
	`__HAL_CEC_CLEAR_FLAG
(
hûc
, 
CEC_FLAG_TXACKE
);

775 
hûc
->
S‹
 = 
HAL_CEC_STATE_ERROR
;

779 if((
	`__HAL_CEC_GET_FLAG
(
hûc
, 
CEC_FLAG_TXERR
è!ð
RESET
è&& (
	`__HAL_CEC_GET_IT_SOURCE
(hûc, 
CEC_IT_TXERR
) != RESET))

781 
	`__HAL_CEC_CLEAR_FLAG
(
hûc
, 
CEC_FLAG_TXERR
);

782 
hûc
->
S‹
 = 
HAL_CEC_STATE_ERROR
;

786 if((
	`__HAL_CEC_GET_FLAG
(
hûc
, 
CEC_FLAG_TXUDR
è!ð
RESET
è&& (
	`__HAL_CEC_GET_IT_SOURCE
(hûc, 
CEC_IT_TXUDR
) != RESET))

788 
	`__HAL_CEC_CLEAR_FLAG
(
hûc
, 
CEC_FLAG_TXUDR
);

789 
hûc
->
S‹
 = 
HAL_CEC_STATE_ERROR
;

793 if((
	`__HAL_CEC_GET_FLAG
(
hûc
, 
CEC_FLAG_ARBLST
è!ð
RESET
è&& (
	`__HAL_CEC_GET_IT_SOURCE
(hûc, 
CEC_IT_ARBLST
) != RESET))

795 
	`__HAL_CEC_CLEAR_FLAG
(
hûc
, 
CEC_FLAG_ARBLST
);

796 
hûc
->
S‹
 = 
HAL_CEC_STATE_ERROR
;

800 if((
	`__HAL_CEC_GET_FLAG
(
hûc
, 
CEC_FLAG_RXOVR
è!ð
RESET
è&& (
	`__HAL_CEC_GET_IT_SOURCE
(hûc, 
CEC_IT_RXOVR
) != RESET))

802 
	`__HAL_CEC_CLEAR_FLAG
(
hûc
, 
CEC_FLAG_RXOVR
);

803 
hûc
->
S‹
 = 
HAL_CEC_STATE_ERROR
;

807 if((
	`__HAL_CEC_GET_FLAG
(
hûc
, 
CEC_FLAG_BRE
è!ð
RESET
è&& (
	`__HAL_CEC_GET_IT_SOURCE
(hûc, 
CEC_IT_BRE
) != RESET))

809 
	`__HAL_CEC_CLEAR_FLAG
(
hûc
, 
CEC_FLAG_BRE
);

810 
hûc
->
S‹
 = 
HAL_CEC_STATE_ERROR
;

814 if((
	`__HAL_CEC_GET_FLAG
(
hûc
, 
CEC_FLAG_SBPE
è!ð
RESET
è&& (
	`__HAL_CEC_GET_IT_SOURCE
(hûc, 
CEC_IT_SBPE
) != RESET))

816 
	`__HAL_CEC_CLEAR_FLAG
(
hûc
, 
CEC_FLAG_SBPE
);

817 
hûc
->
S‹
 = 
HAL_CEC_STATE_ERROR
;

821 if((
	`__HAL_CEC_GET_FLAG
(
hûc
, 
CEC_FLAG_LBPE
è!ð
RESET
è&& (
	`__HAL_CEC_GET_IT_SOURCE
(hûc, 
CEC_IT_LBPE
) != RESET))

823 
	`__HAL_CEC_CLEAR_FLAG
(
hûc
, 
CEC_FLAG_LBPE
);

824 
hûc
->
S‹
 = 
HAL_CEC_STATE_ERROR
;

828 if((
	`__HAL_CEC_GET_FLAG
(
hûc
, 
CEC_FLAG_RXACKE
è!ð
RESET
è&& (
	`__HAL_CEC_GET_IT_SOURCE
(hûc, 
CEC_IT_RXACKE
) != RESET))

830 
	`__HAL_CEC_CLEAR_FLAG
(
hûc
, 
CEC_FLAG_RXACKE
);

831 
hûc
->
S‹
 = 
HAL_CEC_STATE_ERROR
;

834 ià((
hûc
->
E¼ÜCode
 & 
CEC_ISR_ALL_ERROR
) != 0)

836 
	`HAL_CEC_E¼ÜC®lback
(
hûc
);

840 if((
	`__HAL_CEC_GET_FLAG
(
hûc
, 
CEC_FLAG_RXBR
è!ð
RESET
è&& (
	`__HAL_CEC_GET_IT_SOURCE
(hûc, 
CEC_IT_RXBR
) != RESET))

843 
	`CEC_Reûive_IT
(
hûc
);

847 if((
	`__HAL_CEC_GET_FLAG
(
hûc
, 
CEC_FLAG_RXEND
è!ð
RESET
è&& (
	`__HAL_CEC_GET_IT_SOURCE
(hûc, 
CEC_IT_RXEND
) != RESET))

850 
	`CEC_Reûive_IT
(
hûc
);

854 if((
	`__HAL_CEC_GET_FLAG
(
hûc
, 
CEC_FLAG_TXBR
è!ð
RESET
è&&(
	`__HAL_CEC_GET_IT_SOURCE
(hûc, 
CEC_IT_TXBR
) != RESET))

857 
	`CEC_T¿nsm™_IT
(
hûc
);

861 if((
	`__HAL_CEC_GET_FLAG
(
hûc
, 
CEC_FLAG_TXEND
è!ð
RESET
è&&(
	`__HAL_CEC_GET_IT_SOURCE
(hûc, 
CEC_IT_TXEND
) != RESET))

864 
	`CEC_T¿nsm™_IT
(
hûc
);

866 
	}
}

873 
__w—k
 
	$HAL_CEC_TxC¶tC®lback
(
CEC_HªdËTy³Def
 *
hûc
)

878 
	}
}

885 
__w—k
 
	$HAL_CEC_RxC¶tC®lback
(
CEC_HªdËTy³Def
 *
hûc
)

890 
	}
}

897 
__w—k
 
	$HAL_CEC_E¼ÜC®lback
(
CEC_HªdËTy³Def
 *
hûc
)

902 
	}
}

925 
HAL_CEC_S‹Ty³Def
 
	$HAL_CEC_G‘S‹
(
CEC_HªdËTy³Def
 *
hûc
)

927  
hûc
->
S‹
;

928 
	}
}

936 
ušt32_t
 
	$HAL_CEC_G‘E¼Ü
(
CEC_HªdËTy³Def
 *
hûc
)

938  
hûc
->
E¼ÜCode
;

939 
	}
}

952 
HAL_StusTy³Def
 
	$CEC_T¿nsm™_IT
(
CEC_HªdËTy³Def
 *
hûc
)

956 ià((
hûc
->
S‹
 =ð
HAL_CEC_STATE_BUSY_TX
)

957 || (
	`__HAL_CEC_GET_TRANSMISSION_START_FLAG
(
hûc
è!ð
RESET
))

959 
	`__HAL_LOCK
(
hûc
);

962 ià(
hûc
->
S‹
 !ð
HAL_CEC_STATE_BUSY_TX
)

964 
hûc
->
S‹
 = 
HAL_CEC_STATE_BUSY_TX
;

968 if(
hûc
->
TxXãrCouÁ
 == 0)

971 
	`__HAL_CEC_DISABLE
(
hûc
);

974 
	`__HAL_CEC_DISABLE_IT
(
hûc
, 
CEC_IT_TXBR
|
CEC_IT_TXEND
);

976 
	`__HAL_CEC_DISABLE_IT
(
hûc
, 
CEC_IER_TX_ALL_ERR
);

979 
	`__HAL_CEC_ENABLE
(
hûc
);

981 
	`__HAL_CEC_CLEAR_FLAG
(
hûc
,
CEC_FLAG_TXBR
|
CEC_FLAG_TXEND
);

983 
hûc
->
S‹
 = 
HAL_CEC_STATE_READY
;

986 
	`__HAL_UNLOCK
(
hûc
);

988 
	`HAL_CEC_TxC¶tC®lback
(
hûc
);

990  
HAL_OK
;

994 ià(
hûc
->
TxXãrCouÁ
 == 1)

997 
	`__HAL_CEC_LAST_BYTE_TX_SET
(
hûc
);

1000 
	`__HAL_CEC_CLEAR_FLAG
(
hûc
,
CEC_FLAG_TXBR
);

1001 
hûc
->
In¡ªû
->
TXDR
 = *hûc->
pTxBuffPŒ
++;

1002 
hûc
->
TxXãrCouÁ
--;

1005 
	`__HAL_UNLOCK
(
hûc
);

1007  
HAL_OK
;

1012  
HAL_BUSY
;

1014 
	}
}

1024 
HAL_StusTy³Def
 
	$CEC_Reûive_IT
(
CEC_HªdËTy³Def
 *
hûc
)

1026 
ušt32_t
 
‹mpi¤
;

1037 ià((
hûc
->
S‹
 =ð
HAL_CEC_STATE_STANDBY_RX
)

1038 || (
hûc
->
S‹
 =ð
HAL_CEC_STATE_BUSY_RX
)

1039 || (
hûc
->
S‹
 =ð
HAL_CEC_STATE_BUSY_TX
))

1042 
hûc
->
S‹
 = 
HAL_CEC_STATE_BUSY_RX
;

1043 
‹mpi¤
 = (
ušt32_t
è(
hûc
->
In¡ªû
->
ISR
);

1044 ià((
‹mpi¤
 & 
CEC_FLAG_RXBR
) != 0)

1047 
	`__HAL_LOCK
(
hûc
);

1049 *
hûc
->
pRxBuffPŒ
++ = hûc->
In¡ªû
->
RXDR
;

1051 ià((
‹mpi¤
 & 
CEC_FLAG_RXEND
) != 0)

1054 
	`__HAL_CEC_CLEAR_FLAG
(
hûc
,
CEC_FLAG_RXBR
|
CEC_FLAG_RXEND
);

1066 
hûc
->
S‹
 = 
HAL_CEC_STATE_READY
;

1069 
	`__HAL_UNLOCK
(
hûc
);

1070 
	`HAL_CEC_RxC¶tC®lback
(
hûc
);

1072  
HAL_OK
;

1074 
	`__HAL_CEC_CLEAR_FLAG
(
hûc
, 
CEC_FLAG_RXBR
);

1076 
hûc
->
RxXãrSize
++;

1078 
	`__HAL_UNLOCK
(
hûc
);

1080  
HAL_OK
;

1084  
HAL_BUSY
;

1089  
HAL_BUSY
;

1091 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_cortex.c

101 
	~"¡m32f4xx_h®.h
"

112 #ifdeà
HAL_CORTEX_MODULE_ENABLED


161 
	$HAL_NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

164 
	`as£¹_·¿m
(
	`IS_NVIC_PRIORITY_GROUP
(
PriÜ™yGroup
));

167 
	`NVIC_S‘PriÜ™yGroupšg
(
PriÜ™yGroup
);

168 
	}
}

183 
	$HAL_NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

185 
ušt32_t
 
´iÜ™ygroup
 = 0x00;

188 
	`as£¹_·¿m
(
	`IS_NVIC_SUB_PRIORITY
(
SubPriÜ™y
));

189 
	`as£¹_·¿m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
P»em±PriÜ™y
));

191 
´iÜ™ygroup
 = 
	`NVIC_G‘PriÜ™yGroupšg
();

193 
	`NVIC_S‘PriÜ™y
(
IRQn
, 
	`NVIC_EncodePriÜ™y
(
´iÜ™ygroup
, 
P»em±PriÜ™y
, 
SubPriÜ™y
));

194 
	}
}

205 
	$HAL_NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

208 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

211 
	`NVIC_EÇbËIRQ
(
IRQn
);

212 
	}
}

221 
	$HAL_NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

224 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

227 
	`NVIC_Di§bËIRQ
(
IRQn
);

228 
	}
}

234 
	$HAL_NVIC_Sy¡emRe£t
()

237 
	`NVIC_Sy¡emRe£t
();

238 
	}
}

247 
ušt32_t
 
	$HAL_SYSTICK_CÚfig
(
ušt32_t
 
TicksNumb
)

249  
	`SysTick_CÚfig
(
TicksNumb
);

250 
	}
}

271 #ià(
__MPU_PRESENT
 == 1)

278 
	$HAL_MPU_CÚfigRegiÚ
(
MPU_RegiÚ_In™Ty³Def
 *
MPU_In™
)

281 
	`as£¹_·¿m
(
	`IS_MPU_REGION_NUMBER
(
MPU_In™
->
Numb”
));

282 
	`as£¹_·¿m
(
	`IS_MPU_REGION_ENABLE
(
MPU_In™
->
EÇbË
));

285 
MPU
->
RNR
 = 
MPU_In™
->
Numb”
;

287 ià((
MPU_In™
->
EÇbË
è!ð
RESET
)

290 
	`as£¹_·¿m
(
	`IS_MPU_INSTRUCTION_ACCESS
(
MPU_In™
->
Di§bËExec
));

291 
	`as£¹_·¿m
(
	`IS_MPU_REGION_PERMISSION_ATTRIBUTE
(
MPU_In™
->
AcûssP”missiÚ
));

292 
	`as£¹_·¿m
(
	`IS_MPU_TEX_LEVEL
(
MPU_In™
->
Ty³ExtF›ld
));

293 
	`as£¹_·¿m
(
	`IS_MPU_ACCESS_SHAREABLE
(
MPU_In™
->
IsSh¬—bË
));

294 
	`as£¹_·¿m
(
	`IS_MPU_ACCESS_CACHEABLE
(
MPU_In™
->
IsCach—bË
));

295 
	`as£¹_·¿m
(
	`IS_MPU_ACCESS_BUFFERABLE
(
MPU_In™
->
IsBufã¿bË
));

296 
	`as£¹_·¿m
(
	`IS_MPU_SUB_REGION_DISABLE
(
MPU_In™
->
SubRegiÚDi§bË
));

297 
	`as£¹_·¿m
(
	`IS_MPU_REGION_SIZE
(
MPU_In™
->
Size
));

299 
MPU
->
RBAR
 = 
MPU_In™
->
Ba£Add»ss
;

300 
MPU
->
RASR
 = ((
ušt32_t
)
MPU_In™
->
Di§bËExec
 << 
MPU_RASR_XN_Pos
) |

301 ((
ušt32_t
)
MPU_In™
->
AcûssP”missiÚ
 << 
MPU_RASR_AP_Pos
) |

302 ((
ušt32_t
)
MPU_In™
->
Ty³ExtF›ld
 << 
MPU_RASR_TEX_Pos
) |

303 ((
ušt32_t
)
MPU_In™
->
IsSh¬—bË
 << 
MPU_RASR_S_Pos
) |

304 ((
ušt32_t
)
MPU_In™
->
IsCach—bË
 << 
MPU_RASR_C_Pos
) |

305 ((
ušt32_t
)
MPU_In™
->
IsBufã¿bË
 << 
MPU_RASR_B_Pos
) |

306 ((
ušt32_t
)
MPU_In™
->
SubRegiÚDi§bË
 << 
MPU_RASR_SRD_Pos
) |

307 ((
ušt32_t
)
MPU_In™
->
Size
 << 
MPU_RASR_SIZE_Pos
) |

308 ((
ušt32_t
)
MPU_In™
->
EÇbË
 << 
MPU_RASR_ENABLE_Pos
);

312 
MPU
->
RBAR
 = 0x00;

313 
MPU
->
RASR
 = 0x00;

315 
	}
}

322 
ušt32_t
 
	$HAL_NVIC_G‘PriÜ™yGroupšg
()

325  
	`NVIC_G‘PriÜ™yGroupšg
();

326 
	}
}

349 
	$HAL_NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
PriÜ™yGroup
, ušt32_ˆ*
pP»em±PriÜ™y
, ušt32_ˆ*
pSubPriÜ™y
)

352 
	`as£¹_·¿m
(
	`IS_NVIC_PRIORITY_GROUP
(
PriÜ™yGroup
));

354 
	`NVIC_DecodePriÜ™y
(
	`NVIC_G‘PriÜ™y
(
IRQn
), 
PriÜ™yGroup
, 
pP»em±PriÜ™y
, 
pSubPriÜ™y
);

355 
	}
}

364 
	$HAL_NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

367 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

370 
	`NVIC_S‘P’dšgIRQ
(
IRQn
);

371 
	}
}

382 
ušt32_t
 
	$HAL_NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

385 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

388  
	`NVIC_G‘P’dšgIRQ
(
IRQn
);

389 
	}
}

398 
	$HAL_NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

401 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

404 
	`NVIC_CË¬P’dšgIRQ
(
IRQn
);

405 
	}
}

415 
ušt32_t
 
	$HAL_NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

418 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

421  
	`NVIC_G‘Aùive
(
IRQn
);

422 
	}
}

432 
	$HAL_SYSTICK_CLKSourûCÚfig
(
ušt32_t
 
CLKSourû
)

435 
	`as£¹_·¿m
(
	`IS_SYSTICK_CLK_SOURCE
(
CLKSourû
));

436 ià(
CLKSourû
 =ð
SYSTICK_CLKSOURCE_HCLK
)

438 
SysTick
->
CTRL
 |ð
SYSTICK_CLKSOURCE_HCLK
;

442 
SysTick
->
CTRL
 &ð~
SYSTICK_CLKSOURCE_HCLK
;

444 
	}
}

450 
	$HAL_SYSTICK_IRQHªdËr
()

452 
	`HAL_SYSTICK_C®lback
();

453 
	}
}

459 
__w—k
 
	$HAL_SYSTICK_C®lback
()

464 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_crc.c

63 
	~"¡m32f4xx_h®.h
"

73 #ifdeà
HAL_CRC_MODULE_ENABLED


112 
HAL_StusTy³Def
 
	$HAL_CRC_In™
(
CRC_HªdËTy³Def
 *
hüc
)

115 if(
hüc
 =ð
NULL
)

117  
HAL_ERROR
;

121 
	`as£¹_·¿m
(
	`IS_CRC_ALL_INSTANCE
(
hüc
->
In¡ªû
));

123 if(
hüc
->
S‹
 =ð
HAL_CRC_STATE_RESET
)

126 
hüc
->
Lock
 = 
HAL_UNLOCKED
;

128 
	`HAL_CRC_M¥In™
(
hüc
);

132 
hüc
->
S‹
 = 
HAL_CRC_STATE_BUSY
;

135 
hüc
->
S‹
 = 
HAL_CRC_STATE_READY
;

138  
HAL_OK
;

139 
	}
}

147 
HAL_StusTy³Def
 
	$HAL_CRC_DeIn™
(
CRC_HªdËTy³Def
 *
hüc
)

150 if(
hüc
 =ð
NULL
)

152  
HAL_ERROR
;

156 
	`as£¹_·¿m
(
	`IS_CRC_ALL_INSTANCE
(
hüc
->
In¡ªû
));

159 
hüc
->
S‹
 = 
HAL_CRC_STATE_BUSY
;

162 
	`HAL_CRC_M¥DeIn™
(
hüc
);

165 
hüc
->
S‹
 = 
HAL_CRC_STATE_RESET
;

168 
	`__HAL_UNLOCK
(
hüc
);

171  
HAL_OK
;

172 
	}
}

180 
__w—k
 
	$HAL_CRC_M¥In™
(
CRC_HªdËTy³Def
 *
hüc
)

185 
	}
}

193 
__w—k
 
	$HAL_CRC_M¥DeIn™
(
CRC_HªdËTy³Def
 *
hüc
)

198 
	}
}

230 
ušt32_t
 
	$HAL_CRC_AccumuÏ‹
(
CRC_HªdËTy³Def
 *
hüc
, 
ušt32_t
 
pBufãr
[], ušt32_ˆ
BufãrL’gth
)

232 
ušt32_t
 
šdex
 = 0;

235 
	`__HAL_LOCK
(
hüc
);

238 
hüc
->
S‹
 = 
HAL_CRC_STATE_BUSY
;

241 
šdex
 = 0; index < 
BufãrL’gth
; index++)

243 
hüc
->
In¡ªû
->
DR
 = 
pBufãr
[
šdex
];

247 
hüc
->
S‹
 = 
HAL_CRC_STATE_READY
;

250 
	`__HAL_UNLOCK
(
hüc
);

253  
hüc
->
In¡ªû
->
DR
;

254 
	}
}

265 
ušt32_t
 
	$HAL_CRC_C®cuÏ‹
(
CRC_HªdËTy³Def
 *
hüc
, 
ušt32_t
 
pBufãr
[], ušt32_ˆ
BufãrL’gth
)

267 
ušt32_t
 
šdex
 = 0;

270 
	`__HAL_LOCK
(
hüc
);

273 
hüc
->
S‹
 = 
HAL_CRC_STATE_BUSY
;

276 
	`__HAL_CRC_DR_RESET
(
hüc
);

279 
šdex
 = 0; index < 
BufãrL’gth
; index++)

281 
hüc
->
In¡ªû
->
DR
 = 
pBufãr
[
šdex
];

285 
hüc
->
S‹
 = 
HAL_CRC_STATE_READY
;

288 
	`__HAL_UNLOCK
(
hüc
);

291  
hüc
->
In¡ªû
->
DR
;

292 
	}
}

320 
HAL_CRC_S‹Ty³Def
 
	$HAL_CRC_G‘S‹
(
CRC_HªdËTy³Def
 *
hüc
)

322  
hüc
->
S‹
;

323 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_cryp.c

101 
	~"¡m32f4xx_h®.h
"

112 #ifdeà
HAL_CRYP_MODULE_ENABLED


114 #ià
defšed
(
STM32F415xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F479xx
)

121 
	#CRYP_TIMEOUT_VALUE
 1

	)

132 
CRYP_S‘In™VeùÜ
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
In™VeùÜ
, 
ušt32_t
 
IVSize
);

133 
CRYP_S‘Key
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
Key
, 
ušt32_t
 
KeySize
);

134 
HAL_StusTy³Def
 
CRYP_ProûssD©a
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
* 
IÅut
, 
ušt16_t
 
IËngth
, ušt8_t* 
Ouut
, 
ušt32_t
 
Timeout
);

135 
HAL_StusTy³Def
 
CRYP_ProûssD©a2WÜds
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
* 
IÅut
, 
ušt16_t
 
IËngth
, ušt8_t* 
Ouut
, 
ušt32_t
 
Timeout
);

136 
CRYP_DMAInC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

137 
CRYP_DMAOutC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

138 
CRYP_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

139 
CRYP_S‘DMACÚfig
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt32_t
 
špuddr
, 
ušt16_t
 
Size
, ušt32_ˆ
ouuddr
);

140 
CRYP_S‘TDESECBMode
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt32_t
 
DœeùiÚ
);

141 
CRYP_S‘TDESCBCMode
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt32_t
 
DœeùiÚ
);

142 
CRYP_S‘DESECBMode
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt32_t
 
DœeùiÚ
);

143 
CRYP_S‘DESCBCMode
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt32_t
 
DœeùiÚ
);

161 
	$CRYP_DMAInC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

163 
CRYP_HªdËTy³Def
* 
hüyp
 = (CRYP_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

167 
hüyp
->
In¡ªû
->
DMACR
 &ð(
ušt32_t
)(~
CRYP_DMACR_DIEN
);

170 
	`HAL_CRYP_InC¶tC®lback
(
hüyp
);

171 
	}
}

178 
	$CRYP_DMAOutC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

180 
CRYP_HªdËTy³Def
* 
hüyp
 = (CRYP_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

184 
hüyp
->
In¡ªû
->
DMACR
 &ð(
ušt32_t
)(~
CRYP_DMACR_DOEN
);

187 
	`__HAL_CRYP_DISABLE
(
hüyp
);

190 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

193 
	`HAL_CRYP_OutC¶tC®lback
(
hüyp
);

194 
	}
}

201 
	$CRYP_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

203 
CRYP_HªdËTy³Def
* 
hüyp
 = (CRYP_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

204 
hüyp
->
S‹
ð
HAL_CRYP_STATE_READY
;

205 
	`HAL_CRYP_E¼ÜC®lback
(
hüyp
);

206 
	}
}

216 
	$CRYP_S‘Key
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
Key
, 
ušt32_t
 
KeySize
)

218 
ušt32_t
 
keyaddr
 = (ušt32_t)
Key
;

220 
KeySize
)

222 
CRYP_KEYSIZE_256B
:

224 
hüyp
->
In¡ªû
->
K0LR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

225 
keyaddr
+=4;

226 
hüyp
->
In¡ªû
->
K0RR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

227 
keyaddr
+=4;

228 
hüyp
->
In¡ªû
->
K1LR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

229 
keyaddr
+=4;

230 
hüyp
->
In¡ªû
->
K1RR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

231 
keyaddr
+=4;

232 
hüyp
->
In¡ªû
->
K2LR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

233 
keyaddr
+=4;

234 
hüyp
->
In¡ªû
->
K2RR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

235 
keyaddr
+=4;

236 
hüyp
->
In¡ªû
->
K3LR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

237 
keyaddr
+=4;

238 
hüyp
->
In¡ªû
->
K3RR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

240 
CRYP_KEYSIZE_192B
:

241 
hüyp
->
In¡ªû
->
K1LR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

242 
keyaddr
+=4;

243 
hüyp
->
In¡ªû
->
K1RR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

244 
keyaddr
+=4;

245 
hüyp
->
In¡ªû
->
K2LR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

246 
keyaddr
+=4;

247 
hüyp
->
In¡ªû
->
K2RR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

248 
keyaddr
+=4;

249 
hüyp
->
In¡ªû
->
K3LR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

250 
keyaddr
+=4;

251 
hüyp
->
In¡ªû
->
K3RR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

253 
CRYP_KEYSIZE_128B
:

254 
hüyp
->
In¡ªû
->
K2LR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

255 
keyaddr
+=4;

256 
hüyp
->
In¡ªû
->
K2RR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

257 
keyaddr
+=4;

258 
hüyp
->
In¡ªû
->
K3LR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

259 
keyaddr
+=4;

260 
hüyp
->
In¡ªû
->
K3RR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

265 
	}
}

275 
	$CRYP_S‘In™VeùÜ
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
In™VeùÜ
, 
ušt32_t
 
IVSize
)

277 
ušt32_t
 
ivaddr
 = (ušt32_t)
In™VeùÜ
;

279 
IVSize
)

281 
CRYP_KEYSIZE_128B
:

282 
hüyp
->
In¡ªû
->
IV0LR
 = 
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

283 
ivaddr
+=4;

284 
hüyp
->
In¡ªû
->
IV0RR
 = 
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

285 
ivaddr
+=4;

286 
hüyp
->
In¡ªû
->
IV1LR
 = 
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

287 
ivaddr
+=4;

288 
hüyp
->
In¡ªû
->
IV1RR
 = 
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

291 
CRYP_KEYSIZE_192B
:

292 
hüyp
->
In¡ªû
->
IV0LR
 = 
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

293 
ivaddr
+=4;

294 
hüyp
->
In¡ªû
->
IV0RR
 = 
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

296 
CRYP_KEYSIZE_256B
:

297 
hüyp
->
In¡ªû
->
IV0LR
 = 
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

298 
ivaddr
+=4;

299 
hüyp
->
In¡ªû
->
IV0RR
 = 
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

304 
	}
}

316 
HAL_StusTy³Def
 
	$CRYP_ProûssD©a
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
* 
IÅut
, 
ušt16_t
 
IËngth
, ušt8_t* 
Ouut
, 
ušt32_t
 
Timeout
)

318 
ušt32_t
 
tick¡¬t
 = 0;

320 
ušt32_t
 
i
 = 0;

321 
ušt32_t
 
špuddr
 = (ušt32_t)
IÅut
;

322 
ušt32_t
 
ouuddr
 = (ušt32_t)
Ouut
;

324 
i
=0; (˜< 
IËngth
); i+=16)

327 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

328 
špuddr
+=4;

329 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

330 
špuddr
+=4;

331 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

332 
špuddr
+=4;

333 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

334 
špuddr
+=4;

337 
tick¡¬t
 = 
	`HAL_G‘Tick
();

339 
	`HAL_IS_BIT_CLR
(
hüyp
->
In¡ªû
->
SR
, 
CRYP_FLAG_OFNE
))

342 if(
Timeout
 !ð
HAL_MAX_DELAY
)

344 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

347 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

350 
	`__HAL_UNLOCK
(
hüyp
);

352  
HAL_TIMEOUT
;

357 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

358 
ouuddr
+=4;

359 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

360 
ouuddr
+=4;

361 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

362 
ouuddr
+=4;

363 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

364 
ouuddr
+=4;

367  
HAL_OK
;

368 
	}
}

380 
HAL_StusTy³Def
 
	$CRYP_ProûssD©a2WÜds
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
* 
IÅut
, 
ušt16_t
 
IËngth
, ušt8_t* 
Ouut
, 
ušt32_t
 
Timeout
)

382 
ušt32_t
 
tick¡¬t
 = 0;

384 
ušt32_t
 
i
 = 0;

385 
ušt32_t
 
špuddr
 = (ušt32_t)
IÅut
;

386 
ušt32_t
 
ouuddr
 = (ušt32_t)
Ouut
;

388 
i
=0; (˜< 
IËngth
); i+=8)

391 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

392 
špuddr
+=4;

393 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

394 
špuddr
+=4;

397 
tick¡¬t
 = 
	`HAL_G‘Tick
();

399 
	`HAL_IS_BIT_CLR
(
hüyp
->
In¡ªû
->
SR
, 
CRYP_FLAG_OFNE
))

402 if(
Timeout
 !ð
HAL_MAX_DELAY
)

404 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

407 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

410 
	`__HAL_UNLOCK
(
hüyp
);

412  
HAL_TIMEOUT
;

417 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

418 
ouuddr
+=4;

419 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

420 
ouuddr
+=4;

423  
HAL_OK
;

424 
	}
}

435 
	$CRYP_S‘DMACÚfig
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt32_t
 
špuddr
, 
ušt16_t
 
Size
, ušt32_ˆ
ouuddr
)

438 
hüyp
->
hdmaš
->
XãrC¶tC®lback
 = 
CRYP_DMAInC¶t
;

440 
hüyp
->
hdmaš
->
XãrE¼ÜC®lback
 = 
CRYP_DMAE¼Ü
;

443 
hüyp
->
hdmaout
->
XãrC¶tC®lback
 = 
CRYP_DMAOutC¶t
;

445 
hüyp
->
hdmaout
->
XãrE¼ÜC®lback
 = 
CRYP_DMAE¼Ü
;

448 
	`__HAL_CRYP_ENABLE
(
hüyp
);

451 
	`HAL_DMA_S¹_IT
(
hüyp
->
hdmaš
, 
špuddr
, (
ušt32_t
)&hüyp->
In¡ªû
->
DR
, 
Size
/4);

454 
hüyp
->
In¡ªû
->
DMACR
 = (
CRYP_DMACR_DIEN
);

457 
	`HAL_DMA_S¹_IT
(
hüyp
->
hdmaout
, (
ušt32_t
)&hüyp->
In¡ªû
->
DOUT
, 
ouuddr
, 
Size
/4);

460 
hüyp
->
In¡ªû
->
DMACR
 |ð
CRYP_DMACR_DOEN
;

462 
	}
}

471 
	$CRYP_S‘DESECBMode
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt32_t
 
DœeùiÚ
)

474 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

477 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_DES_ECB
 | 
DœeùiÚ
);

480 
hüyp
->
In¡ªû
->
K1LR
 = 
	`__REV
(*(
ušt32_t
*)(hüyp->
In™
.
pKey
));

481 
hüyp
->
In¡ªû
->
K1RR
 = 
	`__REV
(*(
ušt32_t
*)(hüyp->
In™
.
pKey
+4));

484 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

487 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

489 
	}
}

498 
	$CRYP_S‘DESCBCMode
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt32_t
 
DœeùiÚ
)

501 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

504 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_DES_CBC
 | 
DœeùiÚ
);

507 
hüyp
->
In¡ªû
->
K1LR
 = 
	`__REV
(*(
ušt32_t
*)(hüyp->
In™
.
pKey
));

508 
hüyp
->
In¡ªû
->
K1RR
 = 
	`__REV
(*(
ušt32_t
*)(hüyp->
In™
.
pKey
+4));

511 
	`CRYP_S‘In™VeùÜ
(
hüyp
, hüyp->
In™
.
pIn™Veù
, 
CRYP_KEYSIZE_256B
);

514 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

517 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

519 
	}
}

528 
	$CRYP_S‘TDESECBMode
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt32_t
 
DœeùiÚ
)

531 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

534 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_TDES_ECB
 | 
DœeùiÚ
);

537 
	`CRYP_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, 
CRYP_KEYSIZE_192B
);

540 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

543 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

545 
	}
}

554 
	$CRYP_S‘TDESCBCMode
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt32_t
 
DœeùiÚ
)

557 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

560 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_TDES_CBC
 | 
DœeùiÚ
);

563 
	`CRYP_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, 
CRYP_KEYSIZE_192B
);

566 
	`CRYP_S‘In™VeùÜ
(
hüyp
, hüyp->
In™
.
pIn™Veù
, 
CRYP_KEYSIZE_256B
);

569 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

572 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

574 
	}
}

610 
HAL_StusTy³Def
 
	$HAL_CRYP_In™
(
CRYP_HªdËTy³Def
 *
hüyp
)

613 if(
hüyp
 =ð
NULL
)

615  
HAL_ERROR
;

619 
	`as£¹_·¿m
(
	`IS_CRYP_KEYSIZE
(
hüyp
->
In™
.
KeySize
));

620 
	`as£¹_·¿m
(
	`IS_CRYP_DATATYPE
(
hüyp
->
In™
.
D©aTy³
));

622 if(
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_RESET
)

625 
hüyp
->
Lock
 = 
HAL_UNLOCKED
;

627 
	`HAL_CRYP_M¥In™
(
hüyp
);

631 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

634 
CRYP
->
CR
 = (
ušt32_t
è(
hüyp
->
In™
.
KeySize
 | hüyp->In™.
D©aTy³
);

637 
hüyp
->
CrypInCouÁ
 = 0;

638 
hüyp
->
CrypOutCouÁ
 = 0;

641 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

644 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_READY
;

647  
HAL_OK
;

648 
	}
}

656 
HAL_StusTy³Def
 
	$HAL_CRYP_DeIn™
(
CRYP_HªdËTy³Def
 *
hüyp
)

659 if(
hüyp
 =ð
NULL
)

661  
HAL_ERROR
;

665 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

668 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_READY
;

671 
hüyp
->
CrypInCouÁ
 = 0;

672 
hüyp
->
CrypOutCouÁ
 = 0;

675 
	`__HAL_CRYP_DISABLE
(
hüyp
);

678 
	`HAL_CRYP_M¥DeIn™
(
hüyp
);

681 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_RESET
;

684 
	`__HAL_UNLOCK
(
hüyp
);

687  
HAL_OK
;

688 
	}
}

696 
__w—k
 
	$HAL_CRYP_M¥In™
(
CRYP_HªdËTy³Def
 *
hüyp
)

701 
	}
}

709 
__w—k
 
	$HAL_CRYP_M¥DeIn™
(
CRYP_HªdËTy³Def
 *
hüyp
)

714 
	}
}

750 
HAL_StusTy³Def
 
	$HAL_CRYP_AESECB_Enüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
)

753 
	`__HAL_LOCK
(
hüyp
);

756 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

759 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

762 
	`CRYP_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

765 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_ECB
);

768 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

771 
	`__HAL_CRYP_ENABLE
(
hüyp
);

774 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

778 if(
	`CRYP_ProûssD©a
(
hüyp
, 
pPÏšD©a
, 
Size
, 
pCyph”D©a
, 
Timeout
è!ð
HAL_OK
)

780  
HAL_TIMEOUT
;

784 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

787 
	`__HAL_UNLOCK
(
hüyp
);

790  
HAL_OK
;

791 
	}
}

804 
HAL_StusTy³Def
 
	$HAL_CRYP_AESCBC_Enüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
)

807 
	`__HAL_LOCK
(
hüyp
);

810 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

813 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

816 
	`CRYP_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

819 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_CBC
);

822 
	`CRYP_S‘In™VeùÜ
(
hüyp
, hüyp->
In™
.
pIn™Veù
, 
CRYP_KEYSIZE_128B
);

825 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

828 
	`__HAL_CRYP_ENABLE
(
hüyp
);

831 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

835 if(
	`CRYP_ProûssD©a
(
hüyp
,
pPÏšD©a
, 
Size
, 
pCyph”D©a
, 
Timeout
è!ð
HAL_OK
)

837  
HAL_TIMEOUT
;

841 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

844 
	`__HAL_UNLOCK
(
hüyp
);

847  
HAL_OK
;

848 
	}
}

861 
HAL_StusTy³Def
 
	$HAL_CRYP_AESCTR_Enüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
)

864 
	`__HAL_LOCK
(
hüyp
);

867 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

870 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

873 
	`CRYP_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

876 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_CTR
);

879 
	`CRYP_S‘In™VeùÜ
(
hüyp
, hüyp->
In™
.
pIn™Veù
, 
CRYP_KEYSIZE_128B
);

882 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

885 
	`__HAL_CRYP_ENABLE
(
hüyp
);

888 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

892 if(
	`CRYP_ProûssD©a
(
hüyp
, 
pPÏšD©a
, 
Size
, 
pCyph”D©a
, 
Timeout
è!ð
HAL_OK
)

894  
HAL_TIMEOUT
;

898 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

901 
	`__HAL_UNLOCK
(
hüyp
);

904  
HAL_OK
;

905 
	}
}

920 
HAL_StusTy³Def
 
	$HAL_CRYP_AESECB_Deüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
, 
ušt32_t
 
Timeout
)

922 
ušt32_t
 
tick¡¬t
 = 0;

925 
	`__HAL_LOCK
(
hüyp
);

928 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

931 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

934 
	`CRYP_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

937 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_KEY
 | 
CRYP_CR_ALGODIR
);

940 
	`__HAL_CRYP_ENABLE
(
hüyp
);

943 
tick¡¬t
 = 
	`HAL_G‘Tick
();

945 
	`HAL_IS_BIT_SET
(
hüyp
->
In¡ªû
->
SR
, 
CRYP_FLAG_BUSY
))

948 if(
Timeout
 !ð
HAL_MAX_DELAY
)

950 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

953 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

956 
	`__HAL_UNLOCK
(
hüyp
);

958  
HAL_TIMEOUT
;

964 
	`__HAL_CRYP_DISABLE
(
hüyp
);

967 
CRYP
->
CR
 &ð(
ušt32_t
)(~
CRYP_CR_ALGOMODE
);

970 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_ECB
 | 
CRYP_CR_ALGODIR
);

972 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

975 
	`__HAL_CRYP_ENABLE
(
hüyp
);

978 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

982 if(
	`CRYP_ProûssD©a
(
hüyp
, 
pCyph”D©a
, 
Size
, 
pPÏšD©a
, 
Timeout
è!ð
HAL_OK
)

984  
HAL_TIMEOUT
;

988 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

991 
	`__HAL_UNLOCK
(
hüyp
);

994  
HAL_OK
;

995 
	}
}

1008 
HAL_StusTy³Def
 
	$HAL_CRYP_AESCBC_Deüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
, 
ušt32_t
 
Timeout
)

1010 
ušt32_t
 
tick¡¬t
 = 0;

1013 
	`__HAL_LOCK
(
hüyp
);

1016 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

1019 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

1022 
	`CRYP_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

1025 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_KEY
 | 
CRYP_CR_ALGODIR
);

1028 
	`__HAL_CRYP_ENABLE
(
hüyp
);

1031 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1033 
	`HAL_IS_BIT_SET
(
hüyp
->
In¡ªû
->
SR
, 
CRYP_FLAG_BUSY
))

1036 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1038 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1041 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

1044 
	`__HAL_UNLOCK
(
hüyp
);

1046  
HAL_TIMEOUT
;

1052 
CRYP
->
CR
 &ð(
ušt32_t
)(~
CRYP_CR_ALGOMODE
);

1055 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_CBC
 | 
CRYP_CR_ALGODIR
);

1058 
	`CRYP_S‘In™VeùÜ
(
hüyp
, hüyp->
In™
.
pIn™Veù
, 
CRYP_KEYSIZE_128B
);

1061 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

1064 
	`__HAL_CRYP_ENABLE
(
hüyp
);

1067 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

1071 if(
	`CRYP_ProûssD©a
(
hüyp
, 
pCyph”D©a
, 
Size
, 
pPÏšD©a
, 
Timeout
è!ð
HAL_OK
)

1073  
HAL_TIMEOUT
;

1077 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

1080 
	`__HAL_UNLOCK
(
hüyp
);

1083  
HAL_OK
;

1084 
	}
}

1097 
HAL_StusTy³Def
 
	$HAL_CRYP_AESCTR_Deüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
, 
ušt32_t
 
Timeout
)

1100 
	`__HAL_LOCK
(
hüyp
);

1103 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

1106 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

1109 
	`CRYP_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

1112 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_CTR
 | 
CRYP_CR_ALGODIR
);

1115 
	`CRYP_S‘In™VeùÜ
(
hüyp
, hüyp->
In™
.
pIn™Veù
, 
CRYP_KEYSIZE_128B
);

1118 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

1121 
	`__HAL_CRYP_ENABLE
(
hüyp
);

1124 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

1128 if(
	`CRYP_ProûssD©a
(
hüyp
, 
pCyph”D©a
, 
Size
, 
pPÏšD©a
, 
Timeout
è!ð
HAL_OK
)

1130  
HAL_TIMEOUT
;

1134 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

1137 
	`__HAL_UNLOCK
(
hüyp
);

1140  
HAL_OK
;

1141 
	}
}

1152 
HAL_StusTy³Def
 
	$HAL_CRYP_AESECB_Enüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
)

1154 
ušt32_t
 
špuddr
;

1155 
ušt32_t
 
ouuddr
;

1157 if(
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
)

1160 
	`__HAL_LOCK
(
hüyp
);

1162 
hüyp
->
CrypInCouÁ
 = 
Size
;

1163 
hüyp
->
pCrypInBuffPŒ
 = 
pPÏšD©a
;

1164 
hüyp
->
pCrypOutBuffPŒ
 = 
pCyph”D©a
;

1165 
hüyp
->
CrypOutCouÁ
 = 
Size
;

1168 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

1171 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

1174 
	`CRYP_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

1177 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_ECB
);

1180 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

1183 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

1187 
	`__HAL_CRYP_ENABLE_IT
(
hüyp
, 
CRYP_IT_INI
 | 
CRYP_IT_OUTI
);

1190 
	`__HAL_CRYP_ENABLE
(
hüyp
);

1193  
HAL_OK
;

1195 if(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_INI
))

1197 
špuddr
 = (
ušt32_t
)
hüyp
->
pCrypInBuffPŒ
;

1199 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1200 
špuddr
+=4;

1201 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1202 
špuddr
+=4;

1203 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1204 
špuddr
+=4;

1205 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1206 
hüyp
->
pCrypInBuffPŒ
 += 16;

1207 
hüyp
->
CrypInCouÁ
 -= 16;

1208 if(
hüyp
->
CrypInCouÁ
 == 0)

1210 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_INI
);

1212 
	`HAL_CRYP_InC¶tC®lback
(
hüyp
);

1215 if(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_OUTI
))

1217 
ouuddr
 = (
ušt32_t
)
hüyp
->
pCrypOutBuffPŒ
;

1219 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1220 
ouuddr
+=4;

1221 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1222 
ouuddr
+=4;

1223 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1224 
ouuddr
+=4;

1225 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1226 
hüyp
->
pCrypOutBuffPŒ
 += 16;

1227 
hüyp
->
CrypOutCouÁ
 -= 16;

1228 if(
hüyp
->
CrypOutCouÁ
 == 0)

1230 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_OUTI
);

1232 
	`__HAL_UNLOCK
(
hüyp
);

1234 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

1236 
	`HAL_CRYP_OutC¶tC®lback
(
hüyp
);

1241  
HAL_OK
;

1242 
	}
}

1253 
HAL_StusTy³Def
 
	$HAL_CRYP_AESCBC_Enüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
)

1255 
ušt32_t
 
špuddr
;

1256 
ušt32_t
 
ouuddr
;

1258 if(
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
)

1261 
	`__HAL_LOCK
(
hüyp
);

1263 
hüyp
->
CrypInCouÁ
 = 
Size
;

1264 
hüyp
->
pCrypInBuffPŒ
 = 
pPÏšD©a
;

1265 
hüyp
->
pCrypOutBuffPŒ
 = 
pCyph”D©a
;

1266 
hüyp
->
CrypOutCouÁ
 = 
Size
;

1269 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

1272 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

1275 
	`CRYP_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

1278 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_CBC
);

1281 
	`CRYP_S‘In™VeùÜ
(
hüyp
, hüyp->
In™
.
pIn™Veù
, 
CRYP_KEYSIZE_128B
);

1284 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

1287 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

1290 
	`__HAL_CRYP_ENABLE_IT
(
hüyp
, 
CRYP_IT_INI
 | 
CRYP_IT_OUTI
);

1293 
	`__HAL_CRYP_ENABLE
(
hüyp
);

1296  
HAL_OK
;

1298 if(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_INI
))

1300 
špuddr
 = (
ušt32_t
)
hüyp
->
pCrypInBuffPŒ
;

1302 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1303 
špuddr
+=4;

1304 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1305 
špuddr
+=4;

1306 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1307 
špuddr
+=4;

1308 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1309 
hüyp
->
pCrypInBuffPŒ
 += 16;

1310 
hüyp
->
CrypInCouÁ
 -= 16;

1311 if(
hüyp
->
CrypInCouÁ
 == 0)

1313 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_INI
);

1315 
	`HAL_CRYP_InC¶tC®lback
(
hüyp
);

1318 if(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_OUTI
))

1320 
ouuddr
 = (
ušt32_t
)
hüyp
->
pCrypOutBuffPŒ
;

1322 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1323 
ouuddr
+=4;

1324 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1325 
ouuddr
+=4;

1326 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1327 
ouuddr
+=4;

1328 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1329 
hüyp
->
pCrypOutBuffPŒ
 += 16;

1330 
hüyp
->
CrypOutCouÁ
 -= 16;

1331 if(
hüyp
->
CrypOutCouÁ
 == 0)

1333 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_OUTI
);

1335 
	`__HAL_UNLOCK
(
hüyp
);

1337 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

1339 
	`HAL_CRYP_OutC¶tC®lback
(
hüyp
);

1344  
HAL_OK
;

1345 
	}
}

1356 
HAL_StusTy³Def
 
	$HAL_CRYP_AESCTR_Enüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
)

1358 
ušt32_t
 
špuddr
;

1359 
ušt32_t
 
ouuddr
;

1361 if(
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
)

1364 
	`__HAL_LOCK
(
hüyp
);

1366 
hüyp
->
CrypInCouÁ
 = 
Size
;

1367 
hüyp
->
pCrypInBuffPŒ
 = 
pPÏšD©a
;

1368 
hüyp
->
pCrypOutBuffPŒ
 = 
pCyph”D©a
;

1369 
hüyp
->
CrypOutCouÁ
 = 
Size
;

1372 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

1375 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

1378 
	`CRYP_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

1381 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_CTR
);

1384 
	`CRYP_S‘In™VeùÜ
(
hüyp
, hüyp->
In™
.
pIn™Veù
, 
CRYP_KEYSIZE_128B
);

1387 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

1390 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

1393 
	`__HAL_CRYP_ENABLE_IT
(
hüyp
, 
CRYP_IT_INI
 | 
CRYP_IT_OUTI
);

1396 
	`__HAL_CRYP_ENABLE
(
hüyp
);

1399  
HAL_OK
;

1401 if(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_INI
))

1403 
špuddr
 = (
ušt32_t
)
hüyp
->
pCrypInBuffPŒ
;

1405 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1406 
špuddr
+=4;

1407 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1408 
špuddr
+=4;

1409 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1410 
špuddr
+=4;

1411 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1412 
hüyp
->
pCrypInBuffPŒ
 += 16;

1413 
hüyp
->
CrypInCouÁ
 -= 16;

1414 if(
hüyp
->
CrypInCouÁ
 == 0)

1416 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_INI
);

1418 
	`HAL_CRYP_InC¶tC®lback
(
hüyp
);

1421 if(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_OUTI
))

1423 
ouuddr
 = (
ušt32_t
)
hüyp
->
pCrypOutBuffPŒ
;

1425 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1426 
ouuddr
+=4;

1427 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1428 
ouuddr
+=4;

1429 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1430 
ouuddr
+=4;

1431 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1432 
hüyp
->
pCrypOutBuffPŒ
 += 16;

1433 
hüyp
->
CrypOutCouÁ
 -= 16;

1434 if(
hüyp
->
CrypOutCouÁ
 == 0)

1436 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_OUTI
);

1438 
	`__HAL_UNLOCK
(
hüyp
);

1440 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

1442 
	`HAL_CRYP_OutC¶tC®lback
(
hüyp
);

1447  
HAL_OK
;

1448 
	}
}

1460 
HAL_StusTy³Def
 
	$HAL_CRYP_AESECB_Deüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
)

1462 
ušt32_t
 
tick¡¬t
 = 0;

1464 
ušt32_t
 
špuddr
;

1465 
ušt32_t
 
ouuddr
;

1467 if(
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
)

1470 
	`__HAL_LOCK
(
hüyp
);

1472 
hüyp
->
CrypInCouÁ
 = 
Size
;

1473 
hüyp
->
pCrypInBuffPŒ
 = 
pCyph”D©a
;

1474 
hüyp
->
pCrypOutBuffPŒ
 = 
pPÏšD©a
;

1475 
hüyp
->
CrypOutCouÁ
 = 
Size
;

1478 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

1481 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

1484 
	`CRYP_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

1487 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_KEY
 | 
CRYP_CR_ALGODIR
);

1489 
	`__HAL_CRYP_ENABLE
(
hüyp
);

1492 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1494 
	`HAL_IS_BIT_SET
(
hüyp
->
In¡ªû
->
SR
, 
CRYP_FLAG_BUSY
))

1497 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CRYP_TIMEOUT_VALUE
)

1500 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

1503 
	`__HAL_UNLOCK
(
hüyp
);

1505  
HAL_TIMEOUT
;

1510 
CRYP
->
CR
 &ð(
ušt32_t
)(~
CRYP_CR_ALGOMODE
);

1513 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_ECB
 | 
CRYP_CR_ALGODIR
);

1516 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

1519 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

1523 
	`__HAL_CRYP_ENABLE_IT
(
hüyp
, 
CRYP_IT_INI
 | 
CRYP_IT_OUTI
);

1526 
	`__HAL_CRYP_ENABLE
(
hüyp
);

1529  
HAL_OK
;

1531 if(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_INI
))

1533 
špuddr
 = (
ušt32_t
)
hüyp
->
pCrypInBuffPŒ
;

1535 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1536 
špuddr
+=4;

1537 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1538 
špuddr
+=4;

1539 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1540 
špuddr
+=4;

1541 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1542 
hüyp
->
pCrypInBuffPŒ
 += 16;

1543 
hüyp
->
CrypInCouÁ
 -= 16;

1544 if(
hüyp
->
CrypInCouÁ
 == 0)

1546 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_INI
);

1548 
	`HAL_CRYP_InC¶tC®lback
(
hüyp
);

1551 if(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_OUTI
))

1553 
ouuddr
 = (
ušt32_t
)
hüyp
->
pCrypOutBuffPŒ
;

1555 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1556 
ouuddr
+=4;

1557 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1558 
ouuddr
+=4;

1559 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1560 
ouuddr
+=4;

1561 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1562 
hüyp
->
pCrypOutBuffPŒ
 += 16;

1563 
hüyp
->
CrypOutCouÁ
 -= 16;

1564 if(
hüyp
->
CrypOutCouÁ
 == 0)

1566 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_OUTI
);

1568 
	`__HAL_UNLOCK
(
hüyp
);

1570 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

1572 
	`HAL_CRYP_OutC¶tC®lback
(
hüyp
);

1577  
HAL_OK
;

1578 
	}
}

1589 
HAL_StusTy³Def
 
	$HAL_CRYP_AESCBC_Deüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
)

1592 
ušt32_t
 
tick¡¬t
 = 0;

1593 
ušt32_t
 
špuddr
;

1594 
ušt32_t
 
ouuddr
;

1596 if(
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
)

1599 
	`__HAL_LOCK
(
hüyp
);

1602 
hüyp
->
CrypInCouÁ
 = 
Size
;

1603 
hüyp
->
pCrypInBuffPŒ
 = 
pCyph”D©a
;

1604 
hüyp
->
pCrypOutBuffPŒ
 = 
pPÏšD©a
;

1605 
hüyp
->
CrypOutCouÁ
 = 
Size
;

1608 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

1611 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

1614 
	`CRYP_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

1617 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_KEY
 | 
CRYP_CR_ALGODIR
);

1620 
	`__HAL_CRYP_ENABLE
(
hüyp
);

1623 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1625 
	`HAL_IS_BIT_SET
(
hüyp
->
In¡ªû
->
SR
, 
CRYP_FLAG_BUSY
))

1628 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CRYP_TIMEOUT_VALUE
)

1631 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

1634 
	`__HAL_UNLOCK
(
hüyp
);

1636  
HAL_TIMEOUT
;

1641 
CRYP
->
CR
 &ð(
ušt32_t
)(~
CRYP_CR_ALGOMODE
);

1644 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_CBC
 | 
CRYP_CR_ALGODIR
);

1647 
	`CRYP_S‘In™VeùÜ
(
hüyp
, hüyp->
In™
.
pIn™Veù
, 
CRYP_KEYSIZE_128B
);

1650 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

1653 
	`__HAL_CRYP_ENABLE
(
hüyp
);

1656 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

1660 
	`__HAL_CRYP_ENABLE_IT
(
hüyp
, 
CRYP_IT_INI
 | 
CRYP_IT_OUTI
);

1663 
	`__HAL_CRYP_ENABLE
(
hüyp
);

1666  
HAL_OK
;

1668 if(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_INI
))

1670 
špuddr
 = (
ušt32_t
)
hüyp
->
pCrypInBuffPŒ
;

1672 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1673 
špuddr
+=4;

1674 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1675 
špuddr
+=4;

1676 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1677 
špuddr
+=4;

1678 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1679 
hüyp
->
pCrypInBuffPŒ
 += 16;

1680 
hüyp
->
CrypInCouÁ
 -= 16;

1681 if(
hüyp
->
CrypInCouÁ
 == 0)

1683 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_INI
);

1685 
	`HAL_CRYP_InC¶tC®lback
(
hüyp
);

1688 if(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_OUTI
))

1690 
ouuddr
 = (
ušt32_t
)
hüyp
->
pCrypOutBuffPŒ
;

1692 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1693 
ouuddr
+=4;

1694 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1695 
ouuddr
+=4;

1696 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1697 
ouuddr
+=4;

1698 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1699 
hüyp
->
pCrypOutBuffPŒ
 += 16;

1700 
hüyp
->
CrypOutCouÁ
 -= 16;

1701 if(
hüyp
->
CrypOutCouÁ
 == 0)

1703 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_OUTI
);

1705 
	`__HAL_UNLOCK
(
hüyp
);

1707 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

1709 
	`HAL_CRYP_OutC¶tC®lback
(
hüyp
);

1714  
HAL_OK
;

1715 
	}
}

1726 
HAL_StusTy³Def
 
	$HAL_CRYP_AESCTR_Deüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
)

1728 
ušt32_t
 
špuddr
;

1729 
ušt32_t
 
ouuddr
;

1731 if(
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
)

1734 
	`__HAL_LOCK
(
hüyp
);

1737 
hüyp
->
CrypInCouÁ
 = 
Size
;

1738 
hüyp
->
pCrypInBuffPŒ
 = 
pCyph”D©a
;

1739 
hüyp
->
pCrypOutBuffPŒ
 = 
pPÏšD©a
;

1740 
hüyp
->
CrypOutCouÁ
 = 
Size
;

1743 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

1746 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

1749 
	`CRYP_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

1752 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_CTR
 | 
CRYP_CR_ALGODIR
);

1755 
	`CRYP_S‘In™VeùÜ
(
hüyp
, hüyp->
In™
.
pIn™Veù
, 
CRYP_KEYSIZE_128B
);

1758 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

1761 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

1765 
	`__HAL_CRYP_ENABLE_IT
(
hüyp
, 
CRYP_IT_INI
 | 
CRYP_IT_OUTI
);

1768 
	`__HAL_CRYP_ENABLE
(
hüyp
);

1771  
HAL_OK
;

1773 if(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_INI
))

1775 
špuddr
 = (
ušt32_t
)
hüyp
->
pCrypInBuffPŒ
;

1777 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1778 
špuddr
+=4;

1779 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1780 
špuddr
+=4;

1781 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1782 
špuddr
+=4;

1783 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1784 
hüyp
->
pCrypInBuffPŒ
 += 16;

1785 
hüyp
->
CrypInCouÁ
 -= 16;

1786 if(
hüyp
->
CrypInCouÁ
 == 0)

1788 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_INI
);

1790 
	`HAL_CRYP_InC¶tC®lback
(
hüyp
);

1793 if(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_OUTI
))

1795 
ouuddr
 = (
ušt32_t
)
hüyp
->
pCrypOutBuffPŒ
;

1797 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1798 
ouuddr
+=4;

1799 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1800 
ouuddr
+=4;

1801 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1802 
ouuddr
+=4;

1803 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1804 
hüyp
->
pCrypOutBuffPŒ
 += 16;

1805 
hüyp
->
CrypOutCouÁ
 -= 16;

1806 if(
hüyp
->
CrypOutCouÁ
 == 0)

1808 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_OUTI
);

1810 
	`__HAL_UNLOCK
(
hüyp
);

1812 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

1814 
	`HAL_CRYP_OutC¶tC®lback
(
hüyp
);

1819  
HAL_OK
;

1820 
	}
}

1831 
HAL_StusTy³Def
 
	$HAL_CRYP_AESECB_Enüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
)

1833 
ušt32_t
 
špuddr
;

1834 
ušt32_t
 
ouuddr
;

1836 if((
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
è|| (hüyp->
Pha£
 =ð
HAL_CRYP_PHASE_PROCESS
))

1839 
	`__HAL_LOCK
(
hüyp
);

1841 
špuddr
 = (
ušt32_t
)
pPÏšD©a
;

1842 
ouuddr
 = (
ušt32_t
)
pCyph”D©a
;

1845 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

1848 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

1851 
	`CRYP_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

1854 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_ECB
);

1857 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

1860 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

1863 
	`CRYP_S‘DMACÚfig
(
hüyp
, 
špuddr
, 
Size
, 
ouuddr
);

1866 
	`__HAL_UNLOCK
(
hüyp
);

1869  
HAL_OK
;

1873  
HAL_ERROR
;

1875 
	}
}

1886 
HAL_StusTy³Def
 
	$HAL_CRYP_AESCBC_Enüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
)

1888 
ušt32_t
 
špuddr
;

1889 
ušt32_t
 
ouuddr
;

1891 if((
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
è|| (hüyp->
Pha£
 =ð
HAL_CRYP_PHASE_PROCESS
))

1894 
	`__HAL_LOCK
(
hüyp
);

1896 
špuddr
 = (
ušt32_t
)
pPÏšD©a
;

1897 
ouuddr
 = (
ušt32_t
)
pCyph”D©a
;

1900 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

1903 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

1906 
	`CRYP_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

1909 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_CBC
);

1912 
	`CRYP_S‘In™VeùÜ
(
hüyp
, hüyp->
In™
.
pIn™Veù
, 
CRYP_KEYSIZE_128B
);

1915 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

1918 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

1921 
	`CRYP_S‘DMACÚfig
(
hüyp
, 
špuddr
, 
Size
, 
ouuddr
);

1924 
	`__HAL_UNLOCK
(
hüyp
);

1927  
HAL_OK
;

1931  
HAL_ERROR
;

1933 
	}
}

1944 
HAL_StusTy³Def
 
	$HAL_CRYP_AESCTR_Enüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
)

1946 
ušt32_t
 
špuddr
;

1947 
ušt32_t
 
ouuddr
;

1949 if((
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
è|| (hüyp->
Pha£
 =ð
HAL_CRYP_PHASE_PROCESS
))

1952 
	`__HAL_LOCK
(
hüyp
);

1954 
špuddr
 = (
ušt32_t
)
pPÏšD©a
;

1955 
ouuddr
 = (
ušt32_t
)
pCyph”D©a
;

1958 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

1961 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

1964 
	`CRYP_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

1967 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_CTR
);

1970 
	`CRYP_S‘In™VeùÜ
(
hüyp
, hüyp->
In™
.
pIn™Veù
, 
CRYP_KEYSIZE_128B
);

1973 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

1976 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

1980 
	`CRYP_S‘DMACÚfig
(
hüyp
, 
špuddr
, 
Size
, 
ouuddr
);

1983 
	`__HAL_UNLOCK
(
hüyp
);

1986  
HAL_OK
;

1990  
HAL_ERROR
;

1992 
	}
}

2003 
HAL_StusTy³Def
 
	$HAL_CRYP_AESECB_Deüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
)

2005 
ušt32_t
 
tick¡¬t
 = 0;

2006 
ušt32_t
 
špuddr
;

2007 
ušt32_t
 
ouuddr
;

2009 if((
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
è|| (hüyp->
Pha£
 =ð
HAL_CRYP_PHASE_PROCESS
))

2012 
	`__HAL_LOCK
(
hüyp
);

2014 
špuddr
 = (
ušt32_t
)
pCyph”D©a
;

2015 
ouuddr
 = (
ušt32_t
)
pPÏšD©a
;

2018 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

2021 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

2024 
	`CRYP_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

2027 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_KEY
 | 
CRYP_CR_ALGODIR
);

2030 
	`__HAL_CRYP_ENABLE
(
hüyp
);

2033 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2035 
	`HAL_IS_BIT_SET
(
hüyp
->
In¡ªû
->
SR
, 
CRYP_FLAG_BUSY
))

2038 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CRYP_TIMEOUT_VALUE
)

2041 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

2044 
	`__HAL_UNLOCK
(
hüyp
);

2046  
HAL_TIMEOUT
;

2051 
CRYP
->
CR
 &ð(
ušt32_t
)(~
CRYP_CR_ALGOMODE
);

2054 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_ECB
 | 
CRYP_CR_ALGODIR
);

2057 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

2060 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

2064 
	`CRYP_S‘DMACÚfig
(
hüyp
, 
špuddr
, 
Size
, 
ouuddr
);

2067 
	`__HAL_UNLOCK
(
hüyp
);

2070  
HAL_OK
;

2074  
HAL_ERROR
;

2076 
	}
}

2087 
HAL_StusTy³Def
 
	$HAL_CRYP_AESCBC_Deüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
)

2089 
ušt32_t
 
tick¡¬t
 = 0;

2090 
ušt32_t
 
špuddr
;

2091 
ušt32_t
 
ouuddr
;

2093 if((
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
è|| (hüyp->
Pha£
 =ð
HAL_CRYP_PHASE_PROCESS
))

2096 
	`__HAL_LOCK
(
hüyp
);

2098 
špuddr
 = (
ušt32_t
)
pCyph”D©a
;

2099 
ouuddr
 = (
ušt32_t
)
pPÏšD©a
;

2102 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

2105 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

2108 
	`CRYP_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

2111 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_KEY
 | 
CRYP_CR_ALGODIR
);

2114 
	`__HAL_CRYP_ENABLE
(
hüyp
);

2117 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2119 
	`HAL_IS_BIT_SET
(
hüyp
->
In¡ªû
->
SR
, 
CRYP_FLAG_BUSY
))

2122 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CRYP_TIMEOUT_VALUE
)

2125 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

2128 
	`__HAL_UNLOCK
(
hüyp
);

2130  
HAL_TIMEOUT
;

2135 
CRYP
->
CR
 &ð(
ušt32_t
)(~
CRYP_CR_ALGOMODE
);

2138 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_CBC
 | 
CRYP_CR_ALGODIR
);

2141 
	`CRYP_S‘In™VeùÜ
(
hüyp
, hüyp->
In™
.
pIn™Veù
, 
CRYP_KEYSIZE_128B
);

2144 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

2147 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

2151 
	`CRYP_S‘DMACÚfig
(
hüyp
, 
špuddr
, 
Size
, 
ouuddr
);

2154 
	`__HAL_UNLOCK
(
hüyp
);

2157  
HAL_OK
;

2161  
HAL_ERROR
;

2163 
	}
}

2174 
HAL_StusTy³Def
 
	$HAL_CRYP_AESCTR_Deüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
)

2176 
ušt32_t
 
špuddr
;

2177 
ušt32_t
 
ouuddr
;

2179 if((
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
è|| (hüyp->
Pha£
 =ð
HAL_CRYP_PHASE_PROCESS
))

2182 
	`__HAL_LOCK
(
hüyp
);

2184 
špuddr
 = (
ušt32_t
)
pCyph”D©a
;

2185 
ouuddr
 = (
ušt32_t
)
pPÏšD©a
;

2188 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

2191 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

2194 
	`CRYP_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

2197 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_CTR
 | 
CRYP_CR_ALGODIR
);

2200 
	`CRYP_S‘In™VeùÜ
(
hüyp
, hüyp->
In™
.
pIn™Veù
, 
CRYP_KEYSIZE_128B
);

2203 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

2206 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

2210 
	`CRYP_S‘DMACÚfig
(
hüyp
, 
špuddr
, 
Size
, 
ouuddr
);

2213 
	`__HAL_UNLOCK
(
hüyp
);

2216  
HAL_OK
;

2220  
HAL_ERROR
;

2222 
	}
}

2258 
HAL_StusTy³Def
 
	$HAL_CRYP_DESECB_Enüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
)

2261 
	`__HAL_LOCK
(
hüyp
);

2264 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

2267 
	`CRYP_S‘DESECBMode
(
hüyp
, 0);

2270 
	`__HAL_CRYP_ENABLE
(
hüyp
);

2273 if(
	`CRYP_ProûssD©a2WÜds
(
hüyp
, 
pPÏšD©a
, 
Size
, 
pCyph”D©a
, 
Timeout
è!ð
HAL_OK
)

2275  
HAL_TIMEOUT
;

2279 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

2282 
	`__HAL_UNLOCK
(
hüyp
);

2285  
HAL_OK
;

2286 
	}
}

2298 
HAL_StusTy³Def
 
	$HAL_CRYP_DESECB_Deüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
)

2301 
	`__HAL_LOCK
(
hüyp
);

2304 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

2307 
	`CRYP_S‘DESECBMode
(
hüyp
, 
CRYP_CR_ALGODIR
);

2310 
	`__HAL_CRYP_ENABLE
(
hüyp
);

2313 if(
	`CRYP_ProûssD©a2WÜds
(
hüyp
, 
pPÏšD©a
, 
Size
, 
pCyph”D©a
, 
Timeout
è!ð
HAL_OK
)

2315  
HAL_TIMEOUT
;

2319 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

2322 
	`__HAL_UNLOCK
(
hüyp
);

2325  
HAL_OK
;

2326 
	}
}

2338 
HAL_StusTy³Def
 
	$HAL_CRYP_DESCBC_Enüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
)

2341 
	`__HAL_LOCK
(
hüyp
);

2344 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

2347 
	`CRYP_S‘DESCBCMode
(
hüyp
, 0);

2350 
	`__HAL_CRYP_ENABLE
(
hüyp
);

2353 if(
	`CRYP_ProûssD©a2WÜds
(
hüyp
, 
pPÏšD©a
, 
Size
, 
pCyph”D©a
, 
Timeout
è!ð
HAL_OK
)

2355  
HAL_TIMEOUT
;

2359 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

2362 
	`__HAL_UNLOCK
(
hüyp
);

2365  
HAL_OK
;

2366 
	}
}

2378 
HAL_StusTy³Def
 
	$HAL_CRYP_DESCBC_Deüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
)

2381 
	`__HAL_LOCK
(
hüyp
);

2384 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

2387 
	`CRYP_S‘DESCBCMode
(
hüyp
, 
CRYP_CR_ALGODIR
);

2390 
	`__HAL_CRYP_ENABLE
(
hüyp
);

2393 if(
	`CRYP_ProûssD©a2WÜds
(
hüyp
, 
pPÏšD©a
, 
Size
, 
pCyph”D©a
, 
Timeout
è!ð
HAL_OK
)

2395  
HAL_TIMEOUT
;

2399 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

2402 
	`__HAL_UNLOCK
(
hüyp
);

2405  
HAL_OK
;

2406 
	}
}

2417 
HAL_StusTy³Def
 
	$HAL_CRYP_DESECB_Enüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
)

2419 
ušt32_t
 
špuddr
;

2420 
ušt32_t
 
ouuddr
;

2422 if(
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
)

2425 
	`__HAL_LOCK
(
hüyp
);

2427 
hüyp
->
CrypInCouÁ
 = 
Size
;

2428 
hüyp
->
pCrypInBuffPŒ
 = 
pPÏšD©a
;

2429 
hüyp
->
pCrypOutBuffPŒ
 = 
pCyph”D©a
;

2430 
hüyp
->
CrypOutCouÁ
 = 
Size
;

2433 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

2436 
	`CRYP_S‘DESECBMode
(
hüyp
, 0);

2439 
	`__HAL_CRYP_ENABLE_IT
(
hüyp
, 
CRYP_IT_INI
 | 
CRYP_IT_OUTI
);

2442 
	`__HAL_CRYP_ENABLE
(
hüyp
);

2445  
HAL_OK
;

2447 if(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_INI
))

2449 
špuddr
 = (
ušt32_t
)
hüyp
->
pCrypInBuffPŒ
;

2451 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

2452 
špuddr
+=4;

2453 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

2455 
hüyp
->
pCrypInBuffPŒ
 += 8;

2456 
hüyp
->
CrypInCouÁ
 -= 8;

2457 if(
hüyp
->
CrypInCouÁ
 == 0)

2459 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_INI
);

2461 
	`HAL_CRYP_InC¶tC®lback
(
hüyp
);

2464 if(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_OUTI
))

2466 
ouuddr
 = (
ušt32_t
)
hüyp
->
pCrypOutBuffPŒ
;

2468 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

2469 
ouuddr
+=4;

2470 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

2472 
hüyp
->
pCrypOutBuffPŒ
 += 8;

2473 
hüyp
->
CrypOutCouÁ
 -= 8;

2474 if(
hüyp
->
CrypOutCouÁ
 == 0)

2477 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_OUTI
);

2479 
	`__HAL_CRYP_DISABLE
(
hüyp
);

2481 
	`__HAL_UNLOCK
(
hüyp
);

2483 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

2485 
	`HAL_CRYP_OutC¶tC®lback
(
hüyp
);

2490  
HAL_OK
;

2491 
	}
}

2502 
HAL_StusTy³Def
 
	$HAL_CRYP_DESCBC_Enüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
)

2504 
ušt32_t
 
špuddr
;

2505 
ušt32_t
 
ouuddr
;

2507 if(
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
)

2510 
	`__HAL_LOCK
(
hüyp
);

2512 
hüyp
->
CrypInCouÁ
 = 
Size
;

2513 
hüyp
->
pCrypInBuffPŒ
 = 
pPÏšD©a
;

2514 
hüyp
->
pCrypOutBuffPŒ
 = 
pCyph”D©a
;

2515 
hüyp
->
CrypOutCouÁ
 = 
Size
;

2518 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

2521 
	`CRYP_S‘DESCBCMode
(
hüyp
, 0);

2524 
	`__HAL_CRYP_ENABLE_IT
(
hüyp
, 
CRYP_IT_INI
 | 
CRYP_IT_OUTI
);

2527 
	`__HAL_CRYP_ENABLE
(
hüyp
);

2530  
HAL_OK
;

2533 if(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_INI
))

2535 
špuddr
 = (
ušt32_t
)
hüyp
->
pCrypInBuffPŒ
;

2537 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

2538 
špuddr
+=4;

2539 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

2541 
hüyp
->
pCrypInBuffPŒ
 += 8;

2542 
hüyp
->
CrypInCouÁ
 -= 8;

2543 if(
hüyp
->
CrypInCouÁ
 == 0)

2545 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_INI
);

2547 
	`HAL_CRYP_InC¶tC®lback
(
hüyp
);

2550 if(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_OUTI
))

2552 
ouuddr
 = (
ušt32_t
)
hüyp
->
pCrypOutBuffPŒ
;

2554 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

2555 
ouuddr
+=4;

2556 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

2558 
hüyp
->
pCrypOutBuffPŒ
 += 8;

2559 
hüyp
->
CrypOutCouÁ
 -= 8;

2560 if(
hüyp
->
CrypOutCouÁ
 == 0)

2563 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_OUTI
);

2565 
	`__HAL_CRYP_DISABLE
(
hüyp
);

2567 
	`__HAL_UNLOCK
(
hüyp
);

2569 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

2571 
	`HAL_CRYP_OutC¶tC®lback
(
hüyp
);

2576  
HAL_OK
;

2577 
	}
}

2588 
HAL_StusTy³Def
 
	$HAL_CRYP_DESECB_Deüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
)

2590 
ušt32_t
 
špuddr
;

2591 
ušt32_t
 
ouuddr
;

2593 if(
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
)

2596 
	`__HAL_LOCK
(
hüyp
);

2598 
hüyp
->
CrypInCouÁ
 = 
Size
;

2599 
hüyp
->
pCrypInBuffPŒ
 = 
pCyph”D©a
;

2600 
hüyp
->
pCrypOutBuffPŒ
 = 
pPÏšD©a
;

2601 
hüyp
->
CrypOutCouÁ
 = 
Size
;

2604 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

2607 
	`CRYP_S‘DESECBMode
(
hüyp
, 
CRYP_CR_ALGODIR
);

2610 
	`__HAL_CRYP_ENABLE_IT
(
hüyp
, 
CRYP_IT_INI
 | 
CRYP_IT_OUTI
);

2613 
	`__HAL_CRYP_ENABLE
(
hüyp
);

2616  
HAL_OK
;

2618 if(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_INI
))

2620 
špuddr
 = (
ušt32_t
)
hüyp
->
pCrypInBuffPŒ
;

2622 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

2623 
špuddr
+=4;

2624 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

2626 
hüyp
->
pCrypInBuffPŒ
 += 8;

2627 
hüyp
->
CrypInCouÁ
 -= 8;

2628 if(
hüyp
->
CrypInCouÁ
 == 0)

2630 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_INI
);

2632 
	`HAL_CRYP_InC¶tC®lback
(
hüyp
);

2635 if(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_OUTI
))

2637 
ouuddr
 = (
ušt32_t
)
hüyp
->
pCrypOutBuffPŒ
;

2639 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

2640 
ouuddr
+=4;

2641 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

2643 
hüyp
->
pCrypOutBuffPŒ
 += 8;

2644 
hüyp
->
CrypOutCouÁ
 -= 8;

2645 if(
hüyp
->
CrypOutCouÁ
 == 0)

2648 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_OUTI
);

2650 
	`__HAL_CRYP_DISABLE
(
hüyp
);

2652 
	`__HAL_UNLOCK
(
hüyp
);

2654 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

2656 
	`HAL_CRYP_OutC¶tC®lback
(
hüyp
);

2661  
HAL_OK
;

2662 
	}
}

2673 
HAL_StusTy³Def
 
	$HAL_CRYP_DESCBC_Deüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
)

2675 
ušt32_t
 
špuddr
;

2676 
ušt32_t
 
ouuddr
;

2678 if(
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
)

2681 
	`__HAL_LOCK
(
hüyp
);

2683 
hüyp
->
CrypInCouÁ
 = 
Size
;

2684 
hüyp
->
pCrypInBuffPŒ
 = 
pCyph”D©a
;

2685 
hüyp
->
pCrypOutBuffPŒ
 = 
pPÏšD©a
;

2686 
hüyp
->
CrypOutCouÁ
 = 
Size
;

2689 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

2692 
	`CRYP_S‘DESCBCMode
(
hüyp
, 
CRYP_CR_ALGODIR
);

2695 
	`__HAL_CRYP_ENABLE_IT
(
hüyp
, 
CRYP_IT_INI
 | 
CRYP_IT_OUTI
);

2698 
	`__HAL_CRYP_ENABLE
(
hüyp
);

2701  
HAL_OK
;

2703 if(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_INI
))

2705 
špuddr
 = (
ušt32_t
)
hüyp
->
pCrypInBuffPŒ
;

2707 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

2708 
špuddr
+=4;

2709 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

2711 
hüyp
->
pCrypInBuffPŒ
 += 8;

2712 
hüyp
->
CrypInCouÁ
 -= 8;

2713 if(
hüyp
->
CrypInCouÁ
 == 0)

2715 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_INI
);

2717 
	`HAL_CRYP_InC¶tC®lback
(
hüyp
);

2720 if(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_OUTI
))

2722 
ouuddr
 = (
ušt32_t
)
hüyp
->
pCrypOutBuffPŒ
;

2724 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

2725 
ouuddr
+=4;

2726 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

2728 
hüyp
->
pCrypOutBuffPŒ
 += 8;

2729 
hüyp
->
CrypOutCouÁ
 -= 8;

2730 if(
hüyp
->
CrypOutCouÁ
 == 0)

2733 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_OUTI
);

2735 
	`__HAL_CRYP_DISABLE
(
hüyp
);

2737 
	`__HAL_UNLOCK
(
hüyp
);

2739 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

2741 
	`HAL_CRYP_OutC¶tC®lback
(
hüyp
);

2746  
HAL_OK
;

2747 
	}
}

2758 
HAL_StusTy³Def
 
	$HAL_CRYP_DESECB_Enüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
)

2760 
ušt32_t
 
špuddr
;

2761 
ušt32_t
 
ouuddr
;

2763 if((
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
è|| (hüyp->
Pha£
 =ð
HAL_CRYP_PHASE_PROCESS
))

2766 
	`__HAL_LOCK
(
hüyp
);

2768 
špuddr
 = (
ušt32_t
)
pPÏšD©a
;

2769 
ouuddr
 = (
ušt32_t
)
pCyph”D©a
;

2772 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

2775 
	`CRYP_S‘DESECBMode
(
hüyp
, 0);

2778 
	`CRYP_S‘DMACÚfig
(
hüyp
, 
špuddr
, 
Size
, 
ouuddr
);

2781 
	`__HAL_UNLOCK
(
hüyp
);

2784  
HAL_OK
;

2788  
HAL_ERROR
;

2790 
	}
}

2801 
HAL_StusTy³Def
 
	$HAL_CRYP_DESCBC_Enüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
)

2803 
ušt32_t
 
špuddr
;

2804 
ušt32_t
 
ouuddr
;

2806 if((
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
è|| (hüyp->
Pha£
 =ð
HAL_CRYP_PHASE_PROCESS
))

2809 
	`__HAL_LOCK
(
hüyp
);

2811 
špuddr
 = (
ušt32_t
)
pPÏšD©a
;

2812 
ouuddr
 = (
ušt32_t
)
pCyph”D©a
;

2815 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

2818 
	`CRYP_S‘DESCBCMode
(
hüyp
, 0);

2821 
	`CRYP_S‘DMACÚfig
(
hüyp
, 
špuddr
, 
Size
, 
ouuddr
);

2824 
	`__HAL_UNLOCK
(
hüyp
);

2827  
HAL_OK
;

2831  
HAL_ERROR
;

2833 
	}
}

2844 
HAL_StusTy³Def
 
	$HAL_CRYP_DESECB_Deüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
)

2846 
ušt32_t
 
špuddr
;

2847 
ušt32_t
 
ouuddr
;

2849 if((
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
è|| (hüyp->
Pha£
 =ð
HAL_CRYP_PHASE_PROCESS
))

2852 
	`__HAL_LOCK
(
hüyp
);

2854 
špuddr
 = (
ušt32_t
)
pCyph”D©a
;

2855 
ouuddr
 = (
ušt32_t
)
pPÏšD©a
;

2858 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

2861 
	`CRYP_S‘DESECBMode
(
hüyp
, 
CRYP_CR_ALGODIR
);

2864 
	`CRYP_S‘DMACÚfig
(
hüyp
, 
špuddr
, 
Size
, 
ouuddr
);

2867 
	`__HAL_UNLOCK
(
hüyp
);

2870  
HAL_OK
;

2874  
HAL_ERROR
;

2876 
	}
}

2887 
HAL_StusTy³Def
 
	$HAL_CRYP_DESCBC_Deüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
)

2889 
ušt32_t
 
špuddr
;

2890 
ušt32_t
 
ouuddr
;

2892 if((
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
è|| (hüyp->
Pha£
 =ð
HAL_CRYP_PHASE_PROCESS
))

2895 
	`__HAL_LOCK
(
hüyp
);

2897 
špuddr
 = (
ušt32_t
)
pCyph”D©a
;

2898 
ouuddr
 = (
ušt32_t
)
pPÏšD©a
;

2901 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

2904 
	`CRYP_S‘DESCBCMode
(
hüyp
, 
CRYP_CR_ALGODIR
);

2907 
	`CRYP_S‘DMACÚfig
(
hüyp
, 
špuddr
, 
Size
, 
ouuddr
);

2910 
	`__HAL_UNLOCK
(
hüyp
);

2913  
HAL_OK
;

2917  
HAL_ERROR
;

2919 
	}
}

2955 
HAL_StusTy³Def
 
	$HAL_CRYP_TDESECB_Enüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
)

2958 
	`__HAL_LOCK
(
hüyp
);

2961 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

2964 
	`CRYP_S‘TDESECBMode
(
hüyp
, 0);

2967 
	`__HAL_CRYP_ENABLE
(
hüyp
);

2970 if(
	`CRYP_ProûssD©a2WÜds
(
hüyp
, 
pPÏšD©a
, 
Size
, 
pCyph”D©a
, 
Timeout
è!ð
HAL_OK
)

2972  
HAL_TIMEOUT
;

2976 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

2979 
	`__HAL_UNLOCK
(
hüyp
);

2982  
HAL_OK
;

2983 
	}
}

2996 
HAL_StusTy³Def
 
	$HAL_CRYP_TDESECB_Deüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
, 
ušt32_t
 
Timeout
)

2999 
	`__HAL_LOCK
(
hüyp
);

3002 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

3005 
	`CRYP_S‘TDESECBMode
(
hüyp
, 
CRYP_CR_ALGODIR
);

3008 
	`__HAL_CRYP_ENABLE
(
hüyp
);

3011 if(
	`CRYP_ProûssD©a2WÜds
(
hüyp
, 
pCyph”D©a
, 
Size
, 
pPÏšD©a
, 
Timeout
è!ð
HAL_OK
)

3013  
HAL_TIMEOUT
;

3017 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

3020 
	`__HAL_UNLOCK
(
hüyp
);

3023  
HAL_OK
;

3024 
	}
}

3037 
HAL_StusTy³Def
 
	$HAL_CRYP_TDESCBC_Enüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
)

3040 
	`__HAL_LOCK
(
hüyp
);

3043 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

3046 
	`CRYP_S‘TDESCBCMode
(
hüyp
, 0);

3049 
	`__HAL_CRYP_ENABLE
(
hüyp
);

3052 if(
	`CRYP_ProûssD©a2WÜds
(
hüyp
, 
pPÏšD©a
, 
Size
, 
pCyph”D©a
, 
Timeout
è!ð
HAL_OK
)

3054  
HAL_TIMEOUT
;

3058 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

3061 
	`__HAL_UNLOCK
(
hüyp
);

3064  
HAL_OK
;

3065 
	}
}

3078 
HAL_StusTy³Def
 
	$HAL_CRYP_TDESCBC_Deüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
, 
ušt32_t
 
Timeout
)

3081 
	`__HAL_LOCK
(
hüyp
);

3084 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

3087 
	`CRYP_S‘TDESCBCMode
(
hüyp
, 
CRYP_CR_ALGODIR
);

3090 
	`__HAL_CRYP_ENABLE
(
hüyp
);

3093 if(
	`CRYP_ProûssD©a2WÜds
(
hüyp
, 
pCyph”D©a
, 
Size
, 
pPÏšD©a
, 
Timeout
è!ð
HAL_OK
)

3095  
HAL_TIMEOUT
;

3099 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

3102 
	`__HAL_UNLOCK
(
hüyp
);

3105  
HAL_OK
;

3106 
	}
}

3117 
HAL_StusTy³Def
 
	$HAL_CRYP_TDESECB_Enüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
)

3119 
ušt32_t
 
špuddr
;

3120 
ušt32_t
 
ouuddr
;

3122 if(
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
)

3125 
	`__HAL_LOCK
(
hüyp
);

3127 
hüyp
->
CrypInCouÁ
 = 
Size
;

3128 
hüyp
->
pCrypInBuffPŒ
 = 
pPÏšD©a
;

3129 
hüyp
->
pCrypOutBuffPŒ
 = 
pCyph”D©a
;

3130 
hüyp
->
CrypOutCouÁ
 = 
Size
;

3133 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

3136 
	`CRYP_S‘TDESECBMode
(
hüyp
, 0);

3139 
	`__HAL_CRYP_ENABLE_IT
(
hüyp
, 
CRYP_IT_INI
 | 
CRYP_IT_OUTI
);

3142 
	`__HAL_CRYP_ENABLE
(
hüyp
);

3145  
HAL_OK
;

3147 if(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_INI
))

3149 
špuddr
 = (
ušt32_t
)
hüyp
->
pCrypInBuffPŒ
;

3151 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

3152 
špuddr
+=4;

3153 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

3155 
hüyp
->
pCrypInBuffPŒ
 += 8;

3156 
hüyp
->
CrypInCouÁ
 -= 8;

3157 if(
hüyp
->
CrypInCouÁ
 == 0)

3159 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_INI
);

3161 
	`HAL_CRYP_InC¶tC®lback
(
hüyp
);

3164 if(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_OUTI
))

3166 
ouuddr
 = (
ušt32_t
)
hüyp
->
pCrypOutBuffPŒ
;

3168 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

3169 
ouuddr
+=4;

3170 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

3172 
hüyp
->
pCrypOutBuffPŒ
 += 8;

3173 
hüyp
->
CrypOutCouÁ
 -= 8;

3174 if(
hüyp
->
CrypOutCouÁ
 == 0)

3177 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_OUTI
);

3179 
	`__HAL_CRYP_DISABLE
(
hüyp
);

3181 
	`__HAL_UNLOCK
(
hüyp
);

3183 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

3185 
	`HAL_CRYP_OutC¶tC®lback
(
hüyp
);

3190  
HAL_OK
;

3191 
	}
}

3202 
HAL_StusTy³Def
 
	$HAL_CRYP_TDESCBC_Enüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
)

3204 
ušt32_t
 
špuddr
;

3205 
ušt32_t
 
ouuddr
;

3207 if(
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
)

3210 
	`__HAL_LOCK
(
hüyp
);

3212 
hüyp
->
CrypInCouÁ
 = 
Size
;

3213 
hüyp
->
pCrypInBuffPŒ
 = 
pPÏšD©a
;

3214 
hüyp
->
pCrypOutBuffPŒ
 = 
pCyph”D©a
;

3215 
hüyp
->
CrypOutCouÁ
 = 
Size
;

3218 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

3221 
	`CRYP_S‘TDESCBCMode
(
hüyp
, 0);

3224 
	`__HAL_CRYP_ENABLE_IT
(
hüyp
, 
CRYP_IT_INI
 | 
CRYP_IT_OUTI
);

3227 
	`__HAL_CRYP_ENABLE
(
hüyp
);

3230  
HAL_OK
;

3232 if(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_INI
))

3234 
špuddr
 = (
ušt32_t
)
hüyp
->
pCrypInBuffPŒ
;

3236 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

3237 
špuddr
+=4;

3238 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

3240 
hüyp
->
pCrypInBuffPŒ
 += 8;

3241 
hüyp
->
CrypInCouÁ
 -= 8;

3242 if(
hüyp
->
CrypInCouÁ
 == 0)

3244 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_INI
);

3246 
	`HAL_CRYP_InC¶tC®lback
(
hüyp
);

3249 if(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_OUTI
))

3251 
ouuddr
 = (
ušt32_t
)
hüyp
->
pCrypOutBuffPŒ
;

3253 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

3254 
ouuddr
+=4;

3255 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

3257 
hüyp
->
pCrypOutBuffPŒ
 += 8;

3258 
hüyp
->
CrypOutCouÁ
 -= 8;

3259 if(
hüyp
->
CrypOutCouÁ
 == 0)

3261 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_OUTI
);

3263 
	`__HAL_CRYP_DISABLE
(
hüyp
);

3265 
	`__HAL_UNLOCK
(
hüyp
);

3267 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

3269 
	`HAL_CRYP_OutC¶tC®lback
(
hüyp
);

3274  
HAL_OK
;

3275 
	}
}

3286 
HAL_StusTy³Def
 
	$HAL_CRYP_TDESECB_Deüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
)

3288 
ušt32_t
 
špuddr
;

3289 
ušt32_t
 
ouuddr
;

3291 if(
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
)

3294 
	`__HAL_LOCK
(
hüyp
);

3296 
hüyp
->
CrypInCouÁ
 = 
Size
;

3297 
hüyp
->
pCrypInBuffPŒ
 = 
pCyph”D©a
;

3298 
hüyp
->
pCrypOutBuffPŒ
 = 
pPÏšD©a
;

3299 
hüyp
->
CrypOutCouÁ
 = 
Size
;

3302 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

3305 
	`CRYP_S‘TDESECBMode
(
hüyp
, 
CRYP_CR_ALGODIR
);

3308 
	`__HAL_CRYP_ENABLE_IT
(
hüyp
, 
CRYP_IT_INI
 | 
CRYP_IT_OUTI
);

3311 
	`__HAL_CRYP_ENABLE
(
hüyp
);

3314  
HAL_OK
;

3316 if(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_INI
))

3318 
špuddr
 = (
ušt32_t
)
hüyp
->
pCrypInBuffPŒ
;

3320 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

3321 
špuddr
+=4;

3322 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

3324 
hüyp
->
pCrypInBuffPŒ
 += 8;

3325 
hüyp
->
CrypInCouÁ
 -= 8;

3326 if(
hüyp
->
CrypInCouÁ
 == 0)

3328 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_INI
);

3330 
	`HAL_CRYP_InC¶tC®lback
(
hüyp
);

3333 if(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_OUTI
))

3335 
ouuddr
 = (
ušt32_t
)
hüyp
->
pCrypOutBuffPŒ
;

3337 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

3338 
ouuddr
+=4;

3339 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

3341 
hüyp
->
pCrypOutBuffPŒ
 += 8;

3342 
hüyp
->
CrypOutCouÁ
 -= 8;

3343 if(
hüyp
->
CrypOutCouÁ
 == 0)

3345 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_OUTI
);

3347 
	`__HAL_CRYP_DISABLE
(
hüyp
);

3349 
	`__HAL_UNLOCK
(
hüyp
);

3351 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

3353 
	`HAL_CRYP_OutC¶tC®lback
(
hüyp
);

3358  
HAL_OK
;

3359 
	}
}

3370 
HAL_StusTy³Def
 
	$HAL_CRYP_TDESCBC_Deüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
)

3372 
ušt32_t
 
špuddr
;

3373 
ušt32_t
 
ouuddr
;

3375 if(
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
)

3378 
	`__HAL_LOCK
(
hüyp
);

3380 
hüyp
->
CrypInCouÁ
 = 
Size
;

3381 
hüyp
->
pCrypInBuffPŒ
 = 
pCyph”D©a
;

3382 
hüyp
->
pCrypOutBuffPŒ
 = 
pPÏšD©a
;

3383 
hüyp
->
CrypOutCouÁ
 = 
Size
;

3386 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

3389 
	`CRYP_S‘TDESCBCMode
(
hüyp
, 
CRYP_CR_ALGODIR
);

3392 
	`__HAL_CRYP_ENABLE_IT
(
hüyp
, 
CRYP_IT_INI
 | 
CRYP_IT_OUTI
);

3395 
	`__HAL_CRYP_ENABLE
(
hüyp
);

3398  
HAL_OK
;

3400 if(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_INI
))

3402 
špuddr
 = (
ušt32_t
)
hüyp
->
pCrypInBuffPŒ
;

3404 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

3405 
špuddr
+=4;

3406 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

3408 
hüyp
->
pCrypInBuffPŒ
 += 8;

3409 
hüyp
->
CrypInCouÁ
 -= 8;

3410 if(
hüyp
->
CrypInCouÁ
 == 0)

3412 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_INI
);

3414 
	`HAL_CRYP_InC¶tC®lback
(
hüyp
);

3417 if(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_OUTI
))

3419 
ouuddr
 = (
ušt32_t
)
hüyp
->
pCrypOutBuffPŒ
;

3421 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

3422 
ouuddr
+=4;

3423 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

3425 
hüyp
->
pCrypOutBuffPŒ
 += 8;

3426 
hüyp
->
CrypOutCouÁ
 -= 8;

3427 if(
hüyp
->
CrypOutCouÁ
 == 0)

3429 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_OUTI
);

3431 
	`__HAL_CRYP_DISABLE
(
hüyp
);

3433 
	`__HAL_UNLOCK
(
hüyp
);

3435 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

3437 
	`HAL_CRYP_OutC¶tC®lback
(
hüyp
);

3442  
HAL_OK
;

3443 
	}
}

3454 
HAL_StusTy³Def
 
	$HAL_CRYP_TDESECB_Enüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
)

3456 
ušt32_t
 
špuddr
;

3457 
ušt32_t
 
ouuddr
;

3459 if((
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
è|| (hüyp->
Pha£
 =ð
HAL_CRYP_PHASE_PROCESS
))

3462 
	`__HAL_LOCK
(
hüyp
);

3464 
špuddr
 = (
ušt32_t
)
pPÏšD©a
;

3465 
ouuddr
 = (
ušt32_t
)
pCyph”D©a
;

3468 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

3471 
	`CRYP_S‘TDESECBMode
(
hüyp
, 0);

3474 
	`CRYP_S‘DMACÚfig
(
hüyp
, 
špuddr
, 
Size
, 
ouuddr
);

3477 
	`__HAL_UNLOCK
(
hüyp
);

3480  
HAL_OK
;

3484  
HAL_ERROR
;

3486 
	}
}

3497 
HAL_StusTy³Def
 
	$HAL_CRYP_TDESCBC_Enüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
)

3499 
ušt32_t
 
špuddr
;

3500 
ušt32_t
 
ouuddr
;

3502 if((
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
è|| (hüyp->
Pha£
 =ð
HAL_CRYP_PHASE_PROCESS
))

3505 
	`__HAL_LOCK
(
hüyp
);

3507 
špuddr
 = (
ušt32_t
)
pPÏšD©a
;

3508 
ouuddr
 = (
ušt32_t
)
pCyph”D©a
;

3511 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

3514 
	`CRYP_S‘TDESCBCMode
(
hüyp
, 0);

3517 
	`CRYP_S‘DMACÚfig
(
hüyp
, 
špuddr
, 
Size
, 
ouuddr
);

3520 
	`__HAL_UNLOCK
(
hüyp
);

3523  
HAL_OK
;

3527  
HAL_ERROR
;

3529 
	}
}

3540 
HAL_StusTy³Def
 
	$HAL_CRYP_TDESECB_Deüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
)

3542 
ušt32_t
 
špuddr
;

3543 
ušt32_t
 
ouuddr
;

3545 if((
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
è|| (hüyp->
Pha£
 =ð
HAL_CRYP_PHASE_PROCESS
))

3548 
	`__HAL_LOCK
(
hüyp
);

3550 
špuddr
 = (
ušt32_t
)
pCyph”D©a
;

3551 
ouuddr
 = (
ušt32_t
)
pPÏšD©a
;

3554 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

3557 
	`CRYP_S‘TDESECBMode
(
hüyp
, 
CRYP_CR_ALGODIR
);

3560 
	`CRYP_S‘DMACÚfig
(
hüyp
, 
špuddr
, 
Size
, 
ouuddr
);

3563 
	`__HAL_UNLOCK
(
hüyp
);

3566  
HAL_OK
;

3570  
HAL_ERROR
;

3572 
	}
}

3583 
HAL_StusTy³Def
 
	$HAL_CRYP_TDESCBC_Deüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
)

3585 
ušt32_t
 
špuddr
;

3586 
ušt32_t
 
ouuddr
;

3588 if((
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
è|| (hüyp->
Pha£
 =ð
HAL_CRYP_PHASE_PROCESS
))

3591 
	`__HAL_LOCK
(
hüyp
);

3593 
špuddr
 = (
ušt32_t
)
pCyph”D©a
;

3594 
ouuddr
 = (
ušt32_t
)
pPÏšD©a
;

3597 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

3600 
	`CRYP_S‘TDESCBCMode
(
hüyp
, 
CRYP_CR_ALGODIR
);

3603 
	`CRYP_S‘DMACÚfig
(
hüyp
, 
špuddr
, 
Size
, 
ouuddr
);

3606 
	`__HAL_UNLOCK
(
hüyp
);

3609  
HAL_OK
;

3613  
HAL_ERROR
;

3615 
	}
}

3643 
__w—k
 
	$HAL_CRYP_InC¶tC®lback
(
CRYP_HªdËTy³Def
 *
hüyp
)

3648 
	}
}

3656 
__w—k
 
	$HAL_CRYP_OutC¶tC®lback
(
CRYP_HªdËTy³Def
 *
hüyp
)

3661 
	}
}

3669 
__w—k
 
	$HAL_CRYP_E¼ÜC®lback
(
CRYP_HªdËTy³Def
 *
hüyp
)

3674 
	}
}

3699 
	$HAL_CRYP_IRQHªdËr
(
CRYP_HªdËTy³Def
 *
hüyp
)

3701 
CRYP
->
CR
 & 
CRYP_CR_ALGOMODE_DIRECTION
)

3703 
CRYP_CR_ALGOMODE_TDES_ECB_ENCRYPT
:

3704 
	`HAL_CRYP_TDESECB_Enüy±_IT
(
hüyp
, 
NULL
, 0, NULL);

3707 
CRYP_CR_ALGOMODE_TDES_ECB_DECRYPT
:

3708 
	`HAL_CRYP_TDESECB_Deüy±_IT
(
hüyp
, 
NULL
, 0, NULL);

3711 
CRYP_CR_ALGOMODE_TDES_CBC_ENCRYPT
:

3712 
	`HAL_CRYP_TDESCBC_Enüy±_IT
(
hüyp
, 
NULL
, 0, NULL);

3715 
CRYP_CR_ALGOMODE_TDES_CBC_DECRYPT
:

3716 
	`HAL_CRYP_TDESCBC_Deüy±_IT
(
hüyp
, 
NULL
, 0, NULL);

3719 
CRYP_CR_ALGOMODE_DES_ECB_ENCRYPT
:

3720 
	`HAL_CRYP_DESECB_Enüy±_IT
(
hüyp
, 
NULL
, 0, NULL);

3723 
CRYP_CR_ALGOMODE_DES_ECB_DECRYPT
:

3724 
	`HAL_CRYP_DESECB_Deüy±_IT
(
hüyp
, 
NULL
, 0, NULL);

3727 
CRYP_CR_ALGOMODE_DES_CBC_ENCRYPT
:

3728 
	`HAL_CRYP_DESCBC_Enüy±_IT
(
hüyp
, 
NULL
, 0, NULL);

3731 
CRYP_CR_ALGOMODE_DES_CBC_DECRYPT
:

3732 
	`HAL_CRYP_DESCBC_Deüy±_IT
(
hüyp
, 
NULL
, 0, NULL);

3735 
CRYP_CR_ALGOMODE_AES_ECB_ENCRYPT
:

3736 
	`HAL_CRYP_AESECB_Enüy±_IT
(
hüyp
, 
NULL
, 0, NULL);

3739 
CRYP_CR_ALGOMODE_AES_ECB_DECRYPT
:

3740 
	`HAL_CRYP_AESECB_Deüy±_IT
(
hüyp
, 
NULL
, 0, NULL);

3743 
CRYP_CR_ALGOMODE_AES_CBC_ENCRYPT
:

3744 
	`HAL_CRYP_AESCBC_Enüy±_IT
(
hüyp
, 
NULL
, 0, NULL);

3747 
CRYP_CR_ALGOMODE_AES_CBC_DECRYPT
:

3748 
	`HAL_CRYP_AESCBC_Deüy±_IT
(
hüyp
, 
NULL
, 0, NULL);

3751 
CRYP_CR_ALGOMODE_AES_CTR_ENCRYPT
:

3752 
	`HAL_CRYP_AESCTR_Enüy±_IT
(
hüyp
, 
NULL
, 0, NULL);

3755 
CRYP_CR_ALGOMODE_AES_CTR_DECRYPT
:

3756 
	`HAL_CRYP_AESCTR_Deüy±_IT
(
hüyp
, 
NULL
, 0, NULL);

3762 
	}
}

3788 
HAL_CRYP_STATETy³Def
 
	$HAL_CRYP_G‘S‹
(
CRYP_HªdËTy³Def
 *
hüyp
)

3790  
hüyp
->
S‹
;

3791 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_cryp_ex.c

100 
	~"¡m32f4xx_h®.h
"

111 #ifdeà
HAL_CRYP_MODULE_ENABLED


113 #ià
defšed
(
STM32F437xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F479xx
)

120 
	#CRYPEx_TIMEOUT_VALUE
 1

	)

131 
CRYPEx_GCMCCM_S‘In™VeùÜ
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
In™VeùÜ
);

132 
CRYPEx_GCMCCM_S‘Key
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
Key
, 
ušt32_t
 
KeySize
);

133 
HAL_StusTy³Def
 
CRYPEx_GCMCCM_ProûssD©a
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
IÅut
, 
ušt16_t
 
IËngth
, ušt8_ˆ*
Ouut
, 
ušt32_t
 
Timeout
);

134 
HAL_StusTy³Def
 
CRYPEx_GCMCCM_S‘H—d”Pha£
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
* 
IÅut
, 
ušt16_t
 
IËngth
, 
ušt32_t
 
Timeout
);

135 
CRYPEx_GCMCCM_DMAInC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

136 
CRYPEx_GCMCCM_DMAOutC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

137 
CRYPEx_GCMCCM_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

138 
CRYPEx_GCMCCM_S‘DMACÚfig
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt32_t
 
špuddr
, 
ušt16_t
 
Size
, ušt32_ˆ
ouuddr
);

153 
	$CRYPEx_GCMCCM_DMAInC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

155 
CRYP_HªdËTy³Def
* 
hüyp
 = ( CRYP_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

159 
hüyp
->
In¡ªû
->
DMACR
 &ð(
ušt32_t
)(~
CRYP_DMACR_DIEN
);

162 
	`HAL_CRYP_InC¶tC®lback
(
hüyp
);

163 
	}
}

170 
	$CRYPEx_GCMCCM_DMAOutC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

172 
CRYP_HªdËTy³Def
* 
hüyp
 = ( CRYP_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

176 
hüyp
->
In¡ªû
->
DMACR
 &ð(
ušt32_t
)(~
CRYP_DMACR_DOEN
);

179 
	`__HAL_CRYP_DISABLE
(
hüyp
);

182 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

185 
	`HAL_CRYP_OutC¶tC®lback
(
hüyp
);

186 
	}
}

193 
	$CRYPEx_GCMCCM_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

195 
CRYP_HªdËTy³Def
* 
hüyp
 = ( CRYP_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

196 
hüyp
->
S‹
ð
HAL_CRYP_STATE_READY
;

197 
	`HAL_CRYP_E¼ÜC®lback
(
hüyp
);

198 
	}
}

208 
	$CRYPEx_GCMCCM_S‘Key
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
Key
, 
ušt32_t
 
KeySize
)

210 
ušt32_t
 
keyaddr
 = (ušt32_t)
Key
;

212 
KeySize
)

214 
CRYP_KEYSIZE_256B
:

216 
hüyp
->
In¡ªû
->
K0LR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

217 
keyaddr
+=4;

218 
hüyp
->
In¡ªû
->
K0RR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

219 
keyaddr
+=4;

220 
hüyp
->
In¡ªû
->
K1LR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

221 
keyaddr
+=4;

222 
hüyp
->
In¡ªû
->
K1RR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

223 
keyaddr
+=4;

224 
hüyp
->
In¡ªû
->
K2LR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

225 
keyaddr
+=4;

226 
hüyp
->
In¡ªû
->
K2RR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

227 
keyaddr
+=4;

228 
hüyp
->
In¡ªû
->
K3LR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

229 
keyaddr
+=4;

230 
hüyp
->
In¡ªû
->
K3RR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

232 
CRYP_KEYSIZE_192B
:

233 
hüyp
->
In¡ªû
->
K1LR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

234 
keyaddr
+=4;

235 
hüyp
->
In¡ªû
->
K1RR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

236 
keyaddr
+=4;

237 
hüyp
->
In¡ªû
->
K2LR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

238 
keyaddr
+=4;

239 
hüyp
->
In¡ªû
->
K2RR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

240 
keyaddr
+=4;

241 
hüyp
->
In¡ªû
->
K3LR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

242 
keyaddr
+=4;

243 
hüyp
->
In¡ªû
->
K3RR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

245 
CRYP_KEYSIZE_128B
:

246 
hüyp
->
In¡ªû
->
K2LR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

247 
keyaddr
+=4;

248 
hüyp
->
In¡ªû
->
K2RR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

249 
keyaddr
+=4;

250 
hüyp
->
In¡ªû
->
K3LR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

251 
keyaddr
+=4;

252 
hüyp
->
In¡ªû
->
K3RR
 = 
	`__REV
(*(
ušt32_t
*)(
keyaddr
));

257 
	}
}

266 
	$CRYPEx_GCMCCM_S‘In™VeùÜ
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
In™VeùÜ
)

268 
ušt32_t
 
ivaddr
 = (ušt32_t)
In™VeùÜ
;

270 
hüyp
->
In¡ªû
->
IV0LR
 = 
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

271 
ivaddr
+=4;

272 
hüyp
->
In¡ªû
->
IV0RR
 = 
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

273 
ivaddr
+=4;

274 
hüyp
->
In¡ªû
->
IV1LR
 = 
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

275 
ivaddr
+=4;

276 
hüyp
->
In¡ªû
->
IV1RR
 = 
	`__REV
(*(
ušt32_t
*)(
ivaddr
));

277 
	}
}

289 
HAL_StusTy³Def
 
	$CRYPEx_GCMCCM_ProûssD©a
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
IÅut
, 
ušt16_t
 
IËngth
, ušt8_ˆ*
Ouut
, 
ušt32_t
 
Timeout
)

291 
ušt32_t
 
tick¡¬t
 = 0;

292 
ušt32_t
 
i
 = 0;

293 
ušt32_t
 
špuddr
 = (ušt32_t)
IÅut
;

294 
ušt32_t
 
ouuddr
 = (ušt32_t)
Ouut
;

296 
i
=0; (˜< 
IËngth
); i+=16)

299 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

300 
špuddr
+=4;

301 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

302 
špuddr
+=4;

303 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

304 
špuddr
+=4;

305 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

306 
špuddr
+=4;

309 
tick¡¬t
 = 
	`HAL_G‘Tick
();

311 
	`HAL_IS_BIT_CLR
(
hüyp
->
In¡ªû
->
SR
, 
CRYP_FLAG_OFNE
))

314 if(
Timeout
 !ð
HAL_MAX_DELAY
)

316 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CRYPEx_TIMEOUT_VALUE
)

319 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

322 
	`__HAL_UNLOCK
(
hüyp
);

324  
HAL_TIMEOUT
;

329 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

330 
ouuddr
+=4;

331 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

332 
ouuddr
+=4;

333 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

334 
ouuddr
+=4;

335 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

336 
ouuddr
+=4;

339  
HAL_OK
;

340 
	}
}

351 
HAL_StusTy³Def
 
	$CRYPEx_GCMCCM_S‘H—d”Pha£
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
* 
IÅut
, 
ušt16_t
 
IËngth
, 
ušt32_t
 
Timeout
)

353 
ušt32_t
 
tick¡¬t
 = 0;

354 
ušt32_t
 
loÝcouÁ”
 = 0;

355 
ušt32_t
 
h—d”addr
 = (ušt32_t)
IÅut
;

358 if(
hüyp
->
In™
.
H—d”Size
 != 0)

361 
	`__HAL_CRYP_SET_PHASE
(
hüyp
, 
CRYP_PHASE_HEADER
);

363 
	`__HAL_CRYP_ENABLE
(
hüyp
);

365 
loÝcouÁ”
 = 0; (loÝcouÁ” < 
hüyp
->
In™
.
H—d”Size
);†oopcounter+=16)

368 
tick¡¬t
 = 
	`HAL_G‘Tick
();

370 
	`HAL_IS_BIT_CLR
(
hüyp
->
In¡ªû
->
SR
, 
CRYP_FLAG_IFEM
))

373 if(
Timeout
 !ð
HAL_MAX_DELAY
)

375 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

378 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

381 
	`__HAL_UNLOCK
(
hüyp
);

383  
HAL_TIMEOUT
;

388 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
h—d”addr
);

389 
h—d”addr
+=4;

390 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
h—d”addr
);

391 
h—d”addr
+=4;

392 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
h—d”addr
);

393 
h—d”addr
+=4;

394 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
h—d”addr
);

395 
h—d”addr
+=4;

401 
tick¡¬t
 = 
	`HAL_G‘Tick
();

403 (
hüyp
->
In¡ªû
->
SR
 & 
CRYP_FLAG_BUSY
) == CRYP_FLAG_BUSY)

406 if(
Timeout
 !ð
HAL_MAX_DELAY
)

408 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

411 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

414 
	`__HAL_UNLOCK
(
hüyp
);

416  
HAL_TIMEOUT
;

422  
HAL_OK
;

423 
	}
}

434 
	$CRYPEx_GCMCCM_S‘DMACÚfig
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt32_t
 
špuddr
, 
ušt16_t
 
Size
, ušt32_ˆ
ouuddr
)

437 
hüyp
->
hdmaš
->
XãrC¶tC®lback
 = 
CRYPEx_GCMCCM_DMAInC¶t
;

439 
hüyp
->
hdmaš
->
XãrE¼ÜC®lback
 = 
CRYPEx_GCMCCM_DMAE¼Ü
;

442 
hüyp
->
hdmaout
->
XãrC¶tC®lback
 = 
CRYPEx_GCMCCM_DMAOutC¶t
;

444 
hüyp
->
hdmaout
->
XãrE¼ÜC®lback
 = 
CRYPEx_GCMCCM_DMAE¼Ü
;

447 
	`__HAL_CRYP_ENABLE
(
hüyp
);

450 
	`HAL_DMA_S¹_IT
(
hüyp
->
hdmaš
, 
špuddr
, (
ušt32_t
)&hüyp->
In¡ªû
->
DR
, 
Size
/4);

453 
hüyp
->
In¡ªû
->
DMACR
 = 
CRYP_DMACR_DIEN
;

456 
	`HAL_DMA_S¹_IT
(
hüyp
->
hdmaout
, (
ušt32_t
)&hüyp->
In¡ªû
->
DOUT
, 
ouuddr
, 
Size
/4);

459 
hüyp
->
In¡ªû
->
DMACR
 |ð
CRYP_DMACR_DOEN
;

460 
	}
}

503 
HAL_StusTy³Def
 
	$HAL_CRYPEx_AESCCM_Enüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
)

505 
ušt32_t
 
tick¡¬t
 = 0;

506 
ušt32_t
 
h—d”size
 = 
hüyp
->
In™
.
H—d”Size
;

507 
ušt32_t
 
h—d”addr
 = (ušt32_t)
hüyp
->
In™
.
H—d”
;

508 
ušt32_t
 
loÝcouÁ”
 = 0;

509 
ušt32_t
 
bufãridx
 = 0;

510 
ušt8_t
 
blockb0
[16] = {0};

511 
ušt8_t
 
ùr
[16] = {0};

512 
ušt32_t
 
b0addr
 = (ušt32_t)
blockb0
;

515 
	`__HAL_LOCK
(
hüyp
);

518 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

521 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

524 if(
h—d”size
 != 0)

527 if(
h—d”size
 < 65280)

529 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = (
ušt8_t
è((
h—d”size
 >> 8) & 0xFF);

530 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = (
ušt8_t
è((
h—d”size
) & 0xFF);

531 
h—d”size
 += 2;

536 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 0xFF;

537 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 0xFE;

538 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 
h—d”size
 & 0xff000000;

539 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 
h—d”size
 & 0x00ff0000;

540 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 
h—d”size
 & 0x0000ff00;

541 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 
h—d”size
 & 0x000000ff;

542 
h—d”size
 += 6;

545 
loÝcouÁ”
 = 0;†oÝcouÁ” < 
h—d”size
;†oopcounter++)

547 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = hüyp->In™.
H—d”
[
loÝcouÁ”
];

550 ià((
h—d”size
 % 16) != 0)

553 
loÝcouÁ”
 = 
h—d”size
;†oopcounter <= ((headersize/16) + 1) * 16;†oopcounter++)

555 
hüyp
->
In™
.
pSü©ch
[
loÝcouÁ”
] = 0;

558 
h—d”size
 = ((headersize/16) + 1) * 16;

561 
h—d”addr
 = (
ušt32_t
)
hüyp
->
In™
.
pSü©ch
;

564 if(
h—d”size
 != 0)

566 
blockb0
[0] = 0x40;

570 
blockb0
[0] |ð(
ušt8_t
)((ušt8_t)((ušt8_t)(((ušt8_t)(
hüyp
->
In™
.
TagSize
 - (uint8_t)(2))) >> 1) & (uint8_t)0x07 ) << 3);

571 
blockb0
[0] |ð(
ušt8_t
)((ušt8_t)((ušt8_t)((ušt8_t)(15è- 
hüyp
->
In™
.
IVSize
) - (uint8_t)1) & (uint8_t)0x07);

573 
loÝcouÁ”
 = 0;†oÝcouÁ” < 
hüyp
->
In™
.
IVSize
;†oopcounter++)

575 
blockb0
[
loÝcouÁ”
+1] = 
hüyp
->
In™
.
pIn™Veù
[loopcounter];

577  ; 
loÝcouÁ”
 < 13;†oopcounter++)

579 
blockb0
[
loÝcouÁ”
+1] = 0;

582 
blockb0
[14] = (
Size
 >> 8);

583 
blockb0
[15] = (
Size
 & 0xFF);

592 
ùr
[0] = 
blockb0
[0] & 0x07;

594 
loÝcouÁ”
 = 1;†oÝcouÁ” < 
hüyp
->
In™
.
IVSize
 + 1;†oopcounter++)

596 
ùr
[
loÝcouÁ”
] = 
blockb0
[loopcounter];

599 
ùr
[15] |= 0x01;

602 
	`CRYPEx_GCMCCM_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

605 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_CCM_ENCRYPT
);

608 
	`CRYPEx_GCMCCM_S‘In™VeùÜ
(
hüyp
, 
ùr
);

611 
	`__HAL_CRYP_SET_PHASE
(
hüyp
, 
CRYP_PHASE_INIT
);

613 
b0addr
 = (
ušt32_t
)
blockb0
;

615 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
b0addr
);

616 
b0addr
+=4;

617 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
b0addr
);

618 
b0addr
+=4;

619 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
b0addr
);

620 
b0addr
+=4;

621 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
b0addr
);

624 
	`__HAL_CRYP_ENABLE
(
hüyp
);

627 
tick¡¬t
 = 
	`HAL_G‘Tick
();

629 (
CRYP
->
CR
 & 
CRYP_CR_CRYPEN
) == CRYP_CR_CRYPEN)

632 if(
Timeout
 !ð
HAL_MAX_DELAY
)

634 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

637 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

640 
	`__HAL_UNLOCK
(
hüyp
);

642  
HAL_TIMEOUT
;

647 if(
h—d”size
 != 0)

650 
	`__HAL_CRYP_SET_PHASE
(
hüyp
, 
CRYP_PHASE_HEADER
);

653 
	`__HAL_CRYP_ENABLE
(
hüyp
);

655 
loÝcouÁ”
 = 0; (loÝcouÁ” < 
h—d”size
);†oopcounter+=16)

658 
tick¡¬t
 = 
	`HAL_G‘Tick
();

660 
	`HAL_IS_BIT_CLR
(
hüyp
->
In¡ªû
->
SR
, 
CRYP_FLAG_IFEM
))

664 if(
Timeout
 !ð
HAL_MAX_DELAY
)

666 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

669 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

672 
	`__HAL_UNLOCK
(
hüyp
);

674  
HAL_TIMEOUT
;

680 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
h—d”addr
);

681 
h—d”addr
+=4;

682 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
h—d”addr
);

683 
h—d”addr
+=4;

684 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
h—d”addr
);

685 
h—d”addr
+=4;

686 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
h—d”addr
);

687 
h—d”addr
+=4;

691 
tick¡¬t
 = 
	`HAL_G‘Tick
();

693 (
hüyp
->
In¡ªû
->
SR
 & 
CRYP_FLAG_BUSY
) == CRYP_FLAG_BUSY)

696 if(
Timeout
 !ð
HAL_MAX_DELAY
)

698 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

701 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

704 
	`__HAL_UNLOCK
(
hüyp
);

706  
HAL_TIMEOUT
;

712 
loÝcouÁ”
 = 0; (loopcounter < 16);†oopcounter++)

714 
hüyp
->
In™
.
pSü©ch
[
loÝcouÁ”
] = 
ùr
[loopcounter];

717 
hüyp
->
In™
.
pSü©ch
[15] &= 0xfe;

720 
	`__HAL_CRYP_SET_PHASE
(
hüyp
, 
CRYP_PHASE_PAYLOAD
);

723 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

726 
	`__HAL_CRYP_ENABLE
(
hüyp
);

729 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

733 if(
	`CRYPEx_GCMCCM_ProûssD©a
(
hüyp
,
pPÏšD©a
, 
Size
, 
pCyph”D©a
, 
Timeout
è!ð
HAL_OK
)

735  
HAL_TIMEOUT
;

739 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

742 
	`__HAL_UNLOCK
(
hüyp
);

745  
HAL_OK
;

746 
	}
}

759 
HAL_StusTy³Def
 
	$HAL_CRYPEx_AESGCM_Enüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
, 
ušt32_t
 
Timeout
)

761 
ušt32_t
 
tick¡¬t
 = 0;

764 
	`__HAL_LOCK
(
hüyp
);

767 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

770 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

773 
	`CRYPEx_GCMCCM_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

776 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_GCM_ENCRYPT
);

779 
	`CRYPEx_GCMCCM_S‘In™VeùÜ
(
hüyp
, hüyp->
In™
.
pIn™Veù
);

782 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

785 
	`__HAL_CRYP_ENABLE
(
hüyp
);

788 
tick¡¬t
 = 
	`HAL_G‘Tick
();

790 (
CRYP
->
CR
 & 
CRYP_CR_CRYPEN
) == CRYP_CR_CRYPEN)

793 if(
Timeout
 !ð
HAL_MAX_DELAY
)

795 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

798 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

801 
	`__HAL_UNLOCK
(
hüyp
);

803  
HAL_TIMEOUT
;

809 if(
	`CRYPEx_GCMCCM_S‘H—d”Pha£
(
hüyp
, hüyp->
In™
.
H—d”
, hüyp->In™.
H—d”Size
, 
Timeout
è!ð
HAL_OK
)

811  
HAL_TIMEOUT
;

815 
	`__HAL_CRYP_DISABLE
(
hüyp
);

818 
	`__HAL_CRYP_SET_PHASE
(
hüyp
, 
CRYP_PHASE_PAYLOAD
);

821 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

824 
	`__HAL_CRYP_ENABLE
(
hüyp
);

827 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

831 if(
	`CRYPEx_GCMCCM_ProûssD©a
(
hüyp
, 
pPÏšD©a
, 
Size
, 
pCyph”D©a
, 
Timeout
è!ð
HAL_OK
)

833  
HAL_TIMEOUT
;

837 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

840 
	`__HAL_UNLOCK
(
hüyp
);

843  
HAL_OK
;

844 
	}
}

857 
HAL_StusTy³Def
 
	$HAL_CRYPEx_AESGCM_Deüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
, 
ušt32_t
 
Timeout
)

859 
ušt32_t
 
tick¡¬t
 = 0;

862 
	`__HAL_LOCK
(
hüyp
);

865 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

868 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

871 
	`CRYPEx_GCMCCM_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

874 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_GCM_DECRYPT
);

877 
	`CRYPEx_GCMCCM_S‘In™VeùÜ
(
hüyp
, hüyp->
In™
.
pIn™Veù
);

880 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

883 
	`__HAL_CRYP_ENABLE
(
hüyp
);

886 
tick¡¬t
 = 
	`HAL_G‘Tick
();

888 (
CRYP
->
CR
 & 
CRYP_CR_CRYPEN
) == CRYP_CR_CRYPEN)

891 if(
Timeout
 !ð
HAL_MAX_DELAY
)

893 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

896 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

899 
	`__HAL_UNLOCK
(
hüyp
);

901  
HAL_TIMEOUT
;

907 if(
	`CRYPEx_GCMCCM_S‘H—d”Pha£
(
hüyp
, hüyp->
In™
.
H—d”
, hüyp->In™.
H—d”Size
, 
Timeout
è!ð
HAL_OK
)

909  
HAL_TIMEOUT
;

912 
	`__HAL_CRYP_DISABLE
(
hüyp
);

915 
	`__HAL_CRYP_SET_PHASE
(
hüyp
, 
CRYP_PHASE_PAYLOAD
);

918 
	`__HAL_CRYP_ENABLE
(
hüyp
);

921 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

925 if(
	`CRYPEx_GCMCCM_ProûssD©a
(
hüyp
, 
pCyph”D©a
, 
Size
, 
pPÏšD©a
, 
Timeout
è!ð
HAL_OK
)

927  
HAL_TIMEOUT
;

931 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

934 
	`__HAL_UNLOCK
(
hüyp
);

937  
HAL_OK
;

938 
	}
}

949 
HAL_StusTy³Def
 
	$HAL_CRYPEx_AESGCM_Fšish
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt32_t
 
Size
, 
ušt8_t
 *
AuthTag
, ušt32_ˆ
Timeout
)

951 
ušt32_t
 
tick¡¬t
 = 0;

952 
ušt64_t
 
h—d”Ëngth
 = 
hüyp
->
In™
.
H—d”Size
 * 8;

953 
ušt64_t
 
špuŽ’gth
 = 
Size
 * 8;

954 
ušt32_t
 
gaddr
 = (ušt32_t)
AuthTag
;

957 
	`__HAL_LOCK
(
hüyp
);

960 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

963 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_PROCESS
)

966 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_FINAL
;

969 
	`__HAL_CRYP_DISABLE
(
hüyp
);

972 
	`__HAL_CRYP_SET_PHASE
(
hüyp
, 
CRYP_PHASE_FINAL
);

975 
	`__HAL_CRYP_ENABLE
(
hüyp
);

979 if(
hüyp
->
In™
.
D©aTy³
 =ð
CRYP_DATATYPE_1B
)

981 
hüyp
->
In¡ªû
->
DR
 = 
	`__RBIT
(
h—d”Ëngth
 >> 32);

982 
hüyp
->
In¡ªû
->
DR
 = 
	`__RBIT
(
h—d”Ëngth
);

983 
hüyp
->
In¡ªû
->
DR
 = 
	`__RBIT
(
špuŽ’gth
 >> 32);

984 
hüyp
->
In¡ªû
->
DR
 = 
	`__RBIT
(
špuŽ’gth
);

986 if(
hüyp
->
In™
.
D©aTy³
 =ð
CRYP_DATATYPE_8B
)

988 
hüyp
->
In¡ªû
->
DR
 = 
	`__REV
(
h—d”Ëngth
 >> 32);

989 
hüyp
->
In¡ªû
->
DR
 = 
	`__REV
(
h—d”Ëngth
);

990 
hüyp
->
In¡ªû
->
DR
 = 
	`__REV
(
špuŽ’gth
 >> 32);

991 
hüyp
->
In¡ªû
->
DR
 = 
	`__REV
(
špuŽ’gth
);

993 if(
hüyp
->
In™
.
D©aTy³
 =ð
CRYP_DATATYPE_16B
)

995 
hüyp
->
In¡ªû
->
DR
 = 
	`__ROR
((
ušt32_t
)(
h—d”Ëngth
 >> 32), 16);

996 
hüyp
->
In¡ªû
->
DR
 = 
	`__ROR
((
ušt32_t
)
h—d”Ëngth
, 16);

997 
hüyp
->
In¡ªû
->
DR
 = 
	`__ROR
((
ušt32_t
)(
špuŽ’gth
 >> 32), 16);

998 
hüyp
->
In¡ªû
->
DR
 = 
	`__ROR
((
ušt32_t
)
špuŽ’gth
, 16);

1000 if(
hüyp
->
In™
.
D©aTy³
 =ð
CRYP_DATATYPE_32B
)

1002 
hüyp
->
In¡ªû
->
DR
 = (
ušt32_t
)(
h—d”Ëngth
 >> 32);

1003 
hüyp
->
In¡ªû
->
DR
 = (
ušt32_t
)(
h—d”Ëngth
);

1004 
hüyp
->
In¡ªû
->
DR
 = (
ušt32_t
)(
špuŽ’gth
 >> 32);

1005 
hüyp
->
In¡ªû
->
DR
 = (
ušt32_t
)(
špuŽ’gth
);

1008 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1010 
	`HAL_IS_BIT_CLR
(
hüyp
->
In¡ªû
->
SR
, 
CRYP_FLAG_OFNE
))

1013 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1015 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1018 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

1021 
	`__HAL_UNLOCK
(
hüyp
);

1023  
HAL_TIMEOUT
;

1029 *(
ušt32_t
*)(
gaddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1030 
gaddr
+=4;

1031 *(
ušt32_t
*)(
gaddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1032 
gaddr
+=4;

1033 *(
ušt32_t
*)(
gaddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1034 
gaddr
+=4;

1035 *(
ušt32_t
*)(
gaddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1039 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

1042 
	`__HAL_UNLOCK
(
hüyp
);

1045  
HAL_OK
;

1046 
	}
}

1057 
HAL_StusTy³Def
 
	$HAL_CRYPEx_AESCCM_Fšish
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
AuthTag
, 
ušt32_t
 
Timeout
)

1059 
ušt32_t
 
tick¡¬t
 = 0;

1060 
ušt32_t
 
gaddr
 = (ušt32_t)
AuthTag
;

1061 
ušt32_t
 
ù¿ddr
 = (ušt32_t)
hüyp
->
In™
.
pSü©ch
;

1062 
ušt32_t
 
‹m±ag
[4] = {0};

1063 
ušt32_t
 
loÝcouÁ”
;

1066 
	`__HAL_LOCK
(
hüyp
);

1069 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

1072 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_PROCESS
)

1075 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_FINAL
;

1078 
	`__HAL_CRYP_DISABLE
(
hüyp
);

1081 
	`__HAL_CRYP_SET_PHASE
(
hüyp
, 
CRYP_PHASE_FINAL
);

1084 
	`__HAL_CRYP_ENABLE
(
hüyp
);

1087 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)
ù¿ddr
;

1088 
ù¿ddr
+=4;

1089 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)
ù¿ddr
;

1090 
ù¿ddr
+=4;

1091 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)
ù¿ddr
;

1092 
ù¿ddr
+=4;

1093 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)
ù¿ddr
;

1096 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1098 
	`HAL_IS_BIT_CLR
(
hüyp
->
In¡ªû
->
SR
, 
CRYP_FLAG_OFNE
))

1101 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1103 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1106 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

1109 
	`__HAL_UNLOCK
(
hüyp
);

1111  
HAL_TIMEOUT
;

1117 
‹m±ag
[0] = 
hüyp
->
In¡ªû
->
DOUT
;

1118 
‹m±ag
[1] = 
hüyp
->
In¡ªû
->
DOUT
;

1119 
‹m±ag
[2] = 
hüyp
->
In¡ªû
->
DOUT
;

1120 
‹m±ag
[3] = 
hüyp
->
In¡ªû
->
DOUT
;

1124 
loÝcouÁ”
 = 0;†oÝcouÁ” < 
hüyp
->
In™
.
TagSize
 ;†oopcounter++)

1127 *((
ušt8_t
*)
gaddr
+
loÝcouÁ”
èð*((ušt8_t*)
‹m±ag
+loopcounter);

1131 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

1134 
	`__HAL_UNLOCK
(
hüyp
);

1137  
HAL_OK
;

1138 
	}
}

1151 
HAL_StusTy³Def
 
	$HAL_CRYPEx_AESCCM_Deüy±
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
, 
ušt32_t
 
Timeout
)

1153 
ušt32_t
 
tick¡¬t
 = 0;

1154 
ušt32_t
 
h—d”size
 = 
hüyp
->
In™
.
H—d”Size
;

1155 
ušt32_t
 
h—d”addr
 = (ušt32_t)
hüyp
->
In™
.
H—d”
;

1156 
ušt32_t
 
loÝcouÁ”
 = 0;

1157 
ušt32_t
 
bufãridx
 = 0;

1158 
ušt8_t
 
blockb0
[16] = {0};

1159 
ušt8_t
 
ùr
[16] = {0};

1160 
ušt32_t
 
b0addr
 = (ušt32_t)
blockb0
;

1163 
	`__HAL_LOCK
(
hüyp
);

1166 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

1169 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

1172 if(
h—d”size
 != 0)

1175 if(
h—d”size
 < 65280)

1177 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = (
ušt8_t
è((
h—d”size
 >> 8) & 0xFF);

1178 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = (
ušt8_t
è((
h—d”size
) & 0xFF);

1179 
h—d”size
 += 2;

1184 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 0xFF;

1185 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 0xFE;

1186 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 
h—d”size
 & 0xff000000;

1187 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 
h—d”size
 & 0x00ff0000;

1188 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 
h—d”size
 & 0x0000ff00;

1189 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 
h—d”size
 & 0x000000ff;

1190 
h—d”size
 += 6;

1193 
loÝcouÁ”
 = 0;†oÝcouÁ” < 
h—d”size
;†oopcounter++)

1195 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = hüyp->In™.
H—d”
[
loÝcouÁ”
];

1198 ià((
h—d”size
 % 16) != 0)

1201 
loÝcouÁ”
 = 
h—d”size
;†oopcounter <= ((headersize/16) + 1) * 16;†oopcounter++)

1203 
hüyp
->
In™
.
pSü©ch
[
loÝcouÁ”
] = 0;

1206 
h—d”size
 = ((headersize/16) + 1) * 16;

1209 
h—d”addr
 = (
ušt32_t
)
hüyp
->
In™
.
pSü©ch
;

1212 if(
h—d”size
 != 0)

1214 
blockb0
[0] = 0x40;

1218 
blockb0
[0] |ð(
ušt8_t
)((ušt8_t)((ušt8_t)(((ušt8_t)(
hüyp
->
In™
.
TagSize
 - (uint8_t)(2))) >> 1) & (uint8_t)0x07 ) << 3);

1219 
blockb0
[0] |ð(
ušt8_t
)((ušt8_t)((ušt8_t)((ušt8_t)(15è- 
hüyp
->
In™
.
IVSize
) - (uint8_t)1) & (uint8_t)0x07);

1221 
loÝcouÁ”
 = 0;†oÝcouÁ” < 
hüyp
->
In™
.
IVSize
;†oopcounter++)

1223 
blockb0
[
loÝcouÁ”
+1] = 
hüyp
->
In™
.
pIn™Veù
[loopcounter];

1225  ; 
loÝcouÁ”
 < 13;†oopcounter++)

1227 
blockb0
[
loÝcouÁ”
+1] = 0;

1230 
blockb0
[14] = (
Size
 >> 8);

1231 
blockb0
[15] = (
Size
 & 0xFF);

1240 
ùr
[0] = 
blockb0
[0] & 0x07;

1242 
loÝcouÁ”
 = 1;†oÝcouÁ” < 
hüyp
->
In™
.
IVSize
 + 1;†oopcounter++)

1244 
ùr
[
loÝcouÁ”
] = 
blockb0
[loopcounter];

1247 
ùr
[15] |= 0x01;

1250 
	`CRYPEx_GCMCCM_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

1253 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_CCM_DECRYPT
);

1256 
	`CRYPEx_GCMCCM_S‘In™VeùÜ
(
hüyp
, 
ùr
);

1259 
	`__HAL_CRYP_SET_PHASE
(
hüyp
, 
CRYP_PHASE_INIT
);

1261 
b0addr
 = (
ušt32_t
)
blockb0
;

1263 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
b0addr
);

1264 
b0addr
+=4;

1265 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
b0addr
);

1266 
b0addr
+=4;

1267 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
b0addr
);

1268 
b0addr
+=4;

1269 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
b0addr
);

1272 
	`__HAL_CRYP_ENABLE
(
hüyp
);

1275 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1277 (
CRYP
->
CR
 & 
CRYP_CR_CRYPEN
) == CRYP_CR_CRYPEN)

1280 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1282 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1285 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

1288 
	`__HAL_UNLOCK
(
hüyp
);

1290  
HAL_TIMEOUT
;

1295 if(
h—d”size
 != 0)

1298 
	`__HAL_CRYP_SET_PHASE
(
hüyp
, 
CRYP_PHASE_HEADER
);

1301 
	`__HAL_CRYP_ENABLE
(
hüyp
);

1303 
loÝcouÁ”
 = 0; (loÝcouÁ” < 
h—d”size
);†oopcounter+=16)

1306 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1308 
	`HAL_IS_BIT_CLR
(
hüyp
->
In¡ªû
->
SR
, 
CRYP_FLAG_IFEM
))

1311 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1313 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1316 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

1319 
	`__HAL_UNLOCK
(
hüyp
);

1321  
HAL_TIMEOUT
;

1326 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
h—d”addr
);

1327 
h—d”addr
+=4;

1328 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
h—d”addr
);

1329 
h—d”addr
+=4;

1330 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
h—d”addr
);

1331 
h—d”addr
+=4;

1332 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
h—d”addr
);

1333 
h—d”addr
+=4;

1337 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1339 (
hüyp
->
In¡ªû
->
SR
 & 
CRYP_FLAG_BUSY
) == CRYP_FLAG_BUSY)

1342 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1344 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1347 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

1350 
	`__HAL_UNLOCK
(
hüyp
);

1352  
HAL_TIMEOUT
;

1358 
loÝcouÁ”
 = 0; (loopcounter < 16);†oopcounter++)

1360 
hüyp
->
In™
.
pSü©ch
[
loÝcouÁ”
] = 
ùr
[loopcounter];

1363 
hüyp
->
In™
.
pSü©ch
[15] &= 0xfe;

1365 
	`__HAL_CRYP_SET_PHASE
(
hüyp
, 
CRYP_PHASE_PAYLOAD
);

1368 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

1371 
	`__HAL_CRYP_ENABLE
(
hüyp
);

1374 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

1378 if(
	`CRYPEx_GCMCCM_ProûssD©a
(
hüyp
, 
pCyph”D©a
, 
Size
, 
pPÏšD©a
, 
Timeout
è!ð
HAL_OK
)

1380  
HAL_TIMEOUT
;

1384 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

1387 
	`__HAL_UNLOCK
(
hüyp
);

1390  
HAL_OK
;

1391 
	}
}

1402 
HAL_StusTy³Def
 
	$HAL_CRYPEx_AESGCM_Enüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
)

1404 
ušt32_t
 
tick¡¬t
 = 0;

1405 
ušt32_t
 
špuddr
;

1406 
ušt32_t
 
ouuddr
;

1408 if(
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
)

1411 
	`__HAL_LOCK
(
hüyp
);

1414 
hüyp
->
CrypInCouÁ
 = 
Size
;

1415 
hüyp
->
pCrypInBuffPŒ
 = 
pPÏšD©a
;

1416 
hüyp
->
pCrypOutBuffPŒ
 = 
pCyph”D©a
;

1417 
hüyp
->
CrypOutCouÁ
 = 
Size
;

1420 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

1423 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

1426 
	`CRYPEx_GCMCCM_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

1429 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_GCM_ENCRYPT
);

1432 
	`CRYPEx_GCMCCM_S‘In™VeùÜ
(
hüyp
, hüyp->
In™
.
pIn™Veù
);

1435 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

1438 
	`__HAL_CRYP_ENABLE
(
hüyp
);

1441 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1443 (
CRYP
->
CR
 & 
CRYP_CR_CRYPEN
) == CRYP_CR_CRYPEN)

1447 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CRYPEx_TIMEOUT_VALUE
)

1450 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

1453 
	`__HAL_UNLOCK
(
hüyp
);

1455  
HAL_TIMEOUT
;

1461 if(
	`CRYPEx_GCMCCM_S‘H—d”Pha£
(
hüyp
, hüyp->
In™
.
H—d”
, hüyp->In™.
H—d”Size
, 1è!ð
HAL_OK
)

1463  
HAL_TIMEOUT
;

1466 
	`__HAL_CRYP_DISABLE
(
hüyp
);

1469 
	`__HAL_CRYP_SET_PHASE
(
hüyp
, 
CRYP_PHASE_PAYLOAD
);

1472 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

1475 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

1478 if(
Size
 != 0)

1481 
	`__HAL_CRYP_ENABLE_IT
(
hüyp
, 
CRYP_IT_INI
 | 
CRYP_IT_OUTI
);

1483 
	`__HAL_CRYP_ENABLE
(
hüyp
);

1488 
	`__HAL_UNLOCK
(
hüyp
);

1490 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

1493  
HAL_OK
;

1495 ià(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_INI
))

1497 
špuddr
 = (
ušt32_t
)
hüyp
->
pCrypInBuffPŒ
;

1499 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1500 
špuddr
+=4;

1501 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1502 
špuddr
+=4;

1503 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1504 
špuddr
+=4;

1505 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1506 
hüyp
->
pCrypInBuffPŒ
 += 16;

1507 
hüyp
->
CrypInCouÁ
 -= 16;

1508 if(
hüyp
->
CrypInCouÁ
 == 0)

1510 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_INI
);

1512 
	`HAL_CRYP_InC¶tC®lback
(
hüyp
);

1515 ià(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_OUTI
))

1517 
ouuddr
 = (
ušt32_t
)
hüyp
->
pCrypOutBuffPŒ
;

1519 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1520 
ouuddr
+=4;

1521 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1522 
ouuddr
+=4;

1523 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1524 
ouuddr
+=4;

1525 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1526 
hüyp
->
pCrypOutBuffPŒ
 += 16;

1527 
hüyp
->
CrypOutCouÁ
 -= 16;

1528 if(
hüyp
->
CrypOutCouÁ
 == 0)

1530 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_OUTI
);

1532 
	`__HAL_UNLOCK
(
hüyp
);

1534 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

1536 
	`HAL_CRYP_OutC¶tC®lback
(
hüyp
);

1541  
HAL_OK
;

1542 
	}
}

1553 
HAL_StusTy³Def
 
	$HAL_CRYPEx_AESCCM_Enüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
)

1555 
ušt32_t
 
tick¡¬t
 = 0;

1556 
ušt32_t
 
špuddr
;

1557 
ušt32_t
 
ouuddr
;

1559 
ušt32_t
 
h—d”size
 = 
hüyp
->
In™
.
H—d”Size
;

1560 
ušt32_t
 
h—d”addr
 = (ušt32_t)
hüyp
->
In™
.
H—d”
;

1561 
ušt32_t
 
loÝcouÁ”
 = 0;

1562 
ušt32_t
 
bufãridx
 = 0;

1563 
ušt8_t
 
blockb0
[16] = {0};

1564 
ušt8_t
 
ùr
[16] = {0};

1565 
ušt32_t
 
b0addr
 = (ušt32_t)
blockb0
;

1567 if(
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
)

1570 
	`__HAL_LOCK
(
hüyp
);

1572 
hüyp
->
CrypInCouÁ
 = 
Size
;

1573 
hüyp
->
pCrypInBuffPŒ
 = 
pPÏšD©a
;

1574 
hüyp
->
pCrypOutBuffPŒ
 = 
pCyph”D©a
;

1575 
hüyp
->
CrypOutCouÁ
 = 
Size
;

1578 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

1581 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

1584 if(
h—d”size
 != 0)

1587 if(
h—d”size
 < 65280)

1589 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = (
ušt8_t
è((
h—d”size
 >> 8) & 0xFF);

1590 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = (
ušt8_t
è((
h—d”size
) & 0xFF);

1591 
h—d”size
 += 2;

1596 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 0xFF;

1597 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 0xFE;

1598 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 
h—d”size
 & 0xff000000;

1599 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 
h—d”size
 & 0x00ff0000;

1600 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 
h—d”size
 & 0x0000ff00;

1601 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 
h—d”size
 & 0x000000ff;

1602 
h—d”size
 += 6;

1605 
loÝcouÁ”
 = 0;†oÝcouÁ” < 
h—d”size
;†oopcounter++)

1607 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = hüyp->In™.
H—d”
[
loÝcouÁ”
];

1610 ià((
h—d”size
 % 16) != 0)

1613 
loÝcouÁ”
 = 
h—d”size
;†oopcounter <= ((headersize/16) + 1) * 16;†oopcounter++)

1615 
hüyp
->
In™
.
pSü©ch
[
loÝcouÁ”
] = 0;

1618 
h—d”size
 = ((headersize/16) + 1) * 16;

1621 
h—d”addr
 = (
ušt32_t
)
hüyp
->
In™
.
pSü©ch
;

1624 if(
h—d”size
 != 0)

1626 
blockb0
[0] = 0x40;

1630 
blockb0
[0] |ð(
ušt8_t
)((ušt8_t)((ušt8_t)(((ušt8_t)(
hüyp
->
In™
.
TagSize
 - (uint8_t)(2))) >> 1) & (uint8_t)0x07 ) << 3);

1631 
blockb0
[0] |ð(
ušt8_t
)((ušt8_t)((ušt8_t)((ušt8_t)(15è- 
hüyp
->
In™
.
IVSize
) - (uint8_t)1) & (uint8_t)0x07);

1633 
loÝcouÁ”
 = 0;†oÝcouÁ” < 
hüyp
->
In™
.
IVSize
;†oopcounter++)

1635 
blockb0
[
loÝcouÁ”
+1] = 
hüyp
->
In™
.
pIn™Veù
[loopcounter];

1637  ; 
loÝcouÁ”
 < 13;†oopcounter++)

1639 
blockb0
[
loÝcouÁ”
+1] = 0;

1642 
blockb0
[14] = (
Size
 >> 8);

1643 
blockb0
[15] = (
Size
 & 0xFF);

1652 
ùr
[0] = 
blockb0
[0] & 0x07;

1654 
loÝcouÁ”
 = 1;†oÝcouÁ” < 
hüyp
->
In™
.
IVSize
 + 1;†oopcounter++)

1656 
ùr
[
loÝcouÁ”
] = 
blockb0
[loopcounter];

1659 
ùr
[15] |= 0x01;

1662 
	`CRYPEx_GCMCCM_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

1665 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_CCM_ENCRYPT
);

1668 
	`CRYPEx_GCMCCM_S‘In™VeùÜ
(
hüyp
, 
ùr
);

1671 
	`__HAL_CRYP_SET_PHASE
(
hüyp
, 
CRYP_PHASE_INIT
);

1673 
b0addr
 = (
ušt32_t
)
blockb0
;

1675 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
b0addr
);

1676 
b0addr
+=4;

1677 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
b0addr
);

1678 
b0addr
+=4;

1679 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
b0addr
);

1680 
b0addr
+=4;

1681 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
b0addr
);

1684 
	`__HAL_CRYP_ENABLE
(
hüyp
);

1687 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1689 (
CRYP
->
CR
 & 
CRYP_CR_CRYPEN
) == CRYP_CR_CRYPEN)

1692 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CRYPEx_TIMEOUT_VALUE
)

1695 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

1698 
	`__HAL_UNLOCK
(
hüyp
);

1700  
HAL_TIMEOUT
;

1704 if(
h—d”size
 != 0)

1707 
	`__HAL_CRYP_SET_PHASE
(
hüyp
, 
CRYP_PHASE_HEADER
);

1710 
	`__HAL_CRYP_ENABLE
(
hüyp
);

1712 
loÝcouÁ”
 = 0; (loÝcouÁ” < 
h—d”size
);†oopcounter+=16)

1715 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1717 
	`HAL_IS_BIT_CLR
(
hüyp
->
In¡ªû
->
SR
, 
CRYP_FLAG_IFEM
))

1720 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CRYPEx_TIMEOUT_VALUE
)

1723 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

1726 
	`__HAL_UNLOCK
(
hüyp
);

1728  
HAL_TIMEOUT
;

1732 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
h—d”addr
);

1733 
h—d”addr
+=4;

1734 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
h—d”addr
);

1735 
h—d”addr
+=4;

1736 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
h—d”addr
);

1737 
h—d”addr
+=4;

1738 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
h—d”addr
);

1739 
h—d”addr
+=4;

1743 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1745 (
hüyp
->
In¡ªû
->
SR
 & 
CRYP_FLAG_BUSY
) == CRYP_FLAG_BUSY)

1748 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CRYPEx_TIMEOUT_VALUE
)

1751 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

1754 
	`__HAL_UNLOCK
(
hüyp
);

1756  
HAL_TIMEOUT
;

1761 
loÝcouÁ”
 = 0; (loopcounter < 16);†oopcounter++)

1763 
hüyp
->
In™
.
pSü©ch
[
loÝcouÁ”
] = 
ùr
[loopcounter];

1766 
hüyp
->
In™
.
pSü©ch
[15] &= 0xfe;

1769 
	`__HAL_CRYP_SET_PHASE
(
hüyp
, 
CRYP_PHASE_PAYLOAD
);

1772 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

1775 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

1778 if(
Size
 != 0)

1781 
	`__HAL_CRYP_ENABLE_IT
(
hüyp
, 
CRYP_IT_INI
 | 
CRYP_IT_OUTI
);

1783 
	`__HAL_CRYP_ENABLE
(
hüyp
);

1788 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

1792  
HAL_OK
;

1794 ià(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_INI
))

1796 
špuddr
 = (
ušt32_t
)
hüyp
->
pCrypInBuffPŒ
;

1798 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1799 
špuddr
+=4;

1800 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1801 
špuddr
+=4;

1802 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1803 
špuddr
+=4;

1804 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1805 
hüyp
->
pCrypInBuffPŒ
 += 16;

1806 
hüyp
->
CrypInCouÁ
 -= 16;

1807 if(
hüyp
->
CrypInCouÁ
 == 0)

1809 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_INI
);

1811 
	`HAL_CRYP_InC¶tC®lback
(
hüyp
);

1814 ià(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_OUTI
))

1816 
ouuddr
 = (
ušt32_t
)
hüyp
->
pCrypOutBuffPŒ
;

1818 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1819 
ouuddr
+=4;

1820 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1821 
ouuddr
+=4;

1822 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1823 
ouuddr
+=4;

1824 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1825 
hüyp
->
pCrypOutBuffPŒ
 += 16;

1826 
hüyp
->
CrypOutCouÁ
 -= 16;

1827 if(
hüyp
->
CrypOutCouÁ
 == 0)

1829 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_OUTI
);

1831 
	`__HAL_UNLOCK
(
hüyp
);

1833 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

1835 
	`HAL_CRYP_OutC¶tC®lback
(
hüyp
);

1840  
HAL_OK
;

1841 
	}
}

1852 
HAL_StusTy³Def
 
	$HAL_CRYPEx_AESGCM_Deüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
)

1854 
ušt32_t
 
tick¡¬t
 = 0;

1855 
ušt32_t
 
špuddr
;

1856 
ušt32_t
 
ouuddr
;

1858 if(
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
)

1861 
	`__HAL_LOCK
(
hüyp
);

1864 
hüyp
->
CrypInCouÁ
 = 
Size
;

1865 
hüyp
->
pCrypInBuffPŒ
 = 
pCyph”D©a
;

1866 
hüyp
->
pCrypOutBuffPŒ
 = 
pPÏšD©a
;

1867 
hüyp
->
CrypOutCouÁ
 = 
Size
;

1870 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

1873 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

1876 
	`CRYPEx_GCMCCM_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

1879 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_GCM_DECRYPT
);

1882 
	`CRYPEx_GCMCCM_S‘In™VeùÜ
(
hüyp
, hüyp->
In™
.
pIn™Veù
);

1885 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

1888 
	`__HAL_CRYP_ENABLE
(
hüyp
);

1891 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1893 (
CRYP
->
CR
 & 
CRYP_CR_CRYPEN
) == CRYP_CR_CRYPEN)

1896 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CRYPEx_TIMEOUT_VALUE
)

1899 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

1902 
	`__HAL_UNLOCK
(
hüyp
);

1904  
HAL_TIMEOUT
;

1909 if(
	`CRYPEx_GCMCCM_S‘H—d”Pha£
(
hüyp
, hüyp->
In™
.
H—d”
, hüyp->In™.
H—d”Size
, 1è!ð
HAL_OK
)

1911  
HAL_TIMEOUT
;

1914 
	`__HAL_CRYP_DISABLE
(
hüyp
);

1917 
	`__HAL_CRYP_SET_PHASE
(
hüyp
, 
CRYP_PHASE_PAYLOAD
);

1920 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

1923 if(
Size
 != 0)

1926 
	`__HAL_CRYP_ENABLE_IT
(
hüyp
, 
CRYP_IT_INI
 | 
CRYP_IT_OUTI
);

1928 
	`__HAL_CRYP_ENABLE
(
hüyp
);

1933 
	`__HAL_UNLOCK
(
hüyp
);

1935 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

1939  
HAL_OK
;

1941 ià(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_INI
))

1943 
špuddr
 = (
ušt32_t
)
hüyp
->
pCrypInBuffPŒ
;

1945 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1946 
špuddr
+=4;

1947 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1948 
špuddr
+=4;

1949 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1950 
špuddr
+=4;

1951 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

1952 
hüyp
->
pCrypInBuffPŒ
 += 16;

1953 
hüyp
->
CrypInCouÁ
 -= 16;

1954 if(
hüyp
->
CrypInCouÁ
 == 0)

1956 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_INI
);

1958 
	`HAL_CRYP_InC¶tC®lback
(
hüyp
);

1961 ià(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_OUTI
))

1963 
ouuddr
 = (
ušt32_t
)
hüyp
->
pCrypOutBuffPŒ
;

1965 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1966 
ouuddr
+=4;

1967 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1968 
ouuddr
+=4;

1969 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1970 
ouuddr
+=4;

1971 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

1972 
hüyp
->
pCrypOutBuffPŒ
 += 16;

1973 
hüyp
->
CrypOutCouÁ
 -= 16;

1974 if(
hüyp
->
CrypOutCouÁ
 == 0)

1976 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_OUTI
);

1978 
	`__HAL_UNLOCK
(
hüyp
);

1980 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

1982 
	`HAL_CRYP_OutC¶tC®lback
(
hüyp
);

1987  
HAL_OK
;

1988 
	}
}

2000 
HAL_StusTy³Def
 
	$HAL_CRYPEx_AESCCM_Deüy±_IT
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
)

2002 
ušt32_t
 
špuddr
;

2003 
ušt32_t
 
ouuddr
;

2004 
ušt32_t
 
tick¡¬t
 = 0;

2005 
ušt32_t
 
h—d”size
 = 
hüyp
->
In™
.
H—d”Size
;

2006 
ušt32_t
 
h—d”addr
 = (ušt32_t)
hüyp
->
In™
.
H—d”
;

2007 
ušt32_t
 
loÝcouÁ”
 = 0;

2008 
ušt32_t
 
bufãridx
 = 0;

2009 
ušt8_t
 
blockb0
[16] = {0};

2010 
ušt8_t
 
ùr
[16] = {0};

2011 
ušt32_t
 
b0addr
 = (ušt32_t)
blockb0
;

2013 if(
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
)

2016 
	`__HAL_LOCK
(
hüyp
);

2018 
hüyp
->
CrypInCouÁ
 = 
Size
;

2019 
hüyp
->
pCrypInBuffPŒ
 = 
pCyph”D©a
;

2020 
hüyp
->
pCrypOutBuffPŒ
 = 
pPÏšD©a
;

2021 
hüyp
->
CrypOutCouÁ
 = 
Size
;

2024 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

2027 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

2030 if(
h—d”size
 != 0)

2033 if(
h—d”size
 < 65280)

2035 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = (
ušt8_t
è((
h—d”size
 >> 8) & 0xFF);

2036 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = (
ušt8_t
è((
h—d”size
) & 0xFF);

2037 
h—d”size
 += 2;

2042 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 0xFF;

2043 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 0xFE;

2044 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 
h—d”size
 & 0xff000000;

2045 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 
h—d”size
 & 0x00ff0000;

2046 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 
h—d”size
 & 0x0000ff00;

2047 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 
h—d”size
 & 0x000000ff;

2048 
h—d”size
 += 6;

2051 
loÝcouÁ”
 = 0;†oÝcouÁ” < 
h—d”size
;†oopcounter++)

2053 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = hüyp->In™.
H—d”
[
loÝcouÁ”
];

2056 ià((
h—d”size
 % 16) != 0)

2059 
loÝcouÁ”
 = 
h—d”size
;†oopcounter <= ((headersize/16) + 1) * 16;†oopcounter++)

2061 
hüyp
->
In™
.
pSü©ch
[
loÝcouÁ”
] = 0;

2064 
h—d”size
 = ((headersize/16) + 1) * 16;

2067 
h—d”addr
 = (
ušt32_t
)
hüyp
->
In™
.
pSü©ch
;

2070 if(
h—d”size
 != 0)

2072 
blockb0
[0] = 0x40;

2076 
blockb0
[0] |ð(
ušt8_t
)((ušt8_t)((ušt8_t)(((ušt8_t)(
hüyp
->
In™
.
TagSize
 - (uint8_t)(2))) >> 1) & (uint8_t)0x07 ) << 3);

2077 
blockb0
[0] |ð(
ušt8_t
)((ušt8_t)((ušt8_t)((ušt8_t)(15è- 
hüyp
->
In™
.
IVSize
) - (uint8_t)1) & (uint8_t)0x07);

2079 
loÝcouÁ”
 = 0;†oÝcouÁ” < 
hüyp
->
In™
.
IVSize
;†oopcounter++)

2081 
blockb0
[
loÝcouÁ”
+1] = 
hüyp
->
In™
.
pIn™Veù
[loopcounter];

2083  ; 
loÝcouÁ”
 < 13;†oopcounter++)

2085 
blockb0
[
loÝcouÁ”
+1] = 0;

2088 
blockb0
[14] = (
Size
 >> 8);

2089 
blockb0
[15] = (
Size
 & 0xFF);

2098 
ùr
[0] = 
blockb0
[0] & 0x07;

2100 
loÝcouÁ”
 = 1;†oÝcouÁ” < 
hüyp
->
In™
.
IVSize
 + 1;†oopcounter++)

2102 
ùr
[
loÝcouÁ”
] = 
blockb0
[loopcounter];

2105 
ùr
[15] |= 0x01;

2108 
	`CRYPEx_GCMCCM_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

2111 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_CCM_DECRYPT
);

2114 
	`CRYPEx_GCMCCM_S‘In™VeùÜ
(
hüyp
, 
ùr
);

2117 
	`__HAL_CRYP_SET_PHASE
(
hüyp
, 
CRYP_PHASE_INIT
);

2119 
b0addr
 = (
ušt32_t
)
blockb0
;

2121 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
b0addr
);

2122 
b0addr
+=4;

2123 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
b0addr
);

2124 
b0addr
+=4;

2125 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
b0addr
);

2126 
b0addr
+=4;

2127 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
b0addr
);

2130 
	`__HAL_CRYP_ENABLE
(
hüyp
);

2133 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2135 (
CRYP
->
CR
 & 
CRYP_CR_CRYPEN
) == CRYP_CR_CRYPEN)

2138 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CRYPEx_TIMEOUT_VALUE
)

2141 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

2144 
	`__HAL_UNLOCK
(
hüyp
);

2146  
HAL_TIMEOUT
;

2150 if(
h—d”size
 != 0)

2153 
	`__HAL_CRYP_SET_PHASE
(
hüyp
, 
CRYP_PHASE_HEADER
);

2156 
	`__HAL_CRYP_ENABLE
(
hüyp
);

2158 
loÝcouÁ”
 = 0; (loÝcouÁ” < 
h—d”size
);†oopcounter+=16)

2161 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2163 
	`HAL_IS_BIT_CLR
(
hüyp
->
In¡ªû
->
SR
, 
CRYP_FLAG_IFEM
))

2166 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CRYPEx_TIMEOUT_VALUE
)

2169 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

2172 
	`__HAL_UNLOCK
(
hüyp
);

2174  
HAL_TIMEOUT
;

2178 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
h—d”addr
);

2179 
h—d”addr
+=4;

2180 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
h—d”addr
);

2181 
h—d”addr
+=4;

2182 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
h—d”addr
);

2183 
h—d”addr
+=4;

2184 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
h—d”addr
);

2185 
h—d”addr
+=4;

2189 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2191 (
hüyp
->
In¡ªû
->
SR
 & 
CRYP_FLAG_BUSY
) == CRYP_FLAG_BUSY)

2194 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CRYPEx_TIMEOUT_VALUE
)

2197 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

2200 
	`__HAL_UNLOCK
(
hüyp
);

2202  
HAL_TIMEOUT
;

2207 
loÝcouÁ”
 = 0; (loopcounter < 16);†oopcounter++)

2209 
hüyp
->
In™
.
pSü©ch
[
loÝcouÁ”
] = 
ùr
[loopcounter];

2212 
hüyp
->
In™
.
pSü©ch
[15] &= 0xfe;

2214 
	`__HAL_CRYP_SET_PHASE
(
hüyp
, 
CRYP_PHASE_PAYLOAD
);

2217 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

2220 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

2224 
	`__HAL_CRYP_ENABLE_IT
(
hüyp
, 
CRYP_IT_INI
 | 
CRYP_IT_OUTI
);

2227 
	`__HAL_CRYP_ENABLE
(
hüyp
);

2230  
HAL_OK
;

2232 ià(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_INI
))

2234 
špuddr
 = (
ušt32_t
)
hüyp
->
pCrypInBuffPŒ
;

2236 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

2237 
špuddr
+=4;

2238 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

2239 
špuddr
+=4;

2240 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

2241 
špuddr
+=4;

2242 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
špuddr
);

2243 
hüyp
->
pCrypInBuffPŒ
 += 16;

2244 
hüyp
->
CrypInCouÁ
 -= 16;

2245 if(
hüyp
->
CrypInCouÁ
 == 0)

2247 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_INI
);

2249 
	`HAL_CRYP_InC¶tC®lback
(
hüyp
);

2252 ià(
	`__HAL_CRYP_GET_IT
(
hüyp
, 
CRYP_IT_OUTI
))

2254 
ouuddr
 = (
ušt32_t
)
hüyp
->
pCrypOutBuffPŒ
;

2256 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

2257 
ouuddr
+=4;

2258 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

2259 
ouuddr
+=4;

2260 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

2261 
ouuddr
+=4;

2262 *(
ušt32_t
*)(
ouuddr
èð
hüyp
->
In¡ªû
->
DOUT
;

2263 
hüyp
->
pCrypOutBuffPŒ
 += 16;

2264 
hüyp
->
CrypOutCouÁ
 -= 16;

2265 if(
hüyp
->
CrypOutCouÁ
 == 0)

2267 
	`__HAL_CRYP_DISABLE_IT
(
hüyp
, 
CRYP_IT_OUTI
);

2269 
	`__HAL_UNLOCK
(
hüyp
);

2271 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_READY
;

2273 
	`HAL_CRYP_OutC¶tC®lback
(
hüyp
);

2278  
HAL_OK
;

2279 
	}
}

2290 
HAL_StusTy³Def
 
	$HAL_CRYPEx_AESGCM_Enüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
)

2292 
ušt32_t
 
tick¡¬t
 = 0;

2293 
ušt32_t
 
špuddr
;

2294 
ušt32_t
 
ouuddr
;

2296 if((
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
è|| (hüyp->
Pha£
 =ð
HAL_CRYP_PHASE_PROCESS
))

2299 
	`__HAL_LOCK
(
hüyp
);

2301 
špuddr
 = (
ušt32_t
)
pPÏšD©a
;

2302 
ouuddr
 = (
ušt32_t
)
pCyph”D©a
;

2305 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

2308 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

2311 
	`CRYPEx_GCMCCM_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

2314 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_GCM_ENCRYPT
);

2317 
	`CRYPEx_GCMCCM_S‘In™VeùÜ
(
hüyp
, hüyp->
In™
.
pIn™Veù
);

2320 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

2323 
	`__HAL_CRYP_ENABLE
(
hüyp
);

2326 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2328 (
CRYP
->
CR
 & 
CRYP_CR_CRYPEN
) == CRYP_CR_CRYPEN)

2331 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CRYPEx_TIMEOUT_VALUE
)

2334 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

2337 
	`__HAL_UNLOCK
(
hüyp
);

2339  
HAL_TIMEOUT
;

2343 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

2346 if(
	`CRYPEx_GCMCCM_S‘H—d”Pha£
(
hüyp
, hüyp->
In™
.
H—d”
, hüyp->In™.
H—d”Size
, 1è!ð
HAL_OK
)

2348  
HAL_TIMEOUT
;

2351 
	`__HAL_CRYP_DISABLE
(
hüyp
);

2354 
	`__HAL_CRYP_SET_PHASE
(
hüyp
, 
CRYP_PHASE_PAYLOAD
);

2357 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

2360 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

2364 
	`CRYPEx_GCMCCM_S‘DMACÚfig
(
hüyp
, 
špuddr
, 
Size
, 
ouuddr
);

2367 
	`__HAL_UNLOCK
(
hüyp
);

2370  
HAL_OK
;

2374  
HAL_ERROR
;

2376 
	}
}

2387 
HAL_StusTy³Def
 
	$HAL_CRYPEx_AESCCM_Enüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pPÏšD©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pCyph”D©a
)

2389 
ušt32_t
 
tick¡¬t
 = 0;

2390 
ušt32_t
 
špuddr
;

2391 
ušt32_t
 
ouuddr
;

2392 
ušt32_t
 
h—d”size
;

2393 
ušt32_t
 
h—d”addr
;

2394 
ušt32_t
 
loÝcouÁ”
 = 0;

2395 
ušt32_t
 
bufãridx
 = 0;

2396 
ušt8_t
 
blockb0
[16] = {0};

2397 
ušt8_t
 
ùr
[16] = {0};

2398 
ušt32_t
 
b0addr
 = (ušt32_t)
blockb0
;

2400 if((
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
è|| (hüyp->
Pha£
 =ð
HAL_CRYP_PHASE_PROCESS
))

2403 
	`__HAL_LOCK
(
hüyp
);

2405 
špuddr
 = (
ušt32_t
)
pPÏšD©a
;

2406 
ouuddr
 = (
ušt32_t
)
pCyph”D©a
;

2408 
h—d”size
 = 
hüyp
->
In™
.
H—d”Size
;

2409 
h—d”addr
 = (
ušt32_t
)
hüyp
->
In™
.
H—d”
;

2411 
hüyp
->
CrypInCouÁ
 = 
Size
;

2412 
hüyp
->
pCrypInBuffPŒ
 = 
pPÏšD©a
;

2413 
hüyp
->
pCrypOutBuffPŒ
 = 
pCyph”D©a
;

2414 
hüyp
->
CrypOutCouÁ
 = 
Size
;

2417 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

2420 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

2423 if(
h—d”size
 != 0)

2426 if(
h—d”size
 < 65280)

2428 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = (
ušt8_t
è((
h—d”size
 >> 8) & 0xFF);

2429 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = (
ušt8_t
è((
h—d”size
) & 0xFF);

2430 
h—d”size
 += 2;

2435 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 0xFF;

2436 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 0xFE;

2437 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 
h—d”size
 & 0xff000000;

2438 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 
h—d”size
 & 0x00ff0000;

2439 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 
h—d”size
 & 0x0000ff00;

2440 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 
h—d”size
 & 0x000000ff;

2441 
h—d”size
 += 6;

2444 
loÝcouÁ”
 = 0;†oÝcouÁ” < 
h—d”size
;†oopcounter++)

2446 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = hüyp->In™.
H—d”
[
loÝcouÁ”
];

2449 ià((
h—d”size
 % 16) != 0)

2452 
loÝcouÁ”
 = 
h—d”size
;†oopcounter <= ((headersize/16) + 1) * 16;†oopcounter++)

2454 
hüyp
->
In™
.
pSü©ch
[
loÝcouÁ”
] = 0;

2457 
h—d”size
 = ((headersize/16) + 1) * 16;

2460 
h—d”addr
 = (
ušt32_t
)
hüyp
->
In™
.
pSü©ch
;

2463 if(
h—d”size
 != 0)

2465 
blockb0
[0] = 0x40;

2469 
blockb0
[0] |ð(
ušt8_t
)((ušt8_t)((ušt8_t)(((ušt8_t)(
hüyp
->
In™
.
TagSize
 - (uint8_t)(2))) >> 1) & (uint8_t)0x07 ) << 3);

2470 
blockb0
[0] |ð(
ušt8_t
)((ušt8_t)((ušt8_t)((ušt8_t)(15è- 
hüyp
->
In™
.
IVSize
) - (uint8_t)1) & (uint8_t)0x07);

2472 
loÝcouÁ”
 = 0;†oÝcouÁ” < 
hüyp
->
In™
.
IVSize
;†oopcounter++)

2474 
blockb0
[
loÝcouÁ”
+1] = 
hüyp
->
In™
.
pIn™Veù
[loopcounter];

2476  ; 
loÝcouÁ”
 < 13;†oopcounter++)

2478 
blockb0
[
loÝcouÁ”
+1] = 0;

2481 
blockb0
[14] = (
Size
 >> 8);

2482 
blockb0
[15] = (
Size
 & 0xFF);

2491 
ùr
[0] = 
blockb0
[0] & 0x07;

2493 
loÝcouÁ”
 = 1;†oÝcouÁ” < 
hüyp
->
In™
.
IVSize
 + 1;†oopcounter++)

2495 
ùr
[
loÝcouÁ”
] = 
blockb0
[loopcounter];

2498 
ùr
[15] |= 0x01;

2501 
	`CRYPEx_GCMCCM_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

2504 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_CCM_ENCRYPT
);

2507 
	`CRYPEx_GCMCCM_S‘In™VeùÜ
(
hüyp
, 
ùr
);

2510 
	`__HAL_CRYP_SET_PHASE
(
hüyp
, 
CRYP_PHASE_INIT
);

2512 
b0addr
 = (
ušt32_t
)
blockb0
;

2514 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
b0addr
);

2515 
b0addr
+=4;

2516 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
b0addr
);

2517 
b0addr
+=4;

2518 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
b0addr
);

2519 
b0addr
+=4;

2520 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
b0addr
);

2523 
	`__HAL_CRYP_ENABLE
(
hüyp
);

2526 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2528 (
CRYP
->
CR
 & 
CRYP_CR_CRYPEN
) == CRYP_CR_CRYPEN)

2531 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CRYPEx_TIMEOUT_VALUE
)

2534 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

2537 
	`__HAL_UNLOCK
(
hüyp
);

2539  
HAL_TIMEOUT
;

2543 if(
h—d”size
 != 0)

2546 
	`__HAL_CRYP_SET_PHASE
(
hüyp
, 
CRYP_PHASE_HEADER
);

2549 
	`__HAL_CRYP_ENABLE
(
hüyp
);

2551 
loÝcouÁ”
 = 0; (loÝcouÁ” < 
h—d”size
);†oopcounter+=16)

2554 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2556 
	`HAL_IS_BIT_CLR
(
hüyp
->
In¡ªû
->
SR
, 
CRYP_FLAG_IFEM
))

2559 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CRYPEx_TIMEOUT_VALUE
)

2562 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

2565 
	`__HAL_UNLOCK
(
hüyp
);

2567  
HAL_TIMEOUT
;

2571 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
h—d”addr
);

2572 
h—d”addr
+=4;

2573 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
h—d”addr
);

2574 
h—d”addr
+=4;

2575 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
h—d”addr
);

2576 
h—d”addr
+=4;

2577 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
h—d”addr
);

2578 
h—d”addr
+=4;

2582 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2584 (
hüyp
->
In¡ªû
->
SR
 & 
CRYP_FLAG_BUSY
) == CRYP_FLAG_BUSY)

2587 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CRYPEx_TIMEOUT_VALUE
)

2590 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

2593 
	`__HAL_UNLOCK
(
hüyp
);

2595  
HAL_TIMEOUT
;

2600 
loÝcouÁ”
 = 0; (loopcounter < 16);†oopcounter++)

2602 
hüyp
->
In™
.
pSü©ch
[
loÝcouÁ”
] = 
ùr
[loopcounter];

2605 
hüyp
->
In™
.
pSü©ch
[15] &= 0xfe;

2608 
	`__HAL_CRYP_SET_PHASE
(
hüyp
, 
CRYP_PHASE_PAYLOAD
);

2611 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

2614 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

2618 
	`CRYPEx_GCMCCM_S‘DMACÚfig
(
hüyp
, 
špuddr
, 
Size
, 
ouuddr
);

2621 
	`__HAL_UNLOCK
(
hüyp
);

2624  
HAL_OK
;

2628  
HAL_ERROR
;

2630 
	}
}

2641 
HAL_StusTy³Def
 
	$HAL_CRYPEx_AESGCM_Deüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
)

2643 
ušt32_t
 
tick¡¬t
 = 0;

2644 
ušt32_t
 
špuddr
;

2645 
ušt32_t
 
ouuddr
;

2647 if((
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
è|| (hüyp->
Pha£
 =ð
HAL_CRYP_PHASE_PROCESS
))

2650 
	`__HAL_LOCK
(
hüyp
);

2652 
špuddr
 = (
ušt32_t
)
pCyph”D©a
;

2653 
ouuddr
 = (
ušt32_t
)
pPÏšD©a
;

2656 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

2659 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

2662 
	`CRYPEx_GCMCCM_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

2665 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_GCM_DECRYPT
);

2668 
	`CRYPEx_GCMCCM_S‘In™VeùÜ
(
hüyp
, hüyp->
In™
.
pIn™Veù
);

2671 
	`__HAL_CRYP_ENABLE
(
hüyp
);

2674 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2676 (
CRYP
->
CR
 & 
CRYP_CR_CRYPEN
) == CRYP_CR_CRYPEN)

2679 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CRYPEx_TIMEOUT_VALUE
)

2682 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

2685 
	`__HAL_UNLOCK
(
hüyp
);

2687  
HAL_TIMEOUT
;

2692 if(
	`CRYPEx_GCMCCM_S‘H—d”Pha£
(
hüyp
, hüyp->
In™
.
H—d”
, hüyp->In™.
H—d”Size
, 1è!ð
HAL_OK
)

2694  
HAL_TIMEOUT
;

2697 
	`__HAL_CRYP_DISABLE
(
hüyp
);

2700 
	`__HAL_CRYP_SET_PHASE
(
hüyp
, 
CRYP_PHASE_PAYLOAD
);

2703 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

2707 
	`CRYPEx_GCMCCM_S‘DMACÚfig
(
hüyp
, 
špuddr
, 
Size
, 
ouuddr
);

2710 
	`__HAL_UNLOCK
(
hüyp
);

2713  
HAL_OK
;

2717  
HAL_ERROR
;

2719 
	}
}

2731 
HAL_StusTy³Def
 
	$HAL_CRYPEx_AESCCM_Deüy±_DMA
(
CRYP_HªdËTy³Def
 *
hüyp
, 
ušt8_t
 *
pCyph”D©a
, 
ušt16_t
 
Size
, ušt8_ˆ*
pPÏšD©a
)

2733 
ušt32_t
 
tick¡¬t
 = 0;

2734 
ušt32_t
 
špuddr
;

2735 
ušt32_t
 
ouuddr
;

2736 
ušt32_t
 
h—d”size
;

2737 
ušt32_t
 
h—d”addr
;

2738 
ušt32_t
 
loÝcouÁ”
 = 0;

2739 
ušt32_t
 
bufãridx
 = 0;

2740 
ušt8_t
 
blockb0
[16] = {0};

2741 
ušt8_t
 
ùr
[16] = {0};

2742 
ušt32_t
 
b0addr
 = (ušt32_t)
blockb0
;

2744 if((
hüyp
->
S‹
 =ð
HAL_CRYP_STATE_READY
è|| (hüyp->
Pha£
 =ð
HAL_CRYP_PHASE_PROCESS
))

2747 
	`__HAL_LOCK
(
hüyp
);

2749 
špuddr
 = (
ušt32_t
)
pCyph”D©a
;

2750 
ouuddr
 = (
ušt32_t
)
pPÏšD©a
;

2752 
h—d”size
 = 
hüyp
->
In™
.
H—d”Size
;

2753 
h—d”addr
 = (
ušt32_t
)
hüyp
->
In™
.
H—d”
;

2755 
hüyp
->
CrypInCouÁ
 = 
Size
;

2756 
hüyp
->
pCrypInBuffPŒ
 = 
pCyph”D©a
;

2757 
hüyp
->
pCrypOutBuffPŒ
 = 
pPÏšD©a
;

2758 
hüyp
->
CrypOutCouÁ
 = 
Size
;

2761 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_BUSY
;

2764 if(
hüyp
->
Pha£
 =ð
HAL_CRYP_PHASE_READY
)

2767 if(
h—d”size
 != 0)

2770 if(
h—d”size
 < 65280)

2772 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = (
ušt8_t
è((
h—d”size
 >> 8) & 0xFF);

2773 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = (
ušt8_t
è((
h—d”size
) & 0xFF);

2774 
h—d”size
 += 2;

2779 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 0xFF;

2780 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 0xFE;

2781 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 
h—d”size
 & 0xff000000;

2782 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 
h—d”size
 & 0x00ff0000;

2783 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 
h—d”size
 & 0x0000ff00;

2784 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = 
h—d”size
 & 0x000000ff;

2785 
h—d”size
 += 6;

2788 
loÝcouÁ”
 = 0;†oÝcouÁ” < 
h—d”size
;†oopcounter++)

2790 
hüyp
->
In™
.
pSü©ch
[
bufãridx
++] = hüyp->In™.
H—d”
[
loÝcouÁ”
];

2793 ià((
h—d”size
 % 16) != 0)

2796 
loÝcouÁ”
 = 
h—d”size
;†oopcounter <= ((headersize/16) + 1) * 16;†oopcounter++)

2798 
hüyp
->
In™
.
pSü©ch
[
loÝcouÁ”
] = 0;

2801 
h—d”size
 = ((headersize/16) + 1) * 16;

2804 
h—d”addr
 = (
ušt32_t
)
hüyp
->
In™
.
pSü©ch
;

2807 if(
h—d”size
 != 0)

2809 
blockb0
[0] = 0x40;

2813 
blockb0
[0] |ð(
ušt8_t
)((ušt8_t)((ušt8_t)(((ušt8_t)(
hüyp
->
In™
.
TagSize
 - (uint8_t)(2))) >> 1) & (uint8_t)0x07 ) << 3);

2814 
blockb0
[0] |ð(
ušt8_t
)((ušt8_t)((ušt8_t)((ušt8_t)(15è- 
hüyp
->
In™
.
IVSize
) - (uint8_t)1) & (uint8_t)0x07);

2816 
loÝcouÁ”
 = 0;†oÝcouÁ” < 
hüyp
->
In™
.
IVSize
;†oopcounter++)

2818 
blockb0
[
loÝcouÁ”
+1] = 
hüyp
->
In™
.
pIn™Veù
[loopcounter];

2820  ; 
loÝcouÁ”
 < 13;†oopcounter++)

2822 
blockb0
[
loÝcouÁ”
+1] = 0;

2825 
blockb0
[14] = (
Size
 >> 8);

2826 
blockb0
[15] = (
Size
 & 0xFF);

2835 
ùr
[0] = 
blockb0
[0] & 0x07;

2837 
loÝcouÁ”
 = 1;†oÝcouÁ” < 
hüyp
->
In™
.
IVSize
 + 1;†oopcounter++)

2839 
ùr
[
loÝcouÁ”
] = 
blockb0
[loopcounter];

2842 
ùr
[15] |= 0x01;

2845 
	`CRYPEx_GCMCCM_S‘Key
(
hüyp
, hüyp->
In™
.
pKey
, hüyp->In™.
KeySize
);

2848 
	`__HAL_CRYP_SET_MODE
(
hüyp
, 
CRYP_CR_ALGOMODE_AES_CCM_DECRYPT
);

2851 
	`CRYPEx_GCMCCM_S‘In™VeùÜ
(
hüyp
, 
ùr
);

2854 
	`__HAL_CRYP_SET_PHASE
(
hüyp
, 
CRYP_PHASE_INIT
);

2856 
b0addr
 = (
ušt32_t
)
blockb0
;

2858 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
b0addr
);

2859 
b0addr
+=4;

2860 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
b0addr
);

2861 
b0addr
+=4;

2862 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
b0addr
);

2863 
b0addr
+=4;

2864 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
b0addr
);

2867 
	`__HAL_CRYP_ENABLE
(
hüyp
);

2870 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2872 (
CRYP
->
CR
 & 
CRYP_CR_CRYPEN
) == CRYP_CR_CRYPEN)

2876 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CRYPEx_TIMEOUT_VALUE
)

2879 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

2882 
	`__HAL_UNLOCK
(
hüyp
);

2884  
HAL_TIMEOUT
;

2889 if(
h—d”size
 != 0)

2892 
	`__HAL_CRYP_SET_PHASE
(
hüyp
, 
CRYP_PHASE_HEADER
);

2895 
	`__HAL_CRYP_ENABLE
(
hüyp
);

2897 
loÝcouÁ”
 = 0; (loÝcouÁ” < 
h—d”size
);†oopcounter+=16)

2900 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2902 
	`HAL_IS_BIT_CLR
(
hüyp
->
In¡ªû
->
SR
, 
CRYP_FLAG_IFEM
))

2905 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CRYPEx_TIMEOUT_VALUE
)

2908 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

2911 
	`__HAL_UNLOCK
(
hüyp
);

2913  
HAL_TIMEOUT
;

2917 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
h—d”addr
);

2918 
h—d”addr
+=4;

2919 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
h—d”addr
);

2920 
h—d”addr
+=4;

2921 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
h—d”addr
);

2922 
h—d”addr
+=4;

2923 
hüyp
->
In¡ªû
->
DR
 = *(
ušt32_t
*)(
h—d”addr
);

2924 
h—d”addr
+=4;

2928 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2930 (
hüyp
->
In¡ªû
->
SR
 & 
CRYP_FLAG_BUSY
) == CRYP_FLAG_BUSY)

2933 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CRYPEx_TIMEOUT_VALUE
)

2936 
hüyp
->
S‹
 = 
HAL_CRYP_STATE_TIMEOUT
;

2939 
	`__HAL_UNLOCK
(
hüyp
);

2941  
HAL_TIMEOUT
;

2946 
loÝcouÁ”
 = 0; (loopcounter < 16);†oopcounter++)

2948 
hüyp
->
In™
.
pSü©ch
[
loÝcouÁ”
] = 
ùr
[loopcounter];

2951 
hüyp
->
In™
.
pSü©ch
[15] &= 0xfe;

2953 
	`__HAL_CRYP_SET_PHASE
(
hüyp
, 
CRYP_PHASE_PAYLOAD
);

2956 
	`__HAL_CRYP_FIFO_FLUSH
(
hüyp
);

2959 
hüyp
->
Pha£
 = 
HAL_CRYP_PHASE_PROCESS
;

2962 
	`CRYPEx_GCMCCM_S‘DMACÚfig
(
hüyp
, 
špuddr
, 
Size
, 
ouuddr
);

2965 
	`__HAL_UNLOCK
(
hüyp
);

2968  
HAL_OK
;

2972  
HAL_ERROR
;

2974 
	}
}

3000 
	$HAL_CRYPEx_GCMCCM_IRQHªdËr
(
CRYP_HªdËTy³Def
 *
hüyp
)

3002 
CRYP
->
CR
 & 
CRYP_CR_ALGOMODE_DIRECTION
)

3004 
CRYP_CR_ALGOMODE_AES_GCM_ENCRYPT
:

3005 
	`HAL_CRYPEx_AESGCM_Enüy±_IT
(
hüyp
, 
NULL
, 0, NULL);

3008 
CRYP_CR_ALGOMODE_AES_GCM_DECRYPT
:

3009 
	`HAL_CRYPEx_AESGCM_Deüy±_IT
(
hüyp
, 
NULL
, 0, NULL);

3012 
CRYP_CR_ALGOMODE_AES_CCM_ENCRYPT
:

3013 
	`HAL_CRYPEx_AESCCM_Enüy±_IT
(
hüyp
, 
NULL
, 0, NULL);

3016 
CRYP_CR_ALGOMODE_AES_CCM_DECRYPT
:

3017 
	`HAL_CRYPEx_AESCCM_Deüy±_IT
(
hüyp
, 
NULL
, 0, NULL);

3023 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dac.c

173 
	~"¡m32f4xx_h®.h
"

184 #ifdeà
HAL_DAC_MODULE_ENABLED


186 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

187 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

188 
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
) ||\

189 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

198 
	`DAC_DMACÚvC¶tCh1
(
DMA_HªdËTy³Def
 *
hdma
);

199 
	`DAC_DMAE¼ÜCh1
(
DMA_HªdËTy³Def
 *
hdma
);

200 
	`DAC_DMAH®fCÚvC¶tCh1
(
DMA_HªdËTy³Def
 *
hdma
);

232 
HAL_StusTy³Def
 
	$HAL_DAC_In™
(
DAC_HªdËTy³Def
* 
hdac
)

235 if(
hdac
 =ð
NULL
)

237  
HAL_ERROR
;

240 
	`as£¹_·¿m
(
	`IS_DAC_ALL_INSTANCE
(
hdac
->
In¡ªû
));

242 if(
hdac
->
S‹
 =ð
HAL_DAC_STATE_RESET
)

245 
hdac
->
Lock
 = 
HAL_UNLOCKED
;

247 
	`HAL_DAC_M¥In™
(
hdac
);

251 
hdac
->
S‹
 = 
HAL_DAC_STATE_BUSY
;

254 
hdac
->
E¼ÜCode
 = 
HAL_DAC_ERROR_NONE
;

257 
hdac
->
S‹
 = 
HAL_DAC_STATE_READY
;

260  
HAL_OK
;

261 
	}
}

269 
HAL_StusTy³Def
 
	$HAL_DAC_DeIn™
(
DAC_HªdËTy³Def
* 
hdac
)

272 if(
hdac
 =ð
NULL
)

274  
HAL_ERROR
;

278 
	`as£¹_·¿m
(
	`IS_DAC_ALL_INSTANCE
(
hdac
->
In¡ªû
));

281 
hdac
->
S‹
 = 
HAL_DAC_STATE_BUSY
;

284 
	`HAL_DAC_M¥DeIn™
(
hdac
);

287 
hdac
->
E¼ÜCode
 = 
HAL_DAC_ERROR_NONE
;

290 
hdac
->
S‹
 = 
HAL_DAC_STATE_RESET
;

293 
	`__HAL_UNLOCK
(
hdac
);

296  
HAL_OK
;

297 
	}
}

305 
__w—k
 
	$HAL_DAC_M¥In™
(
DAC_HªdËTy³Def
* 
hdac
)

310 
	}
}

318 
__w—k
 
	$HAL_DAC_M¥DeIn™
(
DAC_HªdËTy³Def
* 
hdac
)

323 
	}
}

357 
HAL_StusTy³Def
 
	$HAL_DAC_S¹
(
DAC_HªdËTy³Def
* 
hdac
, 
ušt32_t
 
ChªÃl
)

359 
ušt32_t
 
tmp1
 = 0, 
tmp2
 = 0;

362 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
ChªÃl
));

365 
	`__HAL_LOCK
(
hdac
);

368 
hdac
->
S‹
 = 
HAL_DAC_STATE_BUSY
;

371 
	`__HAL_DAC_ENABLE
(
hdac
, 
ChªÃl
);

373 if(
ChªÃl
 =ð
DAC_CHANNEL_1
)

375 
tmp1
 = 
hdac
->
In¡ªû
->
CR
 & 
DAC_CR_TEN1
;

376 
tmp2
 = 
hdac
->
In¡ªû
->
CR
 & 
DAC_CR_TSEL1
;

378 if((
tmp1
 =ð
DAC_CR_TEN1
è&& (
tmp2
 =ð
DAC_CR_TSEL1
))

381 
hdac
->
In¡ªû
->
SWTRIGR
 |ð(
ušt32_t
)
DAC_SWTRIGR_SWTRIG1
;

386 
tmp1
 = 
hdac
->
In¡ªû
->
CR
 & 
DAC_CR_TEN2
;

387 
tmp2
 = 
hdac
->
In¡ªû
->
CR
 & 
DAC_CR_TSEL2
;

389 if((
tmp1
 =ð
DAC_CR_TEN2
è&& (
tmp2
 =ð
DAC_CR_TSEL2
))

392 
hdac
->
In¡ªû
->
SWTRIGR
 |ð(
ušt32_t
)
DAC_SWTRIGR_SWTRIG2
;

397 
hdac
->
S‹
 = 
HAL_DAC_STATE_READY
;

400 
	`__HAL_UNLOCK
(
hdac
);

403  
HAL_OK
;

404 
	}
}

416 
HAL_StusTy³Def
 
	$HAL_DAC_StÝ
(
DAC_HªdËTy³Def
* 
hdac
, 
ušt32_t
 
ChªÃl
)

419 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
ChªÃl
));

422 
	`__HAL_DAC_DISABLE
(
hdac
, 
ChªÃl
);

425 
hdac
->
S‹
 = 
HAL_DAC_STATE_READY
;

428  
HAL_OK
;

429 
	}
}

448 
HAL_StusTy³Def
 
	$HAL_DAC_S¹_DMA
(
DAC_HªdËTy³Def
* 
hdac
, 
ušt32_t
 
ChªÃl
, ušt32_t* 
pD©a
, ušt32_ˆ
L’gth
, ušt32_ˆ
Alignm’t
)

450 
ušt32_t
 
tm´eg
 = 0;

453 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
ChªÃl
));

454 
	`as£¹_·¿m
(
	`IS_DAC_ALIGN
(
Alignm’t
));

457 
	`__HAL_LOCK
(
hdac
);

460 
hdac
->
S‹
 = 
HAL_DAC_STATE_BUSY
;

462 if(
ChªÃl
 =ð
DAC_CHANNEL_1
)

465 
hdac
->
DMA_HªdË1
->
XãrC¶tC®lback
 = 
DAC_DMACÚvC¶tCh1
;

468 
hdac
->
DMA_HªdË1
->
XãrH®fC¶tC®lback
 = 
DAC_DMAH®fCÚvC¶tCh1
;

471 
hdac
->
DMA_HªdË1
->
XãrE¼ÜC®lback
 = 
DAC_DMAE¼ÜCh1
;

474 
hdac
->
In¡ªû
->
CR
 |ð
DAC_CR_DMAEN1
;

477 
Alignm’t
)

479 
DAC_ALIGN_12B_R
:

481 
tm´eg
 = (
ušt32_t
)&
hdac
->
In¡ªû
->
DHR12R1
;

483 
DAC_ALIGN_12B_L
:

485 
tm´eg
 = (
ušt32_t
)&
hdac
->
In¡ªû
->
DHR12L1
;

487 
DAC_ALIGN_8B_R
:

489 
tm´eg
 = (
ušt32_t
)&
hdac
->
In¡ªû
->
DHR8R1
;

498 
hdac
->
DMA_HªdË2
->
XãrC¶tC®lback
 = 
DAC_DMACÚvC¶tCh2
;

501 
hdac
->
DMA_HªdË2
->
XãrH®fC¶tC®lback
 = 
DAC_DMAH®fCÚvC¶tCh2
;

504 
hdac
->
DMA_HªdË2
->
XãrE¼ÜC®lback
 = 
DAC_DMAE¼ÜCh2
;

507 
hdac
->
In¡ªû
->
CR
 |ð
DAC_CR_DMAEN2
;

510 
Alignm’t
)

512 
DAC_ALIGN_12B_R
:

514 
tm´eg
 = (
ušt32_t
)&
hdac
->
In¡ªû
->
DHR12R2
;

516 
DAC_ALIGN_12B_L
:

518 
tm´eg
 = (
ušt32_t
)&
hdac
->
In¡ªû
->
DHR12L2
;

520 
DAC_ALIGN_8B_R
:

522 
tm´eg
 = (
ušt32_t
)&
hdac
->
In¡ªû
->
DHR8R2
;

530 if(
ChªÃl
 =ð
DAC_CHANNEL_1
)

533 
	`__HAL_DAC_ENABLE_IT
(
hdac
, 
DAC_IT_DMAUDR1
);

536 
	`HAL_DMA_S¹_IT
(
hdac
->
DMA_HªdË1
, (
ušt32_t
)
pD©a
, 
tm´eg
, 
L’gth
);

541 
	`__HAL_DAC_ENABLE_IT
(
hdac
, 
DAC_IT_DMAUDR2
);

544 
	`HAL_DMA_S¹_IT
(
hdac
->
DMA_HªdË2
, (
ušt32_t
)
pD©a
, 
tm´eg
, 
L’gth
);

548 
	`__HAL_DAC_ENABLE
(
hdac
, 
ChªÃl
);

551 
	`__HAL_UNLOCK
(
hdac
);

554  
HAL_OK
;

555 
	}
}

567 
HAL_StusTy³Def
 
	$HAL_DAC_StÝ_DMA
(
DAC_HªdËTy³Def
* 
hdac
, 
ušt32_t
 
ChªÃl
)

569 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

572 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
ChªÃl
));

575 
hdac
->
In¡ªû
->
CR
 &ð~(
DAC_CR_DMAEN1
 << 
ChªÃl
);

578 
	`__HAL_DAC_DISABLE
(
hdac
, 
ChªÃl
);

582 if(
ChªÃl
 =ð
DAC_CHANNEL_1
)

584 
¡©us
 = 
	`HAL_DMA_AbÜt
(
hdac
->
DMA_HªdË1
);

588 
¡©us
 = 
	`HAL_DMA_AbÜt
(
hdac
->
DMA_HªdË2
);

592 if(
¡©us
 !ð
HAL_OK
)

595 
hdac
->
S‹
 = 
HAL_DAC_STATE_ERROR
;

600 
hdac
->
S‹
 = 
HAL_DAC_STATE_READY
;

604  
¡©us
;

605 
	}
}

617 
ušt32_t
 
	$HAL_DAC_G‘V®ue
(
DAC_HªdËTy³Def
* 
hdac
, 
ušt32_t
 
ChªÃl
)

620 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
ChªÃl
));

623 if(
ChªÃl
 =ð
DAC_CHANNEL_1
)

625  
hdac
->
In¡ªû
->
DOR1
;

629  
hdac
->
In¡ªû
->
DOR2
;

631 
	}
}

639 
	$HAL_DAC_IRQHªdËr
(
DAC_HªdËTy³Def
* 
hdac
)

642 if(
	`__HAL_DAC_GET_FLAG
(
hdac
, 
DAC_FLAG_DMAUDR1
))

645 
hdac
->
S‹
 = 
HAL_DAC_STATE_ERROR
;

648 
hdac
->
E¼ÜCode
 |ð
HAL_DAC_ERROR_DMAUNDERRUNCH1
;

651 
	`__HAL_DAC_CLEAR_FLAG
(
hdac
,
DAC_FLAG_DMAUDR1
);

654 
hdac
->
In¡ªû
->
CR
 &ð~
DAC_CR_DMAEN1
;

657 
	`HAL_DAC_DMAUnd”runC®lbackCh1
(
hdac
);

660 if(
	`__HAL_DAC_GET_FLAG
(
hdac
, 
DAC_FLAG_DMAUDR2
))

663 
hdac
->
S‹
 = 
HAL_DAC_STATE_ERROR
;

666 
hdac
->
E¼ÜCode
 |ð
HAL_DAC_ERROR_DMAUNDERRUNCH2
;

669 
	`__HAL_DAC_CLEAR_FLAG
(
hdac
,
DAC_FLAG_DMAUDR2
);

672 
hdac
->
In¡ªû
->
CR
 &ð~
DAC_CR_DMAEN2
;

675 
	`HAL_DACEx_DMAUnd”runC®lbackCh2
(
hdac
);

677 
	}
}

685 
__w—k
 
	$HAL_DAC_CÚvC¶tC®lbackCh1
(
DAC_HªdËTy³Def
* 
hdac
)

690 
	}
}

698 
__w—k
 
	$HAL_DAC_CÚvH®fC¶tC®lbackCh1
(
DAC_HªdËTy³Def
* 
hdac
)

703 
	}
}

711 
__w—k
 
	$HAL_DAC_E¼ÜC®lbackCh1
(
DAC_HªdËTy³Def
 *
hdac
)

716 
	}
}

724 
__w—k
 
	$HAL_DAC_DMAUnd”runC®lbackCh1
(
DAC_HªdËTy³Def
 *
hdac
)

729 
	}
}

761 
HAL_StusTy³Def
 
	$HAL_DAC_CÚfigChªÃl
(
DAC_HªdËTy³Def
* 
hdac
, 
DAC_ChªÃlCÚfTy³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
)

763 
ušt32_t
 
tm´eg1
 = 0, 
tm´eg2
 = 0;

766 
	`as£¹_·¿m
(
	`IS_DAC_TRIGGER
(
sCÚfig
->
DAC_Trigg”
));

767 
	`as£¹_·¿m
(
	`IS_DAC_OUTPUT_BUFFER_STATE
(
sCÚfig
->
DAC_OuutBufãr
));

768 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
ChªÃl
));

771 
	`__HAL_LOCK
(
hdac
);

774 
hdac
->
S‹
 = 
HAL_DAC_STATE_BUSY
;

777 
tm´eg1
 = 
hdac
->
In¡ªû
->
CR
;

779 
tm´eg1
 &ð~(((
ušt32_t
)(
DAC_CR_MAMP1
 | 
DAC_CR_WAVE1
 | 
DAC_CR_TSEL1
 | 
DAC_CR_TEN1
 | 
DAC_CR_BOFF1
)è<< 
ChªÃl
);

783 
tm´eg2
 = (
sCÚfig
->
DAC_Trigg”
 | sCÚfig->
DAC_OuutBufãr
);

785 
tm´eg1
 |ð
tm´eg2
 << 
ChªÃl
;

787 
hdac
->
In¡ªû
->
CR
 = 
tm´eg1
;

789 
hdac
->
In¡ªû
->
CR
 &ð~(
DAC_CR_WAVE1
 << 
ChªÃl
);

792 
hdac
->
S‹
 = 
HAL_DAC_STATE_READY
;

795 
	`__HAL_UNLOCK
(
hdac
);

798  
HAL_OK
;

799 
	}
}

817 
HAL_StusTy³Def
 
	$HAL_DAC_S‘V®ue
(
DAC_HªdËTy³Def
* 
hdac
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
Alignm’t
, ušt32_ˆ
D©a
)

819 
__IO
 
ušt32_t
 
tmp
 = 0;

822 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
ChªÃl
));

823 
	`as£¹_·¿m
(
	`IS_DAC_ALIGN
(
Alignm’t
));

824 
	`as£¹_·¿m
(
	`IS_DAC_DATA
(
D©a
));

826 
tmp
 = (
ušt32_t
)
hdac
->
In¡ªû
;

827 if(
ChªÃl
 =ð
DAC_CHANNEL_1
)

829 
tmp
 +ð
	`DAC_DHR12R1_ALIGNMENT
(
Alignm’t
);

833 
tmp
 +ð
	`DAC_DHR12R2_ALIGNMENT
(
Alignm’t
);

837 *(
__IO
 
ušt32_t
 *è
tmp
 = 
D©a
;

840  
HAL_OK
;

841 
	}
}

869 
HAL_DAC_S‹Ty³Def
 
	$HAL_DAC_G‘S‹
(
DAC_HªdËTy³Def
* 
hdac
)

872  
hdac
->
S‹
;

873 
	}
}

882 
ušt32_t
 
	$HAL_DAC_G‘E¼Ü
(
DAC_HªdËTy³Def
 *
hdac
)

884  
hdac
->
E¼ÜCode
;

885 
	}
}

897 
	$DAC_DMACÚvC¶tCh1
(
DMA_HªdËTy³Def
 *
hdma
)

899 
DAC_HªdËTy³Def
* 
hdac
 = ( DAC_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

901 
	`HAL_DAC_CÚvC¶tC®lbackCh1
(
hdac
);

903 
hdac
->
S‹
ð
HAL_DAC_STATE_READY
;

904 
	}
}

912 
	$DAC_DMAH®fCÚvC¶tCh1
(
DMA_HªdËTy³Def
 *
hdma
)

914 
DAC_HªdËTy³Def
* 
hdac
 = ( DAC_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

916 
	`HAL_DAC_CÚvH®fC¶tC®lbackCh1
(
hdac
);

917 
	}
}

925 
	$DAC_DMAE¼ÜCh1
(
DMA_HªdËTy³Def
 *
hdma
)

927 
DAC_HªdËTy³Def
* 
hdac
 = ( DAC_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

930 
hdac
->
E¼ÜCode
 |ð
HAL_DAC_ERROR_DMA
;

932 
	`HAL_DAC_E¼ÜC®lbackCh1
(
hdac
);

934 
hdac
->
S‹
ð
HAL_DAC_STATE_READY
;

935 
	}
}

941 
	gSTM32F427xx
 || 
	gSTM32F437xx
 || 
	gSTM32F429xx
 || 
	gSTM32F439xx
 ||\

942 
	gSTM32F410xx
 || 
	gSTM32F446xx
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 */

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dac_ex.c

57 
	~"¡m32f4xx_h®.h
"

68 #ifdeà
HAL_DAC_MODULE_ENABLED


70 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

71 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

72 
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
) ||\

73 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

110 
ušt32_t
 
	$HAL_DACEx_Du®G‘V®ue
(
DAC_HªdËTy³Def
* 
hdac
)

112 
ušt32_t
 
tmp
 = 0;

114 
tmp
 |ð
hdac
->
In¡ªû
->
DOR1
;

116 
tmp
 |ð
hdac
->
In¡ªû
->
DOR2
 << 16;

119  
tmp
;

120 
	}
}

145 
HAL_StusTy³Def
 
	$HAL_DACEx_TrŸngËWaveG’”©e
(
DAC_HªdËTy³Def
* 
hdac
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
Am¶™ude
)

148 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
ChªÃl
));

149 
	`as£¹_·¿m
(
	`IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
Am¶™ude
));

152 
	`__HAL_LOCK
(
hdac
);

155 
hdac
->
S‹
 = 
HAL_DAC_STATE_BUSY
;

158 
	`MODIFY_REG
(
hdac
->
In¡ªû
->
CR
, (
DAC_CR_WAVE1
 | 
DAC_CR_MAMP1
è<< 
ChªÃl
, (
DAC_CR_WAVE1_1
 | 
Am¶™ude
) << Channel);

161 
hdac
->
S‹
 = 
HAL_DAC_STATE_READY
;

164 
	`__HAL_UNLOCK
(
hdac
);

167  
HAL_OK
;

168 
	}
}

193 
HAL_StusTy³Def
 
	$HAL_DACEx_Noi£WaveG’”©e
(
DAC_HªdËTy³Def
* 
hdac
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
Am¶™ude
)

196 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
ChªÃl
));

197 
	`as£¹_·¿m
(
	`IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
Am¶™ude
));

200 
	`__HAL_LOCK
(
hdac
);

203 
hdac
->
S‹
 = 
HAL_DAC_STATE_BUSY
;

206 
	`MODIFY_REG
(
hdac
->
In¡ªû
->
CR
, (
DAC_CR_WAVE1
 | 
DAC_CR_MAMP1
è<< 
ChªÃl
, (
DAC_CR_WAVE1_0
 | 
Am¶™ude
) << Channel);

209 
hdac
->
S‹
 = 
HAL_DAC_STATE_READY
;

212 
	`__HAL_UNLOCK
(
hdac
);

215  
HAL_OK
;

216 
	}
}

233 
HAL_StusTy³Def
 
	$HAL_DACEx_Du®S‘V®ue
(
DAC_HªdËTy³Def
* 
hdac
, 
ušt32_t
 
Alignm’t
, ušt32_ˆ
D©a1
, ušt32_ˆ
D©a2
)

235 
ušt32_t
 
d©a
 = 0, 
tmp
 = 0;

238 
	`as£¹_·¿m
(
	`IS_DAC_ALIGN
(
Alignm’t
));

239 
	`as£¹_·¿m
(
	`IS_DAC_DATA
(
D©a1
));

240 
	`as£¹_·¿m
(
	`IS_DAC_DATA
(
D©a2
));

243 ià(
Alignm’t
 =ð
DAC_ALIGN_8B_R
)

245 
d©a
 = ((
ušt32_t
)
D©a2
 << 8è| 
D©a1
;

249 
d©a
 = ((
ušt32_t
)
D©a2
 << 16è| 
D©a1
;

252 
tmp
 = (
ušt32_t
)
hdac
->
In¡ªû
;

253 
tmp
 +ð
	`DAC_DHR12RD_ALIGNMENT
(
Alignm’t
);

256 *(
__IO
 
ušt32_t
 *)
tmp
 = 
d©a
;

259  
HAL_OK
;

260 
	}
}

272 
__w—k
 
	$HAL_DACEx_CÚvC¶tC®lbackCh2
(
DAC_HªdËTy³Def
* 
hdac
)

277 
	}
}

285 
__w—k
 
	$HAL_DACEx_CÚvH®fC¶tC®lbackCh2
(
DAC_HªdËTy³Def
* 
hdac
)

290 
	}
}

298 
__w—k
 
	$HAL_DACEx_E¼ÜC®lbackCh2
(
DAC_HªdËTy³Def
 *
hdac
)

303 
	}
}

311 
__w—k
 
	$HAL_DACEx_DMAUnd”runC®lbackCh2
(
DAC_HªdËTy³Def
 *
hdac
)

316 
	}
}

324 
	$DAC_DMACÚvC¶tCh2
(
DMA_HªdËTy³Def
 *
hdma
)

326 
DAC_HªdËTy³Def
* 
hdac
 = ( DAC_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

328 
	`HAL_DACEx_CÚvC¶tC®lbackCh2
(
hdac
);

330 
hdac
->
S‹
ð
HAL_DAC_STATE_READY
;

331 
	}
}

339 
	$DAC_DMAH®fCÚvC¶tCh2
(
DMA_HªdËTy³Def
 *
hdma
)

341 
DAC_HªdËTy³Def
* 
hdac
 = ( DAC_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

343 
	`HAL_DACEx_CÚvH®fC¶tC®lbackCh2
(
hdac
);

344 
	}
}

352 
	$DAC_DMAE¼ÜCh2
(
DMA_HªdËTy³Def
 *
hdma
)

354 
DAC_HªdËTy³Def
* 
hdac
 = ( DAC_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

357 
hdac
->
E¼ÜCode
 |ð
HAL_DAC_ERROR_DMA
;

359 
	`HAL_DACEx_E¼ÜC®lbackCh2
(
hdac
);

361 
hdac
->
S‹
ð
HAL_DAC_STATE_READY
;

362 
	}
}

369 
	gSTM32F427xx
 || 
	gSTM32F437xx
 || 
	gSTM32F429xx
 || 
	gSTM32F439xx
 ||\

370 
	gSTM32F410xx
 || 
	gSTM32F446xx
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 */

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dcmi.c

94 
	~"¡m32f4xx_h®.h
"

104 #ifdeà
HAL_DCMI_MODULE_ENABLED


106 #ià
defšed
(
STM32F407xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F427xx
è|| defšed(
STM32F437xx
) ||\

107 
defšed
(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

108 
	$defšed
(
STM32F479xx
)

111 
	#HAL_TIMEOUT_DCMI_STOP
 ((
ušt32_t
)1000è

	)

115 
	`DCMI_DMACÚvC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

116 
	`DCMI_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

146 
__w—k
 
HAL_StusTy³Def
 
	$HAL_DCMI_In™
(
DCMI_HªdËTy³Def
 *
hdcmi
)

149 if(
hdcmi
 =ð
NULL
)

151  
HAL_ERROR
;

155 
	`as£¹_·¿m
(
	`IS_DCMI_ALL_INSTANCE
(
hdcmi
->
In¡ªû
));

156 
	`as£¹_·¿m
(
	`IS_DCMI_PCKPOLARITY
(
hdcmi
->
In™
.
PCKPÞ¬™y
));

157 
	`as£¹_·¿m
(
	`IS_DCMI_VSPOLARITY
(
hdcmi
->
In™
.
VSPÞ¬™y
));

158 
	`as£¹_·¿m
(
	`IS_DCMI_HSPOLARITY
(
hdcmi
->
In™
.
HSPÞ¬™y
));

159 
	`as£¹_·¿m
(
	`IS_DCMI_SYNCHRO
(
hdcmi
->
In™
.
SynchroMode
));

160 
	`as£¹_·¿m
(
	`IS_DCMI_CAPTURE_RATE
(
hdcmi
->
In™
.
C­tu»R©e
));

161 
	`as£¹_·¿m
(
	`IS_DCMI_EXTENDED_DATA
(
hdcmi
->
In™
.
Ex‹ndedD©aMode
));

162 
	`as£¹_·¿m
(
	`IS_DCMI_MODE_JPEG
(
hdcmi
->
In™
.
JPEGMode
));

164 if(
hdcmi
->
S‹
 =ð
HAL_DCMI_STATE_RESET
)

167 
hdcmi
->
Lock
 = 
HAL_UNLOCKED
;

169 
	`HAL_DCMI_M¥In™
(
hdcmi
);

173 
hdcmi
->
S‹
 = 
HAL_DCMI_STATE_BUSY
;

175 
hdcmi
->
In¡ªû
->
CR
 &ð~(
DCMI_CR_PCKPOL
 | 
DCMI_CR_HSPOL
 | 
DCMI_CR_VSPOL
 | 
DCMI_CR_EDM_0
 |

176 
DCMI_CR_EDM_1
 | 
DCMI_CR_FCRC_0
 | 
DCMI_CR_FCRC_1
 | 
DCMI_CR_JPEG
 |

177 
DCMI_CR_ESS
);

178 
hdcmi
->
In¡ªû
->
CR
 |ð(
ušt32_t
)(hdcmi->
In™
.
SynchroMode
 | hdcmi->In™.
C­tu»R©e
 | \

179 
hdcmi
->
In™
.
VSPÞ¬™y
 | hdcmi->In™.
HSPÞ¬™y
 | \

180 
hdcmi
->
In™
.
PCKPÞ¬™y
 | hdcmi->In™.
Ex‹ndedD©aMode
 | \

181 
hdcmi
->
In™
.
JPEGMode
);

183 if(
hdcmi
->
In™
.
SynchroMode
 =ð
DCMI_SYNCHRO_EMBEDDED
)

185 
DCMI
->
ESCR
 = (((
ušt32_t
)
hdcmi
->
In™
.
SynüoCode
.
F¿meS¹Code
) |

186 ((
ušt32_t
)
hdcmi
->
In™
.
SynüoCode
.
LšeS¹Code
 << 8)|

187 ((
ušt32_t
)
hdcmi
->
In™
.
SynüoCode
.
LšeEndCode
 << 16) |

188 ((
ušt32_t
)
hdcmi
->
In™
.
SynüoCode
.
F¿meEndCode
 << 24));

193 
	`__HAL_DCMI_ENABLE_IT
(
hdcmi
, 
DCMI_IT_LINE
);

196 
	`__HAL_DCMI_ENABLE_IT
(
hdcmi
, 
DCMI_IT_VSYNC
);

199 
	`__HAL_DCMI_ENABLE_IT
(
hdcmi
, 
DCMI_IT_FRAME
);

202 
	`__HAL_DCMI_ENABLE_IT
(
hdcmi
, 
DCMI_IT_ERR
);

205 
	`__HAL_DCMI_ENABLE_IT
(
hdcmi
, 
DCMI_IT_OVF
);

208 
	`__HAL_DCMI_ENABLE
(
hdcmi
);

211 
hdcmi
->
E¼ÜCode
 = 
HAL_DCMI_ERROR_NONE
;

214 
hdcmi
->
S‹
 = 
HAL_DCMI_STATE_READY
;

216  
HAL_OK
;

217 
	}
}

227 
HAL_StusTy³Def
 
	$HAL_DCMI_DeIn™
(
DCMI_HªdËTy³Def
 *
hdcmi
)

230 
	`HAL_DCMI_M¥DeIn™
(
hdcmi
);

233 
hdcmi
->
E¼ÜCode
 = 
HAL_DCMI_ERROR_NONE
;

236 
hdcmi
->
S‹
 = 
HAL_DCMI_STATE_RESET
;

239 
	`__HAL_UNLOCK
(
hdcmi
);

241  
HAL_OK
;

242 
	}
}

250 
__w—k
 
	$HAL_DCMI_M¥In™
(
DCMI_HªdËTy³Def
* 
hdcmi
)

255 
	}
}

263 
__w—k
 
	$HAL_DCMI_M¥DeIn™
(
DCMI_HªdËTy³Def
* 
hdcmi
)

268 
	}
}

299 
HAL_StusTy³Def
 
	$HAL_DCMI_S¹_DMA
(
DCMI_HªdËTy³Def
* 
hdcmi
, 
ušt32_t
 
DCMI_Mode
, ušt32_ˆ
pD©a
, ušt32_ˆ
L’gth
)

302 
ušt32_t
 
SecÚdMemAdd»ss
 = 0;

305 
	`as£¹_·¿m
(
	`IS_DCMI_CAPTURE_MODE
(
DCMI_Mode
));

308 
	`__HAL_LOCK
(
hdcmi
);

311 
hdcmi
->
S‹
 = 
HAL_DCMI_STATE_BUSY
;

314 
	`as£¹_·¿m
(
	`IS_DCMI_CAPTURE_MODE
(
DCMI_Mode
));

317 
hdcmi
->
In¡ªû
->
CR
 &ð~(
DCMI_CR_CM
);

318 
hdcmi
->
In¡ªû
->
CR
 |ð(
ušt32_t
)(
DCMI_Mode
);

321 
hdcmi
->
DMA_HªdË
->
XãrC¶tC®lback
 = 
DCMI_DMACÚvC¶t
;

324 
hdcmi
->
DMA_HªdË
->
XãrE¼ÜC®lback
 = 
DCMI_DMAE¼Ü
;

326 if(
L’gth
 <= 0xFFFF)

329 
	`HAL_DMA_S¹_IT
(
hdcmi
->
DMA_HªdË
, (
ušt32_t
)&hdcmi->
In¡ªû
->
DR
, (ušt32_t)
pD©a
, 
L’gth
);

334 
hdcmi
->
DMA_HªdË
->
XãrM1C¶tC®lback
 = 
DCMI_DMACÚvC¶t
;

337 
hdcmi
->
XãrCouÁ
 = 1;

338 
hdcmi
->
XãrSize
 = 
L’gth
;

339 
hdcmi
->
pBuffPŒ
 = 
pD©a
;

342 
hdcmi
->
XãrSize
 > 0xFFFF)

344 
hdcmi
->
XãrSize
 = (hdcmi->XferSize/2);

345 
hdcmi
->
XãrCouÁ
 = hdcmi->XferCount*2;

349 
hdcmi
->
XãrCouÁ
 = (hdcmi->XferCount - 2);

350 
hdcmi
->
XãrT¿nsãrNumb”
 = hdcmi->
XãrCouÁ
;

353 
SecÚdMemAdd»ss
 = (
ušt32_t
)(
pD©a
 + (4*
hdcmi
->
XãrSize
));

356 
	`HAL_DMAEx_MuÉiBufãrS¹_IT
(
hdcmi
->
DMA_HªdË
, (
ušt32_t
)&hdcmi->
In¡ªû
->
DR
, (ušt32_t)
pD©a
, 
SecÚdMemAdd»ss
, hdcmi->
XãrSize
);

360 
DCMI
->
CR
 |ð
DCMI_CR_CAPTURE
;

363  
HAL_OK
;

364 
	}
}

372 
HAL_StusTy³Def
 
	$HAL_DCMI_StÝ
(
DCMI_HªdËTy³Def
* 
hdcmi
)

374 
ušt32_t
 
tick¡¬t
 = 0;

377 
hdcmi
->
S‹
 = 
HAL_DCMI_STATE_BUSY
;

379 
	`__HAL_DCMI_DISABLE
(
hdcmi
);

382 
DCMI
->
CR
 &ð~(
DCMI_CR_CAPTURE
);

385 
tick¡¬t
 = 
	`HAL_G‘Tick
();

388 (
hdcmi
->
In¡ªû
->
CR
 & 
DCMI_CR_CAPTURE
) != 0)

390 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HAL_TIMEOUT_DCMI_STOP
)

393 
	`__HAL_UNLOCK
(
hdcmi
);

396 
hdcmi
->
E¼ÜCode
 |ð
HAL_DCMI_ERROR_TIMEOUT
;

399 
hdcmi
->
S‹
 = 
HAL_DCMI_STATE_TIMEOUT
;

401  
HAL_TIMEOUT
;

406 
	`HAL_DMA_AbÜt
(
hdcmi
->
DMA_HªdË
);

409 
hdcmi
->
E¼ÜCode
 |ð
HAL_DCMI_ERROR_NONE
;

412 
hdcmi
->
S‹
 = 
HAL_DCMI_STATE_READY
;

415 
	`__HAL_UNLOCK
(
hdcmi
);

418  
HAL_OK
;

419 
	}
}

427 
	$HAL_DCMI_IRQHªdËr
(
DCMI_HªdËTy³Def
 *
hdcmi
)

430 if(
	`__HAL_DCMI_GET_FLAG
(
hdcmi
, 
DCMI_FLAG_ERRRI
è!ð
RESET
)

432 if(
	`__HAL_DCMI_GET_IT_SOURCE
(
hdcmi
, 
DCMI_IT_ERR
è!ð
RESET
)

435 
	`__HAL_DCMI_DISABLE_IT
(
hdcmi
, 
DCMI_IT_ERR
);

438 
	`__HAL_DCMI_CLEAR_FLAG
(
hdcmi
, 
DCMI_FLAG_ERRRI
);

441 
hdcmi
->
E¼ÜCode
 |ð
HAL_DCMI_ERROR_SYNC
;

444 
hdcmi
->
S‹
 = 
HAL_DCMI_STATE_ERROR
;

447 
	`__HAL_UNLOCK
(
hdcmi
);

450 
	`HAL_DMA_AbÜt
(
hdcmi
->
DMA_HªdË
);

453 
	`HAL_DCMI_E¼ÜC®lback
(
hdcmi
);

457 if(
	`__HAL_DCMI_GET_FLAG
(
hdcmi
, 
DCMI_FLAG_OVFRI
è!ð
RESET
)

459 if(
	`__HAL_DCMI_GET_IT_SOURCE
(
hdcmi
, 
DCMI_IT_OVF
è!ð
RESET
)

462 
	`__HAL_DCMI_DISABLE_IT
(
hdcmi
, 
DCMI_IT_OVF
);

465 
	`__HAL_DCMI_CLEAR_FLAG
(
hdcmi
, 
DCMI_FLAG_OVFRI
);

468 
hdcmi
->
E¼ÜCode
 |ð
HAL_DCMI_ERROR_OVF
;

471 
hdcmi
->
S‹
 = 
HAL_DCMI_STATE_ERROR
;

474 
	`__HAL_UNLOCK
(
hdcmi
);

477 
	`HAL_DMA_AbÜt
(
hdcmi
->
DMA_HªdË
);

480 
	`HAL_DCMI_E¼ÜC®lback
(
hdcmi
);

484 if(
	`__HAL_DCMI_GET_FLAG
(
hdcmi
, 
DCMI_FLAG_LINERI
è!ð
RESET
)

486 if(
	`__HAL_DCMI_GET_IT_SOURCE
(
hdcmi
, 
DCMI_IT_LINE
è!ð
RESET
)

489 
	`__HAL_DCMI_CLEAR_FLAG
(
hdcmi
, 
DCMI_FLAG_LINERI
);

492 
	`__HAL_UNLOCK
(
hdcmi
);

495 
	`HAL_DCMI_LšeEv’tC®lback
(
hdcmi
);

499 if(
	`__HAL_DCMI_GET_FLAG
(
hdcmi
, 
DCMI_FLAG_VSYNCRI
è!ð
RESET
)

501 if(
	`__HAL_DCMI_GET_IT_SOURCE
(
hdcmi
, 
DCMI_IT_VSYNC
è!ð
RESET
)

504 
	`__HAL_DCMI_DISABLE_IT
(
hdcmi
, 
DCMI_IT_VSYNC
);

507 
	`__HAL_DCMI_CLEAR_FLAG
(
hdcmi
, 
DCMI_FLAG_VSYNCRI
);

510 
	`__HAL_UNLOCK
(
hdcmi
);

513 
	`HAL_DCMI_VsyncEv’tC®lback
(
hdcmi
);

517 if(
	`__HAL_DCMI_GET_FLAG
(
hdcmi
, 
DCMI_FLAG_FRAMERI
è!ð
RESET
)

519 if(
	`__HAL_DCMI_GET_IT_SOURCE
(
hdcmi
, 
DCMI_IT_FRAME
è!ð
RESET
)

522 
	`__HAL_DCMI_DISABLE_IT
(
hdcmi
, 
DCMI_IT_FRAME
);

525 
	`__HAL_DCMI_CLEAR_FLAG
(
hdcmi
, 
DCMI_FLAG_FRAMERI
);

528 
	`__HAL_UNLOCK
(
hdcmi
);

531 
	`HAL_DCMI_F¿meEv’tC®lback
(
hdcmi
);

534 
	}
}

542 
__w—k
 
	$HAL_DCMI_E¼ÜC®lback
(
DCMI_HªdËTy³Def
 *
hdcmi
)

547 
	}
}

555 
__w—k
 
	$HAL_DCMI_LšeEv’tC®lback
(
DCMI_HªdËTy³Def
 *
hdcmi
)

560 
	}
}

568 
__w—k
 
	$HAL_DCMI_VsyncEv’tC®lback
(
DCMI_HªdËTy³Def
 *
hdcmi
)

573 
	}
}

581 
__w—k
 
	$HAL_DCMI_F¿meEv’tC®lback
(
DCMI_HªdËTy³Def
 *
hdcmi
)

586 
	}
}

617 
HAL_StusTy³Def
 
	$HAL_DCMI_CÚfigCROP
(
DCMI_HªdËTy³Def
 *
hdcmi
, 
ušt32_t
 
X0
, ušt32_ˆ
Y0
, ušt32_ˆ
XSize
, ušt32_ˆ
YSize
)

620 
	`__HAL_LOCK
(
hdcmi
);

623 
hdcmi
->
S‹
 = 
HAL_DCMI_STATE_BUSY
;

626 
	`as£¹_·¿m
(
	`IS_DCMI_WINDOW_COORDINATE
(
X0
));

627 
	`as£¹_·¿m
(
	`IS_DCMI_WINDOW_COORDINATE
(
YSize
));

628 
	`as£¹_·¿m
(
	`IS_DCMI_WINDOW_COORDINATE
(
XSize
));

629 
	`as£¹_·¿m
(
	`IS_DCMI_WINDOW_HEIGHT
(
Y0
));

632 
DCMI
->
CWSIZER
 = (
XSize
 | (
YSize
 << 16));

633 
DCMI
->
CWSTRTR
 = (
X0
 | (
Y0
 << 16));

636 
hdcmi
->
S‹
 = 
HAL_DCMI_STATE_READY
;

639 
	`__HAL_UNLOCK
(
hdcmi
);

641  
HAL_OK
;

642 
	}
}

650 
HAL_StusTy³Def
 
	$HAL_DCMI_Di§bËCROP
(
DCMI_HªdËTy³Def
 *
hdcmi
)

653 
	`__HAL_LOCK
(
hdcmi
);

656 
hdcmi
->
S‹
 = 
HAL_DCMI_STATE_BUSY
;

659 
DCMI
->
CR
 &ð~(
ušt32_t
)
DCMI_CR_CROP
;

662 
hdcmi
->
S‹
 = 
HAL_DCMI_STATE_READY
;

665 
	`__HAL_UNLOCK
(
hdcmi
);

667  
HAL_OK
;

668 
	}
}

676 
HAL_StusTy³Def
 
	$HAL_DCMI_EÇbËCROP
(
DCMI_HªdËTy³Def
 *
hdcmi
)

679 
	`__HAL_LOCK
(
hdcmi
);

682 
hdcmi
->
S‹
 = 
HAL_DCMI_STATE_BUSY
;

685 
DCMI
->
CR
 |ð(
ušt32_t
)
DCMI_CR_CROP
;

688 
hdcmi
->
S‹
 = 
HAL_DCMI_STATE_READY
;

691 
	`__HAL_UNLOCK
(
hdcmi
);

693  
HAL_OK
;

694 
	}
}

722 
HAL_DCMI_S‹Ty³Def
 
	$HAL_DCMI_G‘S‹
(
DCMI_HªdËTy³Def
 *
hdcmi
)

724  
hdcmi
->
S‹
;

725 
	}
}

733 
ušt32_t
 
	$HAL_DCMI_G‘E¼Ü
(
DCMI_HªdËTy³Def
 *
hdcmi
)

735  
hdcmi
->
E¼ÜCode
;

736 
	}
}

752 
	$DCMI_DMACÚvC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

754 
ušt32_t
 
tmp
 = 0;

756 
DCMI_HªdËTy³Def
* 
hdcmi
 = ( DCMI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

757 
hdcmi
->
S‹
ð
HAL_DCMI_STATE_READY
;

759 if(
hdcmi
->
XãrCouÁ
 != 0)

762 
tmp
 = ((
hdcmi
->
DMA_HªdË
->
In¡ªû
->
CR
è& 
DMA_SxCR_CT
);

763 if(((
hdcmi
->
XãrCouÁ
 % 2è=ð0è&& (
tmp
 != 0))

765 
tmp
 = 
hdcmi
->
DMA_HªdË
->
In¡ªû
->
M0AR
;

766 
	`HAL_DMAEx_ChªgeMemÜy
(
hdcmi
->
DMA_HªdË
, (
tmp
 + (8*hdcmi->
XãrSize
)), 
MEMORY0
);

767 
hdcmi
->
XãrCouÁ
--;

770 if((
hdcmi
->
DMA_HªdË
->
In¡ªû
->
CR
 & 
DMA_SxCR_CT
) == 0)

772 
tmp
 = 
hdcmi
->
DMA_HªdË
->
In¡ªû
->
M1AR
;

773 
	`HAL_DMAEx_ChªgeMemÜy
(
hdcmi
->
DMA_HªdË
, (
tmp
 + (8*hdcmi->
XãrSize
)), 
MEMORY1
);

774 
hdcmi
->
XãrCouÁ
--;

778 if((
hdcmi
->
DMA_HªdË
->
In¡ªû
->
CR
 & 
DMA_SxCR_CT
) != 0)

780 
hdcmi
->
DMA_HªdË
->
In¡ªû
->
M0AR
 = hdcmi->
pBuffPŒ
;

783 if((
hdcmi
->
DMA_HªdË
->
In¡ªû
->
CR
 & 
DMA_SxCR_CT
) == 0)

785 
tmp
 = 
hdcmi
->
pBuffPŒ
;

786 
hdcmi
->
DMA_HªdË
->
In¡ªû
->
M1AR
 = (
tmp
 + (4*hdcmi->
XãrSize
));

787 
hdcmi
->
XãrCouÁ
 = hdcmi->
XãrT¿nsãrNumb”
;

790 if(
	`__HAL_DCMI_GET_FLAG
(
hdcmi
, 
DCMI_FLAG_FRAMERI
è!ð
RESET
)

793 
	`__HAL_UNLOCK
(
hdcmi
);

796 
	`HAL_DCMI_F¿meEv’tC®lback
(
hdcmi
);

798 
	}
}

806 
	$DCMI_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

808 
DCMI_HªdËTy³Def
* 
hdcmi
 = ( DCMI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

809 
hdcmi
->
S‹
ð
HAL_DCMI_STATE_READY
;

810 
	`HAL_DCMI_E¼ÜC®lback
(
hdcmi
);

811 
	}
}

821 
	gSTM32F429xx
 || 
	gSTM32F439xx
 || 
	gSTM32F446xx
 || 
	gSTM32F469xx
 ||\

822 
	gSTM32F479xx
 */

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dcmi_ex.c

58 
	~"¡m32f4xx_h®.h
"

68 #ifdeà
HAL_DCMI_MODULE_ENABLED


70 #ià
defšed
(
STM32F407xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
) ||\

71 
defšed
(
STM32F439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

105 
HAL_StusTy³Def
 
	$HAL_DCMI_In™
(
DCMI_HªdËTy³Def
 *
hdcmi
)

108 if(
hdcmi
 =ð
NULL
)

110  
HAL_ERROR
;

114 
	`as£¹_·¿m
(
	`IS_DCMI_ALL_INSTANCE
(
hdcmi
->
In¡ªû
));

115 
	`as£¹_·¿m
(
	`IS_DCMI_PCKPOLARITY
(
hdcmi
->
In™
.
PCKPÞ¬™y
));

116 
	`as£¹_·¿m
(
	`IS_DCMI_VSPOLARITY
(
hdcmi
->
In™
.
VSPÞ¬™y
));

117 
	`as£¹_·¿m
(
	`IS_DCMI_HSPOLARITY
(
hdcmi
->
In™
.
HSPÞ¬™y
));

118 
	`as£¹_·¿m
(
	`IS_DCMI_SYNCHRO
(
hdcmi
->
In™
.
SynchroMode
));

119 
	`as£¹_·¿m
(
	`IS_DCMI_CAPTURE_RATE
(
hdcmi
->
In™
.
C­tu»R©e
));

120 
	`as£¹_·¿m
(
	`IS_DCMI_EXTENDED_DATA
(
hdcmi
->
In™
.
Ex‹ndedD©aMode
));

121 
	`as£¹_·¿m
(
	`IS_DCMI_MODE_JPEG
(
hdcmi
->
In™
.
JPEGMode
));

122 #ià
	`defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

123 
	`as£¹_·¿m
(
	`IS_DCMI_BYTE_SELECT_MODE
(
hdcmi
->
In™
.
By‹S–eùMode
));

124 
	`as£¹_·¿m
(
	`IS_DCMI_BYTE_SELECT_START
(
hdcmi
->
In™
.
By‹S–eùS¹
));

125 
	`as£¹_·¿m
(
	`IS_DCMI_LINE_SELECT_MODE
(
hdcmi
->
In™
.
LšeS–eùMode
));

126 
	`as£¹_·¿m
(
	`IS_DCMI_LINE_SELECT_START
(
hdcmi
->
In™
.
LšeS–eùS¹
));

128 if(
hdcmi
->
S‹
 =ð
HAL_DCMI_STATE_RESET
)

131 
	`HAL_DCMI_M¥In™
(
hdcmi
);

135 
hdcmi
->
S‹
 = 
HAL_DCMI_STATE_BUSY
;

137 
hdcmi
->
In¡ªû
->
CR
 &ð~(
DCMI_CR_PCKPOL
 | 
DCMI_CR_HSPOL
 | 
DCMI_CR_VSPOL
 | 
DCMI_CR_EDM_0
 |\

138 
DCMI_CR_EDM_1
 | 
DCMI_CR_FCRC_0
 | 
DCMI_CR_FCRC_1
 | 
DCMI_CR_JPEG
 |\

139 
DCMI_CR_ESS


140 #ià
	`defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

141 | 
DCMI_CR_BSM_0
 | 
DCMI_CR_BSM_1
 | 
DCMI_CR_OEBS
 |\

142 
DCMI_CR_LSM
 | 
DCMI_CR_OELS


145 
hdcmi
->
In¡ªû
->
CR
 |ð(
ušt32_t
)(hdcmi->
In™
.
SynchroMode
 | hdcmi->In™.
C­tu»R©e
 |\

146 
hdcmi
->
In™
.
VSPÞ¬™y
 | hdcmi->In™.
HSPÞ¬™y
 |\

147 
hdcmi
->
In™
.
PCKPÞ¬™y
 | hdcmi->In™.
Ex‹ndedD©aMode
 |\

148 
hdcmi
->
In™
.
JPEGMode


149 #ià
	`defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

150 | 
hdcmi
->
In™
.
By‹S–eùMode
 |\

151 
hdcmi
->
In™
.
By‹S–eùS¹
 | hdcmi->In™.
LšeS–eùMode
 |\

152 
hdcmi
->
In™
.
LšeS–eùS¹


155 if(
hdcmi
->
In™
.
SynchroMode
 =ð
DCMI_SYNCHRO_EMBEDDED
)

157 
DCMI
->
ESCR
 = (((
ušt32_t
)
hdcmi
->
In™
.
SynüoCode
.
F¿meS¹Code
) |

158 ((
ušt32_t
)
hdcmi
->
In™
.
SynüoCode
.
LšeS¹Code
 << 8)|

159 ((
ušt32_t
)
hdcmi
->
In™
.
SynüoCode
.
LšeEndCode
 << 16) |

160 ((
ušt32_t
)
hdcmi
->
In™
.
SynüoCode
.
F¿meEndCode
 << 24));

165 
	`__HAL_DCMI_ENABLE_IT
(
hdcmi
, 
DCMI_IT_LINE
);

168 
	`__HAL_DCMI_ENABLE_IT
(
hdcmi
, 
DCMI_IT_VSYNC
);

171 
	`__HAL_DCMI_ENABLE_IT
(
hdcmi
, 
DCMI_IT_FRAME
);

174 
	`__HAL_DCMI_ENABLE_IT
(
hdcmi
, 
DCMI_IT_ERR
);

177 
	`__HAL_DCMI_ENABLE_IT
(
hdcmi
, 
DCMI_IT_OVF
);

180 
	`__HAL_DCMI_ENABLE
(
hdcmi
);

183 
hdcmi
->
E¼ÜCode
 = 
HAL_DCMI_ERROR_NONE
;

186 
hdcmi
->
S‹
 = 
HAL_DCMI_STATE_READY
;

188  
HAL_OK
;

189 
	}
}

204 
	gSTM32F439xx
 || 
	gSTM32F446xx
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 */

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma.c

117 
	~"¡m32f4xx_h®.h
"

128 #ifdeà
HAL_DMA_MODULE_ENABLED


134 
__IO
 
ušt32_t
 
	mISR
;

135 
__IO
 
ušt32_t
 
	mRe£rved0
;

136 
__IO
 
ušt32_t
 
	mIFCR
;

137 } 
	tDMA_Ba£_Regi¡”s
;

144 
	#HAL_TIMEOUT_DMA_ABORT
 ((
ušt32_t
)1000è

	)

153 
DMA_S‘CÚfig
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
);

154 
ušt32_t
 
DMA_C®cBa£AndB™shiá
(
DMA_HªdËTy³Def
 *
hdma
);

190 
HAL_StusTy³Def
 
	$HAL_DMA_In™
(
DMA_HªdËTy³Def
 *
hdma
)

192 
ušt32_t
 
tmp
 = 0;

195 if(
hdma
 =ð
NULL
)

197  
HAL_ERROR
;

201 
	`as£¹_·¿m
(
	`IS_DMA_STREAM_ALL_INSTANCE
(
hdma
->
In¡ªû
));

202 
	`as£¹_·¿m
(
	`IS_DMA_CHANNEL
(
hdma
->
In™
.
ChªÃl
));

203 
	`as£¹_·¿m
(
	`IS_DMA_DIRECTION
(
hdma
->
In™
.
DœeùiÚ
));

204 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
hdma
->
In™
.
P”hInc
));

205 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_INC_STATE
(
hdma
->
In™
.
MemInc
));

206 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
hdma
->
In™
.
P”hD©aAlignm’t
));

207 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
hdma
->
In™
.
MemD©aAlignm’t
));

208 
	`as£¹_·¿m
(
	`IS_DMA_MODE
(
hdma
->
In™
.
Mode
));

209 
	`as£¹_·¿m
(
	`IS_DMA_PRIORITY
(
hdma
->
In™
.
PriÜ™y
));

210 
	`as£¹_·¿m
(
	`IS_DMA_FIFO_MODE_STATE
(
hdma
->
In™
.
FIFOMode
));

213 if(
hdma
->
In™
.
FIFOMode
 !ð
DMA_FIFOMODE_DISABLE
)

215 
	`as£¹_·¿m
(
	`IS_DMA_FIFO_THRESHOLD
(
hdma
->
In™
.
FIFOTh»shÞd
));

216 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_BURST
(
hdma
->
In™
.
MemBur¡
));

217 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_BURST
(
hdma
->
In™
.
P”hBur¡
));

221 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

224 
tmp
 = 
hdma
->
In¡ªû
->
CR
;

227 
tmp
 &ð((
ušt32_t
)~(
DMA_SxCR_CHSEL
 | 
DMA_SxCR_MBURST
 | 
DMA_SxCR_PBURST
 | \

228 
DMA_SxCR_PL
 | 
DMA_SxCR_MSIZE
 | 
DMA_SxCR_PSIZE
 | \

229 
DMA_SxCR_MINC
 | 
DMA_SxCR_PINC
 | 
DMA_SxCR_CIRC
 | \

230 
DMA_SxCR_DIR
 | 
DMA_SxCR_CT
 | 
DMA_SxCR_DBM
));

233 
tmp
 |ð
hdma
->
In™
.
ChªÃl
 | hdma->In™.
DœeùiÚ
 |

234 
hdma
->
In™
.
P”hInc
 | hdma->In™.
MemInc
 |

235 
hdma
->
In™
.
P”hD©aAlignm’t
 | hdma->In™.
MemD©aAlignm’t
 |

236 
hdma
->
In™
.
Mode
 | hdma->In™.
PriÜ™y
;

239 if(
hdma
->
In™
.
FIFOMode
 =ð
DMA_FIFOMODE_ENABLE
)

242 
tmp
 |ð
hdma
->
In™
.
MemBur¡
 | hdma->In™.
P”hBur¡
;

246 
hdma
->
In¡ªû
->
CR
 = 
tmp
;

249 
tmp
 = 
hdma
->
In¡ªû
->
FCR
;

252 
tmp
 &ð(
ušt32_t
)~(
DMA_SxFCR_DMDIS
 | 
DMA_SxFCR_FTH
);

255 
tmp
 |ð
hdma
->
In™
.
FIFOMode
;

258 if(
hdma
->
In™
.
FIFOMode
 =ð
DMA_FIFOMODE_ENABLE
)

261 
tmp
 |ð
hdma
->
In™
.
FIFOTh»shÞd
;

265 
hdma
->
In¡ªû
->
FCR
 = 
tmp
;

269 
	`DMA_C®cBa£AndB™shiá
(
hdma
);

272 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

275 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

277  
HAL_OK
;

278 
	}
}

286 
HAL_StusTy³Def
 
	$HAL_DMA_DeIn™
(
DMA_HªdËTy³Def
 *
hdma
)

288 
DMA_Ba£_Regi¡”s
 *
»gs
;

291 if(
hdma
 =ð
NULL
)

293  
HAL_ERROR
;

297 if(
hdma
->
S‹
 =ð
HAL_DMA_STATE_BUSY
)

299  
HAL_ERROR
;

303 
	`__HAL_DMA_DISABLE
(
hdma
);

306 
hdma
->
In¡ªû
->
CR
 = 0;

309 
hdma
->
In¡ªû
->
NDTR
 = 0;

312 
hdma
->
In¡ªû
->
PAR
 = 0;

315 
hdma
->
In¡ªû
->
M0AR
 = 0;

318 
hdma
->
In¡ªû
->
M1AR
 = 0;

321 
hdma
->
In¡ªû
->
FCR
 = (
ušt32_t
)0x00000021;

324 
»gs
 = (
DMA_Ba£_Regi¡”s
 *)
	`DMA_C®cBa£AndB™shiá
(
hdma
);

327 
»gs
->
IFCR
 = 0x3F << 
hdma
->
SŒ—mIndex
;

330 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

333 
hdma
->
S‹
 = 
HAL_DMA_STATE_RESET
;

336 
	`__HAL_UNLOCK
(
hdma
);

338  
HAL_OK
;

339 
	}
}

372 
HAL_StusTy³Def
 
	$HAL_DMA_S¹
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
)

375 
	`__HAL_LOCK
(
hdma
);

378 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

381 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
D©aL’gth
));

384 
	`__HAL_DMA_DISABLE
(
hdma
);

387 
	`DMA_S‘CÚfig
(
hdma
, 
SrcAdd»ss
, 
D¡Add»ss
, 
D©aL’gth
);

390 
	`__HAL_DMA_ENABLE
(
hdma
);

392  
HAL_OK
;

393 
	}
}

404 
HAL_StusTy³Def
 
	$HAL_DMA_S¹_IT
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
)

407 
	`__HAL_LOCK
(
hdma
);

410 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

413 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
D©aL’gth
));

416 
	`__HAL_DMA_DISABLE
(
hdma
);

419 
	`DMA_S‘CÚfig
(
hdma
, 
SrcAdd»ss
, 
D¡Add»ss
, 
D©aL’gth
);

422 
hdma
->
In¡ªû
->
CR
 |ð
DMA_IT_TC
 | 
DMA_IT_HT
 | 
DMA_IT_TE
 | 
DMA_IT_DME
;

423 
hdma
->
In¡ªû
->
FCR
 |ð
DMA_IT_FE
;

426 
	`__HAL_DMA_ENABLE
(
hdma
);

428  
HAL_OK
;

429 
	}
}

443 
HAL_StusTy³Def
 
	$HAL_DMA_AbÜt
(
DMA_HªdËTy³Def
 *
hdma
)

445 
ušt32_t
 
tick¡¬t
 = 0;

448 
	`__HAL_DMA_DISABLE
(
hdma
);

451 
tick¡¬t
 = 
	`HAL_G‘Tick
();

454 (
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_EN
) != 0)

457 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HAL_TIMEOUT_DMA_ABORT
)

460 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_TIMEOUT
;

463 
	`__HAL_UNLOCK
(
hdma
);

466 
hdma
->
S‹
 = 
HAL_DMA_STATE_TIMEOUT
;

468  
HAL_TIMEOUT
;

472 
	`__HAL_UNLOCK
(
hdma
);

475 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

477  
HAL_OK
;

478 
	}
}

488 
HAL_StusTy³Def
 
	$HAL_DMA_PÞlFÜT¿nsãr
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
Com¶‘eLev–
, ušt32_ˆ
Timeout
)

490 
ušt32_t
 
‹mp
, 
tmp
, 
tmp1
, 
tmp2
;

491 
ušt32_t
 
tick¡¬t
 = 0;

494 
DMA_Ba£_Regi¡”s
 *
»gs
;

496 
»gs
 = (
DMA_Ba£_Regi¡”s
 *)
hdma
->
SŒ—mBa£Add»ss
;

499 if(
Com¶‘eLev–
 =ð
HAL_DMA_FULL_TRANSFER
)

502 
‹mp
 = 
DMA_FLAG_TCIF0_4
 << 
hdma
->
SŒ—mIndex
;

507 
‹mp
 = 
DMA_FLAG_HTIF0_4
 << 
hdma
->
SŒ—mIndex
;

511 
tick¡¬t
 = 
	`HAL_G‘Tick
();

513 (
»gs
->
ISR
 & 
‹mp
è=ð
RESET
)

515 
tmp
 = 
»gs
->
ISR
 & (
DMA_FLAG_TEIF0_4
 << 
hdma
->
SŒ—mIndex
);

516 
tmp1
 = 
»gs
->
ISR
 & (
DMA_FLAG_FEIF0_4
 << 
hdma
->
SŒ—mIndex
);

517 
tmp2
 = 
»gs
->
ISR
 & (
DMA_FLAG_DMEIF0_4
 << 
hdma
->
SŒ—mIndex
);

518 if((
tmp
 !ð
RESET
è|| (
tmp1
 !ðRESETè|| (
tmp2
 != RESET))

520 if(
tmp
 !ð
RESET
)

523 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_TE
;

526 
»gs
->
IFCR
 = 
DMA_FLAG_TEIF0_4
 << 
hdma
->
SŒ—mIndex
;

528 if(
tmp1
 !ð
RESET
)

531 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_FE
;

534 
»gs
->
IFCR
 = 
DMA_FLAG_FEIF0_4
 << 
hdma
->
SŒ—mIndex
;

536 if(
tmp2
 !ð
RESET
)

539 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_DME
;

542 
»gs
->
IFCR
 = 
DMA_FLAG_DMEIF0_4
 << 
hdma
->
SŒ—mIndex
;

545 
hdma
->
S‹
ð
HAL_DMA_STATE_ERROR
;

548 
	`__HAL_UNLOCK
(
hdma
);

550  
HAL_ERROR
;

553 if(
Timeout
 !ð
HAL_MAX_DELAY
)

555 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

558 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_TIMEOUT
;

561 
hdma
->
S‹
 = 
HAL_DMA_STATE_TIMEOUT
;

564 
	`__HAL_UNLOCK
(
hdma
);

566  
HAL_TIMEOUT
;

571 if(
Com¶‘eLev–
 =ð
HAL_DMA_FULL_TRANSFER
)

574 
»gs
->
IFCR
 = (
DMA_FLAG_HTIF0_4
 | 
DMA_FLAG_TCIF0_4
è<< 
hdma
->
SŒ—mIndex
;

577 if(((
hdma
->
In¡ªû
->
CR
è& (
ušt32_t
)(
DMA_SxCR_DBM
)) != 0)

580 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CT
) == 0)

583 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY_MEM0
;

586 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CT
) != 0)

589 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY_MEM1
;

596 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY_MEM0
;

599 
	`__HAL_UNLOCK
(
hdma
);

604 
»gs
->
IFCR
 = 
DMA_FLAG_HTIF0_4
 << 
hdma
->
SŒ—mIndex
;

607 if(((
hdma
->
In¡ªû
->
CR
è& (
ušt32_t
)(
DMA_SxCR_DBM
)) != 0)

610 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CT
) == 0)

613 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY_HALF_MEM0
;

616 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CT
) != 0)

619 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY_HALF_MEM1
;

625 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY_HALF_MEM0
;

628  
HAL_OK
;

629 
	}
}

637 
	$HAL_DMA_IRQHªdËr
(
DMA_HªdËTy³Def
 *
hdma
)

640 
DMA_Ba£_Regi¡”s
 *
»gs
;

642 
»gs
 = (
DMA_Ba£_Regi¡”s
 *)
hdma
->
SŒ—mBa£Add»ss
;

645 ià((
»gs
->
ISR
 & (
DMA_FLAG_TEIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

647 if(
	`__HAL_DMA_GET_IT_SOURCE
(
hdma
, 
DMA_IT_TE
è!ð
RESET
)

650 
	`__HAL_DMA_DISABLE_IT
(
hdma
, 
DMA_IT_TE
);

653 
»gs
->
IFCR
 = 
DMA_FLAG_TEIF0_4
 << 
hdma
->
SŒ—mIndex
;

656 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_TE
;

659 
hdma
->
S‹
 = 
HAL_DMA_STATE_ERROR
;

662 
	`__HAL_UNLOCK
(
hdma
);

664 if(
hdma
->
XãrE¼ÜC®lback
 !ð
NULL
)

667 
hdma
->
	`XãrE¼ÜC®lback
(hdma);

672 ià((
»gs
->
ISR
 & (
DMA_FLAG_FEIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

674 if(
	`__HAL_DMA_GET_IT_SOURCE
(
hdma
, 
DMA_IT_FE
è!ð
RESET
)

677 
	`__HAL_DMA_DISABLE_IT
(
hdma
, 
DMA_IT_FE
);

680 
»gs
->
IFCR
 = 
DMA_FLAG_FEIF0_4
 << 
hdma
->
SŒ—mIndex
;

683 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_FE
;

686 
hdma
->
S‹
 = 
HAL_DMA_STATE_ERROR
;

689 
	`__HAL_UNLOCK
(
hdma
);

691 if(
hdma
->
XãrE¼ÜC®lback
 !ð
NULL
)

694 
hdma
->
	`XãrE¼ÜC®lback
(hdma);

699 ià((
»gs
->
ISR
 & (
DMA_FLAG_DMEIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

701 if(
	`__HAL_DMA_GET_IT_SOURCE
(
hdma
, 
DMA_IT_DME
è!ð
RESET
)

704 
	`__HAL_DMA_DISABLE_IT
(
hdma
, 
DMA_IT_DME
);

707 
»gs
->
IFCR
 = 
DMA_FLAG_DMEIF0_4
 << 
hdma
->
SŒ—mIndex
;

710 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_DME
;

713 
hdma
->
S‹
 = 
HAL_DMA_STATE_ERROR
;

716 
	`__HAL_UNLOCK
(
hdma
);

718 if(
hdma
->
XãrE¼ÜC®lback
 !ð
NULL
)

721 
hdma
->
	`XãrE¼ÜC®lback
(hdma);

726 ià((
»gs
->
ISR
 & (
DMA_FLAG_HTIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

728 if(
	`__HAL_DMA_GET_IT_SOURCE
(
hdma
, 
DMA_IT_HT
è!ð
RESET
)

731 if(((
hdma
->
In¡ªû
->
CR
è& (
ušt32_t
)(
DMA_SxCR_DBM
)) != 0)

734 
»gs
->
IFCR
 = 
DMA_FLAG_HTIF0_4
 << 
hdma
->
SŒ—mIndex
;

737 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CT
) == 0)

740 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY_HALF_MEM0
;

743 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CT
) != 0)

746 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY_HALF_MEM1
;

752 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) == 0)

755 
	`__HAL_DMA_DISABLE_IT
(
hdma
, 
DMA_IT_HT
);

758 
»gs
->
IFCR
 = 
DMA_FLAG_HTIF0_4
 << 
hdma
->
SŒ—mIndex
;

761 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY_HALF_MEM0
;

764 if(
hdma
->
XãrH®fC¶tC®lback
 !ð
NULL
)

767 
hdma
->
	`XãrH®fC¶tC®lback
(hdma);

772 ià((
»gs
->
ISR
 & (
DMA_FLAG_TCIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

774 if(
	`__HAL_DMA_GET_IT_SOURCE
(
hdma
, 
DMA_IT_TC
è!ð
RESET
)

776 if(((
hdma
->
In¡ªû
->
CR
è& (
ušt32_t
)(
DMA_SxCR_DBM
)) != 0)

779 
»gs
->
IFCR
 = 
DMA_FLAG_TCIF0_4
 << 
hdma
->
SŒ—mIndex
;

782 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CT
) == 0)

784 if(
hdma
->
XãrM1C¶tC®lback
 !ð
NULL
)

787 
hdma
->
	`XãrM1C¶tC®lback
(hdma);

791 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CT
) != 0)

793 if(
hdma
->
XãrC¶tC®lback
 !ð
NULL
)

796 
hdma
->
	`XãrC¶tC®lback
(hdma);

803 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) == 0)

806 
	`__HAL_DMA_DISABLE_IT
(
hdma
, 
DMA_IT_TC
);

809 
»gs
->
IFCR
 = 
DMA_FLAG_TCIF0_4
 << 
hdma
->
SŒ—mIndex
;

812 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_NONE
;

815 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY_MEM0
;

818 
	`__HAL_UNLOCK
(
hdma
);

820 if(
hdma
->
XãrC¶tC®lback
 !ð
NULL
)

823 
hdma
->
	`XãrC¶tC®lback
(hdma);

828 
	}
}

855 
HAL_DMA_S‹Ty³Def
 
	$HAL_DMA_G‘S‹
(
DMA_HªdËTy³Def
 *
hdma
)

857  
hdma
->
S‹
;

858 
	}
}

866 
ušt32_t
 
	$HAL_DMA_G‘E¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

868  
hdma
->
E¼ÜCode
;

869 
	}
}

892 
	$DMA_S‘CÚfig
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
)

895 
hdma
->
In¡ªû
->
CR
 &ð(
ušt32_t
)(~
DMA_SxCR_DBM
);

898 
hdma
->
In¡ªû
->
NDTR
 = 
D©aL’gth
;

901 if((
hdma
->
In™
.
DœeùiÚ
è=ð
DMA_MEMORY_TO_PERIPH
)

904 
hdma
->
In¡ªû
->
PAR
 = 
D¡Add»ss
;

907 
hdma
->
In¡ªû
->
M0AR
 = 
SrcAdd»ss
;

913 
hdma
->
In¡ªû
->
PAR
 = 
SrcAdd»ss
;

916 
hdma
->
In¡ªû
->
M0AR
 = 
D¡Add»ss
;

918 
	}
}

926 
ušt32_t
 
	$DMA_C®cBa£AndB™shiá
(
DMA_HªdËTy³Def
 *
hdma
)

928 
ušt32_t
 
¡»am_numb”
 = (((ušt32_t)
hdma
->
In¡ªû
 & 0xFF) - 16) / 24;

931 cÚ¡ 
ušt8_t
 
æagB™shiáOff£t
[8] = {0, 6, 16, 22, 0, 6, 16, 22};

932 
hdma
->
SŒ—mIndex
 = 
æagB™shiáOff£t
[
¡»am_numb”
];

934 ià(
¡»am_numb”
 > 3)

937 
hdma
->
SŒ—mBa£Add»ss
 = (((
ušt32_t
)hdma->
In¡ªû
 & (uint32_t)(~0x3FF)) + 4);

942 
hdma
->
SŒ—mBa£Add»ss
 = ((
ušt32_t
)hdma->
In¡ªû
 & (uint32_t)(~0x3FF));

945  
hdma
->
SŒ—mBa£Add»ss
;

946 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma2d.c

118 
	~"¡m32f4xx_h®.h
"

128 #ifdeà
HAL_DMA2D_MODULE_ENABLED


130 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

137 
	#HAL_TIMEOUT_DMA2D_ABORT
 ((
ušt32_t
)1000è

	)

138 
	#HAL_TIMEOUT_DMA2D_SUSPEND
 ((
ušt32_t
)1000è

	)

150 
DMA2D_S‘CÚfig
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
pd©a
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
Width
, ušt32_ˆ
Height
);

183 
HAL_StusTy³Def
 
	$HAL_DMA2D_In™
(
DMA2D_HªdËTy³Def
 *
hdma2d
)

185 
ušt32_t
 
tmp
 = 0;

188 if(
hdma2d
 =ð
NULL
)

190  
HAL_ERROR
;

194 
	`as£¹_·¿m
(
	`IS_DMA2D_ALL_INSTANCE
(
hdma2d
->
In¡ªû
));

195 
	`as£¹_·¿m
(
	`IS_DMA2D_MODE
(
hdma2d
->
In™
.
Mode
));

196 
	`as£¹_·¿m
(
	`IS_DMA2D_CMODE
(
hdma2d
->
In™
.
CÞÜMode
));

197 
	`as£¹_·¿m
(
	`IS_DMA2D_OFFSET
(
hdma2d
->
In™
.
OuutOff£t
));

199 if(
hdma2d
->
S‹
 =ð
HAL_DMA2D_STATE_RESET
)

202 
hdma2d
->
Lock
 = 
HAL_UNLOCKED
;

204 
	`HAL_DMA2D_M¥In™
(
hdma2d
);

208 
hdma2d
->
S‹
 = 
HAL_DMA2D_STATE_BUSY
;

212 
tmp
 = 
hdma2d
->
In¡ªû
->
CR
;

215 
tmp
 &ð(
ušt32_t
)~
DMA2D_CR_MODE
;

218 
tmp
 |ð
hdma2d
->
In™
.
Mode
;

221 
hdma2d
->
In¡ªû
->
CR
 = 
tmp
;

225 
tmp
 = 
hdma2d
->
In¡ªû
->
OPFCCR
;

228 
tmp
 &ð(
ušt32_t
)~
DMA2D_OPFCCR_CM
;

231 
tmp
 |ð
hdma2d
->
In™
.
CÞÜMode
;

234 
hdma2d
->
In¡ªû
->
OPFCCR
 = 
tmp
;

238 
tmp
 = 
hdma2d
->
In¡ªû
->
OOR
;

241 
tmp
 &ð(
ušt32_t
)~
DMA2D_OOR_LO
;

244 
tmp
 |ð
hdma2d
->
In™
.
OuutOff£t
;

247 
hdma2d
->
In¡ªû
->
OOR
 = 
tmp
;

250 
hdma2d
->
E¼ÜCode
 = 
HAL_DMA2D_ERROR_NONE
;

253 
hdma2d
->
S‹
 = 
HAL_DMA2D_STATE_READY
;

255  
HAL_OK
;

256 
	}
}

266 
HAL_StusTy³Def
 
	$HAL_DMA2D_DeIn™
(
DMA2D_HªdËTy³Def
 *
hdma2d
)

269 if(
hdma2d
 =ð
NULL
)

271  
HAL_ERROR
;

275 
	`HAL_DMA2D_M¥DeIn™
(
hdma2d
);

278 
hdma2d
->
E¼ÜCode
 = 
HAL_DMA2D_ERROR_NONE
;

281 
hdma2d
->
S‹
 = 
HAL_DMA2D_STATE_RESET
;

284 
	`__HAL_UNLOCK
(
hdma2d
);

286  
HAL_OK
;

287 
	}
}

295 
__w—k
 
	$HAL_DMA2D_M¥In™
(
DMA2D_HªdËTy³Def
* 
hdma2d
)

300 
	}
}

308 
__w—k
 
	$HAL_DMA2D_M¥DeIn™
(
DMA2D_HªdËTy³Def
* 
hdma2d
)

313 
	}
}

358 
HAL_StusTy³Def
 
	$HAL_DMA2D_S¹
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
pd©a
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
Width
, ušt32_ˆ
Height
)

361 
	`__HAL_LOCK
(
hdma2d
);

364 
hdma2d
->
S‹
 = 
HAL_DMA2D_STATE_BUSY
;

367 
	`as£¹_·¿m
(
	`IS_DMA2D_LINE
(
Height
));

368 
	`as£¹_·¿m
(
	`IS_DMA2D_PIXEL
(
Width
));

371 
	`__HAL_DMA2D_DISABLE
(
hdma2d
);

374 
	`DMA2D_S‘CÚfig
(
hdma2d
, 
pd©a
, 
D¡Add»ss
, 
Width
, 
Height
);

377 
	`__HAL_DMA2D_ENABLE
(
hdma2d
);

379  
HAL_OK
;

380 
	}
}

395 
HAL_StusTy³Def
 
	$HAL_DMA2D_S¹_IT
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
pd©a
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
Width
, ušt32_ˆ
Height
)

398 
	`__HAL_LOCK
(
hdma2d
);

401 
hdma2d
->
S‹
 = 
HAL_DMA2D_STATE_BUSY
;

404 
	`as£¹_·¿m
(
	`IS_DMA2D_LINE
(
Height
));

405 
	`as£¹_·¿m
(
	`IS_DMA2D_PIXEL
(
Width
));

408 
	`__HAL_DMA2D_DISABLE
(
hdma2d
);

411 
	`DMA2D_S‘CÚfig
(
hdma2d
, 
pd©a
, 
D¡Add»ss
, 
Width
, 
Height
);

414 
	`__HAL_DMA2D_ENABLE_IT
(
hdma2d
, 
DMA2D_IT_TC
);

417 
	`__HAL_DMA2D_ENABLE_IT
(
hdma2d
, 
DMA2D_IT_TE
);

420 
	`__HAL_DMA2D_ENABLE
(
hdma2d
);

423 
	`__HAL_DMA2D_ENABLE_IT
(
hdma2d
, 
DMA2D_IT_CE
);

425  
HAL_OK
;

426 
	}
}

439 
HAL_StusTy³Def
 
	$HAL_DMA2D_BËndšgS¹
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
SrcAdd»ss1
, ušt32_ˆ
SrcAdd»ss2
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
Width
, ušt32_ˆ
Height
)

442 
	`__HAL_LOCK
(
hdma2d
);

445 
hdma2d
->
S‹
 = 
HAL_DMA2D_STATE_BUSY
;

448 
	`as£¹_·¿m
(
	`IS_DMA2D_LINE
(
Height
));

449 
	`as£¹_·¿m
(
	`IS_DMA2D_PIXEL
(
Width
));

452 
	`__HAL_DMA2D_DISABLE
(
hdma2d
);

455 
hdma2d
->
In¡ªû
->
BGMAR
 = 
SrcAdd»ss2
;

458 
	`DMA2D_S‘CÚfig
(
hdma2d
, 
SrcAdd»ss1
, 
D¡Add»ss
, 
Width
, 
Height
);

461 
	`__HAL_DMA2D_ENABLE
(
hdma2d
);

463  
HAL_OK
;

464 
	}
}

477 
HAL_StusTy³Def
 
	$HAL_DMA2D_BËndšgS¹_IT
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
SrcAdd»ss1
, ušt32_ˆ
SrcAdd»ss2
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
Width
, ušt32_ˆ
Height
)

480 
	`__HAL_LOCK
(
hdma2d
);

483 
hdma2d
->
S‹
 = 
HAL_DMA2D_STATE_BUSY
;

486 
	`as£¹_·¿m
(
	`IS_DMA2D_LINE
(
Height
));

487 
	`as£¹_·¿m
(
	`IS_DMA2D_PIXEL
(
Width
));

490 
	`__HAL_DMA2D_DISABLE
(
hdma2d
);

493 
hdma2d
->
In¡ªû
->
BGMAR
 = 
SrcAdd»ss2
;

496 
	`DMA2D_S‘CÚfig
(
hdma2d
, 
SrcAdd»ss1
, 
D¡Add»ss
, 
Width
, 
Height
);

499 
	`__HAL_DMA2D_ENABLE_IT
(
hdma2d
, 
DMA2D_IT_CE
);

502 
	`__HAL_DMA2D_ENABLE_IT
(
hdma2d
, 
DMA2D_IT_TC
);

505 
	`__HAL_DMA2D_ENABLE_IT
(
hdma2d
, 
DMA2D_IT_TE
);

508 
	`__HAL_DMA2D_ENABLE
(
hdma2d
);

510  
HAL_OK
;

511 
	}
}

519 
HAL_StusTy³Def
 
	$HAL_DMA2D_AbÜt
(
DMA2D_HªdËTy³Def
 *
hdma2d
)

521 
ušt32_t
 
tick¡¬t
 = 0;

524 
	`__HAL_DMA2D_DISABLE
(
hdma2d
);

527 
tick¡¬t
 = 
	`HAL_G‘Tick
();

530 (
hdma2d
->
In¡ªû
->
CR
 & 
DMA2D_CR_START
) != 0)

532 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HAL_TIMEOUT_DMA2D_ABORT
)

535 
hdma2d
->
E¼ÜCode
 |ð
HAL_DMA2D_ERROR_TIMEOUT
;

538 
hdma2d
->
S‹
ð
HAL_DMA2D_STATE_TIMEOUT
;

541 
	`__HAL_UNLOCK
(
hdma2d
);

543  
HAL_TIMEOUT
;

547 
	`__HAL_UNLOCK
(
hdma2d
);

550 
hdma2d
->
S‹
 = 
HAL_DMA2D_STATE_READY
;

552  
HAL_OK
;

553 
	}
}

561 
HAL_StusTy³Def
 
	$HAL_DMA2D_Su¥’d
(
DMA2D_HªdËTy³Def
 *
hdma2d
)

563 
ušt32_t
 
tick¡¬t
 = 0;

566 
hdma2d
->
In¡ªû
->
CR
 |ð
DMA2D_CR_SUSP
;

569 
tick¡¬t
 = 
	`HAL_G‘Tick
();

572 (
hdma2d
->
In¡ªû
->
CR
 & 
DMA2D_CR_SUSP
) != DMA2D_CR_SUSP)

574 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HAL_TIMEOUT_DMA2D_SUSPEND
)

577 
hdma2d
->
E¼ÜCode
 |ð
HAL_DMA2D_ERROR_TIMEOUT
;

580 
hdma2d
->
S‹
ð
HAL_DMA2D_STATE_TIMEOUT
;

582  
HAL_TIMEOUT
;

586 
hdma2d
->
S‹
 = 
HAL_DMA2D_STATE_SUSPEND
;

588  
HAL_OK
;

589 
	}
}

597 
HAL_StusTy³Def
 
	$HAL_DMA2D_Resume
(
DMA2D_HªdËTy³Def
 *
hdma2d
)

600 
hdma2d
->
In¡ªû
->
CR
 &ð~
DMA2D_CR_SUSP
;

603 
hdma2d
->
S‹
 = 
HAL_DMA2D_STATE_BUSY
;

605  
HAL_OK
;

606 
	}
}

615 
HAL_StusTy³Def
 
	$HAL_DMA2D_PÞlFÜT¿nsãr
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
Timeout
)

617 
ušt32_t
 
tmp
, 
tmp1
;

618 
ušt32_t
 
tick¡¬t
 = 0;

621 if((
hdma2d
->
In¡ªû
->
CR
 & 
DMA2D_CR_START
) != 0)

624 
tick¡¬t
 = 
	`HAL_G‘Tick
();

626 
	`__HAL_DMA2D_GET_FLAG
(
hdma2d
, 
DMA2D_FLAG_TC
è=ð
RESET
)

628 
tmp
 = 
	`__HAL_DMA2D_GET_FLAG
(
hdma2d
, 
DMA2D_FLAG_CE
);

629 
tmp1
 = 
	`__HAL_DMA2D_GET_FLAG
(
hdma2d
, 
DMA2D_FLAG_TE
);

631 if((
tmp
 !ð
RESET
è|| (
tmp1
 != RESET))

634 
	`__HAL_DMA2D_CLEAR_FLAG
(
hdma2d
, 
DMA2D_FLAG_CE
);

635 
	`__HAL_DMA2D_CLEAR_FLAG
(
hdma2d
, 
DMA2D_FLAG_TE
);

638 
hdma2d
->
S‹
ð
HAL_DMA2D_STATE_ERROR
;

641 
	`__HAL_UNLOCK
(
hdma2d
);

643  
HAL_ERROR
;

646 if(
Timeout
 !ð
HAL_MAX_DELAY
)

648 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

651 
	`__HAL_UNLOCK
(
hdma2d
);

654 
hdma2d
->
E¼ÜCode
 |ð
HAL_DMA2D_ERROR_TIMEOUT
;

657 
hdma2d
->
S‹
ð
HAL_DMA2D_STATE_TIMEOUT
;

659  
HAL_TIMEOUT
;

665 if((
hdma2d
->
In¡ªû
->
FGPFCCR
 & 
DMA2D_FGPFCCR_START
) != 0)

668 
tick¡¬t
 = 
	`HAL_G‘Tick
();

670 
	`__HAL_DMA2D_GET_FLAG
(
hdma2d
, 
DMA2D_FLAG_CTC
è=ð
RESET
)

672 if((
	`__HAL_DMA2D_GET_FLAG
(
hdma2d
, 
DMA2D_FLAG_CAE
è!ð
RESET
))

675 
	`__HAL_DMA2D_CLEAR_FLAG
(
hdma2d
, 
DMA2D_FLAG_CAE
);

678 
hdma2d
->
S‹
ð
HAL_DMA2D_STATE_ERROR
;

680  
HAL_ERROR
;

683 if(
Timeout
 !ð
HAL_MAX_DELAY
)

685 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

688 
hdma2d
->
E¼ÜCode
 |ð
HAL_DMA2D_ERROR_TIMEOUT
;

691 
hdma2d
->
S‹
ð
HAL_DMA2D_STATE_TIMEOUT
;

693  
HAL_TIMEOUT
;

699 
	`__HAL_DMA2D_CLEAR_FLAG
(
hdma2d
, 
DMA2D_FLAG_TC
);

702 
	`__HAL_DMA2D_CLEAR_FLAG
(
hdma2d
, 
DMA2D_FLAG_CTC
);

705 
hdma2d
->
S‹
 = 
HAL_DMA2D_STATE_READY
;

708 
	`__HAL_UNLOCK
(
hdma2d
);

710  
HAL_OK
;

711 
	}
}

718 
	$HAL_DMA2D_IRQHªdËr
(
DMA2D_HªdËTy³Def
 *
hdma2d
)

721 if(
	`__HAL_DMA2D_GET_FLAG
(
hdma2d
, 
DMA2D_FLAG_TE
è!ð
RESET
)

723 if(
	`__HAL_DMA2D_GET_IT_SOURCE
(
hdma2d
, 
DMA2D_IT_TE
è!ð
RESET
)

726 
	`__HAL_DMA2D_DISABLE_IT
(
hdma2d
, 
DMA2D_IT_TE
);

729 
hdma2d
->
E¼ÜCode
 |ð
HAL_DMA2D_ERROR_TE
;

732 
	`__HAL_DMA2D_CLEAR_FLAG
(
hdma2d
, 
DMA2D_FLAG_TE
);

735 
hdma2d
->
S‹
 = 
HAL_DMA2D_STATE_ERROR
;

738 
	`__HAL_UNLOCK
(
hdma2d
);

740 if(
hdma2d
->
XãrE¼ÜC®lback
 !ð
NULL
)

743 
hdma2d
->
	`XãrE¼ÜC®lback
(hdma2d);

748 if(
	`__HAL_DMA2D_GET_FLAG
(
hdma2d
, 
DMA2D_FLAG_CE
è!ð
RESET
)

750 if(
	`__HAL_DMA2D_GET_IT_SOURCE
(
hdma2d
, 
DMA2D_IT_CE
è!ð
RESET
)

753 
	`__HAL_DMA2D_DISABLE_IT
(
hdma2d
, 
DMA2D_IT_CE
);

756 
	`__HAL_DMA2D_CLEAR_FLAG
(
hdma2d
, 
DMA2D_FLAG_CE
);

759 
hdma2d
->
E¼ÜCode
 |ð
HAL_DMA2D_ERROR_CE
;

762 
hdma2d
->
S‹
 = 
HAL_DMA2D_STATE_ERROR
;

765 
	`__HAL_UNLOCK
(
hdma2d
);

767 if(
hdma2d
->
XãrE¼ÜC®lback
 !ð
NULL
)

770 
hdma2d
->
	`XãrE¼ÜC®lback
(hdma2d);

775 if(
	`__HAL_DMA2D_GET_FLAG
(
hdma2d
, 
DMA2D_FLAG_TC
è!ð
RESET
)

777 if(
	`__HAL_DMA2D_GET_IT_SOURCE
(
hdma2d
, 
DMA2D_IT_TC
è!ð
RESET
)

780 
	`__HAL_DMA2D_DISABLE_IT
(
hdma2d
, 
DMA2D_IT_TC
);

783 
	`__HAL_DMA2D_CLEAR_FLAG
(
hdma2d
, 
DMA2D_FLAG_TC
);

786 
hdma2d
->
E¼ÜCode
 |ð
HAL_DMA2D_ERROR_NONE
;

789 
hdma2d
->
S‹
 = 
HAL_DMA2D_STATE_READY
;

792 
	`__HAL_UNLOCK
(
hdma2d
);

794 if(
hdma2d
->
XãrC¶tC®lback
 !ð
NULL
)

797 
hdma2d
->
	`XãrC¶tC®lback
(hdma2d);

801 
	}
}

834 
HAL_StusTy³Def
 
	$HAL_DMA2D_CÚfigLay”
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
Lay”Idx
)

836 
DMA2D_Lay”CfgTy³Def
 *
pLay”Cfg
 = &
hdma2d
->
Lay”Cfg
[
Lay”Idx
];

838 
ušt32_t
 
tmp
 = 0;

841 
	`__HAL_LOCK
(
hdma2d
);

844 
hdma2d
->
S‹
 = 
HAL_DMA2D_STATE_BUSY
;

847 
	`as£¹_·¿m
(
	`IS_DMA2D_LAYER
(
Lay”Idx
));

848 
	`as£¹_·¿m
(
	`IS_DMA2D_OFFSET
(
pLay”Cfg
->
IÅutOff£t
));

849 if(
hdma2d
->
In™
.
Mode
 !ð
DMA2D_R2M
)

851 
	`as£¹_·¿m
(
	`IS_DMA2D_INPUT_COLOR_MODE
(
pLay”Cfg
->
IÅutCÞÜMode
));

852 if(
hdma2d
->
In™
.
Mode
 !ð
DMA2D_M2M
)

854 
	`as£¹_·¿m
(
	`IS_DMA2D_ALPHA_MODE
(
pLay”Cfg
->
AÍhaMode
));

859 if(
Lay”Idx
 == 0)

863 
tmp
 = 
hdma2d
->
In¡ªû
->
BGPFCCR
;

866 
tmp
 &ð(
ušt32_t
)~(
DMA2D_BGPFCCR_CM
 | 
DMA2D_BGPFCCR_AM
 | 
DMA2D_BGPFCCR_ALPHA
);

868 ià((
pLay”Cfg
->
IÅutCÞÜMode
 =ð
CM_A4
è|| (pLay”Cfg->IÅutCÞÜMod=ð
CM_A8
))

871 
tmp
 |ð(
pLay”Cfg
->
IÅutCÞÜMode
 | (pLay”Cfg->
AÍhaMode
 << 16è| (ÕLay”Cfg->
IÅutAÍha
) & 0xFF000000));

876 
tmp
 |ð(
pLay”Cfg
->
IÅutCÞÜMode
 | (pLay”Cfg->
AÍhaMode
 << 16è| (pLay”Cfg->
IÅutAÍha
 << 24));

880 
hdma2d
->
In¡ªû
->
BGPFCCR
 = 
tmp
;

884 
tmp
 = 
hdma2d
->
In¡ªû
->
BGOR
;

887 
tmp
 &ð(
ušt32_t
)~
DMA2D_BGOR_LO
;

890 
tmp
 |ð
pLay”Cfg
->
IÅutOff£t
;

893 
hdma2d
->
In¡ªû
->
BGOR
 = 
tmp
;

895 ià((
pLay”Cfg
->
IÅutCÞÜMode
 =ð
CM_A4
è|| (pLay”Cfg->IÅutCÞÜMod=ð
CM_A8
))

898 
tmp
 = ((
pLay”Cfg
->
IÅutAÍha
) & 0x00FFFFFF);

901 
hdma2d
->
In¡ªû
->
BGCOLR
 = 
tmp
;

909 
tmp
 = 
hdma2d
->
In¡ªû
->
FGPFCCR
;

912 
tmp
 &ð(
ušt32_t
)~(
DMA2D_FGPFCCR_CM
 | 
DMA2D_FGPFCCR_AM
 | 
DMA2D_FGPFCCR_ALPHA
);

914 ià((
pLay”Cfg
->
IÅutCÞÜMode
 =ð
CM_A4
è|| (pLay”Cfg->IÅutCÞÜMod=ð
CM_A8
))

917 
tmp
 |ð(
pLay”Cfg
->
IÅutCÞÜMode
 | (pLay”Cfg->
AÍhaMode
 << 16è| (ÕLay”Cfg->
IÅutAÍha
) & 0xFF000000));

922 
tmp
 |ð(
pLay”Cfg
->
IÅutCÞÜMode
 | (pLay”Cfg->
AÍhaMode
 << 16è| (pLay”Cfg->
IÅutAÍha
 << 24));

926 
hdma2d
->
In¡ªû
->
FGPFCCR
 = 
tmp
;

930 
tmp
 = 
hdma2d
->
In¡ªû
->
FGOR
;

933 
tmp
 &ð(
ušt32_t
)~
DMA2D_FGOR_LO
;

936 
tmp
 |ð
pLay”Cfg
->
IÅutOff£t
;

939 
hdma2d
->
In¡ªû
->
FGOR
 = 
tmp
;

941 ià((
pLay”Cfg
->
IÅutCÞÜMode
 =ð
CM_A4
è|| (pLay”Cfg->IÅutCÞÜMod=ð
CM_A8
))

944 
tmp
 = ((
pLay”Cfg
->
IÅutAÍha
) & 0x00FFFFFF);

947 
hdma2d
->
In¡ªû
->
FGCOLR
 = 
tmp
;

951 
hdma2d
->
S‹
 = 
HAL_DMA2D_STATE_READY
;

954 
	`__HAL_UNLOCK
(
hdma2d
);

956  
HAL_OK
;

957 
	}
}

970 
HAL_StusTy³Def
 
	$HAL_DMA2D_CÚfigCLUT
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
DMA2D_CLUTCfgTy³Def
 
CLUTCfg
, 
ušt32_t
 
Lay”Idx
)

972 
ušt32_t
 
tmp
 = 0, 
tmp1
 = 0;

975 
	`as£¹_·¿m
(
	`IS_DMA2D_LAYER
(
Lay”Idx
));

976 
	`as£¹_·¿m
(
	`IS_DMA2D_CLUT_CM
(
CLUTCfg
.
CLUTCÞÜMode
));

977 
	`as£¹_·¿m
(
	`IS_DMA2D_CLUT_SIZE
(
CLUTCfg
.
Size
));

980 if(
Lay”Idx
 == 0)

983 
tmp
 = 
hdma2d
->
In¡ªû
->
BGCMAR
;

986 
tmp
 &ð(
ušt32_t
)~
DMA2D_BGCMAR_MA
;

989 
tmp
 |ð(
ušt32_t
)
CLUTCfg
.
pCLUT
;

992 
hdma2d
->
In¡ªû
->
BGCMAR
 = 
tmp
;

995 
tmp
 = 
hdma2d
->
In¡ªû
->
BGPFCCR
;

998 
tmp
 &ð(
ušt32_t
)~(
DMA2D_BGPFCCR_CS
 | 
DMA2D_BGPFCCR_CCM
);

1001 
tmp1
 = 
CLUTCfg
.
Size
 << 16;

1004 
tmp
 |ð(
CLUTCfg
.
CLUTCÞÜMode
 | 
tmp1
);

1007 
hdma2d
->
In¡ªû
->
BGPFCCR
 = 
tmp
;

1013 
tmp
 = 
hdma2d
->
In¡ªû
->
FGCMAR
;

1016 
tmp
 &ð(
ušt32_t
)~
DMA2D_FGCMAR_MA
;

1019 
tmp
 |ð(
ušt32_t
)
CLUTCfg
.
pCLUT
;

1022 
hdma2d
->
In¡ªû
->
FGCMAR
 = 
tmp
;

1025 
tmp
 = 
hdma2d
->
In¡ªû
->
FGPFCCR
;

1028 
tmp
 &ð(
ušt32_t
)~(
DMA2D_FGPFCCR_CS
 | 
DMA2D_FGPFCCR_CCM
);

1031 
tmp1
 = 
CLUTCfg
.
Size
 << 8;

1034 
tmp
 |ð(
CLUTCfg
.
CLUTCÞÜMode
 | 
tmp1
);

1037 
hdma2d
->
In¡ªû
->
FGPFCCR
 = 
tmp
;

1040  
HAL_OK
;

1041 
	}
}

1052 
HAL_StusTy³Def
 
	$HAL_DMA2D_EÇbËCLUT
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
Lay”Idx
)

1055 
	`as£¹_·¿m
(
	`IS_DMA2D_LAYER
(
Lay”Idx
));

1057 if(
Lay”Idx
 == 0)

1060 
hdma2d
->
In¡ªû
->
BGPFCCR
 |ð
DMA2D_BGPFCCR_START
;

1065 
hdma2d
->
In¡ªû
->
FGPFCCR
 |ð
DMA2D_FGPFCCR_START
;

1068  
HAL_OK
;

1069 
	}
}

1080 
HAL_StusTy³Def
 
	$HAL_DMA2D_Di§bËCLUT
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
Lay”Idx
)

1083 
	`as£¹_·¿m
(
	`IS_DMA2D_LAYER
(
Lay”Idx
));

1085 if(
Lay”Idx
 == 0)

1088 
hdma2d
->
In¡ªû
->
BGPFCCR
 &ð~
DMA2D_BGPFCCR_START
;

1093 
hdma2d
->
In¡ªû
->
FGPFCCR
 &ð~
DMA2D_FGPFCCR_START
;

1096  
HAL_OK
;

1097 
	}
}

1107 
HAL_StusTy³Def
 
	$HAL_DMA2D_Prog¿mLšeEv’t
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
Lše
)

1110 
	`__HAL_LOCK
(
hdma2d
);

1113 
hdma2d
->
S‹
 = 
HAL_DMA2D_STATE_BUSY
;

1116 
	`as£¹_·¿m
(
	`IS_DMA2D_LšeW©”m¬k
(
Lše
));

1119 
DMA2D
->
LWR
 = (
ušt32_t
)
Lše
;

1122 
hdma2d
->
S‹
 = 
HAL_DMA2D_STATE_READY
;

1125 
	`__HAL_UNLOCK
(
hdma2d
);

1127  
HAL_OK
;

1128 
	}
}

1156 
HAL_DMA2D_S‹Ty³Def
 
	$HAL_DMA2D_G‘S‹
(
DMA2D_HªdËTy³Def
 *
hdma2d
)

1158  
hdma2d
->
S‹
;

1159 
	}
}

1167 
ušt32_t
 
	$HAL_DMA2D_G‘E¼Ü
(
DMA2D_HªdËTy³Def
 *
hdma2d
)

1169  
hdma2d
->
E¼ÜCode
;

1170 
	}
}

1187 
	$DMA2D_S‘CÚfig
(
DMA2D_HªdËTy³Def
 *
hdma2d
, 
ušt32_t
 
pd©a
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
Width
, ušt32_ˆ
Height
)

1189 
ušt32_t
 
tmp
 = 0;

1190 
ušt32_t
 
tmp1
 = 0;

1191 
ušt32_t
 
tmp2
 = 0;

1192 
ušt32_t
 
tmp3
 = 0;

1193 
ušt32_t
 
tmp4
 = 0;

1195 
tmp
 = 
Width
 << 16;

1198 
hdma2d
->
In¡ªû
->
NLR
 = (
Height
 | 
tmp
);

1201 
hdma2d
->
In¡ªû
->
OMAR
 = 
D¡Add»ss
;

1204 ià(
hdma2d
->
In™
.
Mode
 =ð
DMA2D_R2M
)

1206 
tmp1
 = 
pd©a
 & 
DMA2D_OCOLR_ALPHA_1
;

1207 
tmp2
 = 
pd©a
 & 
DMA2D_OCOLR_RED_1
;

1208 
tmp3
 = 
pd©a
 & 
DMA2D_OCOLR_GREEN_1
;

1209 
tmp4
 = 
pd©a
 & 
DMA2D_OCOLR_BLUE_1
;

1212 ià(
hdma2d
->
In™
.
CÞÜMode
 =ð
DMA2D_ARGB8888
)

1214 
tmp
 = (
tmp3
 | 
tmp2
 | 
tmp1
| 
tmp4
);

1216 ià(
hdma2d
->
In™
.
CÞÜMode
 =ð
DMA2D_RGB888
)

1218 
tmp
 = (
tmp3
 | 
tmp2
 | 
tmp4
);

1220 ià(
hdma2d
->
In™
.
CÞÜMode
 =ð
DMA2D_RGB565
)

1222 
tmp2
 = (tmp2 >> 19);

1223 
tmp3
 = (tmp3 >> 10);

1224 
tmp4
 = (tmp4 >> 3 );

1225 
tmp
 = ((
tmp3
 << 5è| (
tmp2
 << 11è| 
tmp4
);

1227 ià(
hdma2d
->
In™
.
CÞÜMode
 =ð
DMA2D_ARGB1555
)

1229 
tmp1
 = (tmp1 >> 31);

1230 
tmp2
 = (tmp2 >> 19);

1231 
tmp3
 = (tmp3 >> 11);

1232 
tmp4
 = (tmp4 >> 3 );

1233 
tmp
 = ((
tmp3
 << 5è| (
tmp2
 << 10è| (
tmp1
 << 15è| 
tmp4
);

1237 
tmp1
 = (tmp1 >> 28);

1238 
tmp2
 = (tmp2 >> 20);

1239 
tmp3
 = (tmp3 >> 12);

1240 
tmp4
 = (tmp4 >> 4 );

1241 
tmp
 = ((
tmp3
 << 4è| (
tmp2
 << 8è| (
tmp1
 << 12è| 
tmp4
);

1244 
hdma2d
->
In¡ªû
->
OCOLR
 = 
tmp
;

1249 
hdma2d
->
In¡ªû
->
FGMAR
 = 
pd©a
;

1251 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma_ex.c

58 
	~"¡m32f4xx_h®.h
"

69 #ifdeà
HAL_DMA_MODULE_ENABLED


79 
DMA_MuÉiBufãrS‘CÚfig
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
);

119 
HAL_StusTy³Def
 
	$HAL_DMAEx_MuÉiBufãrS¹
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
SecÚdMemAdd»ss
, ušt32_ˆ
D©aL’gth
)

122 
	`__HAL_LOCK
(
hdma
);

125 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CT
) == 0)

127 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY_MEM0
;

130 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CT
) != 0)

132 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY_MEM1
;

136 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
D©aL’gth
));

139 
	`__HAL_DMA_DISABLE
(
hdma
);

142 
hdma
->
In¡ªû
->
CR
 |ð(
ušt32_t
)
DMA_SxCR_DBM
;

145 
hdma
->
In¡ªû
->
M1AR
 = 
SecÚdMemAdd»ss
;

148 
	`DMA_MuÉiBufãrS‘CÚfig
(
hdma
, 
SrcAdd»ss
, 
D¡Add»ss
, 
D©aL’gth
);

151 
	`__HAL_DMA_ENABLE
(
hdma
);

153  
HAL_OK
;

154 
	}
}

166 
HAL_StusTy³Def
 
	$HAL_DMAEx_MuÉiBufãrS¹_IT
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
SecÚdMemAdd»ss
, ušt32_ˆ
D©aL’gth
)

169 
	`__HAL_LOCK
(
hdma
);

172 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CT
) == 0)

174 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY_MEM0
;

177 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CT
) != 0)

179 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY_MEM1
;

183 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
D©aL’gth
));

186 
	`__HAL_DMA_DISABLE
(
hdma
);

189 
hdma
->
In¡ªû
->
CR
 |ð(
ušt32_t
)
DMA_SxCR_DBM
;

192 
hdma
->
In¡ªû
->
M1AR
 = 
SecÚdMemAdd»ss
;

195 
	`DMA_MuÉiBufãrS‘CÚfig
(
hdma
, 
SrcAdd»ss
, 
D¡Add»ss
, 
D©aL’gth
);

198 
	`__HAL_DMA_ENABLE_IT
(
hdma
, 
DMA_IT_TC
);

201 
	`__HAL_DMA_ENABLE_IT
(
hdma
, 
DMA_IT_HT
);

204 
	`__HAL_DMA_ENABLE_IT
(
hdma
, 
DMA_IT_TE
);

207 
	`__HAL_DMA_ENABLE_IT
(
hdma
, 
DMA_IT_FE
);

210 
	`__HAL_DMA_ENABLE_IT
(
hdma
, 
DMA_IT_DME
);

213 
	`__HAL_DMA_ENABLE
(
hdma
);

215  
HAL_OK
;

216 
	}
}

232 
HAL_StusTy³Def
 
	$HAL_DMAEx_ChªgeMemÜy
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
Add»ss
, 
HAL_DMA_MemÜyTy³Def
 
memÜy
)

234 if(
memÜy
 =ð
MEMORY0
)

237 
hdma
->
In¡ªû
->
M0AR
 = 
Add»ss
;

242 
hdma
->
In¡ªû
->
M1AR
 = 
Add»ss
;

245  
HAL_OK
;

246 
	}
}

269 
	$DMA_MuÉiBufãrS‘CÚfig
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
)

272 
hdma
->
In¡ªû
->
NDTR
 = 
D©aL’gth
;

275 if((
hdma
->
In™
.
DœeùiÚ
è=ð
DMA_MEMORY_TO_PERIPH
)

278 
hdma
->
In¡ªû
->
PAR
 = 
D¡Add»ss
;

281 
hdma
->
In¡ªû
->
M0AR
 = 
SrcAdd»ss
;

287 
hdma
->
In¡ªû
->
PAR
 = 
SrcAdd»ss
;

290 
hdma
->
In¡ªû
->
M0AR
 = 
D¡Add»ss
;

292 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dsi.c

45 
	~"¡m32f4xx_h®.h
"

54 #ifdeà
HAL_DSI_MODULE_ENABLED


56 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

63 
	#DSI_TIMEOUT_VALUE
 ((
ušt32_t
)1000è

	)

65 
	#DSI_ERROR_ACK_MASK
 (
DSI_ISR0_AE0
 | 
DSI_ISR0_AE1
 | 
DSI_ISR0_AE2
 | 
DSI_ISR0_AE3
 | \

66 
DSI_ISR0_AE4
 | 
DSI_ISR0_AE5
 | 
DSI_ISR0_AE6
 | 
DSI_ISR0_AE7
 | \

67 
DSI_ISR0_AE8
 | 
DSI_ISR0_AE9
 | 
DSI_ISR0_AE10
 | 
DSI_ISR0_AE11
 | \

68 
DSI_ISR0_AE12
 | 
DSI_ISR0_AE13
 | 
DSI_ISR0_AE14
 | 
DSI_ISR0_AE15
)

	)

69 
	#DSI_ERROR_PHY_MASK
 (
DSI_ISR0_PE0
 | 
DSI_ISR0_PE1
 | 
DSI_ISR0_PE2
 | 
DSI_ISR0_PE3
 | 
DSI_ISR0_PE4
)

	)

70 
	#DSI_ERROR_TX_MASK
 
DSI_ISR1_TOHSTX


	)

71 
	#DSI_ERROR_RX_MASK
 
DSI_ISR1_TOLPRX


	)

72 
	#DSI_ERROR_ECC_MASK
 (
DSI_ISR1_ECCSE
 | 
DSI_ISR1_ECCME
)

	)

73 
	#DSI_ERROR_CRC_MASK
 
DSI_ISR1_CRCE


	)

74 
	#DSI_ERROR_PSE_MASK
 
DSI_ISR1_PSE


	)

75 
	#DSI_ERROR_EOT_MASK
 
DSI_ISR1_EOTPE


	)

76 
	#DSI_ERROR_OVF_MASK
 
DSI_ISR1_LPWRE


	)

77 
	#DSI_ERROR_GEN_MASK
 (
DSI_ISR1_GCWRE
 | 
DSI_ISR1_GPWRE
 | 
DSI_ISR1_GPTXE
 | 
DSI_ISR1_GPRDE
 | 
DSI_ISR1_GPRXE
)

	)

86 
DSI_CÚfigPack‘H—d”
(
DSI_Ty³Def
 *
DSIx
, 
ušt32_t
 
ChªÃlID
, ušt32_ˆ
D©aTy³
, ušt32_ˆ
D©a0
, ušt32_ˆ
D©a1
);

103 
	$DSI_CÚfigPack‘H—d”
(
DSI_Ty³Def
 *
DSIx
,

104 
ušt32_t
 
ChªÃlID
,

105 
ušt32_t
 
D©aTy³
,

106 
ušt32_t
 
D©a0
,

107 
ušt32_t
 
D©a1
)

110 
DSIx
->
GHCR
 = (
D©aTy³
 | (
ChªÃlID
<<6è| (
D©a0
<<8è| (
D©a1
<<16));

111 
	}
}

142 
HAL_StusTy³Def
 
	$HAL_DSI_In™
(
DSI_HªdËTy³Def
 *
hdsi
, 
DSI_PLLIn™Ty³Def
 *
PLLIn™
)

144 
ušt32_t
 
tick¡¬t
 = 0;

145 
ušt32_t
 
un™IÁ”v®x4
 = 0;

146 
ušt32_t
 
‹mpIDF
 = 0;

149 if(
hdsi
 =ð
NULL
)

151  
HAL_ERROR
;

155 
	`as£¹_·¿m
(
	`IS_DSI_PLL_NDIV
(
PLLIn™
->
PLLNDIV
));

156 
	`as£¹_·¿m
(
	`IS_DSI_PLL_IDF
(
PLLIn™
->
PLLIDF
));

157 
	`as£¹_·¿m
(
	`IS_DSI_PLL_ODF
(
PLLIn™
->
PLLODF
));

158 
	`as£¹_·¿m
(
	`IS_DSI_AUTO_CLKLANE_CONTROL
(
hdsi
->
In™
.
Autom©icClockLªeCÚŒÞ
));

159 
	`as£¹_·¿m
(
	`IS_DSI_NUMBER_OF_LANES
(
hdsi
->
In™
.
Numb”OfLªes
));

161 if(
hdsi
->
S‹
 =ð
HAL_DSI_STATE_RESET
)

164 
	`HAL_DSI_M¥In™
(
hdsi
);

168 
hdsi
->
S‹
 = 
HAL_DSI_STATE_BUSY
;

173 
	`__HAL_DSI_REG_ENABLE
(
hdsi
);

176 
tick¡¬t
 = 
	`HAL_G‘Tick
();

179 
	`__HAL_DSI_GET_FLAG
(
hdsi
, 
DSI_FLAG_RRS
è=ð
RESET
)

182 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
DSI_TIMEOUT_VALUE
)

184  
HAL_TIMEOUT
;

189 
hdsi
->
In¡ªû
->
WRPCR
 &ð~(
DSI_WRPCR_PLL_NDIV
 | 
DSI_WRPCR_PLL_IDF
 | 
DSI_WRPCR_PLL_ODF
);

190 
hdsi
->
In¡ªû
->
WRPCR
 |ð(((
PLLIn™
->
PLLNDIV
)<<2è| ((PLLIn™->
PLLIDF
)<<11è| ((PLLIn™->
PLLODF
)<<16));

193 
	`__HAL_DSI_PLL_ENABLE
(
hdsi
);

196 
tick¡¬t
 = 
	`HAL_G‘Tick
();

199 
	`__HAL_DSI_GET_FLAG
(
hdsi
, 
DSI_FLAG_PLLLS
è=ð
RESET
)

202 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
DSI_TIMEOUT_VALUE
)

204  
HAL_TIMEOUT
;

211 
hdsi
->
In¡ªû
->
PCTLR
 |ð(
DSI_PCTLR_CKE
 | 
DSI_PCTLR_DEN
);

214 
hdsi
->
In¡ªû
->
CLCR
 &ð~(
DSI_CLCR_DPCC
 | 
DSI_CLCR_ACR
);

215 
hdsi
->
In¡ªû
->
CLCR
 |ð(
DSI_CLCR_DPCC
 | hdsi->
In™
.
Autom©icClockLªeCÚŒÞ
);

218 
hdsi
->
In¡ªû
->
PCONFR
 &ð~
DSI_PCONFR_NL
;

219 
hdsi
->
In¡ªû
->
PCONFR
 |ðhdsi->
In™
.
Numb”OfLªes
;

224 
hdsi
->
In¡ªû
->
CCR
 &ð~
DSI_CCR_TXECKDIV
;

225 
hdsi
->
In¡ªû
->
CCR
 = hdsi->
In™
.
TXEsÿ³Ckdiv
;

230 
‹mpIDF
 = (
PLLIn™
->
PLLIDF
 > 0) ? PLLInit->PLLIDF : 1;

231 
un™IÁ”v®x4
 = (4000000 * 
‹mpIDF
 * (1 << 
PLLIn™
->
PLLODF
)è/ ((
HSE_VALUE
/1000è* PLLIn™->
PLLNDIV
);

234 
hdsi
->
In¡ªû
->
WPCR
[0] &ð~
DSI_WPCR1_UIX4
;

235 
hdsi
->
In¡ªû
->
WPCR
[0] |ð
un™IÁ”v®x4
;

240 
hdsi
->
In¡ªû
->
IER
[0] = 0;

241 
hdsi
->
In¡ªû
->
IER
[1] = 0;

242 
hdsi
->
E¼ÜMsk
 = 0;

245 
hdsi
->
E¼ÜCode
 = 
HAL_DSI_ERROR_NONE
;

248 
hdsi
->
S‹
 = 
HAL_DSI_STATE_READY
;

250  
HAL_OK
;

251 
	}
}

260 
HAL_StusTy³Def
 
	$HAL_DSI_DeIn™
(
DSI_HªdËTy³Def
 *
hdsi
)

263 if(
hdsi
 =ð
NULL
)

265  
HAL_ERROR
;

269 
hdsi
->
S‹
 = 
HAL_DSI_STATE_BUSY
;

272 
	`__HAL_DSI_WRAPPER_DISABLE
(
hdsi
);

275 
	`__HAL_DSI_DISABLE
(
hdsi
);

278 
hdsi
->
In¡ªû
->
PCTLR
 &ð~(
DSI_PCTLR_CKE
 | 
DSI_PCTLR_DEN
);

281 
	`__HAL_DSI_PLL_DISABLE
(
hdsi
);

284 
	`__HAL_DSI_REG_DISABLE
(
hdsi
);

287 
	`HAL_DSI_M¥DeIn™
(
hdsi
);

290 
hdsi
->
E¼ÜCode
 = 
HAL_DSI_ERROR_NONE
;

293 
hdsi
->
S‹
 = 
HAL_DSI_STATE_RESET
;

296 
	`__HAL_UNLOCK
(
hdsi
);

298  
HAL_OK
;

299 
	}
}

307 
ušt32_t
 
	$HAL_DSI_G‘E¼Ü
(
DSI_HªdËTy³Def
 *
hdsi
)

310  
hdsi
->
E¼ÜCode
;

311 
	}
}

321 
HAL_StusTy³Def
 
	$HAL_DSI_CÚfigE¼ÜMÚ™Ü
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
AùiveE¼Üs
)

324 
	`__HAL_LOCK
(
hdsi
);

326 
hdsi
->
In¡ªû
->
IER
[0] = 0;

327 
hdsi
->
In¡ªû
->
IER
[1] = 0;

330 
hdsi
->
E¼ÜMsk
 = 
AùiveE¼Üs
;

332 if(
AùiveE¼Üs
 & 
HAL_DSI_ERROR_ACK
)

335 
hdsi
->
In¡ªû
->
IER
[0] |ð
DSI_ERROR_ACK_MASK
;

338 if(
AùiveE¼Üs
 & 
HAL_DSI_ERROR_PHY
)

341 
hdsi
->
In¡ªû
->
IER
[0] |ð
DSI_ERROR_PHY_MASK
;

344 if(
AùiveE¼Üs
 & 
HAL_DSI_ERROR_TX
)

347 
hdsi
->
In¡ªû
->
IER
[1] |ð
DSI_ERROR_TX_MASK
;

350 if(
AùiveE¼Üs
 & 
HAL_DSI_ERROR_RX
)

353 
hdsi
->
In¡ªû
->
IER
[1] |ð
DSI_ERROR_RX_MASK
;

356 if(
AùiveE¼Üs
 & 
HAL_DSI_ERROR_ECC
)

359 
hdsi
->
In¡ªû
->
IER
[1] |ð
DSI_ERROR_ECC_MASK
;

362 if(
AùiveE¼Üs
 & 
HAL_DSI_ERROR_CRC
)

365 
hdsi
->
In¡ªû
->
IER
[1] |ð
DSI_ERROR_CRC_MASK
;

368 if(
AùiveE¼Üs
 & 
HAL_DSI_ERROR_PSE
)

371 
hdsi
->
In¡ªû
->
IER
[1] |ð
DSI_ERROR_PSE_MASK
;

374 if(
AùiveE¼Üs
 & 
HAL_DSI_ERROR_EOT
)

377 
hdsi
->
In¡ªû
->
IER
[1] |ð
DSI_ERROR_EOT_MASK
;

380 if(
AùiveE¼Üs
 & 
HAL_DSI_ERROR_OVF
)

383 
hdsi
->
In¡ªû
->
IER
[1] |ð
DSI_ERROR_OVF_MASK
;

386 if(
AùiveE¼Üs
 & 
HAL_DSI_ERROR_GEN
)

389 
hdsi
->
In¡ªû
->
IER
[1] |ð
DSI_ERROR_GEN_MASK
;

393 
	`__HAL_UNLOCK
(
hdsi
);

395  
HAL_OK
;

396 
	}
}

404 
__w—k
 
	$HAL_DSI_M¥In™
(
DSI_HªdËTy³Def
* 
hdsi
)

409 
	}
}

417 
__w—k
 
	$HAL_DSI_M¥DeIn™
(
DSI_HªdËTy³Def
* 
hdsi
)

422 
	}
}

447 
	$HAL_DSI_IRQHªdËr
(
DSI_HªdËTy³Def
 *
hdsi
)

449 
ušt32_t
 
E¼ÜStus0
, 
E¼ÜStus1
;

452 if(
	`__HAL_DSI_GET_FLAG
(
hdsi
, 
DSI_FLAG_TE
è!ð
RESET
)

454 if(
	`__HAL_DSI_GET_IT_SOURCE
(
hdsi
, 
DSI_IT_TE
è!ð
RESET
)

457 
	`__HAL_DSI_CLEAR_FLAG
(
hdsi
, 
DSI_FLAG_TE
);

460 
	`HAL_DSI_T—ršgEfãùC®lback
(
hdsi
);

465 if(
	`__HAL_DSI_GET_FLAG
(
hdsi
, 
DSI_FLAG_ER
è!ð
RESET
)

467 if(
	`__HAL_DSI_GET_IT_SOURCE
(
hdsi
, 
DSI_IT_ER
è!ð
RESET
)

470 
	`__HAL_DSI_CLEAR_FLAG
(
hdsi
, 
DSI_FLAG_ER
);

473 
	`HAL_DSI_EndOfReäeshC®lback
(
hdsi
);

478 if(
hdsi
->
E¼ÜMsk
 != 0)

480 
E¼ÜStus0
 = 
hdsi
->
In¡ªû
->
ISR
[0];

481 
E¼ÜStus0
 &ð
hdsi
->
In¡ªû
->
IER
[0];

482 
E¼ÜStus1
 = 
hdsi
->
In¡ªû
->
ISR
[1];

483 
E¼ÜStus1
 &ð
hdsi
->
In¡ªû
->
IER
[1];

485 if(
E¼ÜStus0
 & 
DSI_ERROR_ACK_MASK
)

487 
hdsi
->
E¼ÜCode
 |ð
HAL_DSI_ERROR_ACK
;

490 if(
E¼ÜStus0
 & 
DSI_ERROR_PHY_MASK
)

492 
hdsi
->
E¼ÜCode
 |ð
HAL_DSI_ERROR_PHY
;

495 if(
E¼ÜStus1
 & 
DSI_ERROR_TX_MASK
)

497 
hdsi
->
E¼ÜCode
 |ð
HAL_DSI_ERROR_TX
;

500 if(
E¼ÜStus1
 & 
DSI_ERROR_RX_MASK
)

502 
hdsi
->
E¼ÜCode
 |ð
HAL_DSI_ERROR_RX
;

505 if(
E¼ÜStus1
 & 
DSI_ERROR_ECC_MASK
)

507 
hdsi
->
E¼ÜCode
 |ð
HAL_DSI_ERROR_ECC
;

510 if(
E¼ÜStus1
 & 
DSI_ERROR_CRC_MASK
)

512 
hdsi
->
E¼ÜCode
 |ð
HAL_DSI_ERROR_CRC
;

515 if(
E¼ÜStus1
 & 
DSI_ERROR_PSE_MASK
)

517 
hdsi
->
E¼ÜCode
 |ð
HAL_DSI_ERROR_PSE
;

520 if(
E¼ÜStus1
 & 
DSI_ERROR_EOT_MASK
)

522 
hdsi
->
E¼ÜCode
 |ð
HAL_DSI_ERROR_EOT
;

525 if(
E¼ÜStus1
 & 
DSI_ERROR_OVF_MASK
)

527 
hdsi
->
E¼ÜCode
 |ð
HAL_DSI_ERROR_OVF
;

530 if(
E¼ÜStus1
 & 
DSI_ERROR_GEN_MASK
)

532 
hdsi
->
E¼ÜCode
 |ð
HAL_DSI_ERROR_GEN
;

536 if(
hdsi
->
E¼ÜCode
 !ð
HAL_DSI_ERROR_NONE
)

539 
	`HAL_DSI_E¼ÜC®lback
(
hdsi
);

542 
	}
}

550 
__w—k
 
	$HAL_DSI_T—ršgEfãùC®lback
(
DSI_HªdËTy³Def
 *
hdsi
)

555 
	}
}

563 
__w—k
 
	$HAL_DSI_EndOfReäeshC®lback
(
DSI_HªdËTy³Def
 *
hdsi
)

568 
	}
}

576 
__w—k
 
	$HAL_DSI_E¼ÜC®lback
(
DSI_HªdËTy³Def
 *
hdsi
)

581 
	}
}

610 
HAL_StusTy³Def
 
	$HAL_DSI_S‘G’”icVCID
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
Vœtu®ChªÃlID
)

613 
	`__HAL_LOCK
(
hdsi
);

616 
hdsi
->
In¡ªû
->
GVCIDR
 &ð~
DSI_GVCIDR_VCID
;

617 
hdsi
->
In¡ªû
->
GVCIDR
 |ð
Vœtu®ChªÃlID
;

620 
	`__HAL_UNLOCK
(
hdsi
);

622  
HAL_OK
;

623 
	}
}

633 
HAL_StusTy³Def
 
	$HAL_DSI_CÚfigVideoMode
(
DSI_HªdËTy³Def
 *
hdsi
, 
DSI_VidCfgTy³Def
 *
VidCfg
)

636 
	`__HAL_LOCK
(
hdsi
);

639 
	`as£¹_·¿m
(
	`IS_DSI_COLOR_CODING
(
VidCfg
->
CÞÜCodšg
));

640 
	`as£¹_·¿m
(
	`IS_DSI_VIDEO_MODE_TYPE
(
VidCfg
->
Mode
));

641 
	`as£¹_·¿m
(
	`IS_DSI_LP_COMMAND
(
VidCfg
->
LPCommªdEÇbË
));

642 
	`as£¹_·¿m
(
	`IS_DSI_LP_HFP
(
VidCfg
->
LPHÜizÚlFrÚtPÜchEÇbË
));

643 
	`as£¹_·¿m
(
	`IS_DSI_LP_HBP
(
VidCfg
->
LPHÜizÚlBackPÜchEÇbË
));

644 
	`as£¹_·¿m
(
	`IS_DSI_LP_VACTIVE
(
VidCfg
->
LPV”tiÿlAùiveEÇbË
));

645 
	`as£¹_·¿m
(
	`IS_DSI_LP_VFP
(
VidCfg
->
LPV”tiÿlFrÚtPÜchEÇbË
));

646 
	`as£¹_·¿m
(
	`IS_DSI_LP_VBP
(
VidCfg
->
LPV”tiÿlBackPÜchEÇbË
));

647 
	`as£¹_·¿m
(
	`IS_DSI_LP_VSYNC
(
VidCfg
->
LPV”tiÿlSyncAùiveEÇbË
));

648 
	`as£¹_·¿m
(
	`IS_DSI_FBTAA
(
VidCfg
->
F¿meBTAAcknowËdgeEÇbË
));

649 
	`as£¹_·¿m
(
	`IS_DSI_DE_POLARITY
(
VidCfg
->
DEPÞ¬™y
));

650 
	`as£¹_·¿m
(
	`IS_DSI_VSYNC_POLARITY
(
VidCfg
->
VSPÞ¬™y
));

651 
	`as£¹_·¿m
(
	`IS_DSI_HSYNC_POLARITY
(
VidCfg
->
HSPÞ¬™y
));

653 if(
VidCfg
->
CÞÜCodšg
 =ð
DSI_RGB666
)

655 
	`as£¹_·¿m
(
	`IS_DSI_LOOSELY_PACKED
(
VidCfg
->
Loo£lyPacked
));

659 
hdsi
->
In¡ªû
->
MCR
 &ð~
DSI_MCR_CMDM
;

660 
hdsi
->
In¡ªû
->
WCFGR
 &ð~
DSI_WCFGR_DSIM
;

663 
hdsi
->
In¡ªû
->
VMCR
 &ð~
DSI_VMCR_VMT
;

664 
hdsi
->
In¡ªû
->
VMCR
 |ð
VidCfg
->
Mode
;

667 
hdsi
->
In¡ªû
->
VPCR
 &ð~
DSI_VPCR_VPSIZE
;

668 
hdsi
->
In¡ªû
->
VPCR
 |ð
VidCfg
->
Pack‘Size
;

671 
hdsi
->
In¡ªû
->
VCCR
 &ð~
DSI_VCCR_NUMC
;

672 
hdsi
->
In¡ªû
->
VCCR
 |ð
VidCfg
->
Numb”OfChunks
;

675 
hdsi
->
In¡ªû
->
VNPCR
 &ð~
DSI_VNPCR_NPSIZE
;

676 
hdsi
->
In¡ªû
->
VNPCR
 |ð
VidCfg
->
NuÎPack‘Size
;

679 
hdsi
->
In¡ªû
->
LVCIDR
 &ð~
DSI_LVCIDR_VCID
;

680 
hdsi
->
In¡ªû
->
LVCIDR
 |ð
VidCfg
->
Vœtu®ChªÃlID
;

683 
hdsi
->
In¡ªû
->
LPCR
 &ð~(
DSI_LPCR_DEP
 | 
DSI_LPCR_VSP
 | 
DSI_LPCR_HSP
);

684 
hdsi
->
In¡ªû
->
LPCR
 |ð(
VidCfg
->
DEPÞ¬™y
 | VidCfg->
VSPÞ¬™y
 | VidCfg->
HSPÞ¬™y
);

687 
hdsi
->
In¡ªû
->
LCOLCR
 &ð~
DSI_LCOLCR_COLC
;

688 
hdsi
->
In¡ªû
->
LCOLCR
 |ð
VidCfg
->
CÞÜCodšg
;

691 
hdsi
->
In¡ªû
->
WCFGR
 &ð~
DSI_WCFGR_COLMUX
;

692 
hdsi
->
In¡ªû
->
WCFGR
 |ð((
VidCfg
->
CÞÜCodšg
)<<1);

695 if(
VidCfg
->
CÞÜCodšg
 =ð
DSI_RGB666
)

697 
hdsi
->
In¡ªû
->
LCOLCR
 &ð~
DSI_LCOLCR_LPE
;

698 
hdsi
->
In¡ªû
->
LCOLCR
 |ð
VidCfg
->
Loo£lyPacked
;

702 
hdsi
->
In¡ªû
->
VHSACR
 &ð~
DSI_VHSACR_HSA
;

703 
hdsi
->
In¡ªû
->
VHSACR
 |ð
VidCfg
->
HÜizÚlSyncAùive
;

706 
hdsi
->
In¡ªû
->
VHBPCR
 &ð~
DSI_VHBPCR_HBP
;

707 
hdsi
->
In¡ªû
->
VHBPCR
 |ð
VidCfg
->
HÜizÚlBackPÜch
;

710 
hdsi
->
In¡ªû
->
VLCR
 &ð~
DSI_VLCR_HLINE
;

711 
hdsi
->
In¡ªû
->
VLCR
 |ð
VidCfg
->
HÜizÚlLše
;

714 
hdsi
->
In¡ªû
->
VVSACR
 &ð~
DSI_VVSACR_VSA
;

715 
hdsi
->
In¡ªû
->
VVSACR
 |ð
VidCfg
->
V”tiÿlSyncAùive
;

718 
hdsi
->
In¡ªû
->
VVBPCR
 &ð~
DSI_VVBPCR_VBP
;

719 
hdsi
->
In¡ªû
->
VVBPCR
 |ð
VidCfg
->
V”tiÿlBackPÜch
;

722 
hdsi
->
In¡ªû
->
VVFPCR
 &ð~
DSI_VVFPCR_VFP
;

723 
hdsi
->
In¡ªû
->
VVFPCR
 |ð
VidCfg
->
V”tiÿlFrÚtPÜch
;

726 
hdsi
->
In¡ªû
->
VVACR
 &ð~
DSI_VVACR_VA
;

727 
hdsi
->
In¡ªû
->
VVACR
 |ð
VidCfg
->
V”tiÿlAùive
;

730 
hdsi
->
In¡ªû
->
VMCR
 &ð~
DSI_VMCR_LPCE
;

731 
hdsi
->
In¡ªû
->
VMCR
 |ð
VidCfg
->
LPCommªdEÇbË
;

734 
hdsi
->
In¡ªû
->
LPMCR
 &ð~
DSI_LPMCR_LPSIZE
;

735 
hdsi
->
In¡ªû
->
LPMCR
 |ð((
VidCfg
->
LPL¬ge¡Pack‘Size
)<<16);

738 
hdsi
->
In¡ªû
->
LPMCR
 &ð~
DSI_LPMCR_VLPSIZE
;

739 
hdsi
->
In¡ªû
->
LPMCR
 |ð
VidCfg
->
LPVACTL¬ge¡Pack‘Size
;

742 
hdsi
->
In¡ªû
->
VMCR
 &ð~
DSI_VMCR_LPHFPE
;

743 
hdsi
->
In¡ªû
->
VMCR
 |ð
VidCfg
->
LPHÜizÚlFrÚtPÜchEÇbË
;

746 
hdsi
->
In¡ªû
->
VMCR
 &ð~
DSI_VMCR_LPHBPE
;

747 
hdsi
->
In¡ªû
->
VMCR
 |ð
VidCfg
->
LPHÜizÚlBackPÜchEÇbË
;

750 
hdsi
->
In¡ªû
->
VMCR
 &ð~
DSI_VMCR_LPVAE
;

751 
hdsi
->
In¡ªû
->
VMCR
 |ð
VidCfg
->
LPV”tiÿlAùiveEÇbË
;

754 
hdsi
->
In¡ªû
->
VMCR
 &ð~
DSI_VMCR_LPVFPE
;

755 
hdsi
->
In¡ªû
->
VMCR
 |ð
VidCfg
->
LPV”tiÿlFrÚtPÜchEÇbË
;

758 
hdsi
->
In¡ªû
->
VMCR
 &ð~
DSI_VMCR_LPVBPE
;

759 
hdsi
->
In¡ªû
->
VMCR
 |ð
VidCfg
->
LPV”tiÿlBackPÜchEÇbË
;

762 
hdsi
->
In¡ªû
->
VMCR
 &ð~
DSI_VMCR_LPVSAE
;

763 
hdsi
->
In¡ªû
->
VMCR
 |ð
VidCfg
->
LPV”tiÿlSyncAùiveEÇbË
;

766 
hdsi
->
In¡ªû
->
VMCR
 &ð~
DSI_VMCR_FBTAAE
;

767 
hdsi
->
In¡ªû
->
VMCR
 |ð
VidCfg
->
F¿meBTAAcknowËdgeEÇbË
;

770 
	`__HAL_UNLOCK
(
hdsi
);

772  
HAL_OK
;

773 
	}
}

783 
HAL_StusTy³Def
 
	$HAL_DSI_CÚfigAd­‹dCommªdMode
(
DSI_HªdËTy³Def
 *
hdsi
, 
DSI_CmdCfgTy³Def
 *
CmdCfg
)

786 
	`__HAL_LOCK
(
hdsi
);

789 
	`as£¹_·¿m
(
	`IS_DSI_COLOR_CODING
(
CmdCfg
->
CÞÜCodšg
));

790 
	`as£¹_·¿m
(
	`IS_DSI_TE_SOURCE
(
CmdCfg
->
T—ršgEfãùSourû
));

791 
	`as£¹_·¿m
(
	`IS_DSI_TE_POLARITY
(
CmdCfg
->
T—ršgEfãùPÞ¬™y
));

792 
	`as£¹_·¿m
(
	`IS_DSI_AUTOMATIC_REFRESH
(
CmdCfg
->
Autom©icReäesh
));

793 
	`as£¹_·¿m
(
	`IS_DSI_VS_POLARITY
(
CmdCfg
->
VSyncPÞ
));

794 
	`as£¹_·¿m
(
	`IS_DSI_TE_ACK_REQUEST
(
CmdCfg
->
TEAcknowËdgeReque¡
));

795 
	`as£¹_·¿m
(
	`IS_DSI_DE_POLARITY
(
CmdCfg
->
DEPÞ¬™y
));

796 
	`as£¹_·¿m
(
	`IS_DSI_VSYNC_POLARITY
(
CmdCfg
->
VSPÞ¬™y
));

797 
	`as£¹_·¿m
(
	`IS_DSI_HSYNC_POLARITY
(
CmdCfg
->
HSPÞ¬™y
));

800 
hdsi
->
In¡ªû
->
MCR
 |ð
DSI_MCR_CMDM
;

801 
hdsi
->
In¡ªû
->
WCFGR
 &ð~
DSI_WCFGR_DSIM
;

802 
hdsi
->
In¡ªû
->
WCFGR
 |ð
DSI_WCFGR_DSIM
;

805 
hdsi
->
In¡ªû
->
LVCIDR
 &ð~
DSI_LVCIDR_VCID
;

806 
hdsi
->
In¡ªû
->
LVCIDR
 |ð
CmdCfg
->
Vœtu®ChªÃlID
;

809 
hdsi
->
In¡ªû
->
LPCR
 &ð~(
DSI_LPCR_DEP
 | 
DSI_LPCR_VSP
 | 
DSI_LPCR_HSP
);

810 
hdsi
->
In¡ªû
->
LPCR
 |ð(
CmdCfg
->
DEPÞ¬™y
 | CmdCfg->
VSPÞ¬™y
 | CmdCfg->
HSPÞ¬™y
);

813 
hdsi
->
In¡ªû
->
LCOLCR
 &ð~
DSI_LCOLCR_COLC
;

814 
hdsi
->
In¡ªû
->
LCOLCR
 |ð
CmdCfg
->
CÞÜCodšg
;

817 
hdsi
->
In¡ªû
->
WCFGR
 &ð~
DSI_WCFGR_COLMUX
;

818 
hdsi
->
In¡ªû
->
WCFGR
 |ð((
CmdCfg
->
CÞÜCodšg
)<<1);

821 
hdsi
->
In¡ªû
->
LCCR
 &ð~
DSI_LCCR_CMDSIZE
;

822 
hdsi
->
In¡ªû
->
LCCR
 |ð
CmdCfg
->
CommªdSize
;

825 
hdsi
->
In¡ªû
->
WCFGR
 &ð~(
DSI_WCFGR_TESRC
 | 
DSI_WCFGR_TEPOL
 | 
DSI_WCFGR_AR
 | 
DSI_WCFGR_VSPOL
);

826 
hdsi
->
In¡ªû
->
WCFGR
 |ð(
CmdCfg
->
T—ršgEfãùSourû
 | CmdCfg->
T—ršgEfãùPÞ¬™y
 | CmdCfg->
Autom©icReäesh
 | CmdCfg->
VSyncPÞ
);

829 
hdsi
->
In¡ªû
->
CMCR
 &ð~
DSI_CMCR_TEARE
;

830 
hdsi
->
In¡ªû
->
CMCR
 |ð
CmdCfg
->
TEAcknowËdgeReque¡
;

833 
	`__HAL_DSI_ENABLE_IT
(
hdsi
, 
DSI_IT_TE
);

836 
	`__HAL_DSI_ENABLE_IT
(
hdsi
, 
DSI_IT_ER
);

839 
	`__HAL_UNLOCK
(
hdsi
);

841  
HAL_OK
;

842 
	}
}

853 
HAL_StusTy³Def
 
	$HAL_DSI_CÚfigCommªd
(
DSI_HªdËTy³Def
 *
hdsi
, 
DSI_LPCmdTy³Def
 *
LPCmd
)

856 
	`__HAL_LOCK
(
hdsi
);

858 
	`as£¹_·¿m
(
	`IS_DSI_LP_GSW0P
(
LPCmd
->
LPG’ShÜtWr™eNoP
));

859 
	`as£¹_·¿m
(
	`IS_DSI_LP_GSW1P
(
LPCmd
->
LPG’ShÜtWr™eOÃP
));

860 
	`as£¹_·¿m
(
	`IS_DSI_LP_GSW2P
(
LPCmd
->
LPG’ShÜtWr™eTwoP
));

861 
	`as£¹_·¿m
(
	`IS_DSI_LP_GSR0P
(
LPCmd
->
LPG’ShÜtR—dNoP
));

862 
	`as£¹_·¿m
(
	`IS_DSI_LP_GSR1P
(
LPCmd
->
LPG’ShÜtR—dOÃP
));

863 
	`as£¹_·¿m
(
	`IS_DSI_LP_GSR2P
(
LPCmd
->
LPG’ShÜtR—dTwoP
));

864 
	`as£¹_·¿m
(
	`IS_DSI_LP_GLW
(
LPCmd
->
LPG’LÚgWr™e
));

865 
	`as£¹_·¿m
(
	`IS_DSI_LP_DSW0P
(
LPCmd
->
LPDcsShÜtWr™eNoP
));

866 
	`as£¹_·¿m
(
	`IS_DSI_LP_DSW1P
(
LPCmd
->
LPDcsShÜtWr™eOÃP
));

867 
	`as£¹_·¿m
(
	`IS_DSI_LP_DSR0P
(
LPCmd
->
LPDcsShÜtR—dNoP
));

868 
	`as£¹_·¿m
(
	`IS_DSI_LP_DLW
(
LPCmd
->
LPDcsLÚgWr™e
));

869 
	`as£¹_·¿m
(
	`IS_DSI_LP_MRDP
(
LPCmd
->
LPMaxR—dPack‘
));

870 
	`as£¹_·¿m
(
	`IS_DSI_ACK_REQUEST
(
LPCmd
->
AcknowËdgeReque¡
));

873 
hdsi
->
In¡ªû
->
CMCR
 &ð~(
DSI_CMCR_GSW0TX
 |\

874 
DSI_CMCR_GSW1TX
 |\

875 
DSI_CMCR_GSW2TX
 |\

876 
DSI_CMCR_GSR0TX
 |\

877 
DSI_CMCR_GSR1TX
 |\

878 
DSI_CMCR_GSR2TX
 |\

879 
DSI_CMCR_GLWTX
 |\

880 
DSI_CMCR_DSW0TX
 |\

881 
DSI_CMCR_DSW1TX
 |\

882 
DSI_CMCR_DSR0TX
 |\

883 
DSI_CMCR_DLWTX
 |\

884 
DSI_CMCR_MRDPS
);

885 
hdsi
->
In¡ªû
->
CMCR
 |ð(
LPCmd
->
LPG’ShÜtWr™eNoP
 |\

886 
LPCmd
->
LPG’ShÜtWr™eOÃP
 |\

887 
LPCmd
->
LPG’ShÜtWr™eTwoP
 |\

888 
LPCmd
->
LPG’ShÜtR—dNoP
 |\

889 
LPCmd
->
LPG’ShÜtR—dOÃP
 |\

890 
LPCmd
->
LPG’ShÜtR—dTwoP
 |\

891 
LPCmd
->
LPG’LÚgWr™e
 |\

892 
LPCmd
->
LPDcsShÜtWr™eNoP
 |\

893 
LPCmd
->
LPDcsShÜtWr™eOÃP
 |\

894 
LPCmd
->
LPDcsShÜtR—dNoP
 |\

895 
LPCmd
->
LPDcsLÚgWr™e
 |\

896 
LPCmd
->
LPMaxR—dPack‘
);

899 
hdsi
->
In¡ªû
->
CMCR
 &ð~
DSI_CMCR_ARE
;

900 
hdsi
->
In¡ªû
->
CMCR
 |ð
LPCmd
->
AcknowËdgeReque¡
;

903 
	`__HAL_UNLOCK
(
hdsi
);

905  
HAL_OK
;

906 
	}
}

916 
HAL_StusTy³Def
 
	$HAL_DSI_CÚfigFlowCÚŒÞ
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
FlowCÚŒÞ
)

919 
	`__HAL_LOCK
(
hdsi
);

922 
	`as£¹_·¿m
(
	`IS_DSI_FLOW_CONTROL
(
FlowCÚŒÞ
));

925 
hdsi
->
In¡ªû
->
PCR
 &ð~
DSI_FLOW_CONTROL_ALL
;

926 
hdsi
->
In¡ªû
->
PCR
 |ð
FlowCÚŒÞ
;

929 
	`__HAL_UNLOCK
(
hdsi
);

931  
HAL_OK
;

932 
	}
}

942 
HAL_StusTy³Def
 
	$HAL_DSI_CÚfigPhyTim”
(
DSI_HªdËTy³Def
 *
hdsi
, 
DSI_PHY_Tim”Ty³Def
 *
PhyTim”s
)

945 
	`__HAL_LOCK
(
hdsi
);

948 
hdsi
->
In¡ªû
->
CLTCR
 &ð~(
DSI_CLTCR_LP2HS_TIME
 | 
DSI_CLTCR_HS2LP_TIME
);

949 
hdsi
->
In¡ªû
->
CLTCR
 |ð(
PhyTim”s
->
ClockLªeLP2HSTime
 | ((PhyTim”s->
ClockLªeHS2LPTime
)<<16));

952 
hdsi
->
In¡ªû
->
DLTCR
 &ð~(
DSI_DLTCR_MRD_TIME
 | 
DSI_DLTCR_LP2HS_TIME
 | 
DSI_DLTCR_HS2LP_TIME
);

953 
hdsi
->
In¡ªû
->
DLTCR
 |ð(
PhyTim”s
->
D©aLªeMaxR—dTime
 | ((PhyTim”s->
D©aLªeLP2HSTime
)<<16è| ((PhyTim”s->
D©aLªeHS2LPTime
)<<24));

956 
hdsi
->
In¡ªû
->
PCONFR
 &ð~
DSI_PCONFR_SW_TIME
;

957 
hdsi
->
In¡ªû
->
PCONFR
 |ð((
PhyTim”s
->
StÝWa™Time
)<<8);

960 
	`__HAL_UNLOCK
(
hdsi
);

962  
HAL_OK
;

963 
	}
}

973 
HAL_StusTy³Def
 
	$HAL_DSI_CÚfigHo¡Timeouts
(
DSI_HªdËTy³Def
 *
hdsi
, 
DSI_HOST_TimeoutTy³Def
 *
Ho¡Timeouts
)

976 
	`__HAL_LOCK
(
hdsi
);

979 
hdsi
->
In¡ªû
->
CCR
 &ð~
DSI_CCR_TOCKDIV
;

980 
hdsi
->
In¡ªû
->
CCR
 = ((
Ho¡Timeouts
->
TimeoutCkdiv
)<<8);

983 
hdsi
->
In¡ªû
->
TCCR
[0] &ð~
DSI_TCCR1_HSTX_TOCNT
;

984 
hdsi
->
In¡ªû
->
TCCR
[0] |ð((
Ho¡Timeouts
->
HighS³edT¿nsmissiÚTimeout
)<<16);

987 
hdsi
->
In¡ªû
->
TCCR
[0] &ð~
DSI_TCCR1_LPRX_TOCNT
;

988 
hdsi
->
In¡ªû
->
TCCR
[0] |ð
Ho¡Timeouts
->
LowPow”Reû±iÚTimeout
;

991 
hdsi
->
In¡ªû
->
TCCR
[1] &ð~
DSI_TCCR2_HSRD_TOCNT
;

992 
hdsi
->
In¡ªû
->
TCCR
[1] |ð
Ho¡Timeouts
->
HighS³edR—dTimeout
;

995 
hdsi
->
In¡ªû
->
TCCR
[2] &ð~
DSI_TCCR3_LPRD_TOCNT
;

996 
hdsi
->
In¡ªû
->
TCCR
[2] |ð
Ho¡Timeouts
->
LowPow”R—dTimeout
;

999 
hdsi
->
In¡ªû
->
TCCR
[3] &ð~
DSI_TCCR4_HSWR_TOCNT
;

1000 
hdsi
->
In¡ªû
->
TCCR
[3] |ð
Ho¡Timeouts
->
HighS³edWr™eTimeout
;

1003 
hdsi
->
In¡ªû
->
TCCR
[3] &ð~
DSI_TCCR4_PM
;

1004 
hdsi
->
In¡ªû
->
TCCR
[3] |ð
Ho¡Timeouts
->
HighS³edWr™eP»¥Mode
;

1007 
hdsi
->
In¡ªû
->
TCCR
[4] &ð~
DSI_TCCR5_LPWR_TOCNT
;

1008 
hdsi
->
In¡ªû
->
TCCR
[4] |ð
Ho¡Timeouts
->
LowPow”Wr™eTimeout
;

1011 
hdsi
->
In¡ªû
->
TCCR
[5] &ð~
DSI_TCCR6_BTA_TOCNT
;

1012 
hdsi
->
In¡ªû
->
TCCR
[5] |ð
Ho¡Timeouts
->
BTATimeout
;

1015 
	`__HAL_UNLOCK
(
hdsi
);

1017  
HAL_OK
;

1018 
	}
}

1026 
HAL_StusTy³Def
 
	$HAL_DSI_S¹
(
DSI_HªdËTy³Def
 *
hdsi
)

1029 
	`__HAL_LOCK
(
hdsi
);

1032 
	`__HAL_DSI_ENABLE
(
hdsi
);

1035 
	`__HAL_DSI_WRAPPER_ENABLE
(
hdsi
);

1038 
	`__HAL_UNLOCK
(
hdsi
);

1040  
HAL_OK
;

1041 
	}
}

1049 
HAL_StusTy³Def
 
	$HAL_DSI_StÝ
(
DSI_HªdËTy³Def
 *
hdsi
)

1052 
	`__HAL_LOCK
(
hdsi
);

1055 
	`__HAL_DSI_DISABLE
(
hdsi
);

1058 
	`__HAL_DSI_WRAPPER_DISABLE
(
hdsi
);

1061 
	`__HAL_UNLOCK
(
hdsi
);

1063  
HAL_OK
;

1064 
	}
}

1072 
HAL_StusTy³Def
 
	$HAL_DSI_Reäesh
(
DSI_HªdËTy³Def
 *
hdsi
)

1075 
	`__HAL_LOCK
(
hdsi
);

1078 
hdsi
->
In¡ªû
->
WCR
 |ð
DSI_WCR_LTDCEN
;

1081 
	`__HAL_UNLOCK
(
hdsi
);

1083  
HAL_OK
;

1084 
	}
}

1094 
HAL_StusTy³Def
 
	$HAL_DSI_CÞÜMode
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
CÞÜMode
)

1097 
	`__HAL_LOCK
(
hdsi
);

1100 
	`as£¹_·¿m
(
	`IS_DSI_COLOR_MODE
(
CÞÜMode
));

1103 
hdsi
->
In¡ªû
->
WCR
 &ð~
DSI_WCR_COLM
;

1104 
hdsi
->
In¡ªû
->
WCR
 |ð
CÞÜMode
;

1107 
	`__HAL_UNLOCK
(
hdsi
);

1109  
HAL_OK
;

1110 
	}
}

1120 
HAL_StusTy³Def
 
	$HAL_DSI_Shutdown
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
Shutdown
)

1123 
	`__HAL_LOCK
(
hdsi
);

1126 
	`as£¹_·¿m
(
	`IS_DSI_SHUT_DOWN
(
Shutdown
));

1129 
hdsi
->
In¡ªû
->
WCR
 &ð~
DSI_WCR_SHTDN
;

1130 
hdsi
->
In¡ªû
->
WCR
 |ð
Shutdown
;

1133 
	`__HAL_UNLOCK
(
hdsi
);

1135  
HAL_OK
;

1136 
	}
}

1151 
HAL_StusTy³Def
 
	$HAL_DSI_ShÜtWr™e
(
DSI_HªdËTy³Def
 *
hdsi
,

1152 
ušt32_t
 
ChªÃlID
,

1153 
ušt32_t
 
Mode
,

1154 
ušt32_t
 
P¬am1
,

1155 
ušt32_t
 
P¬am2
)

1157 
ušt32_t
 
tick¡¬t
 = 0;

1160 
	`__HAL_LOCK
(
hdsi
);

1163 
	`as£¹_·¿m
(
	`IS_DSI_SHORT_WRITE_PACKET_TYPE
(
Mode
));

1166 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1169 (
hdsi
->
In¡ªû
->
GPSR
 & 
DSI_GPSR_CMDFE
) == 0)

1172 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
DSI_TIMEOUT_VALUE
)

1175 
	`__HAL_UNLOCK
(
hdsi
);

1177  
HAL_TIMEOUT
;

1182 
	`DSI_CÚfigPack‘H—d”
(
hdsi
->
In¡ªû
,

1183 
ChªÃlID
,

1184 
Mode
,

1185 
P¬am1
,

1186 
P¬am2
);

1189 
	`__HAL_UNLOCK
(
hdsi
);

1191  
HAL_OK
;

1192 
	}
}

1208 
HAL_StusTy³Def
 
	$HAL_DSI_LÚgWr™e
(
DSI_HªdËTy³Def
 *
hdsi
,

1209 
ušt32_t
 
ChªÃlID
,

1210 
ušt32_t
 
Mode
,

1211 
ušt32_t
 
NbP¬ams
,

1212 
ušt32_t
 
P¬am1
,

1213 
ušt8_t
* 
P¬am‘”sTabË
)

1215 
ušt32_t
 
uicouÁ”
 = 0;

1216 
ušt32_t
 
tick¡¬t
 = 0;

1219 
	`__HAL_LOCK
(
hdsi
);

1222 
	`as£¹_·¿m
(
	`IS_DSI_LONG_WRITE_PACKET_TYPE
(
Mode
));

1225 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1228 (
hdsi
->
In¡ªû
->
GPSR
 & 
DSI_GPSR_CMDFE
è=ð
RESET
)

1231 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
DSI_TIMEOUT_VALUE
)

1234 
	`__HAL_UNLOCK
(
hdsi
);

1236  
HAL_TIMEOUT
;

1241 
uicouÁ”
 < 
NbP¬ams
)

1243 if(
uicouÁ”
 == 0x00)

1245 
hdsi
->
In¡ªû
->
GPDR
=(
P¬am1
 | \

1246 ((*(
P¬am‘”sTabË
+
uicouÁ”
))<<8) | \

1247 ((*(
P¬am‘”sTabË
+
uicouÁ”
+1))<<16) | \

1248 ((*(
P¬am‘”sTabË
+
uicouÁ”
+2))<<24));

1249 
uicouÁ”
 += 3;

1253 
hdsi
->
In¡ªû
->
GPDR
=((*(
P¬am‘”sTabË
+
uicouÁ”
)) | \

1254 ((*(
P¬am‘”sTabË
+
uicouÁ”
+1))<<8) | \

1255 ((*(
P¬am‘”sTabË
+
uicouÁ”
+2))<<16) | \

1256 ((*(
P¬am‘”sTabË
+
uicouÁ”
+3))<<24));

1257 
uicouÁ”
+=4;

1262 
	`DSI_CÚfigPack‘H—d”
(
hdsi
->
In¡ªû
,

1263 
ChªÃlID
,

1264 
Mode
,

1265 ((
NbP¬ams
+1)&0x00FF),

1266 (((
NbP¬ams
+1)&0xFF00)>>8));

1269 
	`__HAL_UNLOCK
(
hdsi
);

1271  
HAL_OK
;

1272 
	}
}

1287 
HAL_StusTy³Def
 
	$HAL_DSI_R—d
(
DSI_HªdËTy³Def
 *
hdsi
,

1288 
ušt32_t
 
ChªÃlNbr
,

1289 
ušt8_t
* 
A¼ay
,

1290 
ušt32_t
 
Size
,

1291 
ušt32_t
 
Mode
,

1292 
ušt32_t
 
DCSCmd
,

1293 
ušt8_t
* 
P¬am‘”sTabË
)

1295 
ušt32_t
 
tick¡¬t
 = 0;

1298 
	`__HAL_LOCK
(
hdsi
);

1301 
	`as£¹_·¿m
(
	`IS_DSI_READ_PACKET_TYPE
(
Mode
));

1303 if(
Size
 > 2)

1306 
	`HAL_DSI_ShÜtWr™e
(
hdsi
, 
ChªÃlNbr
, 
DSI_MAX_RETURN_PKT_SIZE
, ((
Size
)&0xFF), (((Size)>>8)&0xFF));

1310 ià(
Mode
 =ð
DSI_DCS_SHORT_PKT_READ
)

1312 
	`DSI_CÚfigPack‘H—d”
(
hdsi
->
In¡ªû
, 
ChªÃlNbr
, 
Mode
, 
DCSCmd
, 0);

1314 ià(
Mode
 =ð
DSI_GEN_SHORT_PKT_READ_P0
)

1316 
	`DSI_CÚfigPack‘H—d”
(
hdsi
->
In¡ªû
, 
ChªÃlNbr
, 
Mode
, 0, 0);

1318 ià(
Mode
 =ð
DSI_GEN_SHORT_PKT_READ_P1
)

1320 
	`DSI_CÚfigPack‘H—d”
(
hdsi
->
In¡ªû
, 
ChªÃlNbr
, 
Mode
, 
P¬am‘”sTabË
[0], 0);

1322 ià(
Mode
 =ð
DSI_GEN_SHORT_PKT_READ_P2
)

1324 
	`DSI_CÚfigPack‘H—d”
(
hdsi
->
In¡ªû
, 
ChªÃlNbr
, 
Mode
, 
P¬am‘”sTabË
[0], ParametersTable[1]);

1328 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1331 (
hdsi
->
In¡ªû
->
GPSR
 & 
DSI_GPSR_PRDFE
) == DSI_GPSR_PRDFE)

1334 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
DSI_TIMEOUT_VALUE
)

1337 
	`__HAL_UNLOCK
(
hdsi
);

1339  
HAL_TIMEOUT
;

1344 *((
ušt32_t
 *)
A¼ay
èð(
hdsi
->
In¡ªû
->
GPDR
);

1345 ià(
Size
 > 4)

1347 
Size
 -= 4;

1348 
A¼ay
 += 4;

1353 
	`__HAL_UNLOCK
(
hdsi
);

1355  
HAL_OK
;

1359 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1362 (()(
Size
)) > 0)

1364 if((
hdsi
->
In¡ªû
->
GPSR
 & 
DSI_GPSR_PRDFE
) == 0)

1366 *((
ušt32_t
 *)
A¼ay
èð(
hdsi
->
In¡ªû
->
GPDR
);

1367 
Size
 -= 4;

1368 
A¼ay
 += 4;

1372 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
DSI_TIMEOUT_VALUE
)

1375 
	`__HAL_UNLOCK
(
hdsi
);

1377  
HAL_TIMEOUT
;

1382 
	`__HAL_UNLOCK
(
hdsi
);

1384  
HAL_OK
;

1385 
	}
}

1394 
HAL_StusTy³Def
 
	$HAL_DSI_EÁ”ULPMD©a
(
DSI_HªdËTy³Def
 *
hdsi
)

1396 
ušt32_t
 
tick¡¬t
 = 0;

1399 
	`__HAL_LOCK
(
hdsi
);

1402 
hdsi
->
In¡ªû
->
PUCR
 |ð
DSI_PUCR_URDL
;

1405 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1408 if((
hdsi
->
In¡ªû
->
PCONFR
 & 
DSI_PCONFR_NL
è=ð
DSI_ONE_DATA_LANE
)

1410 (
hdsi
->
In¡ªû
->
PSR
 & 
DSI_PSR_UAN0
è!ð
RESET
)

1413 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
DSI_TIMEOUT_VALUE
)

1416 
	`__HAL_UNLOCK
(
hdsi
);

1418  
HAL_TIMEOUT
;

1422 ià((
hdsi
->
In¡ªû
->
PCONFR
 & 
DSI_PCONFR_NL
è=ð
DSI_TWO_DATA_LANES
)

1424 (
hdsi
->
In¡ªû
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UAN1
)è!ð
RESET
)

1427 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
DSI_TIMEOUT_VALUE
)

1430 
	`__HAL_UNLOCK
(
hdsi
);

1432  
HAL_TIMEOUT
;

1438 
	`__HAL_UNLOCK
(
hdsi
);

1440  
HAL_OK
;

1441 
	}
}

1450 
HAL_StusTy³Def
 
	$HAL_DSI_Ex™ULPMD©a
(
DSI_HªdËTy³Def
 *
hdsi
)

1452 
ušt32_t
 
tick¡¬t
 = 0;

1455 
	`__HAL_LOCK
(
hdsi
);

1458 
hdsi
->
In¡ªû
->
PUCR
 |ð
DSI_PUCR_UEDL
;

1461 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1464 if((
hdsi
->
In¡ªû
->
PCONFR
 & 
DSI_PCONFR_NL
è=ð
DSI_ONE_DATA_LANE
)

1466 (
hdsi
->
In¡ªû
->
PSR
 & 
DSI_PSR_UAN0
) != DSI_PSR_UAN0)

1469 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
DSI_TIMEOUT_VALUE
)

1472 
	`__HAL_UNLOCK
(
hdsi
);

1474  
HAL_TIMEOUT
;

1478 ià((
hdsi
->
In¡ªû
->
PCONFR
 & 
DSI_PCONFR_NL
è=ð
DSI_TWO_DATA_LANES
)

1480 (
hdsi
->
In¡ªû
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UAN1
)) != (DSI_PSR_UAN0 | DSI_PSR_UAN1))

1483 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
DSI_TIMEOUT_VALUE
)

1486 
	`__HAL_UNLOCK
(
hdsi
);

1488  
HAL_TIMEOUT
;

1494 
hdsi
->
In¡ªû
->
PUCR
 = 0;

1497 
	`__HAL_UNLOCK
(
hdsi
);

1499  
HAL_OK
;

1500 
	}
}

1509 
HAL_StusTy³Def
 
	$HAL_DSI_EÁ”ULPM
(
DSI_HªdËTy³Def
 *
hdsi
)

1511 
ušt32_t
 
tick¡¬t
 = 0;

1514 
	`__HAL_LOCK
(
hdsi
);

1517 
hdsi
->
In¡ªû
->
CLCR
 &ð~
DSI_CLCR_DPCC
;

1520 
	`__HAL_RCC_DSI_CONFIG
(
RCC_DSICLKSOURCE_PLLR
);

1523 
hdsi
->
In¡ªû
->
PUCR
 |ð(
DSI_PUCR_URCL
 | 
DSI_PUCR_URDL
);

1526 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1529 if((
hdsi
->
In¡ªû
->
PCONFR
 & 
DSI_PCONFR_NL
è=ð
DSI_ONE_DATA_LANE
)

1531 (
hdsi
->
In¡ªû
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UANC
)è!ð
RESET
)

1534 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
DSI_TIMEOUT_VALUE
)

1537 
	`__HAL_UNLOCK
(
hdsi
);

1539  
HAL_TIMEOUT
;

1543 ià((
hdsi
->
In¡ªû
->
PCONFR
 & 
DSI_PCONFR_NL
è=ð
DSI_TWO_DATA_LANES
)

1545 (
hdsi
->
In¡ªû
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UAN1
 | 
DSI_PSR_UANC
)è!ð
RESET
)

1548 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
DSI_TIMEOUT_VALUE
)

1551 
	`__HAL_UNLOCK
(
hdsi
);

1553  
HAL_TIMEOUT
;

1559 
	`__HAL_DSI_PLL_DISABLE
(
hdsi
);

1562 
	`__HAL_UNLOCK
(
hdsi
);

1564  
HAL_OK
;

1565 
	}
}

1574 
HAL_StusTy³Def
 
	$HAL_DSI_Ex™ULPM
(
DSI_HªdËTy³Def
 *
hdsi
)

1576 
ušt32_t
 
tick¡¬t
 = 0;

1579 
	`__HAL_LOCK
(
hdsi
);

1582 
	`__HAL_DSI_PLL_ENABLE
(
hdsi
);

1585 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1588 
	`__HAL_DSI_GET_FLAG
(
hdsi
, 
DSI_FLAG_PLLLS
è=ð
RESET
)

1591 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
DSI_TIMEOUT_VALUE
)

1594 
	`__HAL_UNLOCK
(
hdsi
);

1596  
HAL_TIMEOUT
;

1601 
hdsi
->
In¡ªû
->
PUCR
 |ð(
DSI_PUCR_UECL
 | 
DSI_PUCR_UEDL
);

1604 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1607 if((
hdsi
->
In¡ªû
->
PCONFR
 & 
DSI_PCONFR_NL
è=ð
DSI_ONE_DATA_LANE
)

1609 (
hdsi
->
In¡ªû
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UANC
)) != (DSI_PSR_UAN0 | DSI_PSR_UANC))

1612 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
DSI_TIMEOUT_VALUE
)

1615 
	`__HAL_UNLOCK
(
hdsi
);

1617  
HAL_TIMEOUT
;

1621 ià((
hdsi
->
In¡ªû
->
PCONFR
 & 
DSI_PCONFR_NL
è=ð
DSI_TWO_DATA_LANES
)

1623 (
hdsi
->
In¡ªû
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UAN1
 | 
DSI_PSR_UANC
)) != (DSI_PSR_UAN0 | DSI_PSR_UAN1 | DSI_PSR_UANC))

1626 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
DSI_TIMEOUT_VALUE
)

1629 
	`__HAL_UNLOCK
(
hdsi
);

1631  
HAL_TIMEOUT
;

1637 
hdsi
->
In¡ªû
->
PUCR
 = 0;

1640 
	`__HAL_RCC_DSI_CONFIG
(
RCC_DSICLKSOURCE_DSIPHY
);

1643 
hdsi
->
In¡ªû
->
CLCR
 |ð
DSI_CLCR_DPCC
;

1646 
	`__HAL_UNLOCK
(
hdsi
);

1648  
HAL_OK
;

1649 
	}
}

1665 
HAL_StusTy³Def
 
	$HAL_DSI_P©‹ºG’”©ÜS¹
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
Mode
, ušt32_ˆ
Or›Á©iÚ
)

1668 
	`__HAL_LOCK
(
hdsi
);

1671 
hdsi
->
In¡ªû
->
VMCR
 &ð~(
DSI_VMCR_PGM
 | 
DSI_VMCR_PGO
);

1672 
hdsi
->
In¡ªû
->
VMCR
 |ð((
Mode
<<20è| (
Or›Á©iÚ
<<24));

1675 
hdsi
->
In¡ªû
->
VMCR
 |ð
DSI_VMCR_PGE
;

1678 
	`__HAL_UNLOCK
(
hdsi
);

1680  
HAL_OK
;

1681 
	}
}

1689 
HAL_StusTy³Def
 
	$HAL_DSI_P©‹ºG’”©ÜStÝ
(
DSI_HªdËTy³Def
 *
hdsi
)

1692 
	`__HAL_LOCK
(
hdsi
);

1695 
hdsi
->
In¡ªû
->
VMCR
 &ð~
DSI_VMCR_PGE
;

1698 
	`__HAL_UNLOCK
(
hdsi
);

1700  
HAL_OK
;

1701 
	}
}

1714 
HAL_StusTy³Def
 
	$HAL_DSI_S‘SËwR©eAndD–ayTunšg
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
CommD–ay
, ušt32_ˆ
Lªe
, ušt32_ˆ
V®ue
)

1717 
	`__HAL_LOCK
(
hdsi
);

1720 
	`as£¹_·¿m
(
	`IS_DSI_COMMUNICATION_DELAY
(
CommD–ay
));

1721 
	`as£¹_·¿m
(
	`IS_DSI_LANE_GROUP
(
Lªe
));

1723 
CommD–ay
)

1725 
DSI_SLEW_RATE_HSTX
:

1726 if(
Lªe
 =ð
DSI_CLOCK_LANE
)

1729 
hdsi
->
In¡ªû
->
WPCR
[1] &ð~
DSI_WPCR2_HSTXSRCCL
;

1730 
hdsi
->
In¡ªû
->
WPCR
[1] |ð
V®ue
<<16;

1732 if(
Lªe
 =ð
DSI_DATA_LANES
)

1735 
hdsi
->
In¡ªû
->
WPCR
[1] &ð~
DSI_WPCR2_HSTXSRCDL
;

1736 
hdsi
->
In¡ªû
->
WPCR
[1] |ð
V®ue
<<18;

1739 
DSI_SLEW_RATE_LPTX
:

1740 if(
Lªe
 =ð
DSI_CLOCK_LANE
)

1743 
hdsi
->
In¡ªû
->
WPCR
[1] &ð~
DSI_WPCR2_LPSRCCL
;

1744 
hdsi
->
In¡ªû
->
WPCR
[1] |ð
V®ue
<<6;

1746 if(
Lªe
 =ð
DSI_DATA_LANES
)

1749 
hdsi
->
In¡ªû
->
WPCR
[1] &ð~
DSI_WPCR2_LPSRCDL
;

1750 
hdsi
->
In¡ªû
->
WPCR
[1] |ð
V®ue
<<8;

1753 
DSI_HS_DELAY
:

1754 if(
Lªe
 =ð
DSI_CLOCK_LANE
)

1757 
hdsi
->
In¡ªû
->
WPCR
[1] &ð~
DSI_WPCR2_HSTXDCL
;

1758 
hdsi
->
In¡ªû
->
WPCR
[1] |ð
V®ue
;

1760 if(
Lªe
 =ð
DSI_DATA_LANES
)

1763 
hdsi
->
In¡ªû
->
WPCR
[1] &ð~
DSI_WPCR2_HSTXDDL
;

1764 
hdsi
->
In¡ªû
->
WPCR
[1] |ð
V®ue
<<2;

1772 
	`__HAL_UNLOCK
(
hdsi
);

1774  
HAL_OK
;

1775 
	}
}

1784 
HAL_StusTy³Def
 
	$HAL_DSI_S‘LowPow”RXFž‹r
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
F»qu’cy
)

1787 
	`__HAL_LOCK
(
hdsi
);

1790 
hdsi
->
In¡ªû
->
WPCR
[1] &ð~
DSI_WPCR2_LPRXFT
;

1791 
hdsi
->
In¡ªû
->
WPCR
[1] |ð
F»qu’cy
<<25;

1794 
	`__HAL_UNLOCK
(
hdsi
);

1796  
HAL_OK
;

1797 
	}
}

1807 
HAL_StusTy³Def
 
	$HAL_DSI_S‘SDD
(
DSI_HªdËTy³Def
 *
hdsi
, 
FunùiÚ®S‹
 
S‹
)

1810 
	`__HAL_LOCK
(
hdsi
);

1813 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
S‹
));

1816 
hdsi
->
In¡ªû
->
WPCR
[1] &ð~
DSI_WPCR2_SDDC
;

1817 
hdsi
->
In¡ªû
->
WPCR
[1] |ð
S‹
<<12;

1820 
	`__HAL_UNLOCK
(
hdsi
);

1822  
HAL_OK
;

1823 
	}
}

1836 
HAL_StusTy³Def
 
	$HAL_DSI_S‘LªePšsCÚfigu¿tiÚ
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
Cu¡omLªe
, ušt32_ˆ
Lªe
, 
FunùiÚ®S‹
 
S‹
)

1839 
	`__HAL_LOCK
(
hdsi
);

1842 
	`as£¹_·¿m
(
	`IS_DSI_CUSTOM_LANE
(
Cu¡omLªe
));

1843 
	`as£¹_·¿m
(
	`IS_DSI_LANE
(
Lªe
));

1844 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
S‹
));

1846 
Cu¡omLªe
)

1848 
DSI_SWAP_LANE_PINS
:

1849 if(
Lªe
 =ð
DSI_CLOCK_LANE
)

1852 
hdsi
->
In¡ªû
->
WPCR
[0] &ð~
DSI_WPCR1_SWCL
;

1853 
hdsi
->
In¡ªû
->
WPCR
[0] |ð(
S‹
<<6);

1855 if(
Lªe
 =ð
DSI_DATA_LANE0
)

1858 
hdsi
->
In¡ªû
->
WPCR
[0] &ð~
DSI_WPCR1_SWDL0
;

1859 
hdsi
->
In¡ªû
->
WPCR
[0] |ð(
S‹
<<7);

1861 if(
Lªe
 =ð
DSI_DATA_LANE1
)

1864 
hdsi
->
In¡ªû
->
WPCR
[0] &ð~
DSI_WPCR1_SWDL1
;

1865 
hdsi
->
In¡ªû
->
WPCR
[0] |ð(
S‹
<<8);

1868 
DSI_INVERT_HS_SIGNAL
:

1869 if(
Lªe
 =ð
DSI_CLOCK_LANE
)

1872 
hdsi
->
In¡ªû
->
WPCR
[0] &ð~
DSI_WPCR1_HSICL
;

1873 
hdsi
->
In¡ªû
->
WPCR
[0] |ð(
S‹
<<9);

1875 if(
Lªe
 =ð
DSI_DATA_LANE0
)

1878 
hdsi
->
In¡ªû
->
WPCR
[0] &ð~
DSI_WPCR1_HSIDL0
;

1879 
hdsi
->
In¡ªû
->
WPCR
[0] |ð(
S‹
<<10);

1881 if(
Lªe
 =ð
DSI_DATA_LANE1
)

1884 
hdsi
->
In¡ªû
->
WPCR
[0] &ð~
DSI_WPCR1_HSIDL1
;

1885 
hdsi
->
In¡ªû
->
WPCR
[0] |ð(
S‹
<<11);

1893 
	`__HAL_UNLOCK
(
hdsi
);

1895  
HAL_OK
;

1896 
	}
}

1908 
HAL_StusTy³Def
 
	$HAL_DSI_S‘PHYTimšgs
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
Timšg
, 
FunùiÚ®S‹
 
S‹
, ušt32_ˆ
V®ue
)

1911 
	`__HAL_LOCK
(
hdsi
);

1914 
	`as£¹_·¿m
(
	`IS_DSI_PHY_TIMING
(
Timšg
));

1915 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
S‹
));

1917 
Timšg
)

1919 
DSI_TCLK_POST
:

1921 
hdsi
->
In¡ªû
->
WPCR
[0] &ð~
DSI_WPCR1_TCLKPOSTEN
;

1922 
hdsi
->
In¡ªû
->
WPCR
[0] |ð(
S‹
<<27);

1924 if(
S‹
)

1927 
hdsi
->
In¡ªû
->
WPCR
[4] &ð~
DSI_WPCR5_TCLKPOST
;

1928 
hdsi
->
In¡ªû
->
WPCR
[4] |ð
V®ue
;

1932 
DSI_TLPX_CLK
:

1934 
hdsi
->
In¡ªû
->
WPCR
[0] &ð~
DSI_WPCR1_TLPXCEN
;

1935 
hdsi
->
In¡ªû
->
WPCR
[0] |ð(
S‹
<<26);

1937 if(
S‹
)

1940 
hdsi
->
In¡ªû
->
WPCR
[3] &ð~
DSI_WPCR4_TLPXC
;

1941 
hdsi
->
In¡ªû
->
WPCR
[3] |ð
V®ue
;

1945 
DSI_THS_EXIT
:

1947 
hdsi
->
In¡ªû
->
WPCR
[0] &ð~
DSI_WPCR1_THSEXITEN
;

1948 
hdsi
->
In¡ªû
->
WPCR
[0] |ð(
S‹
<<25);

1950 if(
S‹
)

1953 
hdsi
->
In¡ªû
->
WPCR
[3] &ð~
DSI_WPCR4_THSEXIT
;

1954 
hdsi
->
In¡ªû
->
WPCR
[3] |ð
V®ue
;

1958 
DSI_TLPX_DATA
:

1960 
hdsi
->
In¡ªû
->
WPCR
[0] &ð~
DSI_WPCR1_TLPXDEN
;

1961 
hdsi
->
In¡ªû
->
WPCR
[0] |ð(
S‹
<<24);

1963 if(
S‹
)

1966 
hdsi
->
In¡ªû
->
WPCR
[3] &ð~
DSI_WPCR4_TLPXD
;

1967 
hdsi
->
In¡ªû
->
WPCR
[3] |ð
V®ue
;

1971 
DSI_THS_ZERO
:

1973 
hdsi
->
In¡ªû
->
WPCR
[0] &ð~
DSI_WPCR1_THSZEROEN
;

1974 
hdsi
->
In¡ªû
->
WPCR
[0] |ð(
S‹
<<23);

1976 if(
S‹
)

1979 
hdsi
->
In¡ªû
->
WPCR
[3] &ð~
DSI_WPCR4_THSZERO
;

1980 
hdsi
->
In¡ªû
->
WPCR
[3] |ð
V®ue
;

1984 
DSI_THS_TRAIL
:

1986 
hdsi
->
In¡ªû
->
WPCR
[0] &ð~
DSI_WPCR1_THSTRAILEN
;

1987 
hdsi
->
In¡ªû
->
WPCR
[0] |ð(
S‹
<<22);

1989 if(
S‹
)

1992 
hdsi
->
In¡ªû
->
WPCR
[2] &ð~
DSI_WPCR3_THSTRAIL
;

1993 
hdsi
->
In¡ªû
->
WPCR
[2] |ð
V®ue
;

1997 
DSI_THS_PREPARE
:

1999 
hdsi
->
In¡ªû
->
WPCR
[0] &ð~
DSI_WPCR1_THSPREPEN
;

2000 
hdsi
->
In¡ªû
->
WPCR
[0] |ð(
S‹
<<21);

2002 if(
S‹
)

2005 
hdsi
->
In¡ªû
->
WPCR
[2] &ð~
DSI_WPCR3_THSPREP
;

2006 
hdsi
->
In¡ªû
->
WPCR
[2] |ð
V®ue
;

2010 
DSI_TCLK_ZERO
:

2012 
hdsi
->
In¡ªû
->
WPCR
[0] &ð~
DSI_WPCR1_TCLKZEROEN
;

2013 
hdsi
->
In¡ªû
->
WPCR
[0] |ð(
S‹
<<20);

2015 if(
S‹
)

2018 
hdsi
->
In¡ªû
->
WPCR
[2] &ð~
DSI_WPCR3_TCLKZERO
;

2019 
hdsi
->
In¡ªû
->
WPCR
[2] |ð
V®ue
;

2023 
DSI_TCLK_PREPARE
:

2025 
hdsi
->
In¡ªû
->
WPCR
[0] &ð~
DSI_WPCR1_TCLKPREPEN
;

2026 
hdsi
->
In¡ªû
->
WPCR
[0] |ð(
S‹
<<19);

2028 if(
S‹
)

2031 
hdsi
->
In¡ªû
->
WPCR
[2] &ð~
DSI_WPCR3_TCLKPREP
;

2032 
hdsi
->
In¡ªû
->
WPCR
[2] |ð
V®ue
;

2041 
	`__HAL_UNLOCK
(
hdsi
);

2043  
HAL_OK
;

2044 
	}
}

2055 
HAL_StusTy³Def
 
	$HAL_DSI_FÜûTXStÝMode
(
DSI_HªdËTy³Def
 *
hdsi
, 
ušt32_t
 
Lªe
, 
FunùiÚ®S‹
 
S‹
)

2058 
	`__HAL_LOCK
(
hdsi
);

2061 
	`as£¹_·¿m
(
	`IS_DSI_LANE_GROUP
(
Lªe
));

2062 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
S‹
));

2064 if(
Lªe
 =ð
DSI_CLOCK_LANE
)

2067 
hdsi
->
In¡ªû
->
WPCR
[0] &ð~
DSI_WPCR1_FTXSMCL
;

2068 
hdsi
->
In¡ªû
->
WPCR
[0] |ð(
S‹
<<12);

2070 if(
Lªe
 =ð
DSI_DATA_LANES
)

2073 
hdsi
->
In¡ªû
->
WPCR
[0] &ð~
DSI_WPCR1_FTXSMDL
;

2074 
hdsi
->
In¡ªû
->
WPCR
[0] |ð(
S‹
<<13);

2078 
	`__HAL_UNLOCK
(
hdsi
);

2080  
HAL_OK
;

2081 
	}
}

2090 
HAL_StusTy³Def
 
	$HAL_DSI_FÜûRXLowPow”
(
DSI_HªdËTy³Def
 *
hdsi
, 
FunùiÚ®S‹
 
S‹
)

2093 
	`__HAL_LOCK
(
hdsi
);

2096 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
S‹
));

2099 
hdsi
->
In¡ªû
->
WPCR
[1] &ð~
DSI_WPCR2_FLPRXLPM
;

2100 
hdsi
->
In¡ªû
->
WPCR
[1] |ð
S‹
<<22;

2103 
	`__HAL_UNLOCK
(
hdsi
);

2105  
HAL_OK
;

2106 
	}
}

2115 
HAL_StusTy³Def
 
	$HAL_DSI_FÜûD©aLªesInRX
(
DSI_HªdËTy³Def
 *
hdsi
, 
FunùiÚ®S‹
 
S‹
)

2118 
	`__HAL_LOCK
(
hdsi
);

2121 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
S‹
));

2124 
hdsi
->
In¡ªû
->
WPCR
[0] &ð~
DSI_WPCR1_TDDL
;

2125 
hdsi
->
In¡ªû
->
WPCR
[0] |ð
S‹
<<16;

2128 
	`__HAL_UNLOCK
(
hdsi
);

2130  
HAL_OK
;

2131 
	}
}

2140 
HAL_StusTy³Def
 
	$HAL_DSI_S‘PuÎDown
(
DSI_HªdËTy³Def
 *
hdsi
, 
FunùiÚ®S‹
 
S‹
)

2143 
	`__HAL_LOCK
(
hdsi
);

2146 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
S‹
));

2149 
hdsi
->
In¡ªû
->
WPCR
[0] &ð~
DSI_WPCR1_PDEN
;

2150 
hdsi
->
In¡ªû
->
WPCR
[0] |ð
S‹
<<18;

2153 
	`__HAL_UNLOCK
(
hdsi
);

2155  
HAL_OK
;

2156 
	}
}

2165 
HAL_StusTy³Def
 
	$HAL_DSI_S‘CÚ‹ÁiÚD‘eùiÚOff
(
DSI_HªdËTy³Def
 *
hdsi
, 
FunùiÚ®S‹
 
S‹
)

2168 
	`__HAL_LOCK
(
hdsi
);

2171 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
S‹
));

2174 
hdsi
->
In¡ªû
->
WPCR
[0] &ð~
DSI_WPCR1_CDOFFDL
;

2175 
hdsi
->
In¡ªû
->
WPCR
[0] |ð
S‹
<<14;

2178 
	`__HAL_UNLOCK
(
hdsi
);

2180  
HAL_OK
;

2181 
	}
}

2209 
HAL_DSI_S‹Ty³Def
 
	$HAL_DSI_G‘S‹
(
DSI_HªdËTy³Def
 *
hdsi
)

2211  
hdsi
->
S‹
;

2212 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_eth.c

102 
	~"¡m32f4xx_h®.h
"

113 #ifdeà
HAL_ETH_MODULE_ENABLED


115 #ià
defšed
(
STM32F407xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F427xx
è|| defšed(
STM32F437xx
) ||\

116 
defšed
(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

123 
	#LINKED_STATE_TIMEOUT_VALUE
 ((
ušt32_t
)2000è

	)

124 
	#AUTONEGO_COMPLETED_TIMEOUT_VALUE
 ((
ušt32_t
)1000è

	)

135 
	`ETH_MACDMACÚfig
(
ETH_HªdËTy³Def
 *
h‘h
, 
ušt32_t
 
”r
);

136 
	`ETH_MACAdd»ssCÚfig
(
ETH_HªdËTy³Def
 *
h‘h
, 
ušt32_t
 
MacAddr
, 
ušt8_t
 *
Addr
);

137 
	`ETH_MACReû±iÚEÇbË
(
ETH_HªdËTy³Def
 *
h‘h
);

138 
	`ETH_MACReû±iÚDi§bË
(
ETH_HªdËTy³Def
 *
h‘h
);

139 
	`ETH_MACT¿nsmissiÚEÇbË
(
ETH_HªdËTy³Def
 *
h‘h
);

140 
	`ETH_MACT¿nsmissiÚDi§bË
(
ETH_HªdËTy³Def
 *
h‘h
);

141 
	`ETH_DMAT¿nsmissiÚEÇbË
(
ETH_HªdËTy³Def
 *
h‘h
);

142 
	`ETH_DMAT¿nsmissiÚDi§bË
(
ETH_HªdËTy³Def
 *
h‘h
);

143 
	`ETH_DMAReû±iÚEÇbË
(
ETH_HªdËTy³Def
 *
h‘h
);

144 
	`ETH_DMAReû±iÚDi§bË
(
ETH_HªdËTy³Def
 *
h‘h
);

145 
	`ETH_FlushT¿nsm™FIFO
(
ETH_HªdËTy³Def
 *
h‘h
);

178 
HAL_StusTy³Def
 
	$HAL_ETH_In™
(
ETH_HªdËTy³Def
 *
h‘h
)

180 
ušt32_t
 
tm´eg1
 = 0, 
phy»g
 = 0;

181 
ušt32_t
 
hþk
 = 60000000;

182 
ušt32_t
 
tick¡¬t
 = 0;

183 
ušt32_t
 
”r
 = 
ETH_SUCCESS
;

186 if(
h‘h
 =ð
NULL
)

188  
HAL_ERROR
;

192 
	`as£¹_·¿m
(
	`IS_ETH_AUTONEGOTIATION
(
h‘h
->
In™
.
AutoNegÙŸtiÚ
));

193 
	`as£¹_·¿m
(
	`IS_ETH_RX_MODE
(
h‘h
->
In™
.
RxMode
));

194 
	`as£¹_·¿m
(
	`IS_ETH_CHECKSUM_MODE
(
h‘h
->
In™
.
ChecksumMode
));

195 
	`as£¹_·¿m
(
	`IS_ETH_MEDIA_INTERFACE
(
h‘h
->
In™
.
MedŸIÁ”çû
));

197 if(
h‘h
->
S‹
 =ð
HAL_ETH_STATE_RESET
)

200 
h‘h
->
Lock
 = 
HAL_UNLOCKED
;

202 
	`HAL_ETH_M¥In™
(
h‘h
);

206 
	`__HAL_RCC_SYSCFG_CLK_ENABLE
();

209 
SYSCFG
->
PMC
 &ð~(
SYSCFG_PMC_MII_RMII_SEL
);

210 
SYSCFG
->
PMC
 |ð(
ušt32_t
)
h‘h
->
In™
.
MedŸIÁ”çû
;

215 (
h‘h
->
In¡ªû
)->
DMABMR
 |ð
ETH_DMABMR_SR
;

218 ((
h‘h
->
In¡ªû
)->
DMABMR
 & 
ETH_DMABMR_SR
è!ð(
ušt32_t
)
RESET
)

224 
tm´eg1
 = (
h‘h
->
In¡ªû
)->
MACMIIAR
;

226 
tm´eg1
 &ð
ETH_MACMIIAR_CR_MASK
;

229 
hþk
 = 
	`HAL_RCC_G‘HCLKF»q
();

232 if((
hþk
 >= 20000000)&&(hclk < 35000000))

235 
tm´eg1
 |ð(
ušt32_t
)
ETH_MACMIIAR_CR_Div16
;

237 if((
hþk
 >= 35000000)&&(hclk < 60000000))

240 
tm´eg1
 |ð(
ušt32_t
)
ETH_MACMIIAR_CR_Div26
;

242 if((
hþk
 >= 60000000)&&(hclk < 100000000))

245 
tm´eg1
 |ð(
ušt32_t
)
ETH_MACMIIAR_CR_Div42
;

247 if((
hþk
 >= 100000000)&&(hclk < 150000000))

250 
tm´eg1
 |ð(
ušt32_t
)
ETH_MACMIIAR_CR_Div62
;

255 
tm´eg1
 |ð(
ušt32_t
)
ETH_MACMIIAR_CR_Div102
;

259 (
h‘h
->
In¡ªû
)->
MACMIIAR
 = (
ušt32_t
)
tm´eg1
;

263 if((
	`HAL_ETH_Wr™ePHYRegi¡”
(
h‘h
, 
PHY_BCR
, 
PHY_RESET
)è!ð
HAL_OK
)

266 
”r
 = 
ETH_ERROR
;

269 
	`ETH_MACDMACÚfig
(
h‘h
, 
”r
);

272 
h‘h
->
S‹
 = 
HAL_ETH_STATE_READY
;

275  
HAL_ERROR
;

279 
	`HAL_D–ay
(
PHY_RESET_DELAY
);

281 if((
h‘h
->
In™
).
AutoNegÙŸtiÚ
 !ð
ETH_AUTONEGOTIATION_DISABLE
)

284 
tick¡¬t
 = 
	`HAL_G‘Tick
();

289 
	`HAL_ETH_R—dPHYRegi¡”
(
h‘h
, 
PHY_BSR
, &
phy»g
);

292 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
LINKED_STATE_TIMEOUT_VALUE
)

295 
”r
 = 
ETH_ERROR
;

298 
	`ETH_MACDMACÚfig
(
h‘h
, 
”r
);

300 
h‘h
->
S‹
ð
HAL_ETH_STATE_READY
;

303 
	`__HAL_UNLOCK
(
h‘h
);

305  
HAL_TIMEOUT
;

307 } ((
phy»g
 & 
PHY_LINKED_STATUS
) != PHY_LINKED_STATUS));

311 if((
	`HAL_ETH_Wr™ePHYRegi¡”
(
h‘h
, 
PHY_BCR
, 
PHY_AUTONEGOTIATION
)è!ð
HAL_OK
)

314 
”r
 = 
ETH_ERROR
;

317 
	`ETH_MACDMACÚfig
(
h‘h
, 
”r
);

320 
h‘h
->
S‹
 = 
HAL_ETH_STATE_READY
;

323  
HAL_ERROR
;

327 
tick¡¬t
 = 
	`HAL_G‘Tick
();

332 
	`HAL_ETH_R—dPHYRegi¡”
(
h‘h
, 
PHY_BSR
, &
phy»g
);

335 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
AUTONEGO_COMPLETED_TIMEOUT_VALUE
)

338 
”r
 = 
ETH_ERROR
;

341 
	`ETH_MACDMACÚfig
(
h‘h
, 
”r
);

343 
h‘h
->
S‹
ð
HAL_ETH_STATE_READY
;

346 
	`__HAL_UNLOCK
(
h‘h
);

348  
HAL_TIMEOUT
;

351 } ((
phy»g
 & 
PHY_AUTONEGO_COMPLETE
) != PHY_AUTONEGO_COMPLETE));

354 if((
	`HAL_ETH_R—dPHYRegi¡”
(
h‘h
, 
PHY_SR
, &
phy»g
)è!ð
HAL_OK
)

357 
”r
 = 
ETH_ERROR
;

360 
	`ETH_MACDMACÚfig
(
h‘h
, 
”r
);

363 
h‘h
->
S‹
 = 
HAL_ETH_STATE_READY
;

366  
HAL_ERROR
;

370 if((
phy»g
 & 
PHY_DUPLEX_STATUS
è!ð(
ušt32_t
)
RESET
)

373 (
h‘h
->
In™
).
Du¶exMode
 = 
ETH_MODE_FULLDUPLEX
;

378 (
h‘h
->
In™
).
Du¶exMode
 = 
ETH_MODE_HALFDUPLEX
;

381 if((
phy»g
 & 
PHY_SPEED_STATUS
) == PHY_SPEED_STATUS)

384 (
h‘h
->
In™
).
S³ed
 = 
ETH_SPEED_10M
;

389 (
h‘h
->
In™
).
S³ed
 = 
ETH_SPEED_100M
;

395 
	`as£¹_·¿m
(
	`IS_ETH_SPEED
(
h‘h
->
In™
.
S³ed
));

396 
	`as£¹_·¿m
(
	`IS_ETH_DUPLEX_MODE
(
h‘h
->
In™
.
Du¶exMode
));

399 if(
	`HAL_ETH_Wr™ePHYRegi¡”
(
h‘h
, 
PHY_BCR
, ((
ušt16_t
)((h‘h->
In™
).
Du¶exMode
 >> 3) |

400 (
ušt16_t
)((
h‘h
->
In™
).
S³ed
 >> 1))è!ð
HAL_OK
)

403 
”r
 = 
ETH_ERROR
;

406 
	`ETH_MACDMACÚfig
(
h‘h
, 
”r
);

409 
h‘h
->
S‹
 = 
HAL_ETH_STATE_READY
;

412  
HAL_ERROR
;

416 
	`HAL_D–ay
(
PHY_CONFIG_DELAY
);

420 
	`ETH_MACDMACÚfig
(
h‘h
, 
”r
);

423 
h‘h
->
S‹
ð
HAL_ETH_STATE_READY
;

426  
HAL_OK
;

427 
	}
}

435 
HAL_StusTy³Def
 
	$HAL_ETH_DeIn™
(
ETH_HªdËTy³Def
 *
h‘h
)

438 
h‘h
->
S‹
 = 
HAL_ETH_STATE_BUSY
;

441 
	`HAL_ETH_M¥DeIn™
(
h‘h
);

444 
h‘h
->
S‹
ð
HAL_ETH_STATE_RESET
;

447 
	`__HAL_UNLOCK
(
h‘h
);

450  
HAL_OK
;

451 
	}
}

462 
HAL_StusTy³Def
 
	$HAL_ETH_DMATxDescLi¡In™
(
ETH_HªdËTy³Def
 *
h‘h
, 
ETH_DMADescTy³Def
 *
DMATxDescTab
, 
ušt8_t
 *
TxBuff
, 
ušt32_t
 
TxBuffCouÁ
)

464 
ušt32_t
 
i
 = 0;

465 
ETH_DMADescTy³Def
 *
dm©xdesc
;

468 
	`__HAL_LOCK
(
h‘h
);

471 
h‘h
->
S‹
 = 
HAL_ETH_STATE_BUSY
;

474 
h‘h
->
TxDesc
 = 
DMATxDescTab
;

477 
i
=0; i < 
TxBuffCouÁ
; i++)

480 
dm©xdesc
 = 
DMATxDescTab
 + 
i
;

483 
dm©xdesc
->
Stus
 = 
ETH_DMATXDESC_TCH
;

486 
dm©xdesc
->
Bufãr1Addr
 = (
ušt32_t
)(&
TxBuff
[
i
*
ETH_TX_BUF_SIZE
]);

488 ià((
h‘h
->
In™
).
ChecksumMode
 =ð
ETH_CHECKSUM_BY_HARDWARE
)

491 
dm©xdesc
->
Stus
 |ð
ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL
;

495 if(
i
 < (
TxBuffCouÁ
-1))

498 
dm©xdesc
->
Bufãr2NextDescAddr
 = (
ušt32_t
)(
DMATxDescTab
+
i
+1);

503 
dm©xdesc
->
Bufãr2NextDescAddr
 = (
ušt32_t
è
DMATxDescTab
;

508 (
h‘h
->
In¡ªû
)->
DMATDLAR
 = (
ušt32_t
è
DMATxDescTab
;

511 
h‘h
->
S‹
ð
HAL_ETH_STATE_READY
;

514 
	`__HAL_UNLOCK
(
h‘h
);

517  
HAL_OK
;

518 
	}
}

529 
HAL_StusTy³Def
 
	$HAL_ETH_DMARxDescLi¡In™
(
ETH_HªdËTy³Def
 *
h‘h
, 
ETH_DMADescTy³Def
 *
DMARxDescTab
, 
ušt8_t
 *
RxBuff
, 
ušt32_t
 
RxBuffCouÁ
)

531 
ušt32_t
 
i
 = 0;

532 
ETH_DMADescTy³Def
 *
DMARxDesc
;

535 
	`__HAL_LOCK
(
h‘h
);

538 
h‘h
->
S‹
 = 
HAL_ETH_STATE_BUSY
;

541 
h‘h
->
RxDesc
 = 
DMARxDescTab
;

544 
i
=0; i < 
RxBuffCouÁ
; i++)

547 
DMARxDesc
 = 
DMARxDescTab
+
i
;

550 
DMARxDesc
->
Stus
 = 
ETH_DMARXDESC_OWN
;

553 
DMARxDesc
->
CÚŒÞBufãrSize
 = 
ETH_DMARXDESC_RCH
 | 
ETH_RX_BUF_SIZE
;

556 
DMARxDesc
->
Bufãr1Addr
 = (
ušt32_t
)(&
RxBuff
[
i
*
ETH_RX_BUF_SIZE
]);

558 if((
h‘h
->
In™
).
RxMode
 =ð
ETH_RXINTERRUPT_MODE
)

561 
DMARxDesc
->
CÚŒÞBufãrSize
 &ð~
ETH_DMARXDESC_DIC
;

565 if(
i
 < (
RxBuffCouÁ
-1))

568 
DMARxDesc
->
Bufãr2NextDescAddr
 = (
ušt32_t
)(
DMARxDescTab
+
i
+1);

573 
DMARxDesc
->
Bufãr2NextDescAddr
 = (
ušt32_t
)(
DMARxDescTab
);

578 (
h‘h
->
In¡ªû
)->
DMARDLAR
 = (
ušt32_t
è
DMARxDescTab
;

581 
h‘h
->
S‹
ð
HAL_ETH_STATE_READY
;

584 
	`__HAL_UNLOCK
(
h‘h
);

587  
HAL_OK
;

588 
	}
}

596 
__w—k
 
	$HAL_ETH_M¥In™
(
ETH_HªdËTy³Def
 *
h‘h
)

601 
	}
}

609 
__w—k
 
	$HAL_ETH_M¥DeIn™
(
ETH_HªdËTy³Def
 *
h‘h
)

614 
	}
}

650 
HAL_StusTy³Def
 
	$HAL_ETH_T¿nsm™F¿me
(
ETH_HªdËTy³Def
 *
h‘h
, 
ušt32_t
 
F¿meL’gth
)

652 
ušt32_t
 
bufcouÁ
 = 0, 
size
 = 0, 
i
 = 0;

655 
	`__HAL_LOCK
(
h‘h
);

658 
h‘h
->
S‹
 = 
HAL_ETH_STATE_BUSY
;

660 ià(
F¿meL’gth
 == 0)

663 
h‘h
->
S‹
 = 
HAL_ETH_STATE_READY
;

666 
	`__HAL_UNLOCK
(
h‘h
);

668  
HAL_ERROR
;

672 if(((
h‘h
->
TxDesc
)->
Stus
 & 
ETH_DMATXDESC_OWN
è!ð(
ušt32_t
)
RESET
)

675 
h‘h
->
S‹
 = 
HAL_ETH_STATE_BUSY_TX
;

678 
	`__HAL_UNLOCK
(
h‘h
);

680  
HAL_ERROR
;

684 ià(
F¿meL’gth
 > 
ETH_TX_BUF_SIZE
)

686 
bufcouÁ
 = 
F¿meL’gth
/
ETH_TX_BUF_SIZE
;

687 ià(
F¿meL’gth
 % 
ETH_TX_BUF_SIZE
)

689 
bufcouÁ
++;

694 
bufcouÁ
 = 1;

696 ià(
bufcouÁ
 == 1)

699 
h‘h
->
TxDesc
->
Stus
 |=
ETH_DMATXDESC_FS
|
ETH_DMATXDESC_LS
;

701 
h‘h
->
TxDesc
->
CÚŒÞBufãrSize
 = (
F¿meL’gth
 & 
ETH_DMATXDESC_TBS1
);

703 
h‘h
->
TxDesc
->
Stus
 |ð
ETH_DMATXDESC_OWN
;

705 
h‘h
->
TxDesc
ð(
ETH_DMADescTy³Def
 *)(h‘h->TxDesc->
Bufãr2NextDescAddr
);

709 
i
=0; i< 
bufcouÁ
; i++)

712 
h‘h
->
TxDesc
->
Stus
 &ð~(
ETH_DMATXDESC_FS
 | 
ETH_DMATXDESC_LS
);

714 ià(
i
 == 0)

717 
h‘h
->
TxDesc
->
Stus
 |ð
ETH_DMATXDESC_FS
;

721 
h‘h
->
TxDesc
->
CÚŒÞBufãrSize
 = (
ETH_TX_BUF_SIZE
 & 
ETH_DMATXDESC_TBS1
);

723 ià(
i
 =ð(
bufcouÁ
-1))

726 
h‘h
->
TxDesc
->
Stus
 |ð
ETH_DMATXDESC_LS
;

727 
size
 = 
F¿meL’gth
 - (
bufcouÁ
-1)*
ETH_TX_BUF_SIZE
;

728 
h‘h
->
TxDesc
->
CÚŒÞBufãrSize
 = (
size
 & 
ETH_DMATXDESC_TBS1
);

732 
h‘h
->
TxDesc
->
Stus
 |ð
ETH_DMATXDESC_OWN
;

734 
h‘h
->
TxDesc
 = (
ETH_DMADescTy³Def
 *)(h‘h->TxDesc->
Bufãr2NextDescAddr
);

739 ià(((
h‘h
->
In¡ªû
)->
DMASR
 & 
ETH_DMASR_TBUS
è!ð(
ušt32_t
)
RESET
)

742 (
h‘h
->
In¡ªû
)->
DMASR
 = 
ETH_DMASR_TBUS
;

744 (
h‘h
->
In¡ªû
)->
DMATPDR
 = 0;

748 
h‘h
->
S‹
 = 
HAL_ETH_STATE_READY
;

751 
	`__HAL_UNLOCK
(
h‘h
);

754  
HAL_OK
;

755 
	}
}

763 
HAL_StusTy³Def
 
	$HAL_ETH_G‘ReûivedF¿me
(
ETH_HªdËTy³Def
 *
h‘h
)

765 
ušt32_t
 
äam–’gth
 = 0;

768 
	`__HAL_LOCK
(
h‘h
);

771 
h‘h
->
S‹
 = 
HAL_ETH_STATE_BUSY
;

775 if(((
h‘h
->
RxDesc
->
Stus
 & 
ETH_DMARXDESC_OWN
è=ð(
ušt32_t
)
RESET
))

778 if(((
h‘h
->
RxDesc
->
Stus
 & 
ETH_DMARXDESC_LS
è!ð(
ušt32_t
)
RESET
))

781 (
h‘h
->
RxF¿meInfos
).
SegCouÁ
++;

784 ià((
h‘h
->
RxF¿meInfos
).
SegCouÁ
 == 1)

786 (
h‘h
->
RxF¿meInfos
).
FSRxDesc
 =h‘h->
RxDesc
;

789 
h‘h
->
RxF¿meInfos
.
LSRxDesc
 = h‘h->
RxDesc
;

792 
äam–’gth
 = (((
h‘h
->
RxDesc
)->
Stus
 & 
ETH_DMARXDESC_FL
è>> 
ETH_DMARXDESC_FRAMELENGTHSHIFT
) - 4;

793 
h‘h
->
RxF¿meInfos
.
Ëngth
 = 
äam–’gth
;

796 
h‘h
->
RxF¿meInfos
.
bufãr
 = ((h‘h->RxF¿meInfos).
FSRxDesc
)->
Bufãr1Addr
;

798 
h‘h
->
RxDesc
 = (
ETH_DMADescTy³Def
*è((h‘h->RxDesc)->
Bufãr2NextDescAddr
);

801 
h‘h
->
S‹
 = 
HAL_ETH_STATE_READY
;

804 
	`__HAL_UNLOCK
(
h‘h
);

807  
HAL_OK
;

810 if((
h‘h
->
RxDesc
->
Stus
 & 
ETH_DMARXDESC_FS
è!ð(
ušt32_t
)
RESET
)

812 (
h‘h
->
RxF¿meInfos
).
FSRxDesc
 = h‘h->
RxDesc
;

813 (
h‘h
->
RxF¿meInfos
).
LSRxDesc
 = 
NULL
;

814 (
h‘h
->
RxF¿meInfos
).
SegCouÁ
 = 1;

816 
h‘h
->
RxDesc
 = (
ETH_DMADescTy³Def
*è(h‘h->RxDesc->
Bufãr2NextDescAddr
);

821 (
h‘h
->
RxF¿meInfos
).
SegCouÁ
++;

823 
h‘h
->
RxDesc
 = (
ETH_DMADescTy³Def
*è(h‘h->RxDesc->
Bufãr2NextDescAddr
);

828 
h‘h
->
S‹
 = 
HAL_ETH_STATE_READY
;

831 
	`__HAL_UNLOCK
(
h‘h
);

834  
HAL_ERROR
;

835 
	}
}

843 
HAL_StusTy³Def
 
	$HAL_ETH_G‘ReûivedF¿me_IT
(
ETH_HªdËTy³Def
 *
h‘h
)

845 
ušt32_t
 
desütÜsÿncouÁ”
 = 0;

848 
	`__HAL_LOCK
(
h‘h
);

851 
h‘h
->
S‹
 = 
HAL_ETH_STATE_BUSY
;

854 ((
h‘h
->
RxDesc
->
Stus
 & 
ETH_DMARXDESC_OWN
è=ð(
ušt32_t
)
RESET
è&& (
desütÜsÿncouÁ”
 < 
ETH_RXBUFNB
))

857 
desütÜsÿncouÁ”
++;

861 if((
h‘h
->
RxDesc
->
Stus
 & (
ETH_DMARXDESC_FS
 | 
ETH_DMARXDESC_LS
)è=ð(
ušt32_t
)ETH_DMARXDESC_FS)

863 
h‘h
->
RxF¿meInfos
.
FSRxDesc
 = h‘h->
RxDesc
;

864 
h‘h
->
RxF¿meInfos
.
SegCouÁ
 = 1;

866 
h‘h
->
RxDesc
 = (
ETH_DMADescTy³Def
*è(h‘h->RxDesc->
Bufãr2NextDescAddr
);

870 ià((
h‘h
->
RxDesc
->
Stus
 & (
ETH_DMARXDESC_LS
 | 
ETH_DMARXDESC_FS
)è=ð(
ušt32_t
)
RESET
)

873 (
h‘h
->
RxF¿meInfos
.
SegCouÁ
)++;

875 
h‘h
->
RxDesc
 = (
ETH_DMADescTy³Def
*)(h‘h->RxDesc->
Bufãr2NextDescAddr
);

881 
h‘h
->
RxF¿meInfos
.
LSRxDesc
 = h‘h->
RxDesc
;

884 (
h‘h
->
RxF¿meInfos
.
SegCouÁ
)++;

887 ià((
h‘h
->
RxF¿meInfos
.
SegCouÁ
) == 1)

889 
h‘h
->
RxF¿meInfos
.
FSRxDesc
 = h‘h->
RxDesc
;

893 
h‘h
->
RxF¿meInfos
.
Ëngth
 = (((h‘h->
RxDesc
)->
Stus
 & 
ETH_DMARXDESC_FL
è>> 
ETH_DMARXDESC_FRAMELENGTHSHIFT
) - 4;

896 
h‘h
->
RxF¿meInfos
.
bufãr
 =((h‘h->RxF¿meInfos).
FSRxDesc
)->
Bufãr1Addr
;

899 
h‘h
->
RxDesc
 = (
ETH_DMADescTy³Def
*è(h‘h->RxDesc->
Bufãr2NextDescAddr
);

902 
h‘h
->
S‹
 = 
HAL_ETH_STATE_READY
;

905 
	`__HAL_UNLOCK
(
h‘h
);

908  
HAL_OK
;

913 
h‘h
->
S‹
 = 
HAL_ETH_STATE_READY
;

916 
	`__HAL_UNLOCK
(
h‘h
);

919  
HAL_ERROR
;

920 
	}
}

928 
	$HAL_ETH_IRQHªdËr
(
ETH_HªdËTy³Def
 *
h‘h
)

931 ià(
	`__HAL_ETH_DMA_GET_FLAG
(
h‘h
, 
ETH_DMA_FLAG_R
))

934 
	`HAL_ETH_RxC¶tC®lback
(
h‘h
);

937 
	`__HAL_ETH_DMA_CLEAR_IT
(
h‘h
, 
ETH_DMA_IT_R
);

940 
h‘h
->
S‹
 = 
HAL_ETH_STATE_READY
;

943 
	`__HAL_UNLOCK
(
h‘h
);

947 ià(
	`__HAL_ETH_DMA_GET_FLAG
(
h‘h
, 
ETH_DMA_FLAG_T
))

950 
	`HAL_ETH_TxC¶tC®lback
(
h‘h
);

953 
	`__HAL_ETH_DMA_CLEAR_IT
(
h‘h
, 
ETH_DMA_IT_T
);

956 
h‘h
->
S‹
 = 
HAL_ETH_STATE_READY
;

959 
	`__HAL_UNLOCK
(
h‘h
);

963 
	`__HAL_ETH_DMA_CLEAR_IT
(
h‘h
, 
ETH_DMA_IT_NIS
);

966 if(
	`__HAL_ETH_DMA_GET_FLAG
(
h‘h
, 
ETH_DMA_FLAG_AIS
))

969 
	`HAL_ETH_E¼ÜC®lback
(
h‘h
);

972 
	`__HAL_ETH_DMA_CLEAR_IT
(
h‘h
, 
ETH_DMA_FLAG_AIS
);

975 
h‘h
->
S‹
 = 
HAL_ETH_STATE_READY
;

978 
	`__HAL_UNLOCK
(
h‘h
);

980 
	}
}

988 
__w—k
 
	$HAL_ETH_TxC¶tC®lback
(
ETH_HªdËTy³Def
 *
h‘h
)

993 
	}
}

1001 
__w—k
 
	$HAL_ETH_RxC¶tC®lback
(
ETH_HªdËTy³Def
 *
h‘h
)

1006 
	}
}

1014 
__w—k
 
	$HAL_ETH_E¼ÜC®lback
(
ETH_HªdËTy³Def
 *
h‘h
)

1019 
	}
}

1033 
HAL_StusTy³Def
 
	$HAL_ETH_R—dPHYRegi¡”
(
ETH_HªdËTy³Def
 *
h‘h
, 
ušt16_t
 
PHYReg
, 
ušt32_t
 *
RegV®ue
)

1035 
ušt32_t
 
tm´eg1
 = 0;

1036 
ušt32_t
 
tick¡¬t
 = 0;

1039 
	`as£¹_·¿m
(
	`IS_ETH_PHY_ADDRESS
(
h‘h
->
In™
.
PhyAdd»ss
));

1042 if(
h‘h
->
S‹
 =ð
HAL_ETH_STATE_BUSY_RD
)

1044  
HAL_BUSY
;

1047 
h‘h
->
S‹
 = 
HAL_ETH_STATE_BUSY_RD
;

1050 
tm´eg1
 = 
h‘h
->
In¡ªû
->
MACMIIAR
;

1053 
tm´eg1
 &ð~
ETH_MACMIIAR_CR_MASK
;

1056 
tm´eg1
 |=(((
ušt32_t
)
h‘h
->
In™
.
PhyAdd»ss
 << 11è& 
ETH_MACMIIAR_PA
);

1057 
tm´eg1
 |=(((
ušt32_t
)
PHYReg
<<6è& 
ETH_MACMIIAR_MR
);

1058 
tm´eg1
 &ð~
ETH_MACMIIAR_MW
;

1059 
tm´eg1
 |ð
ETH_MACMIIAR_MB
;

1062 
h‘h
->
In¡ªû
->
MACMIIAR
 = 
tm´eg1
;

1065 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1068 (
tm´eg1
 & 
ETH_MACMIIAR_MB
) == ETH_MACMIIAR_MB)

1071 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PHY_READ_TO
)

1073 
h‘h
->
S‹
ð
HAL_ETH_STATE_READY
;

1076 
	`__HAL_UNLOCK
(
h‘h
);

1078  
HAL_TIMEOUT
;

1081 
tm´eg1
 = 
h‘h
->
In¡ªû
->
MACMIIAR
;

1085 *
RegV®ue
 = (
ušt16_t
)(
h‘h
->
In¡ªû
->
MACMIIDR
);

1088 
h‘h
->
S‹
 = 
HAL_ETH_STATE_READY
;

1091  
HAL_OK
;

1092 
	}
}

1105 
HAL_StusTy³Def
 
	$HAL_ETH_Wr™ePHYRegi¡”
(
ETH_HªdËTy³Def
 *
h‘h
, 
ušt16_t
 
PHYReg
, 
ušt32_t
 
RegV®ue
)

1107 
ušt32_t
 
tm´eg1
 = 0;

1108 
ušt32_t
 
tick¡¬t
 = 0;

1111 
	`as£¹_·¿m
(
	`IS_ETH_PHY_ADDRESS
(
h‘h
->
In™
.
PhyAdd»ss
));

1114 if(
h‘h
->
S‹
 =ð
HAL_ETH_STATE_BUSY_WR
)

1116  
HAL_BUSY
;

1119 
h‘h
->
S‹
 = 
HAL_ETH_STATE_BUSY_WR
;

1122 
tm´eg1
 = 
h‘h
->
In¡ªû
->
MACMIIAR
;

1125 
tm´eg1
 &ð~
ETH_MACMIIAR_CR_MASK
;

1128 
tm´eg1
 |=(((
ušt32_t
)
h‘h
->
In™
.
PhyAdd»ss
<<11è& 
ETH_MACMIIAR_PA
);

1129 
tm´eg1
 |=(((
ušt32_t
)
PHYReg
<<6è& 
ETH_MACMIIAR_MR
);

1130 
tm´eg1
 |ð
ETH_MACMIIAR_MW
;

1131 
tm´eg1
 |ð
ETH_MACMIIAR_MB
;

1134 
h‘h
->
In¡ªû
->
MACMIIDR
 = (
ušt16_t
)
RegV®ue
;

1137 
h‘h
->
In¡ªû
->
MACMIIAR
 = 
tm´eg1
;

1140 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1143 (
tm´eg1
 & 
ETH_MACMIIAR_MB
) == ETH_MACMIIAR_MB)

1146 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PHY_WRITE_TO
)

1148 
h‘h
->
S‹
ð
HAL_ETH_STATE_READY
;

1151 
	`__HAL_UNLOCK
(
h‘h
);

1153  
HAL_TIMEOUT
;

1156 
tm´eg1
 = 
h‘h
->
In¡ªû
->
MACMIIAR
;

1160 
h‘h
->
S‹
 = 
HAL_ETH_STATE_READY
;

1163  
HAL_OK
;

1164 
	}
}

1197 
HAL_StusTy³Def
 
	$HAL_ETH_S¹
(
ETH_HªdËTy³Def
 *
h‘h
)

1200 
	`__HAL_LOCK
(
h‘h
);

1203 
h‘h
->
S‹
 = 
HAL_ETH_STATE_BUSY
;

1206 
	`ETH_MACT¿nsmissiÚEÇbË
(
h‘h
);

1209 
	`ETH_MACReû±iÚEÇbË
(
h‘h
);

1212 
	`ETH_FlushT¿nsm™FIFO
(
h‘h
);

1215 
	`ETH_DMAT¿nsmissiÚEÇbË
(
h‘h
);

1218 
	`ETH_DMAReû±iÚEÇbË
(
h‘h
);

1221 
h‘h
->
S‹
ð
HAL_ETH_STATE_READY
;

1224 
	`__HAL_UNLOCK
(
h‘h
);

1227  
HAL_OK
;

1228 
	}
}

1236 
HAL_StusTy³Def
 
	$HAL_ETH_StÝ
(
ETH_HªdËTy³Def
 *
h‘h
)

1239 
	`__HAL_LOCK
(
h‘h
);

1242 
h‘h
->
S‹
 = 
HAL_ETH_STATE_BUSY
;

1245 
	`ETH_DMAT¿nsmissiÚDi§bË
(
h‘h
);

1248 
	`ETH_DMAReû±iÚDi§bË
(
h‘h
);

1251 
	`ETH_MACReû±iÚDi§bË
(
h‘h
);

1254 
	`ETH_FlushT¿nsm™FIFO
(
h‘h
);

1257 
	`ETH_MACT¿nsmissiÚDi§bË
(
h‘h
);

1260 
h‘h
->
S‹
 = 
HAL_ETH_STATE_READY
;

1263 
	`__HAL_UNLOCK
(
h‘h
);

1266  
HAL_OK
;

1267 
	}
}

1276 
HAL_StusTy³Def
 
	$HAL_ETH_CÚfigMAC
(
ETH_HªdËTy³Def
 *
h‘h
, 
ETH_MACIn™Ty³Def
 *
maccÚf
)

1278 
ušt32_t
 
tm´eg1
 = 0;

1281 
	`__HAL_LOCK
(
h‘h
);

1284 
h‘h
->
S‹
ð
HAL_ETH_STATE_BUSY
;

1286 
	`as£¹_·¿m
(
	`IS_ETH_SPEED
(
h‘h
->
In™
.
S³ed
));

1287 
	`as£¹_·¿m
(
	`IS_ETH_DUPLEX_MODE
(
h‘h
->
In™
.
Du¶exMode
));

1289 ià(
maccÚf
 !ð
NULL
)

1292 
	`as£¹_·¿m
(
	`IS_ETH_WATCHDOG
(
maccÚf
->
W©chdog
));

1293 
	`as£¹_·¿m
(
	`IS_ETH_JABBER
(
maccÚf
->
Jabb”
));

1294 
	`as£¹_·¿m
(
	`IS_ETH_INTER_FRAME_GAP
(
maccÚf
->
IÁ”F¿meG­
));

1295 
	`as£¹_·¿m
(
	`IS_ETH_CARRIER_SENSE
(
maccÚf
->
C¬r›rS’£
));

1296 
	`as£¹_·¿m
(
	`IS_ETH_RECEIVE_OWN
(
maccÚf
->
ReûiveOwn
));

1297 
	`as£¹_·¿m
(
	`IS_ETH_LOOPBACK_MODE
(
maccÚf
->
LoÝbackMode
));

1298 
	`as£¹_·¿m
(
	`IS_ETH_CHECKSUM_OFFLOAD
(
maccÚf
->
ChecksumOfæßd
));

1299 
	`as£¹_·¿m
(
	`IS_ETH_RETRY_TRANSMISSION
(
maccÚf
->
R‘ryT¿nsmissiÚ
));

1300 
	`as£¹_·¿m
(
	`IS_ETH_AUTOMATIC_PADCRC_STRIP
(
maccÚf
->
Autom©icPadCRCSŒ
));

1301 
	`as£¹_·¿m
(
	`IS_ETH_BACKOFF_LIMIT
(
maccÚf
->
BackOffLim™
));

1302 
	`as£¹_·¿m
(
	`IS_ETH_DEFERRAL_CHECK
(
maccÚf
->
Deã¼®Check
));

1303 
	`as£¹_·¿m
(
	`IS_ETH_RECEIVE_ALL
(
maccÚf
->
ReûiveAÎ
));

1304 
	`as£¹_·¿m
(
	`IS_ETH_SOURCE_ADDR_FILTER
(
maccÚf
->
SourûAddrFž‹r
));

1305 
	`as£¹_·¿m
(
	`IS_ETH_CONTROL_FRAMES
(
maccÚf
->
PassCÚŒÞF¿mes
));

1306 
	`as£¹_·¿m
(
	`IS_ETH_BROADCAST_FRAMES_RECEPTION
(
maccÚf
->
Brßdÿ¡F¿mesReû±iÚ
));

1307 
	`as£¹_·¿m
(
	`IS_ETH_DESTINATION_ADDR_FILTER
(
maccÚf
->
De¡š©iÚAddrFž‹r
));

1308 
	`as£¹_·¿m
(
	`IS_ETH_PROMISCUOUS_MODE
(
maccÚf
->
PromiscuousMode
));

1309 
	`as£¹_·¿m
(
	`IS_ETH_MULTICAST_FRAMES_FILTER
(
maccÚf
->
MuÉiÿ¡F¿mesFž‹r
));

1310 
	`as£¹_·¿m
(
	`IS_ETH_UNICAST_FRAMES_FILTER
(
maccÚf
->
Uniÿ¡F¿mesFž‹r
));

1311 
	`as£¹_·¿m
(
	`IS_ETH_PAUSE_TIME
(
maccÚf
->
Pau£Time
));

1312 
	`as£¹_·¿m
(
	`IS_ETH_ZEROQUANTA_PAUSE
(
maccÚf
->
Z”oQuªPau£
));

1313 
	`as£¹_·¿m
(
	`IS_ETH_PAUSE_LOW_THRESHOLD
(
maccÚf
->
Pau£LowTh»shÞd
));

1314 
	`as£¹_·¿m
(
	`IS_ETH_UNICAST_PAUSE_FRAME_DETECT
(
maccÚf
->
Uniÿ¡Pau£F¿meD‘eù
));

1315 
	`as£¹_·¿m
(
	`IS_ETH_RECEIVE_FLOWCONTROL
(
maccÚf
->
ReûiveFlowCÚŒÞ
));

1316 
	`as£¹_·¿m
(
	`IS_ETH_TRANSMIT_FLOWCONTROL
(
maccÚf
->
T¿nsm™FlowCÚŒÞ
));

1317 
	`as£¹_·¿m
(
	`IS_ETH_VLAN_TAG_COMPARISON
(
maccÚf
->
VLANTagCom·risÚ
));

1318 
	`as£¹_·¿m
(
	`IS_ETH_VLAN_TAG_IDENTIFIER
(
maccÚf
->
VLANTagId’tif›r
));

1322 
tm´eg1
 = (
h‘h
->
In¡ªû
)->
MACCR
;

1324 
tm´eg1
 &ð
ETH_MACCR_CLEAR_MASK
;

1326 
tm´eg1
 |ð(
ušt32_t
)(
maccÚf
->
W©chdog
 |

1327 
maccÚf
->
Jabb”
 |

1328 
maccÚf
->
IÁ”F¿meG­
 |

1329 
maccÚf
->
C¬r›rS’£
 |

1330 (
h‘h
->
In™
).
S³ed
 |

1331 
maccÚf
->
ReûiveOwn
 |

1332 
maccÚf
->
LoÝbackMode
 |

1333 (
h‘h
->
In™
).
Du¶exMode
 |

1334 
maccÚf
->
ChecksumOfæßd
 |

1335 
maccÚf
->
R‘ryT¿nsmissiÚ
 |

1336 
maccÚf
->
Autom©icPadCRCSŒ
 |

1337 
maccÚf
->
BackOffLim™
 |

1338 
maccÚf
->
Deã¼®Check
);

1341 (
h‘h
->
In¡ªû
)->
MACCR
 = (
ušt32_t
)
tm´eg1
;

1345 
tm´eg1
 = (
h‘h
->
In¡ªû
)->
MACCR
;

1346 
	`HAL_D–ay
(
ETH_REG_WRITE_DELAY
);

1347 (
h‘h
->
In¡ªû
)->
MACCR
 = 
tm´eg1
;

1351 (
h‘h
->
In¡ªû
)->
MACFFR
 = (
ušt32_t
)(
maccÚf
->
ReûiveAÎ
 |

1352 
maccÚf
->
SourûAddrFž‹r
 |

1353 
maccÚf
->
PassCÚŒÞF¿mes
 |

1354 
maccÚf
->
Brßdÿ¡F¿mesReû±iÚ
 |

1355 
maccÚf
->
De¡š©iÚAddrFž‹r
 |

1356 
maccÚf
->
PromiscuousMode
 |

1357 
maccÚf
->
MuÉiÿ¡F¿mesFž‹r
 |

1358 
maccÚf
->
Uniÿ¡F¿mesFž‹r
);

1362 
tm´eg1
 = (
h‘h
->
In¡ªû
)->
MACFFR
;

1363 
	`HAL_D–ay
(
ETH_REG_WRITE_DELAY
);

1364 (
h‘h
->
In¡ªû
)->
MACFFR
 = 
tm´eg1
;

1368 (
h‘h
->
In¡ªû
)->
MACHTHR
 = (
ušt32_t
)
maccÚf
->
HashTabËHigh
;

1371 (
h‘h
->
In¡ªû
)->
MACHTLR
 = (
ušt32_t
)
maccÚf
->
HashTabËLow
;

1375 
tm´eg1
 = (
h‘h
->
In¡ªû
)->
MACFCR
;

1377 
tm´eg1
 &ð
ETH_MACFCR_CLEAR_MASK
;

1379 
tm´eg1
 |ð(
ušt32_t
)((
maccÚf
->
Pau£Time
 << 16) |

1380 
maccÚf
->
Z”oQuªPau£
 |

1381 
maccÚf
->
Pau£LowTh»shÞd
 |

1382 
maccÚf
->
Uniÿ¡Pau£F¿meD‘eù
 |

1383 
maccÚf
->
ReûiveFlowCÚŒÞ
 |

1384 
maccÚf
->
T¿nsm™FlowCÚŒÞ
);

1387 (
h‘h
->
In¡ªû
)->
MACFCR
 = (
ušt32_t
)
tm´eg1
;

1391 
tm´eg1
 = (
h‘h
->
In¡ªû
)->
MACFCR
;

1392 
	`HAL_D–ay
(
ETH_REG_WRITE_DELAY
);

1393 (
h‘h
->
In¡ªû
)->
MACFCR
 = 
tm´eg1
;

1396 (
h‘h
->
In¡ªû
)->
MACVLANTR
 = (
ušt32_t
)(
maccÚf
->
VLANTagCom·risÚ
 |

1397 
maccÚf
->
VLANTagId’tif›r
);

1401 
tm´eg1
 = (
h‘h
->
In¡ªû
)->
MACVLANTR
;

1402 
	`HAL_D–ay
(
ETH_REG_WRITE_DELAY
);

1403 (
h‘h
->
In¡ªû
)->
MACVLANTR
 = 
tm´eg1
;

1409 
tm´eg1
 = (
h‘h
->
In¡ªû
)->
MACCR
;

1412 
tm´eg1
 &ð~((
ušt32_t
)0x00004800);

1414 
tm´eg1
 |ð(
ušt32_t
)(
h‘h
->
In™
.
S³ed
 | h‘h->In™.
Du¶exMode
);

1417 (
h‘h
->
In¡ªû
)->
MACCR
 = (
ušt32_t
)
tm´eg1
;

1421 
tm´eg1
 = (
h‘h
->
In¡ªû
)->
MACCR
;

1422 
	`HAL_D–ay
(
ETH_REG_WRITE_DELAY
);

1423 (
h‘h
->
In¡ªû
)->
MACCR
 = 
tm´eg1
;

1427 
h‘h
->
S‹
ð
HAL_ETH_STATE_READY
;

1430 
	`__HAL_UNLOCK
(
h‘h
);

1433  
HAL_OK
;

1434 
	}
}

1443 
HAL_StusTy³Def
 
	$HAL_ETH_CÚfigDMA
(
ETH_HªdËTy³Def
 *
h‘h
, 
ETH_DMAIn™Ty³Def
 *
dmacÚf
)

1445 
ušt32_t
 
tm´eg1
 = 0;

1448 
	`__HAL_LOCK
(
h‘h
);

1451 
h‘h
->
S‹
ð
HAL_ETH_STATE_BUSY
;

1454 
	`as£¹_·¿m
(
	`IS_ETH_DROP_TCPIP_CHECKSUM_FRAME
(
dmacÚf
->
DrÝTCPIPChecksumE¼ÜF¿me
));

1455 
	`as£¹_·¿m
(
	`IS_ETH_RECEIVE_STORE_FORWARD
(
dmacÚf
->
ReûiveStÜeFÜw¬d
));

1456 
	`as£¹_·¿m
(
	`IS_ETH_FLUSH_RECEIVE_FRAME
(
dmacÚf
->
FlushReûivedF¿me
));

1457 
	`as£¹_·¿m
(
	`IS_ETH_TRANSMIT_STORE_FORWARD
(
dmacÚf
->
T¿nsm™StÜeFÜw¬d
));

1458 
	`as£¹_·¿m
(
	`IS_ETH_TRANSMIT_THRESHOLD_CONTROL
(
dmacÚf
->
T¿nsm™Th»shÞdCÚŒÞ
));

1459 
	`as£¹_·¿m
(
	`IS_ETH_FORWARD_ERROR_FRAMES
(
dmacÚf
->
FÜw¬dE¼ÜF¿mes
));

1460 
	`as£¹_·¿m
(
	`IS_ETH_FORWARD_UNDERSIZED_GOOD_FRAMES
(
dmacÚf
->
FÜw¬dUnd”sizedGoodF¿mes
));

1461 
	`as£¹_·¿m
(
	`IS_ETH_RECEIVE_THRESHOLD_CONTROL
(
dmacÚf
->
ReûiveTh»shÞdCÚŒÞ
));

1462 
	`as£¹_·¿m
(
	`IS_ETH_SECOND_FRAME_OPERATE
(
dmacÚf
->
SecÚdF¿meO³¿‹
));

1463 
	`as£¹_·¿m
(
	`IS_ETH_ADDRESS_ALIGNED_BEATS
(
dmacÚf
->
Add»ssAligÃdB—ts
));

1464 
	`as£¹_·¿m
(
	`IS_ETH_FIXED_BURST
(
dmacÚf
->
FixedBur¡
));

1465 
	`as£¹_·¿m
(
	`IS_ETH_RXDMA_BURST_LENGTH
(
dmacÚf
->
RxDMABur¡L’gth
));

1466 
	`as£¹_·¿m
(
	`IS_ETH_TXDMA_BURST_LENGTH
(
dmacÚf
->
TxDMABur¡L’gth
));

1467 
	`as£¹_·¿m
(
	`IS_ETH_ENHANCED_DESCRIPTOR_FORMAT
(
dmacÚf
->
EnhªûdDesütÜFÜm©
));

1468 
	`as£¹_·¿m
(
	`IS_ETH_DMA_DESC_SKIP_LENGTH
(
dmacÚf
->
DesütÜSkL’gth
));

1469 
	`as£¹_·¿m
(
	`IS_ETH_DMA_ARBITRATION_ROUNDROBIN_RXTX
(
dmacÚf
->
DMAArb™¿tiÚ
));

1473 
tm´eg1
 = (
h‘h
->
In¡ªû
)->
DMAOMR
;

1475 
tm´eg1
 &ð
ETH_DMAOMR_CLEAR_MASK
;

1477 
tm´eg1
 |ð(
ušt32_t
)(
dmacÚf
->
DrÝTCPIPChecksumE¼ÜF¿me
 |

1478 
dmacÚf
->
ReûiveStÜeFÜw¬d
 |

1479 
dmacÚf
->
FlushReûivedF¿me
 |

1480 
dmacÚf
->
T¿nsm™StÜeFÜw¬d
 |

1481 
dmacÚf
->
T¿nsm™Th»shÞdCÚŒÞ
 |

1482 
dmacÚf
->
FÜw¬dE¼ÜF¿mes
 |

1483 
dmacÚf
->
FÜw¬dUnd”sizedGoodF¿mes
 |

1484 
dmacÚf
->
ReûiveTh»shÞdCÚŒÞ
 |

1485 
dmacÚf
->
SecÚdF¿meO³¿‹
);

1488 (
h‘h
->
In¡ªû
)->
DMAOMR
 = (
ušt32_t
)
tm´eg1
;

1492 
tm´eg1
 = (
h‘h
->
In¡ªû
)->
DMAOMR
;

1493 
	`HAL_D–ay
(
ETH_REG_WRITE_DELAY
);

1494 (
h‘h
->
In¡ªû
)->
DMAOMR
 = 
tm´eg1
;

1497 (
h‘h
->
In¡ªû
)->
DMABMR
 = (
ušt32_t
)(
dmacÚf
->
Add»ssAligÃdB—ts
 |

1498 
dmacÚf
->
FixedBur¡
 |

1499 
dmacÚf
->
RxDMABur¡L’gth
 |

1500 
dmacÚf
->
TxDMABur¡L’gth
 |

1501 
dmacÚf
->
EnhªûdDesütÜFÜm©
 |

1502 (
dmacÚf
->
DesütÜSkL’gth
 << 2) |

1503 
dmacÚf
->
DMAArb™¿tiÚ
 |

1504 
ETH_DMABMR_USP
);

1508 
tm´eg1
 = (
h‘h
->
In¡ªû
)->
DMABMR
;

1509 
	`HAL_D–ay
(
ETH_REG_WRITE_DELAY
);

1510 (
h‘h
->
In¡ªû
)->
DMABMR
 = 
tm´eg1
;

1513 
h‘h
->
S‹
ð
HAL_ETH_STATE_READY
;

1516 
	`__HAL_UNLOCK
(
h‘h
);

1519  
HAL_OK
;

1520 
	}
}

1550 
HAL_ETH_S‹Ty³Def
 
	$HAL_ETH_G‘S‹
(
ETH_HªdËTy³Def
 *
h‘h
)

1553  
h‘h
->
S‹
;

1554 
	}
}

1575 
	$ETH_MACDMACÚfig
(
ETH_HªdËTy³Def
 *
h‘h
, 
ušt32_t
 
”r
)

1577 
ETH_MACIn™Ty³Def
 
macš™
;

1578 
ETH_DMAIn™Ty³Def
 
dmaš™
;

1579 
ušt32_t
 
tm´eg1
 = 0;

1581 ià(
”r
 !ð
ETH_SUCCESS
)

1584 (
h‘h
->
In™
).
Du¶exMode
 = 
ETH_MODE_FULLDUPLEX
;

1587 (
h‘h
->
In™
).
S³ed
 = 
ETH_SPEED_100M
;

1591 
macš™
.
W©chdog
 = 
ETH_WATCHDOG_ENABLE
;

1592 
macš™
.
Jabb”
 = 
ETH_JABBER_ENABLE
;

1593 
macš™
.
IÁ”F¿meG­
 = 
ETH_INTERFRAMEGAP_96BIT
;

1594 
macš™
.
C¬r›rS’£
 = 
ETH_CARRIERSENCE_ENABLE
;

1595 
macš™
.
ReûiveOwn
 = 
ETH_RECEIVEOWN_ENABLE
;

1596 
macš™
.
LoÝbackMode
 = 
ETH_LOOPBACKMODE_DISABLE
;

1597 if(
h‘h
->
In™
.
ChecksumMode
 =ð
ETH_CHECKSUM_BY_HARDWARE
)

1599 
macš™
.
ChecksumOfæßd
 = 
ETH_CHECKSUMOFFLAOD_ENABLE
;

1603 
macš™
.
ChecksumOfæßd
 = 
ETH_CHECKSUMOFFLAOD_DISABLE
;

1605 
macš™
.
R‘ryT¿nsmissiÚ
 = 
ETH_RETRYTRANSMISSION_DISABLE
;

1606 
macš™
.
Autom©icPadCRCSŒ
 = 
ETH_AUTOMATICPADCRCSTRIP_DISABLE
;

1607 
macš™
.
BackOffLim™
 = 
ETH_BACKOFFLIMIT_10
;

1608 
macš™
.
Deã¼®Check
 = 
ETH_DEFFERRALCHECK_DISABLE
;

1609 
macš™
.
ReûiveAÎ
 = 
ETH_RECEIVEAÎ_DISABLE
;

1610 
macš™
.
SourûAddrFž‹r
 = 
ETH_SOURCEADDRFILTER_DISABLE
;

1611 
macš™
.
PassCÚŒÞF¿mes
 = 
ETH_PASSCONTROLFRAMES_BLOCKALL
;

1612 
macš™
.
Brßdÿ¡F¿mesReû±iÚ
 = 
ETH_BROADCASTFRAMESRECEPTION_ENABLE
;

1613 
macš™
.
De¡š©iÚAddrFž‹r
 = 
ETH_DESTINATIONADDRFILTER_NORMAL
;

1614 
macš™
.
PromiscuousMode
 = 
ETH_PROMISCUOUS_MODE_DISABLE
;

1615 
macš™
.
MuÉiÿ¡F¿mesFž‹r
 = 
ETH_MULTICASTFRAMESFILTER_PERFECT
;

1616 
macš™
.
Uniÿ¡F¿mesFž‹r
 = 
ETH_UNICASTFRAMESFILTER_PERFECT
;

1617 
macš™
.
HashTabËHigh
 = 0x0;

1618 
macš™
.
HashTabËLow
 = 0x0;

1619 
macš™
.
Pau£Time
 = 0x0;

1620 
macš™
.
Z”oQuªPau£
 = 
ETH_ZEROQUANTAPAUSE_DISABLE
;

1621 
macš™
.
Pau£LowTh»shÞd
 = 
ETH_PAUSELOWTHRESHOLD_MINUS4
;

1622 
macš™
.
Uniÿ¡Pau£F¿meD‘eù
 = 
ETH_UNICASTPAUSEFRAMEDETECT_DISABLE
;

1623 
macš™
.
ReûiveFlowCÚŒÞ
 = 
ETH_RECEIVEFLOWCONTROL_DISABLE
;

1624 
macš™
.
T¿nsm™FlowCÚŒÞ
 = 
ETH_TRANSMITFLOWCONTROL_DISABLE
;

1625 
macš™
.
VLANTagCom·risÚ
 = 
ETH_VLANTAGCOMPARISON_16BIT
;

1626 
macš™
.
VLANTagId’tif›r
 = 0x0;

1630 
tm´eg1
 = (
h‘h
->
In¡ªû
)->
MACCR
;

1632 
tm´eg1
 &ð
ETH_MACCR_CLEAR_MASK
;

1646 
tm´eg1
 |ð(
ušt32_t
)(
macš™
.
W©chdog
 |

1647 
macš™
.
Jabb”
 |

1648 
macš™
.
IÁ”F¿meG­
 |

1649 
macš™
.
C¬r›rS’£
 |

1650 (
h‘h
->
In™
).
S³ed
 |

1651 
macš™
.
ReûiveOwn
 |

1652 
macš™
.
LoÝbackMode
 |

1653 (
h‘h
->
In™
).
Du¶exMode
 |

1654 
macš™
.
ChecksumOfæßd
 |

1655 
macš™
.
R‘ryT¿nsmissiÚ
 |

1656 
macš™
.
Autom©icPadCRCSŒ
 |

1657 
macš™
.
BackOffLim™
 |

1658 
macš™
.
Deã¼®Check
);

1661 (
h‘h
->
In¡ªû
)->
MACCR
 = (
ušt32_t
)
tm´eg1
;

1665 
tm´eg1
 = (
h‘h
->
In¡ªû
)->
MACCR
;

1666 
	`HAL_D–ay
(
ETH_REG_WRITE_DELAY
);

1667 (
h‘h
->
In¡ªû
)->
MACCR
 = 
tm´eg1
;

1679 (
h‘h
->
In¡ªû
)->
MACFFR
 = (
ušt32_t
)(
macš™
.
ReûiveAÎ
 |

1680 
macš™
.
SourûAddrFž‹r
 |

1681 
macš™
.
PassCÚŒÞF¿mes
 |

1682 
macš™
.
Brßdÿ¡F¿mesReû±iÚ
 |

1683 
macš™
.
De¡š©iÚAddrFž‹r
 |

1684 
macš™
.
PromiscuousMode
 |

1685 
macš™
.
MuÉiÿ¡F¿mesFž‹r
 |

1686 
macš™
.
Uniÿ¡F¿mesFž‹r
);

1690 
tm´eg1
 = (
h‘h
->
In¡ªû
)->
MACFFR
;

1691 
	`HAL_D–ay
(
ETH_REG_WRITE_DELAY
);

1692 (
h‘h
->
In¡ªû
)->
MACFFR
 = 
tm´eg1
;

1696 (
h‘h
->
In¡ªû
)->
MACHTHR
 = (
ušt32_t
)
macš™
.
HashTabËHigh
;

1699 (
h‘h
->
In¡ªû
)->
MACHTLR
 = (
ušt32_t
)
macš™
.
HashTabËLow
;

1703 
tm´eg1
 = (
h‘h
->
In¡ªû
)->
MACFCR
;

1705 
tm´eg1
 &ð
ETH_MACFCR_CLEAR_MASK
;

1713 
tm´eg1
 |ð(
ušt32_t
)((
macš™
.
Pau£Time
 << 16) |

1714 
macš™
.
Z”oQuªPau£
 |

1715 
macš™
.
Pau£LowTh»shÞd
 |

1716 
macš™
.
Uniÿ¡Pau£F¿meD‘eù
 |

1717 
macš™
.
ReûiveFlowCÚŒÞ
 |

1718 
macš™
.
T¿nsm™FlowCÚŒÞ
);

1721 (
h‘h
->
In¡ªû
)->
MACFCR
 = (
ušt32_t
)
tm´eg1
;

1725 
tm´eg1
 = (
h‘h
->
In¡ªû
)->
MACFCR
;

1726 
	`HAL_D–ay
(
ETH_REG_WRITE_DELAY
);

1727 (
h‘h
->
In¡ªû
)->
MACFCR
 = 
tm´eg1
;

1732 (
h‘h
->
In¡ªû
)->
MACVLANTR
 = (
ušt32_t
)(
macš™
.
VLANTagCom·risÚ
 |

1733 
macš™
.
VLANTagId’tif›r
);

1737 
tm´eg1
 = (
h‘h
->
In¡ªû
)->
MACVLANTR
;

1738 
	`HAL_D–ay
(
ETH_REG_WRITE_DELAY
);

1739 (
h‘h
->
In¡ªû
)->
MACVLANTR
 = 
tm´eg1
;

1742 
dmaš™
.
DrÝTCPIPChecksumE¼ÜF¿me
 = 
ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE
;

1743 
dmaš™
.
ReûiveStÜeFÜw¬d
 = 
ETH_RECEIVESTOREFORWARD_ENABLE
;

1744 
dmaš™
.
FlushReûivedF¿me
 = 
ETH_FLUSHRECEIVEDFRAME_ENABLE
;

1745 
dmaš™
.
T¿nsm™StÜeFÜw¬d
 = 
ETH_TRANSMITSTOREFORWARD_ENABLE
;

1746 
dmaš™
.
T¿nsm™Th»shÞdCÚŒÞ
 = 
ETH_TRANSMITTHRESHOLDCONTROL_64BYTES
;

1747 
dmaš™
.
FÜw¬dE¼ÜF¿mes
 = 
ETH_FORWARDERRORFRAMES_DISABLE
;

1748 
dmaš™
.
FÜw¬dUnd”sizedGoodF¿mes
 = 
ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE
;

1749 
dmaš™
.
ReûiveTh»shÞdCÚŒÞ
 = 
ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES
;

1750 
dmaš™
.
SecÚdF¿meO³¿‹
 = 
ETH_SECONDFRAMEOPERARTE_ENABLE
;

1751 
dmaš™
.
Add»ssAligÃdB—ts
 = 
ETH_ADDRESSALIGNEDBEATS_ENABLE
;

1752 
dmaš™
.
FixedBur¡
 = 
ETH_FIXEDBURST_ENABLE
;

1753 
dmaš™
.
RxDMABur¡L’gth
 = 
ETH_RXDMABURSTLENGTH_32BEAT
;

1754 
dmaš™
.
TxDMABur¡L’gth
 = 
ETH_TXDMABURSTLENGTH_32BEAT
;

1755 
dmaš™
.
EnhªûdDesütÜFÜm©
 = 
ETH_DMAENHANCEDDESCRIPTOR_ENABLE
;

1756 
dmaš™
.
DesütÜSkL’gth
 = 0x0;

1757 
dmaš™
.
DMAArb™¿tiÚ
 = 
ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1
;

1760 
tm´eg1
 = (
h‘h
->
In¡ªû
)->
DMAOMR
;

1762 
tm´eg1
 &ð
ETH_DMAOMR_CLEAR_MASK
;

1773 
tm´eg1
 |ð(
ušt32_t
)(
dmaš™
.
DrÝTCPIPChecksumE¼ÜF¿me
 |

1774 
dmaš™
.
ReûiveStÜeFÜw¬d
 |

1775 
dmaš™
.
FlushReûivedF¿me
 |

1776 
dmaš™
.
T¿nsm™StÜeFÜw¬d
 |

1777 
dmaš™
.
T¿nsm™Th»shÞdCÚŒÞ
 |

1778 
dmaš™
.
FÜw¬dE¼ÜF¿mes
 |

1779 
dmaš™
.
FÜw¬dUnd”sizedGoodF¿mes
 |

1780 
dmaš™
.
ReûiveTh»shÞdCÚŒÞ
 |

1781 
dmaš™
.
SecÚdF¿meO³¿‹
);

1784 (
h‘h
->
In¡ªû
)->
DMAOMR
 = (
ušt32_t
)
tm´eg1
;

1788 
tm´eg1
 = (
h‘h
->
In¡ªû
)->
DMAOMR
;

1789 
	`HAL_D–ay
(
ETH_REG_WRITE_DELAY
);

1790 (
h‘h
->
In¡ªû
)->
DMAOMR
 = 
tm´eg1
;

1800 (
h‘h
->
In¡ªû
)->
DMABMR
 = (
ušt32_t
)(
dmaš™
.
Add»ssAligÃdB—ts
 |

1801 
dmaš™
.
FixedBur¡
 |

1802 
dmaš™
.
RxDMABur¡L’gth
 |

1803 
dmaš™
.
TxDMABur¡L’gth
 |

1804 
dmaš™
.
EnhªûdDesütÜFÜm©
 |

1805 (
dmaš™
.
DesütÜSkL’gth
 << 2) |

1806 
dmaš™
.
DMAArb™¿tiÚ
 |

1807 
ETH_DMABMR_USP
);

1811 
tm´eg1
 = (
h‘h
->
In¡ªû
)->
DMABMR
;

1812 
	`HAL_D–ay
(
ETH_REG_WRITE_DELAY
);

1813 (
h‘h
->
In¡ªû
)->
DMABMR
 = 
tm´eg1
;

1815 if((
h‘h
->
In™
).
RxMode
 =ð
ETH_RXINTERRUPT_MODE
)

1818 
	`__HAL_ETH_DMA_ENABLE_IT
((
h‘h
), 
ETH_DMA_IT_NIS
 | 
ETH_DMA_IT_R
);

1822 
	`ETH_MACAdd»ssCÚfig
(
h‘h
, 
ETH_MAC_ADDRESS0
, h‘h->
In™
.
MACAddr
);

1823 
	}
}

1838 
	$ETH_MACAdd»ssCÚfig
(
ETH_HªdËTy³Def
 *
h‘h
, 
ušt32_t
 
MacAddr
, 
ušt8_t
 *
Addr
)

1840 
ušt32_t
 
tm´eg1
;

1843 
	`as£¹_·¿m
(
	`IS_ETH_MAC_ADDRESS0123
(
MacAddr
));

1846 
tm´eg1
 = ((
ušt32_t
)
Addr
[5] << 8) | (uint32_t)Addr[4];

1848 (*(
__IO
 
ušt32_t
 *)((ušt32_t)(
ETH_MAC_ADDR_HBASE
 + 
MacAddr
))èð
tm´eg1
;

1850 
tm´eg1
 = ((
ušt32_t
)
Addr
[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];

1853 (*(
__IO
 
ušt32_t
 *)((ušt32_t)(
ETH_MAC_ADDR_LBASE
 + 
MacAddr
))èð
tm´eg1
;

1854 
	}
}

1862 
	$ETH_MACT¿nsmissiÚEÇbË
(
ETH_HªdËTy³Def
 *
h‘h
)

1864 
__IO
 
ušt32_t
 
tm´eg1
 = 0;

1867 (
h‘h
->
In¡ªû
)->
MACCR
 |ð
ETH_MACCR_TE
;

1871 
tm´eg1
 = (
h‘h
->
In¡ªû
)->
MACCR
;

1872 
	`HAL_D–ay
(
ETH_REG_WRITE_DELAY
);

1873 (
h‘h
->
In¡ªû
)->
MACCR
 = 
tm´eg1
;

1874 
	}
}

1882 
	$ETH_MACT¿nsmissiÚDi§bË
(
ETH_HªdËTy³Def
 *
h‘h
)

1884 
__IO
 
ušt32_t
 
tm´eg1
 = 0;

1887 (
h‘h
->
In¡ªû
)->
MACCR
 &ð~
ETH_MACCR_TE
;

1891 
tm´eg1
 = (
h‘h
->
In¡ªû
)->
MACCR
;

1892 
	`HAL_D–ay
(
ETH_REG_WRITE_DELAY
);

1893 (
h‘h
->
In¡ªû
)->
MACCR
 = 
tm´eg1
;

1894 
	}
}

1902 
	$ETH_MACReû±iÚEÇbË
(
ETH_HªdËTy³Def
 *
h‘h
)

1904 
__IO
 
ušt32_t
 
tm´eg1
 = 0;

1907 (
h‘h
->
In¡ªû
)->
MACCR
 |ð
ETH_MACCR_RE
;

1911 
tm´eg1
 = (
h‘h
->
In¡ªû
)->
MACCR
;

1912 
	`HAL_D–ay
(
ETH_REG_WRITE_DELAY
);

1913 (
h‘h
->
In¡ªû
)->
MACCR
 = 
tm´eg1
;

1914 
	}
}

1922 
	$ETH_MACReû±iÚDi§bË
(
ETH_HªdËTy³Def
 *
h‘h
)

1924 
__IO
 
ušt32_t
 
tm´eg1
 = 0;

1927 (
h‘h
->
In¡ªû
)->
MACCR
 &ð~
ETH_MACCR_RE
;

1931 
tm´eg1
 = (
h‘h
->
In¡ªû
)->
MACCR
;

1932 
	`HAL_D–ay
(
ETH_REG_WRITE_DELAY
);

1933 (
h‘h
->
In¡ªû
)->
MACCR
 = 
tm´eg1
;

1934 
	}
}

1942 
	$ETH_DMAT¿nsmissiÚEÇbË
(
ETH_HªdËTy³Def
 *
h‘h
)

1945 (
h‘h
->
In¡ªû
)->
DMAOMR
 |ð
ETH_DMAOMR_ST
;

1946 
	}
}

1954 
	$ETH_DMAT¿nsmissiÚDi§bË
(
ETH_HªdËTy³Def
 *
h‘h
)

1957 (
h‘h
->
In¡ªû
)->
DMAOMR
 &ð~
ETH_DMAOMR_ST
;

1958 
	}
}

1966 
	$ETH_DMAReû±iÚEÇbË
(
ETH_HªdËTy³Def
 *
h‘h
)

1969 (
h‘h
->
In¡ªû
)->
DMAOMR
 |ð
ETH_DMAOMR_SR
;

1970 
	}
}

1978 
	$ETH_DMAReû±iÚDi§bË
(
ETH_HªdËTy³Def
 *
h‘h
)

1981 (
h‘h
->
In¡ªû
)->
DMAOMR
 &ð~
ETH_DMAOMR_SR
;

1982 
	}
}

1990 
	$ETH_FlushT¿nsm™FIFO
(
ETH_HªdËTy³Def
 *
h‘h
)

1992 
__IO
 
ušt32_t
 
tm´eg1
 = 0;

1995 (
h‘h
->
In¡ªû
)->
DMAOMR
 |ð
ETH_DMAOMR_FTF
;

1999 
tm´eg1
 = (
h‘h
->
In¡ªû
)->
DMAOMR
;

2000 
	`HAL_D–ay
(
ETH_REG_WRITE_DELAY
);

2001 (
h‘h
->
In¡ªû
)->
DMAOMR
 = 
tm´eg1
;

2002 
	}
}

2009 
	gSTM32F437xx
 || 
	gSTM32F429xx
 || 
	gSTM32F439xx
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 */

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash.c

96 
	~"¡m32f4xx_h®.h
"

107 #ifdeà
HAL_FLASH_MODULE_ENABLED


114 
	#FLASH_TIMEOUT_VALUE
 ((
ušt32_t
)50000)

	)

124 
FLASH_ProûssTy³Def
 
	gpFÏsh
;

134 
FLASH_Prog¿m_DoubËWÜd
(
ušt32_t
 
Add»ss
, 
ušt64_t
 
D©a
);

135 
FLASH_Prog¿m_WÜd
(
ušt32_t
 
Add»ss
, ušt32_ˆ
D©a
);

136 
FLASH_Prog¿m_H®fWÜd
(
ušt32_t
 
Add»ss
, 
ušt16_t
 
D©a
);

137 
FLASH_Prog¿m_By‹
(
ušt32_t
 
Add»ss
, 
ušt8_t
 
D©a
);

138 
FLASH_S‘E¼ÜCode
();

139 
FLASH_FlushCaches
();

141 
HAL_StusTy³Def
 
FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
);

175 
HAL_StusTy³Def
 
	$HAL_FLASH_Prog¿m
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, 
ušt64_t
 
D©a
)

177 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

180 
	`__HAL_LOCK
(&
pFÏsh
);

183 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEPROGRAM
(
Ty³Prog¿m
));

186 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

188 if(
¡©us
 =ð
HAL_OK
)

190 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_BYTE
)

193 
	`FLASH_Prog¿m_By‹
(
Add»ss
, (
ušt8_t
è
D©a
);

195 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_HALFWORD
)

198 
	`FLASH_Prog¿m_H®fWÜd
(
Add»ss
, (
ušt16_t
è
D©a
);

200 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_WORD
)

203 
	`FLASH_Prog¿m_WÜd
(
Add»ss
, (
ušt32_t
è
D©a
);

208 
	`FLASH_Prog¿m_DoubËWÜd
(
Add»ss
, 
D©a
);

212 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

215 
FLASH
->
CR
 &ð(~
FLASH_CR_PG
);

219 
	`__HAL_UNLOCK
(&
pFÏsh
);

221  
¡©us
;

222 
	}
}

233 
HAL_StusTy³Def
 
	$HAL_FLASH_Prog¿m_IT
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, 
ušt64_t
 
D©a
)

235 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

238 
	`__HAL_LOCK
(&
pFÏsh
);

241 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEPROGRAM
(
Ty³Prog¿m
));

244 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_EOP
);

247 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_ERR
);

249 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_PROGRAM
;

250 
pFÏsh
.
Add»ss
 = Address;

252 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_BYTE
)

255 
	`FLASH_Prog¿m_By‹
(
Add»ss
, (
ušt8_t
è
D©a
);

257 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_HALFWORD
)

260 
	`FLASH_Prog¿m_H®fWÜd
(
Add»ss
, (
ušt16_t
è
D©a
);

262 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_WORD
)

265 
	`FLASH_Prog¿m_WÜd
(
Add»ss
, (
ušt32_t
è
D©a
);

270 
	`FLASH_Prog¿m_DoubËWÜd
(
Add»ss
, 
D©a
);

273  
¡©us
;

274 
	}
}

280 
	$HAL_FLASH_IRQHªdËr
()

282 
ušt32_t
 
add»s¡mp
 = 0;

285 if(
	`__HAL_FLASH_GET_FLAG
((
FLASH_FLAG_OPERR
 | 
FLASH_FLAG_WRPERR
 | 
FLASH_FLAG_PGAERR
 | \

286 
FLASH_FLAG_PGPERR
 | 
FLASH_FLAG_PGSERR
 | 
FLASH_FLAG_RDERR
)è!ð
RESET
)

288 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_SECTERASE
)

291 
add»s¡mp
 = 
pFÏsh
.
SeùÜ
;

292 
pFÏsh
.
SeùÜ
 = 0xFFFFFFFF;

294 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_MASSERASE
)

297 
add»s¡mp
 = 
pFÏsh
.
Bªk
;

302 
add»s¡mp
 = 
pFÏsh
.
Add»ss
;

306 
	`FLASH_S‘E¼ÜCode
();

309 
	`HAL_FLASH_O³¿tiÚE¼ÜC®lback
(
add»s¡mp
);

312 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

316 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_EOP
è!ð
RESET
)

319 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_EOP
);

321 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_SECTERASE
)

324 
pFÏsh
.
NbSeùÜsToE¿£
--;

327 if(
pFÏsh
.
NbSeùÜsToE¿£
 != 0)

329 
add»s¡mp
 = 
pFÏsh
.
SeùÜ
;

331 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
add»s¡mp
);

334 
pFÏsh
.
SeùÜ
++;

335 
add»s¡mp
 = 
pFÏsh
.
SeùÜ
;

336 
	`FLASH_E¿£_SeùÜ
(
add»s¡mp
, 
pFÏsh
.
VÞgeFÜE¿£
);

342 
pFÏsh
.
SeùÜ
 = 
add»s¡mp
 = 0xFFFFFFFF;

343 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

346 
	`FLASH_FlushCaches
() ;

349 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
add»s¡mp
);

354 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_MASSERASE
)

358 
	`FLASH_FlushCaches
() ;

361 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
pFÏsh
.
Bªk
);

367 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
pFÏsh
.
Add»ss
);

369 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

373 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_NONE
)

376 
	`CLEAR_BIT
(
FLASH
->
CR
, (
FLASH_CR_PG
 | 
FLASH_CR_SER
 | 
FLASH_CR_SNB
 | 
FLASH_MER_BIT
));

379 
	`__HAL_FLASH_DISABLE_IT
(
FLASH_IT_EOP
);

382 
	`__HAL_FLASH_DISABLE_IT
(
FLASH_IT_ERR
);

385 
	`__HAL_UNLOCK
(&
pFÏsh
);

387 
	}
}

398 
__w—k
 
	$HAL_FLASH_EndOfO³¿tiÚC®lback
(
ušt32_t
 
R‘uºV®ue
)

403 
	}
}

413 
__w—k
 
	$HAL_FLASH_O³¿tiÚE¼ÜC®lback
(
ušt32_t
 
R‘uºV®ue
)

418 
	}
}

443 
HAL_StusTy³Def
 
	$HAL_FLASH_UÆock
()

445 if((
FLASH
->
CR
 & 
FLASH_CR_LOCK
è!ð
RESET
)

448 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

449 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

453  
HAL_ERROR
;

456  
HAL_OK
;

457 
	}
}

463 
HAL_StusTy³Def
 
	$HAL_FLASH_Lock
()

466 
FLASH
->
CR
 |ð
FLASH_CR_LOCK
;

468  
HAL_OK
;

469 
	}
}

475 
HAL_StusTy³Def
 
	$HAL_FLASH_OB_UÆock
()

477 if((
FLASH
->
OPTCR
 & 
FLASH_OPTCR_OPTLOCK
è!ð
RESET
)

480 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY1
;

481 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY2
;

485  
HAL_ERROR
;

488  
HAL_OK
;

489 
	}
}

495 
HAL_StusTy³Def
 
	$HAL_FLASH_OB_Lock
()

498 
FLASH
->
OPTCR
 |ð
FLASH_OPTCR_OPTLOCK
;

500  
HAL_OK
;

501 
	}
}

507 
HAL_StusTy³Def
 
	$HAL_FLASH_OB_Launch
()

510 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 |ð
FLASH_OPTCR_OPTSTRT
;

513 (
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
));

514 
	}
}

544 
ušt32_t
 
	$HAL_FLASH_G‘E¼Ü
()

546  
pFÏsh
.
E¼ÜCode
;

547 
	}
}

558 
HAL_StusTy³Def
 
	$FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
)

560 
ušt32_t
 
tick¡¬t
 = 0;

563 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

569 
tick¡¬t
 = 
	`HAL_G‘Tick
();

571 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_BSY
è!ð
RESET
)

573 if(
Timeout
 !ð
HAL_MAX_DELAY
)

575 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

577  
HAL_TIMEOUT
;

583 ià(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_EOP
))

586 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_EOP
);

589 if(
	`__HAL_FLASH_GET_FLAG
((
FLASH_FLAG_OPERR
 | 
FLASH_FLAG_WRPERR
 | 
FLASH_FLAG_PGAERR
 | \

590 
FLASH_FLAG_PGPERR
 | 
FLASH_FLAG_PGSERR
 | 
FLASH_FLAG_RDERR
)è!ð
RESET
)

593 
	`FLASH_S‘E¼ÜCode
();

594  
HAL_ERROR
;

598  
HAL_OK
;

600 
	}
}

614 
	$FLASH_Prog¿m_DoubËWÜd
(
ušt32_t
 
Add»ss
, 
ušt64_t
 
D©a
)

617 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

620 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

621 
FLASH
->
CR
 |ð
FLASH_PSIZE_DOUBLE_WORD
;

622 
FLASH
->
CR
 |ð
FLASH_CR_PG
;

624 *(
__IO
 
ušt64_t
*)
Add»ss
 = 
D©a
;

625 
	}
}

640 
	$FLASH_Prog¿m_WÜd
(
ušt32_t
 
Add»ss
, ušt32_ˆ
D©a
)

643 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

646 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

647 
FLASH
->
CR
 |ð
FLASH_PSIZE_WORD
;

648 
FLASH
->
CR
 |ð
FLASH_CR_PG
;

650 *(
__IO
 
ušt32_t
*)
Add»ss
 = 
D©a
;

651 
	}
}

665 
	$FLASH_Prog¿m_H®fWÜd
(
ušt32_t
 
Add»ss
, 
ušt16_t
 
D©a
)

668 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

671 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

672 
FLASH
->
CR
 |ð
FLASH_PSIZE_HALF_WORD
;

673 
FLASH
->
CR
 |ð
FLASH_CR_PG
;

675 *(
__IO
 
ušt16_t
*)
Add»ss
 = 
D©a
;

676 
	}
}

690 
	$FLASH_Prog¿m_By‹
(
ušt32_t
 
Add»ss
, 
ušt8_t
 
D©a
)

693 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

696 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

697 
FLASH
->
CR
 |ð
FLASH_PSIZE_BYTE
;

698 
FLASH
->
CR
 |ð
FLASH_CR_PG
;

700 *(
__IO
 
ušt8_t
*)
Add»ss
 = 
D©a
;

701 
	}
}

707 
	$FLASH_S‘E¼ÜCode
()

709 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_WRPERR
è!ð
RESET
)

711 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_WRP
;

714 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_WRPERR
);

717 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_PGAERR
è!ð
RESET
)

719 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_PGA
;

722 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_PGAERR
);

725 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_PGPERR
è!ð
RESET
)

727 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_PGP
;

730 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_PGPERR
);

733 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_PGSERR
è!ð
RESET
)

735 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_PGS
;

738 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_PGSERR
);

741 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_RDERR
è!ð
RESET
)

743 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_RD
;

746 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_RDERR
);

749 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_OPERR
è!ð
RESET
)

751 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_OPERATION
;

754 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_OPERR
);

756 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ex.c

82 
	~"¡m32f4xx_h®.h
"

93 #ifdeà
HAL_FLASH_MODULE_ENABLED


100 
	#FLASH_TIMEOUT_VALUE
 ((
ušt32_t
)50000)

	)

110 
FLASH_ProûssTy³Def
 
pFÏsh
;

120 
FLASH_MassE¿£
(
ušt8_t
 
VÞgeRªge
, 
ušt32_t
 
Bªks
);

121 
FLASH_FlushCaches
();

122 
HAL_StusTy³Def
 
FLASH_OB_EÇbËWRP
(
ušt32_t
 
WRPSeùÜ
, ušt32_ˆ
Bªks
);

123 
HAL_StusTy³Def
 
FLASH_OB_Di§bËWRP
(
ušt32_t
 
WRPSeùÜ
, ušt32_ˆ
Bªks
);

124 
HAL_StusTy³Def
 
FLASH_OB_RDP_Lev–CÚfig
(
ušt8_t
 
Lev–
);

125 
HAL_StusTy³Def
 
FLASH_OB_U£rCÚfig
(
ušt8_t
 
Iwdg
, ušt8_ˆ
StÝ
, ušt8_ˆ
Stdby
);

126 
HAL_StusTy³Def
 
FLASH_OB_BOR_Lev–CÚfig
(
ušt8_t
 
Lev–
);

127 
ušt8_t
 
FLASH_OB_G‘U£r
();

128 
ušt16_t
 
FLASH_OB_G‘WRP
();

129 
ušt8_t
 
FLASH_OB_G‘RDP
();

130 
ušt8_t
 
FLASH_OB_G‘BOR
();

132 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F411xE
) ||\

133 
	$defšed
(
STM32F446xx
)

134 
HAL_StusTy³Def
 
	`FLASH_OB_EÇbËPCROP
(
ušt32_t
 
SeùÜ
);

135 
HAL_StusTy³Def
 
	`FLASH_OB_Di§bËPCROP
(
ušt32_t
 
SeùÜ
);

138 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

139 
HAL_StusTy³Def
 
	`FLASH_OB_EÇbËPCROP
(
ušt32_t
 
SeùÜBªk1
, ušt32_ˆ
SeùÜBªk2
, ušt32_ˆ
Bªks
);

140 
HAL_StusTy³Def
 
	`FLASH_OB_Di§bËPCROP
(
ušt32_t
 
SeùÜBªk1
, ušt32_ˆ
SeùÜBªk2
, ušt32_ˆ
Bªks
);

141 
HAL_StusTy³Def
 
	`FLASH_OB_BoÙCÚfig
(
ušt8_t
 
BoÙCÚfig
);

144 
HAL_StusTy³Def
 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
);

179 
HAL_StusTy³Def
 
	$HAL_FLASHEx_E¿£
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
, 
ušt32_t
 *
SeùÜE¼Ü
)

181 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

182 
ušt32_t
 
šdex
 = 0;

185 
	`__HAL_LOCK
(&
pFÏsh
);

188 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEERASE
(
pE¿£In™
->
Ty³E¿£
));

191 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

193 if(
¡©us
 =ð
HAL_OK
)

196 *
SeùÜE¼Ü
 = 0xFFFFFFFF;

198 if(
pE¿£In™
->
Ty³E¿£
 =ð
FLASH_TYPEERASE_MASSERASE
)

201 
	`FLASH_MassE¿£
((
ušt8_t
è
pE¿£In™
->
VÞgeRªge
,…E¿£In™->
Bªks
);

204 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

207 
FLASH
->
CR
 &ð(~
FLASH_MER_BIT
);

212 
	`as£¹_·¿m
(
	`IS_FLASH_NBSECTORS
(
pE¿£In™
->
NbSeùÜs
 +…E¿£In™->
SeùÜ
));

215 
šdex
 = 
pE¿£In™
->
SeùÜ
; index < (pE¿£In™->
NbSeùÜs
 +…EraseInit->Sector); index++)

217 
	`FLASH_E¿£_SeùÜ
(
šdex
, (
ušt8_t
è
pE¿£In™
->
VÞgeRªge
);

220 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

223 
	`CLEAR_BIT
(
FLASH
->
CR
, (
FLASH_CR_SER
 | 
FLASH_CR_SNB
));

225 if(
¡©us
 !ð
HAL_OK
)

228 *
SeùÜE¼Ü
 = 
šdex
;

234 
	`FLASH_FlushCaches
();

238 
	`__HAL_UNLOCK
(&
pFÏsh
);

240  
¡©us
;

241 
	}
}

250 
HAL_StusTy³Def
 
	$HAL_FLASHEx_E¿£_IT
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
)

252 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

255 
	`__HAL_LOCK
(&
pFÏsh
);

258 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEERASE
(
pE¿£In™
->
Ty³E¿£
));

261 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_EOP
);

264 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_ERR
);

267 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_EOP
 | 
FLASH_FLAG_OPERR
 | 
FLASH_FLAG_WRPERR
 |\

268 
FLASH_FLAG_PGAERR
 | 
FLASH_FLAG_PGPERR
| 
FLASH_FLAG_PGSERR
);

270 if(
pE¿£In™
->
Ty³E¿£
 =ð
FLASH_TYPEERASE_MASSERASE
)

273 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_MASSERASE
;

274 
pFÏsh
.
Bªk
 = 
pE¿£In™
->
Bªks
;

275 
	`FLASH_MassE¿£
((
ušt8_t
è
pE¿£In™
->
VÞgeRªge
,…E¿£In™->
Bªks
);

282 
	`as£¹_·¿m
(
	`IS_FLASH_NBSECTORS
(
pE¿£In™
->
NbSeùÜs
 +…E¿£In™->
SeùÜ
));

284 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_SECTERASE
;

285 
pFÏsh
.
NbSeùÜsToE¿£
 = 
pE¿£In™
->
NbSeùÜs
;

286 
pFÏsh
.
SeùÜ
 = 
pE¿£In™
->Sector;

287 
pFÏsh
.
VÞgeFÜE¿£
 = (
ušt8_t
)
pE¿£In™
->
VÞgeRªge
;

290 
	`FLASH_E¿£_SeùÜ
(
pE¿£In™
->
SeùÜ
,…E¿£In™->
VÞgeRªge
);

293  
¡©us
;

294 
	}
}

303 
HAL_StusTy³Def
 
	$HAL_FLASHEx_OBProg¿m
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
)

305 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

308 
	`__HAL_LOCK
(&
pFÏsh
);

311 
	`as£¹_·¿m
(
	`IS_OPTIONBYTE
(
pOBIn™
->
O±iÚTy³
));

314 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_WRP
) == OPTIONBYTE_WRP)

316 
	`as£¹_·¿m
(
	`IS_WRPSTATE
(
pOBIn™
->
WRPS‹
));

317 if(
pOBIn™
->
WRPS‹
 =ð
OB_WRPSTATE_ENABLE
)

320 
¡©us
 = 
	`FLASH_OB_EÇbËWRP
(
pOBIn™
->
WRPSeùÜ
,…OBIn™->
Bªks
);

325 
¡©us
 = 
	`FLASH_OB_Di§bËWRP
(
pOBIn™
->
WRPSeùÜ
,…OBIn™->
Bªks
);

330 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_RDP
) == OPTIONBYTE_RDP)

332 
¡©us
 = 
	`FLASH_OB_RDP_Lev–CÚfig
(
pOBIn™
->
RDPLev–
);

336 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_USER
) == OPTIONBYTE_USER)

338 
¡©us
 = 
	`FLASH_OB_U£rCÚfig
(
pOBIn™
->
USERCÚfig
&
OB_IWDG_SW
,

339 
pOBIn™
->
USERCÚfig
&
OB_STOP_NO_RST
,

340 
pOBIn™
->
USERCÚfig
&
OB_STDBY_NO_RST
);

344 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_BOR
) == OPTIONBYTE_BOR)

346 
¡©us
 = 
	`FLASH_OB_BOR_Lev–CÚfig
(
pOBIn™
->
BORLev–
);

350 
	`__HAL_UNLOCK
(&
pFÏsh
);

352  
¡©us
;

353 
	}
}

359 
	$FLASH_FlushCaches
()

362 if(
	`READ_BIT
(
FLASH
->
ACR
, 
FLASH_ACR_ICEN
))

365 
	`__HAL_FLASH_INSTRUCTION_CACHE_DISABLE
();

367 
	`__HAL_FLASH_INSTRUCTION_CACHE_RESET
();

369 
	`__HAL_FLASH_INSTRUCTION_CACHE_ENABLE
();

373 if(
	`READ_BIT
(
FLASH
->
ACR
, 
FLASH_ACR_DCEN
))

376 
	`__HAL_FLASH_DATA_CACHE_DISABLE
();

378 
	`__HAL_FLASH_DATA_CACHE_RESET
();

380 
	`__HAL_FLASH_DATA_CACHE_ENABLE
();

382 
	}
}

391 
	$HAL_FLASHEx_OBG‘CÚfig
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
)

393 
pOBIn™
->
O±iÚTy³
 = 
OPTIONBYTE_WRP
 | 
OPTIONBYTE_RDP
 | 
OPTIONBYTE_USER
 | 
OPTIONBYTE_BOR
;

396 
pOBIn™
->
WRPSeùÜ
 = (
ušt32_t
)
	`FLASH_OB_G‘WRP
();

399 
pOBIn™
->
RDPLev–
 = (
ušt32_t
)
	`FLASH_OB_G‘RDP
();

402 
pOBIn™
->
USERCÚfig
 = (
ušt8_t
)
	`FLASH_OB_G‘U£r
();

405 
pOBIn™
->
BORLev–
 = (
ušt32_t
)
	`FLASH_OB_G‘BOR
();

406 
	}
}

408 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

409 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

410 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

411 
	$defšed
(
STM32F479xx
)

419 
HAL_StusTy³Def
 
	$HAL_FLASHEx_AdvOBProg¿m
 (
FLASH_AdvOBProg¿mIn™Ty³Def
 *
pAdvOBIn™
)

421 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

424 
	`as£¹_·¿m
(
	`IS_OBEX
(
pAdvOBIn™
->
O±iÚTy³
));

427 if(((
pAdvOBIn™
->
O±iÚTy³
è& 
OPTIONBYTE_PCROP
) == OPTIONBYTE_PCROP)

430 
	`as£¹_·¿m
(
	`IS_PCROPSTATE
(
pAdvOBIn™
->
PCROPS‹
));

431 if((
pAdvOBIn™
->
PCROPS‹
è=ð
OB_PCROP_STATE_ENABLE
)

434 #ià
	`defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
) ||\

435 
	`defšed
(
STM32F411xE
è|| defšed(
STM32F446xx
)

436 
¡©us
 = 
	`FLASH_OB_EÇbËPCROP
(
pAdvOBIn™
->
SeùÜs
);

438 
¡©us
 = 
	`FLASH_OB_EÇbËPCROP
(
pAdvOBIn™
->
SeùÜsBªk1
,…AdvOBIn™->
SeùÜsBªk2
,…AdvOBIn™->
Bªks
);

444 #ià
	`defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
) ||\

445 
	`defšed
(
STM32F411xE
è|| defšed(
STM32F446xx
)

446 
¡©us
 = 
	`FLASH_OB_Di§bËPCROP
(
pAdvOBIn™
->
SeùÜs
);

448 
¡©us
 = 
	`FLASH_OB_Di§bËPCROP
(
pAdvOBIn™
->
SeùÜsBªk1
,…AdvOBIn™->
SeùÜsBªk2
,…AdvOBIn™->
Bªks
);

453 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

455 if(((
pAdvOBIn™
->
O±iÚTy³
è& 
OPTIONBYTE_BOOTCONFIG
) == OPTIONBYTE_BOOTCONFIG)

457 
¡©us
 = 
	`FLASH_OB_BoÙCÚfig
(
pAdvOBIn™
->
BoÙCÚfig
);

461  
¡©us
;

462 
	}
}

471 
	$HAL_FLASHEx_AdvOBG‘CÚfig
(
FLASH_AdvOBProg¿mIn™Ty³Def
 *
pAdvOBIn™
)

473 #ià
	`defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
) ||\

474 
	`defšed
(
STM32F411xE
è|| defšed(
STM32F446xx
)

476 
pAdvOBIn™
->
SeùÜs
 = (*(
__IO
 
ušt16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

479 
pAdvOBIn™
->
SeùÜsBªk1
 = (*(
__IO
 
ušt16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

482 
pAdvOBIn™
->
SeùÜsBªk2
 = (*(
__IO
 
ušt16_t
 *)(
OPTCR1_BYTE2_ADDRESS
));

485 
pAdvOBIn™
->
BoÙCÚfig
 = *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
;

487 
	}
}

501 
HAL_StusTy³Def
 
	$HAL_FLASHEx_OB_S–eùPCROP
()

503 
ušt8_t
 
ÝtiÚtmp
 = 0xFF;

506 
ÝtiÚtmp
 = (
ušt8_t
)((*(
__IO
 ušt8_ˆ*)
OPTCR_BYTE3_ADDRESS
) & (uint8_t)0x7F);

509 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE3_ADDRESS
 = (ušt8_t)(
OB_PCROP_SELECTED
 | 
ÝtiÚtmp
);

511  
HAL_OK
;

512 
	}
}

526 
HAL_StusTy³Def
 
	$HAL_FLASHEx_OB_DeS–eùPCROP
()

528 
ušt8_t
 
ÝtiÚtmp
 = 0xFF;

531 
ÝtiÚtmp
 = (
ušt8_t
)((*(
__IO
 ušt8_ˆ*)
OPTCR_BYTE3_ADDRESS
) & (uint8_t)0x7F);

534 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE3_ADDRESS
 = (ušt8_t)(
OB_PCROP_DESELECTED
 | 
ÝtiÚtmp
);

536  
HAL_OK
;

537 
	}
}

539 
	gSTM32F411xE
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 */

541 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

547 
ušt16_t
 
	$HAL_FLASHEx_OB_G‘Bªk2WRP
()

550  (*(
__IO
 
ušt16_t
 *)(
OPTCR1_BYTE2_ADDRESS
));

551 
	}
}

558 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

580 
	$FLASH_MassE¿£
(
ušt8_t
 
VÞgeRªge
, 
ušt32_t
 
Bªks
)

582 
ušt32_t
 
tmp_psize
 = 0;

585 
	`as£¹_·¿m
(
	`IS_VOLTAGERANGE
(
VÞgeRªge
));

586 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

589 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

590 
FLASH
->
CR
 |ð
tmp_psize
;

591 if(
Bªks
 =ð
FLASH_BANK_BOTH
)

594 
FLASH
->
CR
 |ð
FLASH_MER_BIT
;

596 if(
Bªks
 =ð
FLASH_BANK_1
)

599 
FLASH
->
CR
 |ð
FLASH_CR_MER1
;

604 
FLASH
->
CR
 |ð
FLASH_CR_MER2
;

606 
FLASH
->
CR
 |ð
FLASH_CR_STRT
;

607 
	}
}

626 
	$FLASH_E¿£_SeùÜ
(
ušt32_t
 
SeùÜ
, 
ušt8_t
 
VÞgeRªge
)

628 
ušt32_t
 
tmp_psize
 = 0;

631 
	`as£¹_·¿m
(
	`IS_FLASH_SECTOR
(
SeùÜ
));

632 
	`as£¹_·¿m
(
	`IS_VOLTAGERANGE
(
VÞgeRªge
));

634 if(
VÞgeRªge
 =ð
FLASH_VOLTAGE_RANGE_1
)

636 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

638 if(
VÞgeRªge
 =ð
FLASH_VOLTAGE_RANGE_2
)

640 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

642 if(
VÞgeRªge
 =ð
FLASH_VOLTAGE_RANGE_3
)

644 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

648 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

652 if(
SeùÜ
 > 
FLASH_SECTOR_11
)

654 
SeùÜ
 += 4;

657 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

658 
FLASH
->
CR
 |ð
tmp_psize
;

659 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_SNB
);

660 
FLASH
->
CR
 |ð
FLASH_CR_SER
 | (
SeùÜ
 << 
	`POSITION_VAL
(
FLASH_CR_SNB
));

661 
FLASH
->
CR
 |ð
FLASH_CR_STRT
;

662 
	}
}

686 
HAL_StusTy³Def
 
	$FLASH_OB_EÇbËWRP
(
ušt32_t
 
WRPSeùÜ
, ušt32_ˆ
Bªks
)

688 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

691 
	`as£¹_·¿m
(
	`IS_OB_WRP_SECTOR
(
WRPSeùÜ
));

692 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

695 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

697 if(
¡©us
 =ð
HAL_OK
)

699 if(((
WRPSeùÜ
 =ð
OB_WRP_SECTOR_AÎ
è&& ((
Bªks
 =ð
FLASH_BANK_1
è|| (Bªk =ð
FLASH_BANK_BOTH
))) ||

700 (
WRPSeùÜ
 < 
OB_WRP_SECTOR_12
))

702 if(
WRPSeùÜ
 =ð
OB_WRP_SECTOR_AÎ
)

705 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 &ð(~(
WRPSeùÜ
>>12));

710 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 &ð(~
WRPSeùÜ
);

716 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 &ð(~(
WRPSeùÜ
>>12));

720 if((
WRPSeùÜ
 =ð
OB_WRP_SECTOR_AÎ
è&& (
Bªks
 =ð
FLASH_BANK_BOTH
))

723 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

725 if(
¡©us
 =ð
HAL_OK
)

727 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 &ð(~(
WRPSeùÜ
>>12));

732  
¡©us
;

733 
	}
}

757 
HAL_StusTy³Def
 
	$FLASH_OB_Di§bËWRP
(
ušt32_t
 
WRPSeùÜ
, ušt32_ˆ
Bªks
)

759 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

762 
	`as£¹_·¿m
(
	`IS_OB_WRP_SECTOR
(
WRPSeùÜ
));

763 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

766 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

768 if(
¡©us
 =ð
HAL_OK
)

770 if(((
WRPSeùÜ
 =ð
OB_WRP_SECTOR_AÎ
è&& ((
Bªks
 =ð
FLASH_BANK_1
è|| (Bªk =ð
FLASH_BANK_BOTH
))) ||

771 (
WRPSeùÜ
 < 
OB_WRP_SECTOR_12
))

773 if(
WRPSeùÜ
 =ð
OB_WRP_SECTOR_AÎ
)

776 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 |ð(ušt16_t)(
WRPSeùÜ
>>12);

781 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 |ð(ušt16_t)
WRPSeùÜ
;

787 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 |ð(ušt16_t)(
WRPSeùÜ
>>12);

791 if((
WRPSeùÜ
 =ð
OB_WRP_SECTOR_AÎ
è&& (
Bªks
 =ð
FLASH_BANK_BOTH
))

794 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

796 if(
¡©us
 =ð
HAL_OK
)

798 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 |ð(ušt16_t)(
WRPSeùÜ
>>12);

804  
¡©us
;

805 
	}
}

818 
HAL_StusTy³Def
 
	$FLASH_OB_BoÙCÚfig
(
ušt8_t
 
BoÙCÚfig
)

820 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

823 
	`as£¹_·¿m
(
	`IS_OB_BOOT
(
BoÙCÚfig
));

826 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

828 if(
¡©us
 =ð
HAL_OK
)

831 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 &ð(~
FLASH_OPTCR_BFB2
);

832 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 |ð
BoÙCÚfig
;

835  
¡©us
;

836 
	}
}

858 
HAL_StusTy³Def
 
	$FLASH_OB_EÇbËPCROP
(
ušt32_t
 
SeùÜBªk1
, ušt32_ˆ
SeùÜBªk2
, ušt32_ˆ
Bªks
)

860 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

862 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

865 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

867 if(
¡©us
 =ð
HAL_OK
)

869 if((
Bªks
 =ð
FLASH_BANK_1
è|| (Bªk =ð
FLASH_BANK_BOTH
))

871 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜBªk1
));

873 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 |ð(ušt16_t)
SeùÜBªk1
;

877 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜBªk2
));

879 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 |ð(ušt16_t)
SeùÜBªk2
;

883 if(
Bªks
 =ð
FLASH_BANK_BOTH
)

885 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜBªk2
));

887 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

889 if(
¡©us
 =ð
HAL_OK
)

892 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 |ð(ušt16_t)
SeùÜBªk2
;

898  
¡©us
;

899 
	}
}

922 
HAL_StusTy³Def
 
	$FLASH_OB_Di§bËPCROP
(
ušt32_t
 
SeùÜBªk1
, ušt32_ˆ
SeùÜBªk2
, ušt32_ˆ
Bªks
)

924 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

927 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

930 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

932 if(
¡©us
 =ð
HAL_OK
)

934 if((
Bªks
 =ð
FLASH_BANK_1
è|| (Bªk =ð
FLASH_BANK_BOTH
))

936 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜBªk1
));

938 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 &ð(~
SeùÜBªk1
);

943 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜBªk2
));

944 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 &ð(~
SeùÜBªk2
);

948 if(
Bªks
 =ð
FLASH_BANK_BOTH
)

950 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜBªk2
));

952 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

954 if(
¡©us
 =ð
HAL_OK
)

957 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 &ð(~
SeùÜBªk2
);

963  
¡©us
;

965 
	}
}

969 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

970 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

971 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| 
	$defšed
(
STM32F446xx
)

991 
	$FLASH_MassE¿£
(
ušt8_t
 
VÞgeRªge
, 
ušt32_t
 
Bªks
)

993 
ušt32_t
 
tmp_psize
 = 0;

996 
	`as£¹_·¿m
(
	`IS_VOLTAGERANGE
(
VÞgeRªge
));

997 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

1000 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

1001 
FLASH
->
CR
 |ð
tmp_psize
;

1002 
FLASH
->
CR
 |ð
FLASH_CR_MER
;

1003 
FLASH
->
CR
 |ð
FLASH_CR_STRT
;

1004 
	}
}

1023 
	$FLASH_E¿£_SeùÜ
(
ušt32_t
 
SeùÜ
, 
ušt8_t
 
VÞgeRªge
)

1025 
ušt32_t
 
tmp_psize
 = 0;

1028 
	`as£¹_·¿m
(
	`IS_FLASH_SECTOR
(
SeùÜ
));

1029 
	`as£¹_·¿m
(
	`IS_VOLTAGERANGE
(
VÞgeRªge
));

1031 if(
VÞgeRªge
 =ð
FLASH_VOLTAGE_RANGE_1
)

1033 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

1035 if(
VÞgeRªge
 =ð
FLASH_VOLTAGE_RANGE_2
)

1037 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

1039 if(
VÞgeRªge
 =ð
FLASH_VOLTAGE_RANGE_3
)

1041 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

1045 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

1049 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

1050 
FLASH
->
CR
 |ð
tmp_psize
;

1051 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_SNB
);

1052 
FLASH
->
CR
 |ð
FLASH_CR_SER
 | (
SeùÜ
 << 
	`POSITION_VAL
(
FLASH_CR_SNB
));

1053 
FLASH
->
CR
 |ð
FLASH_CR_STRT
;

1054 
	}
}

1073 
HAL_StusTy³Def
 
	$FLASH_OB_EÇbËWRP
(
ušt32_t
 
WRPSeùÜ
, ušt32_ˆ
Bªks
)

1075 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1078 
	`as£¹_·¿m
(
	`IS_OB_WRP_SECTOR
(
WRPSeùÜ
));

1079 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

1082 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

1084 if(
¡©us
 =ð
HAL_OK
)

1086 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 &ð(~
WRPSeùÜ
);

1089  
¡©us
;

1090 
	}
}

1109 
HAL_StusTy³Def
 
	$FLASH_OB_Di§bËWRP
(
ušt32_t
 
WRPSeùÜ
, ušt32_ˆ
Bªks
)

1111 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1114 
	`as£¹_·¿m
(
	`IS_OB_WRP_SECTOR
(
WRPSeùÜ
));

1115 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

1118 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

1120 if(
¡©us
 =ð
HAL_OK
)

1122 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 |ð(ušt16_t)
WRPSeùÜ
;

1125  
¡©us
;

1126 
	}
}

1129 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
) ||\

1130 
defšed
(
STM32F411xE
è|| 
	$defšed
(
STM32F446xx
)

1140 
HAL_StusTy³Def
 
	$FLASH_OB_EÇbËPCROP
(
ušt32_t
 
SeùÜ
)

1142 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1145 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜ
));

1148 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

1150 if(
¡©us
 =ð
HAL_OK
)

1152 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 |ð(ušt16_t)
SeùÜ
;

1155  
¡©us
;

1156 
	}
}

1168 
HAL_StusTy³Def
 
	$FLASH_OB_Di§bËPCROP
(
ušt32_t
 
SeùÜ
)

1170 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1173 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜ
));

1176 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

1178 if(
¡©us
 =ð
HAL_OK
)

1180 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 &ð(~
SeùÜ
);

1183  
¡©us
;

1185 
	}
}

1200 
HAL_StusTy³Def
 
	$FLASH_OB_RDP_Lev–CÚfig
(
ušt8_t
 
Lev–
)

1202 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1205 
	`as£¹_·¿m
(
	`IS_OB_RDP_LEVEL
(
Lev–
));

1208 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

1210 if(
¡©us
 =ð
HAL_OK
)

1212 *(
__IO
 
ušt8_t
*)
OPTCR_BYTE1_ADDRESS
 = 
Lev–
;

1215  
¡©us
;

1216 
	}
}

1234 
HAL_StusTy³Def
 
	$FLASH_OB_U£rCÚfig
(
ušt8_t
 
Iwdg
, ušt8_ˆ
StÝ
, ušt8_ˆ
Stdby
)

1236 
ušt8_t
 
ÝtiÚtmp
 = 0xFF;

1237 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1240 
	`as£¹_·¿m
(
	`IS_OB_IWDG_SOURCE
(
Iwdg
));

1241 
	`as£¹_·¿m
(
	`IS_OB_STOP_SOURCE
(
StÝ
));

1242 
	`as£¹_·¿m
(
	`IS_OB_STDBY_SOURCE
(
Stdby
));

1245 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

1247 if(
¡©us
 =ð
HAL_OK
)

1250 
ÝtiÚtmp
 = (
ušt8_t
)((*(
__IO
 ušt8_ˆ*)
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x1F);

1253 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 = 
Iwdg
 | (ušt8_t)(
Stdby
 | (ušt8_t)(
StÝ
 | ((ušt8_t)
ÝtiÚtmp
)));

1256  
¡©us
;

1257 
	}
}

1269 
HAL_StusTy³Def
 
	$FLASH_OB_BOR_Lev–CÚfig
(
ušt8_t
 
Lev–
)

1272 
	`as£¹_·¿m
(
	`IS_OB_BOR_LEVEL
(
Lev–
));

1275 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 &ð(~
FLASH_OPTCR_BOR_LEV
);

1276 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 |ð
Lev–
;

1278  
HAL_OK
;

1280 
	}
}

1287 
ušt8_t
 
	$FLASH_OB_G‘U£r
()

1290  ((
ušt8_t
)(
FLASH
->
OPTCR
 & 0xE0));

1291 
	}
}

1297 
ušt16_t
 
	$FLASH_OB_G‘WRP
()

1300  (*(
__IO
 
ušt16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

1301 
	}
}

1311 
ušt8_t
 
	$FLASH_OB_G‘RDP
()

1313 
ušt8_t
 
»ad¡©us
 = 
OB_RDP_LEVEL_0
;

1315 if((*(
__IO
 
ušt8_t
*)(
OPTCR_BYTE1_ADDRESS
è=ð(ušt8_t)
OB_RDP_LEVEL_2
))

1317 
»ad¡©us
 = 
OB_RDP_LEVEL_2
;

1319 if((*(
__IO
 
ušt8_t
*)(
OPTCR_BYTE1_ADDRESS
è=ð(ušt8_t)
OB_RDP_LEVEL_1
))

1321 
»ad¡©us
 = 
OB_RDP_LEVEL_1
;

1325 
»ad¡©us
 = 
OB_RDP_LEVEL_0
;

1328  
»ad¡©us
;

1329 
	}
}

1339 
ušt8_t
 
	$FLASH_OB_G‘BOR
()

1342  (
ušt8_t
)(*(
__IO
 ušt8_ˆ*)(
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x0C);

1343 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ramfunc.c

67 
	~"¡m32f4xx_h®.h
"

77 #ifdeà
HAL_FLASH_MODULE_ENABLED


78 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

113 
__RAM_FUNC
 
	$HAL_FLASHEx_StÝFÏshIÁ”çûClk
()

116 
	`__HAL_RCC_PWR_CLK_ENABLE
();

118 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_FISSR
);

120  
HAL_OK
;

121 
	}
}

130 
__RAM_FUNC
 
	$HAL_FLASHEx_S¹FÏshIÁ”çûClk
()

133 
	`__HAL_RCC_PWR_CLK_ENABLE
();

135 
	`CLEAR_BIT
(
PWR
->
CR
, 
PWR_CR_FISSR
);

137  
HAL_OK
;

138 
	}
}

147 
__RAM_FUNC
 
	$HAL_FLASHEx_EÇbËFÏshSË•Mode
()

150 
	`__HAL_RCC_PWR_CLK_ENABLE
();

152 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_FMSSR
);

154  
HAL_OK
;

155 
	}
}

164 
__RAM_FUNC
 
	$HAL_FLASHEx_Di§bËFÏshSË•Mode
()

167 
	`__HAL_RCC_PWR_CLK_ENABLE
();

169 
	`CLEAR_BIT
(
PWR
->
CR
, 
PWR_CR_FMSSR
);

171  
HAL_OK
;

172 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_fmpi2c.c

183 
	~"¡m32f4xx_h®.h
"

194 #ifdeà
HAL_FMPI2C_MODULE_ENABLED


196 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
)

203 
	#TIMING_CLEAR_MASK
 ((
ušt32_t
)0xF0FFFFFFè

	)

204 
	#FMPI2C_TIMEOUT_ADDR
 ((
ušt32_t
)10000è

	)

205 
	#FMPI2C_TIMEOUT_BUSY
 ((
ušt32_t
)25è

	)

206 
	#FMPI2C_TIMEOUT_DIR
 ((
ušt32_t
)25è

	)

207 
	#FMPI2C_TIMEOUT_RXNE
 ((
ušt32_t
)25è

	)

208 
	#FMPI2C_TIMEOUT_STOPF
 ((
ušt32_t
)25è

	)

209 
	#FMPI2C_TIMEOUT_TC
 ((
ušt32_t
)25è

	)

210 
	#FMPI2C_TIMEOUT_TCR
 ((
ušt32_t
)25è

	)

211 
	#FMPI2C_TIMEOUT_TXIS
 ((
ušt32_t
)25è

	)

212 
	#FMPI2C_TIMEOUT_FLAG
 ((
ušt32_t
)25è

	)

224 
FMPI2C_DMAMa¡”T¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

225 
FMPI2C_DMAMa¡”ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

226 
FMPI2C_DMASÏveT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

227 
FMPI2C_DMASÏveReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

228 
FMPI2C_DMAMemT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

229 
FMPI2C_DMAMemReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

230 
FMPI2C_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

232 
HAL_StusTy³Def
 
FMPI2C_Reque¡MemÜyWr™e
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt32_t
 
Timeout
);

233 
HAL_StusTy³Def
 
FMPI2C_Reque¡MemÜyR—d
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt32_t
 
Timeout
);

234 
HAL_StusTy³Def
 
FMPI2C_Wa™OnFÏgUÁžTimeout
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Timeout
);

235 
HAL_StusTy³Def
 
FMPI2C_Wa™OnTXISFÏgUÁžTimeout
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt32_t
 
Timeout
);

236 
HAL_StusTy³Def
 
FMPI2C_Wa™OnRXNEFÏgUÁžTimeout
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt32_t
 
Timeout
);

237 
HAL_StusTy³Def
 
FMPI2C_Wa™OnSTOPFÏgUÁžTimeout
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt32_t
 
Timeout
);

238 
HAL_StusTy³Def
 
FMPI2C_IsAcknowËdgeFažed
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt32_t
 
Timeout
);

240 
HAL_StusTy³Def
 
FMPI2C_Ma¡”T¿nsm™_ISR
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
);

241 
HAL_StusTy³Def
 
FMPI2C_Ma¡”Reûive_ISR
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
);

243 
HAL_StusTy³Def
 
FMPI2C_SÏveT¿nsm™_ISR
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
);

244 
HAL_StusTy³Def
 
FMPI2C_SÏveReûive_ISR
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
);

246 
FMPI2C_T¿nsãrCÚfig
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 
Size
, 
ušt32_t
 
Mode
, ušt32_ˆ
Reque¡
);

294 
HAL_StusTy³Def
 
	$HAL_FMPI2C_In™
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
)

297 if(
hfmpi2c
 =ð
NULL
)

299  
HAL_ERROR
;

303 
	`as£¹_·¿m
(
	`IS_FMPI2C_ALL_INSTANCE
(
hfmpi2c
->
In¡ªû
));

304 
	`as£¹_·¿m
(
	`IS_FMPI2C_OWN_ADDRESS1
(
hfmpi2c
->
In™
.
OwnAdd»ss1
));

305 
	`as£¹_·¿m
(
	`IS_FMPI2C_ADDRESSING_MODE
(
hfmpi2c
->
In™
.
Add»ssšgMode
));

306 
	`as£¹_·¿m
(
	`IS_FMPI2C_DUAL_ADDRESS
(
hfmpi2c
->
In™
.
Du®Add»ssMode
));

307 
	`as£¹_·¿m
(
	`IS_FMPI2C_OWN_ADDRESS2
(
hfmpi2c
->
In™
.
OwnAdd»ss2
));

308 
	`as£¹_·¿m
(
	`IS_FMPI2C_OWN_ADDRESS2_MASK
(
hfmpi2c
->
In™
.
OwnAdd»ss2Masks
));

309 
	`as£¹_·¿m
(
	`IS_FMPI2C_GENERAL_CALL
(
hfmpi2c
->
In™
.
G’”®C®lMode
));

310 
	`as£¹_·¿m
(
	`IS_FMPI2C_NO_STRETCH
(
hfmpi2c
->
In™
.
NoSŒ‘chMode
));

312 if(
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_RESET
)

315 
hfmpi2c
->
Lock
 = 
HAL_UNLOCKED
;

317 
	`HAL_FMPI2C_M¥In™
(
hfmpi2c
);

320 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_BUSY
;

323 
	`__HAL_FMPI2C_DISABLE
(
hfmpi2c
);

327 
hfmpi2c
->
In¡ªû
->
TIMINGR
 = hfmpi2c->
In™
.
Timšg
 & 
TIMING_CLEAR_MASK
;

331 
hfmpi2c
->
In¡ªû
->
OAR1
 &ð~
FMPI2C_OAR1_OA1EN
;

332 if(
hfmpi2c
->
In™
.
OwnAdd»ss1
 != 0)

334 if(
hfmpi2c
->
In™
.
Add»ssšgMode
 =ð
FMPI2C_ADDRESSINGMODE_7BIT
)

336 
hfmpi2c
->
In¡ªû
->
OAR1
 = (
FMPI2C_OAR1_OA1EN
 | hfmpi2c->
In™
.
OwnAdd»ss1
);

340 
hfmpi2c
->
In¡ªû
->
OAR1
 = (
FMPI2C_OAR1_OA1EN
 | 
FMPI2C_OAR1_OA1MODE
 | hfmpi2c->
In™
.
OwnAdd»ss1
);

346 if(
hfmpi2c
->
In™
.
Add»ssšgMode
 =ð
FMPI2C_ADDRESSINGMODE_10BIT
)

348 
hfmpi2c
->
In¡ªû
->
CR2
 = (
FMPI2C_CR2_ADD10
);

351 
hfmpi2c
->
In¡ªû
->
CR2
 |ð(
FMPI2C_CR2_AUTOEND
 | 
FMPI2C_CR2_NACK
);

355 
hfmpi2c
->
In¡ªû
->
OAR2
 = (hfmpi2c->
In™
.
Du®Add»ssMode
 | hfmpi2c->In™.
OwnAdd»ss2
 | (hfmpi2c->In™.
OwnAdd»ss2Masks
 << 8));

359 
hfmpi2c
->
In¡ªû
->
CR1
 = (hfmpi2c->
In™
.
G’”®C®lMode
 | hfmpi2c->In™.
NoSŒ‘chMode
);

362 
	`__HAL_FMPI2C_ENABLE
(
hfmpi2c
);

364 
hfmpi2c
->
E¼ÜCode
 = 
HAL_FMPI2C_ERROR_NONE
;

365 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

367  
HAL_OK
;

368 
	}
}

376 
HAL_StusTy³Def
 
	$HAL_FMPI2C_DeIn™
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
)

379 if(
hfmpi2c
 =ð
NULL
)

381  
HAL_ERROR
;

385 
	`as£¹_·¿m
(
	`IS_FMPI2C_ALL_INSTANCE
(
hfmpi2c
->
In¡ªû
));

387 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_BUSY
;

390 
	`__HAL_FMPI2C_DISABLE
(
hfmpi2c
);

393 
	`HAL_FMPI2C_M¥DeIn™
(
hfmpi2c
);

395 
hfmpi2c
->
E¼ÜCode
 = 
HAL_FMPI2C_ERROR_NONE
;

396 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_RESET
;

399 
	`__HAL_UNLOCK
(
hfmpi2c
);

401  
HAL_OK
;

402 
	}
}

410 
__w—k
 
	$HAL_FMPI2C_M¥In™
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
)

415 
	}
}

423 
__w—k
 
	$HAL_FMPI2C_M¥DeIn™
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
)

428 
	}
}

503 
HAL_StusTy³Def
 
	$HAL_FMPI2C_Ma¡”_T¿nsm™
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

505 
ušt32_t
 
siz‘mp
 = 0;

507 if(
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_READY
)

509 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

511  
HAL_ERROR
;

514 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_BUSY
è=ð
SET
)

516  
HAL_BUSY
;

520 
	`__HAL_LOCK
(
hfmpi2c
);

522 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_MASTER_BUSY_TX
;

523 
hfmpi2c
->
E¼ÜCode
 = 
HAL_FMPI2C_ERROR_NONE
;

528 if(
Size
 > 255)

530 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,255, 
FMPI2C_RELOAD_MODE
, 
FMPI2C_GENERATE_START_WRITE
);

531 
siz‘mp
 = 255;

535 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,
Size
, 
FMPI2C_AUTOEND_MODE
, 
FMPI2C_GENERATE_START_WRITE
);

536 
siz‘mp
 = 
Size
;

542 if(
	`FMPI2C_Wa™OnTXISFÏgUÁžTimeout
(
hfmpi2c
, 
Timeout
è!ð
HAL_OK
)

544 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

546  
HAL_ERROR
;

550  
HAL_TIMEOUT
;

554 
hfmpi2c
->
In¡ªû
->
TXDR
 = (*
pD©a
++);

555 
siz‘mp
--;

556 
Size
--;

558 if((
siz‘mp
 =ð0)&&(
Size
!=0))

561 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_TCR
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

563  
HAL_TIMEOUT
;

566 if(
Size
 > 255)

568 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,255, 
FMPI2C_RELOAD_MODE
, 
FMPI2C_NO_STARTSTOP
);

569 
siz‘mp
 = 255;

573 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,
Size
, 
FMPI2C_AUTOEND_MODE
, 
FMPI2C_NO_STARTSTOP
);

574 
siz‘mp
 = 
Size
;

578 }
Size
 > 0);

582 if(
	`FMPI2C_Wa™OnSTOPFÏgUÁžTimeout
(
hfmpi2c
, 
Timeout
è!ð
HAL_OK
)

584 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

586  
HAL_ERROR
;

590  
HAL_TIMEOUT
;

595 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
);

598 
	`__HAL_FMPI2C_RESET_CR2
(
hfmpi2c
);

600 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

603 
	`__HAL_UNLOCK
(
hfmpi2c
);

605  
HAL_OK
;

609  
HAL_BUSY
;

611 
	}
}

623 
HAL_StusTy³Def
 
	$HAL_FMPI2C_Ma¡”_Reûive
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

625 
ušt32_t
 
siz‘mp
 = 0;

627 if(
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_READY
)

629 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

631  
HAL_ERROR
;

634 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_BUSY
è=ð
SET
)

636  
HAL_BUSY
;

640 
	`__HAL_LOCK
(
hfmpi2c
);

642 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_MASTER_BUSY_RX
;

643 
hfmpi2c
->
E¼ÜCode
 = 
HAL_FMPI2C_ERROR_NONE
;

648 if(
Size
 > 255)

650 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,255, 
FMPI2C_RELOAD_MODE
, 
FMPI2C_GENERATE_START_READ
);

651 
siz‘mp
 = 255;

655 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,
Size
, 
FMPI2C_AUTOEND_MODE
, 
FMPI2C_GENERATE_START_READ
);

656 
siz‘mp
 = 
Size
;

662 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

664  
HAL_TIMEOUT
;

668 (*
pD©a
++è=
hfmpi2c
->
In¡ªû
->
RXDR
;

669 
siz‘mp
--;

670 
Size
--;

672 if((
siz‘mp
 =ð0)&&(
Size
!=0))

675 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_TCR
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

677  
HAL_TIMEOUT
;

680 if(
Size
 > 255)

682 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,255, 
FMPI2C_RELOAD_MODE
, 
FMPI2C_NO_STARTSTOP
);

683 
siz‘mp
 = 255;

687 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,
Size
, 
FMPI2C_AUTOEND_MODE
, 
FMPI2C_NO_STARTSTOP
);

688 
siz‘mp
 = 
Size
;

692 }
Size
 > 0);

696 if(
	`FMPI2C_Wa™OnSTOPFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_TIMEOUT_STOPF
è!ð
HAL_OK
)

698 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

700  
HAL_ERROR
;

704  
HAL_TIMEOUT
;

709 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
);

712 
	`__HAL_FMPI2C_RESET_CR2
(
hfmpi2c
);

714 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

717 
	`__HAL_UNLOCK
(
hfmpi2c
);

719  
HAL_OK
;

723  
HAL_BUSY
;

725 
	}
}

736 
HAL_StusTy³Def
 
	$HAL_FMPI2C_SÏve_T¿nsm™
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

738 if(
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_READY
)

740 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

742  
HAL_ERROR
;

746 
	`__HAL_LOCK
(
hfmpi2c
);

748 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_SLAVE_BUSY_RX
;

749 
hfmpi2c
->
E¼ÜCode
 = 
HAL_FMPI2C_ERROR_NONE
;

752 
hfmpi2c
->
In¡ªû
->
CR2
 &ð~
FMPI2C_CR2_NACK
;

755 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_ADDR
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

758 
hfmpi2c
->
In¡ªû
->
CR2
 |ð
FMPI2C_CR2_NACK
;

759  
HAL_TIMEOUT
;

763 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
,
FMPI2C_FLAG_ADDR
);

766 if(
hfmpi2c
->
In™
.
Add»ssšgMode
 =ð
FMPI2C_ADDRESSINGMODE_10BIT
)

769 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_ADDR
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

772 
hfmpi2c
->
In¡ªû
->
CR2
 |ð
FMPI2C_CR2_NACK
;

773  
HAL_TIMEOUT
;

777 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
,
FMPI2C_FLAG_ADDR
);

781 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_DIR
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

784 
hfmpi2c
->
In¡ªû
->
CR2
 |ð
FMPI2C_CR2_NACK
;

785  
HAL_TIMEOUT
;

791 if(
	`FMPI2C_Wa™OnTXISFÏgUÁžTimeout
(
hfmpi2c
, 
Timeout
è!ð
HAL_OK
)

794 
hfmpi2c
->
In¡ªû
->
CR2
 |ð
FMPI2C_CR2_NACK
;

796 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

798  
HAL_ERROR
;

802  
HAL_TIMEOUT
;

807 
hfmpi2c
->
In¡ªû
->
TXDR
 = (*
pD©a
++);

808 
Size
--;

809 }
Size
 > 0);

812 if(
	`FMPI2C_Wa™OnSTOPFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_TIMEOUT_STOPF
è!ð
HAL_OK
)

815 
hfmpi2c
->
In¡ªû
->
CR2
 |ð
FMPI2C_CR2_NACK
;

817 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

821 
hfmpi2c
->
E¼ÜCode
 = 
HAL_FMPI2C_ERROR_NONE
;

825  
HAL_TIMEOUT
;

830 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
,
FMPI2C_FLAG_STOPF
);

833 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_BUSY
, 
SET
, 
Timeout
è!ð
HAL_OK
)

836 
hfmpi2c
->
In¡ªû
->
CR2
 |ð
FMPI2C_CR2_NACK
;

837  
HAL_TIMEOUT
;

841 
hfmpi2c
->
In¡ªû
->
CR2
 |ð
FMPI2C_CR2_NACK
;

843 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

846 
	`__HAL_UNLOCK
(
hfmpi2c
);

848  
HAL_OK
;

852  
HAL_BUSY
;

854 
	}
}

865 
HAL_StusTy³Def
 
	$HAL_FMPI2C_SÏve_Reûive
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

867 if(
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_READY
)

869 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

871  
HAL_ERROR
;

875 
	`__HAL_LOCK
(
hfmpi2c
);

877 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_SLAVE_BUSY_RX
;

878 
hfmpi2c
->
E¼ÜCode
 = 
HAL_FMPI2C_ERROR_NONE
;

881 
hfmpi2c
->
In¡ªû
->
CR2
 &ð~
FMPI2C_CR2_NACK
;

884 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_ADDR
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

887 
hfmpi2c
->
In¡ªû
->
CR2
 |ð
FMPI2C_CR2_NACK
;

888  
HAL_TIMEOUT
;

892 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
,
FMPI2C_FLAG_ADDR
);

895 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_DIR
, 
SET
, 
Timeout
è!ð
HAL_OK
)

898 
hfmpi2c
->
In¡ªû
->
CR2
 |ð
FMPI2C_CR2_NACK
;

899  
HAL_TIMEOUT
;

902 
Size
 > 0)

905 if(
	`FMPI2C_Wa™OnRXNEFÏgUÁžTimeout
(
hfmpi2c
, 
Timeout
è!ð
HAL_OK
)

908 
hfmpi2c
->
In¡ªû
->
CR2
 |ð
FMPI2C_CR2_NACK
;

909 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_TIMEOUT
)

911  
HAL_TIMEOUT
;

915  
HAL_ERROR
;

920 (*
pD©a
++èð
hfmpi2c
->
In¡ªû
->
RXDR
;

921 
Size
--;

925 if(
	`FMPI2C_Wa™OnSTOPFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_TIMEOUT_STOPF
è!ð
HAL_OK
)

928 
hfmpi2c
->
In¡ªû
->
CR2
 |ð
FMPI2C_CR2_NACK
;

930 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

932  
HAL_ERROR
;

936  
HAL_TIMEOUT
;

941 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
,
FMPI2C_FLAG_STOPF
);

944 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_BUSY
, 
SET
, 
Timeout
è!ð
HAL_OK
)

947 
hfmpi2c
->
In¡ªû
->
CR2
 |ð
FMPI2C_CR2_NACK
;

948  
HAL_TIMEOUT
;

953 
hfmpi2c
->
In¡ªû
->
CR2
 |ð
FMPI2C_CR2_NACK
;

955 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

958 
	`__HAL_UNLOCK
(
hfmpi2c
);

960  
HAL_OK
;

964  
HAL_BUSY
;

966 
	}
}

977 
HAL_StusTy³Def
 
	$HAL_FMPI2C_Ma¡”_T¿nsm™_IT
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

979 if(
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_READY
)

981 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

983  
HAL_ERROR
;

986 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_BUSY
è=ð
SET
)

988  
HAL_BUSY
;

992 
	`__HAL_LOCK
(
hfmpi2c
);

994 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_MASTER_BUSY_TX
;

995 
hfmpi2c
->
E¼ÜCode
 = 
HAL_FMPI2C_ERROR_NONE
;

997 
hfmpi2c
->
pBuffPŒ
 = 
pD©a
;

998 
hfmpi2c
->
XãrCouÁ
 = 
Size
;

999 if(
Size
 > 255)

1001 
hfmpi2c
->
XãrSize
 = 255;

1005 
hfmpi2c
->
XãrSize
 = 
Size
;

1010 ifÐ(
hfmpi2c
->
XãrSize
 =ð255è&& (hfmpi2c->XãrSiz< hfmpi2c->
XãrCouÁ
) )

1012 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,hfmpi2c->
XãrSize
, 
FMPI2C_RELOAD_MODE
, 
FMPI2C_GENERATE_START_WRITE
);

1016 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,hfmpi2c->
XãrSize
, 
FMPI2C_AUTOEND_MODE
, 
FMPI2C_GENERATE_START_WRITE
);

1020 
	`__HAL_UNLOCK
(
hfmpi2c
);

1030 
	`__HAL_FMPI2C_ENABLE_IT
(
hfmpi2c
,
FMPI2C_IT_ERRI
 | 
FMPI2C_IT_TCI
| 
FMPI2C_IT_STOPI
| 
FMPI2C_IT_NACKI
 | 
FMPI2C_IT_TXI
 );

1032  
HAL_OK
;

1036  
HAL_BUSY
;

1038 
	}
}

1049 
HAL_StusTy³Def
 
	$HAL_FMPI2C_Ma¡”_Reûive_IT
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

1051 if(
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_READY
)

1053 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1055  
HAL_ERROR
;

1058 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_BUSY
è=ð
SET
)

1060  
HAL_BUSY
;

1064 
	`__HAL_LOCK
(
hfmpi2c
);

1066 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_MASTER_BUSY_RX
;

1067 
hfmpi2c
->
E¼ÜCode
 = 
HAL_FMPI2C_ERROR_NONE
;

1069 
hfmpi2c
->
pBuffPŒ
 = 
pD©a
;

1070 
hfmpi2c
->
XãrCouÁ
 = 
Size
;

1071 if(
Size
 > 255)

1073 
hfmpi2c
->
XãrSize
 = 255;

1077 
hfmpi2c
->
XãrSize
 = 
Size
;

1082 ifÐ(
hfmpi2c
->
XãrSize
 =ð255è&& (hfmpi2c->XãrSiz< hfmpi2c->
XãrCouÁ
) )

1084 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,hfmpi2c->
XãrSize
, 
FMPI2C_RELOAD_MODE
, 
FMPI2C_GENERATE_START_READ
);

1088 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,hfmpi2c->
XãrSize
, 
FMPI2C_AUTOEND_MODE
, 
FMPI2C_GENERATE_START_READ
);

1092 
	`__HAL_UNLOCK
(
hfmpi2c
);

1101 
	`__HAL_FMPI2C_ENABLE_IT
(
hfmpi2c
,
FMPI2C_IT_ERRI
 | 
FMPI2C_IT_TCI
 | 
FMPI2C_IT_STOPI
 | 
FMPI2C_IT_NACKI
 | 
FMPI2C_IT_RXI
 );

1103  
HAL_OK
;

1107  
HAL_BUSY
;

1109 
	}
}

1119 
HAL_StusTy³Def
 
	$HAL_FMPI2C_SÏve_T¿nsm™_IT
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1121 if(
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_READY
)

1123 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1125  
HAL_ERROR
;

1129 
	`__HAL_LOCK
(
hfmpi2c
);

1131 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_SLAVE_BUSY_TX
;

1132 
hfmpi2c
->
E¼ÜCode
 = 
HAL_FMPI2C_ERROR_NONE
;

1135 
hfmpi2c
->
In¡ªû
->
CR2
 &ð~
FMPI2C_CR2_NACK
;

1137 
hfmpi2c
->
pBuffPŒ
 = 
pD©a
;

1138 
hfmpi2c
->
XãrSize
 = 
Size
;

1139 
hfmpi2c
->
XãrCouÁ
 = 
Size
;

1142 
	`__HAL_UNLOCK
(
hfmpi2c
);

1151 
	`__HAL_FMPI2C_ENABLE_IT
(
hfmpi2c
,
FMPI2C_IT_ERRI
 | 
FMPI2C_IT_TCI
| 
FMPI2C_IT_STOPI
 | 
FMPI2C_IT_NACKI
 | 
FMPI2C_IT_ADDRI
 | 
FMPI2C_IT_TXI
 );

1153  
HAL_OK
;

1157  
HAL_BUSY
;

1159 
	}
}

1169 
HAL_StusTy³Def
 
	$HAL_FMPI2C_SÏve_Reûive_IT
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1171 if(
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_READY
)

1173 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1175  
HAL_ERROR
;

1179 
	`__HAL_LOCK
(
hfmpi2c
);

1181 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_SLAVE_BUSY_RX
;

1182 
hfmpi2c
->
E¼ÜCode
 = 
HAL_FMPI2C_ERROR_NONE
;

1185 
hfmpi2c
->
In¡ªû
->
CR2
 &ð~
FMPI2C_CR2_NACK
;

1187 
hfmpi2c
->
pBuffPŒ
 = 
pD©a
;

1188 
hfmpi2c
->
XãrSize
 = 
Size
;

1189 
hfmpi2c
->
XãrCouÁ
 = 
Size
;

1192 
	`__HAL_UNLOCK
(
hfmpi2c
);

1201 
	`__HAL_FMPI2C_ENABLE_IT
(
hfmpi2c
,
FMPI2C_IT_ERRI
 | 
FMPI2C_IT_TCI
 | 
FMPI2C_IT_STOPI
 | 
FMPI2C_IT_NACKI
 | 
FMPI2C_IT_ADDRI
 | 
FMPI2C_IT_RXI
);

1203  
HAL_OK
;

1207  
HAL_BUSY
;

1209 
	}
}

1220 
HAL_StusTy³Def
 
	$HAL_FMPI2C_Ma¡”_T¿nsm™_DMA
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

1222 if(
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_READY
)

1224 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1226  
HAL_ERROR
;

1229 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_BUSY
è=ð
SET
)

1231  
HAL_BUSY
;

1235 
	`__HAL_LOCK
(
hfmpi2c
);

1237 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_MASTER_BUSY_TX
;

1238 
hfmpi2c
->
E¼ÜCode
 = 
HAL_FMPI2C_ERROR_NONE
;

1240 
hfmpi2c
->
pBuffPŒ
 = 
pD©a
;

1241 
hfmpi2c
->
XãrCouÁ
 = 
Size
;

1242 if(
Size
 > 255)

1244 
hfmpi2c
->
XãrSize
 = 255;

1248 
hfmpi2c
->
XãrSize
 = 
Size
;

1252 
hfmpi2c
->
hdm©x
->
XãrC¶tC®lback
 = 
FMPI2C_DMAMa¡”T¿nsm™C¶t
;

1255 
hfmpi2c
->
hdm©x
->
XãrE¼ÜC®lback
 = 
FMPI2C_DMAE¼Ü
;

1258 
	`HAL_DMA_S¹_IT
(
hfmpi2c
->
hdm©x
, (
ušt32_t
)
pD©a
, (ušt32_t)&hfmpi2c->
In¡ªû
->
TXDR
, hfmpi2c->
XãrSize
);

1262 ifÐ(
hfmpi2c
->
XãrSize
 =ð255è&& (hfmpi2c->XãrSiz< hfmpi2c->
XãrCouÁ
) )

1264 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,hfmpi2c->
XãrSize
, 
FMPI2C_RELOAD_MODE
, 
FMPI2C_GENERATE_START_WRITE
);

1268 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,hfmpi2c->
XãrSize
, 
FMPI2C_AUTOEND_MODE
, 
FMPI2C_GENERATE_START_WRITE
);

1272 if(
	`FMPI2C_Wa™OnTXISFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_TIMEOUT_TXIS
è!ð
HAL_OK
)

1275 
hfmpi2c
->
In¡ªû
->
CR2
 |ð
FMPI2C_CR2_NACK
;

1277 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

1279  
HAL_ERROR
;

1283  
HAL_TIMEOUT
;

1289 
hfmpi2c
->
In¡ªû
->
CR1
 |ð
FMPI2C_CR1_TXDMAEN
;

1292 
	`__HAL_UNLOCK
(
hfmpi2c
);

1294  
HAL_OK
;

1298  
HAL_BUSY
;

1300 
	}
}

1311 
HAL_StusTy³Def
 
	$HAL_FMPI2C_Ma¡”_Reûive_DMA
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

1313 if(
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_READY
)

1315 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1317  
HAL_ERROR
;

1320 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_BUSY
è=ð
SET
)

1322  
HAL_BUSY
;

1326 
	`__HAL_LOCK
(
hfmpi2c
);

1328 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_MASTER_BUSY_RX
;

1329 
hfmpi2c
->
E¼ÜCode
 = 
HAL_FMPI2C_ERROR_NONE
;

1331 
hfmpi2c
->
pBuffPŒ
 = 
pD©a
;

1332 
hfmpi2c
->
XãrCouÁ
 = 
Size
;

1333 if(
Size
 > 255)

1335 
hfmpi2c
->
XãrSize
 = 255;

1339 
hfmpi2c
->
XãrSize
 = 
Size
;

1343 
hfmpi2c
->
hdm¬x
->
XãrC¶tC®lback
 = 
FMPI2C_DMAMa¡”ReûiveC¶t
;

1346 
hfmpi2c
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
FMPI2C_DMAE¼Ü
;

1349 
	`HAL_DMA_S¹_IT
(
hfmpi2c
->
hdm¬x
, (
ušt32_t
)&hfmpi2c->
In¡ªû
->
RXDR
, (ušt32_t)
pD©a
, hfmpi2c->
XãrSize
);

1353 ifÐ(
hfmpi2c
->
XãrSize
 =ð255è&& (hfmpi2c->XãrSiz< hfmpi2c->
XãrCouÁ
) )

1355 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,hfmpi2c->
XãrSize
, 
FMPI2C_RELOAD_MODE
, 
FMPI2C_GENERATE_START_READ
);

1359 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,hfmpi2c->
XãrSize
, 
FMPI2C_AUTOEND_MODE
, 
FMPI2C_GENERATE_START_READ
);

1363 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_RXNE
, 
RESET
, 
FMPI2C_TIMEOUT_RXNE
è!ð
HAL_OK
)

1365  
HAL_TIMEOUT
;

1370 
hfmpi2c
->
In¡ªû
->
CR1
 |ð
FMPI2C_CR1_RXDMAEN
;

1373 
	`__HAL_UNLOCK
(
hfmpi2c
);

1375  
HAL_OK
;

1379  
HAL_BUSY
;

1381 
	}
}

1391 
HAL_StusTy³Def
 
	$HAL_FMPI2C_SÏve_T¿nsm™_DMA
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1393 if(
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_READY
)

1395 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1397  
HAL_ERROR
;

1400 
	`__HAL_LOCK
(
hfmpi2c
);

1402 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_SLAVE_BUSY_TX
;

1403 
hfmpi2c
->
E¼ÜCode
 = 
HAL_FMPI2C_ERROR_NONE
;

1405 
hfmpi2c
->
pBuffPŒ
 = 
pD©a
;

1406 
hfmpi2c
->
XãrCouÁ
 = 
Size
;

1407 
hfmpi2c
->
XãrSize
 = 
Size
;

1410 
hfmpi2c
->
hdm©x
->
XãrC¶tC®lback
 = 
FMPI2C_DMASÏveT¿nsm™C¶t
;

1413 
hfmpi2c
->
hdm©x
->
XãrE¼ÜC®lback
 = 
FMPI2C_DMAE¼Ü
;

1416 
	`HAL_DMA_S¹_IT
(
hfmpi2c
->
hdm©x
, (
ušt32_t
)
pD©a
, (ušt32_t)&hfmpi2c->
In¡ªû
->
TXDR
, hfmpi2c->
XãrSize
);

1419 
hfmpi2c
->
In¡ªû
->
CR2
 &ð~
FMPI2C_CR2_NACK
;

1422 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_ADDR
, 
RESET
, 
FMPI2C_TIMEOUT_ADDR
è!ð
HAL_OK
)

1425 
hfmpi2c
->
In¡ªû
->
CR2
 |ð
FMPI2C_CR2_NACK
;

1426  
HAL_TIMEOUT
;

1430 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
,
FMPI2C_FLAG_ADDR
);

1433 if(
hfmpi2c
->
In™
.
Add»ssšgMode
 =ð
FMPI2C_ADDRESSINGMODE_10BIT
)

1436 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_ADDR
, 
RESET
, 
FMPI2C_TIMEOUT_ADDR
è!ð
HAL_OK
)

1439 
hfmpi2c
->
In¡ªû
->
CR2
 |ð
FMPI2C_CR2_NACK
;

1440  
HAL_TIMEOUT
;

1444 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
,
FMPI2C_FLAG_ADDR
);

1448 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_DIR
, 
RESET
, 
FMPI2C_TIMEOUT_BUSY
è!ð
HAL_OK
)

1451 
hfmpi2c
->
In¡ªû
->
CR2
 |ð
FMPI2C_CR2_NACK
;

1452  
HAL_TIMEOUT
;

1456 
hfmpi2c
->
In¡ªû
->
CR1
 |ð
FMPI2C_CR1_TXDMAEN
;

1459 
	`__HAL_UNLOCK
(
hfmpi2c
);

1461  
HAL_OK
;

1465  
HAL_BUSY
;

1467 
	}
}

1477 
HAL_StusTy³Def
 
	$HAL_FMPI2C_SÏve_Reûive_DMA
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1479 if(
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_READY
)

1481 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1483  
HAL_ERROR
;

1486 
	`__HAL_LOCK
(
hfmpi2c
);

1488 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_SLAVE_BUSY_RX
;

1489 
hfmpi2c
->
E¼ÜCode
 = 
HAL_FMPI2C_ERROR_NONE
;

1491 
hfmpi2c
->
pBuffPŒ
 = 
pD©a
;

1492 
hfmpi2c
->
XãrSize
 = 
Size
;

1493 
hfmpi2c
->
XãrCouÁ
 = 
Size
;

1496 
hfmpi2c
->
hdm¬x
->
XãrC¶tC®lback
 = 
FMPI2C_DMASÏveReûiveC¶t
;

1499 
hfmpi2c
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
FMPI2C_DMAE¼Ü
;

1502 
	`HAL_DMA_S¹_IT
(
hfmpi2c
->
hdm¬x
, (
ušt32_t
)&hfmpi2c->
In¡ªû
->
RXDR
, (ušt32_t)
pD©a
, 
Size
);

1505 
hfmpi2c
->
In¡ªû
->
CR2
 &ð~
FMPI2C_CR2_NACK
;

1508 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_ADDR
, 
RESET
, 
FMPI2C_TIMEOUT_ADDR
è!ð
HAL_OK
)

1511 
hfmpi2c
->
In¡ªû
->
CR2
 |ð
FMPI2C_CR2_NACK
;

1512  
HAL_TIMEOUT
;

1516 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
,
FMPI2C_FLAG_ADDR
);

1519 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_DIR
, 
SET
, 
FMPI2C_TIMEOUT_DIR
è!ð
HAL_OK
)

1522 
hfmpi2c
->
In¡ªû
->
CR2
 |ð
FMPI2C_CR2_NACK
;

1523  
HAL_TIMEOUT
;

1527 
hfmpi2c
->
In¡ªû
->
CR1
 |ð
FMPI2C_CR1_RXDMAEN
;

1530 
	`__HAL_UNLOCK
(
hfmpi2c
);

1532  
HAL_OK
;

1536  
HAL_BUSY
;

1538 
	}
}

1551 
HAL_StusTy³Def
 
	$HAL_FMPI2C_Mem_Wr™e
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

1553 
ušt32_t
 
Siz‘mp
 = 0;

1556 
	`as£¹_·¿m
(
	`IS_FMPI2C_MEMADD_SIZE
(
MemAddSize
));

1558 if(
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_READY
)

1560 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1562  
HAL_ERROR
;

1565 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_BUSY
è=ð
SET
)

1567  
HAL_BUSY
;

1571 
	`__HAL_LOCK
(
hfmpi2c
);

1573 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_MEM_BUSY_TX
;

1574 
hfmpi2c
->
E¼ÜCode
 = 
HAL_FMPI2C_ERROR_NONE
;

1577 if(
	`FMPI2C_Reque¡MemÜyWr™e
(
hfmpi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
Timeout
è!ð
HAL_OK
)

1579 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

1582 
	`__HAL_UNLOCK
(
hfmpi2c
);

1583  
HAL_ERROR
;

1588 
	`__HAL_UNLOCK
(
hfmpi2c
);

1589  
HAL_TIMEOUT
;

1595 if(
Size
 > 255)

1597 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,255, 
FMPI2C_RELOAD_MODE
, 
FMPI2C_NO_STARTSTOP
);

1598 
Siz‘mp
 = 255;

1602 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,
Size
, 
FMPI2C_AUTOEND_MODE
, 
FMPI2C_NO_STARTSTOP
);

1603 
Siz‘mp
 = 
Size
;

1609 if(
	`FMPI2C_Wa™OnTXISFÏgUÁžTimeout
(
hfmpi2c
, 
Timeout
è!ð
HAL_OK
)

1611 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

1613  
HAL_ERROR
;

1617  
HAL_TIMEOUT
;

1622 
hfmpi2c
->
In¡ªû
->
TXDR
 = (*
pD©a
++);

1623 
Siz‘mp
--;

1624 
Size
--;

1626 if((
Siz‘mp
 =ð0)&&(
Size
!=0))

1629 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_TCR
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

1631  
HAL_TIMEOUT
;

1635 if(
Size
 > 255)

1637 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,255, 
FMPI2C_RELOAD_MODE
, 
FMPI2C_NO_STARTSTOP
);

1638 
Siz‘mp
 = 255;

1642 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,
Size
, 
FMPI2C_AUTOEND_MODE
, 
FMPI2C_NO_STARTSTOP
);

1643 
Siz‘mp
 = 
Size
;

1647 }
Size
 > 0);

1651 if(
	`FMPI2C_Wa™OnSTOPFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_TIMEOUT_STOPF
è!ð
HAL_OK
)

1653 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

1655  
HAL_ERROR
;

1659  
HAL_TIMEOUT
;

1664 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
);

1667 
	`__HAL_FMPI2C_RESET_CR2
(
hfmpi2c
);

1669 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

1672 
	`__HAL_UNLOCK
(
hfmpi2c
);

1674  
HAL_OK
;

1678  
HAL_BUSY
;

1680 
	}
}

1694 
HAL_StusTy³Def
 
	$HAL_FMPI2C_Mem_R—d
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

1696 
ušt32_t
 
Siz‘mp
 = 0;

1699 
	`as£¹_·¿m
(
	`IS_FMPI2C_MEMADD_SIZE
(
MemAddSize
));

1701 if(
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_READY
)

1703 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1705  
HAL_ERROR
;

1708 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_BUSY
è=ð
SET
)

1710  
HAL_BUSY
;

1714 
	`__HAL_LOCK
(
hfmpi2c
);

1716 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_MEM_BUSY_RX
;

1717 
hfmpi2c
->
E¼ÜCode
 = 
HAL_FMPI2C_ERROR_NONE
;

1720 if(
	`FMPI2C_Reque¡MemÜyR—d
(
hfmpi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
Timeout
è!ð
HAL_OK
)

1722 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

1725 
	`__HAL_UNLOCK
(
hfmpi2c
);

1726  
HAL_ERROR
;

1731 
	`__HAL_UNLOCK
(
hfmpi2c
);

1732  
HAL_TIMEOUT
;

1739 if(
Size
 > 255)

1741 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,255, 
FMPI2C_RELOAD_MODE
, 
FMPI2C_GENERATE_START_READ
);

1742 
Siz‘mp
 = 255;

1746 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,
Size
, 
FMPI2C_AUTOEND_MODE
, 
FMPI2C_GENERATE_START_READ
);

1747 
Siz‘mp
 = 
Size
;

1753 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

1755  
HAL_TIMEOUT
;

1759 (*
pD©a
++èð
hfmpi2c
->
In¡ªû
->
RXDR
;

1762 
Siz‘mp
--;

1763 
Size
--;

1765 if((
Siz‘mp
 =ð0)&&(
Size
!=0))

1768 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_TCR
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

1770  
HAL_TIMEOUT
;

1773 if(
Size
 > 255)

1775 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,255, 
FMPI2C_RELOAD_MODE
, 
FMPI2C_NO_STARTSTOP
);

1776 
Siz‘mp
 = 255;

1780 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,
Size
, 
FMPI2C_AUTOEND_MODE
, 
FMPI2C_NO_STARTSTOP
);

1781 
Siz‘mp
 = 
Size
;

1785 }
Size
 > 0);

1789 if(
	`FMPI2C_Wa™OnSTOPFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_TIMEOUT_STOPF
è!ð
HAL_OK
)

1791 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

1793  
HAL_ERROR
;

1797  
HAL_TIMEOUT
;

1802 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
);

1805 
	`__HAL_FMPI2C_RESET_CR2
(
hfmpi2c
);

1807 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

1810 
	`__HAL_UNLOCK
(
hfmpi2c
);

1812  
HAL_OK
;

1816  
HAL_BUSY
;

1818 
	}
}

1830 
HAL_StusTy³Def
 
	$HAL_FMPI2C_Mem_Wr™e_IT
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

1833 
	`as£¹_·¿m
(
	`IS_FMPI2C_MEMADD_SIZE
(
MemAddSize
));

1835 if(
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_READY
)

1837 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1839  
HAL_ERROR
;

1842 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_BUSY
è=ð
SET
)

1844  
HAL_BUSY
;

1848 
	`__HAL_LOCK
(
hfmpi2c
);

1850 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_MEM_BUSY_TX
;

1851 
hfmpi2c
->
E¼ÜCode
 = 
HAL_FMPI2C_ERROR_NONE
;

1853 
hfmpi2c
->
pBuffPŒ
 = 
pD©a
;

1854 
hfmpi2c
->
XãrCouÁ
 = 
Size
;

1855 if(
Size
 > 255)

1857 
hfmpi2c
->
XãrSize
 = 255;

1861 
hfmpi2c
->
XãrSize
 = 
Size
;

1865 if(
	`FMPI2C_Reque¡MemÜyWr™e
(
hfmpi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
FMPI2C_TIMEOUT_FLAG
è!ð
HAL_OK
)

1867 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

1870 
	`__HAL_UNLOCK
(
hfmpi2c
);

1871  
HAL_ERROR
;

1876 
	`__HAL_UNLOCK
(
hfmpi2c
);

1877  
HAL_TIMEOUT
;

1883 ifÐ(
hfmpi2c
->
XãrSize
 =ð255è&& (hfmpi2c->XãrSiz< hfmpi2c->
XãrCouÁ
) )

1885 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,hfmpi2c->
XãrSize
, 
FMPI2C_RELOAD_MODE
, 
FMPI2C_NO_STARTSTOP
);

1889 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,hfmpi2c->
XãrSize
, 
FMPI2C_AUTOEND_MODE
, 
FMPI2C_NO_STARTSTOP
);

1893 
	`__HAL_UNLOCK
(
hfmpi2c
);

1902 
	`__HAL_FMPI2C_ENABLE_IT
(
hfmpi2c
,
FMPI2C_IT_ERRI
 | 
FMPI2C_IT_TCI
| 
FMPI2C_IT_STOPI
| 
FMPI2C_IT_NACKI
 | 
FMPI2C_IT_TXI
 );

1904  
HAL_OK
;

1908  
HAL_BUSY
;

1910 
	}
}

1923 
HAL_StusTy³Def
 
	$HAL_FMPI2C_Mem_R—d_IT
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

1926 
	`as£¹_·¿m
(
	`IS_FMPI2C_MEMADD_SIZE
(
MemAddSize
));

1928 if(
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_READY
)

1930 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1932  
HAL_ERROR
;

1935 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_BUSY
è=ð
SET
)

1937  
HAL_BUSY
;

1941 
	`__HAL_LOCK
(
hfmpi2c
);

1943 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_MEM_BUSY_RX
;

1945 
hfmpi2c
->
pBuffPŒ
 = 
pD©a
;

1946 
hfmpi2c
->
XãrCouÁ
 = 
Size
;

1947 if(
Size
 > 255)

1949 
hfmpi2c
->
XãrSize
 = 255;

1953 
hfmpi2c
->
XãrSize
 = 
Size
;

1957 if(
	`FMPI2C_Reque¡MemÜyR—d
(
hfmpi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
FMPI2C_TIMEOUT_FLAG
è!ð
HAL_OK
)

1959 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

1962 
	`__HAL_UNLOCK
(
hfmpi2c
);

1963  
HAL_ERROR
;

1968 
	`__HAL_UNLOCK
(
hfmpi2c
);

1969  
HAL_TIMEOUT
;

1975 ifÐ(
hfmpi2c
->
XãrSize
 =ð255è&& (hfmpi2c->XãrSiz< hfmpi2c->
XãrCouÁ
) )

1977 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,hfmpi2c->
XãrSize
, 
FMPI2C_RELOAD_MODE
, 
FMPI2C_GENERATE_START_READ
);

1981 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,hfmpi2c->
XãrSize
, 
FMPI2C_AUTOEND_MODE
, 
FMPI2C_GENERATE_START_READ
);

1985 
	`__HAL_UNLOCK
(
hfmpi2c
);

1994 
	`__HAL_FMPI2C_ENABLE_IT
(
hfmpi2c
, 
FMPI2C_IT_ERRI
 | 
FMPI2C_IT_TCI
| 
FMPI2C_IT_STOPI
| 
FMPI2C_IT_NACKI
 | 
FMPI2C_IT_RXI
 );

1996  
HAL_OK
;

2000  
HAL_BUSY
;

2002 
	}
}

2014 
HAL_StusTy³Def
 
	$HAL_FMPI2C_Mem_Wr™e_DMA
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

2017 
	`as£¹_·¿m
(
	`IS_FMPI2C_MEMADD_SIZE
(
MemAddSize
));

2019 if(
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_READY
)

2021 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

2023  
HAL_ERROR
;

2026 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_BUSY
è=ð
SET
)

2028  
HAL_BUSY
;

2032 
	`__HAL_LOCK
(
hfmpi2c
);

2034 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_MEM_BUSY_TX
;

2035 
hfmpi2c
->
E¼ÜCode
 = 
HAL_FMPI2C_ERROR_NONE
;

2037 
hfmpi2c
->
pBuffPŒ
 = 
pD©a
;

2038 
hfmpi2c
->
XãrCouÁ
 = 
Size
;

2039 if(
Size
 > 255)

2041 
hfmpi2c
->
XãrSize
 = 255;

2045 
hfmpi2c
->
XãrSize
 = 
Size
;

2049 
hfmpi2c
->
hdm©x
->
XãrC¶tC®lback
 = 
FMPI2C_DMAMemT¿nsm™C¶t
;

2052 
hfmpi2c
->
hdm©x
->
XãrE¼ÜC®lback
 = 
FMPI2C_DMAE¼Ü
;

2055 
	`HAL_DMA_S¹_IT
(
hfmpi2c
->
hdm©x
, (
ušt32_t
)
pD©a
, (ušt32_t)&hfmpi2c->
In¡ªû
->
TXDR
, hfmpi2c->
XãrSize
);

2058 if(
	`FMPI2C_Reque¡MemÜyWr™e
(
hfmpi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
FMPI2C_TIMEOUT_FLAG
è!ð
HAL_OK
)

2060 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

2063 
	`__HAL_UNLOCK
(
hfmpi2c
);

2064  
HAL_ERROR
;

2069 
	`__HAL_UNLOCK
(
hfmpi2c
);

2070  
HAL_TIMEOUT
;

2076 ifÐ(
hfmpi2c
->
XãrSize
 =ð255è&& (hfmpi2c->XãrSiz< hfmpi2c->
XãrCouÁ
) )

2078 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,hfmpi2c->
XãrSize
, 
FMPI2C_RELOAD_MODE
, 
FMPI2C_NO_STARTSTOP
);

2082 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,hfmpi2c->
XãrSize
, 
FMPI2C_AUTOEND_MODE
, 
FMPI2C_NO_STARTSTOP
);

2086 if(
	`FMPI2C_Wa™OnTXISFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_TIMEOUT_TXIS
è!ð
HAL_OK
)

2088 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

2090  
HAL_ERROR
;

2094  
HAL_TIMEOUT
;

2099 
hfmpi2c
->
In¡ªû
->
CR1
 |ð
FMPI2C_CR1_TXDMAEN
;

2102 
	`__HAL_UNLOCK
(
hfmpi2c
);

2104  
HAL_OK
;

2108  
HAL_BUSY
;

2110 
	}
}

2123 
HAL_StusTy³Def
 
	$HAL_FMPI2C_Mem_R—d_DMA
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

2126 
	`as£¹_·¿m
(
	`IS_FMPI2C_MEMADD_SIZE
(
MemAddSize
));

2128 if(
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_READY
)

2130 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

2132  
HAL_ERROR
;

2135 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_BUSY
è=ð
SET
)

2137  
HAL_BUSY
;

2141 
	`__HAL_LOCK
(
hfmpi2c
);

2143 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_MEM_BUSY_RX
;

2145 
hfmpi2c
->
pBuffPŒ
 = 
pD©a
;

2146 
hfmpi2c
->
XãrCouÁ
 = 
Size
;

2147 if(
Size
 > 255)

2149 
hfmpi2c
->
XãrSize
 = 255;

2153 
hfmpi2c
->
XãrSize
 = 
Size
;

2157 
hfmpi2c
->
hdm¬x
->
XãrC¶tC®lback
 = 
FMPI2C_DMAMemReûiveC¶t
;

2160 
hfmpi2c
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
FMPI2C_DMAE¼Ü
;

2163 
	`HAL_DMA_S¹_IT
(
hfmpi2c
->
hdm¬x
, (
ušt32_t
)&hfmpi2c->
In¡ªû
->
RXDR
, (ušt32_t)
pD©a
, hfmpi2c->
XãrSize
);

2166 if(
	`FMPI2C_Reque¡MemÜyR—d
(
hfmpi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
FMPI2C_TIMEOUT_FLAG
è!ð
HAL_OK
)

2168 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

2171 
	`__HAL_UNLOCK
(
hfmpi2c
);

2172  
HAL_ERROR
;

2177 
	`__HAL_UNLOCK
(
hfmpi2c
);

2178  
HAL_TIMEOUT
;

2183 ifÐ(
hfmpi2c
->
XãrSize
 =ð255è&& (hfmpi2c->XãrSiz< hfmpi2c->
XãrCouÁ
) )

2185 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,hfmpi2c->
XãrSize
, 
FMPI2C_RELOAD_MODE
, 
FMPI2C_GENERATE_START_READ
);

2189 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,hfmpi2c->
XãrSize
, 
FMPI2C_AUTOEND_MODE
, 
FMPI2C_GENERATE_START_READ
);

2193 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_RXNE
, 
RESET
, 
FMPI2C_TIMEOUT_RXNE
è!ð
HAL_OK
)

2195  
HAL_TIMEOUT
;

2199 
hfmpi2c
->
In¡ªû
->
CR1
 |ð
FMPI2C_CR1_RXDMAEN
;

2202 
	`__HAL_UNLOCK
(
hfmpi2c
);

2204  
HAL_OK
;

2208  
HAL_BUSY
;

2210 
	}
}

2222 
HAL_StusTy³Def
 
	$HAL_FMPI2C_IsDeviûR—dy
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
TrŸls
, ušt32_ˆ
Timeout
)

2224 
ušt32_t
 
tick¡¬t
 = 0;

2226 
__IO
 
ušt32_t
 
FMPI2C_TrŸls
 = 0;

2228 if(
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_READY
)

2230 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_BUSY
è=ð
SET
)

2232  
HAL_BUSY
;

2236 
	`__HAL_LOCK
(
hfmpi2c
);

2238 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_BUSY
;

2239 
hfmpi2c
->
E¼ÜCode
 = 
HAL_FMPI2C_ERROR_NONE
;

2244 
hfmpi2c
->
In¡ªû
->
CR2
 = 
	`__HAL_FMPI2C_GENERATE_START
(hfmpi2c->
In™
.
Add»ssšgMode
,
DevAdd»ss
);

2248 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2249 (
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
è=ð
RESET
è&& (__HAL_FMPI2C_GET_FLAG(hfmpi2c, 
FMPI2C_FLAG_AF
è=ðRESETè&& (hfmpi2c->
S‹
 !ð
HAL_FMPI2C_STATE_TIMEOUT
))

2251 if(
Timeout
 !ð
HAL_MAX_DELAY
)

2253 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

2256 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

2258 
	`__HAL_UNLOCK
(
hfmpi2c
);

2259  
HAL_TIMEOUT
;

2265 ià(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_AF
è=ð
RESET
)

2268 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

2270  
HAL_TIMEOUT
;

2274 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
);

2277 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

2280 
	`__HAL_UNLOCK
(
hfmpi2c
);

2282  
HAL_OK
;

2287 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

2289  
HAL_TIMEOUT
;

2293 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_AF
);

2296 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
);

2300 ià(
FMPI2C_TrŸls
++ =ð
TrŸls
)

2303 
hfmpi2c
->
In¡ªû
->
CR2
 |ð
FMPI2C_CR2_STOP
;

2306 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

2308  
HAL_TIMEOUT
;

2312 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
);

2314 }
FMPI2C_TrŸls
 < 
TrŸls
);

2316 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

2319 
	`__HAL_UNLOCK
(
hfmpi2c
);

2321  
HAL_TIMEOUT
;

2325  
HAL_BUSY
;

2327 
	}
}

2335 
	$HAL_FMPI2C_EV_IRQHªdËr
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
)

2338 ià(((
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_TXIS
è=ð
SET
è|| (__HAL_FMPI2C_GET_FLAG(hfmpi2c, 
FMPI2C_FLAG_TCR
è=ðSETè|| (__HAL_FMPI2C_GET_FLAG(hfmpi2c, 
FMPI2C_FLAG_TC
è=ðSETè|| (__HAL_FMPI2C_GET_FLAG(hfmpi2c, 
FMPI2C_FLAG_STOPF
è=ðSETè|| (__HAL_FMPI2C_GET_FLAG(hfmpi2c, 
FMPI2C_FLAG_AF
è=ðSETè|| (__HAL_FMPI2C_GET_FLAG(hfmpi2c, 
FMPI2C_FLAG_ADDR
è=ðSET)è&& (
	`__HAL_FMPI2C_GET_IT_SOURCE
(hfmpi2c, (
FMPI2C_IT_TCI
 | 
FMPI2C_IT_STOPI
 | 
FMPI2C_IT_NACKI
 | 
FMPI2C_IT_TXI
 | 
FMPI2C_IT_ADDRI
)) == SET))

2341 ià(
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_SLAVE_BUSY_TX
)

2343 
	`FMPI2C_SÏveT¿nsm™_ISR
(
hfmpi2c
);

2347 ià(((
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_TXIS
è=ð
SET
è|| (__HAL_FMPI2C_GET_FLAG(hfmpi2c, 
FMPI2C_FLAG_TCR
è=ðSETè|| (__HAL_FMPI2C_GET_FLAG(hfmpi2c, 
FMPI2C_FLAG_TC
è=ðSETè|| (__HAL_FMPI2C_GET_FLAG(hfmpi2c, 
FMPI2C_FLAG_STOPF
è=ðSETè|| (__HAL_FMPI2C_GET_FLAG(hfmpi2c, 
FMPI2C_FLAG_AF
è=ðSET)è&& (
	`__HAL_FMPI2C_GET_IT_SOURCE
(hfmpi2c, (
FMPI2C_IT_TCI
 | 
FMPI2C_IT_STOPI
 | 
FMPI2C_IT_NACKI
 | 
FMPI2C_IT_TXI
)) == SET))

2350 ià((
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_MASTER_BUSY_TX
è|| (hfmpi2c->S‹ =ð
HAL_FMPI2C_STATE_MEM_BUSY_TX
))

2352 
	`FMPI2C_Ma¡”T¿nsm™_ISR
(
hfmpi2c
);

2357 ià(((
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_RXNE
è=ð
SET
è|| (__HAL_FMPI2C_GET_FLAG(hfmpi2c, 
FMPI2C_FLAG_TCR
è=ðSETè|| (__HAL_FMPI2C_GET_FLAG(hfmpi2c, 
FMPI2C_FLAG_TC
è=ðSETè|| (__HAL_FMPI2C_GET_FLAG(hfmpi2c, 
FMPI2C_FLAG_STOPF
è=ðSETè|| (__HAL_FMPI2C_GET_FLAG(hfmpi2c, 
FMPI2C_FLAG_AF
è=ðSETè|| (__HAL_FMPI2C_GET_FLAG(hfmpi2c, 
FMPI2C_FLAG_ADDR
è=ðSET)è&& (
	`__HAL_FMPI2C_GET_IT_SOURCE
(hfmpi2c, (
FMPI2C_IT_TCI
| 
FMPI2C_IT_STOPI
| 
FMPI2C_IT_NACKI
 | 
FMPI2C_IT_RXI
 | 
FMPI2C_IT_ADDRI
)) == SET))

2360 ià(
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_SLAVE_BUSY_RX
)

2362 
	`FMPI2C_SÏveReûive_ISR
(
hfmpi2c
);

2365 ià(((
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_RXNE
è=ð
SET
è|| (__HAL_FMPI2C_GET_FLAG(hfmpi2c, 
FMPI2C_FLAG_TCR
è=ðSETè|| (__HAL_FMPI2C_GET_FLAG(hfmpi2c, 
FMPI2C_FLAG_TC
è=ðSETè|| (__HAL_FMPI2C_GET_FLAG(hfmpi2c, 
FMPI2C_FLAG_STOPF
è=ðSETè|| (__HAL_FMPI2C_GET_FLAG(hfmpi2c, 
FMPI2C_FLAG_AF
è=ðSET)è&& (
	`__HAL_FMPI2C_GET_IT_SOURCE
(hfmpi2c, (
FMPI2C_IT_TCI
| 
FMPI2C_IT_STOPI
| 
FMPI2C_IT_NACKI
 | 
FMPI2C_IT_RXI
)) == SET))

2368 ià((
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_MASTER_BUSY_RX
è|| (hfmpi2c->S‹ =ð
HAL_FMPI2C_STATE_MEM_BUSY_RX
))

2370 
	`FMPI2C_Ma¡”Reûive_ISR
(
hfmpi2c
);

2373 
	}
}

2381 
	$HAL_FMPI2C_ER_IRQHªdËr
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
)

2384 if((
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_BERR
è=ð
SET
è&& (
	`__HAL_FMPI2C_GET_IT_SOURCE
(hfmpi2c, 
FMPI2C_IT_ERRI
) == SET))

2386 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_BERR
;

2389 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_BERR
);

2393 if((
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_OVR
è=ð
SET
è&& (
	`__HAL_FMPI2C_GET_IT_SOURCE
(hfmpi2c, 
FMPI2C_IT_ERRI
) == SET))

2395 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_OVR
;

2398 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_OVR
);

2402 if((
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_ARLO
è=ð
SET
è&& (
	`__HAL_FMPI2C_GET_IT_SOURCE
(hfmpi2c, 
FMPI2C_IT_ERRI
) == SET))

2404 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_ARLO
;

2407 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_ARLO
);

2411 if(
hfmpi2c
->
E¼ÜCode
 !ð
HAL_FMPI2C_ERROR_NONE
)

2413 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

2415 
	`HAL_FMPI2C_E¼ÜC®lback
(
hfmpi2c
);

2417 
	}
}

2425 
__w—k
 
	$HAL_FMPI2C_Ma¡”TxC¶tC®lback
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
)

2430 
	}
}

2438 
__w—k
 
	$HAL_FMPI2C_Ma¡”RxC¶tC®lback
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
)

2443 
	}
}

2450 
__w—k
 
	$HAL_FMPI2C_SÏveTxC¶tC®lback
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
)

2455 
	}
}

2463 
__w—k
 
	$HAL_FMPI2C_SÏveRxC¶tC®lback
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
)

2468 
	}
}

2476 
__w—k
 
	$HAL_FMPI2C_MemTxC¶tC®lback
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
)

2481 
	}
}

2489 
__w—k
 
	$HAL_FMPI2C_MemRxC¶tC®lback
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
)

2494 
	}
}

2502 
__w—k
 
	$HAL_FMPI2C_E¼ÜC®lback
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
)

2507 
	}
}

2533 
HAL_FMPI2C_S‹Ty³Def
 
	$HAL_FMPI2C_G‘S‹
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
)

2535  
hfmpi2c
->
S‹
;

2536 
	}
}

2544 
ušt32_t
 
	$HAL_FMPI2C_G‘E¼Ü
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
)

2546  
hfmpi2c
->
E¼ÜCode
;

2547 
	}
}

2559 
HAL_StusTy³Def
 
	$FMPI2C_Ma¡”T¿nsm™_ISR
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
)

2561 
ušt16_t
 
DevAdd»ss
;

2564 
	`__HAL_LOCK
(
hfmpi2c
);

2566 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_TXIS
è=ð
SET
)

2569 
hfmpi2c
->
In¡ªû
->
TXDR
 = (*hfmpi2c->
pBuffPŒ
++);

2570 
hfmpi2c
->
XãrSize
--;

2571 
hfmpi2c
->
XãrCouÁ
--;

2573 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_TCR
è=ð
SET
)

2575 if((
hfmpi2c
->
XãrSize
 =ð0)&&(hfmpi2c->
XãrCouÁ
!=0))

2577 
DevAdd»ss
 = (
hfmpi2c
->
In¡ªû
->
CR2
 & 
FMPI2C_CR2_SADD
);

2579 if(
hfmpi2c
->
XãrCouÁ
 > 255)

2581 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,255, 
FMPI2C_RELOAD_MODE
, 
FMPI2C_NO_STARTSTOP
);

2582 
hfmpi2c
->
XãrSize
 = 255;

2586 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,hfmpi2c->
XãrCouÁ
, 
FMPI2C_AUTOEND_MODE
, 
FMPI2C_NO_STARTSTOP
);

2587 
hfmpi2c
->
XãrSize
 = hfmpi2c->
XãrCouÁ
;

2593 
	`__HAL_UNLOCK
(
hfmpi2c
);

2596 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_SIZE
;

2597 
	`HAL_FMPI2C_E¼ÜC®lback
(
hfmpi2c
);

2600 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_TC
è=ð
SET
)

2602 if(
hfmpi2c
->
XãrCouÁ
 == 0)

2605 
hfmpi2c
->
In¡ªû
->
CR2
 |ð
FMPI2C_CR2_STOP
;

2610 
	`__HAL_UNLOCK
(
hfmpi2c
);

2613 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_SIZE
;

2614 
	`HAL_FMPI2C_E¼ÜC®lback
(
hfmpi2c
);

2617 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
è=ð
SET
)

2620 
	`__HAL_FMPI2C_DISABLE_IT
(
hfmpi2c
,
FMPI2C_IT_ERRI
 | 
FMPI2C_IT_TCI
| 
FMPI2C_IT_STOPI
| 
FMPI2C_IT_NACKI
 | 
FMPI2C_IT_TXI
 );

2623 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
);

2626 
	`__HAL_FMPI2C_RESET_CR2
(
hfmpi2c
);

2628 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

2631 
	`__HAL_UNLOCK
(
hfmpi2c
);

2633 if(
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_MEM_BUSY_TX
)

2635 
	`HAL_FMPI2C_MemTxC¶tC®lback
(
hfmpi2c
);

2639 
	`HAL_FMPI2C_Ma¡”TxC¶tC®lback
(
hfmpi2c
);

2642 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_AF
è=ð
SET
)

2645 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_AF
);

2648 
	`__HAL_UNLOCK
(
hfmpi2c
);

2650 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_AF
;

2651 
	`HAL_FMPI2C_E¼ÜC®lback
(
hfmpi2c
);

2655 
	`__HAL_UNLOCK
(
hfmpi2c
);

2657  
HAL_OK
;

2658 
	}
}

2666 
HAL_StusTy³Def
 
	$FMPI2C_Ma¡”Reûive_ISR
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
)

2668 
ušt16_t
 
DevAdd»ss
;

2671 
	`__HAL_LOCK
(
hfmpi2c
);

2673 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_RXNE
è=ð
SET
)

2676 (*
hfmpi2c
->
pBuffPŒ
++èðhfmpi2c->
In¡ªû
->
RXDR
;

2677 
hfmpi2c
->
XãrSize
--;

2678 
hfmpi2c
->
XãrCouÁ
--;

2680 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_TCR
è=ð
SET
)

2682 if((
hfmpi2c
->
XãrSize
 =ð0)&&(hfmpi2c->
XãrCouÁ
!=0))

2684 
DevAdd»ss
 = (
hfmpi2c
->
In¡ªû
->
CR2
 & 
FMPI2C_CR2_SADD
);

2686 if(
hfmpi2c
->
XãrCouÁ
 > 255)

2688 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,255, 
FMPI2C_RELOAD_MODE
, 
FMPI2C_NO_STARTSTOP
);

2689 
hfmpi2c
->
XãrSize
 = 255;

2693 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,hfmpi2c->
XãrCouÁ
, 
FMPI2C_AUTOEND_MODE
, 
FMPI2C_NO_STARTSTOP
);

2694 
hfmpi2c
->
XãrSize
 = hfmpi2c->
XãrCouÁ
;

2700 
	`__HAL_UNLOCK
(
hfmpi2c
);

2703 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_SIZE
;

2704 
	`HAL_FMPI2C_E¼ÜC®lback
(
hfmpi2c
);

2707 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_TC
è=ð
SET
)

2709 if(
hfmpi2c
->
XãrCouÁ
 == 0)

2712 
hfmpi2c
->
In¡ªû
->
CR2
 |ð
FMPI2C_CR2_STOP
;

2717 
	`__HAL_UNLOCK
(
hfmpi2c
);

2720 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_SIZE
;

2721 
	`HAL_FMPI2C_E¼ÜC®lback
(
hfmpi2c
);

2724 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
è=ð
SET
)

2727 
	`__HAL_FMPI2C_DISABLE_IT
(
hfmpi2c
,
FMPI2C_IT_ERRI
 | 
FMPI2C_IT_TCI
| 
FMPI2C_IT_STOPI
| 
FMPI2C_IT_NACKI
 | 
FMPI2C_IT_RXI
 );

2730 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
);

2733 
	`__HAL_FMPI2C_RESET_CR2
(
hfmpi2c
);

2735 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

2738 
	`__HAL_UNLOCK
(
hfmpi2c
);

2740 if(
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_MEM_BUSY_RX
)

2742 
	`HAL_FMPI2C_MemRxC¶tC®lback
(
hfmpi2c
);

2746 
	`HAL_FMPI2C_Ma¡”RxC¶tC®lback
(
hfmpi2c
);

2749 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_AF
è=ð
SET
)

2752 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_AF
);

2755 
	`__HAL_UNLOCK
(
hfmpi2c
);

2757 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_AF
;

2758 
	`HAL_FMPI2C_E¼ÜC®lback
(
hfmpi2c
);

2762 
	`__HAL_UNLOCK
(
hfmpi2c
);

2764  
HAL_OK
;

2766 
	}
}

2774 
HAL_StusTy³Def
 
	$FMPI2C_SÏveT¿nsm™_ISR
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
)

2777 
	`__HAL_LOCK
(
hfmpi2c
);

2779 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_AF
è!ð
RESET
)

2785 if(
hfmpi2c
->
XãrCouÁ
 == 0)

2788 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_AF
);

2791 
	`__HAL_UNLOCK
(
hfmpi2c
);

2797 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_AF
);

2800 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_AF
;

2803 
	`__HAL_UNLOCK
(
hfmpi2c
);

2806 
	`HAL_FMPI2C_E¼ÜC®lback
(
hfmpi2c
);

2809 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_ADDR
è=ð
SET
)

2812 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_ADDR
);

2818 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
è=ð
SET
)

2821 
	`__HAL_FMPI2C_DISABLE_IT
(
hfmpi2c
,
FMPI2C_IT_ERRI
 | 
FMPI2C_IT_TCI
| 
FMPI2C_IT_STOPI
| 
FMPI2C_IT_NACKI
 | 
FMPI2C_IT_ADDRI
 | 
FMPI2C_IT_RXI
 | 
FMPI2C_IT_TXI
 );

2824 
hfmpi2c
->
In¡ªû
->
CR2
 |ð
FMPI2C_CR2_NACK
;

2827 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
);

2829 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

2832 
	`__HAL_UNLOCK
(
hfmpi2c
);

2834 
	`HAL_FMPI2C_SÏveTxC¶tC®lback
(
hfmpi2c
);

2836 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_TXIS
è=ð
SET
)

2840 if(
hfmpi2c
->
XãrCouÁ
 > 0)

2843 
hfmpi2c
->
In¡ªû
->
TXDR
 = (*hfmpi2c->
pBuffPŒ
++);

2844 
hfmpi2c
->
XãrCouÁ
--;

2849 
	`__HAL_UNLOCK
(
hfmpi2c
);

2851  
HAL_OK
;

2852 
	}
}

2860 
HAL_StusTy³Def
 
	$FMPI2C_SÏveReûive_ISR
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
)

2863 
	`__HAL_LOCK
(
hfmpi2c
);

2865 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_AF
è!ð
RESET
)

2868 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_AF
);

2871 
	`__HAL_UNLOCK
(
hfmpi2c
);

2873 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_AF
;

2874 
	`HAL_FMPI2C_E¼ÜC®lback
(
hfmpi2c
);

2876 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_ADDR
è=ð
SET
)

2879 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_ADDR
);

2881 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_RXNE
è=ð
SET
)

2884 (*
hfmpi2c
->
pBuffPŒ
++èðhfmpi2c->
In¡ªû
->
RXDR
;

2885 
hfmpi2c
->
XãrSize
--;

2886 
hfmpi2c
->
XãrCouÁ
--;

2888 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
è=ð
SET
)

2891 
	`__HAL_FMPI2C_DISABLE_IT
(
hfmpi2c
,
FMPI2C_IT_ERRI
 | 
FMPI2C_IT_TCI
| 
FMPI2C_IT_STOPI
| 
FMPI2C_IT_NACKI
 | 
FMPI2C_IT_ADDRI
 | 
FMPI2C_IT_RXI
 | FMPI2C_IT_RXI );

2894 
hfmpi2c
->
In¡ªû
->
CR2
 |ð
FMPI2C_CR2_NACK
;

2897 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
);

2899 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

2902 
	`__HAL_UNLOCK
(
hfmpi2c
);

2904 
	`HAL_FMPI2C_SÏveRxC¶tC®lback
(
hfmpi2c
);

2908 
	`__HAL_UNLOCK
(
hfmpi2c
);

2910  
HAL_OK
;

2911 
	}
}

2923 
HAL_StusTy³Def
 
	$FMPI2C_Reque¡MemÜyWr™e
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt32_t
 
Timeout
)

2925 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,
MemAddSize
, 
FMPI2C_RELOAD_MODE
, 
FMPI2C_GENERATE_START_WRITE
);

2928 if(
	`FMPI2C_Wa™OnTXISFÏgUÁžTimeout
(
hfmpi2c
, 
Timeout
è!ð
HAL_OK
)

2930 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

2932  
HAL_ERROR
;

2936  
HAL_TIMEOUT
;

2941 if(
MemAddSize
 =ð
FMPI2C_MEMADD_SIZE_8BIT
)

2944 
hfmpi2c
->
In¡ªû
->
TXDR
 = 
	`__HAL_FMPI2C_MEM_ADD_LSB
(
MemAdd»ss
);

2950 
hfmpi2c
->
In¡ªû
->
TXDR
 = 
	`__HAL_FMPI2C_MEM_ADD_MSB
(
MemAdd»ss
);

2953 if(
	`FMPI2C_Wa™OnTXISFÏgUÁžTimeout
(
hfmpi2c
, 
Timeout
è!ð
HAL_OK
)

2955 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

2957  
HAL_ERROR
;

2961  
HAL_TIMEOUT
;

2966 
hfmpi2c
->
In¡ªû
->
TXDR
 = 
	`__HAL_FMPI2C_MEM_ADD_LSB
(
MemAdd»ss
);

2970 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_TCR
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

2972  
HAL_TIMEOUT
;

2975  
HAL_OK
;

2976 
	}
}

2988 
HAL_StusTy³Def
 
	$FMPI2C_Reque¡MemÜyR—d
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt32_t
 
Timeout
)

2990 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,
MemAddSize
, 
FMPI2C_SOFTEND_MODE
, 
FMPI2C_GENERATE_START_WRITE
);

2993 if(
	`FMPI2C_Wa™OnTXISFÏgUÁžTimeout
(
hfmpi2c
, 
Timeout
è!ð
HAL_OK
)

2995 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

2997  
HAL_ERROR
;

3001  
HAL_TIMEOUT
;

3006 if(
MemAddSize
 =ð
FMPI2C_MEMADD_SIZE_8BIT
)

3009 
hfmpi2c
->
In¡ªû
->
TXDR
 = 
	`__HAL_FMPI2C_MEM_ADD_LSB
(
MemAdd»ss
);

3015 
hfmpi2c
->
In¡ªû
->
TXDR
 = 
	`__HAL_FMPI2C_MEM_ADD_MSB
(
MemAdd»ss
);

3018 if(
	`FMPI2C_Wa™OnTXISFÏgUÁžTimeout
(
hfmpi2c
, 
Timeout
è!ð
HAL_OK
)

3020 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

3022  
HAL_ERROR
;

3026  
HAL_TIMEOUT
;

3031 
hfmpi2c
->
In¡ªû
->
TXDR
 = 
	`__HAL_FMPI2C_MEM_ADD_LSB
(
MemAdd»ss
);

3035 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_TC
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

3037  
HAL_TIMEOUT
;

3040  
HAL_OK
;

3041 
	}
}

3049 
	$FMPI2C_DMAMa¡”T¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

3051 
ušt16_t
 
DevAdd»ss
;

3052 
FMPI2C_HªdËTy³Def
* 
hfmpi2c
 = (FMPI2C_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

3056 ifÐ(
hfmpi2c
->
XãrSize
 =ð255è&& (hfmpi2c->XãrSiz< hfmpi2c->
XãrCouÁ
) )

3059 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_TCR
, 
RESET
, 
FMPI2C_TIMEOUT_TCR
è!ð
HAL_OK
)

3061 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_TIMEOUT
;

3065 
hfmpi2c
->
In¡ªû
->
CR1
 &ð~
FMPI2C_CR1_TXDMAEN
;

3068 if(
hfmpi2c
->
E¼ÜCode
 !ð
HAL_FMPI2C_ERROR_NONE
)

3072 if(
	`FMPI2C_Wa™OnSTOPFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_TIMEOUT_STOPF
è!ð
HAL_OK
)

3074 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

3076 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_AF
;

3080 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_TIMEOUT
;

3085 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
);

3088 
	`__HAL_FMPI2C_RESET_CR2
(
hfmpi2c
);

3090 
hfmpi2c
->
XãrCouÁ
 = 0;

3092 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

3093 
	`HAL_FMPI2C_E¼ÜC®lback
(
hfmpi2c
);

3097 
hfmpi2c
->
pBuffPŒ
 +ðhfmpi2c->
XãrSize
;

3098 
hfmpi2c
->
XãrCouÁ
 -ðhfmpi2c->
XãrSize
;

3099 if(
hfmpi2c
->
XãrCouÁ
 > 255)

3101 
hfmpi2c
->
XãrSize
 = 255;

3105 
hfmpi2c
->
XãrSize
 = hfmpi2c->
XãrCouÁ
;

3108 
DevAdd»ss
 = (
hfmpi2c
->
In¡ªû
->
CR2
 & 
FMPI2C_CR2_SADD
);

3111 
	`HAL_DMA_S¹_IT
(
hfmpi2c
->
hdm©x
, (
ušt32_t
)hfmpi2c->
pBuffPŒ
, (ušt32_t)&hfmpi2c->
In¡ªû
->
TXDR
, hfmpi2c->
XãrSize
);

3115 ifÐ(
hfmpi2c
->
XãrSize
 =ð255è&& (hfmpi2c->XãrSiz< hfmpi2c->
XãrCouÁ
) )

3117 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,hfmpi2c->
XãrSize
, 
FMPI2C_RELOAD_MODE
, 
FMPI2C_NO_STARTSTOP
);

3121 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,hfmpi2c->
XãrSize
, 
FMPI2C_AUTOEND_MODE
, 
FMPI2C_NO_STARTSTOP
);

3125 if(
	`FMPI2C_Wa™OnTXISFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_TIMEOUT_TXIS
è!ð
HAL_OK
)

3129 if(
	`FMPI2C_Wa™OnSTOPFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_TIMEOUT_STOPF
è!ð
HAL_OK
)

3131 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

3133 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_AF
;

3137 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_TIMEOUT
;

3142 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
);

3145 
	`__HAL_FMPI2C_RESET_CR2
(
hfmpi2c
);

3147 
hfmpi2c
->
XãrCouÁ
 = 0;

3149 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

3150 
	`HAL_FMPI2C_E¼ÜC®lback
(
hfmpi2c
);

3155 
hfmpi2c
->
In¡ªû
->
CR1
 |ð
FMPI2C_CR1_TXDMAEN
;

3163 if(
	`FMPI2C_Wa™OnSTOPFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_TIMEOUT_STOPF
è!ð
HAL_OK
)

3165 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

3167 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_AF
;

3171 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_TIMEOUT
;

3176 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
);

3179 
	`__HAL_FMPI2C_RESET_CR2
(
hfmpi2c
);

3182 
hfmpi2c
->
In¡ªû
->
CR1
 &ð~
FMPI2C_CR1_TXDMAEN
;

3184 
hfmpi2c
->
XãrCouÁ
 = 0;

3186 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

3189 if(
hfmpi2c
->
E¼ÜCode
 !ð
HAL_FMPI2C_ERROR_NONE
)

3191 
	`HAL_FMPI2C_E¼ÜC®lback
(
hfmpi2c
);

3195 
	`HAL_FMPI2C_Ma¡”TxC¶tC®lback
(
hfmpi2c
);

3198 
	}
}

3205 
	$FMPI2C_DMASÏveT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

3207 
FMPI2C_HªdËTy³Def
* 
hfmpi2c
 = (FMPI2C_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

3210 if(
	`FMPI2C_Wa™OnSTOPFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_TIMEOUT_STOPF
è!ð
HAL_OK
)

3212 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

3216 
hfmpi2c
->
E¼ÜCode
 = 
HAL_FMPI2C_ERROR_NONE
;

3220 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_TIMEOUT
;

3225 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
,
FMPI2C_FLAG_STOPF
);

3228 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_BUSY
, 
SET
, 
FMPI2C_TIMEOUT_BUSY
è!ð
HAL_OK
)

3230 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_TIMEOUT
;

3234 
hfmpi2c
->
In¡ªû
->
CR1
 &ð~
FMPI2C_CR1_TXDMAEN
;

3236 
hfmpi2c
->
XãrCouÁ
 = 0;

3238 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

3241 if(
hfmpi2c
->
E¼ÜCode
 !ð
HAL_FMPI2C_ERROR_NONE
)

3243 
	`HAL_FMPI2C_E¼ÜC®lback
(
hfmpi2c
);

3247 
	`HAL_FMPI2C_SÏveTxC¶tC®lback
(
hfmpi2c
);

3249 
	}
}

3256 
	$FMPI2C_DMAMa¡”ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

3258 
FMPI2C_HªdËTy³Def
* 
hfmpi2c
 = (FMPI2C_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

3259 
ušt16_t
 
DevAdd»ss
;

3263 ifÐ(
hfmpi2c
->
XãrSize
 =ð255è&& (hfmpi2c->XãrSiz< hfmpi2c->
XãrCouÁ
) )

3266 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_TCR
, 
RESET
, 
FMPI2C_TIMEOUT_TCR
è!ð
HAL_OK
)

3268 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_TIMEOUT
;

3272 
hfmpi2c
->
In¡ªû
->
CR1
 &ð~
FMPI2C_CR1_RXDMAEN
;

3275 if(
hfmpi2c
->
E¼ÜCode
 !ð
HAL_FMPI2C_ERROR_NONE
)

3279 if(
	`FMPI2C_Wa™OnSTOPFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_TIMEOUT_STOPF
è!ð
HAL_OK
)

3281 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

3283 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_AF
;

3287 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_TIMEOUT
;

3292 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
);

3295 
	`__HAL_FMPI2C_RESET_CR2
(
hfmpi2c
);

3297 
hfmpi2c
->
XãrCouÁ
 = 0;

3299 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

3300 
	`HAL_FMPI2C_E¼ÜC®lback
(
hfmpi2c
);

3304 
hfmpi2c
->
pBuffPŒ
 +ðhfmpi2c->
XãrSize
;

3305 
hfmpi2c
->
XãrCouÁ
 -ðhfmpi2c->
XãrSize
;

3306 if(
hfmpi2c
->
XãrCouÁ
 > 255)

3308 
hfmpi2c
->
XãrSize
 = 255;

3312 
hfmpi2c
->
XãrSize
 = hfmpi2c->
XãrCouÁ
;

3315 
DevAdd»ss
 = (
hfmpi2c
->
In¡ªû
->
CR2
 & 
FMPI2C_CR2_SADD
);

3318 
	`HAL_DMA_S¹_IT
(
hfmpi2c
->
hdm¬x
, (
ušt32_t
)&hfmpi2c->
In¡ªû
->
RXDR
, (ušt32_t)hfmpi2c->
pBuffPŒ
, hfmpi2c->
XãrSize
);

3322 ifÐ(
hfmpi2c
->
XãrSize
 =ð255è&& (hfmpi2c->XãrSiz< hfmpi2c->
XãrCouÁ
) )

3324 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,hfmpi2c->
XãrSize
, 
FMPI2C_RELOAD_MODE
, 
FMPI2C_NO_STARTSTOP
);

3328 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,hfmpi2c->
XãrSize
, 
FMPI2C_AUTOEND_MODE
, 
FMPI2C_NO_STARTSTOP
);

3332 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_RXNE
, 
RESET
, 
FMPI2C_TIMEOUT_RXNE
è!ð
HAL_OK
)

3334 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_TIMEOUT
;

3338 if(
hfmpi2c
->
E¼ÜCode
 !ð
HAL_FMPI2C_ERROR_NONE
)

3342 if(
	`FMPI2C_Wa™OnSTOPFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_TIMEOUT_STOPF
è!ð
HAL_OK
)

3344 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

3346 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_AF
;

3350 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_TIMEOUT
;

3355 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
);

3358 
	`__HAL_FMPI2C_RESET_CR2
(
hfmpi2c
);

3360 
hfmpi2c
->
XãrCouÁ
 = 0;

3362 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

3364 
	`HAL_FMPI2C_E¼ÜC®lback
(
hfmpi2c
);

3369 
hfmpi2c
->
In¡ªû
->
CR1
 |ð
FMPI2C_CR1_RXDMAEN
;

3377 if(
	`FMPI2C_Wa™OnSTOPFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_TIMEOUT_STOPF
è!ð
HAL_OK
)

3379 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

3381 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_AF
;

3385 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_TIMEOUT
;

3390 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
);

3393 
	`__HAL_FMPI2C_RESET_CR2
(
hfmpi2c
);

3396 
hfmpi2c
->
In¡ªû
->
CR1
 &ð~
FMPI2C_CR1_RXDMAEN
;

3398 
hfmpi2c
->
XãrCouÁ
 = 0;

3400 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

3403 if(
hfmpi2c
->
E¼ÜCode
 !ð
HAL_FMPI2C_ERROR_NONE
)

3405 
	`HAL_FMPI2C_E¼ÜC®lback
(
hfmpi2c
);

3409 
	`HAL_FMPI2C_Ma¡”RxC¶tC®lback
(
hfmpi2c
);

3412 
	}
}

3419 
	$FMPI2C_DMASÏveReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

3421 
FMPI2C_HªdËTy³Def
* 
hfmpi2c
 = (FMPI2C_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

3424 if(
	`FMPI2C_Wa™OnSTOPFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_TIMEOUT_STOPF
è!ð
HAL_OK
)

3426 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

3428 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_AF
;

3432 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_TIMEOUT
;

3437 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
);

3440 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_BUSY
, 
SET
, 
FMPI2C_TIMEOUT_BUSY
è!ð
HAL_OK
)

3442 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_TIMEOUT
;

3446 
hfmpi2c
->
In¡ªû
->
CR1
 &ð~
FMPI2C_CR1_RXDMAEN
;

3449 
hfmpi2c
->
In¡ªû
->
CR2
 |ð
FMPI2C_CR2_NACK
;

3451 
hfmpi2c
->
XãrCouÁ
 = 0;

3453 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

3456 if(
hfmpi2c
->
E¼ÜCode
 !ð
HAL_FMPI2C_ERROR_NONE
)

3458 
	`HAL_FMPI2C_E¼ÜC®lback
(
hfmpi2c
);

3462 
	`HAL_FMPI2C_SÏveRxC¶tC®lback
(
hfmpi2c
);

3464 
	}
}

3471 
	$FMPI2C_DMAMemT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

3473 
ušt16_t
 
DevAdd»ss
;

3474 
FMPI2C_HªdËTy³Def
* 
hfmpi2c
 = ( FMPI2C_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

3478 ifÐ(
hfmpi2c
->
XãrSize
 =ð255è&& (hfmpi2c->XãrSiz< hfmpi2c->
XãrCouÁ
) )

3481 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_TCR
, 
RESET
, 
FMPI2C_TIMEOUT_TCR
è!ð
HAL_OK
)

3483 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_TIMEOUT
;

3487 
hfmpi2c
->
In¡ªû
->
CR1
 &ð~
FMPI2C_CR1_TXDMAEN
;

3490 if(
hfmpi2c
->
E¼ÜCode
 !ð
HAL_FMPI2C_ERROR_NONE
)

3494 if(
	`FMPI2C_Wa™OnSTOPFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_TIMEOUT_STOPF
è!ð
HAL_OK
)

3496 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

3498 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_AF
;

3502 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_TIMEOUT
;

3507 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
);

3510 
	`__HAL_FMPI2C_RESET_CR2
(
hfmpi2c
);

3512 
hfmpi2c
->
XãrCouÁ
 = 0;

3514 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

3515 
	`HAL_FMPI2C_E¼ÜC®lback
(
hfmpi2c
);

3519 
hfmpi2c
->
pBuffPŒ
 +ðhfmpi2c->
XãrSize
;

3520 
hfmpi2c
->
XãrCouÁ
 -ðhfmpi2c->
XãrSize
;

3521 if(
hfmpi2c
->
XãrCouÁ
 > 255)

3523 
hfmpi2c
->
XãrSize
 = 255;

3527 
hfmpi2c
->
XãrSize
 = hfmpi2c->
XãrCouÁ
;

3530 
DevAdd»ss
 = (
hfmpi2c
->
In¡ªû
->
CR2
 & 
FMPI2C_CR2_SADD
);

3533 
	`HAL_DMA_S¹_IT
(
hfmpi2c
->
hdm©x
, (
ušt32_t
)hfmpi2c->
pBuffPŒ
, (ušt32_t)&hfmpi2c->
In¡ªû
->
TXDR
, hfmpi2c->
XãrSize
);

3537 ifÐ(
hfmpi2c
->
XãrSize
 =ð255è&& (hfmpi2c->XãrSiz< hfmpi2c->
XãrCouÁ
) )

3539 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,hfmpi2c->
XãrSize
, 
FMPI2C_RELOAD_MODE
, 
FMPI2C_NO_STARTSTOP
);

3543 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,hfmpi2c->
XãrSize
, 
FMPI2C_AUTOEND_MODE
, 
FMPI2C_NO_STARTSTOP
);

3547 if(
	`FMPI2C_Wa™OnTXISFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_TIMEOUT_TXIS
è!ð
HAL_OK
)

3551 if(
	`FMPI2C_Wa™OnSTOPFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_TIMEOUT_STOPF
è!ð
HAL_OK
)

3553 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

3555 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_AF
;

3559 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_TIMEOUT
;

3564 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
);

3567 
	`__HAL_FMPI2C_RESET_CR2
(
hfmpi2c
);

3569 
hfmpi2c
->
XãrCouÁ
 = 0;

3571 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

3572 
	`HAL_FMPI2C_E¼ÜC®lback
(
hfmpi2c
);

3577 
hfmpi2c
->
In¡ªû
->
CR1
 |ð
FMPI2C_CR1_TXDMAEN
;

3585 if(
	`FMPI2C_Wa™OnSTOPFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_TIMEOUT_STOPF
è!ð
HAL_OK
)

3587 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

3589 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_AF
;

3593 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_TIMEOUT
;

3598 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
);

3601 
	`__HAL_FMPI2C_RESET_CR2
(
hfmpi2c
);

3604 
hfmpi2c
->
In¡ªû
->
CR1
 &ð~
FMPI2C_CR1_TXDMAEN
;

3606 
hfmpi2c
->
XãrCouÁ
 = 0;

3608 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

3611 if(
hfmpi2c
->
E¼ÜCode
 !ð
HAL_FMPI2C_ERROR_NONE
)

3613 
	`HAL_FMPI2C_E¼ÜC®lback
(
hfmpi2c
);

3617 
	`HAL_FMPI2C_MemTxC¶tC®lback
(
hfmpi2c
);

3620 
	}
}

3627 
	$FMPI2C_DMAMemReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

3629 
FMPI2C_HªdËTy³Def
* 
hfmpi2c
 = ( FMPI2C_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

3630 
ušt16_t
 
DevAdd»ss
;

3634 ifÐ(
hfmpi2c
->
XãrSize
 =ð255è&& (hfmpi2c->XãrSiz< hfmpi2c->
XãrCouÁ
) )

3637 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_TCR
, 
RESET
, 
FMPI2C_TIMEOUT_TCR
è!ð
HAL_OK
)

3639 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_TIMEOUT
;

3643 
hfmpi2c
->
In¡ªû
->
CR1
 &ð~
FMPI2C_CR1_RXDMAEN
;

3646 if(
hfmpi2c
->
E¼ÜCode
 !ð
HAL_FMPI2C_ERROR_NONE
)

3650 if(
	`FMPI2C_Wa™OnSTOPFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_TIMEOUT_STOPF
è!ð
HAL_OK
)

3652 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

3654 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_AF
;

3658 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_TIMEOUT
;

3663 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
);

3666 
	`__HAL_FMPI2C_RESET_CR2
(
hfmpi2c
);

3668 
hfmpi2c
->
XãrCouÁ
 = 0;

3670 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

3671 
	`HAL_FMPI2C_E¼ÜC®lback
(
hfmpi2c
);

3675 
hfmpi2c
->
pBuffPŒ
 +ðhfmpi2c->
XãrSize
;

3676 
hfmpi2c
->
XãrCouÁ
 -ðhfmpi2c->
XãrSize
;

3677 if(
hfmpi2c
->
XãrCouÁ
 > 255)

3679 
hfmpi2c
->
XãrSize
 = 255;

3683 
hfmpi2c
->
XãrSize
 = hfmpi2c->
XãrCouÁ
;

3686 
DevAdd»ss
 = (
hfmpi2c
->
In¡ªû
->
CR2
 & 
FMPI2C_CR2_SADD
);

3689 
	`HAL_DMA_S¹_IT
(
hfmpi2c
->
hdm¬x
, (
ušt32_t
)&hfmpi2c->
In¡ªû
->
RXDR
, (ušt32_t)hfmpi2c->
pBuffPŒ
, hfmpi2c->
XãrSize
);

3693 ifÐ(
hfmpi2c
->
XãrSize
 =ð255è&& (hfmpi2c->XãrSiz< hfmpi2c->
XãrCouÁ
) )

3695 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,hfmpi2c->
XãrSize
, 
FMPI2C_RELOAD_MODE
, 
FMPI2C_NO_STARTSTOP
);

3699 
	`FMPI2C_T¿nsãrCÚfig
(
hfmpi2c
,
DevAdd»ss
,hfmpi2c->
XãrSize
, 
FMPI2C_AUTOEND_MODE
, 
FMPI2C_NO_STARTSTOP
);

3703 if(
	`FMPI2C_Wa™OnFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_FLAG_RXNE
, 
RESET
, 
FMPI2C_TIMEOUT_RXNE
è!ð
HAL_OK
)

3705 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_TIMEOUT
;

3709 if(
hfmpi2c
->
E¼ÜCode
 !ð
HAL_FMPI2C_ERROR_NONE
)

3713 if(
	`FMPI2C_Wa™OnSTOPFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_TIMEOUT_STOPF
è!ð
HAL_OK
)

3715 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

3717 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_AF
;

3721 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_TIMEOUT
;

3726 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
);

3729 
	`__HAL_FMPI2C_RESET_CR2
(
hfmpi2c
);

3731 
hfmpi2c
->
XãrCouÁ
 = 0;

3733 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

3734 
	`HAL_FMPI2C_E¼ÜC®lback
(
hfmpi2c
);

3739 
hfmpi2c
->
In¡ªû
->
CR1
 |ð
FMPI2C_CR1_RXDMAEN
;

3747 if(
	`FMPI2C_Wa™OnSTOPFÏgUÁžTimeout
(
hfmpi2c
, 
FMPI2C_TIMEOUT_STOPF
è!ð
HAL_OK
)

3749 if(
hfmpi2c
->
E¼ÜCode
 =ð
HAL_FMPI2C_ERROR_AF
)

3751 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_AF
;

3755 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_TIMEOUT
;

3760 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
);

3763 
	`__HAL_FMPI2C_RESET_CR2
(
hfmpi2c
);

3766 
hfmpi2c
->
In¡ªû
->
CR1
 &ð~
FMPI2C_CR1_RXDMAEN
;

3768 
hfmpi2c
->
XãrCouÁ
 = 0;

3770 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

3773 if(
hfmpi2c
->
E¼ÜCode
 !ð
HAL_FMPI2C_ERROR_NONE
)

3775 
	`HAL_FMPI2C_E¼ÜC®lback
(
hfmpi2c
);

3779 
	`HAL_FMPI2C_MemRxC¶tC®lback
(
hfmpi2c
);

3782 
	}
}

3789 
	$FMPI2C_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

3791 
FMPI2C_HªdËTy³Def
* 
hfmpi2c
 = ( FMPI2C_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

3794 
hfmpi2c
->
In¡ªû
->
CR2
 |ð
FMPI2C_CR2_NACK
;

3796 
hfmpi2c
->
XãrCouÁ
 = 0;

3798 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

3800 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_DMA
;

3802 
	`HAL_FMPI2C_E¼ÜC®lback
(
hfmpi2c
);

3803 
	}
}

3814 
HAL_StusTy³Def
 
	$FMPI2C_Wa™OnFÏgUÁžTimeout
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Timeout
)

3816 
ušt32_t
 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3819 if(
Stus
 =ð
RESET
)

3821 
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FÏg
è=ð
RESET
)

3824 if(
Timeout
 !ð
HAL_MAX_DELAY
)

3826 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

3828 
hfmpi2c
->
S‹
ð
HAL_FMPI2C_STATE_READY
;

3830 
	`__HAL_UNLOCK
(
hfmpi2c
);

3831  
HAL_TIMEOUT
;

3838 
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FÏg
è!ð
RESET
)

3841 if(
Timeout
 !ð
HAL_MAX_DELAY
)

3843 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

3845 
hfmpi2c
->
S‹
ð
HAL_FMPI2C_STATE_READY
;

3847 
	`__HAL_UNLOCK
(
hfmpi2c
);

3848  
HAL_TIMEOUT
;

3853  
HAL_OK
;

3854 
	}
}

3863 
HAL_StusTy³Def
 
	$FMPI2C_Wa™OnTXISFÏgUÁžTimeout
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt32_t
 
Timeout
)

3865 
ušt32_t
 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3867 
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_TXIS
è=ð
RESET
)

3870 if(
	`FMPI2C_IsAcknowËdgeFažed
(
hfmpi2c
, 
Timeout
è!ð
HAL_OK
)

3872  
HAL_ERROR
;

3876 if(
Timeout
 !ð
HAL_MAX_DELAY
)

3878 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

3880 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_TIMEOUT
;

3881 
hfmpi2c
->
S‹
ð
HAL_FMPI2C_STATE_READY
;

3884 
	`__HAL_UNLOCK
(
hfmpi2c
);

3886  
HAL_TIMEOUT
;

3890  
HAL_OK
;

3891 
	}
}

3900 
HAL_StusTy³Def
 
	$FMPI2C_Wa™OnSTOPFÏgUÁžTimeout
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt32_t
 
Timeout
)

3902 
ušt32_t
 
tick¡¬t
 = 0x00;

3903 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3905 
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
è=ð
RESET
)

3908 if(
	`FMPI2C_IsAcknowËdgeFažed
(
hfmpi2c
, 
Timeout
è!ð
HAL_OK
)

3910  
HAL_ERROR
;

3914 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

3916 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_TIMEOUT
;

3917 
hfmpi2c
->
S‹
ð
HAL_FMPI2C_STATE_READY
;

3920 
	`__HAL_UNLOCK
(
hfmpi2c
);

3922  
HAL_TIMEOUT
;

3925  
HAL_OK
;

3926 
	}
}

3935 
HAL_StusTy³Def
 
	$FMPI2C_Wa™OnRXNEFÏgUÁžTimeout
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt32_t
 
Timeout
)

3937 
ušt32_t
 
tick¡¬t
 = 0x00;

3938 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3940 
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_RXNE
è=ð
RESET
)

3943 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
è=ð
SET
)

3946 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
);

3949 
	`__HAL_FMPI2C_RESET_CR2
(
hfmpi2c
);

3951 
hfmpi2c
->
E¼ÜCode
 = 
HAL_FMPI2C_ERROR_NONE
;

3952 
hfmpi2c
->
S‹
ð
HAL_FMPI2C_STATE_READY
;

3955 
	`__HAL_UNLOCK
(
hfmpi2c
);

3957  
HAL_ERROR
;

3961 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

3963 
hfmpi2c
->
E¼ÜCode
 |ð
HAL_FMPI2C_ERROR_TIMEOUT
;

3964 
hfmpi2c
->
S‹
ð
HAL_FMPI2C_STATE_READY
;

3967 
	`__HAL_UNLOCK
(
hfmpi2c
);

3969  
HAL_TIMEOUT
;

3972  
HAL_OK
;

3973 
	}
}

3982 
HAL_StusTy³Def
 
	$FMPI2C_IsAcknowËdgeFažed
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt32_t
 
Timeout
)

3984 
ušt32_t
 
tick¡¬t
 = 0x00;

3985 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3987 if(
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_AF
è=ð
SET
)

3990 if((
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_MASTER_BUSY_TX
è|| (hfmpi2c->S‹ =ð
HAL_FMPI2C_STATE_MEM_BUSY_TX
)

3991 || (
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_MEM_BUSY_RX
))

3995 if((
hfmpi2c
->
In¡ªû
->
CR2
 & 
FMPI2C_AUTOEND_MODE
) != FMPI2C_AUTOEND_MODE)

3998 
hfmpi2c
->
In¡ªû
->
CR2
 |ð
FMPI2C_CR2_STOP
;

4004 
	`__HAL_FMPI2C_GET_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
è=ð
RESET
)

4007 if(
Timeout
 !ð
HAL_MAX_DELAY
)

4009 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

4011 
hfmpi2c
->
S‹
ð
HAL_FMPI2C_STATE_READY
;

4013 
	`__HAL_UNLOCK
(
hfmpi2c
);

4014  
HAL_TIMEOUT
;

4020 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_AF
);

4023 
	`__HAL_FMPI2C_CLEAR_FLAG
(
hfmpi2c
, 
FMPI2C_FLAG_STOPF
);

4026 
	`__HAL_FMPI2C_RESET_CR2
(
hfmpi2c
);

4028 
hfmpi2c
->
E¼ÜCode
 = 
HAL_FMPI2C_ERROR_AF
;

4029 
hfmpi2c
->
S‹
ð
HAL_FMPI2C_STATE_READY
;

4032 
	`__HAL_UNLOCK
(
hfmpi2c
);

4034  
HAL_ERROR
;

4036  
HAL_OK
;

4037 
	}
}

4058 
	$FMPI2C_T¿nsãrCÚfig
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 
Size
, 
ušt32_t
 
Mode
, ušt32_ˆ
Reque¡
)

4060 
ušt32_t
 
tm´eg
 = 0;

4063 
	`as£¹_·¿m
(
	`IS_FMPI2C_ALL_INSTANCE
(
hfmpi2c
->
In¡ªû
));

4064 
	`as£¹_·¿m
(
	`IS_TRANSFER_MODE
(
Mode
));

4065 
	`as£¹_·¿m
(
	`IS_TRANSFER_REQUEST
(
Reque¡
));

4068 
tm´eg
 = 
hfmpi2c
->
In¡ªû
->
CR2
;

4071 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)(
FMPI2C_CR2_SADD
 | 
FMPI2C_CR2_NBYTES
 | 
FMPI2C_CR2_RELOAD
 | 
FMPI2C_CR2_AUTOEND
 | 
FMPI2C_CR2_RD_WRN
 | 
FMPI2C_CR2_START
 | 
FMPI2C_CR2_STOP
));

4074 
tm´eg
 |ð(
ušt32_t
)(((ušt32_t)
DevAdd»ss
 & 
FMPI2C_CR2_SADD
è| (((ušt32_t)
Size
 << 16 ) & 
FMPI2C_CR2_NBYTES
) | \

4075 (
ušt32_t
)
Mode
 | (ušt32_t)
Reque¡
);

4078 
hfmpi2c
->
In¡ªû
->
CR2
 = 
tm´eg
;

4079 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_fmpi2c_ex.c

61 
	~"¡m32f4xx_h®.h
"

72 #ifdeà
HAL_FMPI2C_MODULE_ENABLED


74 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
)

109 
HAL_StusTy³Def
 
	$HAL_FMPI2CEx_AÇlogFž‹r_CÚfig
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt32_t
 
AÇlogFž‹r
)

112 
	`as£¹_·¿m
(
	`IS_FMPI2C_ALL_INSTANCE
(
hfmpi2c
->
In¡ªû
));

113 
	`as£¹_·¿m
(
	`IS_FMPI2C_ANALOG_FILTER
(
AÇlogFž‹r
));

115 if((
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_BUSY
è|| (hfmpi2c->S‹ =ð
HAL_FMPI2C_STATE_MASTER_BUSY_TX
è|| (hfmpi2c->S‹ =ð
HAL_FMPI2C_STATE_MASTER_BUSY_RX
)

116 || (
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_SLAVE_BUSY_TX
è|| (hfmpi2c->S‹ =ð
HAL_FMPI2C_STATE_SLAVE_BUSY_RX
))

118  
HAL_BUSY
;

122 
	`__HAL_LOCK
(
hfmpi2c
);

124 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_BUSY
;

127 
	`__HAL_FMPI2C_DISABLE
(
hfmpi2c
);

130 
hfmpi2c
->
In¡ªû
->
CR1
 &ð~(
FMPI2C_CR1_ANFOFF
);

133 
hfmpi2c
->
In¡ªû
->
CR1
 |ð
AÇlogFž‹r
;

135 
	`__HAL_FMPI2C_ENABLE
(
hfmpi2c
);

137 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

140 
	`__HAL_UNLOCK
(
hfmpi2c
);

142  
HAL_OK
;

143 
	}
}

152 
HAL_StusTy³Def
 
	$HAL_FMPI2CEx_Dig™®Fž‹r_CÚfig
(
FMPI2C_HªdËTy³Def
 *
hfmpi2c
, 
ušt32_t
 
Dig™®Fž‹r
)

154 
ušt32_t
 
tm´eg
 = 0;

157 
	`as£¹_·¿m
(
	`IS_FMPI2C_ALL_INSTANCE
(
hfmpi2c
->
In¡ªû
));

158 
	`as£¹_·¿m
(
	`IS_FMPI2C_DIGITAL_FILTER
(
Dig™®Fž‹r
));

160 if((
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_BUSY
è|| (hfmpi2c->S‹ =ð
HAL_FMPI2C_STATE_MASTER_BUSY_TX
è|| (hfmpi2c->S‹ =ð
HAL_FMPI2C_STATE_MASTER_BUSY_RX
)

161 || (
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_SLAVE_BUSY_TX
è|| (hfmpi2c->S‹ =ð
HAL_FMPI2C_STATE_SLAVE_BUSY_RX
))

163  
HAL_BUSY
;

167 
	`__HAL_LOCK
(
hfmpi2c
);

169 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_BUSY
;

172 
	`__HAL_FMPI2C_DISABLE
(
hfmpi2c
);

175 
tm´eg
 = 
hfmpi2c
->
In¡ªû
->
CR1
;

178 
tm´eg
 &ð~(
FMPI2C_CR1_DFN
);

181 
tm´eg
 |ð
Dig™®Fž‹r
 << 8;

184 
hfmpi2c
->
In¡ªû
->
CR1
 = 
tm´eg
;

186 
	`__HAL_FMPI2C_ENABLE
(
hfmpi2c
);

188 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

191 
	`__HAL_UNLOCK
(
hfmpi2c
);

193  
HAL_OK
;

194 
	}
}

202 
HAL_StusTy³Def
 
	$HAL_FMPI2CEx_EÇbËWakeUp
 (
FMPI2C_HªdËTy³Def
 *
hfmpi2c
)

205 
	`as£¹_·¿m
(
	`IS_FMPI2C_ALL_INSTANCE
(
hfmpi2c
->
In¡ªû
));

207 if((
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_BUSY
è|| (hfmpi2c->S‹ =ð
HAL_FMPI2C_STATE_MASTER_BUSY_TX
è|| (hfmpi2c->S‹ =ð
HAL_FMPI2C_STATE_MASTER_BUSY_RX
)

208 || (
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_SLAVE_BUSY_TX
è|| (hfmpi2c->S‹ =ð
HAL_FMPI2C_STATE_SLAVE_BUSY_RX
))

210  
HAL_BUSY
;

214 
	`__HAL_LOCK
(
hfmpi2c
);

216 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_BUSY
;

219 
	`__HAL_FMPI2C_DISABLE
(
hfmpi2c
);

222 
hfmpi2c
->
In¡ªû
->
CR1
 |ð
FMPI2C_CR1_WUPEN
;

224 
	`__HAL_FMPI2C_ENABLE
(
hfmpi2c
);

226 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

229 
	`__HAL_UNLOCK
(
hfmpi2c
);

231  
HAL_OK
;

232 
	}
}

241 
HAL_StusTy³Def
 
	$HAL_FMPI2CEx_Di§bËWakeUp
 (
FMPI2C_HªdËTy³Def
 *
hfmpi2c
)

244 
	`as£¹_·¿m
(
	`IS_FMPI2C_ALL_INSTANCE
(
hfmpi2c
->
In¡ªû
));

246 if((
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_BUSY
è|| (hfmpi2c->S‹ =ð
HAL_FMPI2C_STATE_MASTER_BUSY_TX
è|| (hfmpi2c->S‹ =ð
HAL_FMPI2C_STATE_MASTER_BUSY_RX
)

247 || (
hfmpi2c
->
S‹
 =ð
HAL_FMPI2C_STATE_SLAVE_BUSY_TX
è|| (hfmpi2c->S‹ =ð
HAL_FMPI2C_STATE_SLAVE_BUSY_RX
))

249  
HAL_BUSY
;

253 
	`__HAL_LOCK
(
hfmpi2c
);

255 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_BUSY
;

258 
	`__HAL_FMPI2C_DISABLE
(
hfmpi2c
);

261 
hfmpi2c
->
In¡ªû
->
CR1
 &ð~(
FMPI2C_CR1_WUPEN
);

263 
	`__HAL_FMPI2C_ENABLE
(
hfmpi2c
);

265 
hfmpi2c
->
S‹
 = 
HAL_FMPI2C_STATE_READY
;

268 
	`__HAL_UNLOCK
(
hfmpi2c
);

270  
HAL_OK
;

271 
	}
}

279 
	$HAL_FMPI2CEx_EÇbËFa¡ModePlus
(
ušt32_t
 
CÚfigFa¡ModePlus
)

282 
	`as£¹_·¿m
(
	`IS_FMPI2C_FASTMODEPLUS
(
CÚfigFa¡ModePlus
));

285 
	`__HAL_RCC_SYSCFG_CLK_ENABLE
();

288 
	`SET_BIT
(
SYSCFG
->
CFGR
, (
ušt32_t
)
CÚfigFa¡ModePlus
);

289 
	}
}

297 
	$HAL_FMPI2CEx_Di§bËFa¡ModePlus
(
ušt32_t
 
CÚfigFa¡ModePlus
)

300 
	`as£¹_·¿m
(
	`IS_FMPI2C_FASTMODEPLUS
(
CÚfigFa¡ModePlus
));

303 
	`__HAL_RCC_SYSCFG_CLK_ENABLE
();

306 
	`CLEAR_BIT
(
SYSCFG
->
CFGR
, (
ušt32_t
)
CÚfigFa¡ModePlus
);

307 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_gpio.c

126 
	~"¡m32f4xx_h®.h
"

137 #ifdeà
HAL_GPIO_MODULE_ENABLED


144 
	#GPIO_MODE
 ((
ušt32_t
)0x00000003)

	)

145 
	#EXTI_MODE
 ((
ušt32_t
)0x10000000)

	)

146 
	#GPIO_MODE_IT
 ((
ušt32_t
)0x00010000)

	)

147 
	#GPIO_MODE_EVT
 ((
ušt32_t
)0x00020000)

	)

148 
	#RISING_EDGE
 ((
ušt32_t
)0x00100000)

	)

149 
	#FALLING_EDGE
 ((
ušt32_t
)0x00200000)

	)

150 
	#GPIO_OUTPUT_TYPE
 ((
ušt32_t
)0x00000010)

	)

152 
	#GPIO_NUMBER
 ((
ušt32_t
)16)

	)

189 
	$HAL_GPIO_In™
(
GPIO_Ty³Def
 *
GPIOx
, 
GPIO_In™Ty³Def
 *
GPIO_In™
)

191 
ušt32_t
 
pos™iÚ
;

192 
ušt32_t
 
iÝos™iÚ
 = 0x00;

193 
ušt32_t
 
iocu¼’t
 = 0x00;

194 
ušt32_t
 
‹mp
 = 0x00;

197 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_INSTANCE
(
GPIOx
));

198 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_In™
->
Pš
));

199 
	`as£¹_·¿m
(
	`IS_GPIO_MODE
(
GPIO_In™
->
Mode
));

200 
	`as£¹_·¿m
(
	`IS_GPIO_PULL
(
GPIO_In™
->
PuÎ
));

203 
pos™iÚ
 = 0;…os™iÚ < 
GPIO_NUMBER
;…osition++)

206 
iÝos™iÚ
 = ((
ušt32_t
)0x01è<< 
pos™iÚ
;

208 
iocu¼’t
 = (
ušt32_t
)(
GPIO_In™
->
Pš
è& 
iÝos™iÚ
;

210 if(
iocu¼’t
 =ð
iÝos™iÚ
)

214 if((
GPIO_In™
->
Mode
 =ð
GPIO_MODE_AF_PP
è|| (GPIO_In™->Mod=ð
GPIO_MODE_AF_OD
))

217 
	`as£¹_·¿m
(
	`IS_GPIO_AF
(
GPIO_In™
->
AÉ”Ç‹
));

219 
‹mp
 = 
GPIOx
->
AFR
[
pos™iÚ
 >> 3];

220 
‹mp
 &ð~((
ušt32_t
)0xF << ((ušt32_t)(
pos™iÚ
 & (uint32_t)0x07) * 4)) ;

221 
‹mp
 |ð((
ušt32_t
)(
GPIO_In™
->
AÉ”Ç‹
è<< (((ušt32_t)
pos™iÚ
 & (uint32_t)0x07) * 4));

222 
GPIOx
->
AFR
[
pos™iÚ
 >> 3] = 
‹mp
;

226 
‹mp
 = 
GPIOx
->
MODER
;

227 
‹mp
 &ð~(
GPIO_MODER_MODER0
 << (
pos™iÚ
 * 2));

228 
‹mp
 |ð((
GPIO_In™
->
Mode
 & 
GPIO_MODE
è<< (
pos™iÚ
 * 2));

229 
GPIOx
->
MODER
 = 
‹mp
;

232 if((
GPIO_In™
->
Mode
 =ð
GPIO_MODE_OUTPUT_PP
è|| (GPIO_In™->Mod=ð
GPIO_MODE_AF_PP
) ||

233 (
GPIO_In™
->
Mode
 =ð
GPIO_MODE_OUTPUT_OD
è|| (GPIO_In™->Mod=ð
GPIO_MODE_AF_OD
))

236 
	`as£¹_·¿m
(
	`IS_GPIO_SPEED
(
GPIO_In™
->
S³ed
));

238 
‹mp
 = 
GPIOx
->
OSPEEDR
;

239 
‹mp
 &ð~(
GPIO_OSPEEDER_OSPEEDR0
 << (
pos™iÚ
 * 2));

240 
‹mp
 |ð(
GPIO_In™
->
S³ed
 << (
pos™iÚ
 * 2));

241 
GPIOx
->
OSPEEDR
 = 
‹mp
;

244 
‹mp
 = 
GPIOx
->
OTYPER
;

245 
‹mp
 &ð~(
GPIO_OTYPER_OT_0
 << 
pos™iÚ
) ;

246 
‹mp
 |ð(((
GPIO_In™
->
Mode
 & 
GPIO_OUTPUT_TYPE
è>> 4è<< 
pos™iÚ
);

247 
GPIOx
->
OTYPER
 = 
‹mp
;

251 
‹mp
 = 
GPIOx
->
PUPDR
;

252 
‹mp
 &ð~(
GPIO_PUPDR_PUPDR0
 << (
pos™iÚ
 * 2));

253 
‹mp
 |ð((
GPIO_In™
->
PuÎ
è<< (
pos™iÚ
 * 2));

254 
GPIOx
->
PUPDR
 = 
‹mp
;

258 if((
GPIO_In™
->
Mode
 & 
EXTI_MODE
) == EXTI_MODE)

261 
	`__HAL_RCC_SYSCFG_CLK_ENABLE
();

263 
‹mp
 = 
SYSCFG
->
EXTICR
[
pos™iÚ
 >> 2];

264 
‹mp
 &ð~(((
ušt32_t
)0x0Fè<< (4 * (
pos™iÚ
 & 0x03)));

265 
‹mp
 |ð((
ušt32_t
)(
	`GPIO_GET_INDEX
(
GPIOx
)è<< (4 * (
pos™iÚ
 & 0x03)));

266 
SYSCFG
->
EXTICR
[
pos™iÚ
 >> 2] = 
‹mp
;

269 
‹mp
 = 
EXTI
->
IMR
;

270 
‹mp
 &ð~((
ušt32_t
)
iocu¼’t
);

271 if((
GPIO_In™
->
Mode
 & 
GPIO_MODE_IT
) == GPIO_MODE_IT)

273 
‹mp
 |ð
iocu¼’t
;

275 
EXTI
->
IMR
 = 
‹mp
;

277 
‹mp
 = 
EXTI
->
EMR
;

278 
‹mp
 &ð~((
ušt32_t
)
iocu¼’t
);

279 if((
GPIO_In™
->
Mode
 & 
GPIO_MODE_EVT
) == GPIO_MODE_EVT)

281 
‹mp
 |ð
iocu¼’t
;

283 
EXTI
->
EMR
 = 
‹mp
;

286 
‹mp
 = 
EXTI
->
RTSR
;

287 
‹mp
 &ð~((
ušt32_t
)
iocu¼’t
);

288 if((
GPIO_In™
->
Mode
 & 
RISING_EDGE
) == RISING_EDGE)

290 
‹mp
 |ð
iocu¼’t
;

292 
EXTI
->
RTSR
 = 
‹mp
;

294 
‹mp
 = 
EXTI
->
FTSR
;

295 
‹mp
 &ð~((
ušt32_t
)
iocu¼’t
);

296 if((
GPIO_In™
->
Mode
 & 
FALLING_EDGE
) == FALLING_EDGE)

298 
‹mp
 |ð
iocu¼’t
;

300 
EXTI
->
FTSR
 = 
‹mp
;

304 
	}
}

314 
	$HAL_GPIO_DeIn™
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt32_t
 
GPIO_Pš
)

316 
ušt32_t
 
pos™iÚ
;

317 
ušt32_t
 
iÝos™iÚ
 = 0x00;

318 
ušt32_t
 
iocu¼’t
 = 0x00;

319 
ušt32_t
 
tmp
 = 0x00;

322 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_INSTANCE
(
GPIOx
));

325 
pos™iÚ
 = 0;…os™iÚ < 
GPIO_NUMBER
;…osition++)

328 
iÝos™iÚ
 = ((
ušt32_t
)0x01è<< 
pos™iÚ
;

330 
iocu¼’t
 = (
GPIO_Pš
è& 
iÝos™iÚ
;

332 if(
iocu¼’t
 =ð
iÝos™iÚ
)

336 
GPIOx
->
MODER
 &ð~(
GPIO_MODER_MODER0
 << (
pos™iÚ
 * 2));

339 
GPIOx
->
AFR
[
pos™iÚ
 >> 3] &ð~((
ušt32_t
)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;

342 
GPIOx
->
OSPEEDR
 &ð~(
GPIO_OSPEEDER_OSPEEDR0
 << (
pos™iÚ
 * 2));

345 
GPIOx
->
OTYPER
 &ð~(
GPIO_OTYPER_OT_0
 << 
pos™iÚ
) ;

348 
GPIOx
->
PUPDR
 &ð~(
GPIO_PUPDR_PUPDR0
 << (
pos™iÚ
 * 2));

351 
tmp
 = 
SYSCFG
->
EXTICR
[
pos™iÚ
 >> 2];

352 
tmp
 &ð(((
ušt32_t
)0x0Fè<< (4 * (
pos™iÚ
 & 0x03)));

353 if(
tmp
 =ð((
ušt32_t
)(
	`GPIO_GET_INDEX
(
GPIOx
)è<< (4 * (
pos™iÚ
 & 0x03))))

356 
tmp
 = ((
ušt32_t
)0x0Fè<< (4 * (
pos™iÚ
 & 0x03));

357 
SYSCFG
->
EXTICR
[
pos™iÚ
 >> 2] &ð~
tmp
;

360 
EXTI
->
IMR
 &ð~((
ušt32_t
)
iocu¼’t
);

361 
EXTI
->
EMR
 &ð~((
ušt32_t
)
iocu¼’t
);

364 
EXTI
->
RTSR
 &ð~((
ušt32_t
)
iocu¼’t
);

365 
EXTI
->
FTSR
 &ð~((
ušt32_t
)
iocu¼’t
);

369 
	}
}

395 
GPIO_PšS‹
 
	$HAL_GPIO_R—dPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

397 
GPIO_PšS‹
 
b™¡©us
;

400 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

402 if((
GPIOx
->
IDR
 & 
GPIO_Pš
è!ð(
ušt32_t
)
GPIO_PIN_RESET
)

404 
b™¡©us
 = 
GPIO_PIN_SET
;

408 
b™¡©us
 = 
GPIO_PIN_RESET
;

410  
b™¡©us
;

411 
	}
}

430 
	$HAL_GPIO_Wr™ePš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
GPIO_PšS‹
 
PšS‹
)

433 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

434 
	`as£¹_·¿m
(
	`IS_GPIO_PIN_ACTION
(
PšS‹
));

436 if(
PšS‹
 !ð
GPIO_PIN_RESET
)

438 
GPIOx
->
BSRR
 = 
GPIO_Pš
;

442 
GPIOx
->
BSRR
 = (
ušt32_t
)
GPIO_Pš
 << 16;

444 
	}
}

453 
	$HAL_GPIO_ToggËPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

456 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

458 
GPIOx
->
ODR
 ^ð
GPIO_Pš
;

459 
	}
}

472 
HAL_StusTy³Def
 
	$HAL_GPIO_LockPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

474 
__IO
 
ušt32_t
 
tmp
 = 
GPIO_LCKR_LCKK
;

477 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

480 
tmp
 |ð
GPIO_Pš
;

482 
GPIOx
->
LCKR
 = 
tmp
;

484 
GPIOx
->
LCKR
 = 
GPIO_Pš
;

486 
GPIOx
->
LCKR
 = 
tmp
;

488 
tmp
 = 
GPIOx
->
LCKR
;

490 if((
GPIOx
->
LCKR
 & 
GPIO_LCKR_LCKK
è!ð
RESET
)

492  
HAL_OK
;

496  
HAL_ERROR
;

498 
	}
}

505 
	$HAL_GPIO_EXTI_IRQHªdËr
(
ušt16_t
 
GPIO_Pš
)

508 if(
	`__HAL_GPIO_EXTI_GET_IT
(
GPIO_Pš
è!ð
RESET
)

510 
	`__HAL_GPIO_EXTI_CLEAR_IT
(
GPIO_Pš
);

511 
	`HAL_GPIO_EXTI_C®lback
(
GPIO_Pš
);

513 
	}
}

520 
__w—k
 
	$HAL_GPIO_EXTI_C®lback
(
ušt16_t
 
GPIO_Pš
)

525 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_hash.c

99 
	~"¡m32f4xx_h®.h
"

110 #ifdeà
HAL_HASH_MODULE_ENABLED


112 #ià
defšed
(
STM32F415xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F479xx
)

122 
HASH_DMAXãrC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

123 
HASH_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

124 
HASH_G‘Dige¡
(
ušt8_t
 *
pMsgDige¡
, ušt8_ˆ
Size
);

125 
HASH_Wr™eD©a
(
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
);

140 
	$HASH_DMAXãrC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

142 
HASH_HªdËTy³Def
* 
hhash
 = ( HASH_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

143 
ušt32_t
 
špuddr
 = 0;

144 
ušt32_t
 
bufãrsize
 = 0;

146 if((
HASH
->
CR
 & 
HASH_CR_MODE
) != HASH_CR_MODE)

149 
HASH
->
CR
 &ð(
ušt32_t
)(~
HASH_CR_DMAE
);

152 
hhash
->
S‹
 = 
HAL_HASH_STATE_READY
;

155 
	`HAL_HASH_InC¶tC®lback
(
hhash
);

160 
hhash
->
HashInCouÁ
++;

162 
HASH
->
CR
 &ð(
ušt32_t
)(~
HASH_CR_DMAE
);

164 if(
hhash
->
HashInCouÁ
 <= 2)

167 if(
hhash
->
HashInCouÁ
 == 1)

169 
špuddr
 = (
ušt32_t
)
hhash
->
pHashInBuffPŒ
;

170 
bufãrsize
 = 
hhash
->
HashBuffSize
;

173 if(
hhash
->
HashInCouÁ
 == 2)

175 
špuddr
 = (
ušt32_t
)
hhash
->
In™
.
pKey
;

176 
bufãrsize
 = 
hhash
->
In™
.
KeySize
;

179 
	`MODIFY_REG
(
HASH
->
STR
, 
HASH_STR_NBLW
, 8 * (
bufãrsize
 % 4));

182 
hhash
->
hdmaš
->
XãrC¶tC®lback
 = 
HASH_DMAXãrC¶t
;

185 
	`HAL_DMA_S¹_IT
(
hhash
->
hdmaš
, 
špuddr
, (
ušt32_t
)&
HASH
->
DIN
, (
bufãrsize
%4 ? (buffersize+3)/4:buffersize/4));

188 
HASH
->
CR
 |ð(
HASH_CR_DMAE
);

193 
HASH
->
CR
 &ð(
ušt32_t
)(~
HASH_CR_DMAE
);

196 
hhash
->
HashInCouÁ
 = 0;

199 
hhash
->
S‹
 = 
HAL_HASH_STATE_READY
;

202 
	`HAL_HASH_InC¶tC®lback
(
hhash
);

205 
	}
}

212 
	$HASH_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

214 
HASH_HªdËTy³Def
* 
hhash
 = ( HASH_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

215 
hhash
->
S‹
ð
HAL_HASH_STATE_READY
;

216 
	`HAL_HASH_E¼ÜC®lback
(
hhash
);

217 
	}
}

225 
	$HASH_Wr™eD©a
(
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
)

227 
ušt32_t
 
bufãrcouÁ”
;

228 
ušt32_t
 
špuddr
 = (ušt32_tè
pInBufãr
;

230 
bufãrcouÁ”
 = 0; bufãrcouÁ” < 
Size
; buffercounter+=4)

232 
HASH
->
DIN
 = *(
ušt32_t
*)
špuddr
;

233 
špuddr
+=4;

235 
	}
}

243 
	$HASH_G‘Dige¡
(
ušt8_t
 *
pMsgDige¡
, ušt8_ˆ
Size
)

245 
ušt32_t
 
msgdige¡
 = (ušt32_t)
pMsgDige¡
;

247 
Size
)

251 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[0]);

252 
msgdige¡
+=4;

253 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[1]);

254 
msgdige¡
+=4;

255 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[2]);

256 
msgdige¡
+=4;

257 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[3]);

261 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[0]);

262 
msgdige¡
+=4;

263 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[1]);

264 
msgdige¡
+=4;

265 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[2]);

266 
msgdige¡
+=4;

267 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[3]);

268 
msgdige¡
+=4;

269 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[4]);

273 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[0]);

274 
msgdige¡
+=4;

275 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[1]);

276 
msgdige¡
+=4;

277 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[2]);

278 
msgdige¡
+=4;

279 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[3]);

280 
msgdige¡
+=4;

281 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[4]);

282 
msgdige¡
+=4;

283 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH_DIGEST
->
HR
[5]);

284 
msgdige¡
+=4;

285 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH_DIGEST
->
HR
[6]);

289 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[0]);

290 
msgdige¡
+=4;

291 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[1]);

292 
msgdige¡
+=4;

293 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[2]);

294 
msgdige¡
+=4;

295 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[3]);

296 
msgdige¡
+=4;

297 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[4]);

298 
msgdige¡
+=4;

299 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH_DIGEST
->
HR
[5]);

300 
msgdige¡
+=4;

301 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH_DIGEST
->
HR
[6]);

302 
msgdige¡
+=4;

303 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH_DIGEST
->
HR
[7]);

308 
	}
}

345 
HAL_StusTy³Def
 
	$HAL_HASH_In™
(
HASH_HªdËTy³Def
 *
hhash
)

348 if(
hhash
 =ð
NULL
)

350  
HAL_ERROR
;

354 
	`as£¹_·¿m
(
	`IS_HASH_DATATYPE
(
hhash
->
In™
.
D©aTy³
));

356 if(
hhash
->
S‹
 =ð
HAL_HASH_STATE_RESET
)

359 
hhash
->
Lock
 = 
HAL_UNLOCKED
;

361 
	`HAL_HASH_M¥In™
(
hhash
);

365 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

368 
hhash
->
HashInCouÁ
 = 0;

369 
hhash
->
HashBuffSize
 = 0;

370 
hhash
->
HashITCouÁ”
 = 0;

373 
HASH
->
CR
 |ð(
ušt32_t
è(
hhash
->
In™
.
D©aTy³
);

376 
hhash
->
S‹
 = 
HAL_HASH_STATE_READY
;

379 
hhash
->
Pha£
 = 
HAL_HASH_PHASE_READY
;

382  
HAL_OK
;

383 
	}
}

392 
HAL_StusTy³Def
 
	$HAL_HASH_DeIn™
(
HASH_HªdËTy³Def
 *
hhash
)

395 if(
hhash
 =ð
NULL
)

397  
HAL_ERROR
;

401 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

404 
hhash
->
Pha£
 = 
HAL_HASH_PHASE_READY
;

407 
hhash
->
HashInCouÁ
 = 0;

408 
hhash
->
HashBuffSize
 = 0;

409 
hhash
->
HashITCouÁ”
 = 0;

412 
	`HAL_HASH_M¥DeIn™
(
hhash
);

415 
hhash
->
S‹
 = 
HAL_HASH_STATE_RESET
;

418 
	`__HAL_UNLOCK
(
hhash
);

421  
HAL_OK
;

422 
	}
}

430 
__w—k
 
	$HAL_HASH_M¥In™
(
HASH_HªdËTy³Def
 *
hhash
)

435 
	}
}

443 
__w—k
 
	$HAL_HASH_M¥DeIn™
(
HASH_HªdËTy³Def
 *
hhash
)

448 
	}
}

456 
__w—k
 
	$HAL_HASH_InC¶tC®lback
(
HASH_HªdËTy³Def
 *
hhash
)

461 
	}
}

469 
__w—k
 
	$HAL_HASH_E¼ÜC®lback
(
HASH_HªdËTy³Def
 *
hhash
)

474 
	}
}

483 
__w—k
 
	$HAL_HASH_Dg¡C¶tC®lback
(
HASH_HªdËTy³Def
 *
hhash
)

488 
	}
}

524 
HAL_StusTy³Def
 
	$HAL_HASH_MD5_S¹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
, ušt32_ˆ
Timeout
)

526 
ušt32_t
 
tick¡¬t
 = 0;

529 
	`__HAL_LOCK
(
hhash
);

532 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

535 if(
hhash
->
Pha£
 =ð
HAL_HASH_PHASE_READY
)

539 
HASH
->
CR
 |ð
HASH_ALGOSELECTION_MD5
 | 
HASH_CR_INIT
;

543 
hhash
->
Pha£
 = 
HAL_HASH_PHASE_PROCESS
;

546 
	`__HAL_HASH_SET_NBVALIDBITS
(
Size
);

549 
	`HASH_Wr™eD©a
(
pInBufãr
, 
Size
);

552 
	`__HAL_HASH_START_DIGEST
();

555 
tick¡¬t
 = 
	`HAL_G‘Tick
();

557 
	`HAL_IS_BIT_SET
(
HASH
->
SR
, 
HASH_FLAG_BUSY
))

560 if(
Timeout
 !ð
HAL_MAX_DELAY
)

562 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

565 
hhash
->
S‹
 = 
HAL_HASH_STATE_TIMEOUT
;

568 
	`__HAL_UNLOCK
(
hhash
);

570  
HAL_TIMEOUT
;

576 
	`HASH_G‘Dige¡
(
pOutBufãr
, 16);

579 
hhash
->
S‹
 = 
HAL_HASH_STATE_READY
;

582 
	`__HAL_UNLOCK
(
hhash
);

585  
HAL_OK
;

586 
	}
}

599 
HAL_StusTy³Def
 
	$HAL_HASH_MD5_AccumuÏ‹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
)

602 
	`__HAL_LOCK
(
hhash
);

605 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

608 if(
hhash
->
Pha£
 =ð
HAL_HASH_PHASE_READY
)

612 
HASH
->
CR
 |ð
HASH_ALGOSELECTION_MD5
 | 
HASH_CR_INIT
;

616 
hhash
->
Pha£
 = 
HAL_HASH_PHASE_PROCESS
;

619 
	`__HAL_HASH_SET_NBVALIDBITS
(
Size
);

622 
	`HASH_Wr™eD©a
(
pInBufãr
, 
Size
);

625 
hhash
->
S‹
 = 
HAL_HASH_STATE_READY
;

628 
	`__HAL_UNLOCK
(
hhash
);

631  
HAL_OK
;

632 
	}
}

646 
HAL_StusTy³Def
 
	$HAL_HASH_SHA1_S¹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
, ušt32_ˆ
Timeout
)

648 
ušt32_t
 
tick¡¬t
 = 0;

651 
	`__HAL_LOCK
(
hhash
);

654 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

657 if(
hhash
->
Pha£
 =ð
HAL_HASH_PHASE_READY
)

661 
HASH
->
CR
 |ð
HASH_ALGOSELECTION_SHA1
 | 
HASH_CR_INIT
;

665 
hhash
->
Pha£
 = 
HAL_HASH_PHASE_PROCESS
;

668 
	`__HAL_HASH_SET_NBVALIDBITS
(
Size
);

671 
	`HASH_Wr™eD©a
(
pInBufãr
, 
Size
);

674 
	`__HAL_HASH_START_DIGEST
();

677 
tick¡¬t
 = 
	`HAL_G‘Tick
();

679 
	`HAL_IS_BIT_SET
(
HASH
->
SR
, 
HASH_FLAG_BUSY
))

682 if(
Timeout
 !ð
HAL_MAX_DELAY
)

684 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

687 
hhash
->
S‹
 = 
HAL_HASH_STATE_TIMEOUT
;

690 
	`__HAL_UNLOCK
(
hhash
);

692  
HAL_TIMEOUT
;

698 
	`HASH_G‘Dige¡
(
pOutBufãr
, 20);

701 
hhash
->
S‹
 = 
HAL_HASH_STATE_READY
;

704 
	`__HAL_UNLOCK
(
hhash
);

707  
HAL_OK
;

708 
	}
}

720 
HAL_StusTy³Def
 
	$HAL_HASH_SHA1_AccumuÏ‹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
)

723 
	`as£¹_·¿m
(
	`IS_HASH_SHA1_BUFFER_SIZE
(
Size
));

726 
	`__HAL_LOCK
(
hhash
);

729 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

732 if(
hhash
->
Pha£
 =ð
HAL_HASH_PHASE_READY
)

736 
HASH
->
CR
 |ð
HASH_ALGOSELECTION_SHA1
 | 
HASH_CR_INIT
;

740 
hhash
->
Pha£
 = 
HAL_HASH_PHASE_PROCESS
;

743 
	`__HAL_HASH_SET_NBVALIDBITS
(
Size
);

746 
	`HASH_Wr™eD©a
(
pInBufãr
, 
Size
);

749 
hhash
->
S‹
 = 
HAL_HASH_STATE_READY
;

752 
	`__HAL_UNLOCK
(
hhash
);

755  
HAL_OK
;

756 
	}
}

789 
HAL_StusTy³Def
 
	$HAL_HASH_MD5_S¹_IT
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
)

791 
ušt32_t
 
špuddr
;

792 
ušt32_t
 
ouuddr
;

793 
ušt32_t
 
bufãrcouÁ”
;

794 
ušt32_t
 
šputcouÁ”
;

797 
	`__HAL_LOCK
(
hhash
);

799 if(
hhash
->
S‹
 =ð
HAL_HASH_STATE_READY
)

802 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

804 
hhash
->
HashInCouÁ
 = 
Size
;

805 
hhash
->
pHashInBuffPŒ
 = 
pInBufãr
;

806 
hhash
->
pHashOutBuffPŒ
 = 
pOutBufãr
;

809 if(
hhash
->
Pha£
 =ð
HAL_HASH_PHASE_READY
)

812 
HASH
->
CR
 |ð
HASH_ALGOSELECTION_MD5
;

815 
HASH
->
CR
 |ð
HASH_CR_INIT
;

818 
hhash
->
HashITCouÁ”
 = 0;

821 
hhash
->
Pha£
 = 
HAL_HASH_PHASE_PROCESS
;

824 
	`__HAL_UNLOCK
(
hhash
);

827 
HASH
->
IMR
 = (
HASH_IT_DINI
 | 
HASH_IT_DCI
);

830  
HAL_OK
;

832 if(
	`__HAL_HASH_GET_FLAG
(
HASH_FLAG_DCIS
))

834 
ouuddr
 = (
ušt32_t
)
hhash
->
pHashOutBuffPŒ
;

836 *(
ušt32_t
*)(
ouuddr
èð
	`__REV
(
HASH
->
HR
[0]);

837 
ouuddr
+=4;

838 *(
ušt32_t
*)(
ouuddr
èð
	`__REV
(
HASH
->
HR
[1]);

839 
ouuddr
+=4;

840 *(
ušt32_t
*)(
ouuddr
èð
	`__REV
(
HASH
->
HR
[2]);

841 
ouuddr
+=4;

842 *(
ušt32_t
*)(
ouuddr
èð
	`__REV
(
HASH
->
HR
[3]);

844 if(
hhash
->
HashInCouÁ
 == 0)

847 
HASH
->
IMR
 = 0;

849 
hhash
->
S‹
 = 
HAL_HASH_STATE_READY
;

851 
	`HAL_HASH_Dg¡C¶tC®lback
(
hhash
);

854 
	`__HAL_UNLOCK
(
hhash
);

857  
HAL_OK
;

860 if(
	`__HAL_HASH_GET_FLAG
(
HASH_FLAG_DINIS
))

862 if(
hhash
->
HashInCouÁ
 >= 68)

864 
špuddr
 = (
ušt32_t
)
hhash
->
pHashInBuffPŒ
;

866 
bufãrcouÁ”
 = 0; buffercounter < 64; buffercounter+=4)

868 
HASH
->
DIN
 = *(
ušt32_t
*)
špuddr
;

869 
špuddr
+=4;

871 if(
hhash
->
HashITCouÁ”
 == 0)

873 
HASH
->
DIN
 = *(
ušt32_t
*)
špuddr
;

875 if(
hhash
->
HashInCouÁ
 >= 68)

878 
hhash
->
HashInCouÁ
 -= 68;

879 
hhash
->
pHashInBuffPŒ
+= 68;

883 
hhash
->
HashInCouÁ
 = 0;

884 
hhash
->
pHashInBuffPŒ
+ðhhash->
HashInCouÁ
;

887 
hhash
->
HashITCouÁ”
 = 1;

892 
hhash
->
HashInCouÁ
 -= 64;

893 
hhash
->
pHashInBuffPŒ
+= 64;

899 
špuddr
 = (
ušt32_t
)
hhash
->
pHashInBuffPŒ
;

901 
šputcouÁ”
 = 
hhash
->
HashInCouÁ
;

903 
HASH
->
IMR
 &ð~(
HASH_IT_DINI
);

905 
	`__HAL_HASH_SET_NBVALIDBITS
(
šputcouÁ”
);

907 if((
šputcouÁ”
 > 4) && (inputcounter%4))

909 
šputcouÁ”
 = (inputcounter+4-inputcounter%4);

911 ià((
šputcouÁ”
 < 4) && (inputcounter != 0))

913 
šputcouÁ”
 = 4;

916 
bufãrcouÁ”
 = 0; bufãrcouÁ” < 
šputcouÁ”
/4; buffercounter++)

918 
HASH
->
DIN
 = *(
ušt32_t
*)
špuddr
;

919 
špuddr
+=4;

922 
	`__HAL_HASH_START_DIGEST
();

924 
hhash
->
HashInCouÁ
 = 0;

926 
	`HAL_HASH_InC¶tC®lback
(
hhash
);

931 
	`__HAL_UNLOCK
(
hhash
);

934  
HAL_OK
;

935 
	}
}

948 
HAL_StusTy³Def
 
	$HAL_HASH_SHA1_S¹_IT
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
)

950 
ušt32_t
 
špuddr
;

951 
ušt32_t
 
ouuddr
;

952 
ušt32_t
 
bufãrcouÁ”
;

953 
ušt32_t
 
šputcouÁ”
;

956 
	`__HAL_LOCK
(
hhash
);

958 if(
hhash
->
S‹
 =ð
HAL_HASH_STATE_READY
)

961 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

963 
hhash
->
HashInCouÁ
 = 
Size
;

964 
hhash
->
pHashInBuffPŒ
 = 
pInBufãr
;

965 
hhash
->
pHashOutBuffPŒ
 = 
pOutBufãr
;

968 if(
hhash
->
Pha£
 =ð
HAL_HASH_PHASE_READY
)

971 
HASH
->
CR
 |ð
HASH_ALGOSELECTION_SHA1
;

974 
HASH
->
CR
 |ð
HASH_CR_INIT
;

977 
hhash
->
HashITCouÁ”
 = 0;

980 
hhash
->
Pha£
 = 
HAL_HASH_PHASE_PROCESS
;

983 
	`__HAL_UNLOCK
(
hhash
);

986 
HASH
->
IMR
 = (
HASH_IT_DINI
 | 
HASH_IT_DCI
);

989  
HAL_OK
;

991 if(
	`__HAL_HASH_GET_FLAG
(
HASH_FLAG_DCIS
))

993 
ouuddr
 = (
ušt32_t
)
hhash
->
pHashOutBuffPŒ
;

995 *(
ušt32_t
*)(
ouuddr
èð
	`__REV
(
HASH
->
HR
[0]);

996 
ouuddr
+=4;

997 *(
ušt32_t
*)(
ouuddr
èð
	`__REV
(
HASH
->
HR
[1]);

998 
ouuddr
+=4;

999 *(
ušt32_t
*)(
ouuddr
èð
	`__REV
(
HASH
->
HR
[2]);

1000 
ouuddr
+=4;

1001 *(
ušt32_t
*)(
ouuddr
èð
	`__REV
(
HASH
->
HR
[3]);

1002 
ouuddr
+=4;

1003 *(
ušt32_t
*)(
ouuddr
èð
	`__REV
(
HASH
->
HR
[4]);

1004 if(
hhash
->
HashInCouÁ
 == 0)

1007 
HASH
->
IMR
 = 0;

1009 
hhash
->
S‹
 = 
HAL_HASH_STATE_READY
;

1011 
	`HAL_HASH_Dg¡C¶tC®lback
(
hhash
);

1014 
	`__HAL_UNLOCK
(
hhash
);

1017  
HAL_OK
;

1020 if(
	`__HAL_HASH_GET_FLAG
(
HASH_FLAG_DINIS
))

1022 if(
hhash
->
HashInCouÁ
 >= 68)

1024 
špuddr
 = (
ušt32_t
)
hhash
->
pHashInBuffPŒ
;

1026 
bufãrcouÁ”
 = 0; buffercounter < 64; buffercounter+=4)

1028 
HASH
->
DIN
 = *(
ušt32_t
*)
špuddr
;

1029 
špuddr
+=4;

1031 if(
hhash
->
HashITCouÁ”
 == 0)

1033 
HASH
->
DIN
 = *(
ušt32_t
*)
špuddr
;

1034 if(
hhash
->
HashInCouÁ
 >= 68)

1037 
hhash
->
HashInCouÁ
 -= 68;

1038 
hhash
->
pHashInBuffPŒ
+= 68;

1042 
hhash
->
HashInCouÁ
 = 0;

1043 
hhash
->
pHashInBuffPŒ
+ðhhash->
HashInCouÁ
;

1046 
hhash
->
HashITCouÁ”
 = 1;

1051 
hhash
->
HashInCouÁ
 -= 64;

1052 
hhash
->
pHashInBuffPŒ
+= 64;

1058 
špuddr
 = (
ušt32_t
)
hhash
->
pHashInBuffPŒ
;

1060 
šputcouÁ”
 = 
hhash
->
HashInCouÁ
;

1062 
HASH
->
IMR
 &ð~(
HASH_IT_DINI
);

1064 
	`__HAL_HASH_SET_NBVALIDBITS
(
šputcouÁ”
);

1066 if((
šputcouÁ”
 > 4) && (inputcounter%4))

1068 
šputcouÁ”
 = (inputcounter+4-inputcounter%4);

1070 ià((
šputcouÁ”
 < 4) && (inputcounter != 0))

1072 
šputcouÁ”
 = 4;

1075 
bufãrcouÁ”
 = 0; bufãrcouÁ” < 
šputcouÁ”
/4; buffercounter++)

1077 
HASH
->
DIN
 = *(
ušt32_t
*)
špuddr
;

1078 
špuddr
+=4;

1081 
	`__HAL_HASH_START_DIGEST
();

1083 
hhash
->
HashInCouÁ
 = 0;

1085 
	`HAL_HASH_InC¶tC®lback
(
hhash
);

1090 
	`__HAL_UNLOCK
(
hhash
);

1093  
HAL_OK
;

1094 
	}
}

1102 
	$HAL_HASH_IRQHªdËr
(
HASH_HªdËTy³Def
 *
hhash
)

1104 
HASH
->
CR
 & 
HASH_CR_ALGO
)

1106 
HASH_ALGOSELECTION_MD5
:

1107 
	`HAL_HASH_MD5_S¹_IT
(
hhash
, 
NULL
, 0, NULL);

1110 
HASH_ALGOSELECTION_SHA1
:

1111 
	`HAL_HASH_SHA1_S¹_IT
(
hhash
, 
NULL
, 0, NULL);

1117 
	}
}

1149 
HAL_StusTy³Def
 
	$HAL_HASH_MD5_S¹_DMA
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
)

1151 
ušt32_t
 
špuddr
 = (ušt32_t)
pInBufãr
;

1154 
	`__HAL_LOCK
(
hhash
);

1157 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

1160 if(
hhash
->
Pha£
 =ð
HAL_HASH_PHASE_READY
)

1164 
HASH
->
CR
 |ð
HASH_ALGOSELECTION_MD5
 | 
HASH_CR_INIT
;

1168 
	`__HAL_HASH_SET_NBVALIDBITS
(
Size
);

1171 
hhash
->
Pha£
 = 
HAL_HASH_PHASE_PROCESS
;

1174 
hhash
->
hdmaš
->
XãrC¶tC®lback
 = 
HASH_DMAXãrC¶t
;

1176 
hhash
->
hdmaš
->
XãrE¼ÜC®lback
 = 
HASH_DMAE¼Ü
;

1179 
	`HAL_DMA_S¹_IT
(
hhash
->
hdmaš
, 
špuddr
, (
ušt32_t
)&
HASH
->
DIN
, (
Size
%4 ? (Size+3)/4:Size/4));

1182 
HASH
->
CR
 |ð(
HASH_CR_DMAE
);

1185 
	`__HAL_UNLOCK
(
hhash
);

1188  
HAL_OK
;

1189 
	}
}

1199 
HAL_StusTy³Def
 
	$HAL_HASH_MD5_Fšish
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
* 
pOutBufãr
, 
ušt32_t
 
Timeout
)

1201 
ušt32_t
 
tick¡¬t
 = 0;

1204 
	`__HAL_LOCK
(
hhash
);

1207 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

1210 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1212 
	`HAL_IS_BIT_CLR
(
HASH
->
SR
, 
HASH_FLAG_DCIS
))

1215 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1217 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1220 
hhash
->
S‹
 = 
HAL_HASH_STATE_TIMEOUT
;

1223 
	`__HAL_UNLOCK
(
hhash
);

1225  
HAL_TIMEOUT
;

1231 
	`HASH_G‘Dige¡
(
pOutBufãr
, 16);

1234 
hhash
->
S‹
 = 
HAL_HASH_STATE_READY
;

1237 
	`__HAL_UNLOCK
(
hhash
);

1240  
HAL_OK
;

1241 
	}
}

1253 
HAL_StusTy³Def
 
	$HAL_HASH_SHA1_S¹_DMA
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
)

1255 
ušt32_t
 
špuddr
 = (ušt32_t)
pInBufãr
;

1258 
	`__HAL_LOCK
(
hhash
);

1261 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

1264 if(
hhash
->
Pha£
 =ð
HAL_HASH_PHASE_READY
)

1268 
HASH
->
CR
 |ð
HASH_ALGOSELECTION_SHA1
;

1269 
HASH
->
CR
 |ð
HASH_CR_INIT
;

1273 
	`__HAL_HASH_SET_NBVALIDBITS
(
Size
);

1276 
hhash
->
Pha£
 = 
HAL_HASH_PHASE_PROCESS
;

1279 
hhash
->
hdmaš
->
XãrC¶tC®lback
 = 
HASH_DMAXãrC¶t
;

1281 
hhash
->
hdmaš
->
XãrE¼ÜC®lback
 = 
HASH_DMAE¼Ü
;

1284 
	`HAL_DMA_S¹_IT
(
hhash
->
hdmaš
, 
špuddr
, (
ušt32_t
)&
HASH
->
DIN
, (
Size
%4 ? (Size+3)/4:Size/4));

1287 
HASH
->
CR
 |ð(
HASH_CR_DMAE
);

1290 
	`__HAL_UNLOCK
(
hhash
);

1293  
HAL_OK
;

1294 
	}
}

1304 
HAL_StusTy³Def
 
	$HAL_HASH_SHA1_Fšish
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
* 
pOutBufãr
, 
ušt32_t
 
Timeout
)

1306 
ušt32_t
 
tick¡¬t
 = 0;

1309 
	`__HAL_LOCK
(
hhash
);

1312 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

1315 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1316 
	`HAL_IS_BIT_CLR
(
HASH
->
SR
, 
HASH_FLAG_DCIS
))

1319 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1321 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1324 
hhash
->
S‹
 = 
HAL_HASH_STATE_TIMEOUT
;

1327 
	`__HAL_UNLOCK
(
hhash
);

1329  
HAL_TIMEOUT
;

1335 
	`HASH_G‘Dige¡
(
pOutBufãr
, 20);

1338 
hhash
->
S‹
 = 
HAL_HASH_STATE_READY
;

1341 
	`__HAL_UNLOCK
(
hhash
);

1344  
HAL_OK
;

1345 
	}
}

1380 
HAL_StusTy³Def
 
	$HAL_HMAC_MD5_S¹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
, ušt32_ˆ
Timeout
)

1382 
ušt32_t
 
tick¡¬t
 = 0;

1385 
	`__HAL_LOCK
(
hhash
);

1388 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

1391 if(
hhash
->
Pha£
 =ð
HAL_HASH_PHASE_READY
)

1394 if(
hhash
->
In™
.
KeySize
 > 64)

1397 
HASH
->
CR
 |ð(
HASH_ALGOSELECTION_MD5
 | 
HASH_ALGOMODE_HMAC
 | 
HASH_HMAC_KEYTYPE_LONGKEY
 | 
HASH_CR_INIT
);

1402 
HASH
->
CR
 |ð(
HASH_ALGOSELECTION_MD5
 | 
HASH_ALGOMODE_HMAC
 | 
HASH_CR_INIT
);

1407 
hhash
->
Pha£
 = 
HAL_HASH_PHASE_PROCESS
;

1411 
	`__HAL_HASH_SET_NBVALIDBITS
(
hhash
->
In™
.
KeySize
);

1414 
	`HASH_Wr™eD©a
(
hhash
->
In™
.
pKey
, hhash->In™.
KeySize
);

1417 
	`__HAL_HASH_START_DIGEST
();

1420 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1422 
	`HAL_IS_BIT_SET
(
HASH
->
SR
, 
HASH_FLAG_BUSY
))

1425 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1427 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1430 
hhash
->
S‹
 = 
HAL_HASH_STATE_TIMEOUT
;

1433 
	`__HAL_UNLOCK
(
hhash
);

1435  
HAL_TIMEOUT
;

1441 
	`__HAL_HASH_SET_NBVALIDBITS
(
Size
);

1444 
	`HASH_Wr™eD©a
(
pInBufãr
, 
Size
);

1447 
	`__HAL_HASH_START_DIGEST
();

1450 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1452 
	`HAL_IS_BIT_SET
(
HASH
->
SR
, 
HASH_FLAG_BUSY
))

1455 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1457 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
Timeout
)

1460 
hhash
->
S‹
 = 
HAL_HASH_STATE_TIMEOUT
;

1463 
	`__HAL_UNLOCK
(
hhash
);

1465  
HAL_TIMEOUT
;

1471 
	`__HAL_HASH_SET_NBVALIDBITS
(
hhash
->
In™
.
KeySize
);

1474 
	`HASH_Wr™eD©a
(
hhash
->
In™
.
pKey
, hhash->In™.
KeySize
);

1477 
	`__HAL_HASH_START_DIGEST
();

1480 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1482 
	`HAL_IS_BIT_SET
(
HASH
->
SR
, 
HASH_FLAG_BUSY
))

1485 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1487 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
Timeout
)

1490 
hhash
->
S‹
 = 
HAL_HASH_STATE_TIMEOUT
;

1493 
	`__HAL_UNLOCK
(
hhash
);

1495  
HAL_TIMEOUT
;

1501 
	`HASH_G‘Dige¡
(
pOutBufãr
, 16);

1504 
hhash
->
S‹
 = 
HAL_HASH_STATE_READY
;

1507 
	`__HAL_UNLOCK
(
hhash
);

1510  
HAL_OK
;

1511 
	}
}

1525 
HAL_StusTy³Def
 
	$HAL_HMAC_SHA1_S¹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
, ušt32_ˆ
Timeout
)

1527 
ušt32_t
 
tick¡¬t
 = 0;

1530 
	`__HAL_LOCK
(
hhash
);

1533 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

1536 if(
hhash
->
Pha£
 =ð
HAL_HASH_PHASE_READY
)

1539 if(
hhash
->
In™
.
KeySize
 > 64)

1542 
HASH
->
CR
 |ð(
HASH_ALGOSELECTION_SHA1
 | 
HASH_ALGOMODE_HMAC
 | 
HASH_HMAC_KEYTYPE_LONGKEY
 | 
HASH_CR_INIT
);

1547 
HASH
->
CR
 |ð(
HASH_ALGOSELECTION_SHA1
 | 
HASH_ALGOMODE_HMAC
 | 
HASH_CR_INIT
);

1552 
hhash
->
Pha£
 = 
HAL_HASH_PHASE_PROCESS
;

1556 
	`__HAL_HASH_SET_NBVALIDBITS
(
hhash
->
In™
.
KeySize
);

1559 
	`HASH_Wr™eD©a
(
hhash
->
In™
.
pKey
, hhash->In™.
KeySize
);

1562 
	`__HAL_HASH_START_DIGEST
();

1565 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1567 
	`HAL_IS_BIT_SET
(
HASH
->
SR
, 
HASH_FLAG_BUSY
))

1570 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1572 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1575 
hhash
->
S‹
 = 
HAL_HASH_STATE_TIMEOUT
;

1578 
	`__HAL_UNLOCK
(
hhash
);

1580  
HAL_TIMEOUT
;

1586 
	`__HAL_HASH_SET_NBVALIDBITS
(
Size
);

1589 
	`HASH_Wr™eD©a
(
pInBufãr
, 
Size
);

1592 
	`__HAL_HASH_START_DIGEST
();

1595 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1597 
	`HAL_IS_BIT_SET
(
HASH
->
SR
, 
HASH_FLAG_BUSY
))

1600 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1602 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
Timeout
)

1605 
hhash
->
S‹
 = 
HAL_HASH_STATE_TIMEOUT
;

1608 
	`__HAL_UNLOCK
(
hhash
);

1610  
HAL_TIMEOUT
;

1616 
	`__HAL_HASH_SET_NBVALIDBITS
(
hhash
->
In™
.
KeySize
);

1619 
	`HASH_Wr™eD©a
(
hhash
->
In™
.
pKey
, hhash->In™.
KeySize
);

1622 
	`__HAL_HASH_START_DIGEST
();

1625 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1627 
	`HAL_IS_BIT_SET
(
HASH
->
SR
, 
HASH_FLAG_BUSY
))

1630 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1632 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
Timeout
)

1635 
hhash
->
S‹
 = 
HAL_HASH_STATE_TIMEOUT
;

1638 
	`__HAL_UNLOCK
(
hhash
);

1640  
HAL_TIMEOUT
;

1645 
	`HASH_G‘Dige¡
(
pOutBufãr
, 20);

1648 
hhash
->
S‹
 = 
HAL_HASH_STATE_READY
;

1651 
	`__HAL_UNLOCK
(
hhash
);

1654  
HAL_OK
;

1655 
	}
}

1687 
HAL_StusTy³Def
 
	$HAL_HMAC_MD5_S¹_DMA
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
)

1689 
ušt32_t
 
špuddr
 = 0;

1692 
	`__HAL_LOCK
(
hhash
);

1695 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

1698 
hhash
->
pHashInBuffPŒ
 = 
pInBufãr
;

1699 
hhash
->
HashBuffSize
 = 
Size
;

1700 
hhash
->
HashInCouÁ
 = 0;

1703 if(
hhash
->
Pha£
 =ð
HAL_HASH_PHASE_READY
)

1706 if(
hhash
->
In™
.
KeySize
 > 64)

1709 
HASH
->
CR
 |ð(
HASH_ALGOSELECTION_MD5
 | 
HASH_ALGOMODE_HMAC
 | 
HASH_HMAC_KEYTYPE_LONGKEY
 | 
HASH_CR_INIT
);

1714 
HASH
->
CR
 |ð(
HASH_ALGOSELECTION_MD5
 | 
HASH_ALGOMODE_HMAC
 | 
HASH_CR_INIT
);

1719 
hhash
->
Pha£
 = 
HAL_HASH_PHASE_PROCESS
;

1722 
	`__HAL_HASH_SET_NBVALIDBITS
(
hhash
->
In™
.
KeySize
);

1725 
špuddr
 = (
ušt32_t
)(
hhash
->
In™
.
pKey
);

1728 
hhash
->
hdmaš
->
XãrC¶tC®lback
 = 
HASH_DMAXãrC¶t
;

1730 
hhash
->
hdmaš
->
XãrE¼ÜC®lback
 = 
HASH_DMAE¼Ü
;

1733 
	`HAL_DMA_S¹_IT
(
hhash
->
hdmaš
, 
špuddr
, (
ušt32_t
)&
HASH
->
DIN
, (hhash->
In™
.
KeySize
%4 ? (hhash->Init.KeySize+3)/4:hhash->Init.KeySize/4));

1735 
HASH
->
CR
 |ð(
HASH_CR_DMAE
);

1738 
	`__HAL_UNLOCK
(
hhash
);

1741  
HAL_OK
;

1742 
	}
}

1754 
HAL_StusTy³Def
 
	$HAL_HMAC_SHA1_S¹_DMA
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
)

1756 
ušt32_t
 
špuddr
 = 0;

1759 
	`__HAL_LOCK
(
hhash
);

1762 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

1765 
hhash
->
pHashInBuffPŒ
 = 
pInBufãr
;

1766 
hhash
->
HashBuffSize
 = 
Size
;

1767 
hhash
->
HashInCouÁ
 = 0;

1770 if(
hhash
->
Pha£
 =ð
HAL_HASH_PHASE_READY
)

1773 if(
hhash
->
In™
.
KeySize
 > 64)

1776 
HASH
->
CR
 |ð(
HASH_ALGOSELECTION_SHA1
 | 
HASH_ALGOMODE_HMAC
 | 
HASH_HMAC_KEYTYPE_LONGKEY
 | 
HASH_CR_INIT
);

1781 
HASH
->
CR
 |ð(
HASH_ALGOSELECTION_SHA1
 | 
HASH_ALGOMODE_HMAC
 | 
HASH_CR_INIT
);

1786 
hhash
->
Pha£
 = 
HAL_HASH_PHASE_PROCESS
;

1789 
	`__HAL_HASH_SET_NBVALIDBITS
(
hhash
->
In™
.
KeySize
);

1792 
špuddr
 = (
ušt32_t
)(
hhash
->
In™
.
pKey
);

1795 
hhash
->
hdmaš
->
XãrC¶tC®lback
 = 
HASH_DMAXãrC¶t
;

1797 
hhash
->
hdmaš
->
XãrE¼ÜC®lback
 = 
HASH_DMAE¼Ü
;

1800 
	`HAL_DMA_S¹_IT
(
hhash
->
hdmaš
, 
špuddr
, (
ušt32_t
)&
HASH
->
DIN
, (hhash->
In™
.
KeySize
%4 ? (hhash->Init.KeySize+3)/4:hhash->Init.KeySize/4));

1802 
HASH
->
CR
 |ð(
HASH_CR_DMAE
);

1805 
	`__HAL_UNLOCK
(
hhash
);

1808  
HAL_OK
;

1809 
	}
}

1835 
HAL_HASH_STATETy³Def
 
	$HAL_HASH_G‘S‹
(
HASH_HªdËTy³Def
 *
hhash
)

1837  
hhash
->
S‹
;

1838 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_hash_ex.c

96 
	~"¡m32f4xx_h®.h
"

107 #ifdeà
HAL_HASH_MODULE_ENABLED


109 #ià
defšed
(
STM32F437xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F479xx
)

119 
HASHEx_DMAXãrC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

120 
HASHEx_Wr™eD©a
(
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
);

121 
HASHEx_G‘Dige¡
(
ušt8_t
 *
pMsgDige¡
, ušt8_ˆ
Size
);

122 
HASHEx_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

139 
	$HASHEx_Wr™eD©a
(
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
)

141 
ušt32_t
 
bufãrcouÁ”
;

142 
ušt32_t
 
špuddr
 = (ušt32_tè
pInBufãr
;

144 
bufãrcouÁ”
 = 0; bufãrcouÁ” < 
Size
; buffercounter+=4)

146 
HASH
->
DIN
 = *(
ušt32_t
*)
špuddr
;

147 
špuddr
+=4;

149 
	}
}

157 
	$HASHEx_G‘Dige¡
(
ušt8_t
 *
pMsgDige¡
, ušt8_ˆ
Size
)

159 
ušt32_t
 
msgdige¡
 = (ušt32_t)
pMsgDige¡
;

161 
Size
)

165 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[0]);

166 
msgdige¡
+=4;

167 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[1]);

168 
msgdige¡
+=4;

169 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[2]);

170 
msgdige¡
+=4;

171 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[3]);

175 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[0]);

176 
msgdige¡
+=4;

177 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[1]);

178 
msgdige¡
+=4;

179 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[2]);

180 
msgdige¡
+=4;

181 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[3]);

182 
msgdige¡
+=4;

183 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[4]);

187 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[0]);

188 
msgdige¡
+=4;

189 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[1]);

190 
msgdige¡
+=4;

191 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[2]);

192 
msgdige¡
+=4;

193 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[3]);

194 
msgdige¡
+=4;

195 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[4]);

196 
msgdige¡
+=4;

197 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH_DIGEST
->
HR
[5]);

198 
msgdige¡
+=4;

199 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH_DIGEST
->
HR
[6]);

203 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[0]);

204 
msgdige¡
+=4;

205 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[1]);

206 
msgdige¡
+=4;

207 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[2]);

208 
msgdige¡
+=4;

209 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[3]);

210 
msgdige¡
+=4;

211 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH
->
HR
[4]);

212 
msgdige¡
+=4;

213 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH_DIGEST
->
HR
[5]);

214 
msgdige¡
+=4;

215 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH_DIGEST
->
HR
[6]);

216 
msgdige¡
+=4;

217 *(
ušt32_t
*)(
msgdige¡
èð
	`__REV
(
HASH_DIGEST
->
HR
[7]);

222 
	}
}

229 
	$HASHEx_DMAXãrC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

231 
HASH_HªdËTy³Def
* 
hhash
 = ( HASH_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

232 
ušt32_t
 
špuddr
 = 0;

233 
ušt32_t
 
bufãrsize
 = 0;

235 if((
HASH
->
CR
 & 
HASH_CR_MODE
) != HASH_CR_MODE)

238 
HASH
->
CR
 &ð(
ušt32_t
)(~
HASH_CR_DMAE
);

241 
hhash
->
S‹
 = 
HAL_HASH_STATE_READY
;

244 
	`HAL_HASH_InC¶tC®lback
(
hhash
);

249 
hhash
->
HashInCouÁ
++;

251 
HASH
->
CR
 &ð(
ušt32_t
)(~
HASH_CR_DMAE
);

253 if(
hhash
->
HashInCouÁ
 <= 2)

256 if(
hhash
->
HashInCouÁ
 == 1)

258 
špuddr
 = (
ušt32_t
)
hhash
->
pHashInBuffPŒ
;

259 
bufãrsize
 = 
hhash
->
HashBuffSize
;

262 if(
hhash
->
HashInCouÁ
 == 2)

264 
špuddr
 = (
ušt32_t
)
hhash
->
In™
.
pKey
;

265 
bufãrsize
 = 
hhash
->
In™
.
KeySize
;

268 
	`MODIFY_REG
(
HASH
->
STR
, 
HASH_STR_NBLW
, 8 * (
bufãrsize
 % 4));

271 
hhash
->
hdmaš
->
XãrC¶tC®lback
 = 
HASHEx_DMAXãrC¶t
;

274 
	`HAL_DMA_S¹_IT
(
hhash
->
hdmaš
, 
špuddr
, (
ušt32_t
)&
HASH
->
DIN
, (
bufãrsize
%4 ? (buffersize+3)/4:buffersize/4));

277 
HASH
->
CR
 |ð(
HASH_CR_DMAE
);

282 
HASH
->
CR
 &ð(
ušt32_t
)(~
HASH_CR_DMAE
);

285 
hhash
->
HashInCouÁ
 = 0;

288 
hhash
->
S‹
 = 
HAL_HASH_STATE_READY
;

291 
	`HAL_HASH_InC¶tC®lback
(
hhash
);

294 
	}
}

301 
	$HASHEx_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

303 
HASH_HªdËTy³Def
* 
hhash
 = ( HASH_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

304 
hhash
->
S‹
ð
HAL_HASH_STATE_READY
;

305 
	`HAL_HASH_E¼ÜC®lback
(
hhash
);

306 
	}
}

345 
HAL_StusTy³Def
 
	$HAL_HASHEx_SHA224_S¹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
, ušt32_ˆ
Timeout
)

347 
ušt32_t
 
tick¡¬t
 = 0;

350 
	`__HAL_LOCK
(
hhash
);

353 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

356 if(
hhash
->
Pha£
 =ð
HAL_HASH_PHASE_READY
)

360 
HASH
->
CR
 |ð
HASH_ALGOSELECTION_SHA224
 | 
HASH_CR_INIT
;

364 
hhash
->
Pha£
 = 
HAL_HASH_PHASE_PROCESS
;

367 
	`__HAL_HASH_SET_NBVALIDBITS
(
Size
);

370 
	`HASHEx_Wr™eD©a
(
pInBufãr
, 
Size
);

373 
	`__HAL_HASH_START_DIGEST
();

376 
tick¡¬t
 = 
	`HAL_G‘Tick
();

378 (
HASH
->
SR
 & 
HASH_FLAG_BUSY
) == HASH_FLAG_BUSY)

381 if(
Timeout
 !ð
HAL_MAX_DELAY
)

383 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

386 
hhash
->
S‹
 = 
HAL_HASH_STATE_TIMEOUT
;

389 
	`__HAL_UNLOCK
(
hhash
);

391  
HAL_TIMEOUT
;

397 
	`HASHEx_G‘Dige¡
(
pOutBufãr
, 28);

400 
hhash
->
S‹
 = 
HAL_HASH_STATE_READY
;

403 
	`__HAL_UNLOCK
(
hhash
);

406  
HAL_OK
;

407 
	}
}

421 
HAL_StusTy³Def
 
	$HAL_HASHEx_SHA256_S¹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
, ušt32_ˆ
Timeout
)

423 
ušt32_t
 
tick¡¬t
 = 0;

426 
	`__HAL_LOCK
(
hhash
);

429 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

432 if(
hhash
->
Pha£
 =ð
HAL_HASH_PHASE_READY
)

436 
HASH
->
CR
 |ð
HASH_ALGOSELECTION_SHA256
 | 
HASH_CR_INIT
;

440 
hhash
->
Pha£
 = 
HAL_HASH_PHASE_PROCESS
;

443 
	`__HAL_HASH_SET_NBVALIDBITS
(
Size
);

446 
	`HASHEx_Wr™eD©a
(
pInBufãr
, 
Size
);

449 
	`__HAL_HASH_START_DIGEST
();

452 
tick¡¬t
 = 
	`HAL_G‘Tick
();

454 (
HASH
->
SR
 & 
HASH_FLAG_BUSY
) == HASH_FLAG_BUSY)

457 if(
Timeout
 !ð
HAL_MAX_DELAY
)

459 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

462 
hhash
->
S‹
 = 
HAL_HASH_STATE_TIMEOUT
;

465 
	`__HAL_UNLOCK
(
hhash
);

467  
HAL_TIMEOUT
;

473 
	`HASHEx_G‘Dige¡
(
pOutBufãr
, 32);

476 
hhash
->
S‹
 = 
HAL_HASH_STATE_READY
;

479 
	`__HAL_UNLOCK
(
hhash
);

482  
HAL_OK
;

483 
	}
}

496 
HAL_StusTy³Def
 
	$HAL_HASHEx_SHA224_AccumuÏ‹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
)

499 
	`__HAL_LOCK
(
hhash
);

502 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

505 if(
hhash
->
Pha£
 =ð
HAL_HASH_PHASE_READY
)

509 
HASH
->
CR
 |ð
HASH_ALGOSELECTION_SHA224
 | 
HASH_CR_INIT
;

513 
hhash
->
Pha£
 = 
HAL_HASH_PHASE_PROCESS
;

516 
	`__HAL_HASH_SET_NBVALIDBITS
(
Size
);

519 
	`HASHEx_Wr™eD©a
(
pInBufãr
, 
Size
);

522 
hhash
->
S‹
 = 
HAL_HASH_STATE_READY
;

525 
	`__HAL_UNLOCK
(
hhash
);

528  
HAL_OK
;

529 
	}
}

542 
HAL_StusTy³Def
 
	$HAL_HASHEx_SHA256_AccumuÏ‹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
)

545 
	`__HAL_LOCK
(
hhash
);

548 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

551 if(
hhash
->
Pha£
 =ð
HAL_HASH_PHASE_READY
)

555 
HASH
->
CR
 |ð
HASH_ALGOSELECTION_SHA256
 | 
HASH_CR_INIT
;

559 
hhash
->
Pha£
 = 
HAL_HASH_PHASE_PROCESS
;

562 
	`__HAL_HASH_SET_NBVALIDBITS
(
Size
);

565 
	`HASHEx_Wr™eD©a
(
pInBufãr
, 
Size
);

568 
hhash
->
S‹
 = 
HAL_HASH_STATE_READY
;

571 
	`__HAL_UNLOCK
(
hhash
);

574  
HAL_OK
;

575 
	}
}

610 
HAL_StusTy³Def
 
	$HAL_HMACEx_SHA224_S¹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
, ušt32_ˆ
Timeout
)

612 
ušt32_t
 
tick¡¬t
 = 0;

615 
	`__HAL_LOCK
(
hhash
);

618 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

621 if(
hhash
->
Pha£
 =ð
HAL_HASH_PHASE_READY
)

624 if(
hhash
->
In™
.
KeySize
 > 64)

627 
HASH
->
CR
 |ð(
HASH_ALGOSELECTION_SHA224
 | 
HASH_ALGOMODE_HMAC
 | 
HASH_HMAC_KEYTYPE_LONGKEY
 | 
HASH_CR_INIT
);

632 
HASH
->
CR
 |ð(
HASH_ALGOSELECTION_SHA224
 | 
HASH_ALGOMODE_HMAC
 | 
HASH_CR_INIT
);

637 
hhash
->
Pha£
 = 
HAL_HASH_PHASE_PROCESS
;

641 
	`__HAL_HASH_SET_NBVALIDBITS
(
hhash
->
In™
.
KeySize
);

644 
	`HASHEx_Wr™eD©a
(
hhash
->
In™
.
pKey
, hhash->In™.
KeySize
);

647 
	`__HAL_HASH_START_DIGEST
();

650 
tick¡¬t
 = 
	`HAL_G‘Tick
();

652 (
HASH
->
SR
 & 
HASH_FLAG_BUSY
) == HASH_FLAG_BUSY)

655 if(
Timeout
 !ð
HAL_MAX_DELAY
)

657 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

660 
hhash
->
S‹
 = 
HAL_HASH_STATE_TIMEOUT
;

663 
	`__HAL_UNLOCK
(
hhash
);

665  
HAL_TIMEOUT
;

671 
	`__HAL_HASH_SET_NBVALIDBITS
(
Size
);

674 
	`HASHEx_Wr™eD©a
(
pInBufãr
, 
Size
);

677 
	`__HAL_HASH_START_DIGEST
();

680 
tick¡¬t
 = 
	`HAL_G‘Tick
();

682 (
HASH
->
SR
 & 
HASH_FLAG_BUSY
) == HASH_FLAG_BUSY)

685 if(
Timeout
 !ð
HAL_MAX_DELAY
)

687 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
Timeout
)

690 
hhash
->
S‹
 = 
HAL_HASH_STATE_TIMEOUT
;

693 
	`__HAL_UNLOCK
(
hhash
);

695  
HAL_TIMEOUT
;

701 
	`__HAL_HASH_SET_NBVALIDBITS
(
hhash
->
In™
.
KeySize
);

704 
	`HASHEx_Wr™eD©a
(
hhash
->
In™
.
pKey
, hhash->In™.
KeySize
);

707 
	`__HAL_HASH_START_DIGEST
();

710 
tick¡¬t
 = 
	`HAL_G‘Tick
();

712 (
HASH
->
SR
 & 
HASH_FLAG_BUSY
) == HASH_FLAG_BUSY)

715 if(
Timeout
 !ð
HAL_MAX_DELAY
)

717 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
Timeout
)

720 
hhash
->
S‹
 = 
HAL_HASH_STATE_TIMEOUT
;

723 
	`__HAL_UNLOCK
(
hhash
);

725  
HAL_TIMEOUT
;

730 
	`HASHEx_G‘Dige¡
(
pOutBufãr
, 28);

733 
hhash
->
S‹
 = 
HAL_HASH_STATE_READY
;

736 
	`__HAL_UNLOCK
(
hhash
);

739  
HAL_OK
;

740 
	}
}

754 
HAL_StusTy³Def
 
	$HAL_HMACEx_SHA256_S¹
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
, ušt32_ˆ
Timeout
)

756 
ušt32_t
 
tick¡¬t
 = 0;

759 
	`__HAL_LOCK
(
hhash
);

762 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

765 if(
hhash
->
Pha£
 =ð
HAL_HASH_PHASE_READY
)

768 if(
hhash
->
In™
.
KeySize
 > 64)

771 
HASH
->
CR
 |ð(
HASH_ALGOSELECTION_SHA256
 | 
HASH_ALGOMODE_HMAC
 | 
HASH_HMAC_KEYTYPE_LONGKEY
);

776 
HASH
->
CR
 |ð(
HASH_ALGOSELECTION_SHA256
 | 
HASH_ALGOMODE_HMAC
);

780 
HASH
->
CR
 |ð
HASH_CR_INIT
;

784 
hhash
->
Pha£
 = 
HAL_HASH_PHASE_PROCESS
;

788 
	`__HAL_HASH_SET_NBVALIDBITS
(
hhash
->
In™
.
KeySize
);

791 
	`HASHEx_Wr™eD©a
(
hhash
->
In™
.
pKey
, hhash->In™.
KeySize
);

794 
	`__HAL_HASH_START_DIGEST
();

797 
tick¡¬t
 = 
	`HAL_G‘Tick
();

799 (
HASH
->
SR
 & 
HASH_FLAG_BUSY
) == HASH_FLAG_BUSY)

802 if(
Timeout
 !ð
HAL_MAX_DELAY
)

804 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

807 
hhash
->
S‹
 = 
HAL_HASH_STATE_TIMEOUT
;

810 
	`__HAL_UNLOCK
(
hhash
);

812  
HAL_TIMEOUT
;

818 
	`__HAL_HASH_SET_NBVALIDBITS
(
Size
);

821 
	`HASHEx_Wr™eD©a
(
pInBufãr
, 
Size
);

824 
	`__HAL_HASH_START_DIGEST
();

827 
tick¡¬t
 = 
	`HAL_G‘Tick
();

829 (
HASH
->
SR
 & 
HASH_FLAG_BUSY
) == HASH_FLAG_BUSY)

832 if(
Timeout
 !ð
HAL_MAX_DELAY
)

834 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
Timeout
)

837 
hhash
->
S‹
 = 
HAL_HASH_STATE_TIMEOUT
;

840 
	`__HAL_UNLOCK
(
hhash
);

842  
HAL_TIMEOUT
;

848 
	`__HAL_HASH_SET_NBVALIDBITS
(
hhash
->
In™
.
KeySize
);

851 
	`HASHEx_Wr™eD©a
(
hhash
->
In™
.
pKey
, hhash->In™.
KeySize
);

854 
	`__HAL_HASH_START_DIGEST
();

857 
tick¡¬t
 = 
	`HAL_G‘Tick
();

859 (
HASH
->
SR
 & 
HASH_FLAG_BUSY
) == HASH_FLAG_BUSY)

862 if(
Timeout
 !ð
HAL_MAX_DELAY
)

864 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
Timeout
)

867 
hhash
->
S‹
 = 
HAL_HASH_STATE_TIMEOUT
;

870 
	`__HAL_UNLOCK
(
hhash
);

872  
HAL_TIMEOUT
;

877 
	`HASHEx_G‘Dige¡
(
pOutBufãr
, 32);

880 
hhash
->
S‹
 = 
HAL_HASH_STATE_READY
;

883 
	`__HAL_UNLOCK
(
hhash
);

886  
HAL_OK
;

887 
	}
}

920 
HAL_StusTy³Def
 
	$HAL_HASHEx_SHA224_S¹_IT
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
)

922 
ušt32_t
 
špuddr
;

923 
ušt32_t
 
bufãrcouÁ”
;

924 
ušt32_t
 
šputcouÁ”
;

927 
	`__HAL_LOCK
(
hhash
);

929 if(
hhash
->
S‹
 =ð
HAL_HASH_STATE_READY
)

932 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

934 
hhash
->
HashInCouÁ
 = 
Size
;

935 
hhash
->
pHashInBuffPŒ
 = 
pInBufãr
;

936 
hhash
->
pHashOutBuffPŒ
 = 
pOutBufãr
;

939 if(
hhash
->
Pha£
 =ð
HAL_HASH_PHASE_READY
)

942 
HASH
->
CR
 |ð
HASH_ALGOSELECTION_SHA224
;

945 
HASH
->
CR
 |ð
HASH_CR_INIT
;

948 
hhash
->
HashITCouÁ”
 = 0;

951 
hhash
->
Pha£
 = 
HAL_HASH_PHASE_PROCESS
;

954 
	`__HAL_UNLOCK
(
hhash
);

957 
HASH
->
IMR
 = (
HASH_IT_DINI
 | 
HASH_IT_DCI
);

960  
HAL_OK
;

962 if(
	`__HAL_HASH_GET_FLAG
(
HASH_FLAG_DCIS
))

965 
	`HASHEx_G‘Dige¡
(
hhash
->
pHashOutBuffPŒ
, 28);

966 if(
hhash
->
HashInCouÁ
 == 0)

969 
HASH
->
IMR
 = 0;

971 
hhash
->
S‹
 = 
HAL_HASH_STATE_READY
;

973 
	`HAL_HASH_Dg¡C¶tC®lback
(
hhash
);

976 
	`__HAL_UNLOCK
(
hhash
);

979  
HAL_OK
;

982 if(
	`__HAL_HASH_GET_FLAG
(
HASH_FLAG_DINIS
))

984 if(
hhash
->
HashInCouÁ
 >= 68)

986 
špuddr
 = (
ušt32_t
)
hhash
->
pHashInBuffPŒ
;

988 
bufãrcouÁ”
 = 0; buffercounter < 64; buffercounter+=4)

990 
HASH
->
DIN
 = *(
ušt32_t
*)
špuddr
;

991 
špuddr
+=4;

993 if(
hhash
->
HashITCouÁ”
 == 0)

995 
HASH
->
DIN
 = *(
ušt32_t
*)
špuddr
;

997 if(
hhash
->
HashInCouÁ
 >= 68)

1000 
hhash
->
HashInCouÁ
 -= 68;

1001 
hhash
->
pHashInBuffPŒ
+= 68;

1005 
hhash
->
HashInCouÁ
 = 0;

1006 
hhash
->
pHashInBuffPŒ
+ðhhash->
HashInCouÁ
;

1009 
hhash
->
HashITCouÁ”
 = 1;

1014 
hhash
->
HashInCouÁ
 -= 64;

1015 
hhash
->
pHashInBuffPŒ
+= 64;

1021 
špuddr
 = (
ušt32_t
)
hhash
->
pHashInBuffPŒ
;

1023 
šputcouÁ”
 = 
hhash
->
HashInCouÁ
;

1025 
HASH
->
IMR
 &ð~(
HASH_IT_DINI
);

1027 
	`__HAL_HASH_SET_NBVALIDBITS
(
šputcouÁ”
);

1029 if((
šputcouÁ”
 > 4) && (inputcounter%4))

1031 
šputcouÁ”
 = (inputcounter+4-inputcounter%4);

1033 ià((
šputcouÁ”
 < 4) && (inputcounter != 0))

1035 
šputcouÁ”
 = 4;

1038 
bufãrcouÁ”
 = 0; bufãrcouÁ” < 
šputcouÁ”
/4; buffercounter++)

1040 
HASH
->
DIN
 = *(
ušt32_t
*)
špuddr
;

1041 
špuddr
+=4;

1044 
	`__HAL_HASH_START_DIGEST
();

1046 
hhash
->
HashInCouÁ
 = 0;

1048 
	`HAL_HASH_InC¶tC®lback
(
hhash
);

1053 
	`__HAL_UNLOCK
(
hhash
);

1056  
HAL_OK
;

1057 
	}
}

1071 
HAL_StusTy³Def
 
	$HAL_HASHEx_SHA256_S¹_IT
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
, ušt8_t* 
pOutBufãr
)

1073 
ušt32_t
 
špuddr
;

1074 
ušt32_t
 
bufãrcouÁ”
;

1075 
ušt32_t
 
šputcouÁ”
;

1078 
	`__HAL_LOCK
(
hhash
);

1080 if(
hhash
->
S‹
 =ð
HAL_HASH_STATE_READY
)

1083 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

1085 
hhash
->
HashInCouÁ
 = 
Size
;

1086 
hhash
->
pHashInBuffPŒ
 = 
pInBufãr
;

1087 
hhash
->
pHashOutBuffPŒ
 = 
pOutBufãr
;

1090 if(
hhash
->
Pha£
 =ð
HAL_HASH_PHASE_READY
)

1093 
HASH
->
CR
 |ð
HASH_ALGOSELECTION_SHA256
;

1096 
HASH
->
CR
 |ð
HASH_CR_INIT
;

1099 
hhash
->
HashITCouÁ”
 = 0;

1102 
hhash
->
Pha£
 = 
HAL_HASH_PHASE_PROCESS
;

1105 
	`__HAL_UNLOCK
(
hhash
);

1108 
HASH
->
IMR
 = (
HASH_IT_DINI
 | 
HASH_IT_DCI
);

1111  
HAL_OK
;

1113 if(
	`__HAL_HASH_GET_FLAG
(
HASH_FLAG_DCIS
))

1116 
	`HASHEx_G‘Dige¡
(
hhash
->
pHashOutBuffPŒ
, 32);

1117 if(
hhash
->
HashInCouÁ
 == 0)

1120 
HASH
->
IMR
 = 0;

1122 
hhash
->
S‹
 = 
HAL_HASH_STATE_READY
;

1124 
	`HAL_HASH_Dg¡C¶tC®lback
(
hhash
);

1127 
	`__HAL_UNLOCK
(
hhash
);

1130  
HAL_OK
;

1133 if(
	`__HAL_HASH_GET_FLAG
(
HASH_FLAG_DINIS
))

1135 if(
hhash
->
HashInCouÁ
 >= 68)

1137 
špuddr
 = (
ušt32_t
)
hhash
->
pHashInBuffPŒ
;

1139 
bufãrcouÁ”
 = 0; buffercounter < 64; buffercounter+=4)

1141 
HASH
->
DIN
 = *(
ušt32_t
*)
špuddr
;

1142 
špuddr
+=4;

1144 if(
hhash
->
HashITCouÁ”
 == 0)

1146 
HASH
->
DIN
 = *(
ušt32_t
*)
špuddr
;

1148 if(
hhash
->
HashInCouÁ
 >= 68)

1151 
hhash
->
HashInCouÁ
 -= 68;

1152 
hhash
->
pHashInBuffPŒ
+= 68;

1156 
hhash
->
HashInCouÁ
 = 0;

1157 
hhash
->
pHashInBuffPŒ
+ðhhash->
HashInCouÁ
;

1160 
hhash
->
HashITCouÁ”
 = 1;

1165 
hhash
->
HashInCouÁ
 -= 64;

1166 
hhash
->
pHashInBuffPŒ
+= 64;

1172 
špuddr
 = (
ušt32_t
)
hhash
->
pHashInBuffPŒ
;

1174 
šputcouÁ”
 = 
hhash
->
HashInCouÁ
;

1176 
HASH
->
IMR
 &ð~(
HASH_IT_DINI
);

1178 
	`__HAL_HASH_SET_NBVALIDBITS
(
šputcouÁ”
);

1180 if((
šputcouÁ”
 > 4) && (inputcounter%4))

1182 
šputcouÁ”
 = (inputcounter+4-inputcounter%4);

1184 ià((
šputcouÁ”
 < 4) && (inputcounter != 0))

1186 
šputcouÁ”
 = 4;

1189 
bufãrcouÁ”
 = 0; bufãrcouÁ” < 
šputcouÁ”
/4; buffercounter++)

1191 
HASH
->
DIN
 = *(
ušt32_t
*)
špuddr
;

1192 
špuddr
+=4;

1195 
	`__HAL_HASH_START_DIGEST
();

1197 
hhash
->
HashInCouÁ
 = 0;

1199 
	`HAL_HASH_InC¶tC®lback
(
hhash
);

1204 
	`__HAL_UNLOCK
(
hhash
);

1207  
HAL_OK
;

1208 
	}
}

1216 
	$HAL_HASHEx_IRQHªdËr
(
HASH_HªdËTy³Def
 *
hhash
)

1218 
HASH
->
CR
 & 
HASH_CR_ALGO
)

1221 
HASH_ALGOSELECTION_SHA224
:

1222 
	`HAL_HASHEx_SHA224_S¹_IT
(
hhash
, 
NULL
, 0, NULL);

1225 
HASH_ALGOSELECTION_SHA256
:

1226 
	`HAL_HASHEx_SHA256_S¹_IT
(
hhash
, 
NULL
, 0, NULL);

1232 
	}
}

1265 
HAL_StusTy³Def
 
	$HAL_HASHEx_SHA224_S¹_DMA
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
)

1267 
ušt32_t
 
špuddr
 = (ušt32_t)
pInBufãr
;

1270 
	`__HAL_LOCK
(
hhash
);

1273 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

1276 if(
hhash
->
Pha£
 =ð
HAL_HASH_PHASE_READY
)

1280 
HASH
->
CR
 |ð
HASH_ALGOSELECTION_SHA224
 | 
HASH_CR_INIT
;

1284 
	`__HAL_HASH_SET_NBVALIDBITS
(
Size
);

1287 
hhash
->
Pha£
 = 
HAL_HASH_PHASE_PROCESS
;

1290 
hhash
->
hdmaš
->
XãrC¶tC®lback
 = 
HASHEx_DMAXãrC¶t
;

1292 
hhash
->
hdmaš
->
XãrE¼ÜC®lback
 = 
HASHEx_DMAE¼Ü
;

1295 
	`HAL_DMA_S¹_IT
(
hhash
->
hdmaš
, 
špuddr
, (
ušt32_t
)&
HASH
->
DIN
, (
Size
%4 ? (Size+3)/4:Size/4));

1298 
HASH
->
CR
 |ð(
HASH_CR_DMAE
);

1301 
	`__HAL_UNLOCK
(
hhash
);

1304  
HAL_OK
;

1305 
	}
}

1315 
HAL_StusTy³Def
 
	$HAL_HASHEx_SHA224_Fšish
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
* 
pOutBufãr
, 
ušt32_t
 
Timeout
)

1317 
ušt32_t
 
tick¡¬t
 = 0;

1320 
	`__HAL_LOCK
(
hhash
);

1323 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

1326 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1328 
	`HAL_IS_BIT_CLR
(
HASH
->
SR
, 
HASH_FLAG_DCIS
))

1331 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1333 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1336 
hhash
->
S‹
 = 
HAL_HASH_STATE_TIMEOUT
;

1339 
	`__HAL_UNLOCK
(
hhash
);

1341  
HAL_TIMEOUT
;

1347 
	`HASHEx_G‘Dige¡
(
pOutBufãr
, 28);

1350 
hhash
->
S‹
 = 
HAL_HASH_STATE_READY
;

1353 
	`__HAL_UNLOCK
(
hhash
);

1356  
HAL_OK
;

1357 
	}
}

1369 
HAL_StusTy³Def
 
	$HAL_HASHEx_SHA256_S¹_DMA
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
)

1371 
ušt32_t
 
špuddr
 = (ušt32_t)
pInBufãr
;

1374 
	`__HAL_LOCK
(
hhash
);

1377 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

1380 if(
hhash
->
Pha£
 =ð
HAL_HASH_PHASE_READY
)

1384 
HASH
->
CR
 |ð
HASH_ALGOSELECTION_SHA256
 | 
HASH_CR_INIT
;

1388 
	`__HAL_HASH_SET_NBVALIDBITS
(
Size
);

1391 
hhash
->
Pha£
 = 
HAL_HASH_PHASE_PROCESS
;

1394 
hhash
->
hdmaš
->
XãrC¶tC®lback
 = 
HASHEx_DMAXãrC¶t
;

1396 
hhash
->
hdmaš
->
XãrE¼ÜC®lback
 = 
HASHEx_DMAE¼Ü
;

1399 
	`HAL_DMA_S¹_IT
(
hhash
->
hdmaš
, 
špuddr
, (
ušt32_t
)&
HASH
->
DIN
, (
Size
%4 ? (Size+3)/4:Size/4));

1402 
HASH
->
CR
 |ð(
HASH_CR_DMAE
);

1405 
	`__HAL_UNLOCK
(
hhash
);

1408  
HAL_OK
;

1409 
	}
}

1419 
HAL_StusTy³Def
 
	$HAL_HASHEx_SHA256_Fšish
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
* 
pOutBufãr
, 
ušt32_t
 
Timeout
)

1421 
ušt32_t
 
tick¡¬t
 = 0;

1424 
	`__HAL_LOCK
(
hhash
);

1427 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

1430 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1432 
	`HAL_IS_BIT_CLR
(
HASH
->
SR
, 
HASH_FLAG_DCIS
))

1435 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1437 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1440 
hhash
->
S‹
 = 
HAL_HASH_STATE_TIMEOUT
;

1443 
	`__HAL_UNLOCK
(
hhash
);

1445  
HAL_TIMEOUT
;

1451 
	`HASHEx_G‘Dige¡
(
pOutBufãr
, 32);

1454 
hhash
->
S‹
 = 
HAL_HASH_STATE_READY
;

1457 
	`__HAL_UNLOCK
(
hhash
);

1460  
HAL_OK
;

1461 
	}
}

1493 
HAL_StusTy³Def
 
	$HAL_HMACEx_SHA224_S¹_DMA
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
)

1495 
ušt32_t
 
špuddr
;

1498 
	`__HAL_LOCK
(
hhash
);

1501 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

1504 
hhash
->
pHashInBuffPŒ
 = 
pInBufãr
;

1505 
hhash
->
HashBuffSize
 = 
Size
;

1506 
hhash
->
HashInCouÁ
 = 0;

1509 if(
hhash
->
Pha£
 =ð
HAL_HASH_PHASE_READY
)

1512 if(
hhash
->
In™
.
KeySize
 > 64)

1515 
HASH
->
CR
 |ð(
HASH_ALGOSELECTION_SHA224
 | 
HASH_ALGOMODE_HMAC
 | 
HASH_HMAC_KEYTYPE_LONGKEY
 | 
HASH_CR_INIT
);

1520 
HASH
->
CR
 |ð(
HASH_ALGOSELECTION_SHA224
 | 
HASH_ALGOMODE_HMAC
 | 
HASH_CR_INIT
);

1525 
hhash
->
Pha£
 = 
HAL_HASH_PHASE_PROCESS
;

1528 
	`__HAL_HASH_SET_NBVALIDBITS
(
hhash
->
In™
.
KeySize
);

1531 
špuddr
 = (
ušt32_t
)(
hhash
->
In™
.
pKey
);

1534 
hhash
->
hdmaš
->
XãrC¶tC®lback
 = 
HASHEx_DMAXãrC¶t
;

1536 
hhash
->
hdmaš
->
XãrE¼ÜC®lback
 = 
HASHEx_DMAE¼Ü
;

1539 
	`HAL_DMA_S¹_IT
(
hhash
->
hdmaš
, 
špuddr
, (
ušt32_t
)&
HASH
->
DIN
, (hhash->
In™
.
KeySize
%4 ? (hhash->Init.KeySize+3)/4:hhash->Init.KeySize/4));

1541 
HASH
->
CR
 |ð(
HASH_CR_DMAE
);

1544 
	`__HAL_UNLOCK
(
hhash
);

1547  
HAL_OK
;

1548 
	}
}

1560 
HAL_StusTy³Def
 
	$HAL_HMACEx_SHA256_S¹_DMA
(
HASH_HªdËTy³Def
 *
hhash
, 
ušt8_t
 *
pInBufãr
, 
ušt32_t
 
Size
)

1562 
ušt32_t
 
špuddr
;

1565 
	`__HAL_LOCK
(
hhash
);

1568 
hhash
->
S‹
 = 
HAL_HASH_STATE_BUSY
;

1571 
hhash
->
pHashInBuffPŒ
 = 
pInBufãr
;

1572 
hhash
->
HashBuffSize
 = 
Size
;

1573 
hhash
->
HashInCouÁ
 = 0;

1576 if(
hhash
->
Pha£
 =ð
HAL_HASH_PHASE_READY
)

1579 if(
hhash
->
In™
.
KeySize
 > 64)

1582 
HASH
->
CR
 |ð(
HASH_ALGOSELECTION_SHA256
 | 
HASH_ALGOMODE_HMAC
 | 
HASH_HMAC_KEYTYPE_LONGKEY
);

1587 
HASH
->
CR
 |ð(
HASH_ALGOSELECTION_SHA256
 | 
HASH_ALGOMODE_HMAC
);

1591 
HASH
->
CR
 |ð
HASH_CR_INIT
;

1595 
hhash
->
Pha£
 = 
HAL_HASH_PHASE_PROCESS
;

1598 
	`__HAL_HASH_SET_NBVALIDBITS
(
hhash
->
In™
.
KeySize
);

1601 
špuddr
 = (
ušt32_t
)(
hhash
->
In™
.
pKey
);

1604 
hhash
->
hdmaš
->
XãrC¶tC®lback
 = 
HASHEx_DMAXãrC¶t
;

1606 
hhash
->
hdmaš
->
XãrE¼ÜC®lback
 = 
HASHEx_DMAE¼Ü
;

1609 
	`HAL_DMA_S¹_IT
(
hhash
->
hdmaš
, 
špuddr
, (
ušt32_t
)&
HASH
->
DIN
, (hhash->
In™
.
KeySize
%4 ? (hhash->Init.KeySize+3)/4:hhash->Init.KeySize/4));

1611 
HASH
->
CR
 |ð(
HASH_CR_DMAE
);

1614 
	`__HAL_UNLOCK
(
hhash
);

1617  
HAL_OK
;

1618 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_hcd.c

75 
	~"¡m32f4xx_h®.h
"

86 #ifdeà
HAL_HCD_MODULE_ENABLED


87 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

88 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

89 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

90 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

99 
	`HCD_HC_IN_IRQHªdËr
(
HCD_HªdËTy³Def
 *
hhcd
, 
ušt8_t
 
chnum
);

100 
	`HCD_HC_OUT_IRQHªdËr
(
HCD_HªdËTy³Def
 *
hhcd
, 
ušt8_t
 
chnum
);

101 
	`HCD_RXQLVL_IRQHªdËr
(
HCD_HªdËTy³Def
 *
hhcd
);

102 
	`HCD_PÜt_IRQHªdËr
(
HCD_HªdËTy³Def
 *
hhcd
);

130 
HAL_StusTy³Def
 
	$HAL_HCD_In™
(
HCD_HªdËTy³Def
 *
hhcd
)

133 if(
hhcd
 =ð
NULL
)

135  
HAL_ERROR
;

139 
	`as£¹_·¿m
(
	`IS_HCD_ALL_INSTANCE
(
hhcd
->
In¡ªû
));

141 
hhcd
->
S‹
 = 
HAL_HCD_STATE_BUSY
;

144 
	`HAL_HCD_M¥In™
(
hhcd
);

147 
	`__HAL_HCD_DISABLE
(
hhcd
);

150 
	`USB_CÜeIn™
(
hhcd
->
In¡ªû
, hhcd->
In™
);

153 
	`USB_S‘Cu¼’tMode
(
hhcd
->
In¡ªû
 , 
USB_OTG_HOST_MODE
);

156 
	`USB_Ho¡In™
(
hhcd
->
In¡ªû
, hhcd->
In™
);

158 
hhcd
->
S‹
ð
HAL_HCD_STATE_READY
;

160  
HAL_OK
;

161 
	}
}

187 
HAL_StusTy³Def
 
	$HAL_HCD_HC_In™
(
HCD_HªdËTy³Def
 *
hhcd
,

188 
ušt8_t
 
ch_num
,

189 
ušt8_t
 
•num
,

190 
ušt8_t
 
dev_add»ss
,

191 
ušt8_t
 
¥“d
,

192 
ušt8_t
 
•_ty³
,

193 
ušt16_t
 
mps
)

195 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

197 
	`__HAL_LOCK
(
hhcd
);

199 
hhcd
->
hc
[
ch_num
].
dev_addr
 = 
dev_add»ss
;

200 
hhcd
->
hc
[
ch_num
].
max_·ck‘
 = 
mps
;

201 
hhcd
->
hc
[
ch_num
].ch_num = ch_num;

202 
hhcd
->
hc
[
ch_num
].
•_ty³
 =ƒp_type;

203 
hhcd
->
hc
[
ch_num
].
•_num
 = 
•num
 & 0x7F;

204 
hhcd
->
hc
[
ch_num
].
•_is_š
 = ((
•num
 & 0x80) == 0x80);

205 
hhcd
->
hc
[
ch_num
].
¥“d
 = speed;

207 
¡©us
 = 
	`USB_HC_In™
(
hhcd
->
In¡ªû
,

208 
ch_num
,

209 
•num
,

210 
dev_add»ss
,

211 
¥“d
,

212 
•_ty³
,

213 
mps
);

214 
	`__HAL_UNLOCK
(
hhcd
);

216  
¡©us
;

217 
	}
}

226 
HAL_StusTy³Def
 
	$HAL_HCD_HC_H®t
(
HCD_HªdËTy³Def
 *
hhcd
, 
ušt8_t
 
ch_num
)

228 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

230 
	`__HAL_LOCK
(
hhcd
);

231 
	`USB_HC_H®t
(
hhcd
->
In¡ªû
, 
ch_num
);

232 
	`__HAL_UNLOCK
(
hhcd
);

234  
¡©us
;

235 
	}
}

242 
HAL_StusTy³Def
 
	$HAL_HCD_DeIn™
(
HCD_HªdËTy³Def
 *
hhcd
)

245 if(
hhcd
 =ð
NULL
)

247  
HAL_ERROR
;

250 
hhcd
->
S‹
 = 
HAL_HCD_STATE_BUSY
;

253 
	`HAL_HCD_M¥DeIn™
(
hhcd
);

255 
	`__HAL_HCD_DISABLE
(
hhcd
);

257 
hhcd
->
S‹
 = 
HAL_HCD_STATE_RESET
;

259  
HAL_OK
;

260 
	}
}

267 
__w—k
 
	$HAL_HCD_M¥In™
(
HCD_HªdËTy³Def
 *
hhcd
)

272 
	}
}

279 
__w—k
 
	$HAL_HCD_M¥DeIn™
(
HCD_HªdËTy³Def
 *
hhcd
)

284 
	}
}

328 
HAL_StusTy³Def
 
	$HAL_HCD_HC_Subm™Reque¡
(
HCD_HªdËTy³Def
 *
hhcd
,

329 
ušt8_t
 
ch_num
,

330 
ušt8_t
 
dœeùiÚ
,

331 
ušt8_t
 
•_ty³
,

332 
ušt8_t
 
tok’
,

333 
ušt8_t
* 
pbuff
,

334 
ušt16_t
 
Ëngth
,

335 
ušt8_t
 
do_pšg
)

337 
hhcd
->
hc
[
ch_num
].
•_is_š
 = 
dœeùiÚ
;

338 
hhcd
->
hc
[
ch_num
].
•_ty³
 =ƒp_type;

340 if(
tok’
 == 0)

342 
hhcd
->
hc
[
ch_num
].
d©a_pid
 = 
HC_PID_SETUP
;

346 
hhcd
->
hc
[
ch_num
].
d©a_pid
 = 
HC_PID_DATA1
;

350 
•_ty³
)

352 
EP_TYPE_CTRL
:

353 if((
tok’
 =ð1è&& (
dœeùiÚ
 == 0))

355 iàÐ
Ëngth
 == 0 )

357 
hhcd
->
hc
[
ch_num
].
toggË_out
 = 1;

361 iàÐ
hhcd
->
hc
[
ch_num
].
toggË_out
 == 0)

363 
hhcd
->
hc
[
ch_num
].
d©a_pid
 = 
HC_PID_DATA0
;

367 
hhcd
->
hc
[
ch_num
].
d©a_pid
 = 
HC_PID_DATA1
;

369 if(
hhcd
->
hc
[
ch_num
].
urb_¡©e
 !ð
URB_NOTREADY
)

371 
hhcd
->
hc
[
ch_num
].
do_pšg
 = do_ping;

376 
EP_TYPE_BULK
:

377 if(
dœeùiÚ
 == 0)

380 iàÐ
hhcd
->
hc
[
ch_num
].
toggË_out
 == 0)

382 
hhcd
->
hc
[
ch_num
].
d©a_pid
 = 
HC_PID_DATA0
;

386 
hhcd
->
hc
[
ch_num
].
d©a_pid
 = 
HC_PID_DATA1
;

388 if(
hhcd
->
hc
[
ch_num
].
urb_¡©e
 !ð
URB_NOTREADY
)

390 
hhcd
->
hc
[
ch_num
].
do_pšg
 = do_ping;

395 ifÐ
hhcd
->
hc
[
ch_num
].
toggË_š
 == 0)

397 
hhcd
->
hc
[
ch_num
].
d©a_pid
 = 
HC_PID_DATA0
;

401 
hhcd
->
hc
[
ch_num
].
d©a_pid
 = 
HC_PID_DATA1
;

406 
EP_TYPE_INTR
:

407 if(
dœeùiÚ
 == 0)

410 iàÐ
hhcd
->
hc
[
ch_num
].
toggË_out
 == 0)

412 
hhcd
->
hc
[
ch_num
].
d©a_pid
 = 
HC_PID_DATA0
;

416 
hhcd
->
hc
[
ch_num
].
d©a_pid
 = 
HC_PID_DATA1
;

421 ifÐ
hhcd
->
hc
[
ch_num
].
toggË_š
 == 0)

423 
hhcd
->
hc
[
ch_num
].
d©a_pid
 = 
HC_PID_DATA0
;

427 
hhcd
->
hc
[
ch_num
].
d©a_pid
 = 
HC_PID_DATA1
;

432 
EP_TYPE_ISOC
:

433 
hhcd
->
hc
[
ch_num
].
d©a_pid
 = 
HC_PID_DATA0
;

437 
hhcd
->
hc
[
ch_num
].
xãr_buff
 = 
pbuff
;

438 
hhcd
->
hc
[
ch_num
].
xãr_Ën
 = 
Ëngth
;

439 
hhcd
->
hc
[
ch_num
].
urb_¡©e
 = 
URB_IDLE
;

440 
hhcd
->
hc
[
ch_num
].
xãr_couÁ
 = 0;

441 
hhcd
->
hc
[
ch_num
].ch_num = ch_num;

442 
hhcd
->
hc
[
ch_num
].
¡©e
 = 
HC_IDLE
;

444  
	`USB_HC_S¹Xãr
(
hhcd
->
In¡ªû
, &(hhcd->
hc
[
ch_num
]), hhcd->
In™
.
dma_’abË
);

445 
	}
}

452 
	$HAL_HCD_IRQHªdËr
(
HCD_HªdËTy³Def
 *
hhcd
)

454 
USB_OTG_Glob®Ty³Def
 *
USBx
 = 
hhcd
->
In¡ªû
;

455 
ušt32_t
 
i
 = 0 , 
š‹¼u±
 = 0;

458 ià(
	`USB_G‘Mode
(
hhcd
->
In¡ªû
è=ð
USB_OTG_MODE_HOST
)

461 if(
	`__HAL_HCD_IS_INVALID_INTERRUPT
(
hhcd
))

466 if(
	`__HAL_HCD_GET_FLAG
(
hhcd
, 
USB_OTG_GINTSTS_PXFR_INCOMPISOOUT
))

469 
	`__HAL_HCD_CLEAR_FLAG
(
hhcd
, 
USB_OTG_GINTSTS_PXFR_INCOMPISOOUT
);

472 if(
	`__HAL_HCD_GET_FLAG
(
hhcd
, 
USB_OTG_GINTSTS_IISOIXFR
))

475 
	`__HAL_HCD_CLEAR_FLAG
(
hhcd
, 
USB_OTG_GINTSTS_IISOIXFR
);

478 if(
	`__HAL_HCD_GET_FLAG
(
hhcd
, 
USB_OTG_GINTSTS_PTXFE
))

481 
	`__HAL_HCD_CLEAR_FLAG
(
hhcd
, 
USB_OTG_GINTSTS_PTXFE
);

484 if(
	`__HAL_HCD_GET_FLAG
(
hhcd
, 
USB_OTG_GINTSTS_MMIS
))

487 
	`__HAL_HCD_CLEAR_FLAG
(
hhcd
, 
USB_OTG_GINTSTS_MMIS
);

491 if(
	`__HAL_HCD_GET_FLAG
(
hhcd
, 
USB_OTG_GINTSTS_DISCINT
))

495 
USBx_HPRT0
 &ð~(
USB_OTG_HPRT_PENA
 | 
USB_OTG_HPRT_PCDET
 |\

496 
USB_OTG_HPRT_PENCHNG
 | 
USB_OTG_HPRT_POCCHNG
 );

499 
	`HAL_HCD_DiscÚÃù_C®lback
(
hhcd
);

500 
	`USB_In™FSLSPClkS–
(
hhcd
->
In¡ªû
 ,
HCFG_48_MHZ
 );

501 
	`__HAL_HCD_CLEAR_FLAG
(
hhcd
, 
USB_OTG_GINTSTS_DISCINT
);

505 if(
	`__HAL_HCD_GET_FLAG
(
hhcd
, 
USB_OTG_GINTSTS_HPRTINT
))

507 
	`HCD_PÜt_IRQHªdËr
 (
hhcd
);

511 if(
	`__HAL_HCD_GET_FLAG
(
hhcd
, 
USB_OTG_GINTSTS_SOF
))

513 
	`HAL_HCD_SOF_C®lback
(
hhcd
);

514 
	`__HAL_HCD_CLEAR_FLAG
(
hhcd
, 
USB_OTG_GINTSTS_SOF
);

518 if(
	`__HAL_HCD_GET_FLAG
(
hhcd
, 
USB_OTG_GINTSTS_HCINT
))

520 
š‹¼u±
 = 
	`USB_HC_R—dIÁ”ru±
(
hhcd
->
In¡ªû
);

521 
i
 = 0; i < 
hhcd
->
In™
.
Ho¡_chªÃls
; i++)

523 ià(
š‹¼u±
 & (1 << 
i
))

525 ià((
	`USBx_HC
(
i
)->
HCCHAR
è& 
USB_OTG_HCCHAR_EPDIR
)

527 
	`HCD_HC_IN_IRQHªdËr
(
hhcd
, 
i
);

531 
	`HCD_HC_OUT_IRQHªdËr
 (
hhcd
, 
i
);

535 
	`__HAL_HCD_CLEAR_FLAG
(
hhcd
, 
USB_OTG_GINTSTS_HCINT
);

539 if(
	`__HAL_HCD_GET_FLAG
(
hhcd
, 
USB_OTG_GINTSTS_RXFLVL
))

541 
	`USB_MASK_INTERRUPT
(
hhcd
->
In¡ªû
, 
USB_OTG_GINTSTS_RXFLVL
);

543 
	`HCD_RXQLVL_IRQHªdËr
 (
hhcd
);

545 
	`USB_UNMASK_INTERRUPT
(
hhcd
->
In¡ªû
, 
USB_OTG_GINTSTS_RXFLVL
);

548 
	}
}

555 
__w—k
 
	$HAL_HCD_SOF_C®lback
(
HCD_HªdËTy³Def
 *
hhcd
)

560 
	}
}

567 
__w—k
 
	$HAL_HCD_CÚÃù_C®lback
(
HCD_HªdËTy³Def
 *
hhcd
)

572 
	}
}

579 
__w—k
 
	$HAL_HCD_DiscÚÃù_C®lback
(
HCD_HªdËTy³Def
 *
hhcd
)

584 
	}
}

601 
__w—k
 
	$HAL_HCD_HC_NÙifyURBChªge_C®lback
(
HCD_HªdËTy³Def
 *
hhcd
, 
ušt8_t
 
chnum
, 
HCD_URBS‹Ty³Def
 
urb_¡©e
)

606 
	}
}

632 
HAL_StusTy³Def
 
	$HAL_HCD_S¹
(
HCD_HªdËTy³Def
 *
hhcd
)

634 
	`__HAL_LOCK
(
hhcd
);

635 
	`__HAL_HCD_ENABLE
(
hhcd
);

636 
	`USB_DriveVbus
(
hhcd
->
In¡ªû
, 1);

637 
	`__HAL_UNLOCK
(
hhcd
);

638  
HAL_OK
;

639 
	}
}

647 
HAL_StusTy³Def
 
	$HAL_HCD_StÝ
(
HCD_HªdËTy³Def
 *
hhcd
)

649 
	`__HAL_LOCK
(
hhcd
);

650 
	`USB_StÝHo¡
(
hhcd
->
In¡ªû
);

651 
	`__HAL_UNLOCK
(
hhcd
);

652  
HAL_OK
;

653 
	}
}

660 
HAL_StusTy³Def
 
	$HAL_HCD_Re£tPÜt
(
HCD_HªdËTy³Def
 *
hhcd
)

662  (
	`USB_Re£tPÜt
(
hhcd
->
In¡ªû
));

663 
	}
}

689 
HCD_S‹Ty³Def
 
	$HAL_HCD_G‘S‹
(
HCD_HªdËTy³Def
 *
hhcd
)

691  
hhcd
->
S‹
;

692 
	}
}

708 
HCD_URBS‹Ty³Def
 
	$HAL_HCD_HC_G‘URBS‹
(
HCD_HªdËTy³Def
 *
hhcd
, 
ušt8_t
 
chnum
)

710  
hhcd
->
hc
[
chnum
].
urb_¡©e
;

711 
	}
}

721 
ušt32_t
 
	$HAL_HCD_HC_G‘XãrCouÁ
(
HCD_HªdËTy³Def
 *
hhcd
, 
ušt8_t
 
chnum
)

723  
hhcd
->
hc
[
chnum
].
xãr_couÁ
;

724 
	}
}

743 
HCD_HCS‹Ty³Def
 
	$HAL_HCD_HC_G‘S‹
(
HCD_HªdËTy³Def
 *
hhcd
, 
ušt8_t
 
chnum
)

745  
hhcd
->
hc
[
chnum
].
¡©e
;

746 
	}
}

753 
ušt32_t
 
	$HAL_HCD_G‘Cu¼’tF¿me
(
HCD_HªdËTy³Def
 *
hhcd
)

755  (
	`USB_G‘Cu¼’tF¿me
(
hhcd
->
In¡ªû
));

756 
	}
}

763 
ušt32_t
 
	$HAL_HCD_G‘Cu¼’tS³ed
(
HCD_HªdËTy³Def
 *
hhcd
)

765  (
	`USB_G‘Ho¡S³ed
(
hhcd
->
In¡ªû
));

766 
	}
}

786 
	$HCD_HC_IN_IRQHªdËr
(
HCD_HªdËTy³Def
 *
hhcd
, 
ušt8_t
 
chnum
)

788 
USB_OTG_Glob®Ty³Def
 *
USBx
 = 
hhcd
->
In¡ªû
;

789 
ušt32_t
 
tm´eg
 = 0;

791 ià((
	`USBx_HC
(
chnum
)->
HCINT
è& 
USB_OTG_HCINT_AHBERR
)

793 
	`__HAL_HCD_CLEAR_HC_INT
(
chnum
, 
USB_OTG_HCINT_AHBERR
);

794 
	`__HAL_HCD_UNMASK_HALT_HC_INT
(
chnum
);

796 ià((
	`USBx_HC
(
chnum
)->
HCINT
è& 
USB_OTG_HCINT_ACK
)

798 
	`__HAL_HCD_CLEAR_HC_INT
(
chnum
, 
USB_OTG_HCINT_ACK
);

801 ià((
	`USBx_HC
(
chnum
)->
HCINT
è& 
USB_OTG_HCINT_STALL
)

803 
	`__HAL_HCD_UNMASK_HALT_HC_INT
(
chnum
);

804 
hhcd
->
hc
[
chnum
].
¡©e
 = 
HC_STALL
;

805 
	`__HAL_HCD_CLEAR_HC_INT
(
chnum
, 
USB_OTG_HCINT_NAK
);

806 
	`__HAL_HCD_CLEAR_HC_INT
(
chnum
, 
USB_OTG_HCINT_STALL
);

807 
	`USB_HC_H®t
(
hhcd
->
In¡ªû
, 
chnum
);

809 ià((
	`USBx_HC
(
chnum
)->
HCINT
è& 
USB_OTG_HCINT_DTERR
)

811 
	`__HAL_HCD_UNMASK_HALT_HC_INT
(
chnum
);

812 
	`USB_HC_H®t
(
hhcd
->
In¡ªû
, 
chnum
);

813 
	`__HAL_HCD_CLEAR_HC_INT
(
chnum
, 
USB_OTG_HCINT_NAK
);

814 
hhcd
->
hc
[
chnum
].
¡©e
 = 
HC_DATATGLERR
;

815 
	`__HAL_HCD_CLEAR_HC_INT
(
chnum
, 
USB_OTG_HCINT_DTERR
);

818 ià((
	`USBx_HC
(
chnum
)->
HCINT
è& 
USB_OTG_HCINT_FRMOR
)

820 
	`__HAL_HCD_UNMASK_HALT_HC_INT
(
chnum
);

821 
	`USB_HC_H®t
(
hhcd
->
In¡ªû
, 
chnum
);

822 
	`__HAL_HCD_CLEAR_HC_INT
(
chnum
, 
USB_OTG_HCINT_FRMOR
);

825 ià((
	`USBx_HC
(
chnum
)->
HCINT
è& 
USB_OTG_HCINT_XFRC
)

828 ià(
hhcd
->
In™
.
dma_’abË
)

830 
hhcd
->
hc
[
chnum
].
xãr_couÁ
 = hhcd->hc[chnum].
xãr_Ën
 - \

831 (
	`USBx_HC
(
chnum
)->
HCTSIZ
 & 
USB_OTG_HCTSIZ_XFRSIZ
);

834 
hhcd
->
hc
[
chnum
].
¡©e
 = 
HC_XFRC
;

835 
hhcd
->
hc
[
chnum
].
E¼CÁ
 = 0;

836 
	`__HAL_HCD_CLEAR_HC_INT
(
chnum
, 
USB_OTG_HCINT_XFRC
);

839 ià((
hhcd
->
hc
[
chnum
].
•_ty³
 =ð
EP_TYPE_CTRL
)||

840 (
hhcd
->
hc
[
chnum
].
•_ty³
 =ð
EP_TYPE_BULK
))

842 
	`__HAL_HCD_UNMASK_HALT_HC_INT
(
chnum
);

843 
	`USB_HC_H®t
(
hhcd
->
In¡ªû
, 
chnum
);

844 
	`__HAL_HCD_CLEAR_HC_INT
(
chnum
, 
USB_OTG_HCINT_NAK
);

847 if(
hhcd
->
hc
[
chnum
].
•_ty³
 =ð
EP_TYPE_INTR
)

849 
	`USBx_HC
(
chnum
)->
HCCHAR
 |ð
USB_OTG_HCCHAR_ODDFRM
;

850 
hhcd
->
hc
[
chnum
].
urb_¡©e
 = 
URB_DONE
;

851 
	`HAL_HCD_HC_NÙifyURBChªge_C®lback
(
hhcd
, 
chnum
, hhcd->
hc
[chnum].
urb_¡©e
);

853 
hhcd
->
hc
[
chnum
].
toggË_š
 ^= 1;

856 ià((
	`USBx_HC
(
chnum
)->
HCINT
è& 
USB_OTG_HCINT_CHH
)

858 
	`__HAL_HCD_MASK_HALT_HC_INT
(
chnum
);

860 if(
hhcd
->
hc
[
chnum
].
¡©e
 =ð
HC_XFRC
)

862 
hhcd
->
hc
[
chnum
].
urb_¡©e
 = 
URB_DONE
;

865 ià(
hhcd
->
hc
[
chnum
].
¡©e
 =ð
HC_STALL
)

867 
hhcd
->
hc
[
chnum
].
urb_¡©e
 = 
URB_STALL
;

870 if((
hhcd
->
hc
[
chnum
].
¡©e
 =ð
HC_XACTERR
) ||

871 (
hhcd
->
hc
[
chnum
].
¡©e
 =ð
HC_DATATGLERR
))

873 if(
hhcd
->
hc
[
chnum
].
E¼CÁ
++ > 3)

875 
hhcd
->
hc
[
chnum
].
E¼CÁ
 = 0;

876 
hhcd
->
hc
[
chnum
].
urb_¡©e
 = 
URB_ERROR
;

880 
hhcd
->
hc
[
chnum
].
urb_¡©e
 = 
URB_NOTREADY
;

884 
tm´eg
 = 
	`USBx_HC
(
chnum
)->
HCCHAR
;

885 
tm´eg
 &ð~
USB_OTG_HCCHAR_CHDIS
;

886 
tm´eg
 |ð
USB_OTG_HCCHAR_CHENA
;

887 
	`USBx_HC
(
chnum
)->
HCCHAR
 = 
tm´eg
;

889 
	`__HAL_HCD_CLEAR_HC_INT
(
chnum
, 
USB_OTG_HCINT_CHH
);

890 
	`HAL_HCD_HC_NÙifyURBChªge_C®lback
(
hhcd
, 
chnum
, hhcd->
hc
[chnum].
urb_¡©e
);

893 ià((
	`USBx_HC
(
chnum
)->
HCINT
è& 
USB_OTG_HCINT_TXERR
)

895 
	`__HAL_HCD_UNMASK_HALT_HC_INT
(
chnum
);

896 
hhcd
->
hc
[
chnum
].
E¼CÁ
++;

897 
hhcd
->
hc
[
chnum
].
¡©e
 = 
HC_XACTERR
;

898 
	`USB_HC_H®t
(
hhcd
->
In¡ªû
, 
chnum
);

899 
	`__HAL_HCD_CLEAR_HC_INT
(
chnum
, 
USB_OTG_HCINT_TXERR
);

901 ià((
	`USBx_HC
(
chnum
)->
HCINT
è& 
USB_OTG_HCINT_NAK
)

903 if(
hhcd
->
hc
[
chnum
].
•_ty³
 =ð
EP_TYPE_INTR
)

905 
	`__HAL_HCD_UNMASK_HALT_HC_INT
(
chnum
);

906 
	`USB_HC_H®t
(
hhcd
->
In¡ªû
, 
chnum
);

908 ià((
hhcd
->
hc
[
chnum
].
•_ty³
 =ð
EP_TYPE_CTRL
)||

909 (
hhcd
->
hc
[
chnum
].
•_ty³
 =ð
EP_TYPE_BULK
))

912 
tm´eg
 = 
	`USBx_HC
(
chnum
)->
HCCHAR
;

913 
tm´eg
 &ð~
USB_OTG_HCCHAR_CHDIS
;

914 
tm´eg
 |ð
USB_OTG_HCCHAR_CHENA
;

915 
	`USBx_HC
(
chnum
)->
HCCHAR
 = 
tm´eg
;

917 
hhcd
->
hc
[
chnum
].
¡©e
 = 
HC_NAK
;

918 
	`__HAL_HCD_CLEAR_HC_INT
(
chnum
, 
USB_OTG_HCINT_NAK
);

920 
	}
}

929 
	$HCD_HC_OUT_IRQHªdËr
 (
HCD_HªdËTy³Def
 *
hhcd
, 
ušt8_t
 
chnum
)

931 
USB_OTG_Glob®Ty³Def
 *
USBx
 = 
hhcd
->
In¡ªû
;

932 
ušt32_t
 
tm´eg
 = 0;

934 ià((
	`USBx_HC
(
chnum
)->
HCINT
è& 
USB_OTG_HCINT_AHBERR
)

936 
	`__HAL_HCD_CLEAR_HC_INT
(
chnum
, 
USB_OTG_HCINT_AHBERR
);

937 
	`__HAL_HCD_UNMASK_HALT_HC_INT
(
chnum
);

939 ià((
	`USBx_HC
(
chnum
)->
HCINT
è& 
USB_OTG_HCINT_ACK
)

941 
	`__HAL_HCD_CLEAR_HC_INT
(
chnum
, 
USB_OTG_HCINT_ACK
);

943 ifÐ
hhcd
->
hc
[
chnum
].
do_pšg
 == 1)

945 
hhcd
->
hc
[
chnum
].
¡©e
 = 
HC_NYET
;

946 
	`__HAL_HCD_UNMASK_HALT_HC_INT
(
chnum
);

947 
	`USB_HC_H®t
(
hhcd
->
In¡ªû
, 
chnum
);

948 
hhcd
->
hc
[
chnum
].
urb_¡©e
 = 
URB_NOTREADY
;

952 ià((
	`USBx_HC
(
chnum
)->
HCINT
è& 
USB_OTG_HCINT_NYET
)

954 
hhcd
->
hc
[
chnum
].
¡©e
 = 
HC_NYET
;

955 
hhcd
->
hc
[
chnum
].
E¼CÁ
= 0;

956 
	`__HAL_HCD_UNMASK_HALT_HC_INT
(
chnum
);

957 
	`USB_HC_H®t
(
hhcd
->
In¡ªû
, 
chnum
);

958 
	`__HAL_HCD_CLEAR_HC_INT
(
chnum
, 
USB_OTG_HCINT_NYET
);

962 ià((
	`USBx_HC
(
chnum
)->
HCINT
è& 
USB_OTG_HCINT_FRMOR
)

964 
	`__HAL_HCD_UNMASK_HALT_HC_INT
(
chnum
);

965 
	`USB_HC_H®t
(
hhcd
->
In¡ªû
, 
chnum
);

966 
	`__HAL_HCD_CLEAR_HC_INT
(
chnum
, 
USB_OTG_HCINT_FRMOR
);

969 ià((
	`USBx_HC
(
chnum
)->
HCINT
è& 
USB_OTG_HCINT_XFRC
)

971 
hhcd
->
hc
[
chnum
].
E¼CÁ
 = 0;

972 
	`__HAL_HCD_UNMASK_HALT_HC_INT
(
chnum
);

973 
	`USB_HC_H®t
(
hhcd
->
In¡ªû
, 
chnum
);

974 
	`__HAL_HCD_CLEAR_HC_INT
(
chnum
, 
USB_OTG_HCINT_XFRC
);

975 
hhcd
->
hc
[
chnum
].
¡©e
 = 
HC_XFRC
;

979 ià((
	`USBx_HC
(
chnum
)->
HCINT
è& 
USB_OTG_HCINT_STALL
)

981 
	`__HAL_HCD_CLEAR_HC_INT
(
chnum
, 
USB_OTG_HCINT_STALL
);

982 
	`__HAL_HCD_UNMASK_HALT_HC_INT
(
chnum
);

983 
	`USB_HC_H®t
(
hhcd
->
In¡ªû
, 
chnum
);

984 
hhcd
->
hc
[
chnum
].
¡©e
 = 
HC_STALL
;

987 ià((
	`USBx_HC
(
chnum
)->
HCINT
è& 
USB_OTG_HCINT_NAK
)

989 
hhcd
->
hc
[
chnum
].
E¼CÁ
 = 0;

990 
	`__HAL_HCD_UNMASK_HALT_HC_INT
(
chnum
);

991 
	`USB_HC_H®t
(
hhcd
->
In¡ªû
, 
chnum
);

992 
hhcd
->
hc
[
chnum
].
¡©e
 = 
HC_NAK
;

993 
	`__HAL_HCD_CLEAR_HC_INT
(
chnum
, 
USB_OTG_HCINT_NAK
);

996 ià((
	`USBx_HC
(
chnum
)->
HCINT
è& 
USB_OTG_HCINT_TXERR
)

998 
	`__HAL_HCD_UNMASK_HALT_HC_INT
(
chnum
);

999 
	`USB_HC_H®t
(
hhcd
->
In¡ªû
, 
chnum
);

1000 
hhcd
->
hc
[
chnum
].
¡©e
 = 
HC_XACTERR
;

1001 
	`__HAL_HCD_CLEAR_HC_INT
(
chnum
, 
USB_OTG_HCINT_TXERR
);

1004 ià((
	`USBx_HC
(
chnum
)->
HCINT
è& 
USB_OTG_HCINT_DTERR
)

1006 
	`__HAL_HCD_UNMASK_HALT_HC_INT
(
chnum
);

1007 
	`USB_HC_H®t
(
hhcd
->
In¡ªû
, 
chnum
);

1008 
	`__HAL_HCD_CLEAR_HC_INT
(
chnum
, 
USB_OTG_HCINT_NAK
);

1009 
	`__HAL_HCD_CLEAR_HC_INT
(
chnum
, 
USB_OTG_HCINT_DTERR
);

1010 
hhcd
->
hc
[
chnum
].
¡©e
 = 
HC_DATATGLERR
;

1014 ià((
	`USBx_HC
(
chnum
)->
HCINT
è& 
USB_OTG_HCINT_CHH
)

1016 
	`__HAL_HCD_MASK_HALT_HC_INT
(
chnum
);

1018 if(
hhcd
->
hc
[
chnum
].
¡©e
 =ð
HC_XFRC
)

1020 
hhcd
->
hc
[
chnum
].
urb_¡©e
 = 
URB_DONE
;

1021 ià(
hhcd
->
hc
[
chnum
].
•_ty³
 =ð
EP_TYPE_BULK
)

1023 
hhcd
->
hc
[
chnum
].
toggË_out
 ^= 1;

1026 ià(
hhcd
->
hc
[
chnum
].
¡©e
 =ð
HC_NAK
)

1028 
hhcd
->
hc
[
chnum
].
urb_¡©e
 = 
URB_NOTREADY
;

1031 ià(
hhcd
->
hc
[
chnum
].
¡©e
 =ð
HC_NYET
)

1033 
hhcd
->
hc
[
chnum
].
urb_¡©e
 = 
URB_NOTREADY
;

1034 
hhcd
->
hc
[
chnum
].
do_pšg
 = 0;

1037 ià(
hhcd
->
hc
[
chnum
].
¡©e
 =ð
HC_STALL
)

1039 
hhcd
->
hc
[
chnum
].
urb_¡©e
 = 
URB_STALL
;

1042 if((
hhcd
->
hc
[
chnum
].
¡©e
 =ð
HC_XACTERR
) ||

1043 (
hhcd
->
hc
[
chnum
].
¡©e
 =ð
HC_DATATGLERR
))

1045 if(
hhcd
->
hc
[
chnum
].
E¼CÁ
++ > 3)

1047 
hhcd
->
hc
[
chnum
].
E¼CÁ
 = 0;

1048 
hhcd
->
hc
[
chnum
].
urb_¡©e
 = 
URB_ERROR
;

1052 
hhcd
->
hc
[
chnum
].
urb_¡©e
 = 
URB_NOTREADY
;

1056 
tm´eg
 = 
	`USBx_HC
(
chnum
)->
HCCHAR
;

1057 
tm´eg
 &ð~
USB_OTG_HCCHAR_CHDIS
;

1058 
tm´eg
 |ð
USB_OTG_HCCHAR_CHENA
;

1059 
	`USBx_HC
(
chnum
)->
HCCHAR
 = 
tm´eg
;

1062 
	`__HAL_HCD_CLEAR_HC_INT
(
chnum
, 
USB_OTG_HCINT_CHH
);

1063 
	`HAL_HCD_HC_NÙifyURBChªge_C®lback
(
hhcd
, 
chnum
, hhcd->
hc
[chnum].
urb_¡©e
);

1065 
	}
}

1072 
	$HCD_RXQLVL_IRQHªdËr
(
HCD_HªdËTy³Def
 *
hhcd
)

1074 
USB_OTG_Glob®Ty³Def
 *
USBx
 = 
hhcd
->
In¡ªû
;

1075 
ušt8_t
 
chªÃÊum
 = 0;

1076 
ušt32_t
 
pkt¡s
;

1077 
ušt32_t
 
pktút
;

1078 
ušt32_t
 
‹mp
 = 0;

1079 
ušt32_t
 
tm´eg
 = 0;

1081 
‹mp
 = 
hhcd
->
In¡ªû
->
GRXSTSP
;

1082 
chªÃÊum
 = 
‹mp
 & 
USB_OTG_GRXSTSP_EPNUM
;

1083 
pkt¡s
 = (
‹mp
 & 
USB_OTG_GRXSTSP_PKTSTS
) >> 17;

1084 
pktút
 = (
‹mp
 & 
USB_OTG_GRXSTSP_BCNT
) >> 4;

1086 
pkt¡s
)

1088 
GRXSTS_PKTSTS_IN
:

1090 ià((
pktút
 > 0è&& (
hhcd
->
hc
[
chªÃÊum
].
xãr_buff
 != (*)0))

1093 
	`USB_R—dPack‘
(
hhcd
->
In¡ªû
, hhcd->
hc
[
chªÃÊum
].
xãr_buff
, 
pktút
);

1096 
hhcd
->
hc
[
chªÃÊum
].
xãr_buff
 +ð
pktút
;

1097 
hhcd
->
hc
[
chªÃÊum
].
xãr_couÁ
 +ð
pktút
;

1099 if((
	`USBx_HC
(
chªÃÊum
)->
HCTSIZ
 & 
USB_OTG_HCTSIZ_PKTCNT
) > 0)

1102 
tm´eg
 = 
	`USBx_HC
(
chªÃÊum
)->
HCCHAR
;

1103 
tm´eg
 &ð~
USB_OTG_HCCHAR_CHDIS
;

1104 
tm´eg
 |ð
USB_OTG_HCCHAR_CHENA
;

1105 
	`USBx_HC
(
chªÃÊum
)->
HCCHAR
 = 
tm´eg
;

1106 
hhcd
->
hc
[
chªÃÊum
].
toggË_š
 ^= 1;

1111 
GRXSTS_PKTSTS_DATA_TOGGLE_ERR
:

1113 
GRXSTS_PKTSTS_IN_XFER_COMP
:

1114 
GRXSTS_PKTSTS_CH_HALTED
:

1118 
	}
}

1125 
	$HCD_PÜt_IRQHªdËr
 (
HCD_HªdËTy³Def
 *
hhcd
)

1127 
USB_OTG_Glob®Ty³Def
 *
USBx
 = 
hhcd
->
In¡ªû
;

1128 
__IO
 
ušt32_t
 
h´t0
, 
h´t0_dup
;

1131 
h´t0
 = 
USBx_HPRT0
;

1132 
h´t0_dup
 = 
USBx_HPRT0
;

1134 
h´t0_dup
 &ð~(
USB_OTG_HPRT_PENA
 | 
USB_OTG_HPRT_PCDET
 |\

1135 
USB_OTG_HPRT_PENCHNG
 | 
USB_OTG_HPRT_POCCHNG
 );

1138 if((
h´t0
 & 
USB_OTG_HPRT_PCDET
) == USB_OTG_HPRT_PCDET)

1140 if((
h´t0
 & 
USB_OTG_HPRT_PCSTS
) == USB_OTG_HPRT_PCSTS)

1142 
	`USB_MASK_INTERRUPT
(
hhcd
->
In¡ªû
, 
USB_OTG_GINTSTS_DISCINT
);

1143 
	`HAL_HCD_CÚÃù_C®lback
(
hhcd
);

1145 
h´t0_dup
 |ð
USB_OTG_HPRT_PCDET
;

1150 if((
h´t0
 & 
USB_OTG_HPRT_PENCHNG
) == USB_OTG_HPRT_PENCHNG)

1152 
h´t0_dup
 |ð
USB_OTG_HPRT_PENCHNG
;

1154 if((
h´t0
 & 
USB_OTG_HPRT_PENA
) == USB_OTG_HPRT_PENA)

1156 if(
hhcd
->
In™
.
phy_™çû
 =ð
USB_OTG_EMBEDDED_PHY
)

1158 ià((
h´t0
 & 
USB_OTG_HPRT_PSPD
è=ð(
HPRT0_PRTSPD_LOW_SPEED
 << 17))

1160 
	`USB_In™FSLSPClkS–
(
hhcd
->
In¡ªû
 ,
HCFG_6_MHZ
 );

1164 
	`USB_In™FSLSPClkS–
(
hhcd
->
In¡ªû
 ,
HCFG_48_MHZ
 );

1169 if(
hhcd
->
In™
.
¥“d
 =ð
HCD_SPEED_FULL
)

1171 
USBx_HOST
->
HFIR
 = (
ušt32_t
)60000;

1174 
	`HAL_HCD_CÚÃù_C®lback
(
hhcd
);

1176 if(
hhcd
->
In™
.
¥“d
 =ð
HCD_SPEED_HIGH
)

1178 
	`USB_UNMASK_INTERRUPT
(
hhcd
->
In¡ªû
, 
USB_OTG_GINTSTS_DISCINT
);

1184 
USBx_HPRT0
 &ð~(
USB_OTG_HPRT_PENA
 | 
USB_OTG_HPRT_PCDET
 |\

1185 
USB_OTG_HPRT_PENCHNG
 | 
USB_OTG_HPRT_POCCHNG
 );

1187 
	`USB_UNMASK_INTERRUPT
(
hhcd
->
In¡ªû
, 
USB_OTG_GINTSTS_DISCINT
);

1192 if((
h´t0
 & 
USB_OTG_HPRT_POCCHNG
) == USB_OTG_HPRT_POCCHNG)

1194 
h´t0_dup
 |ð
USB_OTG_HPRT_POCCHNG
;

1198 
USBx_HPRT0
 = 
h´t0_dup
;

1199 
	}
}

1205 
	gSTM32F401xC
 || 
	gSTM32F401xE
 || 
	gSTM32F411xE
 || 
	gSTM32F446xx
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 */

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_i2c.c

184 
	~"¡m32f4xx_h®.h
"

195 #ifdeà
HAL_I2C_MODULE_ENABLED


202 
	#I2C_TIMEOUT_FLAG
 ((
ušt32_t
)35è

	)

203 
	#I2C_TIMEOUT_ADDR_SLAVE
 ((
ušt32_t
)10000è

	)

204 
	#I2C_TIMEOUT_BUSY_FLAG
 ((
ušt32_t
)10000è

	)

215 
I2C_DMAMa¡”T¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

216 
I2C_DMAMa¡”ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

217 
I2C_DMASÏveT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

218 
I2C_DMASÏveReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

219 
I2C_DMAMemT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

220 
I2C_DMAMemReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

221 
I2C_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

223 
HAL_StusTy³Def
 
I2C_Ma¡”Reque¡Wr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
Timeout
);

224 
HAL_StusTy³Def
 
I2C_Ma¡”Reque¡R—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
Timeout
);

225 
HAL_StusTy³Def
 
I2C_Reque¡MemÜyWr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt32_t
 
Timeout
);

226 
HAL_StusTy³Def
 
I2C_Reque¡MemÜyR—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt32_t
 
Timeout
);

227 
HAL_StusTy³Def
 
I2C_Wa™OnFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Timeout
);

228 
HAL_StusTy³Def
 
I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
FÏg
, ušt32_ˆ
Timeout
);

230 
HAL_StusTy³Def
 
I2C_Ma¡”T¿nsm™_TXE
(
I2C_HªdËTy³Def
 *
hi2c
);

231 
HAL_StusTy³Def
 
I2C_Ma¡”T¿nsm™_BTF
(
I2C_HªdËTy³Def
 *
hi2c
);

232 
HAL_StusTy³Def
 
I2C_Ma¡”Reûive_RXNE
(
I2C_HªdËTy³Def
 *
hi2c
);

233 
HAL_StusTy³Def
 
I2C_Ma¡”Reûive_BTF
(
I2C_HªdËTy³Def
 *
hi2c
);

235 
HAL_StusTy³Def
 
I2C_SÏveT¿nsm™_TXE
(
I2C_HªdËTy³Def
 *
hi2c
);

236 
HAL_StusTy³Def
 
I2C_SÏveT¿nsm™_BTF
(
I2C_HªdËTy³Def
 *
hi2c
);

237 
HAL_StusTy³Def
 
I2C_SÏveReûive_RXNE
(
I2C_HªdËTy³Def
 *
hi2c
);

238 
HAL_StusTy³Def
 
I2C_SÏveReûive_BTF
(
I2C_HªdËTy³Def
 *
hi2c
);

239 
HAL_StusTy³Def
 
I2C_SÏve_ADDR
(
I2C_HªdËTy³Def
 *
hi2c
);

240 
HAL_StusTy³Def
 
I2C_SÏve_STOPF
(
I2C_HªdËTy³Def
 *
hi2c
);

241 
HAL_StusTy³Def
 
I2C_SÏve_AF
(
I2C_HªdËTy³Def
 *
hi2c
);

289 
HAL_StusTy³Def
 
	$HAL_I2C_In™
(
I2C_HªdËTy³Def
 *
hi2c
)

291 
ušt32_t
 
äeq¿nge
 = 0;

292 
ušt32_t
 
pþk1
 = 0;

295 if(
hi2c
 =ð
NULL
)

297  
HAL_ERROR
;

301 
	`as£¹_·¿m
(
	`IS_I2C_ALL_INSTANCE
(
hi2c
->
In¡ªû
));

302 
	`as£¹_·¿m
(
	`IS_I2C_CLOCK_SPEED
(
hi2c
->
In™
.
ClockS³ed
));

303 
	`as£¹_·¿m
(
	`IS_I2C_DUTY_CYCLE
(
hi2c
->
In™
.
DutyCyþe
));

304 
	`as£¹_·¿m
(
	`IS_I2C_OWN_ADDRESS1
(
hi2c
->
In™
.
OwnAdd»ss1
));

305 
	`as£¹_·¿m
(
	`IS_I2C_ADDRESSING_MODE
(
hi2c
->
In™
.
Add»ssšgMode
));

306 
	`as£¹_·¿m
(
	`IS_I2C_DUAL_ADDRESS
(
hi2c
->
In™
.
Du®Add»ssMode
));

307 
	`as£¹_·¿m
(
	`IS_I2C_OWN_ADDRESS2
(
hi2c
->
In™
.
OwnAdd»ss2
));

308 
	`as£¹_·¿m
(
	`IS_I2C_GENERAL_CALL
(
hi2c
->
In™
.
G’”®C®lMode
));

309 
	`as£¹_·¿m
(
	`IS_I2C_NO_STRETCH
(
hi2c
->
In™
.
NoSŒ‘chMode
));

311 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_RESET
)

314 
hi2c
->
Lock
 = 
HAL_UNLOCKED
;

316 
	`HAL_I2C_M¥In™
(
hi2c
);

319 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

322 
	`__HAL_I2C_DISABLE
(
hi2c
);

325 
pþk1
 = 
	`HAL_RCC_G‘PCLK1F»q
();

328 
äeq¿nge
 = 
	`I2C_FREQRANGE
(
pþk1
);

332 
hi2c
->
In¡ªû
->
CR2
 = 
äeq¿nge
;

336 
hi2c
->
In¡ªû
->
TRISE
 = 
	`I2C_RISE_TIME
(
äeq¿nge
, hi2c->
In™
.
ClockS³ed
);

340 
hi2c
->
In¡ªû
->
CCR
 = 
	`I2C_SPEED
(
pþk1
, hi2c->
In™
.
ClockS³ed
, hi2c->In™.
DutyCyþe
);

344 
hi2c
->
In¡ªû
->
CR1
 = (hi2c->
In™
.
G’”®C®lMode
 | hi2c->In™.
NoSŒ‘chMode
);

348 
hi2c
->
In¡ªû
->
OAR1
 = (hi2c->
In™
.
Add»ssšgMode
 | hi2c->In™.
OwnAdd»ss1
);

352 
hi2c
->
In¡ªû
->
OAR2
 = (hi2c->
In™
.
Du®Add»ssMode
 | hi2c->In™.
OwnAdd»ss2
);

355 
	`__HAL_I2C_ENABLE
(
hi2c
);

357 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

358 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

360  
HAL_OK
;

361 
	}
}

369 
HAL_StusTy³Def
 
	$HAL_I2C_DeIn™
(
I2C_HªdËTy³Def
 *
hi2c
)

372 if(
hi2c
 =ð
NULL
)

374  
HAL_ERROR
;

378 
	`as£¹_·¿m
(
	`IS_I2C_ALL_INSTANCE
(
hi2c
->
In¡ªû
));

380 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

383 
	`__HAL_I2C_DISABLE
(
hi2c
);

386 
	`HAL_I2C_M¥DeIn™
(
hi2c
);

388 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

390 
hi2c
->
S‹
 = 
HAL_I2C_STATE_RESET
;

393 
	`__HAL_UNLOCK
(
hi2c
);

395  
HAL_OK
;

396 
	}
}

404 
__w—k
 
	$HAL_I2C_M¥In™
(
I2C_HªdËTy³Def
 *
hi2c
)

409 
	}
}

417 
__w—k
 
	$HAL_I2C_M¥DeIn™
(
I2C_HªdËTy³Def
 *
hi2c
)

422 
	}
}

497 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_T¿nsm™
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

499 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

501 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

503  
HAL_ERROR
;

507 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
è!ð
HAL_OK
)

509  
HAL_BUSY
;

513 
	`__HAL_LOCK
(
hi2c
);

516 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

518 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

519 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

522 if(
	`I2C_Ma¡”Reque¡Wr™e
(
hi2c
, 
DevAdd»ss
, 
Timeout
è!ð
HAL_OK
)

524 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

527 
	`__HAL_UNLOCK
(
hi2c
);

528  
HAL_ERROR
;

533 
	`__HAL_UNLOCK
(
hi2c
);

534  
HAL_TIMEOUT
;

539 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

541 
Size
 > 0)

544 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

546  
HAL_TIMEOUT
;

550 
hi2c
->
In¡ªû
->
DR
 = (*
pD©a
++);

551 
Size
--;

553 if((
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
SET
è&& (
Size
 != 0))

556 
hi2c
->
In¡ªû
->
DR
 = (*
pD©a
++);

557 
Size
--;

562 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

564  
HAL_TIMEOUT
;

568 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

570 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

573 
	`__HAL_UNLOCK
(
hi2c
);

575  
HAL_OK
;

579  
HAL_BUSY
;

581 
	}
}

593 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_Reûive
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

595 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

597 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

599  
HAL_ERROR
;

603 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
è!ð
HAL_OK
)

605  
HAL_BUSY
;

609 
	`__HAL_LOCK
(
hi2c
);

612 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

614 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

615 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

618 if(
	`I2C_Ma¡”Reque¡R—d
(
hi2c
, 
DevAdd»ss
, 
Timeout
è!ð
HAL_OK
)

620 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

623 
	`__HAL_UNLOCK
(
hi2c
);

624  
HAL_ERROR
;

629 
	`__HAL_UNLOCK
(
hi2c
);

630  
HAL_TIMEOUT
;

634 if(
Size
 == 1)

637 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

640 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

643 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

645 if(
Size
 == 2)

648 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

651 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_POS
;

654 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

659 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

662 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

665 
Size
 > 0)

667 if(
Size
 <= 3)

670 if(
Size
 == 1)

673 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

675  
HAL_TIMEOUT
;

679 (*
pD©a
++èð
hi2c
->
In¡ªû
->
DR
;

680 
Size
--;

683 if(
Size
 == 2)

686 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BTF
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

688  
HAL_TIMEOUT
;

692 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

695 (*
pD©a
++èð
hi2c
->
In¡ªû
->
DR
;

696 
Size
--;

699 (*
pD©a
++èð
hi2c
->
In¡ªû
->
DR
;

700 
Size
--;

706 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BTF
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

708  
HAL_TIMEOUT
;

712 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

715 (*
pD©a
++èð
hi2c
->
In¡ªû
->
DR
;

716 
Size
--;

719 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BTF
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

721  
HAL_TIMEOUT
;

725 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

728 (*
pD©a
++èð
hi2c
->
In¡ªû
->
DR
;

729 
Size
--;

732 (*
pD©a
++èð
hi2c
->
In¡ªû
->
DR
;

733 
Size
--;

739 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

741  
HAL_TIMEOUT
;

745 (*
pD©a
++èð
hi2c
->
In¡ªû
->
DR
;

746 
Size
--;

748 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
SET
)

751 (*
pD©a
++èð
hi2c
->
In¡ªû
->
DR
;

752 
Size
--;

757 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

760 
	`__HAL_UNLOCK
(
hi2c
);

762  
HAL_OK
;

766  
HAL_BUSY
;

768 
	}
}

779 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_T¿nsm™
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

781 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

783 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

785  
HAL_ERROR
;

789 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
è!ð
HAL_OK
)

791  
HAL_BUSY
;

795 
	`__HAL_LOCK
(
hi2c
);

798 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

800 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

801 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

804 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

807 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

809  
HAL_TIMEOUT
;

813 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

816 if(
hi2c
->
In™
.
Add»ssšgMode
 =ð
I2C_ADDRESSINGMODE_10BIT
)

819 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

821  
HAL_TIMEOUT
;

825 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

828 
Size
 > 0)

831 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

833  
HAL_TIMEOUT
;

837 
hi2c
->
In¡ªû
->
DR
 = (*
pD©a
++);

838 
Size
--;

840 if((
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
SET
è&& (
Size
 != 0))

843 
hi2c
->
In¡ªû
->
DR
 = (*
pD©a
++);

844 
Size
--;

849 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_AF
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

851  
HAL_TIMEOUT
;

855 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

858 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

860 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

863 
	`__HAL_UNLOCK
(
hi2c
);

865  
HAL_OK
;

869  
HAL_BUSY
;

871 
	}
}

882 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_Reûive
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

884 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

886 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

888  
HAL_ERROR
;

892 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
è!ð
HAL_OK
)

894  
HAL_BUSY
;

898 
	`__HAL_LOCK
(
hi2c
);

901 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

903 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

904 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

907 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

910 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

912  
HAL_TIMEOUT
;

916 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

918 
Size
 > 0)

921 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

923  
HAL_TIMEOUT
;

927 (*
pD©a
++èð
hi2c
->
In¡ªû
->
DR
;

928 
Size
--;

930 if((
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
SET
è&& (
Size
 != 0))

933 (*
pD©a
++èð
hi2c
->
In¡ªû
->
DR
;

934 
Size
--;

939 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_STOPF
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

941  
HAL_TIMEOUT
;

945 
	`__HAL_I2C_CLEAR_STOPFLAG
(
hi2c
);

948 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

950 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

953 
	`__HAL_UNLOCK
(
hi2c
);

955  
HAL_OK
;

959  
HAL_BUSY
;

961 
	}
}

972 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

974 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

976 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

978  
HAL_ERROR
;

982 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
è!ð
HAL_OK
)

984  
HAL_BUSY
;

988 
	`__HAL_LOCK
(
hi2c
);

991 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

993 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

994 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

996 
hi2c
->
pBuffPŒ
 = 
pD©a
;

997 
hi2c
->
XãrSize
 = 
Size
;

998 
hi2c
->
XãrCouÁ
 = 
Size
;

1001 if(
	`I2C_Ma¡”Reque¡Wr™e
(
hi2c
, 
DevAdd»ss
, 
I2C_TIMEOUT_FLAG
è!ð
HAL_OK
)

1003 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

1006 
	`__HAL_UNLOCK
(
hi2c
);

1007  
HAL_ERROR
;

1012 
	`__HAL_UNLOCK
(
hi2c
);

1013  
HAL_TIMEOUT
;

1018 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

1021 
	`__HAL_UNLOCK
(
hi2c
);

1028 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1030  
HAL_OK
;

1034  
HAL_BUSY
;

1036 
	}
}

1047 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

1049 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1051 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1053  
HAL_ERROR
;

1057 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
è!ð
HAL_OK
)

1059  
HAL_BUSY
;

1063 
	`__HAL_LOCK
(
hi2c
);

1066 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1068 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

1069 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1071 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1072 
hi2c
->
XãrSize
 = 
Size
;

1073 
hi2c
->
XãrCouÁ
 = 
Size
;

1076 if(
	`I2C_Ma¡”Reque¡R—d
(
hi2c
, 
DevAdd»ss
, 
I2C_TIMEOUT_FLAG
è!ð
HAL_OK
)

1078 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

1081 
	`__HAL_UNLOCK
(
hi2c
);

1082  
HAL_ERROR
;

1087 
	`__HAL_UNLOCK
(
hi2c
);

1088  
HAL_TIMEOUT
;

1092 if(
hi2c
->
XãrCouÁ
 == 1)

1095 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

1098 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

1101 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

1103 if(
hi2c
->
XãrCouÁ
 == 2)

1106 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

1109 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_POS
;

1112 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

1117 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1120 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

1124 
	`__HAL_UNLOCK
(
hi2c
);

1131 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1133  
HAL_OK
;

1137  
HAL_BUSY
;

1139 
	}
}

1149 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1151 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1153 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1155  
HAL_ERROR
;

1159 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
è!ð
HAL_OK
)

1161  
HAL_BUSY
;

1165 
	`__HAL_LOCK
(
hi2c
);

1168 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1170 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

1171 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1173 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1174 
hi2c
->
XãrSize
 = 
Size
;

1175 
hi2c
->
XãrCouÁ
 = 
Size
;

1178 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1181 
	`__HAL_UNLOCK
(
hi2c
);

1188 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1190  
HAL_OK
;

1194  
HAL_BUSY
;

1196 
	}
}

1206 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1208 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1210 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1212  
HAL_ERROR
;

1216 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
è!ð
HAL_OK
)

1218  
HAL_BUSY
;

1222 
	`__HAL_LOCK
(
hi2c
);

1225 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1227 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

1228 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1230 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1231 
hi2c
->
XãrSize
 = 
Size
;

1232 
hi2c
->
XãrCouÁ
 = 
Size
;

1235 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1238 
	`__HAL_UNLOCK
(
hi2c
);

1245 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1247  
HAL_OK
;

1251  
HAL_BUSY
;

1253 
	}
}

1264 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_T¿nsm™_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

1266 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1268 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1270  
HAL_ERROR
;

1274 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
è!ð
HAL_OK
)

1276  
HAL_BUSY
;

1280 
	`__HAL_LOCK
(
hi2c
);

1283 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1285 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

1286 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1288 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1289 
hi2c
->
XãrSize
 = 
Size
;

1290 
hi2c
->
XãrCouÁ
 = 
Size
;

1293 
hi2c
->
hdm©x
->
XãrC¶tC®lback
 = 
I2C_DMAMa¡”T¿nsm™C¶t
;

1296 
hi2c
->
hdm©x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

1299 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm©x
, (
ušt32_t
)
pD©a
, (ušt32_t)&hi2c->
In¡ªû
->
DR
, 
Size
);

1302 if(
	`I2C_Ma¡”Reque¡Wr™e
(
hi2c
, 
DevAdd»ss
, 
I2C_TIMEOUT_FLAG
è!ð
HAL_OK
)

1304 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

1307 
	`__HAL_UNLOCK
(
hi2c
);

1308  
HAL_ERROR
;

1313 
	`__HAL_UNLOCK
(
hi2c
);

1314  
HAL_TIMEOUT
;

1319 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_DMAEN
;

1322 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

1325 
	`__HAL_UNLOCK
(
hi2c
);

1327  
HAL_OK
;

1331  
HAL_BUSY
;

1333 
	}
}

1344 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_Reûive_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

1346 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1348 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1350  
HAL_ERROR
;

1354 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
è!ð
HAL_OK
)

1356  
HAL_BUSY
;

1360 
	`__HAL_LOCK
(
hi2c
);

1363 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1365 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

1366 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1368 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1369 
hi2c
->
XãrSize
 = 
Size
;

1370 
hi2c
->
XãrCouÁ
 = 
Size
;

1373 
hi2c
->
hdm¬x
->
XãrC¶tC®lback
 = 
I2C_DMAMa¡”ReûiveC¶t
;

1376 
hi2c
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

1379 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm¬x
, (
ušt32_t
)&hi2c->
In¡ªû
->
DR
, (ušt32_t)
pD©a
, 
Size
);

1382 if(
	`I2C_Ma¡”Reque¡R—d
(
hi2c
, 
DevAdd»ss
, 
I2C_TIMEOUT_FLAG
è!ð
HAL_OK
)

1384 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

1387 
	`__HAL_UNLOCK
(
hi2c
);

1388  
HAL_ERROR
;

1393 
	`__HAL_UNLOCK
(
hi2c
);

1394  
HAL_TIMEOUT
;

1398 if(
Size
 == 1)

1401 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

1406 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_LAST
;

1410 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_DMAEN
;

1413 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

1416 
	`__HAL_UNLOCK
(
hi2c
);

1418  
HAL_OK
;

1422  
HAL_BUSY
;

1424 
	}
}

1434 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_T¿nsm™_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1436 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1438 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1440  
HAL_ERROR
;

1444 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
è!ð
HAL_OK
)

1446  
HAL_BUSY
;

1450 
	`__HAL_LOCK
(
hi2c
);

1453 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1455 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

1456 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1458 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1459 
hi2c
->
XãrSize
 = 
Size
;

1460 
hi2c
->
XãrCouÁ
 = 
Size
;

1463 
hi2c
->
hdm©x
->
XãrC¶tC®lback
 = 
I2C_DMASÏveT¿nsm™C¶t
;

1466 
hi2c
->
hdm©x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

1469 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm©x
, (
ušt32_t
)
pD©a
, (ušt32_t)&hi2c->
In¡ªû
->
DR
, 
Size
);

1472 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_DMAEN
;

1475 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1478 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
RESET
, 
I2C_TIMEOUT_ADDR_SLAVE
è!ð
HAL_OK
)

1480  
HAL_TIMEOUT
;

1484 if(
hi2c
->
In™
.
Add»ssšgMode
 =ð
I2C_ADDRESSINGMODE_7BIT
)

1487 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

1492 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

1495 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
RESET
, 
I2C_TIMEOUT_ADDR_SLAVE
è!ð
HAL_OK
)

1497  
HAL_TIMEOUT
;

1501 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

1505 
	`__HAL_UNLOCK
(
hi2c
);

1507  
HAL_OK
;

1511  
HAL_BUSY
;

1513 
	}
}

1523 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_Reûive_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1525 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1527 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1529  
HAL_ERROR
;

1533 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
è!ð
HAL_OK
)

1535  
HAL_BUSY
;

1539 
	`__HAL_LOCK
(
hi2c
);

1542 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1544 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

1545 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1547 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1548 
hi2c
->
XãrSize
 = 
Size
;

1549 
hi2c
->
XãrCouÁ
 = 
Size
;

1552 
hi2c
->
hdm¬x
->
XãrC¶tC®lback
 = 
I2C_DMASÏveReûiveC¶t
;

1555 
hi2c
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

1558 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm¬x
, (
ušt32_t
)&hi2c->
In¡ªû
->
DR
, (ušt32_t)
pD©a
, 
Size
);

1561 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_DMAEN
;

1564 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1567 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
RESET
, 
I2C_TIMEOUT_ADDR_SLAVE
è!ð
HAL_OK
)

1569  
HAL_TIMEOUT
;

1573 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

1576 
	`__HAL_UNLOCK
(
hi2c
);

1578  
HAL_OK
;

1582  
HAL_BUSY
;

1584 
	}
}

1597 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_Wr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

1600 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

1602 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1604 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1606  
HAL_ERROR
;

1610 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
è!ð
HAL_OK
)

1612  
HAL_BUSY
;

1616 
	`__HAL_LOCK
(
hi2c
);

1619 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1621 
hi2c
->
S‹
 = 
HAL_I2C_STATE_MEM_BUSY_TX
;

1622 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1625 if(
	`I2C_Reque¡MemÜyWr™e
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
Timeout
è!ð
HAL_OK
)

1627 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

1630 
	`__HAL_UNLOCK
(
hi2c
);

1631  
HAL_ERROR
;

1636 
	`__HAL_UNLOCK
(
hi2c
);

1637  
HAL_TIMEOUT
;

1641 
Size
 > 0)

1644 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

1646  
HAL_TIMEOUT
;

1650 
hi2c
->
In¡ªû
->
DR
 = (*
pD©a
++);

1651 
Size
--;

1653 if((
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
SET
è&& (
Size
 != 0))

1656 
hi2c
->
In¡ªû
->
DR
 = (*
pD©a
++);

1657 
Size
--;

1662 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

1664  
HAL_TIMEOUT
;

1668 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

1670 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

1673 
	`__HAL_UNLOCK
(
hi2c
);

1675  
HAL_OK
;

1679  
HAL_BUSY
;

1681 
	}
}

1695 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_R—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

1698 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

1700 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1702 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1704  
HAL_ERROR
;

1708 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
è!ð
HAL_OK
)

1710  
HAL_BUSY
;

1714 
	`__HAL_LOCK
(
hi2c
);

1717 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1719 
hi2c
->
S‹
 = 
HAL_I2C_STATE_MEM_BUSY_RX
;

1720 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1723 if(
	`I2C_Reque¡MemÜyR—d
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
Timeout
è!ð
HAL_OK
)

1725 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

1728 
	`__HAL_UNLOCK
(
hi2c
);

1729  
HAL_ERROR
;

1734 
	`__HAL_UNLOCK
(
hi2c
);

1735  
HAL_TIMEOUT
;

1739 if(
Size
 == 1)

1742 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

1745 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

1748 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

1750 if(
Size
 == 2)

1753 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

1756 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_POS
;

1759 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

1764 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

1767 
Size
 > 0)

1769 if(
Size
 <= 3)

1772 if(
Size
== 1)

1775 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

1777  
HAL_TIMEOUT
;

1781 (*
pD©a
++èð
hi2c
->
In¡ªû
->
DR
;

1782 
Size
--;

1785 if(
Size
 == 2)

1788 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BTF
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

1790  
HAL_TIMEOUT
;

1794 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

1797 (*
pD©a
++èð
hi2c
->
In¡ªû
->
DR
;

1798 
Size
--;

1801 (*
pD©a
++èð
hi2c
->
In¡ªû
->
DR
;

1802 
Size
--;

1808 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BTF
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

1810  
HAL_TIMEOUT
;

1814 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

1817 (*
pD©a
++èð
hi2c
->
In¡ªû
->
DR
;

1818 
Size
--;

1821 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BTF
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

1823  
HAL_TIMEOUT
;

1827 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

1830 (*
pD©a
++èð
hi2c
->
In¡ªû
->
DR
;

1831 
Size
--;

1834 (*
pD©a
++èð
hi2c
->
In¡ªû
->
DR
;

1835 
Size
--;

1841 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

1843  
HAL_TIMEOUT
;

1847 (*
pD©a
++èð
hi2c
->
In¡ªû
->
DR
;

1848 
Size
--;

1850 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
SET
)

1853 (*
pD©a
++èð
hi2c
->
In¡ªû
->
DR
;

1854 
Size
--;

1859 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

1862 
	`__HAL_UNLOCK
(
hi2c
);

1864  
HAL_OK
;

1868  
HAL_BUSY
;

1870 
	}
}

1882 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_Wr™e_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

1885 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

1887 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1889 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1891  
HAL_ERROR
;

1895 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
è!ð
HAL_OK
)

1897  
HAL_BUSY
;

1901 
	`__HAL_LOCK
(
hi2c
);

1904 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1906 
hi2c
->
S‹
 = 
HAL_I2C_STATE_MEM_BUSY_TX
;

1907 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1909 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1910 
hi2c
->
XãrSize
 = 
Size
;

1911 
hi2c
->
XãrCouÁ
 = 
Size
;

1914 if(
	`I2C_Reque¡MemÜyWr™e
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
I2C_TIMEOUT_FLAG
è!ð
HAL_OK
)

1916 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

1919 
	`__HAL_UNLOCK
(
hi2c
);

1920  
HAL_ERROR
;

1925 
	`__HAL_UNLOCK
(
hi2c
);

1926  
HAL_TIMEOUT
;

1931 
	`__HAL_UNLOCK
(
hi2c
);

1938 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1940  
HAL_OK
;

1944  
HAL_BUSY
;

1946 
	}
}

1959 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_R—d_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

1962 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

1964 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1966 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1968  
HAL_ERROR
;

1972 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
è!ð
HAL_OK
)

1974  
HAL_BUSY
;

1978 
	`__HAL_LOCK
(
hi2c
);

1981 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1983 
hi2c
->
S‹
 = 
HAL_I2C_STATE_MEM_BUSY_RX
;

1984 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1986 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1987 
hi2c
->
XãrSize
 = 
Size
;

1988 
hi2c
->
XãrCouÁ
 = 
Size
;

1991 if(
	`I2C_Reque¡MemÜyR—d
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
I2C_TIMEOUT_FLAG
è!ð
HAL_OK
)

1993 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

1996 
	`__HAL_UNLOCK
(
hi2c
);

1997  
HAL_ERROR
;

2002 
	`__HAL_UNLOCK
(
hi2c
);

2003  
HAL_TIMEOUT
;

2007 if(
hi2c
->
XãrCouÁ
 == 1)

2010 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

2013 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

2016 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2018 if(
hi2c
->
XãrCouÁ
 == 2)

2021 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

2024 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_POS
;

2027 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

2032 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

2035 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

2039 
	`__HAL_UNLOCK
(
hi2c
);

2046 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

2048  
HAL_OK
;

2052  
HAL_BUSY
;

2054 
	}
}

2066 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_Wr™e_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

2069 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

2071 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2073 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

2075  
HAL_ERROR
;

2079 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
è!ð
HAL_OK
)

2081  
HAL_BUSY
;

2085 
	`__HAL_LOCK
(
hi2c
);

2088 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

2090 
hi2c
->
S‹
 = 
HAL_I2C_STATE_MEM_BUSY_TX
;

2091 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2093 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2094 
hi2c
->
XãrSize
 = 
Size
;

2095 
hi2c
->
XãrCouÁ
 = 
Size
;

2098 
hi2c
->
hdm©x
->
XãrC¶tC®lback
 = 
I2C_DMAMemT¿nsm™C¶t
;

2101 
hi2c
->
hdm©x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

2104 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm©x
, (
ušt32_t
)
pD©a
, (ušt32_t)&hi2c->
In¡ªû
->
DR
, 
Size
);

2107 if(
	`I2C_Reque¡MemÜyWr™e
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
I2C_TIMEOUT_FLAG
è!ð
HAL_OK
)

2109 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

2112 
	`__HAL_UNLOCK
(
hi2c
);

2113  
HAL_ERROR
;

2118 
	`__HAL_UNLOCK
(
hi2c
);

2119  
HAL_TIMEOUT
;

2124 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_DMAEN
;

2127 
	`__HAL_UNLOCK
(
hi2c
);

2129  
HAL_OK
;

2133  
HAL_BUSY
;

2135 
	}
}

2148 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_R—d_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

2151 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

2153 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2155 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

2157  
HAL_ERROR
;

2161 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
è!ð
HAL_OK
)

2163  
HAL_BUSY
;

2167 
	`__HAL_LOCK
(
hi2c
);

2170 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

2172 
hi2c
->
S‹
 = 
HAL_I2C_STATE_MEM_BUSY_RX
;

2173 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2175 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2176 
hi2c
->
XãrSize
 = 
Size
;

2177 
hi2c
->
XãrCouÁ
 = 
Size
;

2180 
hi2c
->
hdm¬x
->
XãrC¶tC®lback
 = 
I2C_DMAMemReûiveC¶t
;

2183 
hi2c
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

2186 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm¬x
, (
ušt32_t
)&hi2c->
In¡ªû
->
DR
, (ušt32_t)
pD©a
, 
Size
);

2189 if(
	`I2C_Reque¡MemÜyR—d
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
I2C_TIMEOUT_FLAG
è!ð
HAL_OK
)

2191 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

2194 
	`__HAL_UNLOCK
(
hi2c
);

2195  
HAL_ERROR
;

2200 
	`__HAL_UNLOCK
(
hi2c
);

2201  
HAL_TIMEOUT
;

2205 if(
Size
 == 1)

2208 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

2213 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_LAST
;

2217 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_DMAEN
;

2220 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

2223 
	`__HAL_UNLOCK
(
hi2c
);

2225  
HAL_OK
;

2229  
HAL_BUSY
;

2231 
	}
}

2243 
HAL_StusTy³Def
 
	$HAL_I2C_IsDeviûR—dy
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
TrŸls
, ušt32_ˆ
Timeout
)

2245 
ušt32_t
 
tick¡¬t
 = 0, 
tmp1
 = 0, 
tmp2
 = 0, 
tmp3
 = 0, 
I2C_TrŸls
 = 1;

2247 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2250 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
è!ð
HAL_OK
)

2252  
HAL_BUSY
;

2256 
	`__HAL_LOCK
(
hi2c
);

2259 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

2261 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

2262 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2267 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

2270 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_SB
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

2272  
HAL_TIMEOUT
;

2276 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_WRITE
(
DevAdd»ss
);

2280 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2282 
tmp1
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
);

2283 
tmp2
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

2284 
tmp3
 = 
hi2c
->
S‹
;

2285 (
tmp1
 =ð
RESET
è&& (
tmp2
 =ðRESETè&& (
tmp3
 !ð
HAL_I2C_STATE_TIMEOUT
))

2287 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

2289 
hi2c
->
S‹
 = 
HAL_I2C_STATE_TIMEOUT
;

2291 
tmp1
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
);

2292 
tmp2
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

2293 
tmp3
 = 
hi2c
->
S‹
;

2296 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

2299 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
è=ð
SET
)

2302 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2305 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

2308 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
è!ð
HAL_OK
)

2310  
HAL_TIMEOUT
;

2313 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

2316 
	`__HAL_UNLOCK
(
hi2c
);

2318  
HAL_OK
;

2323 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2326 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

2329 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
è!ð
HAL_OK
)

2331  
HAL_TIMEOUT
;

2335 }
I2C_TrŸls
++ < 
TrŸls
);

2337 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

2340 
	`__HAL_UNLOCK
(
hi2c
);

2342  
HAL_ERROR
;

2346  
HAL_BUSY
;

2348 
	}
}

2356 
	$HAL_I2C_EV_IRQHªdËr
(
I2C_HªdËTy³Def
 *
hi2c
)

2358 
ušt32_t
 
tmp1
 = 0, 
tmp2
 = 0, 
tmp3
 = 0, 
tmp4
 = 0;

2360 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_MSL
è=ð
SET
)

2363 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_TRA
è=ð
SET
)

2365 
tmp1
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_TXE
);

2366 
tmp2
 = 
	`__HAL_I2C_GET_IT_SOURCE
(
hi2c
, 
I2C_IT_BUF
);

2367 
tmp3
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
);

2368 
tmp4
 = 
	`__HAL_I2C_GET_IT_SOURCE
(
hi2c
, 
I2C_IT_EVT
);

2370 if((
tmp1
 =ð
SET
è&& (
tmp2
 =ðSETè&& (
tmp3
 =ð
RESET
))

2372 
	`I2C_Ma¡”T¿nsm™_TXE
(
hi2c
);

2375 if((
tmp3
 =ð
SET
è&& (
tmp4
 == SET))

2377 
	`I2C_Ma¡”T¿nsm™_BTF
(
hi2c
);

2383 
tmp1
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_RXNE
);

2384 
tmp2
 = 
	`__HAL_I2C_GET_IT_SOURCE
(
hi2c
, 
I2C_IT_BUF
);

2385 
tmp3
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
);

2386 
tmp4
 = 
	`__HAL_I2C_GET_IT_SOURCE
(
hi2c
, 
I2C_IT_EVT
);

2388 if((
tmp1
 =ð
SET
è&& (
tmp2
 =ðSETè&& (
tmp3
 =ð
RESET
))

2390 
	`I2C_Ma¡”Reûive_RXNE
(
hi2c
);

2393 if((
tmp3
 =ð
SET
è&& (
tmp4
 == SET))

2395 
	`I2C_Ma¡”Reûive_BTF
(
hi2c
);

2402 
tmp1
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
);

2403 
tmp2
 = 
	`__HAL_I2C_GET_IT_SOURCE
(
hi2c
, (
I2C_IT_EVT
));

2404 
tmp3
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

2405 
tmp4
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_TRA
);

2407 if((
tmp1
 =ð
SET
è&& (
tmp2
 == SET))

2409 
	`I2C_SÏve_ADDR
(
hi2c
);

2412 if((
tmp3
 =ð
SET
è&& (
tmp2
 == SET))

2414 
	`I2C_SÏve_STOPF
(
hi2c
);

2417 if(
tmp4
 =ð
SET
)

2419 
tmp1
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_TXE
);

2420 
tmp2
 = 
	`__HAL_I2C_GET_IT_SOURCE
(
hi2c
, 
I2C_IT_BUF
);

2421 
tmp3
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
);

2422 
tmp4
 = 
	`__HAL_I2C_GET_IT_SOURCE
(
hi2c
, 
I2C_IT_EVT
);

2424 if((
tmp1
 =ð
SET
è&& (
tmp2
 =ðSETè&& (
tmp3
 =ð
RESET
))

2426 
	`I2C_SÏveT¿nsm™_TXE
(
hi2c
);

2429 if((
tmp3
 =ð
SET
è&& (
tmp4
 == SET))

2431 
	`I2C_SÏveT¿nsm™_BTF
(
hi2c
);

2437 
tmp1
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_RXNE
);

2438 
tmp2
 = 
	`__HAL_I2C_GET_IT_SOURCE
(
hi2c
, 
I2C_IT_BUF
);

2439 
tmp3
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
);

2440 
tmp4
 = 
	`__HAL_I2C_GET_IT_SOURCE
(
hi2c
, 
I2C_IT_EVT
);

2442 if((
tmp1
 =ð
SET
è&& (
tmp2
 =ðSETè&& (
tmp3
 =ð
RESET
))

2444 
	`I2C_SÏveReûive_RXNE
(
hi2c
);

2447 if((
tmp3
 =ð
SET
è&& (
tmp4
 == SET))

2449 
	`I2C_SÏveReûive_BTF
(
hi2c
);

2453 
	}
}

2461 
	$HAL_I2C_ER_IRQHªdËr
(
I2C_HªdËTy³Def
 *
hi2c
)

2463 
ušt32_t
 
tmp1
 = 0, 
tmp2
 = 0, 
tmp3
 = 0;

2465 
tmp1
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BERR
);

2466 
tmp2
 = 
	`__HAL_I2C_GET_IT_SOURCE
(
hi2c
, 
I2C_IT_ERR
);

2468 if((
tmp1
 =ð
SET
è&& (
tmp2
 == SET))

2470 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_BERR
;

2473 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_BERR
);

2476 
tmp1
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_ARLO
);

2477 
tmp2
 = 
	`__HAL_I2C_GET_IT_SOURCE
(
hi2c
, 
I2C_IT_ERR
);

2479 if((
tmp1
 =ð
SET
è&& (
tmp2
 == SET))

2481 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_ARLO
;

2484 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_ARLO
);

2487 
tmp1
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

2488 
tmp2
 = 
	`__HAL_I2C_GET_IT_SOURCE
(
hi2c
, 
I2C_IT_ERR
);

2490 if((
tmp1
 =ð
SET
è&& (
tmp2
 == SET))

2492 
tmp1
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_MSL
);

2493 
tmp2
 = 
hi2c
->
XãrCouÁ
;

2494 
tmp3
 = 
hi2c
->
S‹
;

2495 if((
tmp1
 =ð
RESET
è&& (
tmp2
 =ð0è&& (
tmp3
 =ð
HAL_I2C_STATE_BUSY_TX
))

2497 
	`I2C_SÏve_AF
(
hi2c
);

2501 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_AF
;

2503 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

2507 
tmp1
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_OVR
);

2508 
tmp2
 = 
	`__HAL_I2C_GET_IT_SOURCE
(
hi2c
, 
I2C_IT_ERR
);

2510 if((
tmp1
 =ð
SET
è&& (
tmp2
 == SET))

2512 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_OVR
;

2514 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_OVR
);

2517 if(
hi2c
->
E¼ÜCode
 !ð
HAL_I2C_ERROR_NONE
)

2519 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

2522 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

2524 
	`HAL_I2C_E¼ÜC®lback
(
hi2c
);

2526 
	}
}

2534 
__w—k
 
	$HAL_I2C_Ma¡”TxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

2539 
	}
}

2547 
__w—k
 
	$HAL_I2C_Ma¡”RxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

2552 
	}
}

2559 
__w—k
 
	$HAL_I2C_SÏveTxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

2564 
	}
}

2572 
__w—k
 
	$HAL_I2C_SÏveRxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

2577 
	}
}

2585 
__w—k
 
	$HAL_I2C_MemTxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

2590 
	}
}

2598 
__w—k
 
	$HAL_I2C_MemRxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

2603 
	}
}

2611 
__w—k
 
	$HAL_I2C_E¼ÜC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

2616 
	}
}

2643 
HAL_I2C_S‹Ty³Def
 
	$HAL_I2C_G‘S‹
(
I2C_HªdËTy³Def
 *
hi2c
)

2645  
hi2c
->
S‹
;

2646 
	}
}

2654 
ušt32_t
 
	$HAL_I2C_G‘E¼Ü
(
I2C_HªdËTy³Def
 *
hi2c
)

2656  
hi2c
->
E¼ÜCode
;

2657 
	}
}

2669 
HAL_StusTy³Def
 
	$I2C_Ma¡”T¿nsm™_TXE
(
I2C_HªdËTy³Def
 *
hi2c
)

2672 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

2673 
hi2c
->
XãrCouÁ
--;

2675 if(
hi2c
->
XãrCouÁ
 == 0)

2678 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_BUF
);

2681  
HAL_OK
;

2682 
	}
}

2690 
HAL_StusTy³Def
 
	$I2C_Ma¡”T¿nsm™_BTF
(
I2C_HªdËTy³Def
 *
hi2c
)

2692 if(
hi2c
->
XãrCouÁ
 != 0)

2695 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

2696 
hi2c
->
XãrCouÁ
--;

2701 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

2704 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2706 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_MEM_BUSY_TX
)

2708 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

2710 
	`HAL_I2C_MemTxC¶tC®lback
(
hi2c
);

2714 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

2716 
	`HAL_I2C_Ma¡”TxC¶tC®lback
(
hi2c
);

2719  
HAL_OK
;

2720 
	}
}

2728 
HAL_StusTy³Def
 
	$I2C_Ma¡”Reûive_RXNE
(
I2C_HªdËTy³Def
 *
hi2c
)

2730 
ušt32_t
 
tmp
 = 0;

2732 
tmp
 = 
hi2c
->
XãrCouÁ
;

2733 if(
tmp
 > 3)

2736 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2737 
hi2c
->
XãrCouÁ
--;

2739 if((
tmp
 == 2) || (tmp == 3))

2742 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_BUF
);

2747 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

2750 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2751 
hi2c
->
XãrCouÁ
--;

2753 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_MEM_BUSY_RX
)

2755 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

2757 
	`HAL_I2C_MemRxC¶tC®lback
(
hi2c
);

2761 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

2763 
	`HAL_I2C_Ma¡”RxC¶tC®lback
(
hi2c
);

2766  
HAL_OK
;

2767 
	}
}

2775 
HAL_StusTy³Def
 
	$I2C_Ma¡”Reûive_BTF
(
I2C_HªdËTy³Def
 *
hi2c
)

2777 if(
hi2c
->
XãrCouÁ
 == 3)

2780 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

2783 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2784 
hi2c
->
XãrCouÁ
--;

2786 if(
hi2c
->
XãrCouÁ
 == 2)

2789 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2792 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2793 
hi2c
->
XãrCouÁ
--;

2796 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2797 
hi2c
->
XãrCouÁ
--;

2800 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_ERR
);

2802 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_MEM_BUSY_RX
)

2804 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

2806 
	`HAL_I2C_MemRxC¶tC®lback
(
hi2c
);

2810 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

2812 
	`HAL_I2C_Ma¡”RxC¶tC®lback
(
hi2c
);

2818 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2819 
hi2c
->
XãrCouÁ
--;

2821  
HAL_OK
;

2822 
	}
}

2830 
HAL_StusTy³Def
 
	$I2C_SÏveT¿nsm™_TXE
(
I2C_HªdËTy³Def
 *
hi2c
)

2832 if(
hi2c
->
XãrCouÁ
 != 0)

2835 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

2836 
hi2c
->
XãrCouÁ
--;

2838  
HAL_OK
;

2839 
	}
}

2847 
HAL_StusTy³Def
 
	$I2C_SÏveT¿nsm™_BTF
(
I2C_HªdËTy³Def
 *
hi2c
)

2849 if(
hi2c
->
XãrCouÁ
 != 0)

2852 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

2853 
hi2c
->
XãrCouÁ
--;

2855  
HAL_OK
;

2856 
	}
}

2864 
HAL_StusTy³Def
 
	$I2C_SÏveReûive_RXNE
(
I2C_HªdËTy³Def
 *
hi2c
)

2866 if(
hi2c
->
XãrCouÁ
 != 0)

2869 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2870 
hi2c
->
XãrCouÁ
--;

2872  
HAL_OK
;

2873 
	}
}

2881 
HAL_StusTy³Def
 
	$I2C_SÏveReûive_BTF
(
I2C_HªdËTy³Def
 *
hi2c
)

2883 if(
hi2c
->
XãrCouÁ
 != 0)

2886 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2887 
hi2c
->
XãrCouÁ
--;

2889  
HAL_OK
;

2890 
	}
}

2898 
HAL_StusTy³Def
 
	$I2C_SÏve_ADDR
(
I2C_HªdËTy³Def
 *
hi2c
)

2901 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

2903  
HAL_OK
;

2904 
	}
}

2912 
HAL_StusTy³Def
 
	$I2C_SÏve_STOPF
(
I2C_HªdËTy³Def
 *
hi2c
)

2915 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

2918 
	`__HAL_I2C_CLEAR_STOPFLAG
(
hi2c
);

2921 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

2923 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

2925 
	`HAL_I2C_SÏveRxC¶tC®lback
(
hi2c
);

2927  
HAL_OK
;

2928 
	}
}

2935 
HAL_StusTy³Def
 
	$I2C_SÏve_AF
(
I2C_HªdËTy³Def
 *
hi2c
)

2938 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

2941 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

2944 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

2946 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

2948 
	`HAL_I2C_SÏveTxC¶tC®lback
(
hi2c
);

2950  
HAL_OK
;

2951 
	}
}

2960 
HAL_StusTy³Def
 
	$I2C_Ma¡”Reque¡Wr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
Timeout
)

2963 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

2966 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_SB
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

2968  
HAL_TIMEOUT
;

2971 if(
hi2c
->
In™
.
Add»ssšgMode
 =ð
I2C_ADDRESSINGMODE_7BIT
)

2974 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_WRITE
(
DevAdd»ss
);

2979 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_HEADER_WRITE
(
DevAdd»ss
);

2982 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADD10
, 
Timeout
è!ð
HAL_OK
)

2984 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

2986  
HAL_ERROR
;

2990  
HAL_TIMEOUT
;

2995 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_ADDRESS
(
DevAdd»ss
);

2999 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
Timeout
è!ð
HAL_OK
)

3001 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

3003  
HAL_ERROR
;

3007  
HAL_TIMEOUT
;

3011  
HAL_OK
;

3012 
	}
}

3022 
HAL_StusTy³Def
 
	$I2C_Ma¡”Reque¡R—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
Timeout
)

3025 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

3028 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

3031 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_SB
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

3033  
HAL_TIMEOUT
;

3036 if(
hi2c
->
In™
.
Add»ssšgMode
 =ð
I2C_ADDRESSINGMODE_7BIT
)

3039 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_READ
(
DevAdd»ss
);

3044 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_HEADER_WRITE
(
DevAdd»ss
);

3047 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADD10
, 
Timeout
è!ð
HAL_OK
)

3049 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

3051  
HAL_ERROR
;

3055  
HAL_TIMEOUT
;

3060 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_ADDRESS
(
DevAdd»ss
);

3063 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
Timeout
è!ð
HAL_OK
)

3065 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

3067  
HAL_ERROR
;

3071  
HAL_TIMEOUT
;

3076 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

3079 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

3082 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_SB
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

3084  
HAL_TIMEOUT
;

3088 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_HEADER_READ
(
DevAdd»ss
);

3092 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
Timeout
è!ð
HAL_OK
)

3094 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

3096  
HAL_ERROR
;

3100  
HAL_TIMEOUT
;

3104  
HAL_OK
;

3105 
	}
}

3117 
HAL_StusTy³Def
 
	$I2C_Reque¡MemÜyWr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt32_t
 
Timeout
)

3120 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

3123 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_SB
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

3125  
HAL_TIMEOUT
;

3129 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_WRITE
(
DevAdd»ss
);

3132 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
Timeout
è!ð
HAL_OK
)

3134 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

3136  
HAL_ERROR
;

3140  
HAL_TIMEOUT
;

3145 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

3148 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

3150  
HAL_TIMEOUT
;

3154 if(
MemAddSize
 =ð
I2C_MEMADD_SIZE_8BIT
)

3157 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_LSB
(
MemAdd»ss
);

3163 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_MSB
(
MemAdd»ss
);

3166 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

3168  
HAL_TIMEOUT
;

3172 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_LSB
(
MemAdd»ss
);

3175  
HAL_OK
;

3176 
	}
}

3188 
HAL_StusTy³Def
 
	$I2C_Reque¡MemÜyR—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt32_t
 
Timeout
)

3191 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

3194 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

3197 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_SB
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

3199  
HAL_TIMEOUT
;

3203 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_WRITE
(
DevAdd»ss
);

3206 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
Timeout
è!ð
HAL_OK
)

3208 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

3210  
HAL_ERROR
;

3214  
HAL_TIMEOUT
;

3219 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

3222 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

3224  
HAL_TIMEOUT
;

3228 if(
MemAddSize
 =ð
I2C_MEMADD_SIZE_8BIT
)

3231 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_LSB
(
MemAdd»ss
);

3237 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_MSB
(
MemAdd»ss
);

3240 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

3242  
HAL_TIMEOUT
;

3246 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_LSB
(
MemAdd»ss
);

3250 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

3252  
HAL_TIMEOUT
;

3256 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

3259 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_SB
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

3261  
HAL_TIMEOUT
;

3265 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_READ
(
DevAdd»ss
);

3268 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
Timeout
è!ð
HAL_OK
)

3270 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

3272  
HAL_ERROR
;

3276  
HAL_TIMEOUT
;

3280  
HAL_OK
;

3281 
	}
}

3288 
	$I2C_DMAMa¡”T¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

3290 
I2C_HªdËTy³Def
* 
hi2c
 = (I2C_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

3293 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BTF
, 
RESET
, 
I2C_TIMEOUT_FLAG
è!ð
HAL_OK
)

3295 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_TIMEOUT
;

3299 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

3302 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_DMAEN
;

3304 
hi2c
->
XãrCouÁ
 = 0;

3306 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3309 if(
hi2c
->
E¼ÜCode
 !ð
HAL_I2C_ERROR_NONE
)

3311 
	`HAL_I2C_E¼ÜC®lback
(
hi2c
);

3315 
	`HAL_I2C_Ma¡”TxC¶tC®lback
(
hi2c
);

3317 
	}
}

3324 
	$I2C_DMASÏveT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

3326 
I2C_HªdËTy³Def
* 
hi2c
 = (I2C_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

3329 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_AF
, 
RESET
, 
I2C_TIMEOUT_FLAG
è!ð
HAL_OK
)

3331 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_TIMEOUT
;

3335 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3338 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

3341 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_DMAEN
;

3343 
hi2c
->
XãrCouÁ
 = 0;

3345 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3348 if(
hi2c
->
E¼ÜCode
 !ð
HAL_I2C_ERROR_NONE
)

3350 
	`HAL_I2C_E¼ÜC®lback
(
hi2c
);

3354 
	`HAL_I2C_SÏveTxC¶tC®lback
(
hi2c
);

3356 
	}
}

3363 
	$I2C_DMAMa¡”ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

3365 
I2C_HªdËTy³Def
* 
hi2c
 = (I2C_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

3368 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

3371 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

3374 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_LAST
;

3377 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_DMAEN
;

3379 
hi2c
->
XãrCouÁ
 = 0;

3381 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3384 if(
hi2c
->
E¼ÜCode
 !ð
HAL_I2C_ERROR_NONE
)

3386 
	`HAL_I2C_E¼ÜC®lback
(
hi2c
);

3390 
	`HAL_I2C_Ma¡”RxC¶tC®lback
(
hi2c
);

3392 
	}
}

3399 
	$I2C_DMASÏveReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

3401 
I2C_HªdËTy³Def
* 
hi2c
 = (I2C_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

3404 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_STOPF
, 
RESET
, 
I2C_TIMEOUT_FLAG
è!ð
HAL_OK
)

3406 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_TIMEOUT
;

3410 
	`__HAL_I2C_CLEAR_STOPFLAG
(
hi2c
);

3413 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

3416 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_DMAEN
;

3418 
hi2c
->
XãrCouÁ
 = 0;

3420 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3423 if(
hi2c
->
E¼ÜCode
 !ð
HAL_I2C_ERROR_NONE
)

3425 
	`HAL_I2C_E¼ÜC®lback
(
hi2c
);

3429 
	`HAL_I2C_SÏveRxC¶tC®lback
(
hi2c
);

3431 
	}
}

3438 
	$I2C_DMAMemT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

3440 
I2C_HªdËTy³Def
* 
hi2c
 = (I2C_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

3443 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BTF
, 
RESET
, 
I2C_TIMEOUT_FLAG
è!ð
HAL_OK
)

3445 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_TIMEOUT
;

3449 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

3452 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_DMAEN
;

3454 
hi2c
->
XãrCouÁ
 = 0;

3456 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3459 if(
hi2c
->
E¼ÜCode
 !ð
HAL_I2C_ERROR_NONE
)

3461 
	`HAL_I2C_E¼ÜC®lback
(
hi2c
);

3465 
	`HAL_I2C_MemTxC¶tC®lback
(
hi2c
);

3467 
	}
}

3474 
	$I2C_DMAMemReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

3476 
I2C_HªdËTy³Def
* 
hi2c
 = (I2C_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

3479 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

3482 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

3485 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_LAST
;

3488 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_DMAEN
;

3490 
hi2c
->
XãrCouÁ
 = 0;

3492 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3495 if(
hi2c
->
E¼ÜCode
 !ð
HAL_I2C_ERROR_NONE
)

3497 
	`HAL_I2C_E¼ÜC®lback
(
hi2c
);

3501 
	`HAL_I2C_MemRxC¶tC®lback
(
hi2c
);

3503 
	}
}

3510 
	$I2C_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

3512 
I2C_HªdËTy³Def
* 
hi2c
 = (I2C_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

3515 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

3517 
hi2c
->
XãrCouÁ
 = 0;

3519 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3521 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_DMA
;

3523 
	`HAL_I2C_E¼ÜC®lback
(
hi2c
);

3524 
	}
}

3535 
HAL_StusTy³Def
 
	$I2C_Wa™OnFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Timeout
)

3537 
ušt32_t
 
tick¡¬t
 = 0;

3540 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3543 if(
Stus
 =ð
RESET
)

3545 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
FÏg
è=ð
RESET
)

3548 if(
Timeout
 !ð
HAL_MAX_DELAY
)

3550 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

3552 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

3555 
	`__HAL_UNLOCK
(
hi2c
);

3557  
HAL_TIMEOUT
;

3564 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
FÏg
è!ð
RESET
)

3567 if(
Timeout
 !ð
HAL_MAX_DELAY
)

3569 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

3571 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

3574 
	`__HAL_UNLOCK
(
hi2c
);

3576  
HAL_TIMEOUT
;

3581  
HAL_OK
;

3582 
	}
}

3592 
HAL_StusTy³Def
 
	$I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
FÏg
, ušt32_ˆ
Timeout
)

3594 
ušt32_t
 
tick¡¬t
 = 0;

3597 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3599 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
FÏg
è=ð
RESET
)

3601 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_AF
è=ð
SET
)

3604 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

3607 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3609 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_AF
;

3610 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

3613 
	`__HAL_UNLOCK
(
hi2c
);

3615  
HAL_ERROR
;

3619 if(
Timeout
 !ð
HAL_MAX_DELAY
)

3621 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

3623 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

3626 
	`__HAL_UNLOCK
(
hi2c
);

3628  
HAL_TIMEOUT
;

3632  
HAL_OK
;

3633 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_i2c_ex.c

61 
	~"¡m32f4xx_h®.h
"

72 #ifdeà
HAL_I2C_MODULE_ENABLED


74 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

75 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) ||\

76 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

109 
HAL_StusTy³Def
 
	$HAL_I2CEx_CÚfigAÇlogFž‹r
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
AÇlogFž‹r
)

111 
ušt32_t
 
tmp
 = 0;

114 
	`as£¹_·¿m
(
	`IS_I2C_ALL_INSTANCE
(
hi2c
->
In¡ªû
));

115 
	`as£¹_·¿m
(
	`IS_I2C_ANALOG_FILTER
(
AÇlogFž‹r
));

117 
tmp
 = 
hi2c
->
S‹
;

118 if((
tmp
 =ð
HAL_I2C_STATE_BUSY
è|| (tm°=ð
HAL_I2C_STATE_BUSY_TX
è|| (tm°=ð
HAL_I2C_STATE_BUSY_RX
))

120  
HAL_BUSY
;

123 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

126 
	`__HAL_I2C_DISABLE
(
hi2c
);

129 
hi2c
->
In¡ªû
->
FLTR
 &ð~(
I2C_FLTR_ANOFF
);

132 
hi2c
->
In¡ªû
->
FLTR
 |ð
AÇlogFž‹r
;

134 
	`__HAL_I2C_ENABLE
(
hi2c
);

136 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

138  
HAL_OK
;

139 
	}
}

148 
HAL_StusTy³Def
 
	$HAL_I2CEx_CÚfigDig™®Fž‹r
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Dig™®Fž‹r
)

150 
ušt16_t
 
tm´eg
 = 0;

151 
ušt32_t
 
tmp
 = 0;

154 
	`as£¹_·¿m
(
	`IS_I2C_ALL_INSTANCE
(
hi2c
->
In¡ªû
));

155 
	`as£¹_·¿m
(
	`IS_I2C_DIGITAL_FILTER
(
Dig™®Fž‹r
));

157 
tmp
 = 
hi2c
->
S‹
;

158 if((
tmp
 =ð
HAL_I2C_STATE_BUSY
è|| (tm°=ð
HAL_I2C_STATE_BUSY_TX
è|| (tm°=ð
HAL_I2C_STATE_BUSY_RX
))

160  
HAL_BUSY
;

163 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

166 
	`__HAL_I2C_DISABLE
(
hi2c
);

169 
tm´eg
 = 
hi2c
->
In¡ªû
->
FLTR
;

172 
tm´eg
 &ð~(
I2C_FLTR_DNF
);

175 
tm´eg
 |ð
Dig™®Fž‹r
;

178 
hi2c
->
In¡ªû
->
FLTR
 = 
tm´eg
;

180 
	`__HAL_I2C_ENABLE
(
hi2c
);

182 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

184  
HAL_OK
;

185 
	}
}

195 
	gSTM32F401xE
 || 
	gSTM32F446xx
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 */

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_i2s.c

140 
	~"¡m32f4xx_h®.h
"

151 #ifdeà
HAL_I2S_MODULE_ENABLED


206 
__w—k
 
HAL_StusTy³Def
 
	$HAL_I2S_In™
(
I2S_HªdËTy³Def
 *
hi2s
)

208 
ušt32_t
 
tm´eg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
·ck‘Ëngth
 = 1;

209 
ušt32_t
 
tmp
 = 0, 
i2sþk
 = 0;

212 if(
hi2s
 =ð
NULL
)

214  
HAL_ERROR
;

218 
	`as£¹_·¿m
(
	`IS_I2S_ALL_INSTANCE
(
hi2s
->
In¡ªû
));

219 
	`as£¹_·¿m
(
	`IS_I2S_MODE
(
hi2s
->
In™
.
Mode
));

220 
	`as£¹_·¿m
(
	`IS_I2S_STANDARD
(
hi2s
->
In™
.
Snd¬d
));

221 
	`as£¹_·¿m
(
	`IS_I2S_DATA_FORMAT
(
hi2s
->
In™
.
D©aFÜm©
));

222 
	`as£¹_·¿m
(
	`IS_I2S_MCLK_OUTPUT
(
hi2s
->
In™
.
MCLKOuut
));

223 
	`as£¹_·¿m
(
	`IS_I2S_AUDIO_FREQ
(
hi2s
->
In™
.
AudioF»q
));

224 
	`as£¹_·¿m
(
	`IS_I2S_CPOL
(
hi2s
->
In™
.
CPOL
));

225 
	`as£¹_·¿m
(
	`IS_I2S_CLOCKSOURCE
(
hi2s
->
In™
.
ClockSourû
));

227 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_RESET
)

230 
hi2s
->
Lock
 = 
HAL_UNLOCKED
;

232 
	`HAL_I2S_M¥In™
(
hi2s
);

235 
hi2s
->
S‹
 = 
HAL_I2S_STATE_BUSY
;

239 
hi2s
->
In¡ªû
->
I2SCFGR
 &ð~(
SPI_I2SCFGR_CHLEN
 | 
SPI_I2SCFGR_DATLEN
 | 
SPI_I2SCFGR_CKPOL
 | \

240 
SPI_I2SCFGR_I2SSTD
 | 
SPI_I2SCFGR_PCMSYNC
 | 
SPI_I2SCFGR_I2SCFG
 | \

241 
SPI_I2SCFGR_I2SE
 | 
SPI_I2SCFGR_I2SMOD
);

242 
hi2s
->
In¡ªû
->
I2SPR
 = 0x0002;

245 
tm´eg
 = 
hi2s
->
In¡ªû
->
I2SCFGR
;

249 if(
hi2s
->
In™
.
AudioF»q
 !ð
I2S_AUDIOFREQ_DEFAULT
)

252 if(
hi2s
->
In™
.
D©aFÜm©
 !ð
I2S_DATAFORMAT_16B
)

255 
·ck‘Ëngth
 = 2;

261 
i2sþk
 = 
	`I2S_G‘IÅutClock
(
hi2s
);

264 if(
hi2s
->
In™
.
MCLKOuut
 =ð
I2S_MCLKOUTPUT_ENABLE
)

267 
tmp
 = (
ušt32_t
)(((((
i2sþk
 / 256è* 10è/ 
hi2s
->
In™
.
AudioF»q
)) + 5);

272 
tmp
 = (
ušt32_t
)(((((
i2sþk
 / (32 * 
·ck‘Ëngth
)è*10 ) / 
hi2s
->
In™
.
AudioF»q
)) + 5);

276 
tmp
 =mp / 10;

279 
i2sodd
 = (
ušt32_t
)(
tmp
 & (uint32_t)1);

282 
i2sdiv
 = (
ušt32_t
)((
tmp
 - 
i2sodd
) / 2);

285 
i2sodd
 = (
ušt32_t
) (i2sodd << 8);

289 if((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

292 
i2sdiv
 = 2;

293 
i2sodd
 = 0;

297 
hi2s
->
In¡ªû
->
I2SPR
 = (
ušt32_t
)((ušt32_t)
i2sdiv
 | (ušt32_t)(
i2sodd
 | (ušt32_t)hi2s->
In™
.
MCLKOuut
));

300 
tm´eg
 |ð(
ušt32_t
)(
SPI_I2SCFGR_I2SMOD
 | 
hi2s
->
In™
.
Mode
 | hi2s->In™.
Snd¬d
 | hi2s->In™.
D©aFÜm©
 | hi2s->In™.
CPOL
);

302 #ià
	`defšed
(
SPI_I2SCFGR_ASTRTEN
)

303 ià(
hi2s
->
In™
.
Snd¬d
 =ð
I2S_STANDARD_PCM_SHORT
)

306 
hi2s
->
In¡ªû
->
I2SCFGR
 = 
tm´eg
 | 
SPI_I2SCFGR_ASTRTEN
;

311 
hi2s
->
In¡ªû
->
I2SCFGR
 = 
tm´eg
;

315 
hi2s
->
In¡ªû
->
I2SCFGR
 = 
tm´eg
;

318 
hi2s
->
E¼ÜCode
 = 
HAL_I2S_ERROR_NONE
;

319 
hi2s
->
S‹
ð
HAL_I2S_STATE_READY
;

321  
HAL_OK
;

322 
	}
}

330 
HAL_StusTy³Def
 
	$HAL_I2S_DeIn™
(
I2S_HªdËTy³Def
 *
hi2s
)

333 if(
hi2s
 =ð
NULL
)

335  
HAL_ERROR
;

338 
hi2s
->
S‹
 = 
HAL_I2S_STATE_BUSY
;

341 
	`HAL_I2S_M¥DeIn™
(
hi2s
);

343 
hi2s
->
E¼ÜCode
 = 
HAL_I2S_ERROR_NONE
;

344 
hi2s
->
S‹
 = 
HAL_I2S_STATE_RESET
;

347 
	`__HAL_UNLOCK
(
hi2s
);

349  
HAL_OK
;

350 
	}
}

358 
__w—k
 
	$HAL_I2S_M¥In™
(
I2S_HªdËTy³Def
 *
hi2s
)

363 
	}
}

371 
__w—k
 
	$HAL_I2S_M¥DeIn™
(
I2S_HªdËTy³Def
 *
hi2s
)

376 
	}
}

438 
HAL_StusTy³Def
 
	$HAL_I2S_T¿nsm™
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt16_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

440 
ušt32_t
 
tmp1
 = 0, 
tmp2
 = 0;

441 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

443  
HAL_ERROR
;

446 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_READY
)

448 
tmp1
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & (
SPI_I2SCFGR_DATLEN
 | 
SPI_I2SCFGR_CHLEN
);

449 
tmp2
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & (
SPI_I2SCFGR_DATLEN
 | 
SPI_I2SCFGR_CHLEN
);

450 if((
tmp1
 =ð
I2S_DATAFORMAT_24B
)|| \

451 (
tmp2
 =ð
I2S_DATAFORMAT_32B
))

453 
hi2s
->
TxXãrSize
 = 
Size
*2;

454 
hi2s
->
TxXãrCouÁ
 = 
Size
*2;

458 
hi2s
->
TxXãrSize
 = 
Size
;

459 
hi2s
->
TxXãrCouÁ
 = 
Size
;

463 
	`__HAL_LOCK
(
hi2s
);

465 
hi2s
->
S‹
 = 
HAL_I2S_STATE_BUSY_TX
;

468 if((
hi2s
->
In¡ªû
->
I2SCFGR
 &
SPI_I2SCFGR_I2SE
) != SPI_I2SCFGR_I2SE)

471 
	`__HAL_I2S_ENABLE
(
hi2s
);

474 
hi2s
->
TxXãrCouÁ
 > 0)

476 
hi2s
->
In¡ªû
->
DR
 = (*
pD©a
++);

477 
hi2s
->
TxXãrCouÁ
--;

479 ià(
	`I2S_Wa™FÏgS‹UÁžTimeout
(
hi2s
, 
I2S_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

481  
HAL_TIMEOUT
;

485 if(((
hi2s
->
In¡ªû
->
I2SCFGR
 & 
SPI_I2SCFGR_I2SCFG
è=ð
I2S_MODE_SLAVE_TX
è|| ((hi2s->In¡ªû->I2SCFGR & SPI_I2SCFGR_I2SCFGè=ð
I2S_MODE_SLAVE_RX
))

488 ià(
	`I2S_Wa™FÏgS‹UÁžTimeout
(
hi2s
, 
I2S_FLAG_BSY
, 
SET
, 
Timeout
è!ð
HAL_OK
)

490  
HAL_TIMEOUT
;

493 
hi2s
->
S‹
 = 
HAL_I2S_STATE_READY
;

496 
	`__HAL_UNLOCK
(
hi2s
);

498  
HAL_OK
;

502  
HAL_BUSY
;

504 
	}
}

523 
HAL_StusTy³Def
 
	$HAL_I2S_Reûive
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt16_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

525 
ušt32_t
 
tmp1
 = 0, 
tmp2
 = 0;

526 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

528  
HAL_ERROR
;

531 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_READY
)

533 
tmp1
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & (
SPI_I2SCFGR_DATLEN
 | 
SPI_I2SCFGR_CHLEN
);

534 
tmp2
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & (
SPI_I2SCFGR_DATLEN
 | 
SPI_I2SCFGR_CHLEN
);

535 if((
tmp1
 =ð
I2S_DATAFORMAT_24B
)|| \

536 (
tmp2
 =ð
I2S_DATAFORMAT_32B
))

538 
hi2s
->
RxXãrSize
 = 
Size
*2;

539 
hi2s
->
RxXãrCouÁ
 = 
Size
*2;

543 
hi2s
->
RxXãrSize
 = 
Size
;

544 
hi2s
->
RxXãrCouÁ
 = 
Size
;

547 
	`__HAL_LOCK
(
hi2s
);

549 
hi2s
->
S‹
 = 
HAL_I2S_STATE_BUSY_RX
;

552 if((
hi2s
->
In¡ªû
->
I2SCFGR
 & 
SPI_I2SCFGR_I2SE
) != SPI_I2SCFGR_I2SE)

555 
	`__HAL_I2S_ENABLE
(
hi2s
);

559 if((
hi2s
->
In¡ªû
->
I2SCFGR
 & 
SPI_I2SCFGR_I2SCFG
è=ð
I2S_MODE_MASTER_RX
)

563 
	`__HAL_I2S_CLEAR_OVRFLAG
(
hi2s
);

567 
hi2s
->
RxXãrCouÁ
 > 0)

570 ià(
	`I2S_Wa™FÏgS‹UÁžTimeout
(
hi2s
, 
I2S_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

572  
HAL_TIMEOUT
;

575 (*
pD©a
++èð
hi2s
->
In¡ªû
->
DR
;

576 
hi2s
->
RxXãrCouÁ
--;

579 
hi2s
->
S‹
 = 
HAL_I2S_STATE_READY
;

582 
	`__HAL_UNLOCK
(
hi2s
);

584  
HAL_OK
;

588  
HAL_BUSY
;

590 
	}
}

606 
HAL_StusTy³Def
 
	$HAL_I2S_T¿nsm™_IT
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt16_t
 *
pD©a
, ušt16_ˆ
Size
)

608 
ušt32_t
 
tmp1
 = 0, 
tmp2
 = 0;

609 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_READY
)

611 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

613  
HAL_ERROR
;

616 
hi2s
->
pTxBuffPŒ
 = 
pD©a
;

617 
tmp1
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & (
SPI_I2SCFGR_DATLEN
 | 
SPI_I2SCFGR_CHLEN
);

618 
tmp2
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & (
SPI_I2SCFGR_DATLEN
 | 
SPI_I2SCFGR_CHLEN
);

619 if((
tmp1
 =ð
I2S_DATAFORMAT_24B
)|| \

620 (
tmp2
 =ð
I2S_DATAFORMAT_32B
))

622 
hi2s
->
TxXãrSize
 = 
Size
*2;

623 
hi2s
->
TxXãrCouÁ
 = 
Size
*2;

627 
hi2s
->
TxXãrSize
 = 
Size
;

628 
hi2s
->
TxXãrCouÁ
 = 
Size
;

632 
	`__HAL_LOCK
(
hi2s
);

634 
hi2s
->
S‹
 = 
HAL_I2S_STATE_BUSY_TX
;

635 
hi2s
->
E¼ÜCode
 = 
HAL_I2S_ERROR_NONE
;

638 
	`__HAL_I2S_ENABLE_IT
(
hi2s
, (
I2S_IT_TXE
 | 
I2S_IT_ERR
));

641 if((
hi2s
->
In¡ªû
->
I2SCFGR
 &
SPI_I2SCFGR_I2SE
) != SPI_I2SCFGR_I2SE)

644 
	`__HAL_I2S_ENABLE
(
hi2s
);

648 
	`__HAL_UNLOCK
(
hi2s
);

650  
HAL_OK
;

654  
HAL_BUSY
;

656 
	}
}

674 
HAL_StusTy³Def
 
	$HAL_I2S_Reûive_IT
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt16_t
 *
pD©a
, ušt16_ˆ
Size
)

676 
ušt32_t
 
tmp1
 = 0, 
tmp2
 = 0;

677 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_READY
)

679 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

681  
HAL_ERROR
;

684 
hi2s
->
pRxBuffPŒ
 = 
pD©a
;

685 
tmp1
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & (
SPI_I2SCFGR_DATLEN
 | 
SPI_I2SCFGR_CHLEN
);

686 
tmp2
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & (
SPI_I2SCFGR_DATLEN
 | 
SPI_I2SCFGR_CHLEN
);

687 if((
tmp1
 =ð
I2S_DATAFORMAT_24B
)||\

688 (
tmp2
 =ð
I2S_DATAFORMAT_32B
))

690 
hi2s
->
RxXãrSize
 = 
Size
*2;

691 
hi2s
->
RxXãrCouÁ
 = 
Size
*2;

695 
hi2s
->
RxXãrSize
 = 
Size
;

696 
hi2s
->
RxXãrCouÁ
 = 
Size
;

699 
	`__HAL_LOCK
(
hi2s
);

701 
hi2s
->
S‹
 = 
HAL_I2S_STATE_BUSY_RX
;

702 
hi2s
->
E¼ÜCode
 = 
HAL_I2S_ERROR_NONE
;

705 
	`__HAL_I2S_ENABLE_IT
(
hi2s
, (
I2S_IT_RXNE
 | 
I2S_IT_ERR
));

708 if((
hi2s
->
In¡ªû
->
I2SCFGR
 &
SPI_I2SCFGR_I2SE
) != SPI_I2SCFGR_I2SE)

711 
	`__HAL_I2S_ENABLE
(
hi2s
);

715 
	`__HAL_UNLOCK
(
hi2s
);

717  
HAL_OK
;

722  
HAL_BUSY
;

724 
	}
}

740 
HAL_StusTy³Def
 
	$HAL_I2S_T¿nsm™_DMA
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt16_t
 *
pD©a
, ušt16_ˆ
Size
)

742 
ušt32_t
 *
tmp
;

743 
ušt32_t
 
tmp1
 = 0, 
tmp2
 = 0;

745 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

747  
HAL_ERROR
;

750 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_READY
)

752 
hi2s
->
pTxBuffPŒ
 = 
pD©a
;

753 
tmp1
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & (
SPI_I2SCFGR_DATLEN
 | 
SPI_I2SCFGR_CHLEN
);

754 
tmp2
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & (
SPI_I2SCFGR_DATLEN
 | 
SPI_I2SCFGR_CHLEN
);

755 if((
tmp1
 =ð
I2S_DATAFORMAT_24B
)|| \

756 (
tmp2
 =ð
I2S_DATAFORMAT_32B
))

758 
hi2s
->
TxXãrSize
 = 
Size
*2;

759 
hi2s
->
TxXãrCouÁ
 = 
Size
*2;

763 
hi2s
->
TxXãrSize
 = 
Size
;

764 
hi2s
->
TxXãrCouÁ
 = 
Size
;

768 
	`__HAL_LOCK
(
hi2s
);

770 
hi2s
->
S‹
 = 
HAL_I2S_STATE_BUSY_TX
;

771 
hi2s
->
E¼ÜCode
 = 
HAL_I2S_ERROR_NONE
;

774 
hi2s
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
I2S_DMATxH®fC¶t
;

777 
hi2s
->
hdm©x
->
XãrC¶tC®lback
 = 
I2S_DMATxC¶t
;

780 
hi2s
->
hdm©x
->
XãrE¼ÜC®lback
 = 
I2S_DMAE¼Ü
;

783 
tmp
 = (
ušt32_t
*)&
pD©a
;

784 
	`HAL_DMA_S¹_IT
(
hi2s
->
hdm©x
, *(
ušt32_t
*)
tmp
, (ušt32_t)&hi2s->
In¡ªû
->
DR
, hi2s->
TxXãrSize
);

787 if((
hi2s
->
In¡ªû
->
I2SCFGR
 &
SPI_I2SCFGR_I2SE
) != SPI_I2SCFGR_I2SE)

790 
	`__HAL_I2S_ENABLE
(
hi2s
);

794 if((
hi2s
->
In¡ªû
->
CR2
 & 
SPI_CR2_TXDMAEN
) != SPI_CR2_TXDMAEN)

797 
hi2s
->
In¡ªû
->
CR2
 |ð
SPI_CR2_TXDMAEN
;

801 
	`__HAL_UNLOCK
(
hi2s
);

803  
HAL_OK
;

807  
HAL_BUSY
;

809 
	}
}

825 
HAL_StusTy³Def
 
	$HAL_I2S_Reûive_DMA
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt16_t
 *
pD©a
, ušt16_ˆ
Size
)

827 
ušt32_t
 *
tmp
;

828 
ušt32_t
 
tmp1
 = 0, 
tmp2
 = 0;

830 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

832  
HAL_ERROR
;

835 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_READY
)

837 
hi2s
->
pRxBuffPŒ
 = 
pD©a
;

838 
tmp1
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & (
SPI_I2SCFGR_DATLEN
 | 
SPI_I2SCFGR_CHLEN
);

839 
tmp2
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & (
SPI_I2SCFGR_DATLEN
 | 
SPI_I2SCFGR_CHLEN
);

840 if((
tmp1
 =ð
I2S_DATAFORMAT_24B
)|| \

841 (
tmp2
 =ð
I2S_DATAFORMAT_32B
))

843 
hi2s
->
RxXãrSize
 = 
Size
*2;

844 
hi2s
->
RxXãrCouÁ
 = 
Size
*2;

848 
hi2s
->
RxXãrSize
 = 
Size
;

849 
hi2s
->
RxXãrCouÁ
 = 
Size
;

852 
	`__HAL_LOCK
(
hi2s
);

854 
hi2s
->
S‹
 = 
HAL_I2S_STATE_BUSY_RX
;

855 
hi2s
->
E¼ÜCode
 = 
HAL_I2S_ERROR_NONE
;

858 
hi2s
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
I2S_DMARxH®fC¶t
;

861 
hi2s
->
hdm¬x
->
XãrC¶tC®lback
 = 
I2S_DMARxC¶t
;

864 
hi2s
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
I2S_DMAE¼Ü
;

867 if((
hi2s
->
In¡ªû
->
I2SCFGR
 & 
SPI_I2SCFGR_I2SCFG
è=ð
I2S_MODE_MASTER_RX
)

871 
	`__HAL_I2S_CLEAR_OVRFLAG
(
hi2s
);

875 
tmp
 = (
ušt32_t
*)&
pD©a
;

876 
	`HAL_DMA_S¹_IT
(
hi2s
->
hdm¬x
, (
ušt32_t
)&hi2s->
In¡ªû
->
DR
, *(ušt32_t*)
tmp
, hi2s->
RxXãrSize
);

879 if((
hi2s
->
In¡ªû
->
I2SCFGR
 &
SPI_I2SCFGR_I2SE
) != SPI_I2SCFGR_I2SE)

882 
	`__HAL_I2S_ENABLE
(
hi2s
);

886 if((
hi2s
->
In¡ªû
->
CR2
 &
SPI_CR2_RXDMAEN
) != SPI_CR2_RXDMAEN)

889 
hi2s
->
In¡ªû
->
CR2
 |ð
SPI_CR2_RXDMAEN
;

893 
	`__HAL_UNLOCK
(
hi2s
);

895  
HAL_OK
;

899  
HAL_BUSY
;

901 
	}
}

909 
__w—k
 
HAL_StusTy³Def
 
	$HAL_I2S_DMAPau£
(
I2S_HªdËTy³Def
 *
hi2s
)

912 
	`__HAL_LOCK
(
hi2s
);

914 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_BUSY_TX
)

917 
hi2s
->
In¡ªû
->
CR2
 &ð(
ušt32_t
)(~
SPI_CR2_TXDMAEN
);

919 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_BUSY_RX
)

922 
hi2s
->
In¡ªû
->
CR2
 &ð(
ušt32_t
)(~
SPI_CR2_RXDMAEN
);

924 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_BUSY_TX_RX
)

926 if((
hi2s
->
In™
.
Mode
 =ð
I2S_MODE_SLAVE_TX
)||(hi2s->In™.Mod=ð
I2S_MODE_MASTER_TX
))

929 
hi2s
->
In¡ªû
->
CR2
 &ð(
ušt32_t
)(~
SPI_CR2_TXDMAEN
);

934 
hi2s
->
In¡ªû
->
CR2
 &ð(
ušt32_t
)(~
SPI_CR2_RXDMAEN
);

939 
	`__HAL_UNLOCK
(
hi2s
);

941  
HAL_OK
;

942 
	}
}

950 
__w—k
 
HAL_StusTy³Def
 
	$HAL_I2S_DMAResume
(
I2S_HªdËTy³Def
 *
hi2s
)

953 
	`__HAL_LOCK
(
hi2s
);

955 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_BUSY_TX
)

958 
hi2s
->
In¡ªû
->
CR2
 |ð
SPI_CR2_TXDMAEN
;

960 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_BUSY_RX
)

963 
hi2s
->
In¡ªû
->
CR2
 |ð
SPI_CR2_RXDMAEN
;

965 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_BUSY_TX_RX
)

967 if((
hi2s
->
In™
.
Mode
 =ð
I2S_MODE_SLAVE_TX
)||(hi2s->In™.Mod=ð
I2S_MODE_MASTER_TX
))

970 
hi2s
->
In¡ªû
->
CR2
 |ð
SPI_CR2_TXDMAEN
;

975 
hi2s
->
In¡ªû
->
CR2
 |ð
SPI_CR2_RXDMAEN
;

980 ià((
hi2s
->
In¡ªû
->
I2SCFGR
 & 
SPI_I2SCFGR_I2SE
) == 0)

983 
	`__HAL_I2S_ENABLE
(
hi2s
);

987 
	`__HAL_UNLOCK
(
hi2s
);

989  
HAL_OK
;

990 
	}
}

998 
__w—k
 
HAL_StusTy³Def
 
	$HAL_I2S_DMAStÝ
(
I2S_HªdËTy³Def
 *
hi2s
)

1001 
	`__HAL_LOCK
(
hi2s
);

1004 
hi2s
->
In¡ªû
->
CR2
 &ð~
SPI_CR2_TXDMAEN
;

1005 
hi2s
->
In¡ªû
->
CR2
 &ð~
SPI_CR2_RXDMAEN
;

1008 if(
hi2s
->
hdm©x
 !ð
NULL
)

1010 
	`HAL_DMA_AbÜt
(
hi2s
->
hdm©x
);

1013 if(
hi2s
->
hdm¬x
 !ð
NULL
)

1015 
	`HAL_DMA_AbÜt
(
hi2s
->
hdm¬x
);

1019 
	`__HAL_I2S_DISABLE
(
hi2s
);

1021 
hi2s
->
S‹
 = 
HAL_I2S_STATE_READY
;

1024 
	`__HAL_UNLOCK
(
hi2s
);

1026  
HAL_OK
;

1027 
	}
}

1035 
__w—k
 
	$HAL_I2S_IRQHªdËr
(
I2S_HªdËTy³Def
 *
hi2s
)

1037 
ušt32_t
 
tmp1
 = 0, 
tmp2
 = 0;

1039 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_BUSY_RX
)

1041 
tmp1
 = 
	`__HAL_I2S_GET_FLAG
(
hi2s
, 
I2S_FLAG_RXNE
);

1042 
tmp2
 = 
	`__HAL_I2S_GET_IT_SOURCE
(
hi2s
, 
I2S_IT_RXNE
);

1044 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

1046 
	`I2S_Reûive_IT
(
hi2s
);

1049 
tmp1
 = 
	`__HAL_I2S_GET_FLAG
(
hi2s
, 
I2S_FLAG_OVR
);

1050 
tmp2
 = 
	`__HAL_I2S_GET_IT_SOURCE
(
hi2s
, 
I2S_IT_ERR
);

1052 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

1054 
	`__HAL_I2S_CLEAR_OVRFLAG
(
hi2s
);

1055 
hi2s
->
E¼ÜCode
 |ð
HAL_I2S_ERROR_OVR
;

1059 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_BUSY_TX
)

1061 
tmp1
 = 
	`__HAL_I2S_GET_FLAG
(
hi2s
, 
I2S_FLAG_TXE
);

1062 
tmp2
 = 
	`__HAL_I2S_GET_IT_SOURCE
(
hi2s
, 
I2S_IT_TXE
);

1064 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

1066 
	`I2S_T¿nsm™_IT
(
hi2s
);

1069 
tmp1
 = 
	`__HAL_I2S_GET_FLAG
(
hi2s
, 
I2S_FLAG_UDR
);

1070 
tmp2
 = 
	`__HAL_I2S_GET_IT_SOURCE
(
hi2s
, 
I2S_IT_ERR
);

1072 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

1074 
	`__HAL_I2S_CLEAR_UDRFLAG
(
hi2s
);

1075 
hi2s
->
E¼ÜCode
 |ð
HAL_I2S_ERROR_UDR
;

1080 if(
hi2s
->
E¼ÜCode
 !ð
HAL_I2S_ERROR_NONE
)

1083 
hi2s
->
S‹
ð
HAL_I2S_STATE_READY
;

1084 
	`HAL_I2S_E¼ÜC®lback
(
hi2s
);

1086 
	}
}

1094 
__w—k
 
	$HAL_I2S_TxH®fC¶tC®lback
(
I2S_HªdËTy³Def
 *
hi2s
)

1099 
	}
}

1107 
__w—k
 
	$HAL_I2S_TxC¶tC®lback
(
I2S_HªdËTy³Def
 *
hi2s
)

1112 
	}
}

1120 
__w—k
 
	$HAL_I2S_RxH®fC¶tC®lback
(
I2S_HªdËTy³Def
 *
hi2s
)

1125 
	}
}

1133 
__w—k
 
	$HAL_I2S_RxC¶tC®lback
(
I2S_HªdËTy³Def
 *
hi2s
)

1138 
	}
}

1146 
__w—k
 
	$HAL_I2S_E¼ÜC®lback
(
I2S_HªdËTy³Def
 *
hi2s
)

1151 
	}
}

1177 
HAL_I2S_S‹Ty³Def
 
	$HAL_I2S_G‘S‹
(
I2S_HªdËTy³Def
 *
hi2s
)

1179  
hi2s
->
S‹
;

1180 
	}
}

1188 
ušt32_t
 
	$HAL_I2S_G‘E¼Ü
(
I2S_HªdËTy³Def
 *
hi2s
)

1190  
hi2s
->
E¼ÜCode
;

1191 
	}
}

1202 
	$I2S_DMATxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1204 
I2S_HªdËTy³Def
* 
hi2s
 = (I2S_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

1206 
	`HAL_I2S_TxH®fC¶tC®lback
(
hi2s
);

1207 
	}
}

1215 
	$I2S_DMARxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1217 
I2S_HªdËTy³Def
* 
hi2s
 = (I2S_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

1219 
	`HAL_I2S_RxH®fC¶tC®lback
(
hi2s
);

1220 
	}
}

1228 
	$I2S_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

1230 
I2S_HªdËTy³Def
* 
hi2s
 = (I2S_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

1232 
hi2s
->
TxXãrCouÁ
 = 0;

1233 
hi2s
->
RxXãrCouÁ
 = 0;

1235 
hi2s
->
S‹
ð
HAL_I2S_STATE_READY
;

1237 
hi2s
->
E¼ÜCode
 |ð
HAL_I2S_ERROR_DMA
;

1238 
	`HAL_I2S_E¼ÜC®lback
(
hi2s
);

1239 
	}
}

1247 
HAL_StusTy³Def
 
	$I2S_T¿nsm™_IT
(
I2S_HªdËTy³Def
 *
hi2s
)

1249 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_BUSY_TX
)

1252 
	`__HAL_LOCK
(
hi2s
);

1255 
hi2s
->
In¡ªû
->
DR
 = (*hi2s->
pTxBuffPŒ
++);

1257 
hi2s
->
TxXãrCouÁ
--;

1259 if(
hi2s
->
TxXãrCouÁ
 == 0)

1262 
	`__HAL_I2S_DISABLE_IT
(
hi2s
, (
I2S_IT_TXE
 | 
I2S_IT_ERR
));

1264 
hi2s
->
S‹
 = 
HAL_I2S_STATE_READY
;

1267 
	`__HAL_UNLOCK
(
hi2s
);

1268 
	`HAL_I2S_TxC¶tC®lback
(
hi2s
);

1273 
	`__HAL_UNLOCK
(
hi2s
);

1276  
HAL_OK
;

1281  
HAL_BUSY
;

1283 
	}
}

1291 
HAL_StusTy³Def
 
	$I2S_Reûive_IT
(
I2S_HªdËTy³Def
 *
hi2s
)

1293 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_BUSY_RX
)

1296 
	`__HAL_LOCK
(
hi2s
);

1299 (*
hi2s
->
pRxBuffPŒ
++èðhi2s->
In¡ªû
->
DR
;

1301 
hi2s
->
RxXãrCouÁ
--;

1304 if((
hi2s
->
In¡ªû
->
I2SCFGR
 & 
SPI_I2SCFGR_I2SCFG
è=ð
I2S_MODE_MASTER_RX
)

1308 
	`__HAL_I2S_CLEAR_OVRFLAG
(
hi2s
);

1311 if(
hi2s
->
RxXãrCouÁ
 == 0)

1314 
	`__HAL_I2S_DISABLE_IT
(
hi2s
, 
I2S_IT_RXNE
 | 
I2S_IT_ERR
);

1316 
hi2s
->
S‹
 = 
HAL_I2S_STATE_READY
;

1319 
	`__HAL_UNLOCK
(
hi2s
);

1321 
	`HAL_I2S_RxC¶tC®lback
(
hi2s
);

1326 
	`__HAL_UNLOCK
(
hi2s
);

1329  
HAL_OK
;

1333  
HAL_BUSY
;

1335 
	}
}

1346 
HAL_StusTy³Def
 
	$I2S_Wa™FÏgS‹UÁžTimeout
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt32_t
 
FÏg
, ušt32_ˆ
Stus
, ušt32_ˆ
Timeout
)

1348 
ušt32_t
 
tick¡¬t
 = 0;

1351 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1354 if(
Stus
 =ð
RESET
)

1356 
	`__HAL_I2S_GET_FLAG
(
hi2s
, 
FÏg
è=ð
RESET
)

1358 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1360 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1363 
hi2s
->
S‹
ð
HAL_I2S_STATE_READY
;

1366 
	`__HAL_UNLOCK
(
hi2s
);

1368  
HAL_TIMEOUT
;

1375 
	`__HAL_I2S_GET_FLAG
(
hi2s
, 
FÏg
è!ð
RESET
)

1377 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1379 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1382 
hi2s
->
S‹
ð
HAL_I2S_STATE_READY
;

1385 
	`__HAL_UNLOCK
(
hi2s
);

1387  
HAL_TIMEOUT
;

1392  
HAL_OK
;

1393 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_i2s_ex.c

105 
	~"¡m32f4xx_h®.h
"

116 #ifdeà
HAL_I2S_MODULE_ENABLED


173 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

174 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

175 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F469xx
) ||\

176 
	$defšed
(
STM32F479xx
)

184 
HAL_StusTy³Def
 
	$HAL_I2S_In™
(
I2S_HªdËTy³Def
 *
hi2s
)

186 
ušt32_t
 
tm´eg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
·ck‘Ëngth
 = 1;

187 
ušt32_t
 
tmp
 = 0, 
i2sþk
 = 0;

190 if(
hi2s
 =ð
NULL
)

192  
HAL_ERROR
;

196 
	`as£¹_·¿m
(
	`IS_I2S_MODE
(
hi2s
->
In™
.
Mode
));

197 
	`as£¹_·¿m
(
	`IS_I2S_STANDARD
(
hi2s
->
In™
.
Snd¬d
));

198 
	`as£¹_·¿m
(
	`IS_I2S_DATA_FORMAT
(
hi2s
->
In™
.
D©aFÜm©
));

199 
	`as£¹_·¿m
(
	`IS_I2S_MCLK_OUTPUT
(
hi2s
->
In™
.
MCLKOuut
));

200 
	`as£¹_·¿m
(
	`IS_I2S_AUDIO_FREQ
(
hi2s
->
In™
.
AudioF»q
));

201 
	`as£¹_·¿m
(
	`IS_I2S_CPOL
(
hi2s
->
In™
.
CPOL
));

202 
	`as£¹_·¿m
(
	`IS_I2S_CLOCKSOURCE
(
hi2s
->
In™
.
ClockSourû
));

204 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_RESET
)

207 
hi2s
->
Lock
 = 
HAL_UNLOCKED
;

209 
	`HAL_I2S_M¥In™
(
hi2s
);

212 
hi2s
->
S‹
 = 
HAL_I2S_STATE_BUSY
;

216 
hi2s
->
In¡ªû
->
I2SCFGR
 &ð~(
SPI_I2SCFGR_CHLEN
 | 
SPI_I2SCFGR_DATLEN
 | 
SPI_I2SCFGR_CKPOL
 | \

217 
SPI_I2SCFGR_I2SSTD
 | 
SPI_I2SCFGR_PCMSYNC
 | 
SPI_I2SCFGR_I2SCFG
 | \

218 
SPI_I2SCFGR_I2SE
 | 
SPI_I2SCFGR_I2SMOD
);

219 
hi2s
->
In¡ªû
->
I2SPR
 = 0x0002;

222 
tm´eg
 = 
hi2s
->
In¡ªû
->
I2SCFGR
;

226 if(
hi2s
->
In™
.
AudioF»q
 !ð
I2S_AUDIOFREQ_DEFAULT
)

229 if(
hi2s
->
In™
.
D©aFÜm©
 !ð
I2S_DATAFORMAT_16B
)

232 
·ck‘Ëngth
 = 2;

236 
i2sþk
 = 
	`I2S_G‘IÅutClock
(
hi2s
);

239 if(
hi2s
->
In™
.
MCLKOuut
 =ð
I2S_MCLKOUTPUT_ENABLE
)

242 
tmp
 = (
ušt32_t
)(((((
i2sþk
 / 256è* 10è/ 
hi2s
->
In™
.
AudioF»q
)) + 5);

247 
tmp
 = (
ušt32_t
)(((((
i2sþk
 / (32 * 
·ck‘Ëngth
)è*10 ) / 
hi2s
->
In™
.
AudioF»q
)) + 5);

251 
tmp
 =mp / 10;

254 
i2sodd
 = (
ušt32_t
)(
tmp
 & (uint32_t)1);

257 
i2sdiv
 = (
ušt32_t
)((
tmp
 - 
i2sodd
) / 2);

260 
i2sodd
 = (
ušt32_t
) (i2sodd << 8);

264 if((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

267 
i2sdiv
 = 2;

268 
i2sodd
 = 0;

272 
hi2s
->
In¡ªû
->
I2SPR
 = (
ušt32_t
)((ušt32_t)
i2sdiv
 | (ušt32_t)(
i2sodd
 | (ušt32_t)hi2s->
In™
.
MCLKOuut
));

275 
tm´eg
 |ð(
ušt32_t
)(
SPI_I2SCFGR_I2SMOD
 | 
hi2s
->
In™
.
Mode
 | hi2s->In™.
Snd¬d
 | hi2s->In™.
D©aFÜm©
 | hi2s->In™.
CPOL
);

277 #ià
	`defšed
(
SPI_I2SCFGR_ASTRTEN
)

278 ià(
hi2s
->
In™
.
Snd¬d
 =ð
I2S_STANDARD_PCM_SHORT
)

281 
hi2s
->
In¡ªû
->
I2SCFGR
 = 
tm´eg
 | 
SPI_I2SCFGR_ASTRTEN
;

286 
hi2s
->
In¡ªû
->
I2SCFGR
 = 
tm´eg
;

290 
hi2s
->
In¡ªû
->
I2SCFGR
 = 
tm´eg
;

294 
	`as£¹_·¿m
(
	`IS_I2S_FULLDUPLEX_MODE
(
hi2s
->
In™
.
FuÎDu¶exMode
));

295 if(
hi2s
->
In™
.
FuÎDu¶exMode
 =ð
I2S_FULLDUPLEXMODE_ENABLE
)

298 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
I2SCFGR
 &ð~(
SPI_I2SCFGR_CHLEN
 | 
SPI_I2SCFGR_DATLEN
 | 
SPI_I2SCFGR_CKPOL
 | \

299 
SPI_I2SCFGR_I2SSTD
 | 
SPI_I2SCFGR_PCMSYNC
 | 
SPI_I2SCFGR_I2SCFG
 | \

300 
SPI_I2SCFGR_I2SE
 | 
SPI_I2SCFGR_I2SMOD
);

301 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
I2SPR
 = 2;

304 
tm´eg
 = 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
I2SCFGR
;

307 if((
hi2s
->
In™
.
Mode
 =ð
I2S_MODE_MASTER_TX
è|| (hi2s->In™.Mod=ð
I2S_MODE_SLAVE_TX
))

309 
tmp
 = 
I2S_MODE_SLAVE_RX
;

313 if((
hi2s
->
In™
.
Mode
 =ð
I2S_MODE_MASTER_RX
è|| (hi2s->In™.Mod=ð
I2S_MODE_SLAVE_RX
))

315 
tmp
 = 
I2S_MODE_SLAVE_TX
;

320 
tm´eg
 |ð(
ušt32_t
)(
SPI_I2SCFGR_I2SMOD
 | 
tmp
 | 
hi2s
->
In™
.
Snd¬d
 | hi2s->In™.
D©aFÜm©
 | hi2s->In™.
CPOL
);

323 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
I2SCFGR
 = 
tm´eg
;

326 
hi2s
->
E¼ÜCode
 = 
HAL_I2S_ERROR_NONE
;

327 
hi2s
->
S‹
ð
HAL_I2S_STATE_READY
;

329  
HAL_OK
;

330 
	}
}

348 
HAL_StusTy³Def
 
	$HAL_I2SEx_T¿nsm™Reûive
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt16_t
 *
pTxD©a
, ušt16_ˆ*
pRxD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

350 
ušt32_t
 
tick¡¬t
 = 0;

351 
ušt32_t
 
tmp1
 = 0, 
tmp2
 = 0;

353 if((
pTxD©a
 =ð
NULL
 ) || (
pRxD©a
 =ðNULL ) || (
Size
 == 0))

355  
HAL_ERROR
;

359 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_READY
)

361 
tmp1
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & (
SPI_I2SCFGR_DATLEN
 | 
SPI_I2SCFGR_CHLEN
);

362 
tmp2
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & (
SPI_I2SCFGR_DATLEN
 | 
SPI_I2SCFGR_CHLEN
);

367 if((
tmp1
 =ð
I2S_DATAFORMAT_24B
)|| \

368 (
tmp2
 =ð
I2S_DATAFORMAT_32B
))

370 
hi2s
->
TxXãrSize
 = 
Size
*2;

371 
hi2s
->
TxXãrCouÁ
 = 
Size
*2;

372 
hi2s
->
RxXãrSize
 = 
Size
*2;

373 
hi2s
->
RxXãrCouÁ
 = 
Size
*2;

377 
hi2s
->
TxXãrSize
 = 
Size
;

378 
hi2s
->
TxXãrCouÁ
 = 
Size
;

379 
hi2s
->
RxXãrSize
 = 
Size
;

380 
hi2s
->
RxXãrCouÁ
 = 
Size
;

384 
	`__HAL_LOCK
(
hi2s
);

387 
hi2s
->
S‹
 = 
HAL_I2S_STATE_BUSY_TX_RX
;

389 
tmp1
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & 
SPI_I2SCFGR_I2SCFG
;

390 
tmp2
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & 
SPI_I2SCFGR_I2SCFG
;

392 if((
tmp1
 =ð
I2S_MODE_MASTER_TX
è|| (
tmp2
 =ð
I2S_MODE_SLAVE_TX
))

396 if((
hi2s
->
In¡ªû
->
I2SCFGR
 &
SPI_I2SCFGR_I2SE
) != SPI_I2SCFGR_I2SE)

399 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
I2SCFGR
 |ð
SPI_I2SCFGR_I2SE
;

402 
	`__HAL_I2S_ENABLE
(
hi2s
);

405 
hi2s
->
TxXãrCouÁ
 > 0)

408 ià(
	`I2S_Wa™FÏgS‹UÁžTimeout
(
hi2s
, 
I2S_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

410  
HAL_TIMEOUT
;

412 
hi2s
->
In¡ªû
->
DR
 = (*
pTxD©a
++);

415 
tick¡¬t
 = 
	`HAL_G‘Tick
();

418 (
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
SR
 & 
SPI_SR_RXNE
) != SPI_SR_RXNE)

420 if(
Timeout
 !ð
HAL_MAX_DELAY
)

422 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

425 
	`__HAL_UNLOCK
(
hi2s
);

427  
HAL_TIMEOUT
;

431 (*
pRxD©a
++èð
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
DR
;

433 
hi2s
->
TxXãrCouÁ
--;

434 
hi2s
->
RxXãrCouÁ
--;

441 if((
hi2s
->
In¡ªû
->
I2SCFGR
 &
SPI_I2SCFGR_I2SE
) != SPI_I2SCFGR_I2SE)

444 
	`__HAL_I2S_ENABLE
(
hi2s
);

447 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
I2SCFGR
 |ð
SPI_I2SCFGR_I2SE
;

452 if((
hi2s
->
In¡ªû
->
I2SCFGR
 & 
SPI_I2SCFGR_I2SCFG
è=ð
I2S_MODE_MASTER_RX
)

456 
	`__HAL_I2S_CLEAR_OVRFLAG
(
hi2s
);

459 
hi2s
->
TxXãrCouÁ
 > 0)

462 
tick¡¬t
 = 
	`HAL_G‘Tick
();

465 (
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
SR
 & 
SPI_SR_TXE
) != SPI_SR_TXE)

467 if(
Timeout
 !ð
HAL_MAX_DELAY
)

469 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

472 
	`__HAL_UNLOCK
(
hi2s
);

474  
HAL_TIMEOUT
;

478 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
DR
 = (*
pTxD©a
++);

481 ià(
	`I2S_Wa™FÏgS‹UÁžTimeout
(
hi2s
, 
I2S_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

483  
HAL_TIMEOUT
;

485 (*
pRxD©a
++èð
hi2s
->
In¡ªû
->
DR
;

487 
hi2s
->
TxXãrCouÁ
--;

488 
hi2s
->
RxXãrCouÁ
--;

493 
hi2s
->
S‹
 = 
HAL_I2S_STATE_READY
;

496 
	`__HAL_UNLOCK
(
hi2s
);

498  
HAL_OK
;

502  
HAL_BUSY
;

504 
	}
}

521 
HAL_StusTy³Def
 
	$HAL_I2SEx_T¿nsm™Reûive_IT
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt16_t
 *
pTxD©a
, ušt16_ˆ*
pRxD©a
, ušt16_ˆ
Size
)

523 
ušt32_t
 
tmp1
 = 0, 
tmp2
 = 0;

525 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_READY
)

527 if((
pTxD©a
 =ð
NULL
 ) || (
pRxD©a
 =ðNULL ) || (
Size
 == 0))

529  
HAL_ERROR
;

532 
hi2s
->
pTxBuffPŒ
 = 
pTxD©a
;

533 
hi2s
->
pRxBuffPŒ
 = 
pRxD©a
;

535 
tmp1
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & (
SPI_I2SCFGR_DATLEN
 | 
SPI_I2SCFGR_CHLEN
);

536 
tmp2
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & (
SPI_I2SCFGR_DATLEN
 | 
SPI_I2SCFGR_CHLEN
);

541 if((
tmp1
 =ð
I2S_DATAFORMAT_24B
)||\

542 (
tmp2
 =ð
I2S_DATAFORMAT_32B
))

544 
hi2s
->
TxXãrSize
 = 
Size
*2;

545 
hi2s
->
TxXãrCouÁ
 = 
Size
*2;

546 
hi2s
->
RxXãrSize
 = 
Size
*2;

547 
hi2s
->
RxXãrCouÁ
 = 
Size
*2;

551 
hi2s
->
TxXãrSize
 = 
Size
;

552 
hi2s
->
TxXãrCouÁ
 = 
Size
;

553 
hi2s
->
RxXãrSize
 = 
Size
;

554 
hi2s
->
RxXãrCouÁ
 = 
Size
;

558 
	`__HAL_LOCK
(
hi2s
);

560 
hi2s
->
S‹
 = 
HAL_I2S_STATE_BUSY_TX_RX
;

561 
hi2s
->
E¼ÜCode
 = 
HAL_I2S_ERROR_NONE
;

563 
tmp1
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & 
SPI_I2SCFGR_I2SCFG
;

564 
tmp2
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & 
SPI_I2SCFGR_I2SCFG
;

566 if((
tmp1
 =ð
I2S_MODE_MASTER_TX
è|| (
tmp2
 =ð
I2S_MODE_SLAVE_TX
))

569 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
CR2
 |ð(
I2S_IT_RXNE
 | 
I2S_IT_ERR
);

572 
	`__HAL_I2S_ENABLE_IT
(
hi2s
, (
I2S_IT_TXE
 | 
I2S_IT_ERR
));

575 if((
hi2s
->
In¡ªû
->
I2SCFGR
 &
SPI_I2SCFGR_I2SE
) != SPI_I2SCFGR_I2SE)

578 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
I2SCFGR
 |ð
SPI_I2SCFGR_I2SE
;

581 
	`__HAL_I2S_ENABLE
(
hi2s
);

588 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
CR2
 |ð(
I2S_IT_TXE
 |
I2S_IT_ERR
);

591 
	`__HAL_I2S_ENABLE_IT
(
hi2s
, (
I2S_IT_RXNE
 | 
I2S_IT_ERR
));

594 if((
hi2s
->
In¡ªû
->
I2SCFGR
 &
SPI_I2SCFGR_I2SE
) != SPI_I2SCFGR_I2SE)

597 if((
hi2s
->
In¡ªû
->
I2SCFGR
 & 
SPI_I2SCFGR_I2SCFG
è=ð
I2S_MODE_MASTER_RX
)

600 if(
hi2s
->
TxXãrCouÁ
 != 0)

603 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
DR
 = (*hi2s->
pTxBuffPŒ
++);

604 
hi2s
->
TxXãrCouÁ
--;

606 if(
hi2s
->
TxXãrCouÁ
 == 0)

609 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
CR2
 &ð~
I2S_IT_TXE
;

614 
	`__HAL_I2S_ENABLE
(
hi2s
);

617 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
I2SCFGR
 |ð
SPI_I2SCFGR_I2SE
;

621 
	`__HAL_UNLOCK
(
hi2s
);

623  
HAL_OK
;

627  
HAL_BUSY
;

629 
	}
}

646 
HAL_StusTy³Def
 
	$HAL_I2SEx_T¿nsm™Reûive_DMA
(
I2S_HªdËTy³Def
 *
hi2s
, 
ušt16_t
 *
pTxD©a
, ušt16_ˆ*
pRxD©a
, ušt16_ˆ
Size
)

648 
ušt32_t
 *
tmp
;

649 
ušt32_t
 
tmp1
 = 0, 
tmp2
 = 0;

651 if((
pTxD©a
 =ð
NULL
 ) || (
pRxD©a
 =ðNULL ) || (
Size
 == 0))

653  
HAL_ERROR
;

656 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_READY
)

658 
hi2s
->
pTxBuffPŒ
 = 
pTxD©a
;

659 
hi2s
->
pRxBuffPŒ
 = 
pRxD©a
;

661 
tmp1
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & (
SPI_I2SCFGR_DATLEN
 | 
SPI_I2SCFGR_CHLEN
);

662 
tmp2
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & (
SPI_I2SCFGR_DATLEN
 | 
SPI_I2SCFGR_CHLEN
);

667 if((
tmp1
 =ð
I2S_DATAFORMAT_24B
)||\

668 (
tmp2
 =ð
I2S_DATAFORMAT_32B
))

670 
hi2s
->
TxXãrSize
 = 
Size
*2;

671 
hi2s
->
TxXãrCouÁ
 = 
Size
*2;

672 
hi2s
->
RxXãrSize
 = 
Size
*2;

673 
hi2s
->
RxXãrCouÁ
 = 
Size
*2;

677 
hi2s
->
TxXãrSize
 = 
Size
;

678 
hi2s
->
TxXãrCouÁ
 = 
Size
;

679 
hi2s
->
RxXãrSize
 = 
Size
;

680 
hi2s
->
RxXãrCouÁ
 = 
Size
;

684 
	`__HAL_LOCK
(
hi2s
);

686 
hi2s
->
S‹
 = 
HAL_I2S_STATE_BUSY_TX_RX
;

687 
hi2s
->
E¼ÜCode
 = 
HAL_I2S_ERROR_NONE
;

690 
hi2s
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
I2S_DMARxH®fC¶t
;

693 
hi2s
->
hdm¬x
->
XãrC¶tC®lback
 = 
I2S_DMARxC¶t
;

696 
hi2s
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
I2S_DMAE¼Ü
;

699 
hi2s
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
I2S_DMATxH®fC¶t
;

702 
hi2s
->
hdm©x
->
XãrC¶tC®lback
 = 
I2S_DMATxC¶t
;

705 
hi2s
->
hdm©x
->
XãrE¼ÜC®lback
 = 
I2S_DMAE¼Ü
;

707 
tmp1
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & 
SPI_I2SCFGR_I2SCFG
;

708 
tmp2
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & 
SPI_I2SCFGR_I2SCFG
;

710 if((
tmp1
 =ð
I2S_MODE_MASTER_TX
è|| (
tmp2
 =ð
I2S_MODE_SLAVE_TX
))

713 
tmp
 = (
ušt32_t
*)&
pRxD©a
;

714 
	`HAL_DMA_S¹_IT
(
hi2s
->
hdm¬x
, (
ušt32_t
)&
	`I2SxEXT
(hi2s->
In¡ªû
)->
DR
, *(ušt32_t*)
tmp
, hi2s->
RxXãrSize
);

717 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
CR2
 |ð
SPI_CR2_RXDMAEN
;

720 
tmp
 = (
ušt32_t
*)&
pTxD©a
;

721 
	`HAL_DMA_S¹_IT
(
hi2s
->
hdm©x
, *(
ušt32_t
*)
tmp
, (ušt32_t)&hi2s->
In¡ªû
->
DR
, hi2s->
TxXãrSize
);

724 
hi2s
->
In¡ªû
->
CR2
 |ð
SPI_CR2_TXDMAEN
;

727 if((
hi2s
->
In¡ªû
->
I2SCFGR
 &
SPI_I2SCFGR_I2SE
) != SPI_I2SCFGR_I2SE)

730 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
I2SCFGR
 |ð
SPI_I2SCFGR_I2SE
;

733 
	`__HAL_I2S_ENABLE
(
hi2s
);

739 
tmp
 = (
ušt32_t
*)&
pTxD©a
;

740 
	`HAL_DMA_S¹_IT
(
hi2s
->
hdm©x
, *(
ušt32_t
*)
tmp
, (ušt32_t)&
	`I2SxEXT
(hi2s->
In¡ªû
)->
DR
, hi2s->
TxXãrSize
);

743 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
CR2
 |ð
SPI_CR2_TXDMAEN
;

746 
tmp
 = (
ušt32_t
*)&
pRxD©a
;

747 
	`HAL_DMA_S¹_IT
(
hi2s
->
hdm¬x
, (
ušt32_t
)&hi2s->
In¡ªû
->
DR
, *(ušt32_t*)
tmp
, hi2s->
RxXãrSize
);

750 
hi2s
->
In¡ªû
->
CR2
 |ð
SPI_CR2_RXDMAEN
;

753 if((
hi2s
->
In¡ªû
->
I2SCFGR
 &
SPI_I2SCFGR_I2SE
) != SPI_I2SCFGR_I2SE)

756 
	`__HAL_I2S_ENABLE
(
hi2s
);

759 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
I2SCFGR
 |ð
SPI_I2SCFGR_I2SE
;

764 if((
hi2s
->
In¡ªû
->
I2SCFGR
 & 
SPI_I2SCFGR_I2SCFG
è=ð
I2S_MODE_MASTER_RX
)

768 
	`__HAL_I2S_CLEAR_OVRFLAG
(
hi2s
);

774 
	`__HAL_UNLOCK
(
hi2s
);

776  
HAL_OK
;

780  
HAL_BUSY
;

782 
	}
}

790 
HAL_StusTy³Def
 
	$HAL_I2S_DMAPau£
(
I2S_HªdËTy³Def
 *
hi2s
)

793 
	`__HAL_LOCK
(
hi2s
);

795 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_BUSY_TX
)

798 
hi2s
->
In¡ªû
->
CR2
 &ð(
ušt32_t
)(~
SPI_CR2_TXDMAEN
);

800 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_BUSY_RX
)

803 
hi2s
->
In¡ªû
->
CR2
 &ð(
ušt32_t
)(~
SPI_CR2_RXDMAEN
);

805 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_BUSY_TX_RX
)

807 if((
hi2s
->
In™
.
Mode
 =ð
I2S_MODE_SLAVE_TX
)||(hi2s->In™.Mod=ð
I2S_MODE_MASTER_TX
))

810 
hi2s
->
In¡ªû
->
CR2
 &ð(
ušt32_t
)(~
SPI_CR2_TXDMAEN
);

812 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
CR2
 &ð(
ušt32_t
)(~
SPI_CR2_RXDMAEN
);

817 
hi2s
->
In¡ªû
->
CR2
 &ð(
ušt32_t
)(~
SPI_CR2_RXDMAEN
);

819 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
CR2
 &ð(
ušt32_t
)(~
SPI_CR2_TXDMAEN
);

824 
	`__HAL_UNLOCK
(
hi2s
);

826  
HAL_OK
;

827 
	}
}

835 
HAL_StusTy³Def
 
	$HAL_I2S_DMAResume
(
I2S_HªdËTy³Def
 *
hi2s
)

838 
	`__HAL_LOCK
(
hi2s
);

840 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_BUSY_TX
)

843 
hi2s
->
In¡ªû
->
CR2
 |ð
SPI_CR2_TXDMAEN
;

845 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_BUSY_RX
)

848 
hi2s
->
In¡ªû
->
CR2
 |ð
SPI_CR2_RXDMAEN
;

850 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_BUSY_TX_RX
)

852 if((
hi2s
->
In™
.
Mode
 =ð
I2S_MODE_SLAVE_TX
)||(hi2s->In™.Mod=ð
I2S_MODE_MASTER_TX
))

855 
hi2s
->
In¡ªû
->
CR2
 |ð
SPI_CR2_TXDMAEN
;

857 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
CR2
 |ð
SPI_CR2_RXDMAEN
;

862 
hi2s
->
In¡ªû
->
CR2
 |ð
SPI_CR2_RXDMAEN
;

864 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
CR2
 |ð
SPI_CR2_TXDMAEN
;

869 ià((
hi2s
->
In¡ªû
->
I2SCFGR
 & 
SPI_I2SCFGR_I2SE
) == 0)

872 
	`__HAL_I2S_ENABLE
(
hi2s
);

876 
	`__HAL_UNLOCK
(
hi2s
);

878  
HAL_OK
;

879 
	}
}

887 
HAL_StusTy³Def
 
	$HAL_I2S_DMAStÝ
(
I2S_HªdËTy³Def
 *
hi2s
)

890 
	`__HAL_LOCK
(
hi2s
);

893 
hi2s
->
In¡ªû
->
CR2
 &ð~
SPI_CR2_TXDMAEN
;

894 
hi2s
->
In¡ªû
->
CR2
 &ð~
SPI_CR2_RXDMAEN
;

896 if(
hi2s
->
In™
.
FuÎDu¶exMode
 =ð
I2S_FULLDUPLEXMODE_ENABLE
)

899 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
CR2
 &ð(
ušt32_t
)(~
SPI_CR2_TXDMAEN
);

900 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
CR2
 &ð(
ušt32_t
)(~
SPI_CR2_RXDMAEN
);

904 if(
hi2s
->
hdm©x
 !ð
NULL
)

906 
	`HAL_DMA_AbÜt
(
hi2s
->
hdm©x
);

909 if(
hi2s
->
hdm¬x
 !ð
NULL
)

911 
	`HAL_DMA_AbÜt
(
hi2s
->
hdm¬x
);

915 
	`__HAL_I2S_DISABLE
(
hi2s
);

917 if(
hi2s
->
In™
.
FuÎDu¶exMode
 =ð
I2S_FULLDUPLEXMODE_ENABLE
)

920 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
I2SCFGR
 &ð~
SPI_I2SCFGR_I2SE
;

922 
hi2s
->
S‹
 = 
HAL_I2S_STATE_READY
;

925 
	`__HAL_UNLOCK
(
hi2s
);

927  
HAL_OK
;

928 
	}
}

936 
	$HAL_I2S_IRQHªdËr
(
I2S_HªdËTy³Def
 *
hi2s
)

938 
ušt32_t
 
tmp1
 = 0, 
tmp2
 = 0;

939 
__IO
 
ušt32_t
 
tm´eg1
 = 0;

940 if(
hi2s
->
In™
.
FuÎDu¶exMode
 !ð
I2S_FULLDUPLEXMODE_ENABLE
)

942 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_BUSY_RX
)

944 
tmp1
 = 
	`__HAL_I2S_GET_FLAG
(
hi2s
, 
I2S_FLAG_RXNE
);

945 
tmp2
 = 
	`__HAL_I2S_GET_IT_SOURCE
(
hi2s
, 
I2S_IT_RXNE
);

947 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

949 
	`I2S_Reûive_IT
(
hi2s
);

952 
tmp1
 = 
	`__HAL_I2S_GET_FLAG
(
hi2s
, 
I2S_FLAG_OVR
);

953 
tmp2
 = 
	`__HAL_I2S_GET_IT_SOURCE
(
hi2s
, 
I2S_IT_ERR
);

955 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

957 
	`__HAL_I2S_CLEAR_OVRFLAG
(
hi2s
);

958 
hi2s
->
E¼ÜCode
 |ð
HAL_I2S_ERROR_OVR
;

962 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_BUSY_TX
)

964 
tmp1
 = 
	`__HAL_I2S_GET_FLAG
(
hi2s
, 
I2S_FLAG_TXE
);

965 
tmp2
 = 
	`__HAL_I2S_GET_IT_SOURCE
(
hi2s
, 
I2S_IT_TXE
);

967 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

969 
	`I2S_T¿nsm™_IT
(
hi2s
);

972 
tmp1
 = 
	`__HAL_I2S_GET_FLAG
(
hi2s
, 
I2S_FLAG_UDR
);

973 
tmp2
 = 
	`__HAL_I2S_GET_IT_SOURCE
(
hi2s
, 
I2S_IT_ERR
);

975 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

977 
	`__HAL_I2S_CLEAR_UDRFLAG
(
hi2s
);

978 
hi2s
->
E¼ÜCode
 |ð
HAL_I2S_ERROR_UDR
;

984 
tmp1
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & 
SPI_I2SCFGR_I2SCFG
;

985 
tmp2
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & 
SPI_I2SCFGR_I2SCFG
;

987 if((
tmp1
 =ð
I2S_MODE_MASTER_TX
è|| (
tmp2
 =ð
I2S_MODE_SLAVE_TX
))

989 
tmp1
 = 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
SR
 & 
SPI_SR_RXNE
;

990 
tmp2
 = 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
CR2
 & 
I2S_IT_RXNE
;

992 if((
tmp1
 =ð
SPI_SR_RXNE
è&& (
tmp2
 =ð
I2S_IT_RXNE
))

994 
tmp1
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & 
SPI_I2SCFGR_I2SCFG
;

995 
tmp2
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & 
SPI_I2SCFGR_I2SCFG
;

998 if((
tmp1
 =ð
I2S_MODE_MASTER_TX
è|| (
tmp2
 =ð
I2S_MODE_SLAVE_TX
))

1000 
	`I2SEx_T¿nsm™Reûive_IT
(
hi2s
);

1004 
tmp1
 = 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
SR
 & 
SPI_SR_OVR
;

1005 
tmp2
 = 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
CR2
 & 
I2S_IT_ERR
;

1007 if((
tmp1
 =ð
SPI_SR_OVR
è&& (
tmp2
 =ð
I2S_IT_ERR
))

1010 
tm´eg1
 = 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
DR
;

1011 
tm´eg1
 = 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
SR
;

1012 
hi2s
->
E¼ÜCode
 |ð
HAL_I2SEX_ERROR_OVR
;

1013 
	`UNUSED
(
tm´eg1
);

1016 
tmp1
 = 
	`__HAL_I2S_GET_FLAG
(
hi2s
, 
I2S_FLAG_TXE
);

1017 
tmp2
 = 
	`__HAL_I2S_GET_IT_SOURCE
(
hi2s
, 
I2S_IT_TXE
);

1019 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

1021 
tmp1
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & 
SPI_I2SCFGR_I2SCFG
;

1022 
tmp2
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & 
SPI_I2SCFGR_I2SCFG
;

1025 if((
tmp1
 =ð
I2S_MODE_MASTER_TX
è|| (
tmp2
 =ð
I2S_MODE_SLAVE_TX
))

1027 
	`I2SEx_T¿nsm™Reûive_IT
(
hi2s
);

1031 
tmp1
 = 
	`__HAL_I2S_GET_FLAG
(
hi2s
, 
I2S_FLAG_UDR
);

1032 
tmp2
 = 
	`__HAL_I2S_GET_IT_SOURCE
(
hi2s
, 
I2S_IT_ERR
);

1034 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

1036 
	`__HAL_I2S_CLEAR_UDRFLAG
(
hi2s
);

1037 
hi2s
->
E¼ÜCode
 |ð
HAL_I2S_ERROR_UDR
;

1043 
tmp1
 = 
	`__HAL_I2S_GET_FLAG
(
hi2s
, 
I2S_FLAG_RXNE
);

1044 
tmp2
 = 
	`__HAL_I2S_GET_IT_SOURCE
(
hi2s
, 
I2S_IT_RXNE
);

1046 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

1048 
tmp1
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & 
SPI_I2SCFGR_I2SCFG
;

1049 
tmp2
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & 
SPI_I2SCFGR_I2SCFG
;

1052 if((
tmp1
 =ð
I2S_MODE_MASTER_RX
è|| (
tmp2
 =ð
I2S_MODE_SLAVE_RX
))

1054 
	`I2SEx_T¿nsm™Reûive_IT
(
hi2s
);

1058 
tmp1
 = 
	`__HAL_I2S_GET_FLAG
(
hi2s
, 
I2S_FLAG_OVR
);

1059 
tmp2
 = 
	`__HAL_I2S_GET_IT_SOURCE
(
hi2s
, 
I2S_IT_ERR
);

1061 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

1063 
	`__HAL_I2S_CLEAR_OVRFLAG
(
hi2s
);

1064 
hi2s
->
E¼ÜCode
 |ð
HAL_I2S_ERROR_OVR
;

1067 
tmp1
 = 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
SR
 & 
SPI_SR_TXE
;

1068 
tmp2
 = 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
CR2
 & 
I2S_IT_TXE
;

1070 if((
tmp1
 =ð
SPI_SR_TXE
è&& (
tmp2
 =ð
I2S_IT_TXE
))

1072 
tmp1
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & 
SPI_I2SCFGR_I2SCFG
;

1073 
tmp2
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & 
SPI_I2SCFGR_I2SCFG
;

1076 if((
tmp1
 =ð
I2S_MODE_MASTER_RX
è|| (
tmp2
 =ð
I2S_MODE_SLAVE_RX
))

1078 
	`I2SEx_T¿nsm™Reûive_IT
(
hi2s
);

1082 
tmp1
 = 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
SR
 & 
SPI_SR_UDR
;

1083 
tmp2
 = 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
CR2
 & 
I2S_IT_ERR
;

1085 if((
tmp1
 =ð
SPI_SR_UDR
è&& (
tmp2
 =ð
I2S_IT_ERR
))

1088 
tm´eg1
 = 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
SR
;

1089 
hi2s
->
E¼ÜCode
 |ð
HAL_I2SEX_ERROR_UDR
;

1090 
	`UNUSED
(
tm´eg1
);

1096 if(
hi2s
->
E¼ÜCode
 !ð
HAL_I2S_ERROR_NONE
)

1099 
hi2s
->
S‹
ð
HAL_I2S_STATE_READY
;

1100 
	`HAL_I2S_E¼ÜC®lback
(
hi2s
);

1102 
	}
}

1114 
HAL_StusTy³Def
 
	$I2SEx_T¿nsm™Reûive_IT
(
I2S_HªdËTy³Def
 *
hi2s
)

1116 
ušt32_t
 
tmp1
 = 0, 
tmp2
 = 0;

1118 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_BUSY_TX_RX
)

1121 
	`__HAL_LOCK
(
hi2s
);

1123 
tmp1
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & 
SPI_I2SCFGR_I2SCFG
;

1124 
tmp2
 = 
hi2s
->
In¡ªû
->
I2SCFGR
 & 
SPI_I2SCFGR_I2SCFG
;

1126 if((
tmp1
 =ð
I2S_MODE_MASTER_TX
è|| (
tmp2
 =ð
I2S_MODE_SLAVE_TX
))

1128 if(
hi2s
->
TxXãrCouÁ
 != 0)

1130 if(
	`__HAL_I2S_GET_FLAG
(
hi2s
, 
I2S_FLAG_TXE
è!ð
RESET
)

1133 
hi2s
->
In¡ªû
->
DR
 = (*hi2s->
pTxBuffPŒ
++);

1134 
hi2s
->
TxXãrCouÁ
--;

1136 if(
hi2s
->
TxXãrCouÁ
 == 0)

1139 
	`__HAL_I2S_DISABLE_IT
(
hi2s
, 
I2S_IT_TXE
);

1144 if(
hi2s
->
RxXãrCouÁ
 != 0)

1146 if((
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
SR
 & 
SPI_SR_RXNE
) == SPI_SR_RXNE)

1149 (*
hi2s
->
pRxBuffPŒ
++èð
	`I2SxEXT
(hi2s->
In¡ªû
)->
DR
;

1150 
hi2s
->
RxXãrCouÁ
--;

1152 if(
hi2s
->
RxXãrCouÁ
 == 0)

1155 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
CR2
 &ð~
I2S_IT_RXNE
;

1163 if(
hi2s
->
TxXãrCouÁ
 != 0)

1165 if((
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
SR
 & 
SPI_SR_TXE
) == SPI_SR_TXE)

1168 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
DR
 = (*hi2s->
pTxBuffPŒ
++);

1169 
hi2s
->
TxXãrCouÁ
--;

1171 if(
hi2s
->
TxXãrCouÁ
 == 0)

1174 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
CR2
 &ð~
I2S_IT_TXE
;

1176 
	`HAL_I2S_TxC¶tC®lback
(
hi2s
);

1180 if(
hi2s
->
RxXãrCouÁ
 != 0)

1182 if(
	`__HAL_I2S_GET_FLAG
(
hi2s
, 
I2S_FLAG_RXNE
è!ð
RESET
)

1185 (*
hi2s
->
pRxBuffPŒ
++èðhi2s->
In¡ªû
->
DR
;

1186 
hi2s
->
RxXãrCouÁ
--;

1188 if(
hi2s
->
RxXãrCouÁ
 == 0)

1191 
	`__HAL_I2S_DISABLE_IT
(
hi2s
, 
I2S_IT_RXNE
);

1193 
	`HAL_I2S_RxC¶tC®lback
(
hi2s
);

1199 
tmp1
 = 
hi2s
->
RxXãrCouÁ
;

1200 
tmp2
 = 
hi2s
->
TxXãrCouÁ
;

1201 if((
tmp1
 =ð0è&& (
tmp2
 == 0))

1204 
	`__HAL_I2S_DISABLE_IT
(
hi2s
, 
I2S_IT_ERR
);

1206 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
CR2
 &ð~
I2S_IT_ERR
;

1208 
hi2s
->
S‹
 = 
HAL_I2S_STATE_READY
;

1212 
	`__HAL_UNLOCK
(
hi2s
);

1214  
HAL_OK
;

1218  
HAL_BUSY
;

1220 
	}
}

1222 
	gSTM32F411xx
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 */

1229 
	$I2S_DMATxC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1231 
I2S_HªdËTy³Def
* 
hi2s
 = (I2S_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

1233 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) == 0)

1235 
hi2s
->
TxXãrCouÁ
 = 0;

1238 
hi2s
->
In¡ªû
->
CR2
 &ð(
ušt32_t
)(~
SPI_CR2_TXDMAEN
);

1239 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

1240 
	`defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

1241 
	`defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F469xx
) ||\

1242 
	`defšed
(
STM32F479xx
)

1243 if(
hi2s
->
In™
.
FuÎDu¶exMode
 =ð
I2S_FULLDUPLEXMODE_ENABLE
)

1246 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
CR2
 &ð(
ušt32_t
)(~
SPI_CR2_RXDMAEN
);

1249 
STM32F469xx
 || 
STM32F479xx
 */

1250 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_BUSY_TX_RX
)

1252 if(
hi2s
->
RxXãrCouÁ
 == 0)

1254 
hi2s
->
S‹
 = 
HAL_I2S_STATE_READY
;

1259 
hi2s
->
S‹
 = 
HAL_I2S_STATE_READY
;

1262 
	`HAL_I2S_TxC¶tC®lback
(
hi2s
);

1263 
	}
}

1271 
	$I2S_DMARxC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1273 
I2S_HªdËTy³Def
* 
hi2s
 = (I2S_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

1275 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) == 0)

1278 
hi2s
->
In¡ªû
->
CR2
 &ð(
ušt32_t
)(~
SPI_CR2_RXDMAEN
);

1279 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

1280 
	`defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

1281 
	`defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F469xx
) ||\

1282 
	`defšed
(
STM32F479xx
)

1283 if(
hi2s
->
In™
.
FuÎDu¶exMode
 =ð
I2S_FULLDUPLEXMODE_ENABLE
)

1286 
	`I2SxEXT
(
hi2s
->
In¡ªû
)->
CR2
 &ð(
ušt32_t
)(~
SPI_CR2_TXDMAEN
);

1289 
STM32F469xx
 || 
STM32F479xx
 */

1290 
hi2s
->
RxXãrCouÁ
 = 0;

1291 if(
hi2s
->
S‹
 =ð
HAL_I2S_STATE_BUSY_TX_RX
)

1293 if(
hi2s
->
TxXãrCouÁ
 == 0)

1295 
hi2s
->
S‹
 = 
HAL_I2S_STATE_READY
;

1300 
hi2s
->
S‹
 = 
HAL_I2S_STATE_READY
;

1303 
	`HAL_I2S_RxC¶tC®lback
(
hi2s
);

1304 
	}
}

1312 
ušt32_t
 
	$I2S_G‘IÅutClock
(
I2S_HªdËTy³Def
 *
hi2s
)

1315 
ušt32_t
 
vcošput
 = 0;

1317 
ušt32_t
 
vcoouut
 = 0;

1319 
ušt32_t
 
i2ssourûþock
 = 0;

1322 #ià
	`defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
)

1323 
hi2s
->
In™
.
ClockSourû
)

1325 
I2S_CLOCK_EXTERNAL
 :

1328 
i2ssourûþock
 = 
EXTERNAL_CLOCK_VALUE
;

1331 #ià
	`defšed
(
STM32F446xx
)

1332 
I2S_CLOCK_PLL
 :

1336 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

1339 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

1344 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

1348 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6) & (RCC_PLLI2SCFGR_PLLI2SN >> 6)));

1350 
i2ssourûþock
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28) & (RCC_PLLI2SCFGR_PLLI2SR >> 28)));

1354 
I2S_CLOCK_PLLR
 :

1358 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

1361 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

1366 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

1370 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6) & (RCC_PLLCFGR_PLLN >> 6)));

1372 
i2ssourûþock
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >> 28) & (RCC_PLLCFGR_PLLR >> 28)));

1375 
I2S_CLOCK_PLLSRC
 :

1379 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

1382 
i2ssourûþock
 = (
ušt32_t
)(
HSE_VALUE
);

1387 
i2ssourûþock
 = (
ušt32_t
)(
HSI_VALUE
);

1398 #ià
	`defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

1399 
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

1400 
	`defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

1404 if(
hi2s
->
In™
.
ClockSourû
 =ð
I2S_CLOCK_EXTERNAL
)

1407 
i2ssourûþock
 = 
EXTERNAL_CLOCK_VALUE
;

1413 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

1416 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

1421 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

1425 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6) & (RCC_PLLI2SCFGR_PLLI2SN >> 6)));

1427 
i2ssourûþock
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28) & (RCC_PLLI2SCFGR_PLLI2SR >> 28)));

1431 #ià
	`defšed
(
STM32F411xE
)

1435 if(
hi2s
->
In™
.
ClockSourû
 =ð
I2S_CLOCK_EXTERNAL
)

1438 
i2ssourûþock
 = 
EXTERNAL_CLOCK_VALUE
;

1444 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

1447 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

1452 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

1456 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6) & (RCC_PLLI2SCFGR_PLLI2SN >> 6)));

1458 
i2ssourûþock
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28) & (RCC_PLLI2SCFGR_PLLI2SR >> 28)));

1463  
i2ssourûþock
;

1464 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_irda.c

128 
	~"¡m32f4xx_h®.h
"

139 #ifdeà
HAL_IRDA_MODULE_ENABLED


146 
	#IRDA_TIMEOUT_VALUE
 22000

	)

156 
IRDA_S‘CÚfig
 (
IRDA_HªdËTy³Def
 *
hœda
);

157 
HAL_StusTy³Def
 
IRDA_T¿nsm™_IT
(
IRDA_HªdËTy³Def
 *
hœda
);

158 
HAL_StusTy³Def
 
IRDA_EndT¿nsm™_IT
(
IRDA_HªdËTy³Def
 *
hœda
);

159 
HAL_StusTy³Def
 
IRDA_Reûive_IT
(
IRDA_HªdËTy³Def
 *
hœda
);

160 
IRDA_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

161 
IRDA_DMAT¿nsm™H®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

162 
IRDA_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

163 
IRDA_DMAReûiveH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

164 
IRDA_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

165 
HAL_StusTy³Def
 
IRDA_Wa™OnFÏgUÁžTimeout
(
IRDA_HªdËTy³Def
 *
hœda
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Timeout
);

213 
HAL_StusTy³Def
 
	$HAL_IRDA_In™
(
IRDA_HªdËTy³Def
 *
hœda
)

216 if(
hœda
 =ð
NULL
)

218  
HAL_ERROR
;

222 
	`as£¹_·¿m
(
	`IS_IRDA_INSTANCE
(
hœda
->
In¡ªû
));

224 
	`as£¹_·¿m
(
	`IS_IRDA_POWERMODE
(
hœda
->
In™
.
IrDAMode
));

226 if(
hœda
->
S‹
 =ð
HAL_IRDA_STATE_RESET
)

229 
hœda
->
Lock
 = 
HAL_UNLOCKED
;

231 
	`HAL_IRDA_M¥In™
(
hœda
);

234 
hœda
->
S‹
 = 
HAL_IRDA_STATE_BUSY
;

237 
	`__HAL_IRDA_DISABLE
(
hœda
);

240 
	`IRDA_S‘CÚfig
(
hœda
);

245 
hœda
->
In¡ªû
->
CR2
 &ð~(
USART_CR2_LINEN
 | 
USART_CR2_STOP
 | 
USART_CR2_CLKEN
);

246 
hœda
->
In¡ªû
->
CR3
 &ð~(
USART_CR3_SCEN
 | 
USART_CR3_HDSEL
);

249 
	`__HAL_IRDA_ENABLE
(
hœda
);

252 
	`MODIFY_REG
(
hœda
->
In¡ªû
->
GTPR
, 
USART_GTPR_PSC
, hœda->
In™
.
P»sÿËr
);

255 
	`MODIFY_REG
(
hœda
->
In¡ªû
->
CR3
, 
USART_CR3_IRLP
, hœda->
In™
.
IrDAMode
);

258 
hœda
->
In¡ªû
->
CR3
 |ð
USART_CR3_IREN
;

261 
hœda
->
E¼ÜCode
 = 
HAL_IRDA_ERROR_NONE
;

262 
hœda
->
S‹
ð
HAL_IRDA_STATE_READY
;

264  
HAL_OK
;

265 
	}
}

273 
HAL_StusTy³Def
 
	$HAL_IRDA_DeIn™
(
IRDA_HªdËTy³Def
 *
hœda
)

276 if(
hœda
 =ð
NULL
)

278  
HAL_ERROR
;

282 
	`as£¹_·¿m
(
	`IS_IRDA_INSTANCE
(
hœda
->
In¡ªû
));

284 
hœda
->
S‹
 = 
HAL_IRDA_STATE_BUSY
;

287 
	`__HAL_IRDA_DISABLE
(
hœda
);

290 
	`HAL_IRDA_M¥DeIn™
(
hœda
);

292 
hœda
->
E¼ÜCode
 = 
HAL_IRDA_ERROR_NONE
;

294 
hœda
->
S‹
 = 
HAL_IRDA_STATE_RESET
;

297 
	`__HAL_UNLOCK
(
hœda
);

299  
HAL_OK
;

300 
	}
}

308 
__w—k
 
	$HAL_IRDA_M¥In™
(
IRDA_HªdËTy³Def
 *
hœda
)

313 
	}
}

321 
__w—k
 
	$HAL_IRDA_M¥DeIn™
(
IRDA_HªdËTy³Def
 *
hœda
)

326 
	}
}

391 
HAL_StusTy³Def
 
	$HAL_IRDA_T¿nsm™
(
IRDA_HªdËTy³Def
 *
hœda
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

393 
ušt16_t
* 
tmp
;

394 
ušt32_t
 
tmp1
 = 0;

396 
tmp1
 = 
hœda
->
S‹
;

397 if((
tmp1
 =ð
HAL_IRDA_STATE_READY
è|| (tmp1 =ð
HAL_IRDA_STATE_BUSY_RX
))

399 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

401  
HAL_ERROR
;

405 
	`__HAL_LOCK
(
hœda
);

407 
hœda
->
E¼ÜCode
 = 
HAL_IRDA_ERROR_NONE
;

408 if(
hœda
->
S‹
 =ð
HAL_IRDA_STATE_BUSY_RX
)

410 
hœda
->
S‹
 = 
HAL_IRDA_STATE_BUSY_TX_RX
;

414 
hœda
->
S‹
 = 
HAL_IRDA_STATE_BUSY_TX
;

417 
hœda
->
TxXãrSize
 = 
Size
;

418 
hœda
->
TxXãrCouÁ
 = 
Size
;

419 
hœda
->
TxXãrCouÁ
 > 0)

421 
hœda
->
TxXãrCouÁ
--;

422 if(
hœda
->
In™
.
WÜdL’gth
 =ð
IRDA_WORDLENGTH_9B
)

424 if(
	`IRDA_Wa™OnFÏgUÁžTimeout
(
hœda
, 
IRDA_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

426  
HAL_TIMEOUT
;

428 
tmp
 = (
ušt16_t
*è
pD©a
;

429 
hœda
->
In¡ªû
->
DR
 = (*
tmp
 & (
ušt16_t
)0x01FF);

430 if(
hœda
->
In™
.
P¬™y
 =ð
IRDA_PARITY_NONE
)

432 
pD©a
 +=2;

436 
pD©a
 +=1;

441 if(
	`IRDA_Wa™OnFÏgUÁžTimeout
(
hœda
, 
IRDA_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

443  
HAL_TIMEOUT
;

445 
hœda
->
In¡ªû
->
DR
 = (*
pD©a
++ & (
ušt8_t
)0xFF);

449 if(
	`IRDA_Wa™OnFÏgUÁžTimeout
(
hœda
, 
IRDA_FLAG_TC
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

451  
HAL_TIMEOUT
;

454 if(
hœda
->
S‹
 =ð
HAL_IRDA_STATE_BUSY_TX_RX
)

456 
hœda
->
S‹
 = 
HAL_IRDA_STATE_BUSY_RX
;

460 
hœda
->
S‹
 = 
HAL_IRDA_STATE_READY
;

464 
	`__HAL_UNLOCK
(
hœda
);

466  
HAL_OK
;

470  
HAL_BUSY
;

472 
	}
}

483 
HAL_StusTy³Def
 
	$HAL_IRDA_Reûive
(
IRDA_HªdËTy³Def
 *
hœda
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

485 
ušt16_t
* 
tmp
;

486 
ušt32_t
 
tmp1
 = 0;

488 
tmp1
 = 
hœda
->
S‹
;

489 if((
tmp1
 =ð
HAL_IRDA_STATE_READY
è|| (tmp1 =ð
HAL_IRDA_STATE_BUSY_TX
))

491 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

493  
HAL_ERROR
;

497 
	`__HAL_LOCK
(
hœda
);

499 
hœda
->
E¼ÜCode
 = 
HAL_IRDA_ERROR_NONE
;

500 if(
hœda
->
S‹
 =ð
HAL_IRDA_STATE_BUSY_TX
)

502 
hœda
->
S‹
 = 
HAL_IRDA_STATE_BUSY_TX_RX
;

506 
hœda
->
S‹
 = 
HAL_IRDA_STATE_BUSY_RX
;

508 
hœda
->
RxXãrSize
 = 
Size
;

509 
hœda
->
RxXãrCouÁ
 = 
Size
;

511 
hœda
->
RxXãrCouÁ
 > 0)

513 
hœda
->
RxXãrCouÁ
--;

514 if(
hœda
->
In™
.
WÜdL’gth
 =ð
IRDA_WORDLENGTH_9B
)

516 if(
	`IRDA_Wa™OnFÏgUÁžTimeout
(
hœda
, 
IRDA_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

518  
HAL_TIMEOUT
;

520 
tmp
 = (
ušt16_t
*è
pD©a
 ;

521 if(
hœda
->
In™
.
P¬™y
 =ð
IRDA_PARITY_NONE
)

523 *
tmp
 = (
ušt16_t
)(
hœda
->
In¡ªû
->
DR
 & (uint16_t)0x01FF);

524 
pD©a
 +=2;

528 *
tmp
 = (
ušt16_t
)(
hœda
->
In¡ªû
->
DR
 & (uint16_t)0x00FF);

529 
pD©a
 +=1;

534 if(
	`IRDA_Wa™OnFÏgUÁžTimeout
(
hœda
, 
IRDA_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

536  
HAL_TIMEOUT
;

538 if(
hœda
->
In™
.
P¬™y
 =ð
IRDA_PARITY_NONE
)

540 *
pD©a
++ = (
ušt8_t
)(
hœda
->
In¡ªû
->
DR
 & (uint8_t)0x00FF);

544 *
pD©a
++ = (
ušt8_t
)(
hœda
->
In¡ªû
->
DR
 & (uint8_t)0x007F);

548 if(
hœda
->
S‹
 =ð
HAL_IRDA_STATE_BUSY_TX_RX
)

550 
hœda
->
S‹
 = 
HAL_IRDA_STATE_BUSY_TX
;

554 
hœda
->
S‹
 = 
HAL_IRDA_STATE_READY
;

558 
	`__HAL_UNLOCK
(
hœda
);

560  
HAL_OK
;

564  
HAL_BUSY
;

566 
	}
}

576 
HAL_StusTy³Def
 
	$HAL_IRDA_T¿nsm™_IT
(
IRDA_HªdËTy³Def
 *
hœda
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

578 
ušt32_t
 
tmp1
 = 0;

580 
tmp1
 = 
hœda
->
S‹
;

581 if((
tmp1
 =ð
HAL_IRDA_STATE_READY
è|| (tmp1 =ð
HAL_IRDA_STATE_BUSY_RX
))

583 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

585  
HAL_ERROR
;

588 
	`__HAL_LOCK
(
hœda
);

590 
hœda
->
pTxBuffPŒ
 = 
pD©a
;

591 
hœda
->
TxXãrSize
 = 
Size
;

592 
hœda
->
TxXãrCouÁ
 = 
Size
;

593 
hœda
->
E¼ÜCode
 = 
HAL_IRDA_ERROR_NONE
;

594 if(
hœda
->
S‹
 =ð
HAL_IRDA_STATE_BUSY_RX
)

596 
hœda
->
S‹
 = 
HAL_IRDA_STATE_BUSY_TX_RX
;

600 
hœda
->
S‹
 = 
HAL_IRDA_STATE_BUSY_TX
;

604 
	`__HAL_UNLOCK
(
hœda
);

607 
	`__HAL_IRDA_ENABLE_IT
(
hœda
, 
IRDA_IT_ERR
);

610 
	`__HAL_IRDA_ENABLE_IT
(
hœda
, 
IRDA_IT_TXE
);

612  
HAL_OK
;

616  
HAL_BUSY
;

618 
	}
}

628 
HAL_StusTy³Def
 
	$HAL_IRDA_Reûive_IT
(
IRDA_HªdËTy³Def
 *
hœda
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

630 
ušt32_t
 
tmp1
 = 0;

632 
tmp1
 = 
hœda
->
S‹
;

633 if((
tmp1
 =ð
HAL_IRDA_STATE_READY
è|| (tmp1 =ð
HAL_IRDA_STATE_BUSY_TX
))

635 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

637  
HAL_ERROR
;

641 
	`__HAL_LOCK
(
hœda
);

643 
hœda
->
pRxBuffPŒ
 = 
pD©a
;

644 
hœda
->
RxXãrSize
 = 
Size
;

645 
hœda
->
RxXãrCouÁ
 = 
Size
;

646 
hœda
->
E¼ÜCode
 = 
HAL_IRDA_ERROR_NONE
;

647 if(
hœda
->
S‹
 =ð
HAL_IRDA_STATE_BUSY_TX
)

649 
hœda
->
S‹
 = 
HAL_IRDA_STATE_BUSY_TX_RX
;

653 
hœda
->
S‹
 = 
HAL_IRDA_STATE_BUSY_RX
;

657 
	`__HAL_UNLOCK
(
hœda
);

660 
	`__HAL_IRDA_ENABLE_IT
(
hœda
, 
IRDA_IT_RXNE
);

663 
	`__HAL_IRDA_ENABLE_IT
(
hœda
, 
IRDA_IT_PE
);

666 
	`__HAL_IRDA_ENABLE_IT
(
hœda
, 
IRDA_IT_ERR
);

668  
HAL_OK
;

672  
HAL_BUSY
;

674 
	}
}

684 
HAL_StusTy³Def
 
	$HAL_IRDA_T¿nsm™_DMA
(
IRDA_HªdËTy³Def
 *
hœda
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

686 
ušt32_t
 *
tmp
;

687 
ušt32_t
 
tmp1
 = 0;

689 
tmp1
 = 
hœda
->
S‹
;

690 if((
tmp1
 =ð
HAL_IRDA_STATE_READY
è|| (tmp1 =ð
HAL_IRDA_STATE_BUSY_RX
))

692 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

694  
HAL_ERROR
;

698 
	`__HAL_LOCK
(
hœda
);

700 
hœda
->
pTxBuffPŒ
 = 
pD©a
;

701 
hœda
->
TxXãrSize
 = 
Size
;

702 
hœda
->
TxXãrCouÁ
 = 
Size
;

703 
hœda
->
E¼ÜCode
 = 
HAL_IRDA_ERROR_NONE
;

705 if(
hœda
->
S‹
 =ð
HAL_IRDA_STATE_BUSY_RX
)

707 
hœda
->
S‹
 = 
HAL_IRDA_STATE_BUSY_TX_RX
;

711 
hœda
->
S‹
 = 
HAL_IRDA_STATE_BUSY_TX
;

715 
hœda
->
hdm©x
->
XãrC¶tC®lback
 = 
IRDA_DMAT¿nsm™C¶t
;

718 
hœda
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
IRDA_DMAT¿nsm™H®fC¶t
;

721 
hœda
->
hdm©x
->
XãrE¼ÜC®lback
 = 
IRDA_DMAE¼Ü
;

724 
tmp
 = (
ušt32_t
*)&
pD©a
;

725 
	`HAL_DMA_S¹_IT
(
hœda
->
hdm©x
, *(
ušt32_t
*)
tmp
, (ušt32_t)&hœda->
In¡ªû
->
DR
, 
Size
);

728 
	`__HAL_IRDA_CLEAR_FLAG
(
hœda
, 
IRDA_FLAG_TC
);

732 
hœda
->
In¡ªû
->
CR3
 |ð
USART_CR3_DMAT
;

735 
	`__HAL_UNLOCK
(
hœda
);

737  
HAL_OK
;

741  
HAL_BUSY
;

743 
	}
}

754 
HAL_StusTy³Def
 
	$HAL_IRDA_Reûive_DMA
(
IRDA_HªdËTy³Def
 *
hœda
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

756 
ušt32_t
 *
tmp
;

757 
ušt32_t
 
tmp1
 = 0;

759 
tmp1
 = 
hœda
->
S‹
;

760 if((
tmp1
 =ð
HAL_IRDA_STATE_READY
è|| (tmp1 =ð
HAL_IRDA_STATE_BUSY_TX
))

762 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

764  
HAL_ERROR
;

768 
	`__HAL_LOCK
(
hœda
);

770 
hœda
->
pRxBuffPŒ
 = 
pD©a
;

771 
hœda
->
RxXãrSize
 = 
Size
;

772 
hœda
->
E¼ÜCode
 = 
HAL_IRDA_ERROR_NONE
;

773 if(
hœda
->
S‹
 =ð
HAL_IRDA_STATE_BUSY_TX
)

775 
hœda
->
S‹
 = 
HAL_IRDA_STATE_BUSY_TX_RX
;

779 
hœda
->
S‹
 = 
HAL_IRDA_STATE_BUSY_RX
;

783 
hœda
->
hdm¬x
->
XãrC¶tC®lback
 = 
IRDA_DMAReûiveC¶t
;

786 
hœda
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
IRDA_DMAReûiveH®fC¶t
;

789 
hœda
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
IRDA_DMAE¼Ü
;

792 
tmp
 = (
ušt32_t
*)&
pD©a
;

793 
	`HAL_DMA_S¹_IT
(
hœda
->
hdm¬x
, (
ušt32_t
)&hœda->
In¡ªû
->
DR
, *(ušt32_t*)
tmp
, 
Size
);

797 
hœda
->
In¡ªû
->
CR3
 |ð
USART_CR3_DMAR
;

800 
	`__HAL_UNLOCK
(
hœda
);

802  
HAL_OK
;

806  
HAL_BUSY
;

808 
	}
}

816 
HAL_StusTy³Def
 
	$HAL_IRDA_DMAPau£
(
IRDA_HªdËTy³Def
 *
hœda
)

819 
	`__HAL_LOCK
(
hœda
);

821 if(
hœda
->
S‹
 =ð
HAL_IRDA_STATE_BUSY_TX
)

824 
hœda
->
In¡ªû
->
CR3
 &ð(
ušt32_t
)(~
USART_CR3_DMAT
);

826 if(
hœda
->
S‹
 =ð
HAL_IRDA_STATE_BUSY_RX
)

829 
hœda
->
In¡ªû
->
CR3
 &ð(
ušt32_t
)(~
USART_CR3_DMAR
);

831 ià(
hœda
->
S‹
 =ð
HAL_IRDA_STATE_BUSY_TX_RX
)

834 
hœda
->
In¡ªû
->
CR3
 &ð(
ušt32_t
)(~
USART_CR3_DMAT
);

835 
hœda
->
In¡ªû
->
CR3
 &ð(
ušt32_t
)(~
USART_CR3_DMAR
);

840 
	`__HAL_UNLOCK
(
hœda
);

842  
HAL_ERROR
;

846 
	`__HAL_UNLOCK
(
hœda
);

848  
HAL_OK
;

849 
	}
}

857 
HAL_StusTy³Def
 
	$HAL_IRDA_DMAResume
(
IRDA_HªdËTy³Def
 *
hœda
)

860 
	`__HAL_LOCK
(
hœda
);

862 if(
hœda
->
S‹
 =ð
HAL_IRDA_STATE_BUSY_TX
)

865 
hœda
->
In¡ªû
->
CR3
 |ð
USART_CR3_DMAT
;

867 if(
hœda
->
S‹
 =ð
HAL_IRDA_STATE_BUSY_RX
)

870 
	`__HAL_IRDA_CLEAR_OREFLAG
(
hœda
);

872 
hœda
->
In¡ªû
->
CR3
 |ð
USART_CR3_DMAR
;

874 if(
hœda
->
S‹
 =ð
HAL_IRDA_STATE_BUSY_TX_RX
)

877 
	`__HAL_IRDA_CLEAR_OREFLAG
(
hœda
);

879 
hœda
->
In¡ªû
->
CR3
 |ð
USART_CR3_DMAT
;

880 
hœda
->
In¡ªû
->
CR3
 |ð
USART_CR3_DMAR
;

885 
	`__HAL_UNLOCK
(
hœda
);

887  
HAL_ERROR
;

891 
	`__HAL_UNLOCK
(
hœda
);

893  
HAL_OK
;

894 
	}
}

902 
HAL_StusTy³Def
 
	$HAL_IRDA_DMAStÝ
(
IRDA_HªdËTy³Def
 *
hœda
)

911 
hœda
->
In¡ªû
->
CR3
 &ð~
USART_CR3_DMAT
;

912 
hœda
->
In¡ªû
->
CR3
 &ð~
USART_CR3_DMAR
;

915 if(
hœda
->
hdm©x
 !ð
NULL
)

917 
	`HAL_DMA_AbÜt
(
hœda
->
hdm©x
);

920 if(
hœda
->
hdm¬x
 !ð
NULL
)

922 
	`HAL_DMA_AbÜt
(
hœda
->
hdm¬x
);

925 
hœda
->
S‹
 = 
HAL_IRDA_STATE_READY
;

927  
HAL_OK
;

928 
	}
}

936 
	$HAL_IRDA_IRQHªdËr
(
IRDA_HªdËTy³Def
 *
hœda
)

938 
ušt32_t
 
tmp1
 = 0, 
tmp2
 =0;

940 
tmp1
 = 
	`__HAL_IRDA_GET_FLAG
(
hœda
, 
IRDA_FLAG_PE
);

941 
tmp2
 = 
	`__HAL_IRDA_GET_IT_SOURCE
(
hœda
, 
IRDA_IT_PE
);

943 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

945 
	`__HAL_IRDA_CLEAR_PEFLAG
(
hœda
);

946 
hœda
->
E¼ÜCode
 |ð
HAL_IRDA_ERROR_PE
;

949 
tmp1
 = 
	`__HAL_IRDA_GET_FLAG
(
hœda
, 
IRDA_FLAG_FE
);

950 
tmp2
 = 
	`__HAL_IRDA_GET_IT_SOURCE
(
hœda
, 
IRDA_IT_ERR
);

952 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

954 
	`__HAL_IRDA_CLEAR_FEFLAG
(
hœda
);

955 
hœda
->
E¼ÜCode
 |ð
HAL_IRDA_ERROR_FE
;

958 
tmp1
 = 
	`__HAL_IRDA_GET_FLAG
(
hœda
, 
IRDA_FLAG_NE
);

959 
tmp2
 = 
	`__HAL_IRDA_GET_IT_SOURCE
(
hœda
, 
IRDA_IT_ERR
);

961 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

963 
	`__HAL_IRDA_CLEAR_NEFLAG
(
hœda
);

964 
hœda
->
E¼ÜCode
 |ð
HAL_IRDA_ERROR_NE
;

967 
tmp1
 = 
	`__HAL_IRDA_GET_FLAG
(
hœda
, 
IRDA_FLAG_ORE
);

968 
tmp2
 = 
	`__HAL_IRDA_GET_IT_SOURCE
(
hœda
, 
IRDA_IT_ERR
);

970 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

972 
	`__HAL_IRDA_CLEAR_OREFLAG
(
hœda
);

973 
hœda
->
E¼ÜCode
 |ð
HAL_IRDA_ERROR_ORE
;

977 if(
hœda
->
E¼ÜCode
 !ð
HAL_IRDA_ERROR_NONE
)

980 
hœda
->
S‹
 = 
HAL_IRDA_STATE_READY
;

981 
	`HAL_IRDA_E¼ÜC®lback
(
hœda
);

984 
tmp1
 = 
	`__HAL_IRDA_GET_FLAG
(
hœda
, 
IRDA_FLAG_RXNE
);

985 
tmp2
 = 
	`__HAL_IRDA_GET_IT_SOURCE
(
hœda
, 
IRDA_IT_RXNE
);

987 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

989 
	`IRDA_Reûive_IT
(
hœda
);

992 
tmp1
 = 
	`__HAL_IRDA_GET_FLAG
(
hœda
, 
IRDA_FLAG_TXE
);

993 
tmp2
 = 
	`__HAL_IRDA_GET_IT_SOURCE
(
hœda
, 
IRDA_IT_TXE
);

995 if((
tmp1
 !ð
RESET
è&&(
tmp2
 != RESET))

997 
	`IRDA_T¿nsm™_IT
(
hœda
);

1000 
tmp1
 = 
	`__HAL_IRDA_GET_FLAG
(
hœda
, 
IRDA_FLAG_TC
);

1001 
tmp2
 = 
	`__HAL_IRDA_GET_IT_SOURCE
(
hœda
, 
IRDA_IT_TC
);

1003 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

1005 
	`IRDA_EndT¿nsm™_IT
(
hœda
);

1007 
	}
}

1015 
__w—k
 
	$HAL_IRDA_TxC¶tC®lback
(
IRDA_HªdËTy³Def
 *
hœda
)

1020 
	}
}

1028 
__w—k
 
	$HAL_IRDA_TxH®fC¶tC®lback
(
IRDA_HªdËTy³Def
 *
hœda
)

1033 
	}
}

1041 
__w—k
 
	$HAL_IRDA_RxC¶tC®lback
(
IRDA_HªdËTy³Def
 *
hœda
)

1046 
	}
}

1054 
__w—k
 
	$HAL_IRDA_RxH®fC¶tC®lback
(
IRDA_HªdËTy³Def
 *
hœda
)

1059 
	}
}

1067 
__w—k
 
	$HAL_IRDA_E¼ÜC®lback
(
IRDA_HªdËTy³Def
 *
hœda
)

1072 
	}
}

1101 
HAL_IRDA_S‹Ty³Def
 
	$HAL_IRDA_G‘S‹
(
IRDA_HªdËTy³Def
 *
hœda
)

1103  
hœda
->
S‹
;

1104 
	}
}

1112 
ušt32_t
 
	$HAL_IRDA_G‘E¼Ü
(
IRDA_HªdËTy³Def
 *
hœda
)

1114  
hœda
->
E¼ÜCode
;

1115 
	}
}

1126 
	$IRDA_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1128 
IRDA_HªdËTy³Def
* 
hœda
 = ( IRDA_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1130 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) == 0)

1132 
hœda
->
TxXãrCouÁ
 = 0;

1136 
hœda
->
In¡ªû
->
CR3
 &ð(
ušt16_t
)~((ušt16_t)
USART_CR3_DMAT
);

1139 
	`__HAL_IRDA_ENABLE_IT
(
hœda
, 
IRDA_IT_TC
);

1144 
	`HAL_IRDA_TxC¶tC®lback
(
hœda
);

1146 
	}
}

1154 
	$IRDA_DMAT¿nsm™H®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1156 
IRDA_HªdËTy³Def
* 
hœda
 = ( IRDA_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1158 
	`HAL_IRDA_TxH®fC¶tC®lback
(
hœda
);

1159 
	}
}

1166 
	$IRDA_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1168 
IRDA_HªdËTy³Def
* 
hœda
 = ( IRDA_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1170 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) == 0)

1172 
hœda
->
RxXãrCouÁ
 = 0;

1176 
hœda
->
In¡ªû
->
CR3
 &ð(
ušt16_t
)~((ušt16_t)
USART_CR3_DMAR
);

1178 if(
hœda
->
S‹
 =ð
HAL_IRDA_STATE_BUSY_TX_RX
)

1180 
hœda
->
S‹
 = 
HAL_IRDA_STATE_BUSY_TX
;

1184 
hœda
->
S‹
 = 
HAL_IRDA_STATE_READY
;

1188 
	`HAL_IRDA_RxC¶tC®lback
(
hœda
);

1189 
	}
}

1197 
	$IRDA_DMAReûiveH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1199 
IRDA_HªdËTy³Def
* 
hœda
 = ( IRDA_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1201 
	`HAL_IRDA_RxH®fC¶tC®lback
(
hœda
);

1202 
	}
}

1209 
	$IRDA_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

1211 
IRDA_HªdËTy³Def
* 
hœda
 = ( IRDA_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1213 
hœda
->
RxXãrCouÁ
 = 0;

1214 
hœda
->
TxXãrCouÁ
 = 0;

1215 
hœda
->
E¼ÜCode
 |ð
HAL_IRDA_ERROR_DMA
;

1216 
hœda
->
S‹
ð
HAL_IRDA_STATE_READY
;

1218 
	`HAL_IRDA_E¼ÜC®lback
(
hœda
);

1219 
	}
}

1230 
HAL_StusTy³Def
 
	$IRDA_Wa™OnFÏgUÁžTimeout
(
IRDA_HªdËTy³Def
 *
hœda
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Timeout
)

1232 
ušt32_t
 
tick¡¬t
 = 0;

1235 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1238 if(
Stus
 =ð
RESET
)

1240 
	`__HAL_IRDA_GET_FLAG
(
hœda
, 
FÏg
è=ð
RESET
)

1243 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1245 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1248 
	`__HAL_IRDA_DISABLE_IT
(
hœda
, 
IRDA_IT_TXE
);

1249 
	`__HAL_IRDA_DISABLE_IT
(
hœda
, 
IRDA_IT_RXNE
);

1250 
	`__HAL_IRDA_DISABLE_IT
(
hœda
, 
IRDA_IT_PE
);

1251 
	`__HAL_IRDA_DISABLE_IT
(
hœda
, 
IRDA_IT_ERR
);

1253 
hœda
->
S‹
ð
HAL_IRDA_STATE_READY
;

1256 
	`__HAL_UNLOCK
(
hœda
);

1258  
HAL_TIMEOUT
;

1265 
	`__HAL_IRDA_GET_FLAG
(
hœda
, 
FÏg
è!ð
RESET
)

1268 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1270 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1273 
	`__HAL_IRDA_DISABLE_IT
(
hœda
, 
IRDA_IT_TXE
);

1274 
	`__HAL_IRDA_DISABLE_IT
(
hœda
, 
IRDA_IT_RXNE
);

1275 
	`__HAL_IRDA_DISABLE_IT
(
hœda
, 
IRDA_IT_PE
);

1276 
	`__HAL_IRDA_DISABLE_IT
(
hœda
, 
IRDA_IT_ERR
);

1278 
hœda
->
S‹
ð
HAL_IRDA_STATE_READY
;

1281 
	`__HAL_UNLOCK
(
hœda
);

1283  
HAL_TIMEOUT
;

1288  
HAL_OK
;

1289 
	}
}

1297 
HAL_StusTy³Def
 
	$IRDA_T¿nsm™_IT
(
IRDA_HªdËTy³Def
 *
hœda
)

1299 
ušt16_t
* 
tmp
;

1300 
ušt32_t
 
tmp1
 = 0;

1302 
tmp1
 = 
hœda
->
S‹
;

1303 if((
tmp1
 =ð
HAL_IRDA_STATE_BUSY_TX
è|| (tmp1 =ð
HAL_IRDA_STATE_BUSY_TX_RX
))

1305 if(
hœda
->
In™
.
WÜdL’gth
 =ð
IRDA_WORDLENGTH_9B
)

1307 
tmp
 = (
ušt16_t
*è
hœda
->
pTxBuffPŒ
;

1308 
hœda
->
In¡ªû
->
DR
 = (
ušt16_t
)(*
tmp
 & (uint16_t)0x01FF);

1309 if(
hœda
->
In™
.
P¬™y
 =ð
IRDA_PARITY_NONE
)

1311 
hœda
->
pTxBuffPŒ
 += 2;

1315 
hœda
->
pTxBuffPŒ
 += 1;

1320 
hœda
->
In¡ªû
->
DR
 = (
ušt8_t
)(*hœda->
pTxBuffPŒ
++ & (uint8_t)0x00FF);

1323 if(--
hœda
->
TxXãrCouÁ
 == 0)

1326 
	`__HAL_IRDA_DISABLE_IT
(
hœda
, 
IRDA_IT_TXE
);

1329 
	`__HAL_IRDA_ENABLE_IT
(
hœda
, 
IRDA_IT_TC
);

1332  
HAL_OK
;

1336  
HAL_BUSY
;

1338 
	}
}

1346 
HAL_StusTy³Def
 
	$IRDA_EndT¿nsm™_IT
(
IRDA_HªdËTy³Def
 *
hœda
)

1349 
	`__HAL_IRDA_DISABLE_IT
(
hœda
, 
IRDA_IT_TC
);

1352 if(
hœda
->
S‹
 =ð
HAL_IRDA_STATE_BUSY_TX_RX
)

1354 
hœda
->
S‹
 = 
HAL_IRDA_STATE_BUSY_RX
;

1359 
	`__HAL_IRDA_DISABLE_IT
(
hœda
, 
IRDA_IT_ERR
);

1361 
hœda
->
S‹
 = 
HAL_IRDA_STATE_READY
;

1364 
	`HAL_IRDA_TxC¶tC®lback
(
hœda
);

1366  
HAL_OK
;

1367 
	}
}

1375 
HAL_StusTy³Def
 
	$IRDA_Reûive_IT
(
IRDA_HªdËTy³Def
 *
hœda
)

1377 
ušt16_t
* 
tmp
;

1378 
ušt32_t
 
tmp1
 = 0;

1380 
tmp1
 = 
hœda
->
S‹
;

1381 if((
tmp1
 =ð
HAL_IRDA_STATE_BUSY_RX
è|| (tmp1 =ð
HAL_IRDA_STATE_BUSY_TX_RX
))

1383 if(
hœda
->
In™
.
WÜdL’gth
 =ð
IRDA_WORDLENGTH_9B
)

1385 
tmp
 = (
ušt16_t
*è
hœda
->
pRxBuffPŒ
;

1386 if(
hœda
->
In™
.
P¬™y
 =ð
IRDA_PARITY_NONE
)

1388 *
tmp
 = (
ušt16_t
)(
hœda
->
In¡ªû
->
DR
 & (uint16_t)0x01FF);

1389 
hœda
->
pRxBuffPŒ
 += 2;

1393 *
tmp
 = (
ušt16_t
)(
hœda
->
In¡ªû
->
DR
 & (uint16_t)0x00FF);

1394 
hœda
->
pRxBuffPŒ
 += 1;

1399 if(
hœda
->
In™
.
P¬™y
 =ð
IRDA_PARITY_NONE
)

1401 *
hœda
->
pRxBuffPŒ
++ = (
ušt8_t
)(hœda->
In¡ªû
->
DR
 & (uint8_t)0x00FF);

1405 *
hœda
->
pRxBuffPŒ
++ = (
ušt8_t
)(hœda->
In¡ªû
->
DR
 & (uint8_t)0x007F);

1409 if(--
hœda
->
RxXãrCouÁ
 == 0)

1412 
	`__HAL_IRDA_DISABLE_IT
(
hœda
, 
IRDA_IT_RXNE
);

1414 if(
hœda
->
S‹
 =ð
HAL_IRDA_STATE_BUSY_TX_RX
)

1416 
hœda
->
S‹
 = 
HAL_IRDA_STATE_BUSY_TX
;

1421 
	`__HAL_IRDA_DISABLE_IT
(
hœda
, 
IRDA_IT_PE
);

1424 
	`__HAL_IRDA_DISABLE_IT
(
hœda
, 
IRDA_IT_ERR
);

1426 
hœda
->
S‹
 = 
HAL_IRDA_STATE_READY
;

1428 
	`HAL_IRDA_RxC¶tC®lback
(
hœda
);

1430  
HAL_OK
;

1432  
HAL_OK
;

1436  
HAL_BUSY
;

1438 
	}
}

1446 
	$IRDA_S‘CÚfig
(
IRDA_HªdËTy³Def
 *
hœda
)

1448 
ušt32_t
 
tm´eg
 = 0x00;

1451 
	`as£¹_·¿m
(
	`IS_IRDA_INSTANCE
(
hœda
->
In¡ªû
));

1452 
	`as£¹_·¿m
(
	`IS_IRDA_BAUDRATE
(
hœda
->
In™
.
BaudR©e
));

1453 
	`as£¹_·¿m
(
	`IS_IRDA_WORD_LENGTH
(
hœda
->
In™
.
WÜdL’gth
));

1454 
	`as£¹_·¿m
(
	`IS_IRDA_PARITY
(
hœda
->
In™
.
P¬™y
));

1455 
	`as£¹_·¿m
(
	`IS_IRDA_MODE
(
hœda
->
In™
.
Mode
));

1459 
hœda
->
In¡ªû
->
CR2
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR2_STOP
);

1462 
tm´eg
 = 
hœda
->
In¡ªû
->
CR1
;

1465 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)(
USART_CR1_M
 | 
USART_CR1_PCE
 | 
USART_CR1_PS
 | 
USART_CR1_TE
 | \

1466 
USART_CR1_RE
));

1472 
tm´eg
 |ð(
ušt32_t
)
hœda
->
In™
.
WÜdL’gth
 | hœda->In™.
P¬™y
 | hœda->In™.
Mode
;

1475 
hœda
->
In¡ªû
->
CR1
 = (
ušt32_t
)
tm´eg
;

1479 
hœda
->
In¡ªû
->
CR3
 &ð(
ušt32_t
)~((ušt32_t)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
));

1482 if((
hœda
->
In¡ªû
 =ð
USART1
è|| (hœda->In¡ªû =ð
USART6
))

1484 
hœda
->
In¡ªû
->
BRR
 = 
	`IRDA_BRR
(
	`HAL_RCC_G‘PCLK2F»q
(), hœda->
In™
.
BaudR©e
);

1488 
hœda
->
In¡ªû
->
BRR
 = 
	`IRDA_BRR
(
	`HAL_RCC_G‘PCLK1F»q
(), hœda->
In™
.
BaudR©e
);

1490 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_iwdg.c

113 
	~"¡m32f4xx_h®.h
"

124 #ifdeà
HAL_IWDG_MODULE_ENABLED


131 
	#IWDG_TIMEOUT_FLAG
 ((
ušt32_t
)1000è

	)

168 
HAL_StusTy³Def
 
	$HAL_IWDG_In™
(
IWDG_HªdËTy³Def
 *
hiwdg
)

171 if(
hiwdg
 =ð
NULL
)

173  
HAL_ERROR
;

177 
	`as£¹_·¿m
(
	`IS_IWDG_ALL_INSTANCE
(
hiwdg
->
In¡ªû
));

178 
	`as£¹_·¿m
(
	`IS_IWDG_PRESCALER
(
hiwdg
->
In™
.
P»sÿËr
));

179 
	`as£¹_·¿m
(
	`IS_IWDG_RELOAD
(
hiwdg
->
In™
.
R–ßd
));

181 if(
hiwdg
->
S‹
 =ð
HAL_IWDG_STATE_RESET
)

184 
hiwdg
->
Lock
 = 
HAL_UNLOCKED
;

186 
	`HAL_IWDG_M¥In™
(
hiwdg
);

190 
hiwdg
->
S‹
 = 
HAL_IWDG_STATE_BUSY
;

193 
	`IWDG_ENABLE_WRITE_ACCESS
(
hiwdg
);

196 
	`MODIFY_REG
(
hiwdg
->
In¡ªû
->
PR
, 
IWDG_PR_PR
, hiwdg->
In™
.
P»sÿËr
);

197 
	`MODIFY_REG
(
hiwdg
->
In¡ªû
->
RLR
, 
IWDG_RLR_RL
, hiwdg->
In™
.
R–ßd
);

200 
hiwdg
->
S‹
 = 
HAL_IWDG_STATE_READY
;

203  
HAL_OK
;

204 
	}
}

212 
__w—k
 
	$HAL_IWDG_M¥In™
(
IWDG_HªdËTy³Def
 *
hiwdg
)

217 
	}
}

244 
HAL_StusTy³Def
 
	$HAL_IWDG_S¹
(
IWDG_HªdËTy³Def
 *
hiwdg
)

247 
	`__HAL_LOCK
(
hiwdg
);

250 
hiwdg
->
S‹
 = 
HAL_IWDG_STATE_BUSY
;

253 
	`__HAL_IWDG_START
(
hiwdg
);

256 
	`__HAL_IWDG_RELOAD_COUNTER
(
hiwdg
);

259 
hiwdg
->
S‹
 = 
HAL_IWDG_STATE_READY
;

262 
	`__HAL_UNLOCK
(
hiwdg
);

265  
HAL_OK
;

266 
	}
}

274 
HAL_StusTy³Def
 
	$HAL_IWDG_Reäesh
(
IWDG_HªdËTy³Def
 *
hiwdg
)

276 
ušt32_t
 
tick¡¬t
 = 0;

279 
	`__HAL_LOCK
(
hiwdg
);

282 
hiwdg
->
S‹
 = 
HAL_IWDG_STATE_BUSY
;

284 
tick¡¬t
 = 
	`HAL_G‘Tick
();

287 
	`__HAL_IWDG_GET_FLAG
(
hiwdg
, 
IWDG_FLAG_RVU
è!ð
RESET
)

289 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
IWDG_TIMEOUT_FLAG
)

292 
hiwdg
->
S‹
 = 
HAL_IWDG_STATE_TIMEOUT
;

295 
	`__HAL_UNLOCK
(
hiwdg
);

297  
HAL_TIMEOUT
;

302 
	`__HAL_IWDG_RELOAD_COUNTER
(
hiwdg
);

305 
hiwdg
->
S‹
 = 
HAL_IWDG_STATE_READY
;

308 
	`__HAL_UNLOCK
(
hiwdg
);

311  
HAL_OK
;

312 
	}
}

339 
HAL_IWDG_S‹Ty³Def
 
	$HAL_IWDG_G‘S‹
(
IWDG_HªdËTy³Def
 *
hiwdg
)

341  
hiwdg
->
S‹
;

342 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_lptim.c

124 
	~"¡m32f4xx_h®.h
"

135 #ifdeà
HAL_LPTIM_MODULE_ENABLED


136 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

229 
HAL_StusTy³Def
 
	$HAL_LPTIM_In™
(
LPTIM_HªdËTy³Def
 *
hÍtim
)

231 
ušt32_t
 
tmpcfgr
 = 0;

234 if(
hÍtim
 =ð
NULL
)

236  
HAL_ERROR
;

240 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
hÍtim
->
In¡ªû
));

242 
	`as£¹_·¿m
(
	`IS_LPTIM_CLOCK_SOURCE
(
hÍtim
->
In™
.
Clock
.
Sourû
));

243 
	`as£¹_·¿m
(
	`IS_LPTIM_CLOCK_PRESCALER
(
hÍtim
->
In™
.
Clock
.
P»sÿËr
));

244 ià((
hÍtim
->
In™
.
Clock
.
Sourû
è=ð
LPTIM_CLOCKSOURCE_ULPTIM
)

246 
	`as£¹_·¿m
(
	`IS_LPTIM_CLOCK_POLARITY
(
hÍtim
->
In™
.
UÉ¿LowPow”Clock
.
PÞ¬™y
));

247 
	`as£¹_·¿m
(
	`IS_LPTIM_CLOCK_SAMPLE_TIME
(
hÍtim
->
In™
.
UÉ¿LowPow”Clock
.
Sam¶eTime
));

249 
	`as£¹_·¿m
(
	`IS_LPTIM_TRG_SOURCE
(
hÍtim
->
In™
.
Trigg”
.
Sourû
));

250 ià((
hÍtim
->
In™
.
Trigg”
.
Sourû
è!ð
LPTIM_TRIGSOURCE_SOFTWARE
)

252 
	`as£¹_·¿m
(
	`IS_LPTIM_TRIG_SAMPLE_TIME
(
hÍtim
->
In™
.
Trigg”
.
Sam¶eTime
));

253 
	`as£¹_·¿m
(
	`IS_LPTIM_EXT_TRG_POLARITY
(
hÍtim
->
In™
.
Trigg”
.
AùiveEdge
));

255 
	`as£¹_·¿m
(
	`IS_LPTIM_OUTPUT_POLARITY
(
hÍtim
->
In™
.
OuutPÞ¬™y
));

256 
	`as£¹_·¿m
(
	`IS_LPTIM_UPDATE_MODE
(
hÍtim
->
In™
.
Upd©eMode
));

257 
	`as£¹_·¿m
(
	`IS_LPTIM_COUNTER_SOURCE
(
hÍtim
->
In™
.
CouÁ”Sourû
));

259 if(
hÍtim
->
S‹
 =ð
HAL_LPTIM_STATE_RESET
)

262 
hÍtim
->
Lock
 = 
HAL_UNLOCKED
;

264 
	`HAL_LPTIM_M¥In™
(
hÍtim
);

268 
hÍtim
->
S‹
 = 
HAL_LPTIM_STATE_BUSY
;

271 
tmpcfgr
 = 
hÍtim
->
In¡ªû
->
CFGR
;

273 ià((
hÍtim
->
In™
.
Clock
.
Sourû
è=ð
LPTIM_CLOCKSOURCE_ULPTIM
)

275 
tmpcfgr
 &ð(
ušt32_t
)(~(
LPTIM_CFGR_CKPOL
 | 
LPTIM_CFGR_CKFLT
));

277 ià((
hÍtim
->
In™
.
Trigg”
.
Sourû
è!ð
LPTIM_TRIGSOURCE_SOFTWARE
)

279 
tmpcfgr
 &ð(
ušt32_t
)(~ (
LPTIM_CFGR_TRGFLT
 | 
LPTIM_CFGR_TRIGSEL
));

283 
tmpcfgr
 &ð(
ušt32_t
)(~(
LPTIM_CFGR_CKSEL
 | 
LPTIM_CFGR_TRIGEN
 | 
LPTIM_CFGR_PRELOAD
 |

284 
LPTIM_CFGR_WAVPOL
 | 
LPTIM_CFGR_PRESC
 | 
LPTIM_CFGR_COUNTMODE
 ));

287 
tmpcfgr
 |ð(
hÍtim
->
In™
.
Clock
.
Sourû
 |

288 
hÍtim
->
In™
.
Clock
.
P»sÿËr
 |

289 
hÍtim
->
In™
.
OuutPÞ¬™y
 |

290 
hÍtim
->
In™
.
Upd©eMode
 |

291 
hÍtim
->
In™
.
CouÁ”Sourû
);

293 ià((
hÍtim
->
In™
.
Clock
.
Sourû
è=ð
LPTIM_CLOCKSOURCE_ULPTIM
)

295 
tmpcfgr
 |ð(
hÍtim
->
In™
.
UÉ¿LowPow”Clock
.
PÞ¬™y
 |

296 
hÍtim
->
In™
.
UÉ¿LowPow”Clock
.
Sam¶eTime
);

299 ià((
hÍtim
->
In™
.
Trigg”
.
Sourû
è!ð
LPTIM_TRIGSOURCE_SOFTWARE
)

302 
tmpcfgr
 |ð(
hÍtim
->
In™
.
Trigg”
.
Sourû
 |

303 
hÍtim
->
In™
.
Trigg”
.
AùiveEdge
 |

304 
hÍtim
->
In™
.
Trigg”
.
Sam¶eTime
);

308 
hÍtim
->
In¡ªû
->
CFGR
 = 
tmpcfgr
;

311 
hÍtim
->
S‹
 = 
HAL_LPTIM_STATE_READY
;

314  
HAL_OK
;

315 
	}
}

322 
HAL_StusTy³Def
 
	$HAL_LPTIM_DeIn™
(
LPTIM_HªdËTy³Def
 *
hÍtim
)

325 if(
hÍtim
 =ð
NULL
)

327  
HAL_ERROR
;

331 
hÍtim
->
S‹
 = 
HAL_LPTIM_STATE_BUSY
;

334 
	`__HAL_LPTIM_DISABLE
(
hÍtim
);

337 
	`HAL_LPTIM_M¥DeIn™
(
hÍtim
);

340 
hÍtim
->
S‹
 = 
HAL_LPTIM_STATE_RESET
;

343 
	`__HAL_UNLOCK
(
hÍtim
);

346  
HAL_OK
;

347 
	}
}

354 
__w—k
 
	$HAL_LPTIM_M¥In™
(
LPTIM_HªdËTy³Def
 *
hÍtim
)

359 
	}
}

366 
__w—k
 
	$HAL_LPTIM_M¥DeIn™
(
LPTIM_HªdËTy³Def
 *
hÍtim
)

371 
	}
}

412 
HAL_StusTy³Def
 
	$HAL_LPTIM_PWM_S¹
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
, ušt32_ˆ
Pul£
)

415 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
hÍtim
->
In¡ªû
));

416 
	`as£¹_·¿m
(
	`IS_LPTIM_PERIOD
(
P”iod
));

417 
	`as£¹_·¿m
(
	`IS_LPTIM_PULSE
(
Pul£
));

420 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_BUSY
;

423 
hÍtim
->
In¡ªû
->
CFGR
 &ð~
LPTIM_CFGR_WAVE
;

426 
	`__HAL_LPTIM_ENABLE
(
hÍtim
);

429 
	`__HAL_LPTIM_AUTORELOAD_SET
(
hÍtim
, 
P”iod
);

432 
	`__HAL_LPTIM_COMPARE_SET
(
hÍtim
, 
Pul£
);

435 
	`__HAL_LPTIM_START_CONTINUOUS
(
hÍtim
);

438 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_READY
;

441  
HAL_OK
;

442 
	}
}

449 
HAL_StusTy³Def
 
	$HAL_LPTIM_PWM_StÝ
(
LPTIM_HªdËTy³Def
 *
hÍtim
)

452 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
hÍtim
->
In¡ªû
));

455 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_BUSY
;

458 
	`__HAL_LPTIM_DISABLE
(
hÍtim
);

461 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_READY
;

464  
HAL_OK
;

465 
	}
}

476 
HAL_StusTy³Def
 
	$HAL_LPTIM_PWM_S¹_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
, ušt32_ˆ
Pul£
)

479 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
hÍtim
->
In¡ªû
));

480 
	`as£¹_·¿m
(
	`IS_LPTIM_PERIOD
(
P”iod
));

481 
	`as£¹_·¿m
(
	`IS_LPTIM_PULSE
(
Pul£
));

484 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_BUSY
;

487 
hÍtim
->
In¡ªû
->
CFGR
 &ð~
LPTIM_CFGR_WAVE
;

490 
	`__HAL_LPTIM_ENABLE_IT
(
hÍtim
, 
LPTIM_IT_ARROK
);

493 
	`__HAL_LPTIM_ENABLE_IT
(
hÍtim
, 
LPTIM_IT_CMPOK
);

496 
	`__HAL_LPTIM_ENABLE_IT
(
hÍtim
, 
LPTIM_IT_ARRM
);

499 
	`__HAL_LPTIM_ENABLE_IT
(
hÍtim
, 
LPTIM_IT_CMPM
);

502 ià((
hÍtim
->
In™
.
Trigg”
.
Sourû
è!ð
LPTIM_TRIGSOURCE_SOFTWARE
)

505 
	`__HAL_LPTIM_ENABLE_IT
(
hÍtim
, 
LPTIM_IT_EXTTRIG
);

509 
	`__HAL_LPTIM_ENABLE
(
hÍtim
);

512 
	`__HAL_LPTIM_AUTORELOAD_SET
(
hÍtim
, 
P”iod
);

515 
	`__HAL_LPTIM_COMPARE_SET
(
hÍtim
, 
Pul£
);

518 
	`__HAL_LPTIM_START_CONTINUOUS
(
hÍtim
);

521 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_READY
;

524  
HAL_OK
;

525 
	}
}

532 
HAL_StusTy³Def
 
	$HAL_LPTIM_PWM_StÝ_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
)

535 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
hÍtim
->
In¡ªû
));

538 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_BUSY
;

541 
	`__HAL_LPTIM_DISABLE
(
hÍtim
);

544 
	`__HAL_LPTIM_DISABLE_IT
(
hÍtim
, 
LPTIM_IT_ARROK
);

547 
	`__HAL_LPTIM_DISABLE_IT
(
hÍtim
, 
LPTIM_IT_CMPOK
);

550 
	`__HAL_LPTIM_DISABLE_IT
(
hÍtim
, 
LPTIM_IT_ARRM
);

553 
	`__HAL_LPTIM_DISABLE_IT
(
hÍtim
, 
LPTIM_IT_CMPM
);

556 ià((
hÍtim
->
In™
.
Trigg”
.
Sourû
è!ð
LPTIM_TRIGSOURCE_SOFTWARE
)

559 
	`__HAL_LPTIM_DISABLE_IT
(
hÍtim
, 
LPTIM_IT_EXTTRIG
);

563 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_READY
;

566  
HAL_OK
;

567 
	}
}

578 
HAL_StusTy³Def
 
	$HAL_LPTIM_OÃPul£_S¹
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
, ušt32_ˆ
Pul£
)

581 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
hÍtim
->
In¡ªû
));

582 
	`as£¹_·¿m
(
	`IS_LPTIM_PERIOD
(
P”iod
));

583 
	`as£¹_·¿m
(
	`IS_LPTIM_PULSE
(
Pul£
));

586 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_BUSY
;

589 
hÍtim
->
In¡ªû
->
CFGR
 &ð~
LPTIM_CFGR_WAVE
;

592 
	`__HAL_LPTIM_ENABLE
(
hÍtim
);

595 
	`__HAL_LPTIM_AUTORELOAD_SET
(
hÍtim
, 
P”iod
);

598 
	`__HAL_LPTIM_COMPARE_SET
(
hÍtim
, 
Pul£
);

601 
	`__HAL_LPTIM_START_SINGLE
(
hÍtim
);

604 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_READY
;

607  
HAL_OK
;

608 
	}
}

615 
HAL_StusTy³Def
 
	$HAL_LPTIM_OÃPul£_StÝ
(
LPTIM_HªdËTy³Def
 *
hÍtim
)

618 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
hÍtim
->
In¡ªû
));

621 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_BUSY
;

624 
	`__HAL_LPTIM_DISABLE
(
hÍtim
);

627 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_READY
;

630  
HAL_OK
;

631 
	}
}

642 
HAL_StusTy³Def
 
	$HAL_LPTIM_OÃPul£_S¹_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
, ušt32_ˆ
Pul£
)

645 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
hÍtim
->
In¡ªû
));

646 
	`as£¹_·¿m
(
	`IS_LPTIM_PERIOD
(
P”iod
));

647 
	`as£¹_·¿m
(
	`IS_LPTIM_PULSE
(
Pul£
));

650 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_BUSY
;

653 
hÍtim
->
In¡ªû
->
CFGR
 &ð~
LPTIM_CFGR_WAVE
;

656 
	`__HAL_LPTIM_ENABLE_IT
(
hÍtim
, 
LPTIM_IT_ARROK
);

659 
	`__HAL_LPTIM_ENABLE_IT
(
hÍtim
, 
LPTIM_IT_CMPOK
);

662 
	`__HAL_LPTIM_ENABLE_IT
(
hÍtim
, 
LPTIM_IT_ARRM
);

665 
	`__HAL_LPTIM_ENABLE_IT
(
hÍtim
, 
LPTIM_IT_CMPM
);

668 ià((
hÍtim
->
In™
.
Trigg”
.
Sourû
è!ð
LPTIM_TRIGSOURCE_SOFTWARE
)

671 
	`__HAL_LPTIM_ENABLE_IT
(
hÍtim
, 
LPTIM_IT_EXTTRIG
);

675 
	`__HAL_LPTIM_ENABLE
(
hÍtim
);

678 
	`__HAL_LPTIM_AUTORELOAD_SET
(
hÍtim
, 
P”iod
);

681 
	`__HAL_LPTIM_COMPARE_SET
(
hÍtim
, 
Pul£
);

684 
	`__HAL_LPTIM_START_SINGLE
(
hÍtim
);

687 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_READY
;

690  
HAL_OK
;

691 
	}
}

698 
HAL_StusTy³Def
 
	$HAL_LPTIM_OÃPul£_StÝ_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
)

701 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
hÍtim
->
In¡ªû
));

704 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_BUSY
;

707 
	`__HAL_LPTIM_DISABLE
(
hÍtim
);

710 
	`__HAL_LPTIM_DISABLE_IT
(
hÍtim
, 
LPTIM_IT_ARROK
);

713 
	`__HAL_LPTIM_DISABLE_IT
(
hÍtim
, 
LPTIM_IT_CMPOK
);

716 
	`__HAL_LPTIM_DISABLE_IT
(
hÍtim
, 
LPTIM_IT_ARRM
);

719 
	`__HAL_LPTIM_DISABLE_IT
(
hÍtim
, 
LPTIM_IT_CMPM
);

722 ià((
hÍtim
->
In™
.
Trigg”
.
Sourû
è!ð
LPTIM_TRIGSOURCE_SOFTWARE
)

725 
	`__HAL_LPTIM_DISABLE_IT
(
hÍtim
, 
LPTIM_IT_EXTTRIG
);

729 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_READY
;

732  
HAL_OK
;

733 
	}
}

744 
HAL_StusTy³Def
 
	$HAL_LPTIM_S‘Onû_S¹
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
, ušt32_ˆ
Pul£
)

747 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
hÍtim
->
In¡ªû
));

748 
	`as£¹_·¿m
(
	`IS_LPTIM_PERIOD
(
P”iod
));

749 
	`as£¹_·¿m
(
	`IS_LPTIM_PULSE
(
Pul£
));

752 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_BUSY
;

755 
hÍtim
->
In¡ªû
->
CFGR
 |ð
LPTIM_CFGR_WAVE
;

758 
	`__HAL_LPTIM_ENABLE
(
hÍtim
);

761 
	`__HAL_LPTIM_AUTORELOAD_SET
(
hÍtim
, 
P”iod
);

764 
	`__HAL_LPTIM_COMPARE_SET
(
hÍtim
, 
Pul£
);

767 
	`__HAL_LPTIM_START_SINGLE
(
hÍtim
);

770 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_READY
;

773  
HAL_OK
;

774 
	}
}

781 
HAL_StusTy³Def
 
	$HAL_LPTIM_S‘Onû_StÝ
(
LPTIM_HªdËTy³Def
 *
hÍtim
)

784 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
hÍtim
->
In¡ªû
));

787 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_BUSY
;

790 
	`__HAL_LPTIM_DISABLE
(
hÍtim
);

793 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_READY
;

796  
HAL_OK
;

797 
	}
}

808 
HAL_StusTy³Def
 
	$HAL_LPTIM_S‘Onû_S¹_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
, ušt32_ˆ
Pul£
)

811 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
hÍtim
->
In¡ªû
));

812 
	`as£¹_·¿m
(
	`IS_LPTIM_PERIOD
(
P”iod
));

813 
	`as£¹_·¿m
(
	`IS_LPTIM_PULSE
(
Pul£
));

816 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_BUSY
;

819 
hÍtim
->
In¡ªû
->
CFGR
 |ð
LPTIM_CFGR_WAVE
;

822 
	`__HAL_LPTIM_ENABLE_IT
(
hÍtim
, 
LPTIM_IT_ARROK
);

825 
	`__HAL_LPTIM_ENABLE_IT
(
hÍtim
, 
LPTIM_IT_CMPOK
);

828 
	`__HAL_LPTIM_ENABLE_IT
(
hÍtim
, 
LPTIM_IT_ARRM
);

831 
	`__HAL_LPTIM_ENABLE_IT
(
hÍtim
, 
LPTIM_IT_CMPM
);

834 ià((
hÍtim
->
In™
.
Trigg”
.
Sourû
è!ð
LPTIM_TRIGSOURCE_SOFTWARE
)

837 
	`__HAL_LPTIM_ENABLE_IT
(
hÍtim
, 
LPTIM_IT_EXTTRIG
);

841 
	`__HAL_LPTIM_ENABLE
(
hÍtim
);

844 
	`__HAL_LPTIM_AUTORELOAD_SET
(
hÍtim
, 
P”iod
);

847 
	`__HAL_LPTIM_COMPARE_SET
(
hÍtim
, 
Pul£
);

850 
	`__HAL_LPTIM_START_SINGLE
(
hÍtim
);

853 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_READY
;

856  
HAL_OK
;

857 
	}
}

864 
HAL_StusTy³Def
 
	$HAL_LPTIM_S‘Onû_StÝ_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
)

867 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
hÍtim
->
In¡ªû
));

870 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_BUSY
;

873 
	`__HAL_LPTIM_DISABLE
(
hÍtim
);

876 
	`__HAL_LPTIM_DISABLE_IT
(
hÍtim
, 
LPTIM_IT_ARROK
);

879 
	`__HAL_LPTIM_DISABLE_IT
(
hÍtim
, 
LPTIM_IT_CMPOK
);

882 
	`__HAL_LPTIM_DISABLE_IT
(
hÍtim
, 
LPTIM_IT_ARRM
);

885 
	`__HAL_LPTIM_DISABLE_IT
(
hÍtim
, 
LPTIM_IT_CMPM
);

888 ià((
hÍtim
->
In™
.
Trigg”
.
Sourû
è!ð
LPTIM_TRIGSOURCE_SOFTWARE
)

891 
	`__HAL_LPTIM_DISABLE_IT
(
hÍtim
, 
LPTIM_IT_EXTTRIG
);

895 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_READY
;

898  
HAL_OK
;

899 
	}
}

908 
HAL_StusTy³Def
 
	$HAL_LPTIM_Encod”_S¹
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
)

910 
ušt32_t
 
tmpcfgr
 = 0;

913 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
hÍtim
->
In¡ªû
));

914 
	`as£¹_·¿m
(
	`IS_LPTIM_PERIOD
(
P”iod
));

915 
	`as£¹_·¿m
(
hÍtim
->
In™
.
Clock
.
Sourû
 =ð
LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC
);

916 
	`as£¹_·¿m
(
hÍtim
->
In™
.
Clock
.
P»sÿËr
 =ð
LPTIM_PRESCALER_DIV1
);

917 
	`as£¹_·¿m
(
	`IS_LPTIM_CLOCK_POLARITY
(
hÍtim
->
In™
.
UÉ¿LowPow”Clock
.
PÞ¬™y
));

920 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_BUSY
;

923 
tmpcfgr
 = 
hÍtim
->
In¡ªû
->
CFGR
;

926 
tmpcfgr
 &ð(
ušt32_t
)(~
LPTIM_CFGR_CKPOL
);

929 
tmpcfgr
 |ð
hÍtim
->
In™
.
UÉ¿LowPow”Clock
.
PÞ¬™y
;

932 
hÍtim
->
In¡ªû
->
CFGR
 = 
tmpcfgr
;

935 
hÍtim
->
In¡ªû
->
CFGR
 |ð
LPTIM_CFGR_ENC
;

938 
	`__HAL_LPTIM_ENABLE
(
hÍtim
);

941 
	`__HAL_LPTIM_AUTORELOAD_SET
(
hÍtim
, 
P”iod
);

944 
	`__HAL_LPTIM_START_CONTINUOUS
(
hÍtim
);

947 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_READY
;

950  
HAL_OK
;

951 
	}
}

958 
HAL_StusTy³Def
 
	$HAL_LPTIM_Encod”_StÝ
(
LPTIM_HªdËTy³Def
 *
hÍtim
)

961 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
hÍtim
->
In¡ªû
));

964 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_BUSY
;

967 
	`__HAL_LPTIM_DISABLE
(
hÍtim
);

970 
hÍtim
->
In¡ªû
->
CFGR
 &ð~
LPTIM_CFGR_ENC
;

973 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_READY
;

976  
HAL_OK
;

977 
	}
}

986 
HAL_StusTy³Def
 
	$HAL_LPTIM_Encod”_S¹_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
)

988 
ušt32_t
 
tmpcfgr
 = 0;

991 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
hÍtim
->
In¡ªû
));

992 
	`as£¹_·¿m
(
	`IS_LPTIM_PERIOD
(
P”iod
));

993 
	`as£¹_·¿m
(
hÍtim
->
In™
.
Clock
.
Sourû
 =ð
LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC
);

994 
	`as£¹_·¿m
(
hÍtim
->
In™
.
Clock
.
P»sÿËr
 =ð
LPTIM_PRESCALER_DIV1
);

995 
	`as£¹_·¿m
(
	`IS_LPTIM_CLOCK_POLARITY
(
hÍtim
->
In™
.
UÉ¿LowPow”Clock
.
PÞ¬™y
));

998 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_BUSY
;

1002 
tmpcfgr
 = 
hÍtim
->
In¡ªû
->
CFGR
;

1005 
tmpcfgr
 &ð(
ušt32_t
)(~
LPTIM_CFGR_CKPOL
);

1008 
tmpcfgr
 |ð
hÍtim
->
In™
.
UÉ¿LowPow”Clock
.
PÞ¬™y
;

1011 
hÍtim
->
In¡ªû
->
CFGR
 = 
tmpcfgr
;

1014 
hÍtim
->
In¡ªû
->
CFGR
 |ð
LPTIM_CFGR_ENC
;

1017 
	`__HAL_LPTIM_ENABLE_IT
(
hÍtim
, 
LPTIM_IT_DOWN
);

1020 
	`__HAL_LPTIM_ENABLE_IT
(
hÍtim
, 
LPTIM_IT_UP
);

1023 
	`__HAL_LPTIM_ENABLE
(
hÍtim
);

1026 
	`__HAL_LPTIM_AUTORELOAD_SET
(
hÍtim
, 
P”iod
);

1029 
	`__HAL_LPTIM_START_CONTINUOUS
(
hÍtim
);

1032 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_READY
;

1035  
HAL_OK
;

1036 
	}
}

1043 
HAL_StusTy³Def
 
	$HAL_LPTIM_Encod”_StÝ_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
)

1046 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
hÍtim
->
In¡ªû
));

1049 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_BUSY
;

1052 
	`__HAL_LPTIM_DISABLE
(
hÍtim
);

1055 
hÍtim
->
In¡ªû
->
CFGR
 &ð~
LPTIM_CFGR_ENC
;

1058 
	`__HAL_LPTIM_DISABLE_IT
(
hÍtim
, 
LPTIM_IT_DOWN
);

1061 
	`__HAL_LPTIM_DISABLE_IT
(
hÍtim
, 
LPTIM_IT_UP
);

1064 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_READY
;

1067  
HAL_OK
;

1068 
	}
}

1081 
HAL_StusTy³Def
 
	$HAL_LPTIM_TimeOut_S¹
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
, ušt32_ˆ
Timeout
)

1084 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
hÍtim
->
In¡ªû
));

1085 
	`as£¹_·¿m
(
	`IS_LPTIM_PERIOD
(
P”iod
));

1086 
	`as£¹_·¿m
(
	`IS_LPTIM_PULSE
(
Timeout
));

1089 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_BUSY
;

1092 
hÍtim
->
In¡ªû
->
CFGR
 |ð
LPTIM_CFGR_TIMOUT
;

1095 
	`__HAL_LPTIM_ENABLE
(
hÍtim
);

1098 
	`__HAL_LPTIM_AUTORELOAD_SET
(
hÍtim
, 
P”iod
);

1101 
	`__HAL_LPTIM_COMPARE_SET
(
hÍtim
, 
Timeout
);

1104 
	`__HAL_LPTIM_START_CONTINUOUS
(
hÍtim
);

1107 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_READY
;

1110  
HAL_OK
;

1111 
	}
}

1118 
HAL_StusTy³Def
 
	$HAL_LPTIM_TimeOut_StÝ
(
LPTIM_HªdËTy³Def
 *
hÍtim
)

1121 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
hÍtim
->
In¡ªû
));

1124 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_BUSY
;

1127 
	`__HAL_LPTIM_DISABLE
(
hÍtim
);

1130 
hÍtim
->
In¡ªû
->
CFGR
 &ð~
LPTIM_CFGR_TIMOUT
;

1133 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_READY
;

1136  
HAL_OK
;

1137 
	}
}

1150 
HAL_StusTy³Def
 
	$HAL_LPTIM_TimeOut_S¹_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
, ušt32_ˆ
Timeout
)

1153 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
hÍtim
->
In¡ªû
));

1154 
	`as£¹_·¿m
(
	`IS_LPTIM_PERIOD
(
P”iod
));

1155 
	`as£¹_·¿m
(
	`IS_LPTIM_PULSE
(
Timeout
));

1158 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_BUSY
;

1161 
hÍtim
->
In¡ªû
->
CFGR
 |ð
LPTIM_CFGR_TIMOUT
;

1164 
	`__HAL_LPTIM_ENABLE_IT
(
hÍtim
, 
LPTIM_IT_CMPM
);

1167 
	`__HAL_LPTIM_ENABLE
(
hÍtim
);

1170 
	`__HAL_LPTIM_AUTORELOAD_SET
(
hÍtim
, 
P”iod
);

1173 
	`__HAL_LPTIM_COMPARE_SET
(
hÍtim
, 
Timeout
);

1176 
	`__HAL_LPTIM_START_CONTINUOUS
(
hÍtim
);

1179 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_READY
;

1182  
HAL_OK
;

1183 
	}
}

1190 
HAL_StusTy³Def
 
	$HAL_LPTIM_TimeOut_StÝ_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
)

1193 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
hÍtim
->
In¡ªû
));

1196 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_BUSY
;

1199 
	`__HAL_LPTIM_DISABLE
(
hÍtim
);

1202 
hÍtim
->
In¡ªû
->
CFGR
 &ð~
LPTIM_CFGR_TIMOUT
;

1205 
	`__HAL_LPTIM_DISABLE_IT
(
hÍtim
, 
LPTIM_IT_CMPM
);

1208 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_READY
;

1211  
HAL_OK
;

1212 
	}
}

1221 
HAL_StusTy³Def
 
	$HAL_LPTIM_CouÁ”_S¹
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
)

1224 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
hÍtim
->
In¡ªû
));

1225 
	`as£¹_·¿m
(
	`IS_LPTIM_PERIOD
(
P”iod
));

1228 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_BUSY
;

1231 if((
hÍtim
->
In™
.
Clock
.
Sourû
 !ð
LPTIM_CLOCKSOURCE_ULPTIM
è&& (hÍtim->In™.
CouÁ”Sourû
 =ð
LPTIM_COUNTERSOURCE_EXTERNAL
))

1234 
	`as£¹_·¿m
(
	`IS_LPTIM_CLOCK_PRESCALERDIV1
(
hÍtim
->
In™
.
Clock
.
P»sÿËr
));

1236 
hÍtim
->
In¡ªû
->
CFGR
 &ð~
LPTIM_CFGR_PRESC
;

1240 
	`__HAL_LPTIM_ENABLE
(
hÍtim
);

1243 
	`__HAL_LPTIM_AUTORELOAD_SET
(
hÍtim
, 
P”iod
);

1246 
	`__HAL_LPTIM_START_CONTINUOUS
(
hÍtim
);

1249 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_READY
;

1252  
HAL_OK
;

1253 
	}
}

1260 
HAL_StusTy³Def
 
	$HAL_LPTIM_CouÁ”_StÝ
(
LPTIM_HªdËTy³Def
 *
hÍtim
)

1263 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
hÍtim
->
In¡ªû
));

1266 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_BUSY
;

1269 
	`__HAL_LPTIM_DISABLE
(
hÍtim
);

1272 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_READY
;

1275  
HAL_OK
;

1276 
	}
}

1285 
HAL_StusTy³Def
 
	$HAL_LPTIM_CouÁ”_S¹_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
, 
ušt32_t
 
P”iod
)

1288 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
hÍtim
->
In¡ªû
));

1289 
	`as£¹_·¿m
(
	`IS_LPTIM_PERIOD
(
P”iod
));

1292 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_BUSY
;

1295 if((
hÍtim
->
In™
.
Clock
.
Sourû
 !ð
LPTIM_CLOCKSOURCE_ULPTIM
è&& (hÍtim->In™.
CouÁ”Sourû
 =ð
LPTIM_COUNTERSOURCE_EXTERNAL
))

1298 
	`as£¹_·¿m
(
	`IS_LPTIM_CLOCK_PRESCALERDIV1
(
hÍtim
->
In™
.
Clock
.
P»sÿËr
));

1300 
hÍtim
->
In¡ªû
->
CFGR
 &ð~
LPTIM_CFGR_PRESC
;

1304 
	`__HAL_LPTIM_ENABLE_IT
(
hÍtim
, 
LPTIM_IT_ARROK
);

1307 
	`__HAL_LPTIM_ENABLE_IT
(
hÍtim
, 
LPTIM_IT_ARRM
);

1310 
	`__HAL_LPTIM_ENABLE
(
hÍtim
);

1313 
	`__HAL_LPTIM_AUTORELOAD_SET
(
hÍtim
, 
P”iod
);

1316 
	`__HAL_LPTIM_START_CONTINUOUS
(
hÍtim
);

1319 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_READY
;

1322  
HAL_OK
;

1323 
	}
}

1330 
HAL_StusTy³Def
 
	$HAL_LPTIM_CouÁ”_StÝ_IT
(
LPTIM_HªdËTy³Def
 *
hÍtim
)

1333 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
hÍtim
->
In¡ªû
));

1336 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_BUSY
;

1339 
	`__HAL_LPTIM_DISABLE
(
hÍtim
);

1342 
	`__HAL_LPTIM_DISABLE_IT
(
hÍtim
, 
LPTIM_IT_ARROK
);

1345 
	`__HAL_LPTIM_DISABLE_IT
(
hÍtim
, 
LPTIM_IT_ARRM
);

1348 
hÍtim
->
S‹
ð
HAL_LPTIM_STATE_READY
;

1351  
HAL_OK
;

1352 
	}
}

1378 
ušt32_t
 
	$HAL_LPTIM_R—dCouÁ”
(
LPTIM_HªdËTy³Def
 *
hÍtim
)

1381 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
hÍtim
->
In¡ªû
));

1383  (
hÍtim
->
In¡ªû
->
CNT
);

1384 
	}
}

1391 
ušt32_t
 
	$HAL_LPTIM_R—dAutoR–ßd
(
LPTIM_HªdËTy³Def
 *
hÍtim
)

1394 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
hÍtim
->
In¡ªû
));

1396  (
hÍtim
->
In¡ªû
->
ARR
);

1397 
	}
}

1404 
ušt32_t
 
	$HAL_LPTIM_R—dCom·»
(
LPTIM_HªdËTy³Def
 *
hÍtim
)

1407 
	`as£¹_·¿m
(
	`IS_LPTIM_INSTANCE
(
hÍtim
->
In¡ªû
));

1409  (
hÍtim
->
In¡ªû
->
CMP
);

1410 
	}
}

1436 
	$HAL_LPTIM_IRQHªdËr
(
LPTIM_HªdËTy³Def
 *
hÍtim
)

1439 if(
	`__HAL_LPTIM_GET_FLAG
(
hÍtim
, 
LPTIM_FLAG_CMPM
è!ð
RESET
)

1441 if(
	`__HAL_LPTIM_GET_IT_SOURCE
(
hÍtim
, 
LPTIM_IT_CMPM
è!=
RESET
)

1444 
	`__HAL_LPTIM_CLEAR_FLAG
(
hÍtim
, 
LPTIM_FLAG_CMPM
);

1446 
	`HAL_LPTIM_Com·»M©chC®lback
(
hÍtim
);

1451 if(
	`__HAL_LPTIM_GET_FLAG
(
hÍtim
, 
LPTIM_FLAG_ARRM
è!ð
RESET
)

1453 if(
	`__HAL_LPTIM_GET_IT_SOURCE
(
hÍtim
, 
LPTIM_IT_ARRM
è!=
RESET
)

1456 
	`__HAL_LPTIM_CLEAR_FLAG
(
hÍtim
, 
LPTIM_FLAG_ARRM
);

1458 
	`HAL_LPTIM_AutoR–ßdM©chC®lback
(
hÍtim
);

1463 if(
	`__HAL_LPTIM_GET_FLAG
(
hÍtim
, 
LPTIM_FLAG_EXTTRIG
è!ð
RESET
)

1465 if(
	`__HAL_LPTIM_GET_IT_SOURCE
(
hÍtim
, 
LPTIM_IT_EXTTRIG
è!=
RESET
)

1468 
	`__HAL_LPTIM_CLEAR_FLAG
(
hÍtim
, 
LPTIM_FLAG_EXTTRIG
);

1470 
	`HAL_LPTIM_Trigg”C®lback
(
hÍtim
);

1475 if(
	`__HAL_LPTIM_GET_FLAG
(
hÍtim
, 
LPTIM_FLAG_CMPOK
è!ð
RESET
)

1477 if(
	`__HAL_LPTIM_GET_IT_SOURCE
(
hÍtim
, 
LPTIM_FLAG_CMPM
è!=
RESET
)

1480 
	`__HAL_LPTIM_CLEAR_FLAG
(
hÍtim
, 
LPTIM_FLAG_CMPOK
);

1482 
	`HAL_LPTIM_Com·»Wr™eC®lback
(
hÍtim
);

1487 if(
	`__HAL_LPTIM_GET_FLAG
(
hÍtim
, 
LPTIM_FLAG_ARROK
è!ð
RESET
)

1489 if(
	`__HAL_LPTIM_GET_IT_SOURCE
(
hÍtim
, 
LPTIM_IT_ARROK
è!=
RESET
)

1492 
	`__HAL_LPTIM_CLEAR_FLAG
(
hÍtim
, 
LPTIM_FLAG_ARROK
);

1494 
	`HAL_LPTIM_AutoR–ßdWr™eC®lback
(
hÍtim
);

1499 if(
	`__HAL_LPTIM_GET_FLAG
(
hÍtim
, 
LPTIM_FLAG_UP
è!ð
RESET
)

1501 if(
	`__HAL_LPTIM_GET_IT_SOURCE
(
hÍtim
, 
LPTIM_IT_UP
è!=
RESET
)

1504 
	`__HAL_LPTIM_CLEAR_FLAG
(
hÍtim
, 
LPTIM_FLAG_UP
);

1506 
	`HAL_LPTIM_DœeùiÚUpC®lback
(
hÍtim
);

1511 if(
	`__HAL_LPTIM_GET_FLAG
(
hÍtim
, 
LPTIM_FLAG_DOWN
è!ð
RESET
)

1513 if(
	`__HAL_LPTIM_GET_IT_SOURCE
(
hÍtim
, 
LPTIM_IT_DOWN
è!=
RESET
)

1516 
	`__HAL_LPTIM_CLEAR_FLAG
(
hÍtim
, 
LPTIM_FLAG_DOWN
);

1518 
	`HAL_LPTIM_DœeùiÚDownC®lback
(
hÍtim
);

1521 
	`__HAL_LPTIM_WAKEUPTIMER_EXTI_CLEAR_FLAG
();

1522 
	}
}

1529 
__w—k
 
	$HAL_LPTIM_Com·»M©chC®lback
(
LPTIM_HªdËTy³Def
 *
hÍtim
)

1534 
	}
}

1541 
__w—k
 
	$HAL_LPTIM_AutoR–ßdM©chC®lback
(
LPTIM_HªdËTy³Def
 *
hÍtim
)

1546 
	}
}

1553 
__w—k
 
	$HAL_LPTIM_Trigg”C®lback
(
LPTIM_HªdËTy³Def
 *
hÍtim
)

1558 
	}
}

1565 
__w—k
 
	$HAL_LPTIM_Com·»Wr™eC®lback
(
LPTIM_HªdËTy³Def
 *
hÍtim
)

1570 
	}
}

1577 
__w—k
 
	$HAL_LPTIM_AutoR–ßdWr™eC®lback
(
LPTIM_HªdËTy³Def
 *
hÍtim
)

1582 
	}
}

1589 
__w—k
 
	$HAL_LPTIM_DœeùiÚUpC®lback
(
LPTIM_HªdËTy³Def
 *
hÍtim
)

1594 
	}
}

1601 
__w—k
 
	$HAL_LPTIM_DœeùiÚDownC®lback
(
LPTIM_HªdËTy³Def
 *
hÍtim
)

1606 
	}
}

1631 
HAL_LPTIM_S‹Ty³Def
 
	$HAL_LPTIM_G‘S‹
(
LPTIM_HªdËTy³Def
 *
hÍtim
)

1633  
hÍtim
->
S‹
;

1634 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_ltdc.c

100 
	~"¡m32f4xx_h®.h
"

110 #ifdeà
HAL_LTDC_MODULE_ENABLED


112 #ià
defšed
(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

119 
LTDC_S‘CÚfig
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
LTDC_Lay”CfgTy³Def
 *
pLay”Cfg
, 
ušt32_t
 
Lay”Idx
);

148 
HAL_StusTy³Def
 
	$HAL_LTDC_In™
(
LTDC_HªdËTy³Def
 *
hÉdc
)

150 
ušt32_t
 
tmp
 = 0, 
tmp1
 = 0;

153 if(
hÉdc
 =ð
NULL
)

155  
HAL_ERROR
;

159 
	`as£¹_·¿m
(
	`IS_LTDC_ALL_INSTANCE
(
hÉdc
->
In¡ªû
));

160 
	`as£¹_·¿m
(
	`IS_LTDC_HSYNC
(
hÉdc
->
In™
.
HÜizÚlSync
));

161 
	`as£¹_·¿m
(
	`IS_LTDC_VSYNC
(
hÉdc
->
In™
.
V”tiÿlSync
));

162 
	`as£¹_·¿m
(
	`IS_LTDC_AHBP
(
hÉdc
->
In™
.
AccumuÏ‹dHBP
));

163 
	`as£¹_·¿m
(
	`IS_LTDC_AVBP
(
hÉdc
->
In™
.
AccumuÏ‹dVBP
));

164 
	`as£¹_·¿m
(
	`IS_LTDC_AAH
(
hÉdc
->
In™
.
AccumuÏ‹dAùiveH
));

165 
	`as£¹_·¿m
(
	`IS_LTDC_AAW
(
hÉdc
->
In™
.
AccumuÏ‹dAùiveW
));

166 
	`as£¹_·¿m
(
	`IS_LTDC_TOTALH
(
hÉdc
->
In™
.
TÙ®Heigh
));

167 
	`as£¹_·¿m
(
	`IS_LTDC_TOTALW
(
hÉdc
->
In™
.
TÙ®Width
));

168 
	`as£¹_·¿m
(
	`IS_LTDC_HSPOL
(
hÉdc
->
In™
.
HSPÞ¬™y
));

169 
	`as£¹_·¿m
(
	`IS_LTDC_VSPOL
(
hÉdc
->
In™
.
VSPÞ¬™y
));

170 
	`as£¹_·¿m
(
	`IS_LTDC_DEPOL
(
hÉdc
->
In™
.
DEPÞ¬™y
));

171 
	`as£¹_·¿m
(
	`IS_LTDC_PCPOL
(
hÉdc
->
In™
.
PCPÞ¬™y
));

173 if(
hÉdc
->
S‹
 =ð
HAL_LTDC_STATE_RESET
)

176 
hÉdc
->
Lock
 = 
HAL_UNLOCKED
;

178 
	`HAL_LTDC_M¥In™
(
hÉdc
);

182 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_BUSY
;

185 
hÉdc
->
In¡ªû
->
GCR
 &ð~(
LTDC_GCR_HSPOL
 | 
LTDC_GCR_VSPOL
 | 
LTDC_GCR_DEPOL
 | 
LTDC_GCR_PCPOL
);

186 
hÉdc
->
In¡ªû
->
GCR
 |ð(
ušt32_t
)(hÉdc->
In™
.
HSPÞ¬™y
 | hÉdc->In™.
VSPÞ¬™y
 | \

187 
hÉdc
->
In™
.
DEPÞ¬™y
 | hÉdc->In™.
PCPÞ¬™y
);

190 
hÉdc
->
In¡ªû
->
SSCR
 &ð~(
LTDC_SSCR_VSH
 | 
LTDC_SSCR_HSW
);

191 
tmp
 = (
hÉdc
->
In™
.
HÜizÚlSync
 << 16);

192 
hÉdc
->
In¡ªû
->
SSCR
 |ð(
tmp
 | hÉdc->
In™
.
V”tiÿlSync
);

195 
hÉdc
->
In¡ªû
->
BPCR
 &ð~(
LTDC_BPCR_AVBP
 | 
LTDC_BPCR_AHBP
);

196 
tmp
 = (
hÉdc
->
In™
.
AccumuÏ‹dHBP
 << 16);

197 
hÉdc
->
In¡ªû
->
BPCR
 |ð(
tmp
 | hÉdc->
In™
.
AccumuÏ‹dVBP
);

200 
hÉdc
->
In¡ªû
->
AWCR
 &ð~(
LTDC_AWCR_AAH
 | 
LTDC_AWCR_AAW
);

201 
tmp
 = (
hÉdc
->
In™
.
AccumuÏ‹dAùiveW
 << 16);

202 
hÉdc
->
In¡ªû
->
AWCR
 |ð(
tmp
 | hÉdc->
In™
.
AccumuÏ‹dAùiveH
);

205 
hÉdc
->
In¡ªû
->
TWCR
 &ð~(
LTDC_TWCR_TOTALH
 | 
LTDC_TWCR_TOTALW
);

206 
tmp
 = (
hÉdc
->
In™
.
TÙ®Width
 << 16);

207 
hÉdc
->
In¡ªû
->
TWCR
 |ð(
tmp
 | hÉdc->
In™
.
TÙ®Heigh
);

210 
tmp
 = ((
ušt32_t
)(
hÉdc
->
In™
.
BackcÞÜ
.
G»’
) << 8);

211 
tmp1
 = ((
ušt32_t
)(
hÉdc
->
In™
.
BackcÞÜ
.
Red
) << 16);

212 
hÉdc
->
In¡ªû
->
BCCR
 &ð~(
LTDC_BCCR_BCBLUE
 | 
LTDC_BCCR_BCGREEN
 | 
LTDC_BCCR_BCRED
);

213 
hÉdc
->
In¡ªû
->
BCCR
 |ð(
tmp1
 | 
tmp
 | hÉdc->
In™
.
BackcÞÜ
.
Blue
);

216 
	`__HAL_LTDC_ENABLE_IT
(
hÉdc
, 
LTDC_IT_TE
);

219 
	`__HAL_LTDC_ENABLE_IT
(
hÉdc
, 
LTDC_IT_FU
);

222 
	`__HAL_LTDC_ENABLE
(
hÉdc
);

225 
hÉdc
->
E¼ÜCode
 = 
HAL_LTDC_ERROR_NONE
;

228 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_READY
;

230  
HAL_OK
;

231 
	}
}

241 
HAL_StusTy³Def
 
	$HAL_LTDC_DeIn™
(
LTDC_HªdËTy³Def
 *
hÉdc
)

244 
	`HAL_LTDC_M¥DeIn™
(
hÉdc
);

247 
hÉdc
->
E¼ÜCode
 = 
HAL_LTDC_ERROR_NONE
;

250 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_RESET
;

253 
	`__HAL_UNLOCK
(
hÉdc
);

255  
HAL_OK
;

256 
	}
}

264 
__w—k
 
	$HAL_LTDC_M¥In™
(
LTDC_HªdËTy³Def
* 
hÉdc
)

269 
	}
}

277 
__w—k
 
	$HAL_LTDC_M¥DeIn™
(
LTDC_HªdËTy³Def
* 
hÉdc
)

282 
	}
}

307 
	$HAL_LTDC_IRQHªdËr
(
LTDC_HªdËTy³Def
 *
hÉdc
)

310 if(
	`__HAL_LTDC_GET_FLAG
(
hÉdc
, 
LTDC_FLAG_TE
è!ð
RESET
)

312 if(
	`__HAL_LTDC_GET_IT_SOURCE
(
hÉdc
, 
LTDC_IT_TE
è!ð
RESET
)

315 
	`__HAL_LTDC_DISABLE_IT
(
hÉdc
, 
LTDC_IT_TE
);

318 
	`__HAL_LTDC_CLEAR_FLAG
(
hÉdc
, 
LTDC_FLAG_TE
);

321 
hÉdc
->
E¼ÜCode
 |ð
HAL_LTDC_ERROR_TE
;

324 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_ERROR
;

327 
	`__HAL_UNLOCK
(
hÉdc
);

330 
	`HAL_LTDC_E¼ÜC®lback
(
hÉdc
);

334 if(
	`__HAL_LTDC_GET_FLAG
(
hÉdc
, 
LTDC_FLAG_FU
è!ð
RESET
)

336 if(
	`__HAL_LTDC_GET_IT_SOURCE
(
hÉdc
, 
LTDC_IT_FU
è!ð
RESET
)

339 
	`__HAL_LTDC_DISABLE_IT
(
hÉdc
, 
LTDC_IT_FU
);

342 
	`__HAL_LTDC_CLEAR_FLAG
(
hÉdc
, 
LTDC_FLAG_FU
);

345 
hÉdc
->
E¼ÜCode
 |ð
HAL_LTDC_ERROR_FU
;

348 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_ERROR
;

351 
	`__HAL_UNLOCK
(
hÉdc
);

354 
	`HAL_LTDC_E¼ÜC®lback
(
hÉdc
);

358 if(
	`__HAL_LTDC_GET_FLAG
(
hÉdc
, 
LTDC_FLAG_LI
è!ð
RESET
)

360 if(
	`__HAL_LTDC_GET_IT_SOURCE
(
hÉdc
, 
LTDC_IT_LI
è!ð
RESET
)

363 
	`__HAL_LTDC_DISABLE_IT
(
hÉdc
, 
LTDC_IT_LI
);

366 
	`__HAL_LTDC_CLEAR_FLAG
(
hÉdc
, 
LTDC_FLAG_LI
);

369 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_READY
;

372 
	`__HAL_UNLOCK
(
hÉdc
);

375 
	`HAL_LTDC_LšeEv’tC®lback
(
hÉdc
);

378 
	}
}

386 
__w—k
 
	$HAL_LTDC_E¼ÜC®lback
(
LTDC_HªdËTy³Def
 *
hÉdc
)

391 
	}
}

399 
__w—k
 
	$HAL_LTDC_LšeEv’tC®lback
(
LTDC_HªdËTy³Def
 *
hÉdc
)

404 
	}
}

446 
HAL_StusTy³Def
 
	$HAL_LTDC_CÚfigLay”
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
LTDC_Lay”CfgTy³Def
 *
pLay”Cfg
, 
ušt32_t
 
Lay”Idx
)

449 
	`__HAL_LOCK
(
hÉdc
);

452 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_BUSY
;

455 
	`as£¹_·¿m
(
	`IS_LTDC_LAYER
(
Lay”Idx
));

456 
	`as£¹_·¿m
(
	`IS_LTDC_PIXEL_FORMAT
(
pLay”Cfg
->
Pix–FÜm©
));

457 
	`as£¹_·¿m
(
	`IS_LTDC_BLENDING_FACTOR1
(
pLay”Cfg
->
BËndšgFaùÜ1
));

458 
	`as£¹_·¿m
(
	`IS_LTDC_BLENDING_FACTOR2
(
pLay”Cfg
->
BËndšgFaùÜ2
));

459 
	`as£¹_·¿m
(
	`IS_LTDC_HCONFIGST
(
pLay”Cfg
->
WšdowX0
));

460 
	`as£¹_·¿m
(
	`IS_LTDC_HCONFIGSP
(
pLay”Cfg
->
WšdowX1
));

461 
	`as£¹_·¿m
(
	`IS_LTDC_VCONFIGST
(
pLay”Cfg
->
WšdowY0
));

462 
	`as£¹_·¿m
(
	`IS_LTDC_VCONFIGSP
(
pLay”Cfg
->
WšdowY1
));

463 
	`as£¹_·¿m
(
	`IS_LTDC_ALPHA
(
pLay”Cfg
->
AÍha0
));

464 
	`as£¹_·¿m
(
	`IS_LTDC_CFBLL
(
pLay”Cfg
->
ImageWidth
));

465 
	`as£¹_·¿m
(
	`IS_LTDC_CFBLNBR
(
pLay”Cfg
->
ImageHeight
));

468 
hÉdc
->
Lay”Cfg
[
Lay”Idx
] = *
pLay”Cfg
;

471 
	`LTDC_S‘CÚfig
(
hÉdc
, 
pLay”Cfg
, 
Lay”Idx
);

474 
hÉdc
->
In¡ªû
->
SRCR
 = 
LTDC_SRCR_IMR
;

477 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_READY
;

480 
	`__HAL_UNLOCK
(
hÉdc
);

482  
HAL_OK
;

483 
	}
}

495 
HAL_StusTy³Def
 
	$HAL_LTDC_CÚfigCÞÜKeyšg
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
RGBV®ue
, ušt32_ˆ
Lay”Idx
)

498 
	`__HAL_LOCK
(
hÉdc
);

501 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_BUSY
;

504 
	`as£¹_·¿m
(
	`IS_LTDC_LAYER
(
Lay”Idx
));

507 
	`LTDC_LAYER
(
hÉdc
, 
Lay”Idx
)->
CKCR
 &ð~(
LTDC_LxCKCR_CKBLUE
 | 
LTDC_LxCKCR_CKGREEN
 | 
LTDC_LxCKCR_CKRED
);

508 
	`LTDC_LAYER
(
hÉdc
, 
Lay”Idx
)->
CKCR
 = 
RGBV®ue
;

511 
hÉdc
->
In¡ªû
->
SRCR
 = 
LTDC_SRCR_IMR
;

514 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_READY
;

517 
	`__HAL_UNLOCK
(
hÉdc
);

519  
HAL_OK
;

520 
	}
}

533 
HAL_StusTy³Def
 
	$HAL_LTDC_CÚfigCLUT
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 *
pCLUT
, ušt32_ˆ
CLUTSize
, ušt32_ˆ
Lay”Idx
)

535 
ušt32_t
 
tmp
 = 0;

536 
ušt32_t
 
couÁ”
 = 0;

537 
ušt32_t
 
pcouÁ”
 = 0;

540 
	`__HAL_LOCK
(
hÉdc
);

543 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_BUSY
;

546 
	`as£¹_·¿m
(
	`IS_LTDC_LAYER
(
Lay”Idx
));

548 
couÁ”
 = 0; (couÁ” < 
CLUTSize
); counter++)

550 if(
hÉdc
->
Lay”Cfg
[
Lay”Idx
].
Pix–FÜm©
 =ð
LTDC_PIXEL_FORMAT_AL44
)

552 
tmp
 = (((
couÁ”
 + 16*couÁ”è<< 24è| ((
ušt32_t
)(*
pCLUT
) & 0xFF) | ((uint32_t)(*pCLUT) & 0xFF00) | ((uint32_t)(*pCLUT) & 0xFF0000));

556 
tmp
 = ((
couÁ”
 << 24è| ((
ušt32_t
)(*
pCLUT
) & 0xFF) | ((uint32_t)(*pCLUT) & 0xFF00) | ((uint32_t)(*pCLUT) & 0xFF0000));

558 
pcouÁ”
 = (
ušt32_t
)
pCLUT
 + (*pCLUT);

559 
pCLUT
 = (
ušt32_t
 *)
pcouÁ”
;

562 
	`LTDC_LAYER
(
hÉdc
, 
Lay”Idx
)->
CLUTWR
 = 
tmp
;

566 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_READY
;

569 
	`__HAL_UNLOCK
(
hÉdc
);

571  
HAL_OK
;

572 
	}
}

583 
HAL_StusTy³Def
 
	$HAL_LTDC_EÇbËCÞÜKeyšg
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
Lay”Idx
)

586 
	`__HAL_LOCK
(
hÉdc
);

589 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_BUSY
;

592 
	`as£¹_·¿m
(
	`IS_LTDC_LAYER
(
Lay”Idx
));

595 
	`LTDC_LAYER
(
hÉdc
, 
Lay”Idx
)->
CR
 |ð(
ušt32_t
)
LTDC_LxCR_COLKEN
;

598 
hÉdc
->
In¡ªû
->
SRCR
 = 
LTDC_SRCR_IMR
;

601 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_READY
;

604 
	`__HAL_UNLOCK
(
hÉdc
);

606  
HAL_OK
;

607 
	}
}

618 
HAL_StusTy³Def
 
	$HAL_LTDC_Di§bËCÞÜKeyšg
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
Lay”Idx
)

621 
	`__HAL_LOCK
(
hÉdc
);

624 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_BUSY
;

627 
	`as£¹_·¿m
(
	`IS_LTDC_LAYER
(
Lay”Idx
));

630 
	`LTDC_LAYER
(
hÉdc
, 
Lay”Idx
)->
CR
 &ð~(
ušt32_t
)
LTDC_LxCR_COLKEN
;

633 
hÉdc
->
In¡ªû
->
SRCR
 = 
LTDC_SRCR_IMR
;

636 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_READY
;

639 
	`__HAL_UNLOCK
(
hÉdc
);

641  
HAL_OK
;

642 
	}
}

653 
HAL_StusTy³Def
 
	$HAL_LTDC_EÇbËCLUT
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
Lay”Idx
)

657 
	`__HAL_LOCK
(
hÉdc
);

660 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_BUSY
;

663 
	`as£¹_·¿m
(
	`IS_LTDC_LAYER
(
Lay”Idx
));

666 
	`LTDC_LAYER
(
hÉdc
, 
Lay”Idx
)->
CR
 |ð(
ušt32_t
)
LTDC_LxCR_CLUTEN
;

669 
hÉdc
->
In¡ªû
->
SRCR
 = 
LTDC_SRCR_IMR
;

672 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_READY
;

675 
	`__HAL_UNLOCK
(
hÉdc
);

677  
HAL_OK
;

678 
	}
}

689 
HAL_StusTy³Def
 
	$HAL_LTDC_Di§bËCLUT
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
Lay”Idx
)

693 
	`__HAL_LOCK
(
hÉdc
);

696 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_BUSY
;

699 
	`as£¹_·¿m
(
	`IS_LTDC_LAYER
(
Lay”Idx
));

702 
	`LTDC_LAYER
(
hÉdc
, 
Lay”Idx
)->
CR
 &ð~(
ušt32_t
)
LTDC_LxCR_CLUTEN
;

705 
hÉdc
->
In¡ªû
->
SRCR
 = 
LTDC_SRCR_IMR
;

708 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_READY
;

711 
	`__HAL_UNLOCK
(
hÉdc
);

713  
HAL_OK
;

714 
	}
}

723 
HAL_StusTy³Def
 
	$HAL_LTDC_EÇbËD™h”
(
LTDC_HªdËTy³Def
 *
hÉdc
)

726 
	`__HAL_LOCK
(
hÉdc
);

729 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_BUSY
;

732 
LTDC
->
GCR
 |ð(
ušt32_t
)
LTDC_GCR_DTEN
;

735 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_READY
;

738 
	`__HAL_UNLOCK
(
hÉdc
);

740  
HAL_OK
;

741 
	}
}

750 
HAL_StusTy³Def
 
	$HAL_LTDC_Di§bËD™h”
(
LTDC_HªdËTy³Def
 *
hÉdc
)

753 
	`__HAL_LOCK
(
hÉdc
);

756 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_BUSY
;

759 
LTDC
->
GCR
 &ð~(
ušt32_t
)
LTDC_GCR_DTEN
;

762 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_READY
;

765 
	`__HAL_UNLOCK
(
hÉdc
);

767  
HAL_OK
;

768 
	}
}

781 
HAL_StusTy³Def
 
	$HAL_LTDC_S‘WšdowSize
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
XSize
, ušt32_ˆ
YSize
, ušt32_ˆ
Lay”Idx
)

783 
LTDC_Lay”CfgTy³Def
 *
pLay”Cfg
;

786 
	`__HAL_LOCK
(
hÉdc
);

789 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_BUSY
;

792 
pLay”Cfg
 = &
hÉdc
->
Lay”Cfg
[
Lay”Idx
];

795 
	`as£¹_·¿m
(
	`IS_LTDC_LAYER
(
Lay”Idx
));

796 
	`as£¹_·¿m
(
	`IS_LTDC_HCONFIGST
(
pLay”Cfg
->
WšdowX0
));

797 
	`as£¹_·¿m
(
	`IS_LTDC_HCONFIGSP
(
pLay”Cfg
->
WšdowX1
));

798 
	`as£¹_·¿m
(
	`IS_LTDC_VCONFIGST
(
pLay”Cfg
->
WšdowY0
));

799 
	`as£¹_·¿m
(
	`IS_LTDC_VCONFIGSP
(
pLay”Cfg
->
WšdowY1
));

800 
	`as£¹_·¿m
(
	`IS_LTDC_CFBLL
(
XSize
));

801 
	`as£¹_·¿m
(
	`IS_LTDC_CFBLNBR
(
YSize
));

804 
pLay”Cfg
->
WšdowX0
 = 0;

805 
pLay”Cfg
->
WšdowX1
 = 
XSize
 +…Lay”Cfg->
WšdowX0
;

808 
pLay”Cfg
->
WšdowY0
 = 0;

809 
pLay”Cfg
->
WšdowY1
 = 
YSize
 +…Lay”Cfg->
WšdowY0
;

812 
pLay”Cfg
->
ImageWidth
 = 
XSize
;

815 
pLay”Cfg
->
ImageHeight
 = 
YSize
;

818 
	`LTDC_S‘CÚfig
(
hÉdc
, 
pLay”Cfg
, 
Lay”Idx
);

821 
hÉdc
->
In¡ªû
->
SRCR
 = 
LTDC_SRCR_IMR
;

824 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_READY
;

827 
	`__HAL_UNLOCK
(
hÉdc
);

829  
HAL_OK
;

830 
	}
}

843 
HAL_StusTy³Def
 
	$HAL_LTDC_S‘WšdowPos™iÚ
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
X0
, ušt32_ˆ
Y0
, ušt32_ˆ
Lay”Idx
)

845 
LTDC_Lay”CfgTy³Def
 *
pLay”Cfg
;

848 
	`__HAL_LOCK
(
hÉdc
);

851 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_BUSY
;

854 
pLay”Cfg
 = &
hÉdc
->
Lay”Cfg
[
Lay”Idx
];

857 
	`as£¹_·¿m
(
	`IS_LTDC_LAYER
(
Lay”Idx
));

858 
	`as£¹_·¿m
(
	`IS_LTDC_HCONFIGST
(
pLay”Cfg
->
WšdowX0
));

859 
	`as£¹_·¿m
(
	`IS_LTDC_HCONFIGSP
(
pLay”Cfg
->
WšdowX1
));

860 
	`as£¹_·¿m
(
	`IS_LTDC_VCONFIGST
(
pLay”Cfg
->
WšdowY0
));

861 
	`as£¹_·¿m
(
	`IS_LTDC_VCONFIGSP
(
pLay”Cfg
->
WšdowY1
));

864 
pLay”Cfg
->
WšdowX0
 = 
X0
;

865 
pLay”Cfg
->
WšdowX1
 = 
X0
 +…Lay”Cfg->
ImageWidth
;

868 
pLay”Cfg
->
WšdowY0
 = 
Y0
;

869 
pLay”Cfg
->
WšdowY1
 = 
Y0
 +…Lay”Cfg->
ImageHeight
;

872 
	`LTDC_S‘CÚfig
(
hÉdc
, 
pLay”Cfg
, 
Lay”Idx
);

875 
hÉdc
->
In¡ªû
->
SRCR
 = 
LTDC_SRCR_VBR
;

878 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_READY
;

881 
	`__HAL_UNLOCK
(
hÉdc
);

883  
HAL_OK
;

884 
	}
}

896 
HAL_StusTy³Def
 
	$HAL_LTDC_S‘Pix–FÜm©
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
Pix–fÜm©
, ušt32_ˆ
Lay”Idx
)

898 
LTDC_Lay”CfgTy³Def
 *
pLay”Cfg
;

901 
	`__HAL_LOCK
(
hÉdc
);

904 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_BUSY
;

907 
	`as£¹_·¿m
(
	`IS_LTDC_LAYER
(
Lay”Idx
));

908 
	`as£¹_·¿m
(
	`IS_LTDC_PIXEL_FORMAT
(
Pix–fÜm©
));

911 
pLay”Cfg
 = &
hÉdc
->
Lay”Cfg
[
Lay”Idx
];

914 
pLay”Cfg
->
Pix–FÜm©
 = 
Pix–fÜm©
;

917 
	`LTDC_S‘CÚfig
(
hÉdc
, 
pLay”Cfg
, 
Lay”Idx
);

920 
hÉdc
->
In¡ªû
->
SRCR
 = 
LTDC_SRCR_IMR
;

923 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_READY
;

926 
	`__HAL_UNLOCK
(
hÉdc
);

928  
HAL_OK
;

929 
	}
}

941 
HAL_StusTy³Def
 
	$HAL_LTDC_S‘AÍha
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
AÍha
, ušt32_ˆ
Lay”Idx
)

943 
LTDC_Lay”CfgTy³Def
 *
pLay”Cfg
;

946 
	`__HAL_LOCK
(
hÉdc
);

949 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_BUSY
;

952 
	`as£¹_·¿m
(
	`IS_LTDC_ALPHA
(
AÍha
));

953 
	`as£¹_·¿m
(
	`IS_LTDC_LAYER
(
Lay”Idx
));

956 
pLay”Cfg
 = &
hÉdc
->
Lay”Cfg
[
Lay”Idx
];

959 
pLay”Cfg
->
AÍha
 = Alpha;

962 
	`LTDC_S‘CÚfig
(
hÉdc
, 
pLay”Cfg
, 
Lay”Idx
);

965 
hÉdc
->
In¡ªû
->
SRCR
 = 
LTDC_SRCR_IMR
;

968 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_READY
;

971 
	`__HAL_UNLOCK
(
hÉdc
);

973  
HAL_OK
;

974 
	}
}

985 
HAL_StusTy³Def
 
	$HAL_LTDC_S‘Add»ss
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
Add»ss
, ušt32_ˆ
Lay”Idx
)

987 
LTDC_Lay”CfgTy³Def
 *
pLay”Cfg
;

990 
	`__HAL_LOCK
(
hÉdc
);

993 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_BUSY
;

996 
	`as£¹_·¿m
(
	`IS_LTDC_LAYER
(
Lay”Idx
));

999 
pLay”Cfg
 = &
hÉdc
->
Lay”Cfg
[
Lay”Idx
];

1002 
pLay”Cfg
->
FBS¹Ad»ss
 = 
Add»ss
;

1005 
	`LTDC_S‘CÚfig
(
hÉdc
, 
pLay”Cfg
, 
Lay”Idx
);

1008 
hÉdc
->
In¡ªû
->
SRCR
 = 
LTDC_SRCR_IMR
;

1011 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_READY
;

1014 
	`__HAL_UNLOCK
(
hÉdc
);

1016  
HAL_OK
;

1017 
	}
}

1032 
HAL_StusTy³Def
 
	$HAL_LTDC_S‘P™ch
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
LšeP™chInPix–s
, ušt32_ˆ
Lay”Idx
)

1034 
ušt32_t
 
tmp
 = 0;

1035 
ušt32_t
 
p™chUpd©e
 = 0;

1036 
ušt32_t
 
pix–FÜm©
 = 0;

1039 
	`__HAL_LOCK
(
hÉdc
);

1042 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_BUSY
;

1045 
	`as£¹_·¿m
(
	`IS_LTDC_LAYER
(
Lay”Idx
));

1048 
pix–FÜm©
 = 
hÉdc
->
Lay”Cfg
[
Lay”Idx
].
Pix–FÜm©
;

1050 if(
pix–FÜm©
 =ð
LTDC_PIXEL_FORMAT_ARGB8888
)

1052 
tmp
 = 4;

1054 ià(
pix–FÜm©
 =ð
LTDC_PIXEL_FORMAT_RGB888
)

1056 
tmp
 = 3;

1058 if((
pix–FÜm©
 =ð
LTDC_PIXEL_FORMAT_ARGB4444
) || \

1059 (
pix–FÜm©
 =ð
LTDC_PIXEL_FORMAT_RGB565
) || \

1060 (
pix–FÜm©
 =ð
LTDC_PIXEL_FORMAT_ARGB1555
) || \

1061 (
pix–FÜm©
 =ð
LTDC_PIXEL_FORMAT_AL88
))

1063 
tmp
 = 2;

1067 
tmp
 = 1;

1070 
p™chUpd©e
 = ((
LšeP™chInPix–s
 * 
tmp
) << 16);

1073 
	`LTDC_LAYER
(
hÉdc
, 
Lay”Idx
)->
CFBLR
 &ð~
LTDC_LxCFBLR_CFBP
;

1076 
LTDC
->
SRCR
 |ð
LTDC_SRCR_IMR
;

1079 
	`LTDC_LAYER
(
hÉdc
, 
Lay”Idx
)->
CFBLR
 |ð
p™chUpd©e
;

1082 
LTDC
->
SRCR
 |ð
LTDC_SRCR_IMR
;

1085 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_READY
;

1088 
	`__HAL_UNLOCK
(
hÉdc
);

1090  
HAL_OK
;

1091 
	}
}

1100 
HAL_StusTy³Def
 
	$HAL_LTDC_Prog¿mLšeEv’t
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
ušt32_t
 
Lše
)

1103 
	`__HAL_LOCK
(
hÉdc
);

1106 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_BUSY
;

1109 
	`as£¹_·¿m
(
	`IS_LTDC_LIPOS
(
Lše
));

1112 
	`__HAL_LTDC_ENABLE_IT
(
hÉdc
, 
LTDC_IT_LI
);

1115 
LTDC
->
LIPCR
 = (
ušt32_t
)
Lše
;

1118 
hÉdc
->
S‹
 = 
HAL_LTDC_STATE_READY
;

1121 
	`__HAL_UNLOCK
(
hÉdc
);

1123  
HAL_OK
;

1124 
	}
}

1152 
HAL_LTDC_S‹Ty³Def
 
	$HAL_LTDC_G‘S‹
(
LTDC_HªdËTy³Def
 *
hÉdc
)

1154  
hÉdc
->
S‹
;

1155 
	}
}

1163 
ušt32_t
 
	$HAL_LTDC_G‘E¼Ü
(
LTDC_HªdËTy³Def
 *
hÉdc
)

1165  
hÉdc
->
E¼ÜCode
;

1166 
	}
}

1181 
	$LTDC_S‘CÚfig
(
LTDC_HªdËTy³Def
 *
hÉdc
, 
LTDC_Lay”CfgTy³Def
 *
pLay”Cfg
, 
ušt32_t
 
Lay”Idx
)

1183 
ušt32_t
 
tmp
 = 0;

1184 
ušt32_t
 
tmp1
 = 0;

1185 
ušt32_t
 
tmp2
 = 0;

1188 
tmp
 = ((
pLay”Cfg
->
WšdowX1
 + ((
hÉdc
->
In¡ªû
->
BPCR
 & 
LTDC_BPCR_AHBP
) >> 16)) << 16);

1189 
	`LTDC_LAYER
(
hÉdc
, 
Lay”Idx
)->
WHPCR
 &ð~(
LTDC_LxWHPCR_WHSTPOS
 | 
LTDC_LxWHPCR_WHSPPOS
);

1190 
	`LTDC_LAYER
(
hÉdc
, 
Lay”Idx
)->
WHPCR
 = ((
pLay”Cfg
->
WšdowX0
 + ((hÉdc->
In¡ªû
->
BPCR
 & 
LTDC_BPCR_AHBP
è>> 16è+ 1è| 
tmp
);

1193 
tmp
 = ((
pLay”Cfg
->
WšdowY1
 + (
hÉdc
->
In¡ªû
->
BPCR
 & 
LTDC_BPCR_AVBP
)) << 16);

1194 
	`LTDC_LAYER
(
hÉdc
, 
Lay”Idx
)->
WVPCR
 &ð~(
LTDC_LxWVPCR_WVSTPOS
 | 
LTDC_LxWVPCR_WVSPPOS
);

1195 
	`LTDC_LAYER
(
hÉdc
, 
Lay”Idx
)->
WVPCR
 = ((
pLay”Cfg
->
WšdowY0
 + (hÉdc->
In¡ªû
->
BPCR
 & 
LTDC_BPCR_AVBP
è+ 1è| 
tmp
);

1198 
	`LTDC_LAYER
(
hÉdc
, 
Lay”Idx
)->
PFCR
 &ð~(
LTDC_LxPFCR_PF
);

1199 
	`LTDC_LAYER
(
hÉdc
, 
Lay”Idx
)->
PFCR
 = (
pLay”Cfg
->
Pix–FÜm©
);

1202 
tmp
 = ((
ušt32_t
)(
pLay”Cfg
->
BackcÞÜ
.
G»’
) << 8);

1203 
tmp1
 = ((
ušt32_t
)(
pLay”Cfg
->
BackcÞÜ
.
Red
) << 16);

1204 
tmp2
 = (
pLay”Cfg
->
AÍha0
 << 24);

1205 
	`LTDC_LAYER
(
hÉdc
, 
Lay”Idx
)->
DCCR
 &ð~(
LTDC_LxDCCR_DCBLUE
 | 
LTDC_LxDCCR_DCGREEN
 | 
LTDC_LxDCCR_DCRED
 | 
LTDC_LxDCCR_DCALPHA
);

1206 
	`LTDC_LAYER
(
hÉdc
, 
Lay”Idx
)->
DCCR
 = (
pLay”Cfg
->
BackcÞÜ
.
Blue
 | 
tmp
 | 
tmp1
 | 
tmp2
);

1209 
	`LTDC_LAYER
(
hÉdc
, 
Lay”Idx
)->
CACR
 &ð~(
LTDC_LxCACR_CONSTA
);

1210 
	`LTDC_LAYER
(
hÉdc
, 
Lay”Idx
)->
CACR
 = (
pLay”Cfg
->
AÍha
);

1213 
	`LTDC_LAYER
(
hÉdc
, 
Lay”Idx
)->
BFCR
 &ð~(
LTDC_LxBFCR_BF2
 | 
LTDC_LxBFCR_BF1
);

1214 
	`LTDC_LAYER
(
hÉdc
, 
Lay”Idx
)->
BFCR
 = (
pLay”Cfg
->
BËndšgFaùÜ1
 |…Lay”Cfg->
BËndšgFaùÜ2
);

1217 
	`LTDC_LAYER
(
hÉdc
, 
Lay”Idx
)->
CFBAR
 &ð~(
LTDC_LxCFBAR_CFBADD
);

1218 
	`LTDC_LAYER
(
hÉdc
, 
Lay”Idx
)->
CFBAR
 = (
pLay”Cfg
->
FBS¹Ad»ss
);

1220 if(
pLay”Cfg
->
Pix–FÜm©
 =ð
LTDC_PIXEL_FORMAT_ARGB8888
)

1222 
tmp
 = 4;

1224 ià(
pLay”Cfg
->
Pix–FÜm©
 =ð
LTDC_PIXEL_FORMAT_RGB888
)

1226 
tmp
 = 3;

1228 if((
pLay”Cfg
->
Pix–FÜm©
 =ð
LTDC_PIXEL_FORMAT_ARGB4444
) || \

1229 (
pLay”Cfg
->
Pix–FÜm©
 =ð
LTDC_PIXEL_FORMAT_RGB565
) || \

1230 (
pLay”Cfg
->
Pix–FÜm©
 =ð
LTDC_PIXEL_FORMAT_ARGB1555
) || \

1231 (
pLay”Cfg
->
Pix–FÜm©
 =ð
LTDC_PIXEL_FORMAT_AL88
))

1233 
tmp
 = 2;

1237 
tmp
 = 1;

1241 
	`LTDC_LAYER
(
hÉdc
, 
Lay”Idx
)->
CFBLR
 &ð~(
LTDC_LxCFBLR_CFBLL
 | 
LTDC_LxCFBLR_CFBP
);

1242 
	`LTDC_LAYER
(
hÉdc
, 
Lay”Idx
)->
CFBLR
 = (((
pLay”Cfg
->
ImageWidth
 * 
tmp
è<< 16è| ((ÕLay”Cfg->
WšdowX1
 -…Lay”Cfg->
WšdowX0
) *mp) + 3));

1245 
	`LTDC_LAYER
(
hÉdc
, 
Lay”Idx
)->
CFBLNR
 &ð~(
LTDC_LxCFBLNR_CFBLNBR
);

1246 
	`LTDC_LAYER
(
hÉdc
, 
Lay”Idx
)->
CFBLNR
 = (
pLay”Cfg
->
ImageHeight
);

1249 
	`LTDC_LAYER
(
hÉdc
, 
Lay”Idx
)->
CR
 |ð(
ušt32_t
)
LTDC_LxCR_LEN
;

1250 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_ltdc_ex.c

39 
	~"¡m32f4xx_h®.h
"

49 #ifdeà
HAL_LTDC_MODULE_ENABLED


75 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

86 
HAL_StusTy³Def
 
	$HAL_LTDC_SŒuùIn™FromVideoCÚfig
(
LTDC_HªdËTy³Def
* 
hÉdc
, 
DSI_VidCfgTy³Def
 *
VidCfg
)

96 
hÉdc
->
In™
.
DEPÞ¬™y
 = (
VidCfg
->DEPÞ¬™y =ð
DSI_DATA_ENABLE_ACTIVE_HIGH
è? 
LTDC_DEPOLARITY_AL
 : 
LTDC_DEPOLARITY_AH
;

97 
hÉdc
->
In™
.
VSPÞ¬™y
 = (
VidCfg
->VSPÞ¬™y =ð
DSI_VSYNC_ACTIVE_HIGH
è? 
LTDC_VSPOLARITY_AL
 : 
LTDC_VSPOLARITY_AH
;

98 
hÉdc
->
In™
.
HSPÞ¬™y
 = (
VidCfg
->HSPÞ¬™y =ð
DSI_HSYNC_ACTIVE_HIGH
è? 
LTDC_HSPOLARITY_AL
 : 
LTDC_HSPOLARITY_AH
;

106 
hÉdc
->
In™
.
V”tiÿlSync
 = 
VidCfg
->
V”tiÿlSyncAùive
 - 1;

107 
hÉdc
->
In™
.
AccumuÏ‹dVBP
 = 
VidCfg
->
V”tiÿlSyncAùive
 + VidCfg->
V”tiÿlBackPÜch
 - 1;

108 
hÉdc
->
In™
.
AccumuÏ‹dAùiveH
 = 
VidCfg
->
V”tiÿlSyncAùive
 + VidCfg->
V”tiÿlBackPÜch
 + VidCfg->
V”tiÿlAùive
 - 1;

109 
hÉdc
->
In™
.
TÙ®Heigh
 = 
VidCfg
->
V”tiÿlSyncAùive
 + VidCfg->
V”tiÿlBackPÜch
 + VidCfg->
V”tiÿlAùive
 + VidCfg->
V”tiÿlFrÚtPÜch
 - 1;

111  
HAL_OK
;

112 
	}
}

124 
HAL_StusTy³Def
 
	$HAL_LTDC_SŒuùIn™FromAd­‹dCommªdCÚfig
(
LTDC_HªdËTy³Def
* 
hÉdc
, 
DSI_CmdCfgTy³Def
 *
CmdCfg
)

134 
hÉdc
->
In™
.
DEPÞ¬™y
 = (
CmdCfg
->DEPÞ¬™y =ð
DSI_DATA_ENABLE_ACTIVE_HIGH
è? 
LTDC_DEPOLARITY_AL
 : 
LTDC_DEPOLARITY_AH
;

135 
hÉdc
->
In™
.
VSPÞ¬™y
 = (
CmdCfg
->VSPÞ¬™y =ð
DSI_VSYNC_ACTIVE_HIGH
è? 
LTDC_VSPOLARITY_AL
 : 
LTDC_VSPOLARITY_AH
;

136 
hÉdc
->
In™
.
HSPÞ¬™y
 = (
CmdCfg
->HSPÞ¬™y =ð
DSI_HSYNC_ACTIVE_HIGH
è? 
LTDC_HSPOLARITY_AL
 : 
LTDC_HSPOLARITY_AH
;

143  
HAL_OK
;

144 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_msp_template.c

41 
	~"¡m32f4xx_h®.h
"

69 
	$HAL_M¥In™
()

72 
	}
}

80 
	$HAL_M¥DeIn™
()

83 
	}
}

91 
	$HAL_PPP_M¥In™
()

94 
	}
}

102 
	$HAL_PPP_M¥DeIn™
()

105 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_nand.c

86 
	~"¡m32f4xx_h®.h
"

93 #ifdeà
HAL_NAND_MODULE_ENABLED


95 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

96 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

97 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

152 
HAL_StusTy³Def
 
	$HAL_NAND_In™
(
NAND_HªdËTy³Def
 *
hÇnd
, 
FMC_NAND_PCC_TimšgTy³Def
 *
ComS·û_Timšg
, FMC_NAND_PCC_TimšgTy³Deà*
A‰S·û_Timšg
)

155 if(
hÇnd
 =ð
NULL
)

157  
HAL_ERROR
;

160 if(
hÇnd
->
S‹
 =ð
HAL_NAND_STATE_RESET
)

163 
hÇnd
->
Lock
 = 
HAL_UNLOCKED
;

165 
	`HAL_NAND_M¥In™
(
hÇnd
);

169 
	`FMC_NAND_In™
(
hÇnd
->
In¡ªû
, &(hÇnd->
In™
));

172 
	`FMC_NAND_CommÚS·û_Timšg_In™
(
hÇnd
->
In¡ªû
, 
ComS·û_Timšg
, hÇnd->
In™
.
NªdBªk
);

175 
	`FMC_NAND_A‰ribu‹S·û_Timšg_In™
(
hÇnd
->
In¡ªû
, 
A‰S·û_Timšg
, hÇnd->
In™
.
NªdBªk
);

178 
	`__FMC_NAND_ENABLE
(
hÇnd
->
In¡ªû
, hÇnd->
In™
.
NªdBªk
);

181 
hÇnd
->
S‹
 = 
HAL_NAND_STATE_READY
;

183  
HAL_OK
;

184 
	}
}

192 
HAL_StusTy³Def
 
	$HAL_NAND_DeIn™
(
NAND_HªdËTy³Def
 *
hÇnd
)

195 
	`HAL_NAND_M¥DeIn™
(
hÇnd
);

198 
	`FMC_NAND_DeIn™
(
hÇnd
->
In¡ªû
, hÇnd->
In™
.
NªdBªk
);

201 
hÇnd
->
S‹
 = 
HAL_NAND_STATE_RESET
;

204 
	`__HAL_UNLOCK
(
hÇnd
);

206  
HAL_OK
;

207 
	}
}

215 
__w—k
 
	$HAL_NAND_M¥In™
(
NAND_HªdËTy³Def
 *
hÇnd
)

220 
	}
}

228 
__w—k
 
	$HAL_NAND_M¥DeIn™
(
NAND_HªdËTy³Def
 *
hÇnd
)

233 
	}
}

242 
	$HAL_NAND_IRQHªdËr
(
NAND_HªdËTy³Def
 *
hÇnd
)

245 if(
	`__FMC_NAND_GET_FLAG
(
hÇnd
->
In¡ªû
, hÇnd->
In™
.
NªdBªk
, 
FMC_FLAG_RISING_EDGE
))

248 
	`HAL_NAND_ITC®lback
(
hÇnd
);

251 
	`__FMC_NAND_CLEAR_FLAG
(
hÇnd
->
In¡ªû
, hÇnd->
In™
.
NªdBªk
, 
FMC_FLAG_RISING_EDGE
);

255 if(
	`__FMC_NAND_GET_FLAG
(
hÇnd
->
In¡ªû
, hÇnd->
In™
.
NªdBªk
, 
FMC_FLAG_LEVEL
))

258 
	`HAL_NAND_ITC®lback
(
hÇnd
);

261 
	`__FMC_NAND_CLEAR_FLAG
(
hÇnd
->
In¡ªû
, hÇnd->
In™
.
NªdBªk
, 
FMC_FLAG_LEVEL
);

265 if(
	`__FMC_NAND_GET_FLAG
(
hÇnd
->
In¡ªû
, hÇnd->
In™
.
NªdBªk
, 
FMC_FLAG_FALLING_EDGE
))

268 
	`HAL_NAND_ITC®lback
(
hÇnd
);

271 
	`__FMC_NAND_CLEAR_FLAG
(
hÇnd
->
In¡ªû
, hÇnd->
In™
.
NªdBªk
, 
FMC_FLAG_FALLING_EDGE
);

275 if(
	`__FMC_NAND_GET_FLAG
(
hÇnd
->
In¡ªû
, hÇnd->
In™
.
NªdBªk
, 
FMC_FLAG_FEMPT
))

278 
	`HAL_NAND_ITC®lback
(
hÇnd
);

281 
	`__FMC_NAND_CLEAR_FLAG
(
hÇnd
->
In¡ªû
, hÇnd->
In™
.
NªdBªk
, 
FMC_FLAG_FEMPT
);

284 
	}
}

292 
__w—k
 
	$HAL_NAND_ITC®lback
(
NAND_HªdËTy³Def
 *
hÇnd
)

297 
	}
}

325 
HAL_StusTy³Def
 
	$HAL_NAND_R—d_ID
(
NAND_HªdËTy³Def
 *
hÇnd
, 
NAND_IDTy³Def
 *
pNAND_ID
)

327 
__IO
 
ušt32_t
 
d©a
 = 0;

328 
ušt32_t
 
deviûadd»ss
 = 0;

331 
	`__HAL_LOCK
(
hÇnd
);

334 if(
hÇnd
->
S‹
 =ð
HAL_NAND_STATE_BUSY
)

336  
HAL_BUSY
;

340 if(
hÇnd
->
In™
.
NªdBªk
 =ð
FMC_NAND_BANK2
)

342 
deviûadd»ss
 = 
NAND_DEVICE1
;

346 
deviûadd»ss
 = 
NAND_DEVICE2
;

350 
hÇnd
->
S‹
 = 
HAL_NAND_STATE_BUSY
;

353 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
CMD_AREA
)èð
NAND_CMD_READID
;

354 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
ADDR_AREA
)) = 0x00;

357 
d©a
 = *(
__IO
 
ušt32_t
 *)
deviûadd»ss
;

360 
pNAND_ID
->
Mak”_Id
 = 
	`ADDR_1ST_CYCLE
(
d©a
);

361 
pNAND_ID
->
Deviû_Id
 = 
	`ADDR_2ND_CYCLE
(
d©a
);

362 
pNAND_ID
->
Thœd_Id
 = 
	`ADDR_3RD_CYCLE
(
d©a
);

363 
pNAND_ID
->
Fou¹h_Id
 = 
	`ADDR_4TH_CYCLE
(
d©a
);

366 
hÇnd
->
S‹
 = 
HAL_NAND_STATE_READY
;

369 
	`__HAL_UNLOCK
(
hÇnd
);

371  
HAL_OK
;

372 
	}
}

380 
HAL_StusTy³Def
 
	$HAL_NAND_Re£t
(
NAND_HªdËTy³Def
 *
hÇnd
)

382 
ušt32_t
 
deviûadd»ss
 = 0;

385 
	`__HAL_LOCK
(
hÇnd
);

388 if(
hÇnd
->
S‹
 =ð
HAL_NAND_STATE_BUSY
)

390  
HAL_BUSY
;

394 if(
hÇnd
->
In™
.
NªdBªk
 =ð
FMC_NAND_BANK2
)

396 
deviûadd»ss
 = 
NAND_DEVICE1
;

400 
deviûadd»ss
 = 
NAND_DEVICE2
;

404 
hÇnd
->
S‹
 = 
HAL_NAND_STATE_BUSY
;

407 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
CMD_AREA
)) = 0xFF;

411 
hÇnd
->
S‹
 = 
HAL_NAND_STATE_READY
;

414 
	`__HAL_UNLOCK
(
hÇnd
);

416  
HAL_OK
;

418 
	}
}

429 
HAL_StusTy³Def
 
	$HAL_NAND_R—d_Page
(
NAND_HªdËTy³Def
 *
hÇnd
, 
NAND_Add»ssTy³Def
 *
pAdd»ss
, 
ušt8_t
 *
pBufãr
, 
ušt32_t
 
NumPageToR—d
)

431 
__IO
 
ušt32_t
 
šdex
 = 0;

432 
ušt32_t
 
deviûadd»ss
 = 0, 
size
 = 0, 
num·ge¤—d
 = 0, 
add»ss¡©us
 = 
NAND_VALID_ADDRESS
;

433 
NAND_Add»ssTy³Def
 
Çndadd»ss
;

434 
ušt32_t
 
add»ssoff£t
 = 0;

437 
	`__HAL_LOCK
(
hÇnd
);

440 if(
hÇnd
->
S‹
 =ð
HAL_NAND_STATE_BUSY
)

442  
HAL_BUSY
;

446 if(
hÇnd
->
In™
.
NªdBªk
 =ð
FMC_NAND_BANK2
)

448 
deviûadd»ss
 = 
NAND_DEVICE1
;

452 
deviûadd»ss
 = 
NAND_DEVICE2
;

456 
hÇnd
->
S‹
 = 
HAL_NAND_STATE_BUSY
;

459 
Çndadd»ss
.
Block
 = 
pAdd»ss
->Block;

460 
Çndadd»ss
.
Page
 = 
pAdd»ss
->Page;

461 
Çndadd»ss
.
ZÚe
 = 
pAdd»ss
->Zone;

464 (
NumPageToR—d
 !ð0è&& (
add»ss¡©us
 =ð
NAND_VALID_ADDRESS
))

467 
size
 = 
hÇnd
->
Info
.
PageSize
 + ((hÇnd->Info.PageSizeè* 
num·ge¤—d
);

470 
add»ssoff£t
 = 
	`ARRAY_ADDRESS
(&
Çndadd»ss
, 
hÇnd
);

473 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
CMD_AREA
)èð
NAND_CMD_AREA_A
;

475 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
ADDR_AREA
)) = 0x00;

476 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
ADDR_AREA
)èð
	`ADDR_1ST_CYCLE
(
add»ssoff£t
);

477 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
ADDR_AREA
)èð
	`ADDR_2ND_CYCLE
(
add»ssoff£t
);

478 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
ADDR_AREA
)èð
	`ADDR_3RD_CYCLE
(
add»ssoff£t
);

481 if(
hÇnd
->
Info
.
BlockNbr
 >= 1024)

483 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
ADDR_AREA
)èð
	`ADDR_4TH_CYCLE
(
add»ssoff£t
);

486 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
CMD_AREA
)èð
NAND_CMD_AREA_TRUE1
;

489 
šdex
 = 
size
; index != 0; index--)

491 *(
ušt8_t
 *)
pBufãr
++ = *(ušt8_ˆ*)
deviûadd»ss
;

495 
num·ge¤—d
++;

498 
NumPageToR—d
--;

501 
add»ss¡©us
 = 
	`HAL_NAND_Add»ss_Inc
(
hÇnd
, &
Çndadd»ss
);

505 
hÇnd
->
S‹
 = 
HAL_NAND_STATE_READY
;

508 
	`__HAL_UNLOCK
(
hÇnd
);

510  
HAL_OK
;

512 
	}
}

523 
HAL_StusTy³Def
 
	$HAL_NAND_Wr™e_Page
(
NAND_HªdËTy³Def
 *
hÇnd
, 
NAND_Add»ssTy³Def
 *
pAdd»ss
, 
ušt8_t
 *
pBufãr
, 
ušt32_t
 
NumPageToWr™e
)

525 
__IO
 
ušt32_t
 
šdex
 = 0;

526 
ušt32_t
 
tick¡¬t
 = 0;

527 
ušt32_t
 
deviûadd»ss
 = 0 , 
size
 = 0, 
num·geswr™‹n
 = 0, 
add»ss¡©us
 = 
NAND_VALID_ADDRESS
;

528 
NAND_Add»ssTy³Def
 
Çndadd»ss
;

529 
ušt32_t
 
add»ssoff£t
 = 0;

532 
	`__HAL_LOCK
(
hÇnd
);

535 if(
hÇnd
->
S‹
 =ð
HAL_NAND_STATE_BUSY
)

537  
HAL_BUSY
;

541 if(
hÇnd
->
In™
.
NªdBªk
 =ð
FMC_NAND_BANK2
)

543 
deviûadd»ss
 = 
NAND_DEVICE1
;

547 
deviûadd»ss
 = 
NAND_DEVICE2
;

551 
hÇnd
->
S‹
 = 
HAL_NAND_STATE_BUSY
;

554 
Çndadd»ss
.
Block
 = 
pAdd»ss
->Block;

555 
Çndadd»ss
.
Page
 = 
pAdd»ss
->Page;

556 
Çndadd»ss
.
ZÚe
 = 
pAdd»ss
->Zone;

559 (
NumPageToWr™e
 !ð0è&& (
add»ss¡©us
 =ð
NAND_VALID_ADDRESS
))

562 
size
 = 
hÇnd
->
Info
.
PageSize
 + ((hÇnd->Info.PageSizeè* 
num·geswr™‹n
);

565 
add»ssoff£t
 = 
	`ARRAY_ADDRESS
(&
Çndadd»ss
, 
hÇnd
);

568 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
CMD_AREA
)èð
NAND_CMD_AREA_A
;

569 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
CMD_AREA
)èð
NAND_CMD_WRITE0
;

571 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
ADDR_AREA
)) = 0x00;

572 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
ADDR_AREA
)èð
	`ADDR_1ST_CYCLE
(
add»ssoff£t
);

573 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
ADDR_AREA
)èð
	`ADDR_2ND_CYCLE
(
add»ssoff£t
);

574 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
ADDR_AREA
)èð
	`ADDR_3RD_CYCLE
(
add»ssoff£t
);

577 if(
hÇnd
->
Info
.
BlockNbr
 >= 1024)

579 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
ADDR_AREA
)èð
	`ADDR_4TH_CYCLE
(
add»ssoff£t
);

583 
šdex
 = 
size
; index != 0; index--)

585 *(
__IO
 
ušt8_t
 *)
deviûadd»ss
 = *(ušt8_ˆ*)
pBufãr
++;

588 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
CMD_AREA
)èð
NAND_CMD_WRITE_TRUE1
;

591 
tick¡¬t
 = 
	`HAL_G‘Tick
();

594 
	`HAL_NAND_R—d_Stus
(
hÇnd
è!ð
NAND_READY
)

596 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
NAND_WRITE_TIMEOUT
)

598  
HAL_TIMEOUT
;

603 
num·geswr™‹n
++;

606 
NumPageToWr™e
--;

609 
add»ss¡©us
 = 
	`HAL_NAND_Add»ss_Inc
(
hÇnd
, &
Çndadd»ss
);

613 
hÇnd
->
S‹
 = 
HAL_NAND_STATE_READY
;

616 
	`__HAL_UNLOCK
(
hÇnd
);

618  
HAL_OK
;

619 
	}
}

630 
HAL_StusTy³Def
 
	$HAL_NAND_R—d_S·»A»a
(
NAND_HªdËTy³Def
 *
hÇnd
, 
NAND_Add»ssTy³Def
 *
pAdd»ss
, 
ušt8_t
 *
pBufãr
, 
ušt32_t
 
NumS·»A»aToR—d
)

632 
__IO
 
ušt32_t
 
šdex
 = 0;

633 
ušt32_t
 
deviûadd»ss
 = 0, 
size
 = 0, 
num_¥¬e_¬—_»ad
 = 0, 
add»ss¡©us
 = 
NAND_VALID_ADDRESS
;

634 
NAND_Add»ssTy³Def
 
Çndadd»ss
;

635 
ušt32_t
 
add»ssoff£t
 = 0;

638 
	`__HAL_LOCK
(
hÇnd
);

641 if(
hÇnd
->
S‹
 =ð
HAL_NAND_STATE_BUSY
)

643  
HAL_BUSY
;

647 if(
hÇnd
->
In™
.
NªdBªk
 =ð
FMC_NAND_BANK2
)

649 
deviûadd»ss
 = 
NAND_DEVICE1
;

653 
deviûadd»ss
 = 
NAND_DEVICE2
;

657 
hÇnd
->
S‹
 = 
HAL_NAND_STATE_BUSY
;

660 
Çndadd»ss
.
Block
 = 
pAdd»ss
->Block;

661 
Çndadd»ss
.
Page
 = 
pAdd»ss
->Page;

662 
Çndadd»ss
.
ZÚe
 = 
pAdd»ss
->Zone;

665 (
NumS·»A»aToR—d
 !ð0è&& (
add»ss¡©us
 =ð
NAND_VALID_ADDRESS
))

668 
size
 = (
hÇnd
->
Info
.
S·»A»aSize
è+ ((hÇnd->Info.S·»A»aSizeè* 
num_¥¬e_¬—_»ad
);

671 
add»ssoff£t
 = 
	`ARRAY_ADDRESS
(&
Çndadd»ss
, 
hÇnd
);

674 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
CMD_AREA
)èð
NAND_CMD_AREA_C
;

676 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
ADDR_AREA
)) = 0x00;

677 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
ADDR_AREA
)èð
	`ADDR_1ST_CYCLE
(
add»ssoff£t
);

678 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
ADDR_AREA
)èð
	`ADDR_2ND_CYCLE
(
add»ssoff£t
);

679 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
ADDR_AREA
)èð
	`ADDR_3RD_CYCLE
(
add»ssoff£t
);

682 if(
hÇnd
->
Info
.
BlockNbr
 >= 1024)

684 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
ADDR_AREA
)èð
	`ADDR_4TH_CYCLE
(
add»ssoff£t
);

687 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
CMD_AREA
)èð
NAND_CMD_AREA_TRUE1
;

690 
šdex
 = 
size
 ;index != 0; index--)

692 *(
ušt8_t
 *)
pBufãr
++ = *(ušt8_ˆ*)
deviûadd»ss
;

696 
num_¥¬e_¬—_»ad
++;

699 
NumS·»A»aToR—d
--;

702 
add»ss¡©us
 = 
	`HAL_NAND_Add»ss_Inc
(
hÇnd
, &
Çndadd»ss
);

706 
hÇnd
->
S‹
 = 
HAL_NAND_STATE_READY
;

709 
	`__HAL_UNLOCK
(
hÇnd
);

711  
HAL_OK
;

712 
	}
}

723 
HAL_StusTy³Def
 
	$HAL_NAND_Wr™e_S·»A»a
(
NAND_HªdËTy³Def
 *
hÇnd
, 
NAND_Add»ssTy³Def
 *
pAdd»ss
, 
ušt8_t
 *
pBufãr
, 
ušt32_t
 
NumS·»A»aTowr™e
)

725 
__IO
 
ušt32_t
 
šdex
 = 0;

726 
ušt32_t
 
tick¡¬t
 = 0;

727 
ušt32_t
 
deviûadd»ss
 = 0, 
size
 = 0, 
num_¥¬e_¬—_wr™‹n
 = 0, 
add»ss¡©us
 = 
NAND_VALID_ADDRESS
;

728 
NAND_Add»ssTy³Def
 
Çndadd»ss
;

729 
ušt32_t
 
add»ssoff£t
 = 0;

732 
	`__HAL_LOCK
(
hÇnd
);

735 if(
hÇnd
->
S‹
 =ð
HAL_NAND_STATE_BUSY
)

737  
HAL_BUSY
;

741 if(
hÇnd
->
In™
.
NªdBªk
 =ð
FMC_NAND_BANK2
)

743 
deviûadd»ss
 = 
NAND_DEVICE1
;

747 
deviûadd»ss
 = 
NAND_DEVICE2
;

751 
hÇnd
->
S‹
 = 
HAL_NAND_STATE_BUSY
;

754 
Çndadd»ss
.
Block
 = 
pAdd»ss
->Block;

755 
Çndadd»ss
.
Page
 = 
pAdd»ss
->Page;

756 
Çndadd»ss
.
ZÚe
 = 
pAdd»ss
->Zone;

759 (
NumS·»A»aTowr™e
 !ð0è&& (
add»ss¡©us
 =ð
NAND_VALID_ADDRESS
))

762 
size
 = (
hÇnd
->
Info
.
S·»A»aSize
è+ ((hÇnd->Info.S·»A»aSizeè* 
num_¥¬e_¬—_wr™‹n
);

765 
add»ssoff£t
 = 
	`ARRAY_ADDRESS
(&
Çndadd»ss
, 
hÇnd
);

768 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
CMD_AREA
)èð
NAND_CMD_AREA_C
;

769 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
CMD_AREA
)èð
NAND_CMD_WRITE0
;

771 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
ADDR_AREA
)) = 0x00;

772 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
ADDR_AREA
)èð
	`ADDR_1ST_CYCLE
(
add»ssoff£t
);

773 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
ADDR_AREA
)èð
	`ADDR_2ND_CYCLE
(
add»ssoff£t
);

774 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
ADDR_AREA
)èð
	`ADDR_3RD_CYCLE
(
add»ssoff£t
);

777 if(
hÇnd
->
Info
.
BlockNbr
 >= 1024)

779 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
ADDR_AREA
)èð
	`ADDR_4TH_CYCLE
(
add»ssoff£t
);

783 ; 
šdex
 < 
size
; index++)

785 *(
__IO
 
ušt8_t
 *)
deviûadd»ss
 = *(ušt8_ˆ*)
pBufãr
++;

788 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
CMD_AREA
)èð
NAND_CMD_WRITE_TRUE1
;

791 
tick¡¬t
 = 
	`HAL_G‘Tick
();

794 
	`HAL_NAND_R—d_Stus
(
hÇnd
è!ð
NAND_READY
)

796 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
NAND_WRITE_TIMEOUT
)

798  
HAL_TIMEOUT
;

803 
num_¥¬e_¬—_wr™‹n
++;

806 
NumS·»A»aTowr™e
--;

809 
add»ss¡©us
 = 
	`HAL_NAND_Add»ss_Inc
(
hÇnd
, &
Çndadd»ss
);

813 
hÇnd
->
S‹
 = 
HAL_NAND_STATE_READY
;

816 
	`__HAL_UNLOCK
(
hÇnd
);

818  
HAL_OK
;

819 
	}
}

828 
HAL_StusTy³Def
 
	$HAL_NAND_E¿£_Block
(
NAND_HªdËTy³Def
 *
hÇnd
, 
NAND_Add»ssTy³Def
 *
pAdd»ss
)

830 
ušt32_t
 
deviûadd»ss
 = 0;

831 
ušt32_t
 
tick¡¬t
 = 0;

834 
	`__HAL_LOCK
(
hÇnd
);

837 if(
hÇnd
->
S‹
 =ð
HAL_NAND_STATE_BUSY
)

839  
HAL_BUSY
;

843 if(
hÇnd
->
In™
.
NªdBªk
 =ð
FMC_NAND_BANK2
)

845 
deviûadd»ss
 = 
NAND_DEVICE1
;

849 
deviûadd»ss
 = 
NAND_DEVICE2
;

853 
hÇnd
->
S‹
 = 
HAL_NAND_STATE_BUSY
;

856 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
CMD_AREA
)èð
NAND_CMD_ERASE0
;

858 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
ADDR_AREA
)èð
	`ADDR_1ST_CYCLE
(
	`ARRAY_ADDRESS
(
pAdd»ss
, 
hÇnd
));

859 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
ADDR_AREA
)èð
	`ADDR_2ND_CYCLE
(
	`ARRAY_ADDRESS
(
pAdd»ss
, 
hÇnd
));

860 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
ADDR_AREA
)èð
	`ADDR_3RD_CYCLE
(
	`ARRAY_ADDRESS
(
pAdd»ss
, 
hÇnd
));

863 if(
hÇnd
->
Info
.
BlockNbr
 >= 1024)

865 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
ADDR_AREA
)èð
	`ADDR_4TH_CYCLE
(
	`ARRAY_ADDRESS
(
pAdd»ss
, 
hÇnd
));

868 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
CMD_AREA
)èð
NAND_CMD_ERASE1
;

871 
hÇnd
->
S‹
 = 
HAL_NAND_STATE_READY
;

874 
tick¡¬t
 = 
	`HAL_G‘Tick
();

877 
	`HAL_NAND_R—d_Stus
(
hÇnd
è!ð
NAND_READY
)

879 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
NAND_WRITE_TIMEOUT
)

882 
	`__HAL_UNLOCK
(
hÇnd
);

884  
HAL_TIMEOUT
;

889 
	`__HAL_UNLOCK
(
hÇnd
);

891  
HAL_OK
;

892 
	}
}

900 
ušt32_t
 
	$HAL_NAND_R—d_Stus
(
NAND_HªdËTy³Def
 *
hÇnd
)

902 
ušt32_t
 
d©a
 = 0;

903 
ušt32_t
 
deviûadd»ss
 = 0;

906 if(
hÇnd
->
In™
.
NªdBªk
 =ð
FMC_NAND_BANK2
)

908 
deviûadd»ss
 = 
NAND_DEVICE1
;

912 
deviûadd»ss
 = 
NAND_DEVICE2
;

916 *(
__IO
 
ušt8_t
 *)((
ušt32_t
)(
deviûadd»ss
 | 
CMD_AREA
)èð
NAND_CMD_STATUS
;

919 
d©a
 = *(
__IO
 
ušt8_t
 *)
deviûadd»ss
;

922 if((
d©a
 & 
NAND_ERROR
) == NAND_ERROR)

924  
NAND_ERROR
;

926 if((
d©a
 & 
NAND_READY
) == NAND_READY)

928  
NAND_READY
;

931  
NAND_BUSY
;

932 
	}
}

943 
ušt32_t
 
	$HAL_NAND_Add»ss_Inc
(
NAND_HªdËTy³Def
 *
hÇnd
, 
NAND_Add»ssTy³Def
 *
pAdd»ss
)

945 
ušt32_t
 
¡©us
 = 
NAND_VALID_ADDRESS
;

948 
pAdd»ss
->
Page
++;

951 if(
pAdd»ss
->
Page
 =ð
hÇnd
->
Info
.
BlockSize
)

953 
pAdd»ss
->
Page
 = 0;

954 
pAdd»ss
->
Block
++;

956 if(
pAdd»ss
->
Block
 =ð
hÇnd
->
Info
.
ZÚeSize
)

958 
pAdd»ss
->
Block
 = 0;

959 
pAdd»ss
->
ZÚe
++;

961 if(
pAdd»ss
->
ZÚe
 =ð(
hÇnd
->
Info
.
ZÚeSize
/ hÇnd->Info.
BlockNbr
))

963 
¡©us
 = 
NAND_INVALID_ADDRESS
;

968  (
¡©us
);

969 
	}
}

996 
HAL_StusTy³Def
 
	$HAL_NAND_ECC_EÇbË
(
NAND_HªdËTy³Def
 *
hÇnd
)

999 if(
hÇnd
->
S‹
 =ð
HAL_NAND_STATE_BUSY
)

1001  
HAL_BUSY
;

1005 
hÇnd
->
S‹
 = 
HAL_NAND_STATE_BUSY
;

1008 
	`FMC_NAND_ECC_EÇbË
(
hÇnd
->
In¡ªû
, hÇnd->
In™
.
NªdBªk
);

1011 
hÇnd
->
S‹
 = 
HAL_NAND_STATE_READY
;

1013  
HAL_OK
;

1014 
	}
}

1022 
HAL_StusTy³Def
 
	$HAL_NAND_ECC_Di§bË
(
NAND_HªdËTy³Def
 *
hÇnd
)

1025 if(
hÇnd
->
S‹
 =ð
HAL_NAND_STATE_BUSY
)

1027  
HAL_BUSY
;

1031 
hÇnd
->
S‹
 = 
HAL_NAND_STATE_BUSY
;

1034 
	`FMC_NAND_ECC_Di§bË
(
hÇnd
->
In¡ªû
, hÇnd->
In™
.
NªdBªk
);

1037 
hÇnd
->
S‹
 = 
HAL_NAND_STATE_READY
;

1039  
HAL_OK
;

1040 
	}
}

1050 
HAL_StusTy³Def
 
	$HAL_NAND_G‘ECC
(
NAND_HªdËTy³Def
 *
hÇnd
, 
ušt32_t
 *
ECCv®
, ušt32_ˆ
Timeout
)

1052 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1055 if(
hÇnd
->
S‹
 =ð
HAL_NAND_STATE_BUSY
)

1057  
HAL_BUSY
;

1061 
hÇnd
->
S‹
 = 
HAL_NAND_STATE_BUSY
;

1064 
¡©us
 = 
	`FMC_NAND_G‘ECC
(
hÇnd
->
In¡ªû
, 
ECCv®
, hÇnd->
In™
.
NªdBªk
, 
Timeout
);

1067 
hÇnd
->
S‹
 = 
HAL_NAND_STATE_READY
;

1069  
¡©us
;

1070 
	}
}

1098 
HAL_NAND_S‹Ty³Def
 
	$HAL_NAND_G‘S‹
(
NAND_HªdËTy³Def
 *
hÇnd
)

1100  
hÇnd
->
S‹
;

1101 
	}
}

1116 
	gSTM32F427xx
 || 
	gSTM32F437xx
 || 
	gSTM32F429xx
 || 
	gSTM32F439xx
 ||\

1117 
	gSTM32F446xx
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 */

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_nor.c

86 
	~"¡m32f4xx_h®.h
"

96 #ifdeà
HAL_NOR_MODULE_ENABLED


97 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

98 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

99 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

108 
	#NOR_CMD_ADDRESS_FIRST
 (
ušt16_t
)0x0555

	)

109 
	#NOR_CMD_ADDRESS_FIRST_CFI
 (
ušt16_t
)0x0055

	)

110 
	#NOR_CMD_ADDRESS_SECOND
 (
ušt16_t
)0x02AA

	)

111 
	#NOR_CMD_ADDRESS_THIRD
 (
ušt16_t
)0x0555

	)

112 
	#NOR_CMD_ADDRESS_FOURTH
 (
ušt16_t
)0x0555

	)

113 
	#NOR_CMD_ADDRESS_FIFTH
 (
ušt16_t
)0x02AA

	)

114 
	#NOR_CMD_ADDRESS_SIXTH
 (
ušt16_t
)0x0555

	)

117 
	#NOR_CMD_DATA_READ_RESET
 (
ušt16_t
)0x00F0

	)

118 
	#NOR_CMD_DATA_FIRST
 (
ušt16_t
)0x00AA

	)

119 
	#NOR_CMD_DATA_SECOND
 (
ušt16_t
)0x0055

	)

120 
	#NOR_CMD_DATA_AUTO_SELECT
 (
ušt16_t
)0x0090

	)

121 
	#NOR_CMD_DATA_PROGRAM
 (
ušt16_t
)0x00A0

	)

122 
	#NOR_CMD_DATA_CHIP_BLOCK_ERASE_THIRD
 (
ušt16_t
)0x0080

	)

123 
	#NOR_CMD_DATA_CHIP_BLOCK_ERASE_FOURTH
 (
ušt16_t
)0x00AA

	)

124 
	#NOR_CMD_DATA_CHIP_BLOCK_ERASE_FIFTH
 (
ušt16_t
)0x0055

	)

125 
	#NOR_CMD_DATA_CHIP_ERASE
 (
ušt16_t
)0x0010

	)

126 
	#NOR_CMD_DATA_CFI
 (
ušt16_t
)0x0098

	)

128 
	#NOR_CMD_DATA_BUFFER_AND_PROG
 (
ušt8_t
)0x25

	)

129 
	#NOR_CMD_DATA_BUFFER_AND_PROG_CONFIRM
 (
ušt8_t
)0x29

	)

130 
	#NOR_CMD_DATA_BLOCK_ERASE
 (
ušt8_t
)0x30

	)

133 
	#NOR_MASK_STATUS_DQ5
 (
ušt16_t
)0x0020

	)

134 
	#NOR_MASK_STATUS_DQ6
 (
ušt16_t
)0x0040

	)

170 
HAL_StusTy³Def
 
	$HAL_NOR_In™
(
NOR_HªdËTy³Def
 *
hnÜ
, 
FMC_NORSRAM_TimšgTy³Def
 *
Timšg
, FMC_NORSRAM_TimšgTy³Deà*
ExtTimšg
)

173 if(
hnÜ
 =ð
NULL
)

175  
HAL_ERROR
;

178 if(
hnÜ
->
S‹
 =ð
HAL_NOR_STATE_RESET
)

181 
hnÜ
->
Lock
 = 
HAL_UNLOCKED
;

183 
	`HAL_NOR_M¥In™
(
hnÜ
);

187 
	`FMC_NORSRAM_In™
(
hnÜ
->
In¡ªû
, &(hnÜ->
In™
));

190 
	`FMC_NORSRAM_Timšg_In™
(
hnÜ
->
In¡ªû
, 
Timšg
, hnÜ->
In™
.
NSBªk
);

193 
	`FMC_NORSRAM_Ex‹nded_Timšg_In™
(
hnÜ
->
Ex‹nded
, 
ExtTimšg
, hnÜ->
In™
.
NSBªk
, hnÜ->In™.
Ex‹ndedMode
);

196 
	`__FMC_NORSRAM_ENABLE
(
hnÜ
->
In¡ªû
, hnÜ->
In™
.
NSBªk
);

199 
hnÜ
->
S‹
 = 
HAL_NOR_STATE_READY
;

201  
HAL_OK
;

202 
	}
}

210 
HAL_StusTy³Def
 
	$HAL_NOR_DeIn™
(
NOR_HªdËTy³Def
 *
hnÜ
)

213 
	`HAL_NOR_M¥DeIn™
(
hnÜ
);

216 
	`FMC_NORSRAM_DeIn™
(
hnÜ
->
In¡ªû
, hnÜ->
Ex‹nded
, hnÜ->
In™
.
NSBªk
);

219 
hnÜ
->
S‹
 = 
HAL_NOR_STATE_RESET
;

222 
	`__HAL_UNLOCK
(
hnÜ
);

224  
HAL_OK
;

225 
	}
}

233 
__w—k
 
	$HAL_NOR_M¥In™
(
NOR_HªdËTy³Def
 *
hnÜ
)

238 
	}
}

246 
__w—k
 
	$HAL_NOR_M¥DeIn™
(
NOR_HªdËTy³Def
 *
hnÜ
)

251 
	}
}

260 
__w—k
 
	$HAL_NOR_M¥Wa™
(
NOR_HªdËTy³Def
 *
hnÜ
, 
ušt32_t
 
Timeout
)

265 
	}
}

291 
HAL_StusTy³Def
 
	$HAL_NOR_R—d_ID
(
NOR_HªdËTy³Def
 *
hnÜ
, 
NOR_IDTy³Def
 *
pNOR_ID
)

293 
ušt32_t
 
deviûadd»ss
 = 0;

296 
	`__HAL_LOCK
(
hnÜ
);

299 if(
hnÜ
->
S‹
 =ð
HAL_NOR_STATE_BUSY
)

301  
HAL_BUSY
;

305 ià(
hnÜ
->
In™
.
NSBªk
 =ð
FMC_NORSRAM_BANK1
)

307 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS1
;

309 ià(
hnÜ
->
In™
.
NSBªk
 =ð
FMC_NORSRAM_BANK2
)

311 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS2
;

313 ià(
hnÜ
->
In™
.
NSBªk
 =ð
FMC_NORSRAM_BANK3
)

315 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS3
;

319 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS4
;

323 
hnÜ
->
S‹
 = 
HAL_NOR_STATE_BUSY
;

326 
	`NOR_WRITE
(
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
NOR_CMD_ADDRESS_FIRST
), 
NOR_CMD_DATA_FIRST
);

327 
	`NOR_WRITE
(
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
NOR_CMD_ADDRESS_SECOND
), 
NOR_CMD_DATA_SECOND
);

328 
	`NOR_WRITE
(
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
NOR_CMD_ADDRESS_THIRD
), 
NOR_CMD_DATA_AUTO_SELECT
);

331 
pNOR_ID
->
Mªuçùu»r_Code
 = *(
__IO
 
ušt16_t
 *è
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
MC_ADDRESS
);

332 
pNOR_ID
->
Deviû_Code1
 = *(
__IO
 
ušt16_t
 *è
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
DEVICE_CODE1_ADDR
);

333 
pNOR_ID
->
Deviû_Code2
 = *(
__IO
 
ušt16_t
 *è
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
DEVICE_CODE2_ADDR
);

334 
pNOR_ID
->
Deviû_Code3
 = *(
__IO
 
ušt16_t
 *è
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
DEVICE_CODE3_ADDR
);

337 
hnÜ
->
S‹
 = 
HAL_NOR_STATE_READY
;

340 
	`__HAL_UNLOCK
(
hnÜ
);

342  
HAL_OK
;

343 
	}
}

350 
HAL_StusTy³Def
 
	$HAL_NOR_R‘uºToR—dMode
(
NOR_HªdËTy³Def
 *
hnÜ
)

352 
ušt32_t
 
deviûadd»ss
 = 0;

355 
	`__HAL_LOCK
(
hnÜ
);

358 if(
hnÜ
->
S‹
 =ð
HAL_NOR_STATE_BUSY
)

360  
HAL_BUSY
;

364 ià(
hnÜ
->
In™
.
NSBªk
 =ð
FMC_NORSRAM_BANK1
)

366 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS1
;

368 ià(
hnÜ
->
In™
.
NSBªk
 =ð
FMC_NORSRAM_BANK2
)

370 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS2
;

372 ià(
hnÜ
->
In™
.
NSBªk
 =ð
FMC_NORSRAM_BANK3
)

374 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS3
;

378 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS4
;

381 
	`NOR_WRITE
(
deviûadd»ss
, 
NOR_CMD_DATA_READ_RESET
);

384 
hnÜ
->
S‹
 = 
HAL_NOR_STATE_READY
;

387 
	`__HAL_UNLOCK
(
hnÜ
);

389  
HAL_OK
;

390 
	}
}

399 
HAL_StusTy³Def
 
	$HAL_NOR_R—d
(
NOR_HªdËTy³Def
 *
hnÜ
, 
ušt32_t
 *
pAdd»ss
, 
ušt16_t
 *
pD©a
)

401 
ušt32_t
 
deviûadd»ss
 = 0;

404 
	`__HAL_LOCK
(
hnÜ
);

407 if(
hnÜ
->
S‹
 =ð
HAL_NOR_STATE_BUSY
)

409  
HAL_BUSY
;

413 ià(
hnÜ
->
In™
.
NSBªk
 =ð
FMC_NORSRAM_BANK1
)

415 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS1
;

417 ià(
hnÜ
->
In™
.
NSBªk
 =ð
FMC_NORSRAM_BANK2
)

419 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS2
;

421 ià(
hnÜ
->
In™
.
NSBªk
 =ð
FMC_NORSRAM_BANK3
)

423 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS3
;

427 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS4
;

431 
hnÜ
->
S‹
 = 
HAL_NOR_STATE_BUSY
;

434 
	`NOR_WRITE
(
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
NOR_CMD_ADDRESS_FIRST
), 
NOR_CMD_DATA_FIRST
);

435 
	`NOR_WRITE
(
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
NOR_CMD_ADDRESS_SECOND
), 
NOR_CMD_DATA_SECOND
);

436 
	`NOR_WRITE
((
ušt32_t
)
pAdd»ss
, 
NOR_CMD_DATA_READ_RESET
);

439 *
pD©a
 = *(
__IO
 
ušt32_t
 *)(ušt32_t)
pAdd»ss
;

442 
hnÜ
->
S‹
 = 
HAL_NOR_STATE_READY
;

445 
	`__HAL_UNLOCK
(
hnÜ
);

447  
HAL_OK
;

448 
	}
}

457 
HAL_StusTy³Def
 
	$HAL_NOR_Prog¿m
(
NOR_HªdËTy³Def
 *
hnÜ
, 
ušt32_t
 *
pAdd»ss
, 
ušt16_t
 *
pD©a
)

459 
ušt32_t
 
deviûadd»ss
 = 0;

462 
	`__HAL_LOCK
(
hnÜ
);

465 if(
hnÜ
->
S‹
 =ð
HAL_NOR_STATE_BUSY
)

467  
HAL_BUSY
;

471 ià(
hnÜ
->
In™
.
NSBªk
 =ð
FMC_NORSRAM_BANK1
)

473 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS1
;

475 ià(
hnÜ
->
In™
.
NSBªk
 =ð
FMC_NORSRAM_BANK2
)

477 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS2
;

479 ià(
hnÜ
->
In™
.
NSBªk
 =ð
FMC_NORSRAM_BANK3
)

481 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS3
;

485 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS4
;

489 
hnÜ
->
S‹
 = 
HAL_NOR_STATE_BUSY
;

492 
	`NOR_WRITE
(
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
NOR_CMD_ADDRESS_FIRST
), 
NOR_CMD_DATA_FIRST
);

493 
	`NOR_WRITE
(
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
NOR_CMD_ADDRESS_SECOND
), 
NOR_CMD_DATA_SECOND
);

494 
	`NOR_WRITE
(
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
NOR_CMD_ADDRESS_THIRD
), 
NOR_CMD_DATA_PROGRAM
);

497 
	`NOR_WRITE
(
pAdd»ss
, *
pD©a
);

500 
hnÜ
->
S‹
 = 
HAL_NOR_STATE_READY
;

503 
	`__HAL_UNLOCK
(
hnÜ
);

505  
HAL_OK
;

506 
	}
}

517 
HAL_StusTy³Def
 
	$HAL_NOR_R—dBufãr
(
NOR_HªdËTy³Def
 *
hnÜ
, 
ušt32_t
 
uwAdd»ss
, 
ušt16_t
 *
pD©a
, ušt32_ˆ
uwBufãrSize
)

519 
ušt32_t
 
deviûadd»ss
 = 0;

522 
	`__HAL_LOCK
(
hnÜ
);

525 if(
hnÜ
->
S‹
 =ð
HAL_NOR_STATE_BUSY
)

527  
HAL_BUSY
;

531 ià(
hnÜ
->
In™
.
NSBªk
 =ð
FMC_NORSRAM_BANK1
)

533 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS1
;

535 ià(
hnÜ
->
In™
.
NSBªk
 =ð
FMC_NORSRAM_BANK2
)

537 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS2
;

539 ià(
hnÜ
->
In™
.
NSBªk
 =ð
FMC_NORSRAM_BANK3
)

541 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS3
;

545 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS4
;

549 
hnÜ
->
S‹
 = 
HAL_NOR_STATE_BUSY
;

552 
	`NOR_WRITE
(
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
NOR_CMD_ADDRESS_FIRST
), 
NOR_CMD_DATA_FIRST
);

553 
	`NOR_WRITE
(
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
NOR_CMD_ADDRESS_SECOND
), 
NOR_CMD_DATA_SECOND
);

554 
	`NOR_WRITE
(
uwAdd»ss
, 0x00F0);

557  
uwBufãrSize
 > 0)

559 *
pD©a
++ = *(
__IO
 
ušt16_t
 *)
uwAdd»ss
;

560 
uwAdd»ss
 += 2;

561 
uwBufãrSize
--;

565 
hnÜ
->
S‹
 = 
HAL_NOR_STATE_READY
;

568 
	`__HAL_UNLOCK
(
hnÜ
);

570  
HAL_OK
;

571 
	}
}

582 
HAL_StusTy³Def
 
	$HAL_NOR_Prog¿mBufãr
(
NOR_HªdËTy³Def
 *
hnÜ
, 
ušt32_t
 
uwAdd»ss
, 
ušt16_t
 *
pD©a
, ušt32_ˆ
uwBufãrSize
)

584 
ušt16_t
 * 
p_cu¼’dd»ss
 = (ušt16_ˆ*)
NULL
;

585 
ušt16_t
 * 
p_’dadd»ss
 = (ušt16_ˆ*)
NULL
;

586 
ušt32_t
 
Ï¡lßdedadd»ss
 = 0, 
deviûadd»ss
 = 0;

589 
	`__HAL_LOCK
(
hnÜ
);

592 if(
hnÜ
->
S‹
 =ð
HAL_NOR_STATE_BUSY
)

594  
HAL_BUSY
;

598 ià(
hnÜ
->
In™
.
NSBªk
 =ð
FMC_NORSRAM_BANK1
)

600 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS1
;

602 ià(
hnÜ
->
In™
.
NSBªk
 =ð
FMC_NORSRAM_BANK2
)

604 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS2
;

606 ià(
hnÜ
->
In™
.
NSBªk
 =ð
FMC_NORSRAM_BANK3
)

608 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS3
;

612 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS4
;

616 
hnÜ
->
S‹
 = 
HAL_NOR_STATE_BUSY
;

619 
p_cu¼’dd»ss
 = (
ušt16_t
*)((
ušt32_t
)(
uwAdd»ss
));

620 
p_’dadd»ss
 = 
p_cu¼’dd»ss
 + (
uwBufãrSize
-1);

621 
Ï¡lßdedadd»ss
 = (
ušt32_t
)(
uwAdd»ss
);

624 
	`NOR_WRITE
(
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
NOR_CMD_ADDRESS_FIRST
), 
NOR_CMD_DATA_FIRST
);

625 
	`NOR_WRITE
(
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
NOR_CMD_ADDRESS_SECOND
), 
NOR_CMD_DATA_SECOND
);

628 
	`NOR_WRITE
(
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
uwAdd»ss
), 
NOR_CMD_DATA_BUFFER_AND_PROG
);

629 
	`NOR_WRITE
(
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
uwAdd»ss
), (
uwBufãrSize
 - 1));

632 
p_cu¼’dd»ss
 <ð
p_’dadd»ss
)

635 
Ï¡lßdedadd»ss
 = (
ušt32_t
)
p_cu¼’dd»ss
;

637 
	`NOR_WRITE
(
p_cu¼’dd»ss
, *
pD©a
++);

639 
p_cu¼’dd»ss
 ++;

642 
	`NOR_WRITE
((
ušt32_t
)(
Ï¡lßdedadd»ss
), 
NOR_CMD_DATA_BUFFER_AND_PROG_CONFIRM
);

645 
hnÜ
->
S‹
 = 
HAL_NOR_STATE_READY
;

648 
	`__HAL_UNLOCK
(
hnÜ
);

650  
HAL_OK
;

652 
	}
}

661 
HAL_StusTy³Def
 
	$HAL_NOR_E¿£_Block
(
NOR_HªdËTy³Def
 *
hnÜ
, 
ušt32_t
 
BlockAdd»ss
, ušt32_ˆ
Add»ss
)

663 
ušt32_t
 
deviûadd»ss
 = 0;

666 
	`__HAL_LOCK
(
hnÜ
);

669 if(
hnÜ
->
S‹
 =ð
HAL_NOR_STATE_BUSY
)

671  
HAL_BUSY
;

675 ià(
hnÜ
->
In™
.
NSBªk
 =ð
FMC_NORSRAM_BANK1
)

677 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS1
;

679 ià(
hnÜ
->
In™
.
NSBªk
 =ð
FMC_NORSRAM_BANK2
)

681 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS2
;

683 ià(
hnÜ
->
In™
.
NSBªk
 =ð
FMC_NORSRAM_BANK3
)

685 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS3
;

689 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS4
;

693 
hnÜ
->
S‹
 = 
HAL_NOR_STATE_BUSY
;

696 
	`NOR_WRITE
(
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
NOR_CMD_ADDRESS_FIRST
), 
NOR_CMD_DATA_FIRST
);

697 
	`NOR_WRITE
(
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
NOR_CMD_ADDRESS_SECOND
), 
NOR_CMD_DATA_SECOND
);

698 
	`NOR_WRITE
(
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
NOR_CMD_ADDRESS_THIRD
), 
NOR_CMD_DATA_CHIP_BLOCK_ERASE_THIRD
);

699 
	`NOR_WRITE
(
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
NOR_CMD_ADDRESS_FOURTH
), 
NOR_CMD_DATA_CHIP_BLOCK_ERASE_FOURTH
);

700 
	`NOR_WRITE
(
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
NOR_CMD_ADDRESS_FIFTH
), 
NOR_CMD_DATA_CHIP_BLOCK_ERASE_FIFTH
);

701 
	`NOR_WRITE
((
ušt32_t
)(
BlockAdd»ss
 + 
Add»ss
), 
NOR_CMD_DATA_BLOCK_ERASE
);

704 
hnÜ
->
S‹
 = 
HAL_NOR_STATE_READY
;

707 
	`__HAL_UNLOCK
(
hnÜ
);

709  
HAL_OK
;

711 
	}
}

719 
HAL_StusTy³Def
 
	$HAL_NOR_E¿£_Ch
(
NOR_HªdËTy³Def
 *
hnÜ
, 
ušt32_t
 
Add»ss
)

721 
ušt32_t
 
deviûadd»ss
 = 0;

724 
	`__HAL_LOCK
(
hnÜ
);

727 if(
hnÜ
->
S‹
 =ð
HAL_NOR_STATE_BUSY
)

729  
HAL_BUSY
;

733 ià(
hnÜ
->
In™
.
NSBªk
 =ð
FMC_NORSRAM_BANK1
)

735 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS1
;

737 ià(
hnÜ
->
In™
.
NSBªk
 =ð
FMC_NORSRAM_BANK2
)

739 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS2
;

741 ià(
hnÜ
->
In™
.
NSBªk
 =ð
FMC_NORSRAM_BANK3
)

743 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS3
;

747 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS4
;

751 
hnÜ
->
S‹
 = 
HAL_NOR_STATE_BUSY
;

754 
	`NOR_WRITE
(
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
NOR_CMD_ADDRESS_FIRST
), 
NOR_CMD_DATA_FIRST
);

755 
	`NOR_WRITE
(
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
NOR_CMD_ADDRESS_SECOND
), 
NOR_CMD_DATA_SECOND
);

756 
	`NOR_WRITE
(
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
NOR_CMD_ADDRESS_THIRD
), 
NOR_CMD_DATA_CHIP_BLOCK_ERASE_THIRD
);

757 
	`NOR_WRITE
(
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
NOR_CMD_ADDRESS_FOURTH
), 
NOR_CMD_DATA_CHIP_BLOCK_ERASE_FOURTH
);

758 
	`NOR_WRITE
(
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
NOR_CMD_ADDRESS_FIFTH
), 
NOR_CMD_DATA_CHIP_BLOCK_ERASE_FIFTH
);

759 
	`NOR_WRITE
(
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
NOR_CMD_ADDRESS_SIXTH
), 
NOR_CMD_DATA_CHIP_ERASE
);

762 
hnÜ
->
S‹
 = 
HAL_NOR_STATE_READY
;

765 
	`__HAL_UNLOCK
(
hnÜ
);

767  
HAL_OK
;

768 
	}
}

776 
HAL_StusTy³Def
 
	$HAL_NOR_R—d_CFI
(
NOR_HªdËTy³Def
 *
hnÜ
, 
NOR_CFITy³Def
 *
pNOR_CFI
)

778 
ušt32_t
 
deviûadd»ss
 = 0;

781 
	`__HAL_LOCK
(
hnÜ
);

784 if(
hnÜ
->
S‹
 =ð
HAL_NOR_STATE_BUSY
)

786  
HAL_BUSY
;

790 ià(
hnÜ
->
In™
.
NSBªk
 =ð
FMC_NORSRAM_BANK1
)

792 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS1
;

794 ià(
hnÜ
->
In™
.
NSBªk
 =ð
FMC_NORSRAM_BANK2
)

796 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS2
;

798 ià(
hnÜ
->
In™
.
NSBªk
 =ð
FMC_NORSRAM_BANK3
)

800 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS3
;

804 
deviûadd»ss
 = 
NOR_MEMORY_ADRESS4
;

808 
hnÜ
->
S‹
 = 
HAL_NOR_STATE_BUSY
;

811 
	`NOR_WRITE
(
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
NOR_CMD_ADDRESS_FIRST_CFI
), 
NOR_CMD_DATA_CFI
);

814 
pNOR_CFI
->
CFI_1
 = *(
__IO
 
ušt16_t
 *è
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
CFI1_ADDRESS
);

815 
pNOR_CFI
->
CFI_2
 = *(
__IO
 
ušt16_t
 *è
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
CFI2_ADDRESS
);

816 
pNOR_CFI
->
CFI_3
 = *(
__IO
 
ušt16_t
 *è
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
CFI3_ADDRESS
);

817 
pNOR_CFI
->
CFI_4
 = *(
__IO
 
ušt16_t
 *è
	`NOR_ADDR_SHIFT
(
deviûadd»ss
, 
NOR_MEMORY_8B
, 
CFI4_ADDRESS
);

820 
hnÜ
->
S‹
 = 
HAL_NOR_STATE_READY
;

823 
	`__HAL_UNLOCK
(
hnÜ
);

825  
HAL_OK
;

826 
	}
}

852 
HAL_StusTy³Def
 
	$HAL_NOR_Wr™eO³¿tiÚ_EÇbË
(
NOR_HªdËTy³Def
 *
hnÜ
)

855 
	`__HAL_LOCK
(
hnÜ
);

858 
	`FMC_NORSRAM_Wr™eO³¿tiÚ_EÇbË
(
hnÜ
->
In¡ªû
, hnÜ->
In™
.
NSBªk
);

861 
hnÜ
->
S‹
 = 
HAL_NOR_STATE_READY
;

864 
	`__HAL_UNLOCK
(
hnÜ
);

866  
HAL_OK
;

867 
	}
}

874 
HAL_StusTy³Def
 
	$HAL_NOR_Wr™eO³¿tiÚ_Di§bË
(
NOR_HªdËTy³Def
 *
hnÜ
)

877 
	`__HAL_LOCK
(
hnÜ
);

880 
hnÜ
->
S‹
 = 
HAL_NOR_STATE_BUSY
;

883 
	`FMC_NORSRAM_Wr™eO³¿tiÚ_Di§bË
(
hnÜ
->
In¡ªû
, hnÜ->
In™
.
NSBªk
);

886 
hnÜ
->
S‹
 = 
HAL_NOR_STATE_PROTECTED
;

889 
	`__HAL_UNLOCK
(
hnÜ
);

891  
HAL_OK
;

892 
	}
}

918 
HAL_NOR_S‹Ty³Def
 
	$HAL_NOR_G‘S‹
(
NOR_HªdËTy³Def
 *
hnÜ
)

920  
hnÜ
->
S‹
;

921 
	}
}

931 
HAL_NOR_StusTy³Def
 
	$HAL_NOR_G‘Stus
(
NOR_HªdËTy³Def
 *
hnÜ
, 
ušt32_t
 
Add»ss
, ušt32_ˆ
Timeout
)

933 
HAL_NOR_StusTy³Def
 
¡©us
 = 
HAL_NOR_STATUS_ONGOING
;

934 
ušt16_t
 
tmpSR1
 = 0, 
tmpSR2
 = 0;

935 
ušt32_t
 
tick¡¬t
 = 0;

938 
	`HAL_NOR_M¥Wa™
(
hnÜ
, 
Timeout
);

943 
tick¡¬t
 = 
	`HAL_G‘Tick
();

944 (
¡©us
 !ð
HAL_NOR_STATUS_SUCCESS
 ) && (¡©u !ð
HAL_NOR_STATUS_TIMEOUT
))

947 if(
Timeout
 !ð
HAL_MAX_DELAY
)

949 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

951 
¡©us
 = 
HAL_NOR_STATUS_TIMEOUT
;

956 
tmpSR1
 = *(
__IO
 
ušt16_t
 *)
Add»ss
;

957 
tmpSR2
 = *(
__IO
 
ušt16_t
 *)
Add»ss
;

960 if((
tmpSR1
 & 
NOR_MASK_STATUS_DQ6
è=ð(
tmpSR2
 & NOR_MASK_STATUS_DQ6))

962  
HAL_NOR_STATUS_SUCCESS
 ;

965 if((
tmpSR1
 & 
NOR_MASK_STATUS_DQ5
) == NOR_MASK_STATUS_DQ5)

967 
¡©us
 = 
HAL_NOR_STATUS_ONGOING
;

970 
tmpSR1
 = *(
__IO
 
ušt16_t
 *)
Add»ss
;

971 
tmpSR2
 = *(
__IO
 
ušt16_t
 *)
Add»ss
;

974 if((
tmpSR1
 & 
NOR_MASK_STATUS_DQ6
è=ð(
tmpSR2
 & NOR_MASK_STATUS_DQ6))

976  
HAL_NOR_STATUS_SUCCESS
;

978 if((
tmpSR1
 & 
NOR_MASK_STATUS_DQ5
) == NOR_MASK_STATUS_DQ5)

980  
HAL_NOR_STATUS_ERROR
;

985  
¡©us
;

986 
	}
}

997 
	gSTM32F437xx
 || 
	gSTM32F429xx
 || 
	gSTM32F439xx
 || 
	gSTM32F446xx
 || 
	gSTM32F469xx
 ||\

998 
	gSTM32F479xx
 */

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pccard.c

81 
	~"¡m32f4xx_h®.h
"

87 #ifdeà
HAL_PCCARD_MODULE_ENABLED


88 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

89 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| 
	$defšed
(
STM32F439xx
)

100 
	#PCCARD_TIMEOUT_READ_ID
 (
ušt32_t
)0x0000FFFF

	)

101 
	#PCCARD_TIMEOUT_READ_WRITE_SECTOR
 (
ušt32_t
)0x0000FFFF

	)

102 
	#PCCARD_TIMEOUT_ERASE_SECTOR
 (
ušt32_t
)0x00000400

	)

103 
	#PCCARD_TIMEOUT_STATUS
 (
ušt32_t
)0x01000000

	)

105 
	#PCCARD_STATUS_OK
 (
ušt8_t
)0x58

	)

106 
	#PCCARD_STATUS_WRITE_OK
 (
ušt8_t
)0x50

	)

143 
HAL_StusTy³Def
 
	$HAL_PCCARD_In™
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
, 
FMC_NAND_PCC_TimšgTy³Def
 *
ComS·ûTimšg
, FMC_NAND_PCC_TimšgTy³Deà*
A‰S·ûTimšg
, FMC_NAND_PCC_TimšgTy³Deà*
IOS·ûTimšg
)

146 if(
hpcÿrd
 =ð
NULL
)

148  
HAL_ERROR
;

151 if(
hpcÿrd
->
S‹
 =ð
HAL_PCCARD_STATE_RESET
)

154 
hpcÿrd
->
Lock
 = 
HAL_UNLOCKED
;

156 
	`HAL_PCCARD_M¥In™
(
hpcÿrd
);

160 
hpcÿrd
->
S‹
 = 
HAL_PCCARD_STATE_BUSY
;

163 
	`FMC_PCCARD_In™
(
hpcÿrd
->
In¡ªû
, &(hpcÿrd->
In™
));

166 
	`FMC_PCCARD_CommÚS·û_Timšg_In™
(
hpcÿrd
->
In¡ªû
, 
ComS·ûTimšg
);

169 
	`FMC_PCCARD_A‰ribu‹S·û_Timšg_In™
(
hpcÿrd
->
In¡ªû
, 
A‰S·ûTimšg
);

172 
	`FMC_PCCARD_IOS·û_Timšg_In™
(
hpcÿrd
->
In¡ªû
, 
IOS·ûTimšg
);

175 
	`__FMC_PCCARD_ENABLE
(
hpcÿrd
->
In¡ªû
);

178 
hpcÿrd
->
S‹
 = 
HAL_PCCARD_STATE_READY
;

180  
HAL_OK
;

182 
	}
}

190 
HAL_StusTy³Def
 
	$HAL_PCCARD_DeIn™
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
)

193 
	`HAL_PCCARD_M¥DeIn™
(
hpcÿrd
);

196 
	`FMC_PCCARD_DeIn™
(
hpcÿrd
->
In¡ªû
);

199 
hpcÿrd
->
S‹
 = 
HAL_PCCARD_STATE_RESET
;

202 
	`__HAL_UNLOCK
(
hpcÿrd
);

204  
HAL_OK
;

205 
	}
}

213 
__w—k
 
	$HAL_PCCARD_M¥In™
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
)

218 
	}
}

226 
__w—k
 
	$HAL_PCCARD_M¥DeIn™
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
)

231 
	}
}

260 
HAL_StusTy³Def
 
	$HAL_PCCARD_R—d_ID
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
, 
ušt8_t
 
Com·ùFÏsh_ID
[], ušt8_ˆ*
pStus
)

262 
ušt32_t
 
timeout
 = 
PCCARD_TIMEOUT_READ_ID
, 
šdex
 = 0;

263 
ušt8_t
 
¡©us
 = 0;

266 
	`__HAL_LOCK
(
hpcÿrd
);

269 if(
hpcÿrd
->
S‹
 =ð
HAL_PCCARD_STATE_BUSY
)

271  
HAL_BUSY
;

275 
hpcÿrd
->
S‹
 = 
HAL_PCCARD_STATE_BUSY
;

278 *
pStus
 = 
PCCARD_READY
;

281 *(
__IO
 
ušt16_t
 *)(
PCCARD_IO_SPACE_PRIMARY_ADDR
 | 
ATA_STATUS_CMD
) = 0xECEC;

287 
¡©us
 = *(
__IO
 
ušt8_t
 *)(
PCCARD_IO_SPACE_PRIMARY_ADDR
 | 
ATA_STATUS_CMD_ALTERNATE
);

289 
timeout
--;

290 }(
¡©us
 !ð
PCCARD_STATUS_OK
è&& 
timeout
);

292 if(
timeout
 == 0)

294 *
pStus
 = 
PCCARD_TIMEOUT_ERROR
;

299 
šdex
 = 0; index < 16; index++)

301 
Com·ùFÏsh_ID
[
šdex
] = *(
__IO
 
ušt8_t
 *)(
PCCARD_IO_SPACE_PRIMARY_ADDR
 | 
ATA_DATA
);

306 
hpcÿrd
->
S‹
 = 
HAL_PCCARD_STATE_READY
;

309 
	`__HAL_UNLOCK
(
hpcÿrd
);

311  
HAL_OK
;

312 
	}
}

323 
HAL_StusTy³Def
 
	$HAL_PCCARD_R—d_SeùÜ
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
, 
ušt16_t
 *
pBufãr
, ušt16_ˆ
SeùÜAdd»ss
, 
ušt8_t
 *
pStus
)

325 
ušt32_t
 
timeout
 = 
PCCARD_TIMEOUT_READ_WRITE_SECTOR
, 
šdex
 = 0;

326 
ušt8_t
 
¡©us
 = 0;

329 
	`__HAL_LOCK
(
hpcÿrd
);

332 if(
hpcÿrd
->
S‹
 =ð
HAL_PCCARD_STATE_BUSY
)

334  
HAL_BUSY
;

338 
hpcÿrd
->
S‹
 = 
HAL_PCCARD_STATE_BUSY
;

341 *
pStus
 = 
PCCARD_READY
;

344 *(
__IO
 
ušt16_t
 *)(
PCCARD_IO_SPACE_PRIMARY_ADDR
 | 
ATA_CYLINDER_HIGH
) = (uint16_t)0x00;

345 *(
__IO
 
ušt16_t
 *)(
PCCARD_IO_SPACE_PRIMARY_ADDR
 | 
ATA_SECTOR_COUNT
èð((ušt16_t)0x0100 ) | ((ušt16_t)
SeùÜAdd»ss
);

346 *(
__IO
 
ušt16_t
 *)(
PCCARD_IO_SPACE_PRIMARY_ADDR
 | 
ATA_STATUS_CMD
) = (uint16_t)0xE4A0;

351 
¡©us
 = *(
__IO
 
ušt16_t
 *)(
PCCARD_IO_SPACE_PRIMARY_ADDR
 | 
ATA_STATUS_CMD_ALTERNATE
);

352 
timeout
--;

353 }(
¡©us
 =ð0x80è&& 
timeout
);

355 if(
timeout
 == 0)

357 *
pStus
 = 
PCCARD_TIMEOUT_ERROR
;

360 
timeout
 = 
PCCARD_TIMEOUT_READ_WRITE_SECTOR
;

365 
¡©us
 = *(
__IO
 
ušt16_t
 *)(
PCCARD_IO_SPACE_PRIMARY_ADDR
 | 
ATA_STATUS_CMD_ALTERNATE
);

366 
timeout
--;

367 }(
¡©us
 !ð
PCCARD_STATUS_OK
è&& 
timeout
);

369 if(
timeout
 == 0)

371 *
pStus
 = 
PCCARD_TIMEOUT_ERROR
;

375 ; 
šdex
 < 
PCCARD_SECTOR_SIZE
; index++)

377 *(
ušt16_t
 *)
pBufãr
++ = *(ušt16_ˆ*)(
PCCARD_IO_SPACE_PRIMARY_ADDR
);

381 
hpcÿrd
->
S‹
 = 
HAL_PCCARD_STATE_READY
;

384 
	`__HAL_UNLOCK
(
hpcÿrd
);

386  
HAL_OK
;

387 
	}
}

399 
HAL_StusTy³Def
 
	$HAL_PCCARD_Wr™e_SeùÜ
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
, 
ušt16_t
 *
pBufãr
, ušt16_ˆ
SeùÜAdd»ss
, 
ušt8_t
 *
pStus
)

401 
ušt32_t
 
timeout
 = 
PCCARD_TIMEOUT_READ_WRITE_SECTOR
, 
šdex
 = 0;

402 
ušt8_t
 
¡©us
 = 0;

405 
	`__HAL_LOCK
(
hpcÿrd
);

408 if(
hpcÿrd
->
S‹
 =ð
HAL_PCCARD_STATE_BUSY
)

410  
HAL_BUSY
;

414 
hpcÿrd
->
S‹
 = 
HAL_PCCARD_STATE_BUSY
;

417 *
pStus
 = 
PCCARD_READY
;

420 *(
__IO
 
ušt16_t
 *)(
PCCARD_IO_SPACE_PRIMARY_ADDR
 | 
ATA_CYLINDER_HIGH
) = (uint16_t)0x00;

421 *(
__IO
 
ušt16_t
 *)(
PCCARD_IO_SPACE_PRIMARY_ADDR
 | 
ATA_SECTOR_COUNT
èð((ušt16_t)0x0100 ) | ((ušt16_t)
SeùÜAdd»ss
);

422 *(
__IO
 
ušt16_t
 *)(
PCCARD_IO_SPACE_PRIMARY_ADDR
 | 
ATA_STATUS_CMD
) = (uint16_t)0x30A0;

427 
¡©us
 = *(
__IO
 
ušt8_t
 *)(
PCCARD_IO_SPACE_PRIMARY_ADDR
 | 
ATA_STATUS_CMD_ALTERNATE
);

428 
timeout
--;

429 }(
¡©us
 !ð
PCCARD_STATUS_OK
è&& 
timeout
);

431 if(
timeout
 == 0)

433 *
pStus
 = 
PCCARD_TIMEOUT_ERROR
;

437 ; 
šdex
 < 
PCCARD_SECTOR_SIZE
; index++)

439 *(
ušt16_t
 *)(
PCCARD_IO_SPACE_PRIMARY_ADDR
èð*(ušt16_ˆ*)
pBufãr
++;

445 
¡©us
 = *(
__IO
 
ušt8_t
 *)(
PCCARD_IO_SPACE_PRIMARY_ADDR
 | 
ATA_STATUS_CMD_ALTERNATE
);

446 
timeout
--;

447 }(
¡©us
 !ð
PCCARD_STATUS_WRITE_OK
è&& 
timeout
);

449 if(
timeout
 == 0)

451 *
pStus
 = 
PCCARD_TIMEOUT_ERROR
;

455 
hpcÿrd
->
S‹
 = 
HAL_PCCARD_STATE_READY
;

458 
	`__HAL_UNLOCK
(
hpcÿrd
);

460  
HAL_OK
;

461 
	}
}

472 
HAL_StusTy³Def
 
	$HAL_PCCARD_E¿£_SeùÜ
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
, 
ušt16_t
 
SeùÜAdd»ss
, 
ušt8_t
 *
pStus
)

474 
ušt32_t
 
timeout
 = 
PCCARD_TIMEOUT_ERASE_SECTOR
;

475 
ušt8_t
 
¡©us
 = 0;

478 
	`__HAL_LOCK
(
hpcÿrd
);

481 if(
hpcÿrd
->
S‹
 =ð
HAL_PCCARD_STATE_BUSY
)

483  
HAL_BUSY
;

487 
hpcÿrd
->
S‹
 = 
HAL_PCCARD_STATE_BUSY
;

490 *
pStus
 = 
PCCARD_READY
;

493 *(
__IO
 
ušt8_t
 *)(
PCCARD_IO_SPACE_PRIMARY_ADDR
 | 
ATA_CYLINDER_LOW
) = 0x00;

494 *(
__IO
 
ušt8_t
 *)(
PCCARD_IO_SPACE_PRIMARY_ADDR
 | 
ATA_CYLINDER_HIGH
) = 0x00;

495 *(
__IO
 
ušt8_t
 *)(
PCCARD_IO_SPACE_PRIMARY_ADDR
 | 
ATA_SECTOR_NUMBER
èð
SeùÜAdd»ss
;

496 *(
__IO
 
ušt8_t
 *)(
PCCARD_IO_SPACE_PRIMARY_ADDR
 | 
ATA_SECTOR_COUNT
) = 0x01;

497 *(
__IO
 
ušt8_t
 *)(
PCCARD_IO_SPACE_PRIMARY_ADDR
 | 
ATA_CARD_HEAD
) = 0xA0;

498 *(
__IO
 
ušt8_t
 *)(
PCCARD_IO_SPACE_PRIMARY_ADDR
 | 
ATA_STATUS_CMD
èð
ATA_ERASE_SECTOR_CMD
;

501 
¡©us
 = *(
__IO
 
ušt8_t
 *)(
PCCARD_IO_SPACE_PRIMARY_ADDR
 | 
ATA_STATUS_CMD_ALTERNATE
);

503 (
¡©us
 !ð
PCCARD_STATUS_WRITE_OK
è&& 
timeout
)

505 
¡©us
 = *(
__IO
 
ušt8_t
 *)(
PCCARD_IO_SPACE_PRIMARY_ADDR
 | 
ATA_STATUS_CMD_ALTERNATE
);

506 
timeout
--;

509 if(
timeout
 == 0)

511 *
pStus
 = 
PCCARD_TIMEOUT_ERROR
;

515 
hpcÿrd
->
S‹
 = 
HAL_PCCARD_STATE_READY
;

518 
	`__HAL_UNLOCK
(
hpcÿrd
);

520  
HAL_OK
;

521 
	}
}

529 
HAL_StusTy³Def
 
	$HAL_PCCARD_Re£t
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
)

532 
	`__HAL_LOCK
(
hpcÿrd
);

535 if(
hpcÿrd
->
S‹
 =ð
HAL_PCCARD_STATE_BUSY
)

537  
HAL_BUSY
;

548 
hpcÿrd
->
S‹
 = 
HAL_PCCARD_STATE_BUSY
;

550 *(
__IO
 
ušt8_t
 *)(
PCCARD_ATTRIBUTE_SPACE_ADDRESS
 | 
ATA_CARD_CONFIGURATION
 ) = 0x01;

553 
hpcÿrd
->
S‹
 = 
HAL_PCCARD_STATE_READY
;

556 
	`__HAL_UNLOCK
(
hpcÿrd
);

558  
HAL_OK
;

559 
	}
}

567 
	$HAL_PCCARD_IRQHªdËr
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
)

570 if(
	`__FMC_PCCARD_GET_FLAG
(
hpcÿrd
->
In¡ªû
, 
FMC_FLAG_RISING_EDGE
))

573 
	`HAL_PCCARD_ITC®lback
(
hpcÿrd
);

576 
	`__FMC_PCCARD_CLEAR_FLAG
(
hpcÿrd
->
In¡ªû
, 
FMC_FLAG_RISING_EDGE
);

580 if(
	`__FMC_PCCARD_GET_FLAG
(
hpcÿrd
->
In¡ªû
, 
FMC_FLAG_LEVEL
))

583 
	`HAL_PCCARD_ITC®lback
(
hpcÿrd
);

586 
	`__FMC_PCCARD_CLEAR_FLAG
(
hpcÿrd
->
In¡ªû
, 
FMC_FLAG_LEVEL
);

590 if(
	`__FMC_PCCARD_GET_FLAG
(
hpcÿrd
->
In¡ªû
, 
FMC_FLAG_FALLING_EDGE
))

593 
	`HAL_PCCARD_ITC®lback
(
hpcÿrd
);

596 
	`__FMC_PCCARD_CLEAR_FLAG
(
hpcÿrd
->
In¡ªû
, 
FMC_FLAG_FALLING_EDGE
);

600 if(
	`__FMC_PCCARD_GET_FLAG
(
hpcÿrd
->
In¡ªû
, 
FMC_FLAG_FEMPT
))

603 
	`HAL_PCCARD_ITC®lback
(
hpcÿrd
);

606 
	`__FMC_PCCARD_CLEAR_FLAG
(
hpcÿrd
->
In¡ªû
, 
FMC_FLAG_FEMPT
);

608 
	}
}

616 
__w—k
 
	$HAL_PCCARD_ITC®lback
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
)

621 
	}
}

648 
HAL_PCCARD_S‹Ty³Def
 
	$HAL_PCCARD_G‘S‹
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
)

650  
hpcÿrd
->
S‹
;

651 
	}
}

662 
HAL_PCCARD_StusTy³Def
 
	$HAL_PCCARD_G‘Stus
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
)

664 
ušt32_t
 
timeout
 = 
PCCARD_TIMEOUT_STATUS
, 
¡©us_pcÿrd
 = 0;

667 if(
hpcÿrd
->
S‹
 =ð
HAL_PCCARD_STATE_BUSY
)

669  
HAL_PCCARD_STATUS_ONGOING
;

672 
¡©us_pcÿrd
 = *(
__IO
 
ušt8_t
 *)(
PCCARD_IO_SPACE_PRIMARY_ADDR
 | 
ATA_STATUS_CMD_ALTERNATE
);

674 (
¡©us_pcÿrd
 =ð
PCCARD_BUSY
è&& 
timeout
)

676 
¡©us_pcÿrd
 = *(
__IO
 
ušt8_t
 *)(
PCCARD_IO_SPACE_PRIMARY_ADDR
 | 
ATA_STATUS_CMD_ALTERNATE
);

677 
timeout
--;

680 if(
timeout
 == 0)

682 
¡©us_pcÿrd
 = 
PCCARD_TIMEOUT_ERROR
;

686  (
HAL_PCCARD_StusTy³Def
è
¡©us_pcÿrd
;

687 
	}
}

698 
HAL_PCCARD_StusTy³Def
 
	$HAL_PCCARD_R—dStus
(
PCCARD_HªdËTy³Def
 *
hpcÿrd
)

700 
ušt8_t
 
d©a
 = 0, 
¡©us_pcÿrd
 = 
PCCARD_BUSY
;

703 if(
hpcÿrd
->
S‹
 =ð
HAL_PCCARD_STATE_BUSY
)

705  
HAL_PCCARD_STATUS_ONGOING
;

709 
d©a
 = *(
__IO
 
ušt8_t
 *)(
PCCARD_IO_SPACE_PRIMARY_ADDR
 | 
ATA_STATUS_CMD_ALTERNATE
);

711 if((
d©a
 & 
PCCARD_TIMEOUT_ERROR
) == PCCARD_TIMEOUT_ERROR)

713 
¡©us_pcÿrd
 = 
PCCARD_TIMEOUT_ERROR
;

715 if((
d©a
 & 
PCCARD_READY
) == PCCARD_READY)

717 
¡©us_pcÿrd
 = 
PCCARD_READY
;

720  (
HAL_PCCARD_StusTy³Def
è
¡©us_pcÿrd
;

721 
	}
}

731 
	gSTM32F427xx
 || 
	gSTM32F437xx
 || 
	gSTM32F429xx
 || 
	gSTM32F439xx
 */

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pcd.c

76 
	~"¡m32f4xx_h®.h
"

87 #ifdeà
HAL_PCD_MODULE_ENABLED


88 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

89 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

90 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

91 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

99 
	#PCD_MIN
(
a
, 
b
è((×è< (b)è? (aè: (b))

	)

100 
	#PCD_MAX
(
a
, 
b
è((×è> (b)è? (aè: (b))

	)

109 
HAL_StusTy³Def
 
	`PCD_Wr™eEm±yTxFifo
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt32_t
 
•num
);

138 
HAL_StusTy³Def
 
	$HAL_PCD_In™
(
PCD_HªdËTy³Def
 *
hpcd
)

140 
ušt32_t
 
i
 = 0;

143 if(
hpcd
 =ð
NULL
)

145  
HAL_ERROR
;

149 
	`as£¹_·¿m
(
	`IS_PCD_ALL_INSTANCE
(
hpcd
->
In¡ªû
));

151 
hpcd
->
S‹
 = 
HAL_PCD_STATE_BUSY
;

154 
	`HAL_PCD_M¥In™
(
hpcd
);

157 
	`__HAL_PCD_DISABLE
(
hpcd
);

160 
	`USB_CÜeIn™
(
hpcd
->
In¡ªû
, hpcd->
In™
);

163 
	`USB_S‘Cu¼’tMode
(
hpcd
->
In¡ªû
 , 
USB_OTG_DEVICE_MODE
);

166 
i
 = 0; i < 15 ; i++)

169 
hpcd
->
IN_•
[
i
].
is_š
 = 1;

170 
hpcd
->
IN_•
[
i
].
num
 = i;

171 
hpcd
->
IN_•
[
i
].
tx_fifo_num
 = i;

173 
hpcd
->
IN_•
[
i
].
ty³
 = 
EP_TYPE_CTRL
;

174 
hpcd
->
IN_•
[
i
].
max·ck‘
 = 0;

175 
hpcd
->
IN_•
[
i
].
xãr_buff
 = 0;

176 
hpcd
->
IN_•
[
i
].
xãr_Ën
 = 0;

179 
i
 = 0; i < 15 ; i++)

181 
hpcd
->
OUT_•
[
i
].
is_š
 = 0;

182 
hpcd
->
OUT_•
[
i
].
num
 = i;

183 
hpcd
->
IN_•
[
i
].
tx_fifo_num
 = i;

185 
hpcd
->
OUT_•
[
i
].
ty³
 = 
EP_TYPE_CTRL
;

186 
hpcd
->
OUT_•
[
i
].
max·ck‘
 = 0;

187 
hpcd
->
OUT_•
[
i
].
xãr_buff
 = 0;

188 
hpcd
->
OUT_•
[
i
].
xãr_Ën
 = 0;

190 
hpcd
->
In¡ªû
->
DIEPTXF
[
i
] = 0;

194 
	`USB_DevIn™
(
hpcd
->
In¡ªû
, hpcd->
In™
);

196 
hpcd
->
S‹
ð
HAL_PCD_STATE_READY
;

198 #ifdeà
USB_OTG_GLPMCFG_LPMEN


200 ià(
hpcd
->
In™
.
Ím_’abË
 == 1)

202 
	`HAL_PCDEx_Aùiv©eLPM
(
hpcd
);

206 #ifdeà
USB_OTG_GCCFG_BCDEN


208 ià(
hpcd
->
In™
.
b©‹ry_ch¬gšg_’abË
 ==1)

210 
	`HAL_PCDEx_Aùiv©eBCD
(
hpcd
);

214 
	`USB_DevDiscÚÃù
 (
hpcd
->
In¡ªû
);

215  
HAL_OK
;

216 
	}
}

223 
HAL_StusTy³Def
 
	$HAL_PCD_DeIn™
(
PCD_HªdËTy³Def
 *
hpcd
)

226 if(
hpcd
 =ð
NULL
)

228  
HAL_ERROR
;

231 
hpcd
->
S‹
 = 
HAL_PCD_STATE_BUSY
;

234 
	`HAL_PCD_StÝ
(
hpcd
);

237 
	`HAL_PCD_M¥DeIn™
(
hpcd
);

239 
hpcd
->
S‹
 = 
HAL_PCD_STATE_RESET
;

241  
HAL_OK
;

242 
	}
}

249 
__w—k
 
	$HAL_PCD_M¥In™
(
PCD_HªdËTy³Def
 *
hpcd
)

254 
	}
}

261 
__w—k
 
	$HAL_PCD_M¥DeIn™
(
PCD_HªdËTy³Def
 *
hpcd
)

266 
	}
}

292 
HAL_StusTy³Def
 
	$HAL_PCD_S¹
(
PCD_HªdËTy³Def
 *
hpcd
)

294 
	`__HAL_LOCK
(
hpcd
);

295 
	`USB_DevCÚÃù
 (
hpcd
->
In¡ªû
);

296 
	`__HAL_PCD_ENABLE
(
hpcd
);

297 
	`__HAL_UNLOCK
(
hpcd
);

298  
HAL_OK
;

299 
	}
}

306 
HAL_StusTy³Def
 
	$HAL_PCD_StÝ
(
PCD_HªdËTy³Def
 *
hpcd
)

308 
	`__HAL_LOCK
(
hpcd
);

309 
	`__HAL_PCD_DISABLE
(
hpcd
);

310 
	`USB_StÝDeviû
(
hpcd
->
In¡ªû
);

311 
	`USB_DevDiscÚÃù
(
hpcd
->
In¡ªû
);

312 
	`__HAL_UNLOCK
(
hpcd
);

313  
HAL_OK
;

314 
	}
}

321 
	$HAL_PCD_IRQHªdËr
(
PCD_HªdËTy³Def
 *
hpcd
)

323 
USB_OTG_Glob®Ty³Def
 *
USBx
 = 
hpcd
->
In¡ªû
;

324 
ušt32_t
 
i
 = 0, 
•_šŒ
 = 0, 
•št
 = 0, 
•num
 = 0;

325 
ušt32_t
 
fifÛm±ymsk
 = 0, 
‹mp
 = 0;

326 
USB_OTG_EPTy³Def
 *
•
;

329 ià(
	`USB_G‘Mode
(
hpcd
->
In¡ªû
è=ð
USB_OTG_MODE_DEVICE
)

332 if(
	`__HAL_PCD_IS_INVALID_INTERRUPT
(
hpcd
))

337 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_MMIS
))

340 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_MMIS
);

343 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_OEPINT
))

345 
•num
 = 0;

348 
•_šŒ
 = 
	`USB_R—dDevAÎOutEpIÁ”ru±
(
hpcd
->
In¡ªû
);

350  
•_šŒ
 )

352 ià(
•_šŒ
 & 0x1)

354 
•št
 = 
	`USB_R—dDevOutEPIÁ”ru±
(
hpcd
->
In¡ªû
, 
•num
);

356 if(Ð
•št
 & 
USB_OTG_DOEPINT_XFRC
) == USB_OTG_DOEPINT_XFRC)

358 
	`CLEAR_OUT_EP_INTR
(
•num
, 
USB_OTG_DOEPINT_XFRC
);

360 if(
hpcd
->
In™
.
dma_’abË
 == 1)

362 
hpcd
->
OUT_•
[
•num
].
xãr_couÁ
 = hpcd->OUT_•[•num].
max·ck‘
- (
	`USBx_OUTEP
Ó²um)->
DOEPTSIZ
 & 
USB_OTG_DOEPTSIZ_XFRSIZ
);

363 
hpcd
->
OUT_•
[
•num
].
xãr_buff
 +ðhpcd->OUT_•[•num].
max·ck‘
;

366 
	`HAL_PCD_D©aOutSgeC®lback
(
hpcd
, 
•num
);

367 if(
hpcd
->
In™
.
dma_’abË
 == 1)

369 if((
•num
 =ð0è&& (
hpcd
->
OUT_•
[•num].
xãr_Ën
 == 0))

372 
	`USB_EP0_OutS¹
(
hpcd
->
In¡ªû
, 1, (
ušt8_t
 *)hpcd->
S‘up
);

377 if(Ð
•št
 & 
USB_OTG_DOEPINT_STUP
) == USB_OTG_DOEPINT_STUP)

380 
	`HAL_PCD_S‘upSgeC®lback
(
hpcd
);

381 
	`CLEAR_OUT_EP_INTR
(
•num
, 
USB_OTG_DOEPINT_STUP
);

384 if(Ð
•št
 & 
USB_OTG_DOEPINT_OTEPDIS
) == USB_OTG_DOEPINT_OTEPDIS)

386 
	`CLEAR_OUT_EP_INTR
(
•num
, 
USB_OTG_DOEPINT_OTEPDIS
);

389 
•num
++;

390 
•_šŒ
 >>= 1;

394 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_IEPINT
))

397 
•_šŒ
 = 
	`USB_R—dDevAÎInEpIÁ”ru±
(
hpcd
->
In¡ªû
);

399 
•num
 = 0;

401  
•_šŒ
 )

403 ià(
•_šŒ
 & 0x1)

405 
•št
 = 
	`USB_R—dDevInEPIÁ”ru±
(
hpcd
->
In¡ªû
, 
•num
);

407 if(Ð
•št
 & 
USB_OTG_DIEPINT_XFRC
) == USB_OTG_DIEPINT_XFRC)

409 
fifÛm±ymsk
 = 0x1 << 
•num
;

410 
USBx_DEVICE
->
DIEPEMPMSK
 &ð~
fifÛm±ymsk
;

412 
	`CLEAR_IN_EP_INTR
(
•num
, 
USB_OTG_DIEPINT_XFRC
);

414 ià(
hpcd
->
In™
.
dma_’abË
 == 1)

416 
hpcd
->
IN_•
[
•num
].
xãr_buff
 +ðhpcd->IN_•[•num].
max·ck‘
;

419 
	`HAL_PCD_D©aInSgeC®lback
(
hpcd
, 
•num
);

421 ià(
hpcd
->
In™
.
dma_’abË
 == 1)

424 if((
•num
 =ð0è&& (
hpcd
->
IN_•
[•num].
xãr_Ën
 == 0))

427 
	`USB_EP0_OutS¹
(
hpcd
->
In¡ªû
, 1, (
ušt8_t
 *)hpcd->
S‘up
);

431 if(Ð
•št
 & 
USB_OTG_DIEPINT_TOC
) == USB_OTG_DIEPINT_TOC)

433 
	`CLEAR_IN_EP_INTR
(
•num
, 
USB_OTG_DIEPINT_TOC
);

435 if(Ð
•št
 & 
USB_OTG_DIEPINT_ITTXFE
) == USB_OTG_DIEPINT_ITTXFE)

437 
	`CLEAR_IN_EP_INTR
(
•num
, 
USB_OTG_DIEPINT_ITTXFE
);

439 if(Ð
•št
 & 
USB_OTG_DIEPINT_INEPNE
) == USB_OTG_DIEPINT_INEPNE)

441 
	`CLEAR_IN_EP_INTR
(
•num
, 
USB_OTG_DIEPINT_INEPNE
);

443 if(Ð
•št
 & 
USB_OTG_DIEPINT_EPDISD
) == USB_OTG_DIEPINT_EPDISD)

445 
	`CLEAR_IN_EP_INTR
(
•num
, 
USB_OTG_DIEPINT_EPDISD
);

447 if(Ð
•št
 & 
USB_OTG_DIEPINT_TXFE
) == USB_OTG_DIEPINT_TXFE)

449 
	`PCD_Wr™eEm±yTxFifo
(
hpcd
 , 
•num
);

452 
•num
++;

453 
•_šŒ
 >>= 1;

458 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_WKUINT
))

461 
USBx_DEVICE
->
DCTL
 &ð~
USB_OTG_DCTL_RWUSIG
;

463 #ifdeà
USB_OTG_GLPMCFG_LPMEN


464 if(
hpcd
->
LPM_S‹
 =ð
LPM_L1
)

466 
hpcd
->
LPM_S‹
 = 
LPM_L0
;

467 
	`HAL_PCDEx_LPM_C®lback
(
hpcd
, 
PCD_LPM_L0_ACTIVE
);

472 
	`HAL_PCD_ResumeC®lback
(
hpcd
);

475 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_WKUINT
);

479 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_USBSUSP
))

481 if((
USBx_DEVICE
->
DSTS
 & 
USB_OTG_DSTS_SUSPSTS
) == USB_OTG_DSTS_SUSPSTS)

484 
	`HAL_PCD_Su¥’dC®lback
(
hpcd
);

486 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_USBSUSP
);

489 #ifdeà
USB_OTG_GLPMCFG_LPMEN


491 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_LPMINT
))

493 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_LPMINT
);

494 ifÐ
hpcd
->
LPM_S‹
 =ð
LPM_L0
)

496 
hpcd
->
LPM_S‹
 = 
LPM_L1
;

497 
hpcd
->
BESL
 = (hpcd->
In¡ªû
->
GLPMCFG
 & 
USB_OTG_GLPMCFG_BESL
) >>2 ;

498 
	`HAL_PCDEx_LPM_C®lback
(
hpcd
, 
PCD_LPM_L1_ACTIVE
);

502 
	`HAL_PCD_Su¥’dC®lback
(
hpcd
);

508 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_USBRST
))

510 
USBx_DEVICE
->
DCTL
 &ð~
USB_OTG_DCTL_RWUSIG
;

511 
	`USB_FlushTxFifo
(
hpcd
->
In¡ªû
 , 0 );

513 
i
 = 0; i < 
hpcd
->
In™
.
dev_’dpošts
 ; i++)

515 
	`USBx_INEP
(
i
)->
DIEPINT
 = 0xFF;

516 
	`USBx_OUTEP
(
i
)->
DOEPINT
 = 0xFF;

518 
USBx_DEVICE
->
DAINT
 = 0xFFFFFFFF;

519 
USBx_DEVICE
->
DAINTMSK
 |= 0x10001;

521 if(
hpcd
->
In™
.
u£_dediÿ‹d_•1
)

523 
USBx_DEVICE
->
DOUTEP1MSK
 |ð(
USB_OTG_DOEPMSK_STUPM
 | 
USB_OTG_DOEPMSK_XFRCM
 | 
USB_OTG_DOEPMSK_EPDM
);

524 
USBx_DEVICE
->
DINEP1MSK
 |ð(
USB_OTG_DIEPMSK_TOM
 | 
USB_OTG_DIEPMSK_XFRCM
 | 
USB_OTG_DIEPMSK_EPDM
);

528 
USBx_DEVICE
->
DOEPMSK
 |ð(
USB_OTG_DOEPMSK_STUPM
 | 
USB_OTG_DOEPMSK_XFRCM
 | 
USB_OTG_DOEPMSK_EPDM
);

529 
USBx_DEVICE
->
DIEPMSK
 |ð(
USB_OTG_DIEPMSK_TOM
 | 
USB_OTG_DIEPMSK_XFRCM
 | 
USB_OTG_DIEPMSK_EPDM
);

533 
USBx_DEVICE
->
DCFG
 &ð~
USB_OTG_DCFG_DAD
;

536 
	`USB_EP0_OutS¹
(
hpcd
->
In¡ªû
, hpcd->
In™
.
dma_’abË
, (
ušt8_t
 *)hpcd->
S‘up
);

538 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_USBRST
);

542 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_ENUMDNE
))

544 
	`USB_Aùiv©eS‘up
(
hpcd
->
In¡ªû
);

545 
hpcd
->
In¡ªû
->
GUSBCFG
 &ð~
USB_OTG_GUSBCFG_TRDT
;

547 iàÐ
	`USB_G‘DevS³ed
(
hpcd
->
In¡ªû
è=ð
USB_OTG_SPEED_HIGH
)

549 
hpcd
->
In™
.
¥“d
 = 
USB_OTG_SPEED_HIGH
;

550 
hpcd
->
In™
.
•0_mps
 = 
USB_OTG_HS_MAX_PACKET_SIZE
 ;

551 
hpcd
->
In¡ªû
->
GUSBCFG
 |ð(
ušt32_t
)((
USBD_HS_TRDT_VALUE
 << 10è& 
USB_OTG_GUSBCFG_TRDT
);

555 
hpcd
->
In™
.
¥“d
 = 
USB_OTG_SPEED_FULL
;

556 
hpcd
->
In™
.
•0_mps
 = 
USB_OTG_FS_MAX_PACKET_SIZE
 ;

557 
hpcd
->
In¡ªû
->
GUSBCFG
 |ð(
ušt32_t
)((
USBD_FS_TRDT_VALUE
 << 10è& 
USB_OTG_GUSBCFG_TRDT
);

560 
	`HAL_PCD_Re£tC®lback
(
hpcd
);

562 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_ENUMDNE
);

566 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_RXFLVL
))

568 
	`USB_MASK_INTERRUPT
(
hpcd
->
In¡ªû
, 
USB_OTG_GINTSTS_RXFLVL
);

570 
‹mp
 = 
USBx
->
GRXSTSP
;

572 
•
 = &
hpcd
->
OUT_•
[
‹mp
 & 
USB_OTG_GRXSTSP_EPNUM
];

574 if(((
‹mp
 & 
USB_OTG_GRXSTSP_PKTSTS
è>> 17è=ð
STS_DATA_UPDT
)

576 if((
‹mp
 & 
USB_OTG_GRXSTSP_BCNT
) != 0)

578 
	`USB_R—dPack‘
(
USBx
, 
•
->
xãr_buff
, (
‹mp
 & 
USB_OTG_GRXSTSP_BCNT
) >> 4);

579 
•
->
xãr_buff
 +ð(
‹mp
 & 
USB_OTG_GRXSTSP_BCNT
) >> 4;

580 
•
->
xãr_couÁ
 +ð(
‹mp
 & 
USB_OTG_GRXSTSP_BCNT
) >> 4;

583 ià(((
‹mp
 & 
USB_OTG_GRXSTSP_PKTSTS
è>> 17è=ð
STS_SETUP_UPDT
)

585 
	`USB_R—dPack‘
(
USBx
, (
ušt8_t
 *)
hpcd
->
S‘up
, 8);

586 
•
->
xãr_couÁ
 +ð(
‹mp
 & 
USB_OTG_GRXSTSP_BCNT
) >> 4;

588 
	`USB_UNMASK_INTERRUPT
(
hpcd
->
In¡ªû
, 
USB_OTG_GINTSTS_RXFLVL
);

592 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_SOF
))

594 
	`HAL_PCD_SOFC®lback
(
hpcd
);

595 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_SOF
);

599 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_IISOIXFR
))

601 
	`HAL_PCD_ISOINIncom¶‘eC®lback
(
hpcd
, 
•num
);

602 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_IISOIXFR
);

606 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_PXFR_INCOMPISOOUT
))

608 
	`HAL_PCD_ISOOUTIncom¶‘eC®lback
(
hpcd
, 
•num
);

609 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_PXFR_INCOMPISOOUT
);

613 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_SRQINT
))

615 
	`HAL_PCD_CÚÃùC®lback
(
hpcd
);

616 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_SRQINT
);

620 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_OTGINT
))

622 
‹mp
 = 
hpcd
->
In¡ªû
->
GOTGINT
;

624 if((
‹mp
 & 
USB_OTG_GOTGINT_SEDET
) == USB_OTG_GOTGINT_SEDET)

626 
	`HAL_PCD_DiscÚÃùC®lback
(
hpcd
);

628 
hpcd
->
In¡ªû
->
GOTGINT
 |ð
‹mp
;

631 
	}
}

639 
__w—k
 
	$HAL_PCD_D©aOutSgeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
)

644 
	}
}

652 
__w—k
 
	$HAL_PCD_D©aInSgeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
)

657 
	}
}

663 
__w—k
 
	$HAL_PCD_S‘upSgeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

668 
	}
}

675 
__w—k
 
	$HAL_PCD_SOFC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

680 
	}
}

687 
__w—k
 
	$HAL_PCD_Re£tC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

692 
	}
}

699 
__w—k
 
	$HAL_PCD_Su¥’dC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

704 
	}
}

711 
__w—k
 
	$HAL_PCD_ResumeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

716 
	}
}

724 
__w—k
 
	$HAL_PCD_ISOOUTIncom¶‘eC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
)

729 
	}
}

737 
__w—k
 
	$HAL_PCD_ISOINIncom¶‘eC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
)

742 
	}
}

749 
__w—k
 
	$HAL_PCD_CÚÃùC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

754 
	}
}

761 
__w—k
 
	$HAL_PCD_DiscÚÃùC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

766 
	}
}

792 
HAL_StusTy³Def
 
	$HAL_PCD_DevCÚÃù
(
PCD_HªdËTy³Def
 *
hpcd
)

794 
	`__HAL_LOCK
(
hpcd
);

795 
	`USB_DevCÚÃù
(
hpcd
->
In¡ªû
);

796 
	`__HAL_UNLOCK
(
hpcd
);

797  
HAL_OK
;

798 
	}
}

805 
HAL_StusTy³Def
 
	$HAL_PCD_DevDiscÚÃù
(
PCD_HªdËTy³Def
 *
hpcd
)

807 
	`__HAL_LOCK
(
hpcd
);

808 
	`USB_DevDiscÚÃù
(
hpcd
->
In¡ªû
);

809 
	`__HAL_UNLOCK
(
hpcd
);

810  
HAL_OK
;

811 
	}
}

819 
HAL_StusTy³Def
 
	$HAL_PCD_S‘Add»ss
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
add»ss
)

821 
	`__HAL_LOCK
(
hpcd
);

822 
	`USB_S‘DevAdd»ss
(
hpcd
->
In¡ªû
, 
add»ss
);

823 
	`__HAL_UNLOCK
(
hpcd
);

824  
HAL_OK
;

825 
	}
}

834 
HAL_StusTy³Def
 
	$HAL_PCD_EP_O³n
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
, 
ušt16_t
 
•_mps
, ušt8_ˆ
•_ty³
)

836 
HAL_StusTy³Def
 
»t
 = 
HAL_OK
;

837 
USB_OTG_EPTy³Def
 *
•
;

839 ià((
•_addr
 & 0x80) == 0x80)

841 
•
 = &
hpcd
->
IN_•
[
•_addr
 & 0x7F];

845 
•
 = &
hpcd
->
OUT_•
[
•_addr
 & 0x7F];

847 
•
->
num
 = 
•_addr
 & 0x7F;

849 
•
->
is_š
 = (0x80 & 
•_addr
) != 0;

850 
•
->
max·ck‘
 = 
•_mps
;

851 
•
->
ty³
 = 
•_ty³
;

852 ià(
•
->
is_š
)

855 
•
->
tx_fifo_num
 =ƒp->
num
;

858 ià(
•_ty³
 =ð
EP_TYPE_BULK
 )

860 
•
->
d©a_pid_¡¬t
 = 0;

863 
	`__HAL_LOCK
(
hpcd
);

864 
	`USB_Aùiv©eEndpošt
(
hpcd
->
In¡ªû
 , 
•
);

865 
	`__HAL_UNLOCK
(
hpcd
);

866  
»t
;

867 
	}
}

876 
HAL_StusTy³Def
 
	$HAL_PCD_EP_Clo£
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
)

878 
USB_OTG_EPTy³Def
 *
•
;

880 ià((
•_addr
 & 0x80) == 0x80)

882 
•
 = &
hpcd
->
IN_•
[
•_addr
 & 0x7F];

886 
•
 = &
hpcd
->
OUT_•
[
•_addr
 & 0x7F];

888 
•
->
num
 = 
•_addr
 & 0x7F;

890 
•
->
is_š
 = (0x80 & 
•_addr
) != 0;

892 
	`__HAL_LOCK
(
hpcd
);

893 
	`USB_D—ùiv©eEndpošt
(
hpcd
->
In¡ªû
 , 
•
);

894 
	`__HAL_UNLOCK
(
hpcd
);

895  
HAL_OK
;

896 
	}
}

907 
HAL_StusTy³Def
 
	$HAL_PCD_EP_Reûive
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
, ušt8_ˆ*
pBuf
, 
ušt32_t
 
Ën
)

909 
USB_OTG_EPTy³Def
 *
•
;

911 
•
 = &
hpcd
->
OUT_•
[
•_addr
 & 0x7F];

914 
•
->
xãr_buff
 = 
pBuf
;

915 
•
->
xãr_Ën
 = 
Ën
;

916 
•
->
xãr_couÁ
 = 0;

917 
•
->
is_š
 = 0;

918 
•
->
num
 = 
•_addr
 & 0x7F;

920 ià(
hpcd
->
In™
.
dma_’abË
 == 1)

922 
•
->
dma_addr
 = (
ušt32_t
)
pBuf
;

925 
	`__HAL_LOCK
(
hpcd
);

927 ià((
•_addr
 & 0x7F) == 0 )

929 
	`USB_EP0S¹Xãr
(
hpcd
->
In¡ªû
 , 
•
, hpcd->
In™
.
dma_’abË
);

933 
	`USB_EPS¹Xãr
(
hpcd
->
In¡ªû
 , 
•
, hpcd->
In™
.
dma_’abË
);

935 
	`__HAL_UNLOCK
(
hpcd
);

937  
HAL_OK
;

938 
	}
}

946 
ušt16_t
 
	$HAL_PCD_EP_G‘RxCouÁ
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
)

948  
hpcd
->
OUT_•
[
•_addr
 & 0x7F].
xãr_couÁ
;

949 
	}
}

958 
HAL_StusTy³Def
 
	$HAL_PCD_EP_T¿nsm™
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
, ušt8_ˆ*
pBuf
, 
ušt32_t
 
Ën
)

960 
USB_OTG_EPTy³Def
 *
•
;

962 
•
 = &
hpcd
->
IN_•
[
•_addr
 & 0x7F];

965 
•
->
xãr_buff
 = 
pBuf
;

966 
•
->
xãr_Ën
 = 
Ën
;

967 
•
->
xãr_couÁ
 = 0;

968 
•
->
is_š
 = 1;

969 
•
->
num
 = 
•_addr
 & 0x7F;

971 ià(
hpcd
->
In™
.
dma_’abË
 == 1)

973 
•
->
dma_addr
 = (
ušt32_t
)
pBuf
;

976 
	`__HAL_LOCK
(
hpcd
);

978 ià((
•_addr
 & 0x7F) == 0 )

980 
	`USB_EP0S¹Xãr
(
hpcd
->
In¡ªû
 , 
•
, hpcd->
In™
.
dma_’abË
);

984 
	`USB_EPS¹Xãr
(
hpcd
->
In¡ªû
 , 
•
, hpcd->
In™
.
dma_’abË
);

987 
	`__HAL_UNLOCK
(
hpcd
);

989  
HAL_OK
;

990 
	}
}

998 
HAL_StusTy³Def
 
	$HAL_PCD_EP_S‘SÎ
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
)

1000 
USB_OTG_EPTy³Def
 *
•
;

1002 ià((0x80 & 
•_addr
) == 0x80)

1004 
•
 = &
hpcd
->
IN_•
[
•_addr
 & 0x7F];

1008 
•
 = &
hpcd
->
OUT_•
[
•_addr
];

1011 
•
->
is_¡®l
 = 1;

1012 
•
->
num
 = 
•_addr
 & 0x7F;

1013 
•
->
is_š
 = ((
•_addr
 & 0x80) == 0x80);

1016 
	`__HAL_LOCK
(
hpcd
);

1017 
	`USB_EPS‘SÎ
(
hpcd
->
In¡ªû
 , 
•
);

1018 if((
•_addr
 & 0x7F) == 0)

1020 
	`USB_EP0_OutS¹
(
hpcd
->
In¡ªû
, hpcd->
In™
.
dma_’abË
, (
ušt8_t
 *)hpcd->
S‘up
);

1022 
	`__HAL_UNLOCK
(
hpcd
);

1024  
HAL_OK
;

1025 
	}
}

1033 
HAL_StusTy³Def
 
	$HAL_PCD_EP_CÌSÎ
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
)

1035 
USB_OTG_EPTy³Def
 *
•
;

1037 ià((0x80 & 
•_addr
) == 0x80)

1039 
•
 = &
hpcd
->
IN_•
[
•_addr
 & 0x7F];

1043 
•
 = &
hpcd
->
OUT_•
[
•_addr
];

1046 
•
->
is_¡®l
 = 0;

1047 
•
->
num
 = 
•_addr
 & 0x7F;

1048 
•
->
is_š
 = ((
•_addr
 & 0x80) == 0x80);

1050 
	`__HAL_LOCK
(
hpcd
);

1051 
	`USB_EPCË¬SÎ
(
hpcd
->
In¡ªû
 , 
•
);

1052 
	`__HAL_UNLOCK
(
hpcd
);

1054  
HAL_OK
;

1055 
	}
}

1063 
HAL_StusTy³Def
 
	$HAL_PCD_EP_Flush
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
)

1065 
	`__HAL_LOCK
(
hpcd
);

1067 ià((
•_addr
 & 0x80) == 0x80)

1069 
	`USB_FlushTxFifo
(
hpcd
->
In¡ªû
, 
•_addr
 & 0x7F);

1073 
	`USB_FlushRxFifo
(
hpcd
->
In¡ªû
);

1076 
	`__HAL_UNLOCK
(
hpcd
);

1078  
HAL_OK
;

1079 
	}
}

1086 
HAL_StusTy³Def
 
	$HAL_PCD_Aùiv©eRemÙeWakeup
(
PCD_HªdËTy³Def
 *
hpcd
)

1088 
USB_OTG_Glob®Ty³Def
 *
USBx
 = 
hpcd
->
In¡ªû
;

1090 if((
USBx_DEVICE
->
DSTS
 & 
USB_OTG_DSTS_SUSPSTS
) == USB_OTG_DSTS_SUSPSTS)

1093 
USBx_DEVICE
->
DCTL
 |ð
USB_OTG_DCTL_RWUSIG
;

1095  
HAL_OK
;

1096 
	}
}

1103 
HAL_StusTy³Def
 
	$HAL_PCD_DeAùiv©eRemÙeWakeup
(
PCD_HªdËTy³Def
 *
hpcd
)

1105 
USB_OTG_Glob®Ty³Def
 *
USBx
 = 
hpcd
->
In¡ªû
;

1108 
USBx_DEVICE
->
DCTL
 &ð~(
USB_OTG_DCTL_RWUSIG
);

1109  
HAL_OK
;

1110 
	}
}

1135 
PCD_S‹Ty³Def
 
	$HAL_PCD_G‘S‹
(
PCD_HªdËTy³Def
 *
hpcd
)

1137  
hpcd
->
S‹
;

1138 
	}
}

1158 
HAL_StusTy³Def
 
	$PCD_Wr™eEm±yTxFifo
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt32_t
 
•num
)

1160 
USB_OTG_Glob®Ty³Def
 *
USBx
 = 
hpcd
->
In¡ªû
;

1161 
USB_OTG_EPTy³Def
 *
•
;

1162 
št32_t
 
Ën
 = 0;

1163 
ušt32_t
 
Ën32b
;

1164 
ušt32_t
 
fifÛm±ymsk
 = 0;

1166 
•
 = &
hpcd
->
IN_•
[
•num
];

1167 
Ën
 = 
•
->
xãr_Ën
 -ƒp->
xãr_couÁ
;

1169 ià(
Ën
 > 
•
->
max·ck‘
)

1171 
Ën
 = 
•
->
max·ck‘
;

1175 
Ën32b
 = (
Ën
 + 3) / 4;

1177  (
	`USBx_INEP
(
•num
)->
DTXFSTS
 & 
USB_OTG_DTXFSTS_INEPTFSAV
è> 
Ën32b
 &&

1178 
•
->
xãr_couÁ
 <ƒp->
xãr_Ën
 &&

1179 
•
->
xãr_Ën
 != 0)

1182 
Ën
 = 
•
->
xãr_Ën
 -ƒp->
xãr_couÁ
;

1184 ià(
Ën
 > 
•
->
max·ck‘
)

1186 
Ën
 = 
•
->
max·ck‘
;

1188 
Ën32b
 = (
Ën
 + 3) / 4;

1190 
	`USB_Wr™ePack‘
(
USBx
, 
•
->
xãr_buff
, 
•num
, 
Ën
, 
hpcd
->
In™
.
dma_’abË
);

1192 
•
->
xãr_buff
 +ð
Ën
;

1193 
•
->
xãr_couÁ
 +ð
Ën
;

1196 if(
Ën
 <= 0)

1198 
fifÛm±ymsk
 = 0x1 << 
•num
;

1199 
USBx_DEVICE
->
DIEPEMPMSK
 &ð~
fifÛm±ymsk
;

1203  
HAL_OK
;

1204 
	}
}

1210 
	gSTM32F401xC
 || 
	gSTM32F401xE
 || 
	gSTM32F411xE
 || 
	gSTM32F446xx
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 */

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pcd_ex.c

43 
	~"¡m32f4xx_h®.h
"

53 #ifdeà
HAL_PCD_MODULE_ENABLED


54 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

55 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

56 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

57 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

90 
HAL_StusTy³Def
 
	$HAL_PCDEx_S‘TxFiFo
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
fifo
, 
ušt16_t
 
size
)

92 
ušt8_t
 
i
 = 0;

93 
ušt32_t
 
Tx_Off£t
 = 0;

105 
Tx_Off£t
 = 
hpcd
->
In¡ªû
->
GRXFSIZ
;

107 if(
fifo
 == 0)

109 
hpcd
->
In¡ªû
->
DIEPTXF0_HNPTXFSIZ
 = (
ušt32_t
)(((ušt32_t)
size
 << 16è| 
Tx_Off£t
);

113 
Tx_Off£t
 +ð(
hpcd
->
In¡ªû
->
DIEPTXF0_HNPTXFSIZ
) >> 16;

114 
i
 = 0; i < (
fifo
 - 1); i++)

116 
Tx_Off£t
 +ð(
hpcd
->
In¡ªû
->
DIEPTXF
[
i
] >> 16);

120 
hpcd
->
In¡ªû
->
DIEPTXF
[
fifo
 - 1] = (
ušt32_t
)(((ušt32_t)
size
 << 16è| 
Tx_Off£t
);

123  
HAL_OK
;

124 
	}
}

132 
HAL_StusTy³Def
 
	$HAL_PCDEx_S‘RxFiFo
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt16_t
 
size
)

134 
hpcd
->
In¡ªû
->
GRXFSIZ
 = 
size
;

136  
HAL_OK
;

137 
	}
}

139 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

145 
HAL_StusTy³Def
 
	$HAL_PCDEx_Aùiv©eLPM
(
PCD_HªdËTy³Def
 *
hpcd
)

147 
USB_OTG_Glob®Ty³Def
 *
USBx
 = 
hpcd
->
In¡ªû
;

149 
hpcd
->
Ím_aùive
 = 
ENABLE
;

150 
hpcd
->
LPM_S‹
 = 
LPM_L0
;

151 
USBx
->
GINTMSK
 |ð
USB_OTG_GINTMSK_LPMINTM
;

152 
USBx
->
GLPMCFG
 |ð(
USB_OTG_GLPMCFG_LPMEN
 | 
USB_OTG_GLPMCFG_LPMACK
 | 
USB_OTG_GLPMCFG_ENBESL
);

154  
HAL_OK
;

155 
	}
}

162 
HAL_StusTy³Def
 
	$HAL_PCDEx_DeAùiv©eLPM
(
PCD_HªdËTy³Def
 *
hpcd
)

164 
USB_OTG_Glob®Ty³Def
 *
USBx
 = 
hpcd
->
In¡ªû
;

166 
hpcd
->
Ím_aùive
 = 
DISABLE
;

167 
USBx
->
GINTMSK
 &ð~
USB_OTG_GINTMSK_LPMINTM
;

168 
USBx
->
GLPMCFG
 &ð~(
USB_OTG_GLPMCFG_LPMEN
 | 
USB_OTG_GLPMCFG_LPMACK
 | 
USB_OTG_GLPMCFG_ENBESL
);

170  
HAL_OK
;

171 
	}
}

179 
__w—k
 
	$HAL_PCDEx_LPM_C®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
PCD_LPM_MsgTy³Def
 
msg
)

181 
	}
}

193 
	gSTM32F401xC
 || 
	gSTM32F401xE
 || 
	gSTM32F411xE
 || 
	gSTM32F446xx
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 */

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr.c

44 
	~"¡m32f4xx_h®.h
"

55 #ifdeà
HAL_PWR_MODULE_ENABLED


66 
	#PVD_MODE_IT
 ((
ušt32_t
)0x00010000)

	)

67 
	#PVD_MODE_EVT
 ((
ušt32_t
)0x00020000)

	)

68 
	#PVD_RISING_EDGE
 ((
ušt32_t
)0x00000001)

	)

69 
	#PVD_FALLING_EDGE
 ((
ušt32_t
)0x00000002)

	)

110 
	$HAL_PWR_DeIn™
()

112 
	`__HAL_RCC_PWR_FORCE_RESET
();

113 
	`__HAL_RCC_PWR_RELEASE_RESET
();

114 
	}
}

123 
	$HAL_PWR_EÇbËBkUpAcûss
()

125 *(
__IO
 
ušt32_t
 *è
CR_DBP_BB
 = (ušt32_t)
ENABLE
;

126 
	}
}

135 
	$HAL_PWR_Di§bËBkUpAcûss
()

137 *(
__IO
 
ušt32_t
 *è
CR_DBP_BB
 = (ušt32_t)
DISABLE
;

138 
	}
}

270 
	$HAL_PWR_CÚfigPVD
(
PWR_PVDTy³Def
 *
sCÚfigPVD
)

273 
	`as£¹_·¿m
(
	`IS_PWR_PVD_LEVEL
(
sCÚfigPVD
->
PVDLev–
));

274 
	`as£¹_·¿m
(
	`IS_PWR_PVD_MODE
(
sCÚfigPVD
->
Mode
));

277 
	`MODIFY_REG
(
PWR
->
CR
, 
PWR_CR_PLS
, 
sCÚfigPVD
->
PVDLev–
);

280 
	`__HAL_PWR_PVD_EXTI_DISABLE_EVENT
();

281 
	`__HAL_PWR_PVD_EXTI_DISABLE_IT
();

282 
	`__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
();

283 
	`__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
();

286 if((
sCÚfigPVD
->
Mode
 & 
PVD_MODE_IT
) == PVD_MODE_IT)

288 
	`__HAL_PWR_PVD_EXTI_ENABLE_IT
();

292 if((
sCÚfigPVD
->
Mode
 & 
PVD_MODE_EVT
) == PVD_MODE_EVT)

294 
	`__HAL_PWR_PVD_EXTI_ENABLE_EVENT
();

298 if((
sCÚfigPVD
->
Mode
 & 
PVD_RISING_EDGE
) == PVD_RISING_EDGE)

300 
	`__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
();

303 if((
sCÚfigPVD
->
Mode
 & 
PVD_FALLING_EDGE
) == PVD_FALLING_EDGE)

305 
	`__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
();

307 
	}
}

313 
	$HAL_PWR_EÇbËPVD
()

315 *(
__IO
 
ušt32_t
 *è
CR_PVDE_BB
 = (ušt32_t)
ENABLE
;

316 
	}
}

322 
	$HAL_PWR_Di§bËPVD
()

324 *(
__IO
 
ušt32_t
 *è
CR_PVDE_BB
 = (ušt32_t)
DISABLE
;

325 
	}
}

336 
	$HAL_PWR_EÇbËWakeUpPš
(
ušt32_t
 
WakeUpPšx
)

339 
	`as£¹_·¿m
(
	`IS_PWR_WAKEUP_PIN
(
WakeUpPšx
));

342 
	`SET_BIT
(
PWR
->
CSR
, 
WakeUpPšx
);

343 
	}
}

354 
	$HAL_PWR_Di§bËWakeUpPš
(
ušt32_t
 
WakeUpPšx
)

357 
	`as£¹_·¿m
(
	`IS_PWR_WAKEUP_PIN
(
WakeUpPšx
));

360 
	`CLEAR_BIT
(
PWR
->
CSR
, 
WakeUpPšx
);

361 
	}
}

383 
	$HAL_PWR_EÁ”SLEEPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
SLEEPEÁry
)

386 
	`as£¹_·¿m
(
	`IS_PWR_REGULATOR
(
ReguÏtÜ
));

387 
	`as£¹_·¿m
(
	`IS_PWR_SLEEP_ENTRY
(
SLEEPEÁry
));

390 
	`CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPDEEP_Msk
));

393 if(
SLEEPEÁry
 =ð
PWR_SLEEPENTRY_WFI
)

396 
	`__WFI
();

401 
	`__SEV
();

402 
	`__WFE
();

403 
	`__WFE
();

405 
	}
}

426 
	$HAL_PWR_EÁ”STOPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
STOPEÁry
)

429 
	`as£¹_·¿m
(
	`IS_PWR_REGULATOR
(
ReguÏtÜ
));

430 
	`as£¹_·¿m
(
	`IS_PWR_STOP_ENTRY
(
STOPEÁry
));

433 
	`MODIFY_REG
(
PWR
->
CR
, (
PWR_CR_PDDS
 | 
PWR_CR_LPDS
), 
ReguÏtÜ
);

436 
	`SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPDEEP_Msk
));

439 if(
STOPEÁry
 =ð
PWR_STOPENTRY_WFI
)

442 
	`__WFI
();

447 
	`__SEV
();

448 
	`__WFE
();

449 
	`__WFE
();

452 
	`CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPDEEP_Msk
));

453 
	}
}

465 
	$HAL_PWR_EÁ”STANDBYMode
()

468 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_PDDS
);

471 
	`SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPDEEP_Msk
));

474 #ià
	`defšed
 ( 
__CC_ARM
)

475 
	`__fÜû_¡Ües
();

478 
	`__WFI
();

479 
	}
}

486 
	$HAL_PWR_PVD_IRQHªdËr
()

489 if(
	`__HAL_PWR_PVD_EXTI_GET_FLAG
(è!ð
RESET
)

492 
	`HAL_PWR_PVDC®lback
();

495 
	`__HAL_PWR_PVD_EXTI_CLEAR_FLAG
();

497 
	}
}

503 
__w—k
 
	$HAL_PWR_PVDC®lback
()

508 
	}
}

518 
	$HAL_PWR_EÇbËSË•OnEx™
()

521 
	`SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPONEXIT_Msk
));

522 
	}
}

530 
	$HAL_PWR_Di§bËSË•OnEx™
()

533 
	`CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPONEXIT_Msk
));

534 
	}
}

542 
	$HAL_PWR_EÇbËSEVOnP’d
()

545 
	`SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SEVONPEND_Msk
));

546 
	}
}

554 
	$HAL_PWR_Di§bËSEVOnP’d
()

557 
	`CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SEVONPEND_Msk
));

558 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr_ex.c

43 
	~"¡m32f4xx_h®.h
"

54 #ifdeà
HAL_PWR_MODULE_ENABLED


61 
	#PWR_OVERDRIVE_TIMEOUT_VALUE
 1000

	)

62 
	#PWR_UDERDRIVE_TIMEOUT_VALUE
 1000

	)

63 
	#PWR_BKPREG_TIMEOUT_VALUE
 1000

	)

64 
	#PWR_VOSRDY_TIMEOUT_VALUE
 1000

	)

161 
HAL_StusTy³Def
 
	$HAL_PWREx_EÇbËBkUpReg
()

163 
ušt32_t
 
tick¡¬t
 = 0;

165 *(
__IO
 
ušt32_t
 *è
CSR_BRE_BB
 = (ušt32_t)
ENABLE
;

168 
tick¡¬t
 = 
	`HAL_G‘Tick
();

171 
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_BRR
è=ð
RESET
)

173 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PWR_BKPREG_TIMEOUT_VALUE
)

175  
HAL_TIMEOUT
;

178  
HAL_OK
;

179 
	}
}

185 
HAL_StusTy³Def
 
	$HAL_PWREx_Di§bËBkUpReg
()

187 
ušt32_t
 
tick¡¬t
 = 0;

189 *(
__IO
 
ušt32_t
 *è
CSR_BRE_BB
 = (ušt32_t)
DISABLE
;

192 
tick¡¬t
 = 
	`HAL_G‘Tick
();

195 
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_BRR
è!ð
RESET
)

197 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PWR_BKPREG_TIMEOUT_VALUE
)

199  
HAL_TIMEOUT
;

202  
HAL_OK
;

203 
	}
}

209 
	$HAL_PWREx_EÇbËFÏshPow”Down
()

211 *(
__IO
 
ušt32_t
 *è
CR_FPDS_BB
 = (ušt32_t)
ENABLE
;

212 
	}
}

218 
	$HAL_PWREx_Di§bËFÏshPow”Down
()

220 *(
__IO
 
ušt32_t
 *è
CR_FPDS_BB
 = (ušt32_t)
DISABLE
;

221 
	}
}

231 
ušt32_t
 
	$HAL_PWREx_G‘VÞgeRªge
()

233  (
PWR
->
CR
 & 
PWR_CR_VOS
);

234 
	}
}

236 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

252 
HAL_StusTy³Def
 
	$HAL_PWREx_CÚŒÞVÞgeSÿlšg
(
ušt32_t
 
VÞgeSÿlšg
)

254 
ušt32_t
 
tick¡¬t
 = 0;

256 
	`as£¹_·¿m
(
	`IS_PWR_VOLTAGE_SCALING_RANGE
(
VÞgeSÿlšg
));

259 
	`__HAL_RCC_PWR_CLK_ENABLE
();

262 
	`__HAL_PWR_VOLTAGESCALING_CONFIG
(
VÞgeSÿlšg
);

265 
tick¡¬t
 = 
	`HAL_G‘Tick
();

266 (
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_VOSRDY
è=ð
RESET
))

268 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PWR_VOSRDY_TIMEOUT_VALUE
)

270  
HAL_TIMEOUT
;

274  
HAL_OK
;

275 
	}
}

277 #–ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

278 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) || \

279 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) || \

280 
	$defšed
(
STM32F479xx
)

307 
HAL_StusTy³Def
 
	$HAL_PWREx_CÚŒÞVÞgeSÿlšg
(
ušt32_t
 
VÞgeSÿlšg
)

309 
ušt32_t
 
tick¡¬t
 = 0;

311 
	`as£¹_·¿m
(
	`IS_PWR_VOLTAGE_SCALING_RANGE
(
VÞgeSÿlšg
));

314 
	`__HAL_RCC_PWR_CLK_ENABLE
();

317 if(
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_CFGR_SWS_PLL
)

320 
	`__HAL_RCC_PLL_DISABLE
();

323 
tick¡¬t
 = 
	`HAL_G‘Tick
();

325 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è!ð
RESET
)

327 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

329  
HAL_TIMEOUT
;

334 
	`__HAL_PWR_VOLTAGESCALING_CONFIG
(
VÞgeSÿlšg
);

337 
	`__HAL_RCC_PLL_ENABLE
();

340 
tick¡¬t
 = 
	`HAL_G‘Tick
();

342 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è=ð
RESET
)

344 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

346  
HAL_TIMEOUT
;

351 
tick¡¬t
 = 
	`HAL_G‘Tick
();

352 (
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_VOSRDY
è=ð
RESET
))

354 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PWR_VOSRDY_TIMEOUT_VALUE
)

356  
HAL_TIMEOUT
;

362  
HAL_ERROR
;

365  
HAL_OK
;

366 
	}
}

369 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

374 
	$HAL_PWREx_EÇbËWakeUpPšPÞ¬™yRisšgEdge
()

376 *(
__IO
 
ušt32_t
 *è
CSR_WUPP_BB
 = (ušt32_t)
DISABLE
;

377 
	}
}

383 
	$HAL_PWREx_EÇbËWakeUpPšPÞ¬™yF®lšgEdge
()

385 *(
__IO
 
ušt32_t
 *è
CSR_WUPP_BB
 = (ušt32_t)
ENABLE
;

386 
	}
}

389 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
) ||\

390 
	$defšed
(
STM32F411xE
)

396 
	$HAL_PWREx_EÇbËMašReguÏtÜLowVÞge
()

398 *(
__IO
 
ušt32_t
 *è
CR_MRLVDS_BB
 = (ušt32_t)
ENABLE
;

399 
	}
}

406 
	$HAL_PWREx_Di§bËMašReguÏtÜLowVÞge
()

408 *(
__IO
 
ušt32_t
 *è
CR_MRLVDS_BB
 = (ušt32_t)
DISABLE
;

409 
	}
}

416 
	$HAL_PWREx_EÇbËLowReguÏtÜLowVÞge
()

418 *(
__IO
 
ušt32_t
 *è
CR_LPLVDS_BB
 = (ušt32_t)
ENABLE
;

419 
	}
}

426 
	$HAL_PWREx_Di§bËLowReguÏtÜLowVÞge
()

428 *(
__IO
 
ušt32_t
 *è
CR_LPLVDS_BB
 = (ušt32_t)
DISABLE
;

429 
	}
}

433 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

434 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

446 
HAL_StusTy³Def
 
	$HAL_PWREx_EÇbËOv”Drive
()

448 
ušt32_t
 
tick¡¬t
 = 0;

450 
	`__HAL_RCC_PWR_CLK_ENABLE
();

453 
	`__HAL_PWR_OVERDRIVE_ENABLE
();

456 
tick¡¬t
 = 
	`HAL_G‘Tick
();

458 !
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_ODRDY
))

460 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PWR_OVERDRIVE_TIMEOUT_VALUE
)

462  
HAL_TIMEOUT
;

467 
	`__HAL_PWR_OVERDRIVESWITCHING_ENABLE
();

470 
tick¡¬t
 = 
	`HAL_G‘Tick
();

472 !
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_ODSWRDY
))

474 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PWR_OVERDRIVE_TIMEOUT_VALUE
)

476  
HAL_TIMEOUT
;

479  
HAL_OK
;

480 
	}
}

493 
HAL_StusTy³Def
 
	$HAL_PWREx_Di§bËOv”Drive
()

495 
ušt32_t
 
tick¡¬t
 = 0;

497 
	`__HAL_RCC_PWR_CLK_ENABLE
();

500 
	`__HAL_PWR_OVERDRIVESWITCHING_DISABLE
();

503 
tick¡¬t
 = 
	`HAL_G‘Tick
();

505 
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_ODSWRDY
))

507 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PWR_OVERDRIVE_TIMEOUT_VALUE
)

509  
HAL_TIMEOUT
;

514 
	`__HAL_PWR_OVERDRIVE_DISABLE
();

517 
tick¡¬t
 = 
	`HAL_G‘Tick
();

519 
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_ODRDY
))

521 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PWR_OVERDRIVE_TIMEOUT_VALUE
)

523  
HAL_TIMEOUT
;

527  
HAL_OK
;

528 
	}
}

569 
HAL_StusTy³Def
 
	$HAL_PWREx_EÁ”Und”DriveSTOPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
STOPEÁry
)

571 
ušt32_t
 
tm´eg1
 = 0;

572 
ušt32_t
 
tick¡¬t
 = 0;

575 
	`as£¹_·¿m
(
	`IS_PWR_REGULATOR_UNDERDRIVE
(
ReguÏtÜ
));

576 
	`as£¹_·¿m
(
	`IS_PWR_STOP_ENTRY
(
STOPEÁry
));

579 
	`__HAL_RCC_PWR_CLK_ENABLE
();

582 
	`__HAL_PWR_CLEAR_ODRUDR_FLAG
();

585 
	`__HAL_PWR_UNDERDRIVE_ENABLE
();

588 
tick¡¬t
 = 
	`HAL_G‘Tick
();

591 
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_UDRDY
))

593 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PWR_UDERDRIVE_TIMEOUT_VALUE
)

595  
HAL_TIMEOUT
;

600 
tm´eg1
 = 
PWR
->
CR
;

602 
tm´eg1
 &ð(
ušt32_t
)~(
PWR_CR_PDDS
 | 
PWR_CR_LPDS
 | 
PWR_CR_LPUDS
 | 
PWR_CR_MRUDS
);

605 
tm´eg1
 |ð
ReguÏtÜ
;

608 
PWR
->
CR
 = 
tm´eg1
;

611 
SCB
->
SCR
 |ð
SCB_SCR_SLEEPDEEP_Msk
;

614 if(
STOPEÁry
 =ð
PWR_SLEEPENTRY_WFI
)

617 
	`__WFI
();

622 
	`__WFE
();

625 
SCB
->
SCR
 &ð(
ušt32_t
)~((ušt32_t)
SCB_SCR_SLEEPDEEP_Msk
);

627  
HAL_OK
;

628 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_qspi.c

157 
	~"¡m32f4xx_h®.h
"

167 #ifdeà
HAL_QSPI_MODULE_ENABLED


169 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

176 
	#QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE
 ((
ušt32_t
)0x00000000è

	)

177 
	#QSPI_FUNCTIONAL_MODE_INDIRECT_READ
 ((
ušt32_t
)
QUADSPI_CCR_FMODE_0
è

	)

178 
	#QSPI_FUNCTIONAL_MODE_AUTO_POLLING
 ((
ušt32_t
)
QUADSPI_CCR_FMODE_1
è

	)

179 
	#QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED
 ((
ušt32_t
)
QUADSPI_CCR_FMODE
è

	)

188 
	#IS_QSPI_FUNCTIONAL_MODE
(
MODE
è(((MODEè=ð
QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE
) || \

189 ((
MODE
è=ð
QSPI_FUNCTIONAL_MODE_INDIRECT_READ
) || \

190 ((
MODE
è=ð
QSPI_FUNCTIONAL_MODE_AUTO_POLLING
) || \

191 ((
MODE
è=ð
QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED
))

	)

201 
QSPI_DMARxC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

202 
QSPI_DMATxC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

203 
QSPI_DMARxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

204 
QSPI_DMATxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

205 
QSPI_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

206 
HAL_StusTy³Def
 
QSPI_Wa™FÏgS‹UÁžTimeout
(
QSPI_HªdËTy³Def
 *
hq¥i
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
S‹
, ušt32_ˆ
Timeout
);

207 
QSPI_CÚfig
(
QSPI_HªdËTy³Def
 *
hq¥i
, 
QSPI_CommªdTy³Def
 *
cmd
, 
ušt32_t
 
FunùiÚ®Mode
);

240 
HAL_StusTy³Def
 
	$HAL_QSPI_In™
(
QSPI_HªdËTy³Def
 *
hq¥i
)

242 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

245 if(
hq¥i
 =ð
NULL
)

247  
HAL_ERROR
;

251 
	`as£¹_·¿m
(
	`IS_QSPI_ALL_INSTANCE
(
hq¥i
->
In¡ªû
));

252 
	`as£¹_·¿m
(
	`IS_QSPI_CLOCK_PRESCALER
(
hq¥i
->
In™
.
ClockP»sÿËr
));

253 
	`as£¹_·¿m
(
	`IS_QSPI_FIFO_THRESHOLD
(
hq¥i
->
In™
.
FifoTh»shÞd
));

254 
	`as£¹_·¿m
(
	`IS_QSPI_SSHIFT
(
hq¥i
->
In™
.
Sam¶eShiášg
));

255 
	`as£¹_·¿m
(
	`IS_QSPI_FLASH_SIZE
(
hq¥i
->
In™
.
FÏshSize
));

256 
	`as£¹_·¿m
(
	`IS_QSPI_CS_HIGH_TIME
(
hq¥i
->
In™
.
ChS–eùHighTime
));

257 
	`as£¹_·¿m
(
	`IS_QSPI_CLOCK_MODE
(
hq¥i
->
In™
.
ClockMode
));

258 
	`as£¹_·¿m
(
	`IS_QSPI_DUAL_FLASH_MODE
(
hq¥i
->
In™
.
Du®FÏsh
));

260 ià(
hq¥i
->
In™
.
Du®FÏsh
 !ð
QSPI_DUALFLASH_ENABLE
 )

262 
	`as£¹_·¿m
(
	`IS_QSPI_FLASH_ID
(
hq¥i
->
In™
.
FÏshID
));

266 
	`__HAL_LOCK
(
hq¥i
);

268 if(
hq¥i
->
S‹
 =ð
HAL_QSPI_STATE_RESET
)

271 
hq¥i
->
Lock
 = 
HAL_UNLOCKED
;

274 
	`HAL_QSPI_M¥In™
(
hq¥i
);

277 
	`HAL_QSPI_S‘Timeout
(
hq¥i
, 
HAL_QPSI_TIMEOUT_DEFAULT_VALUE
);

281 
	`MODIFY_REG
(
hq¥i
->
In¡ªû
->
CR
, 
QUADSPI_CR_FTHRES
, ((hq¥i->
In™
.
FifoTh»shÞd
 - 1) << 8));

284 
¡©us
 = 
	`QSPI_Wa™FÏgS‹UÁžTimeout
(
hq¥i
, 
QSPI_FLAG_BUSY
, 
RESET
, hq¥i->
Timeout
);

286 if(
¡©us
 =ð
HAL_OK
)

290 
	`MODIFY_REG
(
hq¥i
->
In¡ªû
->
CR
,(
QUADSPI_CR_PRESCALER
 | 
QUADSPI_CR_SSHIFT
 | 
QUADSPI_CR_FSEL
 | 
QUADSPI_CR_DFM
), ((hq¥i->
In™
.
ClockP»sÿËr
 << 24)| hq¥i->In™.
Sam¶eShiášg
 | hq¥i->In™.
FÏshID
| hq¥i->In™.
Du®FÏsh
 ));

293 
	`MODIFY_REG
(
hq¥i
->
In¡ªû
->
DCR
, (
QUADSPI_DCR_FSIZE
 | 
QUADSPI_DCR_CSHT
 | 
QUADSPI_DCR_CKMODE
),

294 ((
hq¥i
->
In™
.
FÏshSize
 << 16è| hq¥i->In™.
ChS–eùHighTime
 | hq¥i->In™.
ClockMode
));

297 
	`__HAL_QSPI_ENABLE
(
hq¥i
);

300 
hq¥i
->
E¼ÜCode
 = 
HAL_QSPI_ERROR_NONE
;

303 
hq¥i
->
S‹
 = 
HAL_QSPI_STATE_READY
;

307 
	`__HAL_UNLOCK
(
hq¥i
);

310  
¡©us
;

311 
	}
}

318 
HAL_StusTy³Def
 
	$HAL_QSPI_DeIn™
(
QSPI_HªdËTy³Def
 *
hq¥i
)

321 if(
hq¥i
 =ð
NULL
)

323  
HAL_ERROR
;

327 
	`__HAL_LOCK
(
hq¥i
);

330 
	`__HAL_QSPI_DISABLE
(
hq¥i
);

333 
	`HAL_QSPI_M¥DeIn™
(
hq¥i
);

336 
hq¥i
->
E¼ÜCode
 = 
HAL_QSPI_ERROR_NONE
;

339 
hq¥i
->
S‹
 = 
HAL_QSPI_STATE_RESET
;

342 
	`__HAL_UNLOCK
(
hq¥i
);

344  
HAL_OK
;

345 
	}
}

352 
__w—k
 
	$HAL_QSPI_M¥In™
(
QSPI_HªdËTy³Def
 *
hq¥i
)

357 
	}
}

364 
__w—k
 
	$HAL_QSPI_M¥DeIn™
(
QSPI_HªdËTy³Def
 *
hq¥i
)

369 
	}
}

400 
	$HAL_QSPI_IRQHªdËr
(
QSPI_HªdËTy³Def
 *
hq¥i
)

402 
__IO
 
ušt32_t
 *
d©a_»g
;

403 
ušt32_t
 
æag
 = 0, 
™sourû
 = 0;

406 
æag
 = 
	`__HAL_QSPI_GET_FLAG
(
hq¥i
, 
QSPI_FLAG_FT
);

407 
™sourû
 = 
	`__HAL_QSPI_GET_IT_SOURCE
(
hq¥i
, 
QSPI_IT_FT
);

409 if((
æag
 !ð
RESET
è&& (
™sourû
 != RESET))

411 
d©a_»g
 = &
hq¥i
->
In¡ªû
->
DR
;

413 if(
hq¥i
->
S‹
 =ð
HAL_QSPI_STATE_BUSY_INDIRECT_TX
)

416 
	`__HAL_QSPI_GET_FLAG
(
hq¥i
, 
QSPI_FLAG_FT
) != 0)

418 ià(
hq¥i
->
TxXãrCouÁ
 > 0)

421 *(
__IO
 
ušt8_t
 *)
d©a_»g
 = *
hq¥i
->
pTxBuffPŒ
++;

422 
hq¥i
->
TxXãrCouÁ
--;

431 if(
hq¥i
->
S‹
 =ð
HAL_QSPI_STATE_BUSY_INDIRECT_RX
)

434 
	`__HAL_QSPI_GET_FLAG
(
hq¥i
, 
QSPI_FLAG_FT
) != 0)

436 ià(
hq¥i
->
RxXãrCouÁ
 > 0)

439 *
hq¥i
->
pRxBuffPŒ
++ = *(
__IO
 
ušt8_t
 *)
d©a_»g
;

440 
hq¥i
->
RxXãrCouÁ
--;

451 
	`HAL_QSPI_FifoTh»shÞdC®lback
(
hq¥i
);

455 
æag
 = 
	`__HAL_QSPI_GET_FLAG
(
hq¥i
, 
QSPI_FLAG_TC
);

456 
™sourû
 = 
	`__HAL_QSPI_GET_IT_SOURCE
(
hq¥i
, 
QSPI_IT_TC
);

458 if((
æag
 !ð
RESET
è&& (
™sourû
 != RESET))

461 
	`__HAL_QSPI_CLEAR_FLAG
(
hq¥i
, 
QSPI_FLAG_TC
);

464 
	`__HAL_QSPI_DISABLE_IT
(
hq¥i
, 
QSPI_IT_TC
 | 
QSPI_IT_TE
 | 
QSPI_IT_FT
);

467 if(
hq¥i
->
S‹
 =ð
HAL_QSPI_STATE_BUSY_INDIRECT_TX
)

470 
	`HAL_QSPI_AbÜt
(
hq¥i
);

473 
	`HAL_QSPI_TxC¶tC®lback
(
hq¥i
);

475 if(
hq¥i
->
S‹
 =ð
HAL_QSPI_STATE_BUSY_INDIRECT_RX
)

477 
d©a_»g
 = &
hq¥i
->
In¡ªû
->
DR
;

478 
	`READ_BIT
(
hq¥i
->
In¡ªû
->
SR
, 
QUADSPI_SR_FLEVEL
) != 0)

480 ià(
hq¥i
->
RxXãrCouÁ
 > 0)

483 *
hq¥i
->
pRxBuffPŒ
++ = *(
__IO
 
ušt8_t
 *)
d©a_»g
;

484 
hq¥i
->
RxXãrCouÁ
--;

494 
	`HAL_QSPI_AbÜt
(
hq¥i
);

497 
	`HAL_QSPI_RxC¶tC®lback
(
hq¥i
);

499 if(
hq¥i
->
S‹
 =ð
HAL_QSPI_STATE_BUSY
)

502 
	`HAL_QSPI_CmdC¶tC®lback
(
hq¥i
);

506 
hq¥i
->
S‹
 = 
HAL_QSPI_STATE_READY
;

510 
æag
 = 
	`__HAL_QSPI_GET_FLAG
(
hq¥i
, 
QSPI_FLAG_SM
);

511 
™sourû
 = 
	`__HAL_QSPI_GET_IT_SOURCE
(
hq¥i
, 
QSPI_IT_SM
);

513 if((
æag
 !ð
RESET
è&& (
™sourû
 != RESET))

516 
	`__HAL_QSPI_CLEAR_FLAG
(
hq¥i
, 
QSPI_FLAG_SM
);

519 if(
	`READ_BIT
(
hq¥i
->
In¡ªû
->
CR
, 
QUADSPI_CR_APMS
) != 0)

522 
	`__HAL_QSPI_DISABLE_IT
(
hq¥i
, 
QSPI_IT_SM
 | 
QSPI_IT_FT
 | 
QSPI_IT_TE
);

525 
hq¥i
->
S‹
 = 
HAL_QSPI_STATE_READY
;

529 
	`HAL_QSPI_StusM©chC®lback
(
hq¥i
);

533 
æag
 = 
	`__HAL_QSPI_GET_FLAG
(
hq¥i
, 
QSPI_FLAG_TE
);

534 
™sourû
 = 
	`__HAL_QSPI_GET_IT_SOURCE
(
hq¥i
, 
QSPI_IT_TE
);

536 if((
æag
 !ð
RESET
è&& (
™sourû
 != RESET))

539 
	`__HAL_QSPI_CLEAR_FLAG
(
hq¥i
, 
QSPI_FLAG_TE
);

542 
	`__HAL_QSPI_DISABLE_IT
(
hq¥i
, 
QSPI_IT_SM
 | 
QSPI_IT_TC
 | 
QSPI_IT_TE
 | 
QSPI_IT_FT
);

545 
hq¥i
->
E¼ÜCode
 |ð
HAL_QSPI_ERROR_TRANSFER
;

548 
hq¥i
->
S‹
 = 
HAL_QSPI_STATE_ERROR
;

551 
	`HAL_QSPI_E¼ÜC®lback
(
hq¥i
);

555 
æag
 = 
	`__HAL_QSPI_GET_FLAG
(
hq¥i
, 
QSPI_FLAG_TO
);

556 
™sourû
 = 
	`__HAL_QSPI_GET_IT_SOURCE
(
hq¥i
, 
QSPI_IT_TO
);

558 if((
æag
 !ð
RESET
è&& (
™sourû
 != RESET))

561 
	`__HAL_QSPI_CLEAR_FLAG
(
hq¥i
, 
QSPI_FLAG_TO
);

564 
	`HAL_QSPI_TimeOutC®lback
(
hq¥i
);

566 
	}
}

576 
HAL_StusTy³Def
 
	$HAL_QSPI_Commªd
(
QSPI_HªdËTy³Def
 *
hq¥i
, 
QSPI_CommªdTy³Def
 *
cmd
, 
ušt32_t
 
Timeout
)

578 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

581 
	`as£¹_·¿m
(
	`IS_QSPI_INSTRUCTION_MODE
(
cmd
->
In¡ruùiÚMode
));

582 ià(
cmd
->
In¡ruùiÚMode
 !ð
QSPI_INSTRUCTION_NONE
)

584 
	`as£¹_·¿m
(
	`IS_QSPI_INSTRUCTION
(
cmd
->
In¡ruùiÚ
));

587 
	`as£¹_·¿m
(
	`IS_QSPI_ADDRESS_MODE
(
cmd
->
Add»ssMode
));

588 ià(
cmd
->
Add»ssMode
 !ð
QSPI_ADDRESS_NONE
)

590 
	`as£¹_·¿m
(
	`IS_QSPI_ADDRESS_SIZE
(
cmd
->
Add»ssSize
));

593 
	`as£¹_·¿m
(
	`IS_QSPI_ALTERNATE_BYTES_MODE
(
cmd
->
AÉ”Ç‹By‹Mode
));

594 ià(
cmd
->
AÉ”Ç‹By‹Mode
 !ð
QSPI_ALTERNATE_BYTES_NONE
)

596 
	`as£¹_·¿m
(
	`IS_QSPI_ALTERNATE_BYTES_SIZE
(
cmd
->
AÉ”Ç‹By‹sSize
));

599 
	`as£¹_·¿m
(
	`IS_QSPI_DUMMY_CYCLES
(
cmd
->
DummyCyþes
));

600 
	`as£¹_·¿m
(
	`IS_QSPI_DATA_MODE
(
cmd
->
D©aMode
));

602 
	`as£¹_·¿m
(
	`IS_QSPI_DDR_MODE
(
cmd
->
DdrMode
));

603 
	`as£¹_·¿m
(
	`IS_QSPI_DDR_HHC
(
cmd
->
DdrHÞdH®fCyþe
));

604 
	`as£¹_·¿m
(
	`IS_QSPI_SIOO_MODE
(
cmd
->
SIOOMode
));

607 
	`__HAL_LOCK
(
hq¥i
);

609 if(
hq¥i
->
S‹
 =ð
HAL_QSPI_STATE_READY
)

611 
hq¥i
->
E¼ÜCode
 = 
HAL_QSPI_ERROR_NONE
;

614 
hq¥i
->
S‹
 = 
HAL_QSPI_STATE_BUSY
;

617 
¡©us
 = 
	`QSPI_Wa™FÏgS‹UÁžTimeout
(
hq¥i
, 
QSPI_FLAG_BUSY
, 
RESET
, 
Timeout
);

619 ià(
¡©us
 =ð
HAL_OK
)

622 
	`QSPI_CÚfig
(
hq¥i
, 
cmd
, 
QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE
);

624 ià(
cmd
->
D©aMode
 =ð
QSPI_DATA_NONE
)

628 if(
	`QSPI_Wa™FÏgS‹UÁžTimeout
(
hq¥i
, 
QSPI_FLAG_TC
, 
SET
, 
Timeout
è!ð
HAL_OK
)

630 
¡©us
 = 
HAL_TIMEOUT
;

634 
	`__HAL_QSPI_CLEAR_FLAG
(
hq¥i
, 
QSPI_FLAG_TC
);

637 
hq¥i
->
S‹
 = 
HAL_QSPI_STATE_READY
;

644 
hq¥i
->
S‹
 = 
HAL_QSPI_STATE_READY
;

650 
¡©us
 = 
HAL_BUSY
;

654 
	`__HAL_UNLOCK
(
hq¥i
);

657  
¡©us
;

658 
	}
}

667 
HAL_StusTy³Def
 
	$HAL_QSPI_Commªd_IT
(
QSPI_HªdËTy³Def
 *
hq¥i
, 
QSPI_CommªdTy³Def
 *
cmd
)

669 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

672 
	`as£¹_·¿m
(
	`IS_QSPI_INSTRUCTION_MODE
(
cmd
->
In¡ruùiÚMode
));

673 ià(
cmd
->
In¡ruùiÚMode
 !ð
QSPI_INSTRUCTION_NONE
)

675 
	`as£¹_·¿m
(
	`IS_QSPI_INSTRUCTION
(
cmd
->
In¡ruùiÚ
));

678 
	`as£¹_·¿m
(
	`IS_QSPI_ADDRESS_MODE
(
cmd
->
Add»ssMode
));

679 ià(
cmd
->
Add»ssMode
 !ð
QSPI_ADDRESS_NONE
)

681 
	`as£¹_·¿m
(
	`IS_QSPI_ADDRESS_SIZE
(
cmd
->
Add»ssSize
));

684 
	`as£¹_·¿m
(
	`IS_QSPI_ALTERNATE_BYTES_MODE
(
cmd
->
AÉ”Ç‹By‹Mode
));

685 ià(
cmd
->
AÉ”Ç‹By‹Mode
 !ð
QSPI_ALTERNATE_BYTES_NONE
)

687 
	`as£¹_·¿m
(
	`IS_QSPI_ALTERNATE_BYTES_SIZE
(
cmd
->
AÉ”Ç‹By‹sSize
));

690 
	`as£¹_·¿m
(
	`IS_QSPI_DUMMY_CYCLES
(
cmd
->
DummyCyþes
));

691 
	`as£¹_·¿m
(
	`IS_QSPI_DATA_MODE
(
cmd
->
D©aMode
));

693 
	`as£¹_·¿m
(
	`IS_QSPI_DDR_MODE
(
cmd
->
DdrMode
));

694 
	`as£¹_·¿m
(
	`IS_QSPI_DDR_HHC
(
cmd
->
DdrHÞdH®fCyþe
));

695 
	`as£¹_·¿m
(
	`IS_QSPI_SIOO_MODE
(
cmd
->
SIOOMode
));

698 
	`__HAL_LOCK
(
hq¥i
);

700 if(
hq¥i
->
S‹
 =ð
HAL_QSPI_STATE_READY
)

702 
hq¥i
->
E¼ÜCode
 = 
HAL_QSPI_ERROR_NONE
;

705 
hq¥i
->
S‹
 = 
HAL_QSPI_STATE_BUSY
;

708 
¡©us
 = 
	`QSPI_Wa™FÏgS‹UÁžTimeout
(
hq¥i
, 
QSPI_FLAG_BUSY
, 
RESET
, hq¥i->
Timeout
);

710 ià(
¡©us
 =ð
HAL_OK
)

712 ià(
cmd
->
D©aMode
 =ð
QSPI_DATA_NONE
)

717 
	`__HAL_QSPI_ENABLE_IT
(
hq¥i
, 
QSPI_IT_TE
 | 
QSPI_IT_TC
);

721 
	`QSPI_CÚfig
(
hq¥i
, 
cmd
, 
QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE
);

723 ià(
cmd
->
D©aMode
 !ð
QSPI_DATA_NONE
)

726 
hq¥i
->
S‹
 = 
HAL_QSPI_STATE_READY
;

732 
¡©us
 = 
HAL_BUSY
;

736 
	`__HAL_UNLOCK
(
hq¥i
);

739  
¡©us
;

740 
	}
}

750 
HAL_StusTy³Def
 
	$HAL_QSPI_T¿nsm™
(
QSPI_HªdËTy³Def
 *
hq¥i
, 
ušt8_t
 *
pD©a
, 
ušt32_t
 
Timeout
)

752 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

753 
__IO
 
ušt32_t
 *
d©a_»g
 = &
hq¥i
->
In¡ªû
->
DR
;

756 
	`__HAL_LOCK
(
hq¥i
);

758 if(
hq¥i
->
S‹
 =ð
HAL_QSPI_STATE_READY
)

760 if(
pD©a
 !ð
NULL
 )

762 
hq¥i
->
E¼ÜCode
 = 
HAL_QSPI_ERROR_NONE
;

765 
hq¥i
->
S‹
 = 
HAL_QSPI_STATE_BUSY_INDIRECT_TX
;

768 
hq¥i
->
TxXãrCouÁ
 = 
	`READ_REG
(hq¥i->
In¡ªû
->
DLR
) + 1;

769 
hq¥i
->
TxXãrSize
 = 
	`READ_REG
(hq¥i->
In¡ªû
->
DLR
) + 1;

770 
hq¥i
->
pTxBuffPŒ
 = 
pD©a
;

773 
	`MODIFY_REG
(
hq¥i
->
In¡ªû
->
CCR
, 
QUADSPI_CCR_FMODE
, 
QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE
);

775 
hq¥i
->
TxXãrCouÁ
 > 0)

778 if(
	`QSPI_Wa™FÏgS‹UÁžTimeout
(
hq¥i
, 
QSPI_FLAG_FT
, 
SET
, 
Timeout
è!ð
HAL_OK
)

780 
¡©us
 = 
HAL_TIMEOUT
;

784 *(
__IO
 
ušt8_t
 *)
d©a_»g
 = *
hq¥i
->
pTxBuffPŒ
++;

785 
hq¥i
->
TxXãrCouÁ
--;

788 ià(
¡©us
 =ð
HAL_OK
)

791 if(
	`QSPI_Wa™FÏgS‹UÁžTimeout
(
hq¥i
, 
QSPI_FLAG_TC
, 
SET
, 
Timeout
è!ð
HAL_OK
)

793 
¡©us
 = 
HAL_TIMEOUT
;

798 
	`__HAL_QSPI_CLEAR_FLAG
(
hq¥i
, 
QSPI_FLAG_TC
);

801 
¡©us
 = 
	`HAL_QSPI_AbÜt
(
hq¥i
);

806 
hq¥i
->
S‹
 = 
HAL_QSPI_STATE_READY
;

810 
¡©us
 = 
HAL_ERROR
;

815 
¡©us
 = 
HAL_BUSY
;

819 
	`__HAL_UNLOCK
(
hq¥i
);

821  
¡©us
;

822 
	}
}

833 
HAL_StusTy³Def
 
	$HAL_QSPI_Reûive
(
QSPI_HªdËTy³Def
 *
hq¥i
, 
ušt8_t
 *
pD©a
, 
ušt32_t
 
Timeout
)

835 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

836 
ušt32_t
 
addr_»g
 = 
	`READ_REG
(
hq¥i
->
In¡ªû
->
AR
);

837 
__IO
 
ušt32_t
 *
d©a_»g
 = &
hq¥i
->
In¡ªû
->
DR
;

840 
	`__HAL_LOCK
(
hq¥i
);

842 if(
hq¥i
->
S‹
 =ð
HAL_QSPI_STATE_READY
)

844 if(
pD©a
 !ð
NULL
 )

846 
hq¥i
->
E¼ÜCode
 = 
HAL_QSPI_ERROR_NONE
;

849 
hq¥i
->
S‹
 = 
HAL_QSPI_STATE_BUSY_INDIRECT_RX
;

852 
hq¥i
->
RxXãrCouÁ
 = 
	`READ_REG
(hq¥i->
In¡ªû
->
DLR
) + 1;

853 
hq¥i
->
RxXãrSize
 = 
	`READ_REG
(hq¥i->
In¡ªû
->
DLR
) + 1;

854 
hq¥i
->
pRxBuffPŒ
 = 
pD©a
;

857 
	`MODIFY_REG
(
hq¥i
->
In¡ªû
->
CCR
, 
QUADSPI_CCR_FMODE
, 
QSPI_FUNCTIONAL_MODE_INDIRECT_READ
);

860 
	`WRITE_REG
(
hq¥i
->
In¡ªû
->
AR
, 
addr_»g
);

862 
hq¥i
->
RxXãrCouÁ
 > 0)

865 if(
	`QSPI_Wa™FÏgS‹UÁžTimeout
(
hq¥i
, (
QSPI_FLAG_FT
 | 
QSPI_FLAG_TC
), 
SET
, 
Timeout
è!ð
HAL_OK
)

867 
¡©us
 = 
HAL_TIMEOUT
;

871 *
hq¥i
->
pRxBuffPŒ
++ = *(
__IO
 
ušt8_t
 *)
d©a_»g
;

872 
hq¥i
->
RxXãrCouÁ
--;

875 ià(
¡©us
 =ð
HAL_OK
)

878 if(
	`QSPI_Wa™FÏgS‹UÁžTimeout
(
hq¥i
, 
QSPI_FLAG_TC
, 
SET
, 
Timeout
è!ð
HAL_OK
)

880 
¡©us
 = 
HAL_TIMEOUT
;

885 
	`__HAL_QSPI_CLEAR_FLAG
(
hq¥i
, 
QSPI_FLAG_TC
);

888 
¡©us
 = 
	`HAL_QSPI_AbÜt
(
hq¥i
);

893 
hq¥i
->
S‹
 = 
HAL_QSPI_STATE_READY
;

897 
¡©us
 = 
HAL_ERROR
;

902 
¡©us
 = 
HAL_BUSY
;

906 
	`__HAL_UNLOCK
(
hq¥i
);

908  
¡©us
;

909 
	}
}

918 
HAL_StusTy³Def
 
	$HAL_QSPI_T¿nsm™_IT
(
QSPI_HªdËTy³Def
 *
hq¥i
, 
ušt8_t
 *
pD©a
)

920 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

923 
	`__HAL_LOCK
(
hq¥i
);

925 if(
hq¥i
->
S‹
 =ð
HAL_QSPI_STATE_READY
)

927 if(
pD©a
 !ð
NULL
 )

929 
hq¥i
->
E¼ÜCode
 = 
HAL_QSPI_ERROR_NONE
;

932 
hq¥i
->
S‹
 = 
HAL_QSPI_STATE_BUSY_INDIRECT_TX
;

935 
hq¥i
->
TxXãrCouÁ
 = 
	`READ_REG
(hq¥i->
In¡ªû
->
DLR
) + 1;

936 
hq¥i
->
TxXãrSize
 = 
	`READ_REG
(hq¥i->
In¡ªû
->
DLR
) + 1;

937 
hq¥i
->
pTxBuffPŒ
 = 
pD©a
;

940 
	`MODIFY_REG
(
hq¥i
->
In¡ªû
->
CCR
, 
QUADSPI_CCR_FMODE
, 
QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE
);

943 
	`__HAL_QSPI_ENABLE_IT
(
hq¥i
, 
QSPI_IT_TE
 | 
QSPI_IT_FT
 | 
QSPI_IT_TC
);

948 
¡©us
 = 
HAL_ERROR
;

953 
¡©us
 = 
HAL_BUSY
;

957 
	`__HAL_UNLOCK
(
hq¥i
);

959  
¡©us
;

960 
	}
}

969 
HAL_StusTy³Def
 
	$HAL_QSPI_Reûive_IT
(
QSPI_HªdËTy³Def
 *
hq¥i
, 
ušt8_t
 *
pD©a
)

971 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

972 
ušt32_t
 
addr_»g
 = 
	`READ_REG
(
hq¥i
->
In¡ªû
->
AR
);

975 
	`__HAL_LOCK
(
hq¥i
);

977 if(
hq¥i
->
S‹
 =ð
HAL_QSPI_STATE_READY
)

979 if(
pD©a
 !ð
NULL
 )

981 
hq¥i
->
E¼ÜCode
 = 
HAL_QSPI_ERROR_NONE
;

984 
hq¥i
->
S‹
 = 
HAL_QSPI_STATE_BUSY_INDIRECT_RX
;

987 
hq¥i
->
RxXãrCouÁ
 = 
	`READ_REG
(hq¥i->
In¡ªû
->
DLR
) + 1;

988 
hq¥i
->
RxXãrSize
 = 
	`READ_REG
(hq¥i->
In¡ªû
->
DLR
) + 1;

989 
hq¥i
->
pRxBuffPŒ
 = 
pD©a
;

992 
	`MODIFY_REG
(
hq¥i
->
In¡ªû
->
CCR
, 
QUADSPI_CCR_FMODE
, 
QSPI_FUNCTIONAL_MODE_INDIRECT_READ
);

995 
	`WRITE_REG
(
hq¥i
->
In¡ªû
->
AR
, 
addr_»g
);

998 
	`__HAL_QSPI_ENABLE_IT
(
hq¥i
, 
QSPI_IT_TE
 | 
QSPI_IT_FT
 | 
QSPI_IT_TC
);

1002 
¡©us
 = 
HAL_ERROR
;

1007 
¡©us
 = 
HAL_BUSY
;

1011 
	`__HAL_UNLOCK
(
hq¥i
);

1013  
¡©us
;

1014 
	}
}

1023 
HAL_StusTy³Def
 
	$HAL_QSPI_T¿nsm™_DMA
(
QSPI_HªdËTy³Def
 *
hq¥i
, 
ušt8_t
 *
pD©a
)

1025 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1026 
ušt32_t
 *
tmp
;

1029 
	`__HAL_LOCK
(
hq¥i
);

1031 if(
hq¥i
->
S‹
 =ð
HAL_QSPI_STATE_READY
)

1033 if(
pD©a
 !ð
NULL
 )

1035 
hq¥i
->
E¼ÜCode
 = 
HAL_QSPI_ERROR_NONE
;

1038 
hq¥i
->
S‹
 = 
HAL_QSPI_STATE_BUSY_INDIRECT_TX
;

1041 
hq¥i
->
TxXãrCouÁ
 = 
	`READ_REG
(hq¥i->
In¡ªû
->
DLR
) + 1;

1042 
hq¥i
->
TxXãrSize
 = 
	`READ_REG
(hq¥i->
In¡ªû
->
DLR
) + 1;

1043 
hq¥i
->
pTxBuffPŒ
 = 
pD©a
;

1046 
	`MODIFY_REG
(
hq¥i
->
In¡ªû
->
CCR
, 
QUADSPI_CCR_FMODE
, 
QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE
);

1049 
hq¥i
->
hdma
->
XãrC¶tC®lback
 = 
QSPI_DMATxC¶t
;

1052 
hq¥i
->
hdma
->
XãrH®fC¶tC®lback
 = 
QSPI_DMATxH®fC¶t
;

1055 
hq¥i
->
hdma
->
XãrE¼ÜC®lback
 = 
QSPI_DMAE¼Ü
;

1058 
hq¥i
->
hdma
->
In™
.
DœeùiÚ
 = 
DMA_MEMORY_TO_PERIPH
;

1059 
	`MODIFY_REG
(
hq¥i
->
hdma
->
In¡ªû
->
CR
, 
DMA_SxCR_DIR
, hq¥i->hdma->
In™
.
DœeùiÚ
);

1062 
tmp
 = (
ušt32_t
*)&
pD©a
;

1063 
	`HAL_DMA_S¹_IT
(
hq¥i
->
hdma
, *(
ušt32_t
*)
tmp
, (ušt32_t)&hq¥i->
In¡ªû
->
DR
, hq¥i->
TxXãrSize
);

1066 
	`SET_BIT
(
hq¥i
->
In¡ªû
->
CR
, 
QUADSPI_CR_DMAEN
);

1070 
¡©us
 = 
HAL_OK
;

1075 
¡©us
 = 
HAL_BUSY
;

1079 
	`__HAL_UNLOCK
(
hq¥i
);

1081  
¡©us
;

1082 
	}
}

1091 
HAL_StusTy³Def
 
	$HAL_QSPI_Reûive_DMA
(
QSPI_HªdËTy³Def
 *
hq¥i
, 
ušt8_t
 *
pD©a
)

1093 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1094 
ušt32_t
 *
tmp
;

1095 
ušt32_t
 
addr_»g
 = 
	`READ_REG
(
hq¥i
->
In¡ªû
->
AR
);

1098 
	`__HAL_LOCK
(
hq¥i
);

1100 if(
hq¥i
->
S‹
 =ð
HAL_QSPI_STATE_READY
)

1102 if(
pD©a
 !ð
NULL
 )

1104 
hq¥i
->
E¼ÜCode
 = 
HAL_QSPI_ERROR_NONE
;

1107 
hq¥i
->
S‹
 = 
HAL_QSPI_STATE_BUSY_INDIRECT_RX
;

1110 
hq¥i
->
RxXãrCouÁ
 = 
	`READ_REG
(hq¥i->
In¡ªû
->
DLR
) + 1;

1111 
hq¥i
->
RxXãrSize
 = 
	`READ_REG
(hq¥i->
In¡ªû
->
DLR
) + 1;

1112 
hq¥i
->
pRxBuffPŒ
 = 
pD©a
;

1115 
hq¥i
->
hdma
->
XãrC¶tC®lback
 = 
QSPI_DMARxC¶t
;

1118 
hq¥i
->
hdma
->
XãrH®fC¶tC®lback
 = 
QSPI_DMARxH®fC¶t
;

1121 
hq¥i
->
hdma
->
XãrE¼ÜC®lback
 = 
QSPI_DMAE¼Ü
;

1124 
hq¥i
->
hdma
->
In™
.
DœeùiÚ
 = 
DMA_PERIPH_TO_MEMORY
;

1125 
	`MODIFY_REG
(
hq¥i
->
hdma
->
In¡ªû
->
CR
, 
DMA_SxCR_DIR
, hq¥i->hdma->
In™
.
DœeùiÚ
);

1128 
tmp
 = (
ušt32_t
*)&
pD©a
;

1129 
	`HAL_DMA_S¹_IT
(
hq¥i
->
hdma
, (
ušt32_t
)&hq¥i->
In¡ªû
->
DR
, *(ušt32_t*)
tmp
, hq¥i->
RxXãrSize
);

1132 
	`MODIFY_REG
(
hq¥i
->
In¡ªû
->
CCR
, 
QUADSPI_CCR_FMODE
, 
QSPI_FUNCTIONAL_MODE_INDIRECT_READ
);

1135 
	`WRITE_REG
(
hq¥i
->
In¡ªû
->
AR
, 
addr_»g
);

1138 
	`SET_BIT
(
hq¥i
->
In¡ªû
->
CR
, 
QUADSPI_CR_DMAEN
);

1142 
¡©us
 = 
HAL_ERROR
;

1147 
¡©us
 = 
HAL_BUSY
;

1151 
	`__HAL_UNLOCK
(
hq¥i
);

1153  
¡©us
;

1154 
	}
}

1165 
HAL_StusTy³Def
 
	$HAL_QSPI_AutoPÞlšg
(
QSPI_HªdËTy³Def
 *
hq¥i
, 
QSPI_CommªdTy³Def
 *
cmd
, 
QSPI_AutoPÞlšgTy³Def
 *
cfg
, 
ušt32_t
 
Timeout
)

1167 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

1170 
	`as£¹_·¿m
(
	`IS_QSPI_INSTRUCTION_MODE
(
cmd
->
In¡ruùiÚMode
));

1171 ià(
cmd
->
In¡ruùiÚMode
 !ð
QSPI_INSTRUCTION_NONE
)

1173 
	`as£¹_·¿m
(
	`IS_QSPI_INSTRUCTION
(
cmd
->
In¡ruùiÚ
));

1176 
	`as£¹_·¿m
(
	`IS_QSPI_ADDRESS_MODE
(
cmd
->
Add»ssMode
));

1177 ià(
cmd
->
Add»ssMode
 !ð
QSPI_ADDRESS_NONE
)

1179 
	`as£¹_·¿m
(
	`IS_QSPI_ADDRESS_SIZE
(
cmd
->
Add»ssSize
));

1182 
	`as£¹_·¿m
(
	`IS_QSPI_ALTERNATE_BYTES_MODE
(
cmd
->
AÉ”Ç‹By‹Mode
));

1183 ià(
cmd
->
AÉ”Ç‹By‹Mode
 !ð
QSPI_ALTERNATE_BYTES_NONE
)

1185 
	`as£¹_·¿m
(
	`IS_QSPI_ALTERNATE_BYTES_SIZE
(
cmd
->
AÉ”Ç‹By‹sSize
));

1188 
	`as£¹_·¿m
(
	`IS_QSPI_DUMMY_CYCLES
(
cmd
->
DummyCyþes
));

1189 
	`as£¹_·¿m
(
	`IS_QSPI_DATA_MODE
(
cmd
->
D©aMode
));

1191 
	`as£¹_·¿m
(
	`IS_QSPI_DDR_MODE
(
cmd
->
DdrMode
));

1192 
	`as£¹_·¿m
(
	`IS_QSPI_DDR_HHC
(
cmd
->
DdrHÞdH®fCyþe
));

1193 
	`as£¹_·¿m
(
	`IS_QSPI_SIOO_MODE
(
cmd
->
SIOOMode
));

1195 
	`as£¹_·¿m
(
	`IS_QSPI_INTERVAL
(
cfg
->
IÁ”v®
));

1196 
	`as£¹_·¿m
(
	`IS_QSPI_STATUS_BYTES_SIZE
(
cfg
->
StusBy‹sSize
));

1197 
	`as£¹_·¿m
(
	`IS_QSPI_MATCH_MODE
(
cfg
->
M©chMode
));

1200 
	`__HAL_LOCK
(
hq¥i
);

1202 if(
hq¥i
->
S‹
 =ð
HAL_QSPI_STATE_READY
)

1205 
hq¥i
->
E¼ÜCode
 = 
HAL_QSPI_ERROR_NONE
;

1208 
hq¥i
->
S‹
 = 
HAL_QSPI_STATE_BUSY_AUTO_POLLING
;

1211 
¡©us
 = 
	`QSPI_Wa™FÏgS‹UÁžTimeout
(
hq¥i
, 
QSPI_FLAG_BUSY
, 
RESET
, 
Timeout
);

1213 ià(
¡©us
 =ð
HAL_OK
)

1216 
	`WRITE_REG
(
hq¥i
->
In¡ªû
->
PSMAR
, 
cfg
->
M©ch
);

1219 
	`WRITE_REG
(
hq¥i
->
In¡ªû
->
PSMKR
, 
cfg
->
Mask
);

1222 
	`WRITE_REG
(
hq¥i
->
In¡ªû
->
PIR
, 
cfg
->
IÁ”v®
);

1226 
	`MODIFY_REG
(
hq¥i
->
In¡ªû
->
CR
, (
QUADSPI_CR_PMM
 | 
QUADSPI_CR_APMS
),

1227 (
cfg
->
M©chMode
 | 
QSPI_AUTOMATIC_STOP_ENABLE
));

1230 
cmd
->
NbD©a
 = 
cfg
->
StusBy‹sSize
;

1231 
	`QSPI_CÚfig
(
hq¥i
, 
cmd
, 
QSPI_FUNCTIONAL_MODE_AUTO_POLLING
);

1234 if(
	`QSPI_Wa™FÏgS‹UÁžTimeout
(
hq¥i
, 
QSPI_FLAG_SM
, 
SET
, 
Timeout
è!ð
HAL_OK
)

1236 
¡©us
 = 
HAL_TIMEOUT
;

1240 
	`__HAL_QSPI_CLEAR_FLAG
(
hq¥i
, 
QSPI_FLAG_SM
);

1243 
hq¥i
->
S‹
 = 
HAL_QSPI_STATE_READY
;

1249 
¡©us
 = 
HAL_BUSY
;

1252 
	`__HAL_UNLOCK
(
hq¥i
);

1255  
¡©us
;

1256 
	}
}

1266 
HAL_StusTy³Def
 
	$HAL_QSPI_AutoPÞlšg_IT
(
QSPI_HªdËTy³Def
 *
hq¥i
, 
QSPI_CommªdTy³Def
 *
cmd
, 
QSPI_AutoPÞlšgTy³Def
 *
cfg
)

1268 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

1271 
	`as£¹_·¿m
(
	`IS_QSPI_INSTRUCTION_MODE
(
cmd
->
In¡ruùiÚMode
));

1272 ià(
cmd
->
In¡ruùiÚMode
 !ð
QSPI_INSTRUCTION_NONE
)

1274 
	`as£¹_·¿m
(
	`IS_QSPI_INSTRUCTION
(
cmd
->
In¡ruùiÚ
));

1277 
	`as£¹_·¿m
(
	`IS_QSPI_ADDRESS_MODE
(
cmd
->
Add»ssMode
));

1278 ià(
cmd
->
Add»ssMode
 !ð
QSPI_ADDRESS_NONE
)

1280 
	`as£¹_·¿m
(
	`IS_QSPI_ADDRESS_SIZE
(
cmd
->
Add»ssSize
));

1283 
	`as£¹_·¿m
(
	`IS_QSPI_ALTERNATE_BYTES_MODE
(
cmd
->
AÉ”Ç‹By‹Mode
));

1284 ià(
cmd
->
AÉ”Ç‹By‹Mode
 !ð
QSPI_ALTERNATE_BYTES_NONE
)

1286 
	`as£¹_·¿m
(
	`IS_QSPI_ALTERNATE_BYTES_SIZE
(
cmd
->
AÉ”Ç‹By‹sSize
));

1289 
	`as£¹_·¿m
(
	`IS_QSPI_DUMMY_CYCLES
(
cmd
->
DummyCyþes
));

1290 
	`as£¹_·¿m
(
	`IS_QSPI_DATA_MODE
(
cmd
->
D©aMode
));

1292 
	`as£¹_·¿m
(
	`IS_QSPI_DDR_MODE
(
cmd
->
DdrMode
));

1293 
	`as£¹_·¿m
(
	`IS_QSPI_DDR_HHC
(
cmd
->
DdrHÞdH®fCyþe
));

1294 
	`as£¹_·¿m
(
	`IS_QSPI_SIOO_MODE
(
cmd
->
SIOOMode
));

1296 
	`as£¹_·¿m
(
	`IS_QSPI_INTERVAL
(
cfg
->
IÁ”v®
));

1297 
	`as£¹_·¿m
(
	`IS_QSPI_STATUS_BYTES_SIZE
(
cfg
->
StusBy‹sSize
));

1298 
	`as£¹_·¿m
(
	`IS_QSPI_MATCH_MODE
(
cfg
->
M©chMode
));

1299 
	`as£¹_·¿m
(
	`IS_QSPI_AUTOMATIC_STOP
(
cfg
->
Autom©icStÝ
));

1302 
	`__HAL_LOCK
(
hq¥i
);

1304 if(
hq¥i
->
S‹
 =ð
HAL_QSPI_STATE_READY
)

1306 
hq¥i
->
E¼ÜCode
 = 
HAL_QSPI_ERROR_NONE
;

1309 
hq¥i
->
S‹
 = 
HAL_QSPI_STATE_BUSY_AUTO_POLLING
;

1312 
¡©us
 = 
	`QSPI_Wa™FÏgS‹UÁžTimeout
(
hq¥i
, 
QSPI_FLAG_BUSY
, 
RESET
, hq¥i->
Timeout
);

1314 ià(
¡©us
 =ð
HAL_OK
)

1317 
	`WRITE_REG
(
hq¥i
->
In¡ªû
->
PSMAR
, 
cfg
->
M©ch
);

1320 
	`WRITE_REG
(
hq¥i
->
In¡ªû
->
PSMKR
, 
cfg
->
Mask
);

1323 
	`WRITE_REG
(
hq¥i
->
In¡ªû
->
PIR
, 
cfg
->
IÁ”v®
);

1326 
	`MODIFY_REG
(
hq¥i
->
In¡ªû
->
CR
, (
QUADSPI_CR_PMM
 | 
QUADSPI_CR_APMS
),

1327 (
cfg
->
M©chMode
 | cfg->
Autom©icStÝ
));

1330 
	`__HAL_QSPI_CLEAR_FLAG
(
hq¥i
, 
QSPI_FLAG_TE
 | 
QSPI_FLAG_SM
);

1333 
	`__HAL_QSPI_ENABLE_IT
(
hq¥i
, (
QSPI_IT_SM
 | 
QSPI_IT_TE
));

1336 
cmd
->
NbD©a
 = 
cfg
->
StusBy‹sSize
;

1337 
	`QSPI_CÚfig
(
hq¥i
, 
cmd
, 
QSPI_FUNCTIONAL_MODE_AUTO_POLLING
);

1342 
¡©us
 = 
HAL_BUSY
;

1346 
	`__HAL_UNLOCK
(
hq¥i
);

1349  
¡©us
;

1350 
	}
}

1360 
HAL_StusTy³Def
 
	$HAL_QSPI_MemÜyM­³d
(
QSPI_HªdËTy³Def
 *
hq¥i
, 
QSPI_CommªdTy³Def
 *
cmd
, 
QSPI_MemÜyM­³dTy³Def
 *
cfg
)

1362 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

1365 
	`as£¹_·¿m
(
	`IS_QSPI_INSTRUCTION_MODE
(
cmd
->
In¡ruùiÚMode
));

1366 ià(
cmd
->
In¡ruùiÚMode
 !ð
QSPI_INSTRUCTION_NONE
)

1368 
	`as£¹_·¿m
(
	`IS_QSPI_INSTRUCTION
(
cmd
->
In¡ruùiÚ
));

1371 
	`as£¹_·¿m
(
	`IS_QSPI_ADDRESS_MODE
(
cmd
->
Add»ssMode
));

1372 ià(
cmd
->
Add»ssMode
 !ð
QSPI_ADDRESS_NONE
)

1374 
	`as£¹_·¿m
(
	`IS_QSPI_ADDRESS_SIZE
(
cmd
->
Add»ssSize
));

1377 
	`as£¹_·¿m
(
	`IS_QSPI_ALTERNATE_BYTES_MODE
(
cmd
->
AÉ”Ç‹By‹Mode
));

1378 ià(
cmd
->
AÉ”Ç‹By‹Mode
 !ð
QSPI_ALTERNATE_BYTES_NONE
)

1380 
	`as£¹_·¿m
(
	`IS_QSPI_ALTERNATE_BYTES_SIZE
(
cmd
->
AÉ”Ç‹By‹sSize
));

1383 
	`as£¹_·¿m
(
	`IS_QSPI_DUMMY_CYCLES
(
cmd
->
DummyCyþes
));

1384 
	`as£¹_·¿m
(
	`IS_QSPI_DATA_MODE
(
cmd
->
D©aMode
));

1386 
	`as£¹_·¿m
(
	`IS_QSPI_DDR_MODE
(
cmd
->
DdrMode
));

1387 
	`as£¹_·¿m
(
	`IS_QSPI_DDR_HHC
(
cmd
->
DdrHÞdH®fCyþe
));

1388 
	`as£¹_·¿m
(
	`IS_QSPI_SIOO_MODE
(
cmd
->
SIOOMode
));

1390 
	`as£¹_·¿m
(
	`IS_QSPI_TIMEOUT_ACTIVATION
(
cfg
->
TimeOutAùiv©iÚ
));

1393 
	`__HAL_LOCK
(
hq¥i
);

1395 if(
hq¥i
->
S‹
 =ð
HAL_QSPI_STATE_READY
)

1397 
hq¥i
->
E¼ÜCode
 = 
HAL_QSPI_ERROR_NONE
;

1400 
hq¥i
->
S‹
 = 
HAL_QSPI_STATE_BUSY_MEM_MAPPED
;

1403 
¡©us
 = 
	`QSPI_Wa™FÏgS‹UÁžTimeout
(
hq¥i
, 
QSPI_FLAG_BUSY
, 
RESET
, hq¥i->
Timeout
);

1405 ià(
¡©us
 =ð
HAL_OK
)

1408 
	`MODIFY_REG
(
hq¥i
->
In¡ªû
->
CR
, 
QUADSPI_CR_TCEN
, 
cfg
->
TimeOutAùiv©iÚ
);

1410 ià(
cfg
->
TimeOutAùiv©iÚ
 =ð
QSPI_TIMEOUT_COUNTER_ENABLE
)

1412 
	`as£¹_·¿m
(
	`IS_QSPI_TIMEOUT_PERIOD
(
cfg
->
TimeOutP”iod
));

1415 
	`WRITE_REG
(
hq¥i
->
In¡ªû
->
LPTR
, 
cfg
->
TimeOutP”iod
);

1418 
	`__HAL_QSPI_ENABLE_IT
(
hq¥i
, 
QSPI_IT_TO
);

1422 
	`QSPI_CÚfig
(
hq¥i
, 
cmd
, 
QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED
);

1428 
¡©us
 = 
HAL_BUSY
;

1433 
	`__HAL_UNLOCK
(
hq¥i
);

1436  
¡©us
;

1437 
	}
}

1444 
__w—k
 
	$HAL_QSPI_E¼ÜC®lback
(
QSPI_HªdËTy³Def
 *
hq¥i
)

1449 
	}
}

1456 
__w—k
 
	$HAL_QSPI_CmdC¶tC®lback
(
QSPI_HªdËTy³Def
 *
hq¥i
)

1461 
	}
}

1468 
__w—k
 
	$HAL_QSPI_RxC¶tC®lback
(
QSPI_HªdËTy³Def
 *
hq¥i
)

1473 
	}
}

1480 
__w—k
 
	$HAL_QSPI_TxC¶tC®lback
(
QSPI_HªdËTy³Def
 *
hq¥i
)

1485 
	}
}

1492 
__w—k
 
	$HAL_QSPI_RxH®fC¶tC®lback
(
QSPI_HªdËTy³Def
 *
hq¥i
)

1497 
	}
}

1504 
__w—k
 
	$HAL_QSPI_TxH®fC¶tC®lback
(
QSPI_HªdËTy³Def
 *
hq¥i
)

1509 
	}
}

1516 
__w—k
 
	$HAL_QSPI_FifoTh»shÞdC®lback
(
QSPI_HªdËTy³Def
 *
hq¥i
)

1521 
	}
}

1528 
__w—k
 
	$HAL_QSPI_StusM©chC®lback
(
QSPI_HªdËTy³Def
 *
hq¥i
)

1533 
	}
}

1540 
__w—k
 
	$HAL_QSPI_TimeOutC®lback
(
QSPI_HªdËTy³Def
 *
hq¥i
)

1545 
	}
}

1573 
HAL_QSPI_S‹Ty³Def
 
	$HAL_QSPI_G‘S‹
(
QSPI_HªdËTy³Def
 *
hq¥i
)

1575  
hq¥i
->
S‹
;

1576 
	}
}

1583 
ušt32_t
 
	$HAL_QSPI_G‘E¼Ü
(
QSPI_HªdËTy³Def
 *
hq¥i
)

1585  
hq¥i
->
E¼ÜCode
;

1586 
	}
}

1593 
HAL_StusTy³Def
 
	$HAL_QSPI_AbÜt
(
QSPI_HªdËTy³Def
 *
hq¥i
)

1595 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

1598 
	`SET_BIT
(
hq¥i
->
In¡ªû
->
CR
, 
QUADSPI_CR_ABORT
);

1601 if(
	`QSPI_Wa™FÏgS‹UÁžTimeout
(
hq¥i
, 
QSPI_FLAG_TC
, 
SET
, hq¥i->
Timeout
è!ð
HAL_OK
)

1603 
¡©us
 = 
HAL_TIMEOUT
;

1607 
	`__HAL_QSPI_CLEAR_FLAG
(
hq¥i
, 
QSPI_FLAG_TC
);

1610 
¡©us
 = 
	`QSPI_Wa™FÏgS‹UÁžTimeout
(
hq¥i
, 
QSPI_FLAG_BUSY
, 
RESET
, hq¥i->
Timeout
);

1613 
hq¥i
->
S‹
 = 
HAL_QSPI_STATE_READY
;

1616  
¡©us
;

1617 
	}
}

1624 
	$HAL_QSPI_S‘Timeout
(
QSPI_HªdËTy³Def
 *
hq¥i
, 
ušt32_t
 
Timeout
)

1626 
hq¥i
->
Timeout
 = Timeout;

1627 
	}
}

1640 
	$QSPI_DMARxC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1642 
QSPI_HªdËTy³Def
* 
hq¥i
 = ( QSPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1643 
hq¥i
->
RxXãrCouÁ
 = 0;

1646 if(
	`QSPI_Wa™FÏgS‹UÁžTimeout
(
hq¥i
, 
QSPI_FLAG_TC
, 
SET
, hq¥i->
Timeout
è!ð
HAL_OK
)

1649 
	`HAL_QSPI_E¼ÜC®lback
(
hq¥i
);

1654 
	`CLEAR_BIT
(
hq¥i
->
In¡ªû
->
CR
, 
QUADSPI_CR_DMAEN
);

1657 
	`HAL_DMA_AbÜt
(
hdma
);

1660 
	`__HAL_QSPI_CLEAR_FLAG
(
hq¥i
, 
QSPI_FLAG_TC
);

1663 
	`HAL_QSPI_AbÜt
(
hq¥i
);

1666 
hq¥i
->
S‹
 = 
HAL_QSPI_STATE_READY
;

1668 
	`HAL_QSPI_RxC¶tC®lback
(
hq¥i
);

1670 
	}
}

1677 
	$QSPI_DMATxC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1679 
QSPI_HªdËTy³Def
* 
hq¥i
 = ( QSPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1680 
hq¥i
->
TxXãrCouÁ
 = 0;

1683 if(
	`QSPI_Wa™FÏgS‹UÁžTimeout
(
hq¥i
, 
QSPI_FLAG_TC
, 
SET
, hq¥i->
Timeout
è!ð
HAL_OK
)

1686 
	`HAL_QSPI_E¼ÜC®lback
(
hq¥i
);

1691 
	`CLEAR_BIT
(
hq¥i
->
In¡ªû
->
CR
, 
QUADSPI_CR_DMAEN
);

1694 
	`HAL_DMA_AbÜt
(
hdma
);

1697 
	`__HAL_QSPI_CLEAR_FLAG
(
hq¥i
, 
QSPI_FLAG_TC
);

1700 
	`HAL_QSPI_AbÜt
(
hq¥i
);

1703 
hq¥i
->
S‹
 = 
HAL_QSPI_STATE_READY
;

1705 
	`HAL_QSPI_TxC¶tC®lback
(
hq¥i
);

1707 
	}
}

1714 
	$QSPI_DMARxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1716 
QSPI_HªdËTy³Def
* 
hq¥i
 = (QSPI_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

1718 
	`HAL_QSPI_RxH®fC¶tC®lback
(
hq¥i
);

1719 
	}
}

1726 
	$QSPI_DMATxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1728 
QSPI_HªdËTy³Def
* 
hq¥i
 = (QSPI_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

1730 
	`HAL_QSPI_TxH®fC¶tC®lback
(
hq¥i
);

1731 
	}
}

1738 
	$QSPI_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

1740 
QSPI_HªdËTy³Def
* 
hq¥i
 = ( QSPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1742 
hq¥i
->
RxXãrCouÁ
 = 0;

1743 
hq¥i
->
TxXãrCouÁ
 = 0;

1744 
hq¥i
->
S‹
 = 
HAL_QSPI_STATE_ERROR
;

1745 
hq¥i
->
E¼ÜCode
 |ð
HAL_QSPI_ERROR_DMA
;

1747 
	`HAL_QSPI_E¼ÜC®lback
(
hq¥i
);

1748 
	}
}

1758 
HAL_StusTy³Def
 
	$QSPI_Wa™FÏgS‹UÁžTimeout
(
QSPI_HªdËTy³Def
 *
hq¥i
, 
ušt32_t
 
FÏg
,

1759 
FÏgStus
 
S‹
, 
ušt32_t
 
Timeout
)

1761 
ušt32_t
 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1764 (
FÏgStus
)(
	`__HAL_QSPI_GET_FLAG
(
hq¥i
, 
FÏg
)è!ð
S‹
)

1767 ià(
Timeout
 !ð
HAL_MAX_DELAY
)

1769 if((
Timeout
 =ð0è|| ((
	`HAL_G‘Tick
(è- 
tick¡¬t
) > Timeout))

1771 
hq¥i
->
S‹
 = 
HAL_QSPI_STATE_ERROR
;

1772 
hq¥i
->
E¼ÜCode
 |ð
HAL_QSPI_ERROR_TIMEOUT
;

1774  
HAL_TIMEOUT
;

1778  
HAL_OK
;

1779 
	}
}

1793 
	$QSPI_CÚfig
(
QSPI_HªdËTy³Def
 *
hq¥i
, 
QSPI_CommªdTy³Def
 *
cmd
, 
ušt32_t
 
FunùiÚ®Mode
)

1795 
	`as£¹_·¿m
(
	`IS_QSPI_FUNCTIONAL_MODE
(
FunùiÚ®Mode
));

1797 ià((
cmd
->
D©aMode
 !ð
QSPI_DATA_NONE
è&& (
FunùiÚ®Mode
 !ð
QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED
))

1800 
	`WRITE_REG
(
hq¥i
->
In¡ªû
->
DLR
, (
cmd
->
NbD©a
 - 1));

1803 ià(
cmd
->
In¡ruùiÚMode
 !ð
QSPI_INSTRUCTION_NONE
)

1805 ià(
cmd
->
AÉ”Ç‹By‹Mode
 !ð
QSPI_ALTERNATE_BYTES_NONE
)

1808 
	`WRITE_REG
(
hq¥i
->
In¡ªû
->
ABR
, 
cmd
->
AÉ”Ç‹By‹s
);

1810 ià(
cmd
->
Add»ssMode
 !ð
QSPI_ADDRESS_NONE
)

1814 
	`WRITE_REG
(
hq¥i
->
In¡ªû
->
CCR
, (
cmd
->
DdrMode
 | cmd->
DdrHÞdH®fCyþe
 | cmd->
SIOOMode
 |

1815 
cmd
->
D©aMode
 | (cmd->
DummyCyþes
 << 18è| cmd->
AÉ”Ç‹By‹sSize
 |

1816 
cmd
->
AÉ”Ç‹By‹Mode
 | cmd->
Add»ssSize
 | cmd->
Add»ssMode
 |

1817 
cmd
->
In¡ruùiÚMode
 | cmd->
In¡ruùiÚ
 | 
FunùiÚ®Mode
));

1819 ià(
FunùiÚ®Mode
 !ð
QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED
)

1822 
	`WRITE_REG
(
hq¥i
->
In¡ªû
->
AR
, 
cmd
->
Add»ss
);

1829 
	`WRITE_REG
(
hq¥i
->
In¡ªû
->
CCR
, (
cmd
->
DdrMode
 | cmd->
DdrHÞdH®fCyþe
 | cmd->
SIOOMode
 |

1830 
cmd
->
D©aMode
 | (cmd->
DummyCyþes
 << 18è| cmd->
AÉ”Ç‹By‹sSize
 |

1831 
cmd
->
AÉ”Ç‹By‹Mode
 | cmd->
Add»ssMode
 | cmd->
In¡ruùiÚMode
 |

1832 
cmd
->
In¡ruùiÚ
 | 
FunùiÚ®Mode
));

1837 ià(
cmd
->
Add»ssMode
 !ð
QSPI_ADDRESS_NONE
)

1841 
	`WRITE_REG
(
hq¥i
->
In¡ªû
->
CCR
, (
cmd
->
DdrMode
 | cmd->
DdrHÞdH®fCyþe
 | cmd->
SIOOMode
 |

1842 
cmd
->
D©aMode
 | (cmd->
DummyCyþes
 << 18è| cmd->
AÉ”Ç‹By‹Mode
 |

1843 
cmd
->
Add»ssSize
 | cmd->
Add»ssMode
 | cmd->
In¡ruùiÚMode
 |

1844 
cmd
->
In¡ruùiÚ
 | 
FunùiÚ®Mode
));

1846 ià(
FunùiÚ®Mode
 !ð
QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED
)

1849 
	`WRITE_REG
(
hq¥i
->
In¡ªû
->
AR
, 
cmd
->
Add»ss
);

1856 
	`WRITE_REG
(
hq¥i
->
In¡ªû
->
CCR
, (
cmd
->
DdrMode
 | cmd->
DdrHÞdH®fCyþe
 | cmd->
SIOOMode
 |

1857 
cmd
->
D©aMode
 | (cmd->
DummyCyþes
 << 18è| cmd->
AÉ”Ç‹By‹Mode
 |

1858 
cmd
->
Add»ssMode
 | cmd->
In¡ruùiÚMode
 | cmd->
In¡ruùiÚ
 |

1859 
FunùiÚ®Mode
));

1865 ià(
cmd
->
AÉ”Ç‹By‹Mode
 !ð
QSPI_ALTERNATE_BYTES_NONE
)

1868 
	`WRITE_REG
(
hq¥i
->
In¡ªû
->
ABR
, 
cmd
->
AÉ”Ç‹By‹s
);

1870 ià(
cmd
->
Add»ssMode
 !ð
QSPI_ADDRESS_NONE
)

1874 
	`WRITE_REG
(
hq¥i
->
In¡ªû
->
CCR
, (
cmd
->
DdrMode
 | cmd->
DdrHÞdH®fCyþe
 | cmd->
SIOOMode
 |

1875 
cmd
->
D©aMode
 | (cmd->
DummyCyþes
 << 18è| cmd->
AÉ”Ç‹By‹sSize
 |

1876 
cmd
->
AÉ”Ç‹By‹Mode
 | cmd->
Add»ssSize
 | cmd->
Add»ssMode
 |

1877 
cmd
->
In¡ruùiÚMode
 | 
FunùiÚ®Mode
));

1879 ià(
FunùiÚ®Mode
 !ð
QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED
)

1882 
	`WRITE_REG
(
hq¥i
->
In¡ªû
->
AR
, 
cmd
->
Add»ss
);

1889 
	`WRITE_REG
(
hq¥i
->
In¡ªû
->
CCR
, (
cmd
->
DdrMode
 | cmd->
DdrHÞdH®fCyþe
 | cmd->
SIOOMode
 |

1890 
cmd
->
D©aMode
 | (cmd->
DummyCyþes
 << 18è| cmd->
AÉ”Ç‹By‹sSize
 |

1891 
cmd
->
AÉ”Ç‹By‹Mode
 | cmd->
Add»ssMode
 | cmd->
In¡ruùiÚMode
 |

1892 
FunùiÚ®Mode
));

1897 ià(
cmd
->
Add»ssMode
 !ð
QSPI_ADDRESS_NONE
)

1901 
	`WRITE_REG
(
hq¥i
->
In¡ªû
->
CCR
, (
cmd
->
DdrMode
 | cmd->
DdrHÞdH®fCyþe
 | cmd->
SIOOMode
 |

1902 
cmd
->
D©aMode
 | (cmd->
DummyCyþes
 << 18è| cmd->
AÉ”Ç‹By‹Mode
 |

1903 
cmd
->
Add»ssSize
 | cmd->
Add»ssMode
 | cmd->
In¡ruùiÚMode
 |

1904 
FunùiÚ®Mode
));

1906 ià(
FunùiÚ®Mode
 !ð
QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED
)

1909 
	`WRITE_REG
(
hq¥i
->
In¡ªû
->
AR
, 
cmd
->
Add»ss
);

1915 ià(
cmd
->
D©aMode
 !ð
QSPI_DATA_NONE
)

1918 
	`WRITE_REG
(
hq¥i
->
In¡ªû
->
CCR
, (
cmd
->
DdrMode
 | cmd->
DdrHÞdH®fCyþe
 | cmd->
SIOOMode
 |

1919 
cmd
->
D©aMode
 | (cmd->
DummyCyþes
 << 18è| cmd->
AÉ”Ç‹By‹Mode
 |

1920 
cmd
->
Add»ssMode
 | cmd->
In¡ruùiÚMode
 | 
FunùiÚ®Mode
));

1925 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc.c

89 
	~"¡m32f4xx_h®.h
"

100 #ifdeà
HAL_RCC_MODULE_ENABLED


107 
	#CLOCKSWITCH_TIMEOUT_VALUE
 ((
ušt32_t
)5000è

	)

110 
	#__MCO1_CLK_ENABLE
(è
	`__HAL_RCC_GPIOA_CLK_ENABLE
()

	)

111 
	#MCO1_GPIO_PORT
 
GPIOA


	)

112 
	#MCO1_PIN
 
GPIO_PIN_8


	)

114 
	#__MCO2_CLK_ENABLE
(è
	`__HAL_RCC_GPIOC_CLK_ENABLE
()

	)

115 
	#MCO2_GPIO_PORT
 
GPIOC


	)

116 
	#MCO2_PIN
 
GPIO_PIN_9


	)

125 cÚ¡ 
ušt8_t
 
	gAPBAHBP»scTabË
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

240 
__w—k
 
	$HAL_RCC_DeIn™
()

241 {
	}
}

251 
__w—k
 
HAL_StusTy³Def
 
	$HAL_RCC_OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
)

253 
ušt32_t
 
tick¡¬t
 = 0;

256 
	`as£¹_·¿m
(
	`IS_RCC_OSCILLATORTYPE
(
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
));

258 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_HSE
) == RCC_OSCILLATORTYPE_HSE)

261 
	`as£¹_·¿m
(
	`IS_RCC_HSE
(
RCC_OscIn™SŒuù
->
HSES‹
));

263 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_HSE
) ||\

264 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLL
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSE
)))

266 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è!ð
RESET
è&& (
RCC_OscIn™SŒuù
->
HSES‹
 =ð
RCC_HSE_OFF
))

268  
HAL_ERROR
;

274 
	`__HAL_RCC_HSE_CONFIG
(
RCC_HSE_OFF
);

277 
tick¡¬t
 = 
	`HAL_G‘Tick
();

280 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è!ð
RESET
)

282 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSE_TIMEOUT_VALUE
)

284  
HAL_TIMEOUT
;

289 
	`__HAL_RCC_HSE_CONFIG
(
RCC_OscIn™SŒuù
->
HSES‹
);

292 if((
RCC_OscIn™SŒuù
->
HSES‹
è!ð
RCC_HSE_OFF
)

295 
tick¡¬t
 = 
	`HAL_G‘Tick
();

298 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è=ð
RESET
)

300 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSE_TIMEOUT_VALUE
)

302  
HAL_TIMEOUT
;

309 
tick¡¬t
 = 
	`HAL_G‘Tick
();

312 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è!ð
RESET
)

314 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSE_TIMEOUT_VALUE
)

316  
HAL_TIMEOUT
;

323 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_HSI
) == RCC_OSCILLATORTYPE_HSI)

326 
	`as£¹_·¿m
(
	`IS_RCC_HSI
(
RCC_OscIn™SŒuù
->
HSIS‹
));

327 
	`as£¹_·¿m
(
	`IS_RCC_CALIBRATION_VALUE
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
));

330 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_HSI
) ||\

331 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLL
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSI
)))

334 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è!ð
RESET
è&& (
RCC_OscIn™SŒuù
->
HSIS‹
 !ð
RCC_HSI_ON
))

336  
HAL_ERROR
;

342 
	`__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
);

348 if((
RCC_OscIn™SŒuù
->
HSIS‹
)!ð
RCC_HSI_OFF
)

351 
	`__HAL_RCC_HSI_ENABLE
();

354 
tick¡¬t
 = 
	`HAL_G‘Tick
();

357 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è=ð
RESET
)

359 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSI_TIMEOUT_VALUE
)

361  
HAL_TIMEOUT
;

366 
	`__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
);

371 
	`__HAL_RCC_HSI_DISABLE
();

374 
tick¡¬t
 = 
	`HAL_G‘Tick
();

377 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è!ð
RESET
)

379 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSI_TIMEOUT_VALUE
)

381  
HAL_TIMEOUT
;

388 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_LSI
) == RCC_OSCILLATORTYPE_LSI)

391 
	`as£¹_·¿m
(
	`IS_RCC_LSI
(
RCC_OscIn™SŒuù
->
LSIS‹
));

394 if((
RCC_OscIn™SŒuù
->
LSIS‹
)!ð
RCC_LSI_OFF
)

397 
	`__HAL_RCC_LSI_ENABLE
();

400 
tick¡¬t
 = 
	`HAL_G‘Tick
();

403 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSIRDY
è=ð
RESET
)

405 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
LSI_TIMEOUT_VALUE
)

407  
HAL_TIMEOUT
;

414 
	`__HAL_RCC_LSI_DISABLE
();

417 
tick¡¬t
 = 
	`HAL_G‘Tick
();

420 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSIRDY
è!ð
RESET
)

422 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
LSI_TIMEOUT_VALUE
)

424  
HAL_TIMEOUT
;

430 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_LSE
) == RCC_OSCILLATORTYPE_LSE)

433 
	`as£¹_·¿m
(
	`IS_RCC_LSE
(
RCC_OscIn™SŒuù
->
LSES‹
));

436 
	`__HAL_RCC_PWR_CLK_ENABLE
();

439 
PWR
->
CR
 |ð
PWR_CR_DBP
;

442 
tick¡¬t
 = 
	`HAL_G‘Tick
();

444 (
PWR
->
CR
 & 
PWR_CR_DBP
è=ð
RESET
)

446 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_DBP_TIMEOUT_VALUE
)

448  
HAL_TIMEOUT
;

453 
	`__HAL_RCC_LSE_CONFIG
(
RCC_LSE_OFF
);

456 
tick¡¬t
 = 
	`HAL_G‘Tick
();

459 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è!ð
RESET
)

461 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

463  
HAL_TIMEOUT
;

468 
	`__HAL_RCC_LSE_CONFIG
(
RCC_OscIn™SŒuù
->
LSES‹
);

470 if((
RCC_OscIn™SŒuù
->
LSES‹
è!ð
RCC_LSE_OFF
)

473 
tick¡¬t
 = 
	`HAL_G‘Tick
();

476 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

478 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

480  
HAL_TIMEOUT
;

487 
tick¡¬t
 = 
	`HAL_G‘Tick
();

490 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è!ð
RESET
)

492 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

494  
HAL_TIMEOUT
;

501 
	`as£¹_·¿m
(
	`IS_RCC_PLL
(
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
));

502 ià((
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
è!ð
RCC_PLL_NONE
)

505 if(
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_CFGR_SWS_PLL
)

507 if((
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
è=ð
RCC_PLL_ON
)

510 
	`as£¹_·¿m
(
	`IS_RCC_PLLSOURCE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
));

511 
	`as£¹_·¿m
(
	`IS_RCC_PLLM_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLM
));

512 
	`as£¹_·¿m
(
	`IS_RCC_PLLN_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLN
));

513 
	`as£¹_·¿m
(
	`IS_RCC_PLLP_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLP
));

514 
	`as£¹_·¿m
(
	`IS_RCC_PLLQ_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLQ
));

517 
	`__HAL_RCC_PLL_DISABLE
();

520 
tick¡¬t
 = 
	`HAL_G‘Tick
();

523 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è!ð
RESET
)

525 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

527  
HAL_TIMEOUT
;

532 
	`WRITE_REG
(
RCC
->
PLLCFGR
, (
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
 | \

533 
RCC_OscIn™SŒuù
->
PLL
.
PLLM
 | \

534 (
RCC_OscIn™SŒuù
->
PLL
.
PLLN
 << 
	`POSITION_VAL
(
RCC_PLLCFGR_PLLN
)) | \

535 (((
RCC_OscIn™SŒuù
->
PLL
.
PLLP
 >> 1è-1è<< 
	`POSITION_VAL
(
RCC_PLLCFGR_PLLP
)) | \

536 (
RCC_OscIn™SŒuù
->
PLL
.
PLLQ
 << 
	`POSITION_VAL
(
RCC_PLLCFGR_PLLQ
))));

538 
	`__HAL_RCC_PLL_ENABLE
();

541 
tick¡¬t
 = 
	`HAL_G‘Tick
();

544 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è=ð
RESET
)

546 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

548  
HAL_TIMEOUT
;

555 
	`__HAL_RCC_PLL_DISABLE
();

558 
tick¡¬t
 = 
	`HAL_G‘Tick
();

561 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è!ð
RESET
)

563 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

565  
HAL_TIMEOUT
;

572  
HAL_ERROR
;

575  
HAL_OK
;

576 
	}
}

603 
HAL_StusTy³Def
 
	$HAL_RCC_ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 
FL©’cy
)

605 
ušt32_t
 
tick¡¬t
 = 0;

608 
	`as£¹_·¿m
(
	`IS_RCC_CLOCKTYPE
(
RCC_ClkIn™SŒuù
->
ClockTy³
));

609 
	`as£¹_·¿m
(
	`IS_FLASH_LATENCY
(
FL©’cy
));

616 if(
FL©’cy
 > (
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
))

619 
	`__HAL_FLASH_SET_LATENCY
(
FL©’cy
);

623 if((
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
è!ð
FL©’cy
)

625  
HAL_ERROR
;

629 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_HCLK
) == RCC_CLOCKTYPE_HCLK)

631 
	`as£¹_·¿m
(
	`IS_RCC_HCLK
(
RCC_ClkIn™SŒuù
->
AHBCLKDivid”
));

632 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_HPRE
, 
RCC_ClkIn™SŒuù
->
AHBCLKDivid”
);

636 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_SYSCLK
) == RCC_CLOCKTYPE_SYSCLK)

638 
	`as£¹_·¿m
(
	`IS_RCC_SYSCLKSOURCE
(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
));

641 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_HSE
)

644 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è=ð
RESET
)

646  
HAL_ERROR
;

650 if((
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_PLLCLK
) ||

651 (
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_PLLRCLK
))

654 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è=ð
RESET
)

656  
HAL_ERROR
;

663 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è=ð
RESET
)

665  
HAL_ERROR
;

669 
	`__HAL_RCC_SYSCLK_CONFIG
(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
);

671 
tick¡¬t
 = 
	`HAL_G‘Tick
();

673 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_HSE
)

675 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_HSE
)

677 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

679  
HAL_TIMEOUT
;

683 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_PLLCLK
)

685 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
)

687 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

689  
HAL_TIMEOUT
;

693 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_PLLRCLK
)

695 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_PLLRCLK
)

697 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

699  
HAL_TIMEOUT
;

705 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_HSI
)

707 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

709  
HAL_TIMEOUT
;

719 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_HCLK
) == RCC_CLOCKTYPE_HCLK)

721 
	`as£¹_·¿m
(
	`IS_RCC_HCLK
(
RCC_ClkIn™SŒuù
->
AHBCLKDivid”
));

722 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_HPRE
, 
RCC_ClkIn™SŒuù
->
AHBCLKDivid”
);

726 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_SYSCLK
) == RCC_CLOCKTYPE_SYSCLK)

728 
	`as£¹_·¿m
(
	`IS_RCC_SYSCLKSOURCE
(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
));

731 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_HSE
)

734 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è=ð
RESET
)

736  
HAL_ERROR
;

740 if((
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_PLLCLK
) ||

741 (
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_PLLRCLK
))

744 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è=ð
RESET
)

746  
HAL_ERROR
;

753 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è=ð
RESET
)

755  
HAL_ERROR
;

758 
	`__HAL_RCC_SYSCLK_CONFIG
(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
);

760 
tick¡¬t
 = 
	`HAL_G‘Tick
();

762 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_HSE
)

764 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_HSE
)

766 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

768  
HAL_TIMEOUT
;

772 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_PLLCLK
)

774 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
)

776 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

778  
HAL_TIMEOUT
;

782 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_PLLRCLK
)

784 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_PLLRCLK
)

786 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

788  
HAL_TIMEOUT
;

794 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_HSI
)

796 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

798  
HAL_TIMEOUT
;

805 
	`__HAL_FLASH_SET_LATENCY
(
FL©’cy
);

809 if((
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
è!ð
FL©’cy
)

811  
HAL_ERROR
;

816 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_PCLK1
) == RCC_CLOCKTYPE_PCLK1)

818 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_ClkIn™SŒuù
->
APB1CLKDivid”
));

819 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_PPRE1
, 
RCC_ClkIn™SŒuù
->
APB1CLKDivid”
);

823 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_PCLK2
) == RCC_CLOCKTYPE_PCLK2)

825 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_ClkIn™SŒuù
->
APB2CLKDivid”
));

826 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_PPRE2
, ((
RCC_ClkIn™SŒuù
->
APB2CLKDivid”
) << 3));

830 
	`HAL_In™Tick
 (
TICK_INT_PRIORITY
);

832  
HAL_OK
;

833 
	}
}

883 
	$HAL_RCC_MCOCÚfig
(
ušt32_t
 
RCC_MCOx
, ušt32_ˆ
RCC_MCOSourû
, ušt32_ˆ
RCC_MCODiv
)

885 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

887 
	`as£¹_·¿m
(
	`IS_RCC_MCO
(
RCC_MCOx
));

888 
	`as£¹_·¿m
(
	`IS_RCC_MCODIV
(
RCC_MCODiv
));

890 if(
RCC_MCOx
 =ð
RCC_MCO1
)

892 
	`as£¹_·¿m
(
	`IS_RCC_MCO1SOURCE
(
RCC_MCOSourû
));

895 
	`__MCO1_CLK_ENABLE
();

898 
GPIO_In™SŒuù
.
Pš
 = 
MCO1_PIN
;

899 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

900 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_HIGH
;

901 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

902 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF0_MCO
;

903 
	`HAL_GPIO_In™
(
MCO1_GPIO_PORT
, &
GPIO_In™SŒuù
);

906 
	`MODIFY_REG
(
RCC
->
CFGR
, (
RCC_CFGR_MCO1
 | 
RCC_CFGR_MCO1PRE
), (
RCC_MCOSourû
 | 
RCC_MCODiv
));

909 #ià
	`defšed
(
RCC_CFGR_MCO1EN
)

910 
	`__HAL_RCC_MCO1_ENABLE
();

915 
	`as£¹_·¿m
(
	`IS_RCC_MCO2SOURCE
(
RCC_MCOSourû
));

918 
	`__MCO2_CLK_ENABLE
();

921 
GPIO_In™SŒuù
.
Pš
 = 
MCO2_PIN
;

922 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

923 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_HIGH
;

924 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

925 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF0_MCO
;

926 
	`HAL_GPIO_In™
(
MCO2_GPIO_PORT
, &
GPIO_In™SŒuù
);

929 
	`MODIFY_REG
(
RCC
->
CFGR
, (
RCC_CFGR_MCO2
 | 
RCC_CFGR_MCO2PRE
), (
RCC_MCOSourû
 | (
RCC_MCODiv
 << 3)));

932 #ià
	`defšed
(
RCC_CFGR_MCO2EN
)

933 
	`__HAL_RCC_MCO2_ENABLE
();

936 
	}
}

947 
	$HAL_RCC_EÇbËCSS
()

949 *(
__IO
 
ušt32_t
 *è
RCC_CR_CSSON_BB
 = (ušt32_t)
ENABLE
;

950 
	}
}

956 
	$HAL_RCC_Di§bËCSS
()

958 *(
__IO
 
ušt32_t
 *è
RCC_CR_CSSON_BB
 = (ušt32_t)
DISABLE
;

959 
	}
}

991 
__w—k
 
ušt32_t
 
	$HAL_RCC_G‘SysClockF»q
()

993 
ušt32_t
 
¶lm
 = 0, 
¶lvco
 = 0, 
¶Í
 = 0;

994 
ušt32_t
 
sysþockäeq
 = 0;

997 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
)

999 
RCC_CFGR_SWS_HSI
:

1001 
sysþockäeq
 = 
HSI_VALUE
;

1004 
RCC_CFGR_SWS_HSE
:

1006 
sysþockäeq
 = 
HSE_VALUE
;

1009 
RCC_CFGR_SWS_PLL
:

1013 
¶lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

1014 if(
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è!ð
RCC_PLLSOURCE_HSI
)

1017 
¶lvco
 = ((
HSE_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLN)));

1022 
¶lvco
 = ((
HSI_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLN)));

1024 
¶Í
 = ((((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLP)) + 1 ) *2);

1026 
sysþockäeq
 = 
¶lvco
/
¶Í
;

1031 
sysþockäeq
 = 
HSI_VALUE
;

1035  
sysþockäeq
;

1036 
	}
}

1047 
ušt32_t
 
	$HAL_RCC_G‘HCLKF»q
()

1049 
Sy¡emCÜeClock
 = 
	`HAL_RCC_G‘SysClockF»q
(è>> 
APBAHBP»scTabË
[(
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
)>> 
	`POSITION_VAL
(RCC_CFGR_HPRE)];

1050  
Sy¡emCÜeClock
;

1051 
	}
}

1059 
ušt32_t
 
	$HAL_RCC_G‘PCLK1F»q
()

1062  (
	`HAL_RCC_G‘HCLKF»q
(è>> 
APBAHBP»scTabË
[(
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
)>> 
	`POSITION_VAL
(RCC_CFGR_PPRE1)]);

1063 
	}
}

1071 
ušt32_t
 
	$HAL_RCC_G‘PCLK2F»q
()

1074  (
	`HAL_RCC_G‘HCLKF»q
()>> 
APBAHBP»scTabË
[(
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
)>> 
	`POSITION_VAL
(RCC_CFGR_PPRE2)]);

1075 
	}
}

1084 
__w—k
 
	$HAL_RCC_G‘OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
)

1087 
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
 = 
RCC_OSCILLATORTYPE_HSE
 | 
RCC_OSCILLATORTYPE_HSI
 | 
RCC_OSCILLATORTYPE_LSE
 | 
RCC_OSCILLATORTYPE_LSI
;

1090 if((
RCC
->
CR
 &
RCC_CR_HSEBYP
) == RCC_CR_HSEBYP)

1092 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_BYPASS
;

1094 if((
RCC
->
CR
 &
RCC_CR_HSEON
) == RCC_CR_HSEON)

1096 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_ON
;

1100 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_OFF
;

1104 if((
RCC
->
CR
 &
RCC_CR_HSION
) == RCC_CR_HSION)

1106 
RCC_OscIn™SŒuù
->
HSIS‹
 = 
RCC_HSI_ON
;

1110 
RCC_OscIn™SŒuù
->
HSIS‹
 = 
RCC_HSI_OFF
;

1113 
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
 = (
ušt32_t
)((
RCC
->
CR
 &
RCC_CR_HSITRIM
è>> 
	`POSITION_VAL
(RCC_CR_HSITRIM));

1116 if((
RCC
->
BDCR
 &
RCC_BDCR_LSEBYP
) == RCC_BDCR_LSEBYP)

1118 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_BYPASS
;

1120 if((
RCC
->
BDCR
 &
RCC_BDCR_LSEON
) == RCC_BDCR_LSEON)

1122 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_ON
;

1126 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_OFF
;

1130 if((
RCC
->
CSR
 &
RCC_CSR_LSION
) == RCC_CSR_LSION)

1132 
RCC_OscIn™SŒuù
->
LSIS‹
 = 
RCC_LSI_ON
;

1136 
RCC_OscIn™SŒuù
->
LSIS‹
 = 
RCC_LSI_OFF
;

1140 if((
RCC
->
CR
 &
RCC_CR_PLLON
) == RCC_CR_PLLON)

1142 
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
 = 
RCC_PLL_ON
;

1146 
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
 = 
RCC_PLL_OFF
;

1148 
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
 = (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
);

1149 
RCC_OscIn™SŒuù
->
PLL
.
PLLM
 = (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
);

1150 
RCC_OscIn™SŒuù
->
PLL
.
PLLN
 = (
ušt32_t
)((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLN));

1151 
RCC_OscIn™SŒuù
->
PLL
.
PLLP
 = (
ušt32_t
)((((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
è+ 
RCC_PLLCFGR_PLLP_0
è<< 1è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLP));

1152 
RCC_OscIn™SŒuù
->
PLL
.
PLLQ
 = (
ušt32_t
)((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLQ
è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLQ));

1153 
	}
}

1163 
	$HAL_RCC_G‘ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 *
pFL©’cy
)

1166 
RCC_ClkIn™SŒuù
->
ClockTy³
 = 
RCC_CLOCKTYPE_SYSCLK
 | 
RCC_CLOCKTYPE_HCLK
 | 
RCC_CLOCKTYPE_PCLK1
 | 
RCC_CLOCKTYPE_PCLK2
;

1169 
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SW
);

1172 
RCC_ClkIn™SŒuù
->
AHBCLKDivid”
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
);

1175 
RCC_ClkIn™SŒuù
->
APB1CLKDivid”
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
);

1178 
RCC_ClkIn™SŒuù
->
APB2CLKDivid”
 = (
ušt32_t
)((
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
) >> 3);

1181 *
pFL©’cy
 = (
ušt32_t
)(
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
);

1182 
	}
}

1189 
	$HAL_RCC_NMI_IRQHªdËr
()

1192 if(
	`__HAL_RCC_GET_IT
(
RCC_IT_CSS
))

1195 
	`HAL_RCC_CSSC®lback
();

1198 
	`__HAL_RCC_CLEAR_IT
(
RCC_IT_CSS
);

1200 
	}
}

1206 
__w—k
 
	$HAL_RCC_CSSC®lback
()

1211 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc_ex.c

43 
	~"¡m32f4xx_h®.h
"

54 #ifdeà
HAL_RCC_MODULE_ENABLED


91 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

92 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

93 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

94 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

108 
	$HAL_RCC_DeIn™
()

111 
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSION
 | 
RCC_CR_HSITRIM_4
);

114 
	`CLEAR_REG
(
RCC
->
CFGR
);

117 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
 | 
RCC_CR_CSSON
 | 
RCC_CR_PLLON
| 
RCC_CR_PLLI2SON
);

120 
	`CLEAR_REG
(
RCC
->
PLLCFGR
);

121 
	`SET_BIT
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLM_4
 | 
RCC_PLLCFGR_PLLN_6
 | 
RCC_PLLCFGR_PLLN_7
 | 
RCC_PLLCFGR_PLLQ_2
);

124 
	`CLEAR_REG
(
RCC
->
PLLI2SCFGR
);

125 
	`SET_BIT
(
RCC
->
PLLI2SCFGR
, 
RCC_PLLI2SCFGR_PLLI2SN_6
 | 
RCC_PLLI2SCFGR_PLLI2SN_7
 | 
RCC_PLLI2SCFGR_PLLI2SR_1
);

128 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEBYP
);

131 
	`CLEAR_REG
(
RCC
->
CIR
);

132 
	}
}

134 
	gSTM32F401xC
 || 
	gSTM32F401xE
 || 
	gSTM32F411xE
 || 
	gSTM32F446xx
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 */

136 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

150 
	$HAL_RCC_DeIn™
()

153 
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSION
 | 
RCC_CR_HSITRIM_4
);

156 
	`CLEAR_REG
(
RCC
->
CFGR
);

159 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
 | 
RCC_CR_CSSON
 | 
RCC_CR_PLLON
);

162 
	`CLEAR_REG
(
RCC
->
PLLCFGR
);

163 
	`SET_BIT
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLR_1
 | 
RCC_PLLCFGR_PLLM_4
 | 
RCC_PLLCFGR_PLLN_6
 | 
RCC_PLLCFGR_PLLN_7
 | 
RCC_PLLCFGR_PLLQ_2
);

166 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEBYP
);

169 
	`CLEAR_REG
(
RCC
->
CIR
);

170 
	}
}

173 #ià
defšed
(
STM32F446xx
)

188 
HAL_StusTy³Def
 
	$HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

190 
ušt32_t
 
tick¡¬t
 = 0;

191 
ušt32_t
 
tm´eg1
 = 0;

192 
ušt32_t
 
¶li2¥
 = 0;

193 
ušt32_t
 
¶li2sq
 = 0;

194 
ušt32_t
 
¶li2¤
 = 0;

195 
ušt32_t
 
¶l§
 = 0;

196 
ušt32_t
 
¶l§iq
 = 0;

197 
ušt32_t
 
¶li2su£d
 = 0;

198 
ušt32_t
 
¶l§iu£d
 = 0;

201 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClkIn™
->
P”hClockS–eùiÚ
));

204 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S_APB1
) == (RCC_PERIPHCLK_I2S_APB1))

207 
	`as£¹_·¿m
(
	`IS_RCC_I2SAPB1CLKSOURCE
(
P”hClkIn™
->
I2sApb1ClockS–eùiÚ
));

210 
	`__HAL_RCC_I2S_APB1_CONFIG
(
P”hClkIn™
->
I2sApb1ClockS–eùiÚ
);

212 if(
P”hClkIn™
->
I2sApb1ClockS–eùiÚ
 =ð
RCC_I2SAPB1CLKSOURCE_PLLI2S
)

214 
¶li2su£d
 = 1;

220 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S_APB2
) == (RCC_PERIPHCLK_I2S_APB2))

223 
	`as£¹_·¿m
(
	`IS_RCC_I2SAPB2CLKSOURCE
(
P”hClkIn™
->
I2sApb2ClockS–eùiÚ
));

226 
	`__HAL_RCC_I2S_APB2_CONFIG
(
P”hClkIn™
->
I2sApb2ClockS–eùiÚ
);

228 if(
P”hClkIn™
->
I2sApb2ClockS–eùiÚ
 =ð
RCC_I2SAPB2CLKSOURCE_PLLI2S
)

230 
¶li2su£d
 = 1;

236 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI1
) == (RCC_PERIPHCLK_SAI1))

239 
	`as£¹_·¿m
(
	`IS_RCC_SAI1CLKSOURCE
(
P”hClkIn™
->
Sai1ClockS–eùiÚ
));

242 
	`__HAL_RCC_SAI1_CONFIG
(
P”hClkIn™
->
Sai1ClockS–eùiÚ
);

244 if(
P”hClkIn™
->
Sai1ClockS–eùiÚ
 =ð
RCC_SAI1CLKSOURCE_PLLI2S
)

246 
¶li2su£d
 = 1;

249 if(
P”hClkIn™
->
Sai1ClockS–eùiÚ
 =ð
RCC_SAI1CLKSOURCE_PLLSAI
)

251 
¶l§iu£d
 = 1;

257 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI2
) == (RCC_PERIPHCLK_SAI2))

260 
	`as£¹_·¿m
(
	`IS_RCC_SAI2CLKSOURCE
(
P”hClkIn™
->
Sai2ClockS–eùiÚ
));

263 
	`__HAL_RCC_SAI2_CONFIG
(
P”hClkIn™
->
Sai2ClockS–eùiÚ
);

266 if(
P”hClkIn™
->
Sai2ClockS–eùiÚ
 =ð
RCC_SAI2CLKSOURCE_PLLI2S
)

268 
¶li2su£d
 = 1;

271 if(
P”hClkIn™
->
Sai2ClockS–eùiÚ
 =ð
RCC_SAI2CLKSOURCE_PLLSAI
)

273 
¶l§iu£d
 = 1;

279 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == (RCC_PERIPHCLK_RTC))

282 
	`__HAL_RCC_PWR_CLK_ENABLE
();

285 
PWR
->
CR
 |ð
PWR_CR_DBP
;

288 
tick¡¬t
 = 
	`HAL_G‘Tick
();

290 (
PWR
->
CR
 & 
PWR_CR_DBP
è=ð
RESET
)

292 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_DBP_TIMEOUT_VALUE
)

294  
HAL_TIMEOUT
;

298 if((
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
è!ð(
P”hClkIn™
->
RTCClockS–eùiÚ
 & RCC_BDCR_RTCSEL))

301 
tm´eg1
 = (
RCC
->
BDCR
 & ~(
RCC_BDCR_RTCSEL
));

303 
	`__HAL_RCC_BACKUPRESET_FORCE
();

304 
	`__HAL_RCC_BACKUPRESET_RELEASE
();

306 
RCC
->
BDCR
 = 
tm´eg1
;

309 if(
	`HAL_IS_BIT_SET
(
tm´eg1
, 
RCC_BDCR_LSERDY
))

312 
tick¡¬t
 = 
	`HAL_G‘Tick
();

315 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

317 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

319  
HAL_TIMEOUT
;

323 
	`__HAL_RCC_RTC_CONFIG
(
P”hClkIn™
->
RTCClockS–eùiÚ
);

329 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_TIM
) == (RCC_PERIPHCLK_TIM))

332 
	`__HAL_RCC_TIMCLKPRESCALER
(
P”hClkIn™
->
TIMP»sS–eùiÚ
);

337 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_FMPI2C1
) == RCC_PERIPHCLK_FMPI2C1)

340 
	`as£¹_·¿m
(
	`IS_RCC_FMPI2C1CLKSOURCE
(
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
));

343 
	`__HAL_RCC_FMPI2C1_CONFIG
(
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
);

348 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CEC
) == RCC_PERIPHCLK_CEC)

351 
	`as£¹_·¿m
(
	`IS_RCC_CECCLKSOURCE
(
P”hClkIn™
->
CecClockS–eùiÚ
));

354 
	`__HAL_RCC_CEC_CONFIG
(
P”hClkIn™
->
CecClockS–eùiÚ
);

359 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CK48
) == RCC_PERIPHCLK_CK48)

362 
	`as£¹_·¿m
(
	`IS_RCC_CK48CLKSOURCE
(
P”hClkIn™
->
Clk48ClockS–eùiÚ
));

365 
	`__HAL_RCC_CLK48_CONFIG
(
P”hClkIn™
->
Clk48ClockS–eùiÚ
);

368 if(
P”hClkIn™
->
Clk48ClockS–eùiÚ
 =ð
RCC_CK48CLKSOURCE_PLLSAIP
)

370 
¶l§iu£d
 = 1;

376 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SDIO
) == RCC_PERIPHCLK_SDIO)

379 
	`as£¹_·¿m
(
	`IS_RCC_SDIOCLKSOURCE
(
P”hClkIn™
->
SdioClockS–eùiÚ
));

382 
	`__HAL_RCC_SDIO_CONFIG
(
P”hClkIn™
->
SdioClockS–eùiÚ
);

387 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SPDIFRX
) == RCC_PERIPHCLK_SPDIFRX)

390 
	`as£¹_·¿m
(
	`IS_RCC_SPDIFRXCLKSOURCE
(
P”hClkIn™
->
SpdifClockS–eùiÚ
));

393 
	`__HAL_RCC_SPDIFRX_CONFIG
(
P”hClkIn™
->
SpdifClockS–eùiÚ
);

395 if(
P”hClkIn™
->
SpdifClockS–eùiÚ
 =ð
RCC_SPDIFRXCLKSOURCE_PLLI2SP
)

397 
¶li2su£d
 = 1;

405 if((
¶li2su£d
 =ð1è|| (
P”hClkIn™
->
P”hClockS–eùiÚ
 =ð
RCC_PERIPHCLK_PLLI2S
))

408 
	`__HAL_RCC_PLLI2S_DISABLE
();

410 
tick¡¬t
 = 
	`HAL_G‘Tick
();

412 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è!ð
RESET
)

414 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

417  
HAL_TIMEOUT
;

422 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SM_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
));

423 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SN_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
));

426 if(((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S_APB1
è=ðRCC_PERIPHCLK_I2S_APB1è&& (P”hClkIn™->
I2sApb1ClockS–eùiÚ
 =ð
RCC_I2SAPB1CLKSOURCE_PLLI2S
)) ||

427 ((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S_APB2
è=ðRCC_PERIPHCLK_I2S_APB2è&& (P”hClkIn™->
I2sApb2ClockS–eùiÚ
 =ð
RCC_I2SAPB2CLKSOURCE_PLLI2S
)))

430 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

433 
¶li2¥
 = ((((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SP
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SP)) + 1) << 1);

434 
¶li2sq
 = ((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SQ
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SQ));

438 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
 , 
¶li2¥
, 
¶li2sq
, P”hClkIn™->PLLI2S.
PLLI2SR
);

442 if(((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI1
è=ðRCC_PERIPHCLK_SAI1è&& (P”hClkIn™->
Sai1ClockS–eùiÚ
 =ð
RCC_SAI1CLKSOURCE_PLLI2S
)) ||

443 ((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI2
è=ðRCC_PERIPHCLK_SAI2è&& (P”hClkIn™->
Sai2ClockS–eùiÚ
 =ð
RCC_SAI2CLKSOURCE_PLLI2S
)))

446 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
));

448 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2S_DIVQ_VALUE
(
P”hClkIn™
->
PLLI2SDivQ
));

451 
¶li2¥
 = ((((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SP
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SP)) + 1) << 1);

452 
¶li2¤
 = ((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SR));

457 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
 , 
¶li2¥
, P”hClkIn™->PLLI2S.
PLLI2SQ
, 
¶li2¤
);

460 
	`__HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG
(
P”hClkIn™
->
PLLI2SDivQ
);

464 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SPDIFRX
è=ðRCC_PERIPHCLK_SPDIFRXè&& (P”hClkIn™->
SpdifClockS–eùiÚ
 =ð
RCC_SPDIFRXCLKSOURCE_PLLI2SP
))

467 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SP_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SP
));

469 
¶li2sq
 = ((((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SP
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SP)) + 1) << 1);

470 
¶li2¤
 = ((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SR));

474 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SP
, 
¶li2sq
, 
¶li2¤
);

478 if((
P”hClkIn™
->
P”hClockS–eùiÚ
 & 
RCC_PERIPHCLK_PLLI2S
) == RCC_PERIPHCLK_PLLI2S)

481 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SP_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SP
));

482 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

483 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
));

487 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SP
, P”hClkIn™->PLLI2S.
PLLI2SQ
, P”hClkIn™->PLLI2S.
PLLI2SR
);

491 
	`__HAL_RCC_PLLI2S_ENABLE
();

493 
tick¡¬t
 = 
	`HAL_G‘Tick
();

495 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è=ð
RESET
)

497 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

500  
HAL_TIMEOUT
;

508 if(
¶l§iu£d
 == 1)

511 
	`__HAL_RCC_PLLSAI_DISABLE
();

513 
tick¡¬t
 = 
	`HAL_G‘Tick
();

515 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è!ð
RESET
)

517 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLSAI_TIMEOUT_VALUE
)

520  
HAL_TIMEOUT
;

525 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIM_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIM
));

526 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIN_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
));

529 if(((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI1
è=ðRCC_PERIPHCLK_SAI1è&& (P”hClkIn™->
Sai1ClockS–eùiÚ
 =ð
RCC_SAI1CLKSOURCE_PLLSAI
)) ||

530 ((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI2
è=ðRCC_PERIPHCLK_SAI2è&& (P”hClkIn™->
Sai2ClockS–eùiÚ
 =ð
RCC_SAI2CLKSOURCE_PLLSAI
)))

533 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIQ_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIQ
));

535 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAI_DIVQ_VALUE
(
P”hClkIn™
->
PLLSAIDivQ
));

538 
¶l§
 = ((((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIP
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIP)) + 1) << 1);

542 
	`__HAL_RCC_PLLSAI_CONFIG
(
P”hClkIn™
->
PLLSAI
.
PLLSAIM
, P”hClkIn™->PLLSAI.
PLLSAIN
 , 
¶l§
, P”hClkIn™->PLLSAI.
PLLSAIQ
, 0);

545 
	`__HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG
(
P”hClkIn™
->
PLLSAIDivQ
);

550 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CK48
è=ðRCC_PERIPHCLK_CK48è&& (P”hClkIn™->
Clk48ClockS–eùiÚ
 =ð
RCC_CK48CLKSOURCE_PLLSAIP
))

553 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIP_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIP
));

555 
¶l§iq
 = ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIQ));

559 
	`__HAL_RCC_PLLSAI_CONFIG
(
P”hClkIn™
->
PLLSAI
.
PLLSAIM
, P”hClkIn™->PLLSAI.
PLLSAIN
 , P”hClkIn™->PLLSAI.
PLLSAIP
, 
¶l§iq
, 0);

563 
	`__HAL_RCC_PLLSAI_ENABLE
();

565 
tick¡¬t
 = 
	`HAL_G‘Tick
();

567 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è=ð
RESET
)

569 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLSAI_TIMEOUT_VALUE
)

572  
HAL_TIMEOUT
;

576  
HAL_OK
;

577 
	}
}

586 
	$HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

588 
ušt32_t
 
‹m´eg
;

591 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_I2S_APB1
 | 
RCC_PERIPHCLK_I2S_APB2
 |\

592 
RCC_PERIPHCLK_SAI1
 | 
RCC_PERIPHCLK_SAI2
 |\

593 
RCC_PERIPHCLK_TIM
 | 
RCC_PERIPHCLK_RTC
 |\

594 
RCC_PERIPHCLK_CEC
 | 
RCC_PERIPHCLK_FMPI2C1
 |\

595 
RCC_PERIPHCLK_CK48
 | 
RCC_PERIPHCLK_SDIO
 |\

596 
RCC_PERIPHCLK_SPDIFRX
;

599 
P”hClkIn™
->
PLLI2S
.
PLLI2SM
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SM));

600 
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SN));

601 
P”hClkIn™
->
PLLI2S
.
PLLI2SP
 = (
ušt32_t
)((((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SP
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SP)) + 1) << 1);

602 
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SQ
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SQ));

603 
P”hClkIn™
->
PLLI2S
.
PLLI2SR
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SR));

605 
P”hClkIn™
->
PLLSAI
.
PLLSAIM
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIM
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIM));

606 
P”hClkIn™
->
PLLSAI
.
PLLSAIN
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIN
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIN));

607 
P”hClkIn™
->
PLLSAI
.
PLLSAIP
 = (
ušt32_t
)((((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIP
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIP)) + 1) << 1);

608 
P”hClkIn™
->
PLLSAI
.
PLLSAIQ
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIQ));

610 
P”hClkIn™
->
PLLI2SDivQ
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLI2SDIVQ
è>> 
	`POSITION_VAL
(RCC_DCKCFGR_PLLI2SDIVQ));

611 
P”hClkIn™
->
PLLSAIDivQ
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLSAIDIVQ
è>> 
	`POSITION_VAL
(RCC_DCKCFGR_PLLSAIDIVQ));

614 
P”hClkIn™
->
Sai1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SAI1_SOURCE
();

617 
P”hClkIn™
->
Sai2ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SAI2_SOURCE
();

620 
P”hClkIn™
->
I2sApb1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_I2S_APB1_SOURCE
();

623 
P”hClkIn™
->
I2sApb2ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_I2S_APB2_SOURCE
();

626 
‹m´eg
 = (
RCC
->
CFGR
 & 
RCC_CFGR_RTCPRE
);

627 
P”hClkIn™
->
RTCClockS–eùiÚ
 = (
ušt32_t
)((
‹m´eg
è| (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
));

630 
P”hClkIn™
->
CecClockS–eùiÚ
 = 
	`__HAL_RCC_GET_CEC_SOURCE
();

633 
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_FMPI2C1_SOURCE
();

636 
P”hClkIn™
->
Clk48ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_CLK48_SOURCE
();

639 
P”hClkIn™
->
SdioClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SDIO_SOURCE
();

642 
P”hClkIn™
->
SpdifClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SPDIFRX_SOURCE
();

645 ià((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_TIMPRE
è=ð
RESET
)

647 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_DESACTIVATED
;

651 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_ACTIVATED
;

653 
	}
}

664 
ušt32_t
 
	$HAL_RCCEx_G‘P”hCLKF»q
(
ušt32_t
 
P”hClk
)

666 
ušt32_t
 
tm´eg1
 = 0;

668 
ušt32_t
 
äequ’cy
 = 0;

670 
ušt32_t
 
vcošput
 = 0;

672 
ušt32_t
 
§iþocksourû
 = 0;

673 ià((
P”hClk
 =ð
RCC_PERIPHCLK_SAI1
è|| (P”hClk =ð
RCC_PERIPHCLK_SAI2
))

675 
§iþocksourû
 = 
RCC
->
DCKCFGR
;

676 
§iþocksourû
 &ð(
RCC_DCKCFGR_SAI1SRC
 | 
RCC_DCKCFGR_SAI2SRC
);

677 
§iþocksourû
)

683 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSI
)

686 
vcošput
 = (
HSI_VALUE
 / (
ušt32_t
)(
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIM
));

691 
vcošput
 = ((
HSE_VALUE
 / (
ušt32_t
)(
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIM
)));

695 
tm´eg1
 = (
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
) >> 24;

696 
äequ’cy
 = (
vcošput
 * ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIN
è>> 6))/(
tm´eg1
);

699 
tm´eg1
 = (((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLSAIDIVQ
) >> 8) + 1);

700 
äequ’cy
 = f»qu’cy/(
tm´eg1
);

703 
RCC_DCKCFGR_SAI1SRC_0
:

704 
RCC_DCKCFGR_SAI2SRC_0
:

708 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSI
)

711 
vcošput
 = (
HSI_VALUE
 / (
ušt32_t
)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

716 
vcošput
 = ((
HSE_VALUE
 / (
ušt32_t
)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
)));

721 
tm´eg1
 = (
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SQ
) >> 24;

722 
äequ’cy
 = (
vcošput
 * ((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
è>> 6))/(
tm´eg1
);

725 
tm´eg1
 = ((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLI2SDIVQ
) + 1);

726 
äequ’cy
 = f»qu’cy/(
tm´eg1
);

729 
RCC_DCKCFGR_SAI1SRC_1
:

730 
RCC_DCKCFGR_SAI2SRC_1
:

734 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSI
)

737 
vcošput
 = (
HSI_VALUE
 / (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

742 
vcošput
 = ((
HSE_VALUE
 / (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
)));

747 
tm´eg1
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >> 28;

748 
äequ’cy
 = (
vcošput
 * ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 6))/(
tm´eg1
);

751 
RCC_DCKCFGR_SAI1SRC
:

753 
äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

756 
RCC_DCKCFGR_SAI2SRC
:

758 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSI
)

761 
äequ’cy
 = (
ušt32_t
)(
HSI_VALUE
);

766 
äequ’cy
 = (
ušt32_t
)(
HSE_VALUE
);

776  
äequ’cy
;

777 
	}
}

781 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

796 
HAL_StusTy³Def
 
	$HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

798 
ušt32_t
 
tick¡¬t
 = 0;

799 
ušt32_t
 
tm´eg1
 = 0;

800 
ušt32_t
 
¶l§
 = 0;

801 
ušt32_t
 
¶l§iq
 = 0;

802 
ušt32_t
 
¶l§œ
 = 0;

805 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClkIn™
->
P”hClockS–eùiÚ
));

808 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CK48
) == RCC_PERIPHCLK_CK48)

811 
	`as£¹_·¿m
(
	`IS_RCC_CK48CLKSOURCE
(
P”hClkIn™
->
Clk48ClockS–eùiÚ
));

814 
	`__HAL_RCC_CLK48_CONFIG
(
P”hClkIn™
->
Clk48ClockS–eùiÚ
);

819 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SDIO
) == RCC_PERIPHCLK_SDIO)

822 
	`as£¹_·¿m
(
	`IS_RCC_SDIOCLKSOURCE
(
P”hClkIn™
->
SdioClockS–eùiÚ
));

825 
	`__HAL_RCC_SDIO_CONFIG
(
P”hClkIn™
->
SdioClockS–eùiÚ
);

833 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S
) == RCC_PERIPHCLK_I2S) ||

834 (((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLI2S
) == RCC_PERIPHCLK_SAI_PLLI2S) ||

835 (((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_PLLI2S
) == RCC_PERIPHCLK_PLLI2S))

838 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SN_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
));

841 
	`__HAL_RCC_PLLI2S_DISABLE
();

843 
tick¡¬t
 = 
	`HAL_G‘Tick
();

845 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è!ð
RESET
)

847 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

850  
HAL_TIMEOUT
;

857 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S
) == (RCC_PERIPHCLK_I2S))

860 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

864 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SR
);

870 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLI2S
) == (RCC_PERIPHCLK_SAI_PLLI2S))

873 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
));

874 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2S_DIVQ_VALUE
(
P”hClkIn™
->
PLLI2SDivQ
));

877 
tm´eg1
 = ((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SR));

882 
	`__HAL_RCC_PLLI2S_SAICLK_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SQ
 , 
tm´eg1
);

884 
	`__HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG
(
P”hClkIn™
->
PLLI2SDivQ
);

888 if((
P”hClkIn™
->
P”hClockS–eùiÚ
 & 
RCC_PERIPHCLK_PLLI2S
) == RCC_PERIPHCLK_PLLI2S)

891 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
));

892 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

895 
	`__HAL_RCC_PLLI2S_SAICLK_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
, P”hClkIn™->PLLI2S.
PLLI2SQ
, P”hClkIn™->PLLI2S.
PLLI2SR
);

899 
	`__HAL_RCC_PLLI2S_ENABLE
();

901 
tick¡¬t
 = 
	`HAL_G‘Tick
();

903 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è=ð
RESET
)

905 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

908  
HAL_TIMEOUT
;

918 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLSAI
) == RCC_PERIPHCLK_SAI_PLLSAI) ||

919 (((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_LTDC
) == RCC_PERIPHCLK_LTDC) ||

920 ((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CK48
) == RCC_PERIPHCLK_CK48) &&

921 (
P”hClkIn™
->
Clk48ClockS–eùiÚ
 =ð
RCC_CK48CLKSOURCE_PLLSAIP
)))

924 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIN_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
));

927 
	`__HAL_RCC_PLLSAI_DISABLE
();

929 
tick¡¬t
 = 
	`HAL_G‘Tick
();

931 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è!ð
RESET
)

933 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLSAI_TIMEOUT_VALUE
)

936  
HAL_TIMEOUT
;

943 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLSAI
) == (RCC_PERIPHCLK_SAI_PLLSAI))

945 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIQ_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIQ
));

946 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAI_DIVQ_VALUE
(
P”hClkIn™
->
PLLSAIDivQ
));

949 
¶l§
 = ((((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIP
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIP)) + 1) << 1);

951 
¶l§œ
 = ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIR
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIR));

955 
	`__HAL_RCC_PLLSAI_CONFIG
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
, 
¶l§
, P”hClkIn™->PLLSAI.
PLLSAIQ
, 
¶l§œ
);

957 
	`__HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG
(
P”hClkIn™
->
PLLSAIDivQ
);

961 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_LTDC
) == (RCC_PERIPHCLK_LTDC))

963 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIR_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIR
));

964 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAI_DIVR_VALUE
(
P”hClkIn™
->
PLLSAIDivR
));

967 
¶l§
 = ((((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIP
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIP)) + 1) << 1);

969 
¶l§iq
 = ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIQ));

973 
	`__HAL_RCC_PLLSAI_CONFIG
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
, 
¶l§
, 
¶l§iq
, P”hClkIn™->PLLSAI.
PLLSAIR
);

975 
	`__HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG
(
P”hClkIn™
->
PLLSAIDivR
);

980 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CK48
) == (RCC_PERIPHCLK_CK48)) &&

981 (
P”hClkIn™
->
Clk48ClockS–eùiÚ
 =ð
RCC_CK48CLKSOURCE_PLLSAIP
))

983 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIP_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIP
));

986 
¶l§iq
 = ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIQ));

988 
¶l§œ
 = ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIR
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIR));

992 
	`__HAL_RCC_PLLSAI_CONFIG
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
, P”hClkIn™->PLLSAI.
PLLSAIP
, 
¶l§iq
, 
¶l§œ
);

996 
	`__HAL_RCC_PLLSAI_ENABLE
();

998 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1000 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è=ð
RESET
)

1002 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLSAI_TIMEOUT_VALUE
)

1005  
HAL_TIMEOUT
;

1013 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == (RCC_PERIPHCLK_RTC))

1016 
	`__HAL_RCC_PWR_CLK_ENABLE
();

1019 
PWR
->
CR
 |ð
PWR_CR_DBP
;

1022 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1024 (
PWR
->
CR
 & 
PWR_CR_DBP
è=ð
RESET
)

1026 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_DBP_TIMEOUT_VALUE
)

1028  
HAL_TIMEOUT
;

1032 if((
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
è!ð(
P”hClkIn™
->
RTCClockS–eùiÚ
 & RCC_BDCR_RTCSEL))

1035 
tm´eg1
 = (
RCC
->
BDCR
 & ~(
RCC_BDCR_RTCSEL
));

1037 
	`__HAL_RCC_BACKUPRESET_FORCE
();

1038 
	`__HAL_RCC_BACKUPRESET_RELEASE
();

1040 
RCC
->
BDCR
 = 
tm´eg1
;

1043 if(
	`HAL_IS_BIT_SET
(
tm´eg1
, 
RCC_BDCR_LSERDY
))

1046 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1049 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

1051 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

1053  
HAL_TIMEOUT
;

1057 
	`__HAL_RCC_RTC_CONFIG
(
P”hClkIn™
->
RTCClockS–eùiÚ
);

1063 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_TIM
) == (RCC_PERIPHCLK_TIM))

1065 
	`__HAL_RCC_TIMCLKPRESCALER
(
P”hClkIn™
->
TIMP»sS–eùiÚ
);

1067  
HAL_OK
;

1068 
	}
}

1077 
	$HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

1079 
ušt32_t
 
‹m´eg
;

1082 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_I2S
 | 
RCC_PERIPHCLK_SAI_PLLSAI
 |\

1083 
RCC_PERIPHCLK_SAI_PLLI2S
 | 
RCC_PERIPHCLK_LTDC
 |\

1084 
RCC_PERIPHCLK_TIM
 | 
RCC_PERIPHCLK_RTC
 |\

1085 
RCC_PERIPHCLK_CK48
 | 
RCC_PERIPHCLK_SDIO
;

1088 
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SN));

1089 
P”hClkIn™
->
PLLI2S
.
PLLI2SR
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SR));

1090 
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SQ
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SQ));

1092 
P”hClkIn™
->
PLLSAI
.
PLLSAIN
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIN
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIN));

1093 
P”hClkIn™
->
PLLSAI
.
PLLSAIR
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIR
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIR));

1094 
P”hClkIn™
->
PLLSAI
.
PLLSAIQ
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIQ));

1096 
P”hClkIn™
->
PLLI2SDivQ
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLI2SDIVQ
è>> 
	`POSITION_VAL
(RCC_DCKCFGR_PLLI2SDIVQ));

1097 
P”hClkIn™
->
PLLSAIDivQ
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLSAIDIVQ
è>> 
	`POSITION_VAL
(RCC_DCKCFGR_PLLSAIDIVQ));

1098 
P”hClkIn™
->
PLLSAIDivR
 = (
ušt32_t
)(
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLSAIDIVR
);

1100 
‹m´eg
 = (
RCC
->
CFGR
 & 
RCC_CFGR_RTCPRE
);

1101 
P”hClkIn™
->
RTCClockS–eùiÚ
 = (
ušt32_t
)((
‹m´eg
è| (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
));

1104 
P”hClkIn™
->
Clk48ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_CLK48_SOURCE
();

1107 
P”hClkIn™
->
SdioClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SDIO_SOURCE
();

1109 ià((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_TIMPRE
è=ð
RESET
)

1111 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_DESACTIVATED
;

1115 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_ACTIVATED
;

1117 
	}
}

1120 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

1133 
HAL_StusTy³Def
 
	$HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

1135 
ušt32_t
 
tick¡¬t
 = 0;

1136 
ušt32_t
 
tm´eg1
 = 0;

1139 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClkIn™
->
P”hClockS–eùiÚ
));

1142 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == (RCC_PERIPHCLK_RTC))

1145 
	`__HAL_RCC_PWR_CLK_ENABLE
();

1148 
PWR
->
CR
 |ð
PWR_CR_DBP
;

1151 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1153 (
PWR
->
CR
 & 
PWR_CR_DBP
è=ð
RESET
)

1155 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_DBP_TIMEOUT_VALUE
)

1157  
HAL_TIMEOUT
;

1161 if((
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
è!ð(
P”hClkIn™
->
RTCClockS–eùiÚ
 & RCC_BDCR_RTCSEL))

1164 
tm´eg1
 = (
RCC
->
BDCR
 & ~(
RCC_BDCR_RTCSEL
));

1166 
	`__HAL_RCC_BACKUPRESET_FORCE
();

1167 
	`__HAL_RCC_BACKUPRESET_RELEASE
();

1169 
RCC
->
BDCR
 = 
tm´eg1
;

1172 if(
	`HAL_IS_BIT_SET
(
tm´eg1
, 
RCC_BDCR_LSERDY
))

1175 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1178 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

1180 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

1182  
HAL_TIMEOUT
;

1186 
	`__HAL_RCC_RTC_CONFIG
(
P”hClkIn™
->
RTCClockS–eùiÚ
);

1192 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_TIM
) == (RCC_PERIPHCLK_TIM))

1194 
	`__HAL_RCC_TIMCLKPRESCALER
(
P”hClkIn™
->
TIMP»sS–eùiÚ
);

1199 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_FMPI2C1
) == RCC_PERIPHCLK_FMPI2C1)

1202 
	`as£¹_·¿m
(
	`IS_RCC_FMPI2C1CLKSOURCE
(
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
));

1205 
	`__HAL_RCC_FMPI2C1_CONFIG
(
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
);

1210 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_LPTIM1
) == RCC_PERIPHCLK_LPTIM1)

1213 
	`as£¹_·¿m
(
	`IS_RCC_LPTIM1CLKSOURCE
(
P”hClkIn™
->
L±im1ClockS–eùiÚ
));

1216 
	`__HAL_RCC_LPTIM1_CONFIG
(
P”hClkIn™
->
L±im1ClockS–eùiÚ
);

1220 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S
) == RCC_PERIPHCLK_I2S)

1223 
	`as£¹_·¿m
(
	`IS_RCC_I2SAPBCLKSOURCE
(
P”hClkIn™
->
I2SClockS–eùiÚ
));

1226 
	`__HAL_RCC_I2S_CONFIG
(
P”hClkIn™
->
I2SClockS–eùiÚ
);

1229  
HAL_OK
;

1230 
	}
}

1239 
	$HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

1241 
ušt32_t
 
‹m´eg
;

1244 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_FMPI2C1
 | 
RCC_PERIPHCLK_LPTIM1
 | 
RCC_PERIPHCLK_TIM
 | 
RCC_PERIPHCLK_RTC
;

1246 
‹m´eg
 = (
RCC
->
CFGR
 & 
RCC_CFGR_RTCPRE
);

1247 
P”hClkIn™
->
RTCClockS–eùiÚ
 = (
ušt32_t
)((
‹m´eg
è| (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
));

1249 ià((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_TIMPRE
è=ð
RESET
)

1251 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_DESACTIVATED
;

1255 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_ACTIVATED
;

1258 
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_FMPI2C1_SOURCE
();

1261 
P”hClkIn™
->
I2SClockS–eùiÚ
 = 
	`__HAL_RCC_GET_I2S_SOURCE
();

1264 
	}
}

1267 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

1282 
HAL_StusTy³Def
 
	$HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

1284 
ušt32_t
 
tick¡¬t
 = 0;

1285 
ušt32_t
 
tm´eg1
 = 0;

1288 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClkIn™
->
P”hClockS–eùiÚ
));

1294 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S
) == RCC_PERIPHCLK_I2S) ||

1295 (((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLI2S
) == RCC_PERIPHCLK_SAI_PLLI2S))

1298 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SN_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
));

1301 
	`__HAL_RCC_PLLI2S_DISABLE
();

1303 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1305 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è!ð
RESET
)

1307 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

1310  
HAL_TIMEOUT
;

1317 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S
) == (RCC_PERIPHCLK_I2S))

1320 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

1324 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SR
);

1330 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLI2S
) == (RCC_PERIPHCLK_SAI_PLLI2S))

1333 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
));

1334 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2S_DIVQ_VALUE
(
P”hClkIn™
->
PLLI2SDivQ
));

1337 
tm´eg1
 = ((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SR));

1342 
	`__HAL_RCC_PLLI2S_SAICLK_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SQ
 , 
tm´eg1
);

1344 
	`__HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG
(
P”hClkIn™
->
PLLI2SDivQ
);

1348 
	`__HAL_RCC_PLLI2S_ENABLE
();

1350 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1352 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è=ð
RESET
)

1354 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

1357  
HAL_TIMEOUT
;

1367 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLSAI
) == RCC_PERIPHCLK_SAI_PLLSAI) ||

1368 (((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_LTDC
) == RCC_PERIPHCLK_LTDC))

1371 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIN_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
));

1374 
	`__HAL_RCC_PLLSAI_DISABLE
();

1376 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1378 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è!ð
RESET
)

1380 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLSAI_TIMEOUT_VALUE
)

1383  
HAL_TIMEOUT
;

1390 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLSAI
) == (RCC_PERIPHCLK_SAI_PLLSAI))

1392 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIQ_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIQ
));

1393 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAI_DIVQ_VALUE
(
P”hClkIn™
->
PLLSAIDivQ
));

1396 
tm´eg1
 = ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIR
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIR));

1400 
	`__HAL_RCC_PLLSAI_CONFIG
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
 , P”hClkIn™->PLLSAI.
PLLSAIQ
, 
tm´eg1
);

1402 
	`__HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG
(
P”hClkIn™
->
PLLSAIDivQ
);

1406 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_LTDC
) == (RCC_PERIPHCLK_LTDC))

1408 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIR_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIR
));

1409 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAI_DIVR_VALUE
(
P”hClkIn™
->
PLLSAIDivR
));

1412 
tm´eg1
 = ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIQ));

1416 
	`__HAL_RCC_PLLSAI_CONFIG
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
 , 
tm´eg1
, P”hClkIn™->PLLSAI.
PLLSAIR
);

1418 
	`__HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG
(
P”hClkIn™
->
PLLSAIDivR
);

1421 
	`__HAL_RCC_PLLSAI_ENABLE
();

1423 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1425 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è=ð
RESET
)

1427 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLSAI_TIMEOUT_VALUE
)

1430  
HAL_TIMEOUT
;

1437 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == (RCC_PERIPHCLK_RTC))

1440 
	`__HAL_RCC_PWR_CLK_ENABLE
();

1443 
PWR
->
CR
 |ð
PWR_CR_DBP
;

1446 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1448 (
PWR
->
CR
 & 
PWR_CR_DBP
è=ð
RESET
)

1450 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_DBP_TIMEOUT_VALUE
)

1452  
HAL_TIMEOUT
;

1457 if((
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
è!ð(
P”hClkIn™
->
RTCClockS–eùiÚ
 & RCC_BDCR_RTCSEL))

1460 
tm´eg1
 = (
RCC
->
BDCR
 & ~(
RCC_BDCR_RTCSEL
));

1462 
	`__HAL_RCC_BACKUPRESET_FORCE
();

1463 
	`__HAL_RCC_BACKUPRESET_RELEASE
();

1465 
RCC
->
BDCR
 = 
tm´eg1
;

1468 if(
	`HAL_IS_BIT_SET
(
tm´eg1
, 
RCC_BDCR_LSERDY
))

1471 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1474 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

1476 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

1478  
HAL_TIMEOUT
;

1482 
	`__HAL_RCC_RTC_CONFIG
(
P”hClkIn™
->
RTCClockS–eùiÚ
);

1488 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_TIM
) == (RCC_PERIPHCLK_TIM))

1490 
	`__HAL_RCC_TIMCLKPRESCALER
(
P”hClkIn™
->
TIMP»sS–eùiÚ
);

1492  
HAL_OK
;

1493 
	}
}

1502 
	$HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

1504 
ušt32_t
 
‹m´eg
;

1507 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_I2S
 | 
RCC_PERIPHCLK_SAI_PLLSAI
 | 
RCC_PERIPHCLK_SAI_PLLI2S
 | 
RCC_PERIPHCLK_LTDC
 | 
RCC_PERIPHCLK_TIM
 | 
RCC_PERIPHCLK_RTC
;

1510 
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SN));

1511 
P”hClkIn™
->
PLLI2S
.
PLLI2SR
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SR));

1512 
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SQ
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SQ));

1514 
P”hClkIn™
->
PLLSAI
.
PLLSAIN
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIN
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIN));

1515 
P”hClkIn™
->
PLLSAI
.
PLLSAIR
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIR
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIR));

1516 
P”hClkIn™
->
PLLSAI
.
PLLSAIQ
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
è>> 
	`POSITION_VAL
(RCC_PLLSAICFGR_PLLSAIQ));

1518 
P”hClkIn™
->
PLLI2SDivQ
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLI2SDIVQ
è>> 
	`POSITION_VAL
(RCC_DCKCFGR_PLLI2SDIVQ));

1519 
P”hClkIn™
->
PLLSAIDivQ
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLSAIDIVQ
è>> 
	`POSITION_VAL
(RCC_DCKCFGR_PLLSAIDIVQ));

1520 
P”hClkIn™
->
PLLSAIDivR
 = (
ušt32_t
)(
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLSAIDIVR
);

1522 
‹m´eg
 = (
RCC
->
CFGR
 & 
RCC_CFGR_RTCPRE
);

1523 
P”hClkIn™
->
RTCClockS–eùiÚ
 = (
ušt32_t
)((
‹m´eg
è| (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
));

1525 ià((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_TIMPRE
è=ð
RESET
)

1527 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_DESACTIVATED
;

1531 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_ACTIVATED
;

1533 
	}
}

1537 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
)|| defšed(
STM32F417xx
) ||\

1538 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| 
	$defšed
(
STM32F411xE
)

1551 
HAL_StusTy³Def
 
	$HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

1553 
ušt32_t
 
tick¡¬t
 = 0;

1554 
ušt32_t
 
tm´eg1
 = 0;

1557 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClkIn™
->
P”hClockS–eùiÚ
));

1560 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S
) == (RCC_PERIPHCLK_I2S))

1563 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

1564 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SN_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
));

1565 #ià
	`defšed
(
STM32F411xE
)

1566 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SM_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
));

1569 
	`__HAL_RCC_PLLI2S_DISABLE
();

1571 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1573 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è!ð
RESET
)

1575 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

1578  
HAL_TIMEOUT
;

1582 #ià
	`defšed
(
STM32F411xE
)

1586 
	`__HAL_RCC_PLLI2S_I2SCLK_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
, P”hClkIn™->PLLI2S.
PLLI2SR
);

1591 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SR
);

1595 
	`__HAL_RCC_PLLI2S_ENABLE
();

1597 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1599 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è=ð
RESET
)

1601 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

1604  
HAL_TIMEOUT
;

1610 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == (RCC_PERIPHCLK_RTC))

1613 
	`__HAL_RCC_PWR_CLK_ENABLE
();

1616 
PWR
->
CR
 |ð
PWR_CR_DBP
;

1619 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1621 (
PWR
->
CR
 & 
PWR_CR_DBP
è=ð
RESET
)

1623 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_DBP_TIMEOUT_VALUE
)

1625  
HAL_TIMEOUT
;

1630 if((
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
è!ð(
P”hClkIn™
->
RTCClockS–eùiÚ
 & RCC_BDCR_RTCSEL))

1633 
tm´eg1
 = (
RCC
->
BDCR
 & ~(
RCC_BDCR_RTCSEL
));

1635 
	`__HAL_RCC_BACKUPRESET_FORCE
();

1636 
	`__HAL_RCC_BACKUPRESET_RELEASE
();

1638 
RCC
->
BDCR
 = 
tm´eg1
;

1641 if(
	`HAL_IS_BIT_SET
(
tm´eg1
, 
RCC_BDCR_LSERDY
))

1644 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1647 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

1649 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

1651  
HAL_TIMEOUT
;

1655 
	`__HAL_RCC_RTC_CONFIG
(
P”hClkIn™
->
RTCClockS–eùiÚ
);

1659  
HAL_OK
;

1660 
	}
}

1669 
	$HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

1671 
ušt32_t
 
‹m´eg
;

1674 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_I2S
 | 
RCC_PERIPHCLK_RTC
;

1677 
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SN));

1678 
P”hClkIn™
->
PLLI2S
.
PLLI2SR
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
	`POSITION_VAL
(RCC_PLLI2SCFGR_PLLI2SR));

1679 #ià
	`defšed
(
STM32F411xE
)

1680 
P”hClkIn™
->
PLLI2S
.
PLLI2SM
 = (
ušt32_t
)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
);

1683 
‹m´eg
 = (
RCC
->
CFGR
 & 
RCC_CFGR_RTCPRE
);

1684 
P”hClkIn™
->
RTCClockS–eùiÚ
 = (
ušt32_t
)((
‹m´eg
è| (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
));

1686 
	}
}

1689 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

1700 
HAL_StusTy³Def
 
	$HAL_RCC_OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
)

1702 
ušt32_t
 
tick¡¬t
 = 0;

1705 
	`as£¹_·¿m
(
	`IS_RCC_OSCILLATORTYPE
(
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
));

1707 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_HSE
) == RCC_OSCILLATORTYPE_HSE)

1710 
	`as£¹_·¿m
(
	`IS_RCC_HSE
(
RCC_OscIn™SŒuù
->
HSES‹
));

1712 #ià
	`defšed
(
STM32F446xx
)

1713 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_HSE
) ||\

1714 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLL
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSE
)) ||\

1715 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLLR
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSE
)))

1717 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_HSE
) ||\

1718 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLL
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSE
)))

1721 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è!ð
RESET
è&& (
RCC_OscIn™SŒuù
->
HSES‹
 =ð
RCC_HSE_OFF
))

1723  
HAL_ERROR
;

1729 
	`__HAL_RCC_HSE_CONFIG
(
RCC_HSE_OFF
);

1732 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1735 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è!ð
RESET
)

1737 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSE_TIMEOUT_VALUE
)

1739  
HAL_TIMEOUT
;

1744 
	`__HAL_RCC_HSE_CONFIG
(
RCC_OscIn™SŒuù
->
HSES‹
);

1747 if((
RCC_OscIn™SŒuù
->
HSES‹
è!ð
RCC_HSE_OFF
)

1750 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1753 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è=ð
RESET
)

1755 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSE_TIMEOUT_VALUE
)

1757  
HAL_TIMEOUT
;

1764 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1767 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è!ð
RESET
)

1769 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSE_TIMEOUT_VALUE
)

1771  
HAL_TIMEOUT
;

1778 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_HSI
) == RCC_OSCILLATORTYPE_HSI)

1781 
	`as£¹_·¿m
(
	`IS_RCC_HSI
(
RCC_OscIn™SŒuù
->
HSIS‹
));

1782 
	`as£¹_·¿m
(
	`IS_RCC_CALIBRATION_VALUE
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
));

1785 #ià
	`defšed
(
STM32F446xx
)

1786 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_HSI
) ||\

1787 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLL
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSI
)) ||\

1788 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLLR
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSI
)))

1790 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_HSI
) ||\

1791 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLL
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSI
)))

1795 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è!ð
RESET
è&& (
RCC_OscIn™SŒuù
->
HSIS‹
 !ð
RCC_HSI_ON
))

1797  
HAL_ERROR
;

1803 
	`__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
);

1809 if((
RCC_OscIn™SŒuù
->
HSIS‹
)!ð
RCC_HSI_OFF
)

1812 
	`__HAL_RCC_HSI_ENABLE
();

1815 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1818 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è=ð
RESET
)

1820 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSI_TIMEOUT_VALUE
)

1822  
HAL_TIMEOUT
;

1827 
	`__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
);

1832 
	`__HAL_RCC_HSI_DISABLE
();

1835 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1838 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è!ð
RESET
)

1840 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSI_TIMEOUT_VALUE
)

1842  
HAL_TIMEOUT
;

1849 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_LSI
) == RCC_OSCILLATORTYPE_LSI)

1852 
	`as£¹_·¿m
(
	`IS_RCC_LSI
(
RCC_OscIn™SŒuù
->
LSIS‹
));

1855 if((
RCC_OscIn™SŒuù
->
LSIS‹
)!ð
RCC_LSI_OFF
)

1858 
	`__HAL_RCC_LSI_ENABLE
();

1861 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1864 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSIRDY
è=ð
RESET
)

1866 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
LSI_TIMEOUT_VALUE
)

1868  
HAL_TIMEOUT
;

1875 
	`__HAL_RCC_LSI_DISABLE
();

1878 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1881 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSIRDY
è!ð
RESET
)

1883 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
LSI_TIMEOUT_VALUE
)

1885  
HAL_TIMEOUT
;

1891 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_LSE
) == RCC_OSCILLATORTYPE_LSE)

1894 
	`as£¹_·¿m
(
	`IS_RCC_LSE
(
RCC_OscIn™SŒuù
->
LSES‹
));

1897 
	`__HAL_RCC_PWR_CLK_ENABLE
();

1900 
PWR
->
CR
 |ð
PWR_CR_DBP
;

1903 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1905 (
PWR
->
CR
 & 
PWR_CR_DBP
è=ð
RESET
)

1907 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_DBP_TIMEOUT_VALUE
)

1909  
HAL_TIMEOUT
;

1914 
	`__HAL_RCC_LSE_CONFIG
(
RCC_LSE_OFF
);

1917 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1920 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è!ð
RESET
)

1922 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

1924  
HAL_TIMEOUT
;

1929 
	`__HAL_RCC_LSE_CONFIG
(
RCC_OscIn™SŒuù
->
LSES‹
);

1931 if((
RCC_OscIn™SŒuù
->
LSES‹
è!ð
RCC_LSE_OFF
)

1934 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1937 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

1939 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

1941  
HAL_TIMEOUT
;

1948 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1951 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è!ð
RESET
)

1953 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

1955  
HAL_TIMEOUT
;

1962 
	`as£¹_·¿m
(
	`IS_RCC_PLL
(
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
));

1963 ià((
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
è!ð
RCC_PLL_NONE
)

1966 if(
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_CFGR_SWS_PLL
)

1968 if((
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
è=ð
RCC_PLL_ON
)

1971 
	`as£¹_·¿m
(
	`IS_RCC_PLLSOURCE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
));

1972 
	`as£¹_·¿m
(
	`IS_RCC_PLLM_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLM
));

1973 
	`as£¹_·¿m
(
	`IS_RCC_PLLN_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLN
));

1974 
	`as£¹_·¿m
(
	`IS_RCC_PLLP_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLP
));

1975 
	`as£¹_·¿m
(
	`IS_RCC_PLLQ_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLQ
));

1976 
	`as£¹_·¿m
(
	`IS_RCC_PLLR_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLR
));

1979 
	`__HAL_RCC_PLL_DISABLE
();

1982 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1985 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è!ð
RESET
)

1987 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

1989  
HAL_TIMEOUT
;

1994 
	`__HAL_RCC_PLL_CONFIG
(
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
,

1995 
RCC_OscIn™SŒuù
->
PLL
.
PLLM
,

1996 
RCC_OscIn™SŒuù
->
PLL
.
PLLN
,

1997 
RCC_OscIn™SŒuù
->
PLL
.
PLLP
,

1998 
RCC_OscIn™SŒuù
->
PLL
.
PLLQ
,

1999 
RCC_OscIn™SŒuù
->
PLL
.
PLLR
);

2002 
	`__HAL_RCC_PLL_ENABLE
();

2005 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2008 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è=ð
RESET
)

2010 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

2012  
HAL_TIMEOUT
;

2019 
	`__HAL_RCC_PLL_DISABLE
();

2022 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2025 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è!ð
RESET
)

2027 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

2029  
HAL_TIMEOUT
;

2036  
HAL_ERROR
;

2039  
HAL_OK
;

2040 
	}
}

2051 
	$HAL_RCC_G‘OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
)

2054 
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
 = 
RCC_OSCILLATORTYPE_HSE
 | 
RCC_OSCILLATORTYPE_HSI
 | 
RCC_OSCILLATORTYPE_LSE
 | 
RCC_OSCILLATORTYPE_LSI
;

2057 if((
RCC
->
CR
 &
RCC_CR_HSEBYP
) == RCC_CR_HSEBYP)

2059 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_BYPASS
;

2061 if((
RCC
->
CR
 &
RCC_CR_HSEON
) == RCC_CR_HSEON)

2063 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_ON
;

2067 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_OFF
;

2071 if((
RCC
->
CR
 &
RCC_CR_HSION
) == RCC_CR_HSION)

2073 
RCC_OscIn™SŒuù
->
HSIS‹
 = 
RCC_HSI_ON
;

2077 
RCC_OscIn™SŒuù
->
HSIS‹
 = 
RCC_HSI_OFF
;

2080 
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
 = (
ušt32_t
)((
RCC
->
CR
 &
RCC_CR_HSITRIM
è>> 
	`POSITION_VAL
(RCC_CR_HSITRIM));

2083 if((
RCC
->
BDCR
 &
RCC_BDCR_LSEBYP
) == RCC_BDCR_LSEBYP)

2085 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_BYPASS
;

2087 if((
RCC
->
BDCR
 &
RCC_BDCR_LSEON
) == RCC_BDCR_LSEON)

2089 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_ON
;

2093 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_OFF
;

2097 if((
RCC
->
CSR
 &
RCC_CSR_LSION
) == RCC_CSR_LSION)

2099 
RCC_OscIn™SŒuù
->
LSIS‹
 = 
RCC_LSI_ON
;

2103 
RCC_OscIn™SŒuù
->
LSIS‹
 = 
RCC_LSI_OFF
;

2107 if((
RCC
->
CR
 &
RCC_CR_PLLON
) == RCC_CR_PLLON)

2109 
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
 = 
RCC_PLL_ON
;

2113 
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
 = 
RCC_PLL_OFF
;

2115 
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
 = (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
);

2116 
RCC_OscIn™SŒuù
->
PLL
.
PLLM
 = (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
);

2117 
RCC_OscIn™SŒuù
->
PLL
.
PLLN
 = (
ušt32_t
)((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLN));

2118 
RCC_OscIn™SŒuù
->
PLL
.
PLLP
 = (
ušt32_t
)((((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
è+ 
RCC_PLLCFGR_PLLP_0
è<< 1è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLP));

2119 
RCC_OscIn™SŒuù
->
PLL
.
PLLQ
 = (
ušt32_t
)((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLQ
è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLQ));

2120 
RCC_OscIn™SŒuù
->
PLL
.
PLLR
 = (
ušt32_t
)((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLR));

2121 
	}
}

2124 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

2136 
	$HAL_RCCEx_S–eùLSEMode
(
ušt8_t
 
Mode
)

2139 
	`as£¹_·¿m
(
	`IS_RCC_LSE_MODE
(
Mode
));

2140 if(
Mode
 =ð
RCC_LSE_HIGHDRIVE_MODE
)

2142 
	`SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEMOD
);

2146 
	`CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEMOD
);

2148 
	}
}

2152 #ià
defšed
(
STM32F446xx
)

2186 
ušt32_t
 
	$HAL_RCC_G‘SysClockF»q
()

2188 
ušt32_t
 
¶lm
 = 0;

2189 
ušt32_t
 
¶lvco
 = 0;

2190 
ušt32_t
 
¶Í
 = 0;

2191 
ušt32_t
 
¶Ì
 = 0;

2192 
ušt32_t
 
sysþockäeq
 = 0;

2195 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
)

2197 
RCC_CFGR_SWS_HSI
:

2199 
sysþockäeq
 = 
HSI_VALUE
;

2202 
RCC_CFGR_SWS_HSE
:

2204 
sysþockäeq
 = 
HSE_VALUE
;

2207 
RCC_CFGR_SWS_PLL
:

2211 
¶lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

2212 if(
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è!ð
RCC_PLLSOURCE_HSI
)

2215 
¶lvco
 = ((
HSE_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLN)));

2220 
¶lvco
 = ((
HSI_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLN)));

2222 
¶Í
 = ((((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLP)) + 1 ) *2);

2224 
sysþockäeq
 = 
¶lvco
/
¶Í
;

2227 
RCC_CFGR_SWS_PLLR
:

2231 
¶lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

2232 if(
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è!ð
RCC_PLLSOURCE_HSI
)

2235 
¶lvco
 = ((
HSE_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLN)));

2240 
¶lvco
 = ((
HSI_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLN)));

2242 
¶Ì
 = ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
è>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLR));

2244 
sysþockäeq
 = 
¶lvco
/
¶Ì
;

2249 
sysþockäeq
 = 
HSI_VALUE
;

2253  
sysþockäeq
;

2254 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rng.c

60 
	~"¡m32f4xx_h®.h
"

70 #ifdeà
HAL_RNG_MODULE_ENABLED


72 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

73 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

74 
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F469xx
) ||\

75 
	$defšed
(
STM32F479xx
)

85 
	#RNG_TIMEOUT_VALUE
 2

	)

122 
HAL_StusTy³Def
 
	$HAL_RNG_In™
(
RNG_HªdËTy³Def
 *
hºg
)

125 if(
hºg
 =ð
NULL
)

127  
HAL_ERROR
;

130 
	`__HAL_LOCK
(
hºg
);

132 if(
hºg
->
S‹
 =ð
HAL_RNG_STATE_RESET
)

135 
hºg
->
Lock
 = 
HAL_UNLOCKED
;

137 
	`HAL_RNG_M¥In™
(
hºg
);

141 
hºg
->
S‹
 = 
HAL_RNG_STATE_BUSY
;

144 
	`__HAL_RNG_ENABLE
(
hºg
);

147 
hºg
->
S‹
 = 
HAL_RNG_STATE_READY
;

149 
	`__HAL_UNLOCK
(
hºg
);

152  
HAL_OK
;

153 
	}
}

161 
HAL_StusTy³Def
 
	$HAL_RNG_DeIn™
(
RNG_HªdËTy³Def
 *
hºg
)

164 if(
hºg
 =ð
NULL
)

166  
HAL_ERROR
;

169 
	`CLEAR_BIT
(
hºg
->
In¡ªû
->
CR
, 
RNG_CR_IE
 | 
RNG_CR_RNGEN
);

172 
	`CLEAR_BIT
(
hºg
->
In¡ªû
->
SR
, 
RNG_SR_CEIS
 | 
RNG_SR_SEIS
);

175 
	`HAL_RNG_M¥DeIn™
(
hºg
);

178 
hºg
->
S‹
 = 
HAL_RNG_STATE_RESET
;

181 
	`__HAL_UNLOCK
(
hºg
);

184  
HAL_OK
;

185 
	}
}

193 
__w—k
 
	$HAL_RNG_M¥In™
(
RNG_HªdËTy³Def
 *
hºg
)

198 
	}
}

206 
__w—k
 
	$HAL_RNG_M¥DeIn™
(
RNG_HªdËTy³Def
 *
hºg
)

211 
	}
}

243 
HAL_StusTy³Def
 
	$HAL_RNG_G’”©eRªdomNumb”
(
RNG_HªdËTy³Def
 *
hºg
, 
ušt32_t
 *
¿ndom32b™
)

245 
ušt32_t
 
tick¡¬t
 = 0;

246 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

249 
	`__HAL_LOCK
(
hºg
);

252 if(
hºg
->
S‹
 =ð
HAL_RNG_STATE_READY
)

255 
hºg
->
S‹
 = 
HAL_RNG_STATE_BUSY
;

258 
tick¡¬t
 = 
	`HAL_G‘Tick
();

261 
	`__HAL_RNG_GET_FLAG
(
hºg
, 
RNG_FLAG_DRDY
è=ð
RESET
)

263 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RNG_TIMEOUT_VALUE
)

265 
hºg
->
S‹
 = 
HAL_RNG_STATE_ERROR
;

268 
	`__HAL_UNLOCK
(
hºg
);

270  
HAL_TIMEOUT
;

275 
hºg
->
RªdomNumb”
 = hºg->
In¡ªû
->
DR
;

276 *
¿ndom32b™
 = 
hºg
->
RªdomNumb”
;

278 
hºg
->
S‹
 = 
HAL_RNG_STATE_READY
;

282 
¡©us
 = 
HAL_ERROR
;

286 
	`__HAL_UNLOCK
(
hºg
);

288  
¡©us
;

289 
	}
}

297 
HAL_StusTy³Def
 
	$HAL_RNG_G’”©eRªdomNumb”_IT
(
RNG_HªdËTy³Def
 *
hºg
)

299 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

302 
	`__HAL_LOCK
(
hºg
);

305 if(
hºg
->
S‹
 =ð
HAL_RNG_STATE_READY
)

308 
hºg
->
S‹
 = 
HAL_RNG_STATE_BUSY
;

311 
	`__HAL_UNLOCK
(
hºg
);

314 
	`__HAL_RNG_ENABLE_IT
(
hºg
);

319 
	`__HAL_UNLOCK
(
hºg
);

321 
¡©us
 = 
HAL_ERROR
;

324  
¡©us
;

325 
	}
}

348 
	$HAL_RNG_IRQHªdËr
(
RNG_HªdËTy³Def
 *
hºg
)

351 if((
	`__HAL_RNG_GET_IT
(
hºg
, 
RNG_IT_CEI
è!ð
RESET
è|| (__HAL_RNG_GET_IT(hºg, 
RNG_IT_SEI
) != RESET))

354 
hºg
->
S‹
 = 
HAL_RNG_STATE_ERROR
;

356 
	`HAL_RNG_E¼ÜC®lback
(
hºg
);

359 
	`__HAL_RNG_CLEAR_IT
(
hºg
, 
RNG_IT_CEI
|
RNG_IT_SEI
);

364 if(
	`__HAL_RNG_GET_IT
(
hºg
, 
RNG_IT_DRDY
è!ð
RESET
)

367 
	`__HAL_RNG_DISABLE_IT
(
hºg
);

370 
hºg
->
RªdomNumb”
 = hºg->
In¡ªû
->
DR
;

372 if(
hºg
->
S‹
 !ð
HAL_RNG_STATE_ERROR
)

375 
hºg
->
S‹
 = 
HAL_RNG_STATE_READY
;

378 
	`HAL_RNG_R—dyD©aC®lback
(
hºg
, hºg->
RªdomNumb”
);

381 
	}
}

390 
ušt32_t
 
	$HAL_RNG_G‘RªdomNumb”
(
RNG_HªdËTy³Def
 *
hºg
)

392 if(
	`HAL_RNG_G’”©eRªdomNumb”
(
hºg
, &(hºg->
RªdomNumb”
)è=ð
HAL_OK
)

394  
hºg
->
RªdomNumb”
;

400 
	}
}

409 
ušt32_t
 
	$HAL_RNG_G‘RªdomNumb”_IT
(
RNG_HªdËTy³Def
 *
hºg
)

411 
ušt32_t
 
¿ndom32b™
 = 0;

414 
	`__HAL_LOCK
(
hºg
);

417 
hºg
->
S‹
 = 
HAL_RNG_STATE_BUSY
;

420 
¿ndom32b™
 = 
hºg
->
In¡ªû
->
DR
;

423 
	`__HAL_RNG_ENABLE_IT
(
hºg
);

426  
¿ndom32b™
;

427 
	}
}

435 
ušt32_t
 
	$HAL_RNG_R—dLa¡RªdomNumb”
(
RNG_HªdËTy³Def
 *
hºg
)

437 (
hºg
->
RªdomNumb”
);

438 
	}
}

447 
__w—k
 
	$HAL_RNG_R—dyD©aC®lback
(
RNG_HªdËTy³Def
 *
hºg
, 
ušt32_t
 
¿ndom32b™
)

452 
	}
}

460 
__w—k
 
	$HAL_RNG_E¼ÜC®lback
(
RNG_HªdËTy³Def
 *
hºg
)

465 
	}
}

492 
HAL_RNG_S‹Ty³Def
 
	$HAL_RNG_G‘S‹
(
RNG_HªdËTy³Def
 *
hºg
)

494  
hºg
->
S‹
;

495 
	}
}

506 
	gSTM32F429xx
 || 
	gSTM32F439xx
 || 
	gSTM32F410xx
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 */

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rtc.c

139 
	~"¡m32f4xx_h®.h
"

150 #ifdeà
HAL_RTC_MODULE_ENABLED


203 
HAL_StusTy³Def
 
	$HAL_RTC_In™
(
RTC_HªdËTy³Def
 *
h¹c
)

206 if(
h¹c
 =ð
NULL
)

208  
HAL_ERROR
;

212 
	`as£¹_·¿m
(
	`IS_RTC_HOUR_FORMAT
(
h¹c
->
In™
.
HourFÜm©
));

213 
	`as£¹_·¿m
(
	`IS_RTC_ASYNCH_PREDIV
(
h¹c
->
In™
.
AsynchP»div
));

214 
	`as£¹_·¿m
(
	`IS_RTC_SYNCH_PREDIV
(
h¹c
->
In™
.
SynchP»div
));

215 
	`as£¹_·¿m
 (
	`IS_RTC_OUTPUT
(
h¹c
->
In™
.
OutPut
));

216 
	`as£¹_·¿m
 (
	`IS_RTC_OUTPUT_POL
(
h¹c
->
In™
.
OutPutPÞ¬™y
));

217 
	`as£¹_·¿m
(
	`IS_RTC_OUTPUT_TYPE
(
h¹c
->
In™
.
OutPutTy³
));

219 if(
h¹c
->
S‹
 =ð
HAL_RTC_STATE_RESET
)

222 
h¹c
->
Lock
 = 
HAL_UNLOCKED
;

224 
	`HAL_RTC_M¥In™
(
h¹c
);

228 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

231 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

234 if(
	`RTC_EÁ”In™Mode
(
h¹c
è!ð
HAL_OK
)

237 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

240 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

242  
HAL_ERROR
;

247 
h¹c
->
In¡ªû
->
CR
 &ð((
ušt32_t
)~(
RTC_CR_FMT
 | 
RTC_CR_OSEL
 | 
RTC_CR_POL
));

249 
h¹c
->
In¡ªû
->
CR
 |ð(
ušt32_t
)(h¹c->
In™
.
HourFÜm©
 | h¹c->In™.
OutPut
 | h¹c->In™.
OutPutPÞ¬™y
);

252 
h¹c
->
In¡ªû
->
PRER
 = (
ušt32_t
)(h¹c->
In™
.
SynchP»div
);

253 
h¹c
->
In¡ªû
->
PRER
 |ð(
ušt32_t
)(h¹c->
In™
.
AsynchP»div
 << 16);

256 
h¹c
->
In¡ªû
->
ISR
 &ð(
ušt32_t
)~
RTC_ISR_INIT
;

258 
h¹c
->
In¡ªû
->
TAFCR
 &ð(
ušt32_t
)~
RTC_TAFCR_ALARMOUTTYPE
;

259 
h¹c
->
In¡ªû
->
TAFCR
 |ð(
ušt32_t
)(h¹c->
In™
.
OutPutTy³
);

262 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

265 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

267  
HAL_OK
;

269 
	}
}

278 
HAL_StusTy³Def
 
	$HAL_RTC_DeIn™
(
RTC_HªdËTy³Def
 *
h¹c
)

280 
ušt32_t
 
tick¡¬t
 = 0;

283 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

286 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

289 if(
	`RTC_EÁ”In™Mode
(
h¹c
è!ð
HAL_OK
)

292 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

295 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

297  
HAL_ERROR
;

302 
h¹c
->
In¡ªû
->
TR
 = (
ušt32_t
)0x00000000;

303 
h¹c
->
In¡ªû
->
DR
 = (
ušt32_t
)0x00002101;

305 
h¹c
->
In¡ªû
->
CR
 &ð(
ušt32_t
)0x00000007;

308 
tick¡¬t
 = 
	`HAL_G‘Tick
();

311 ((
h¹c
->
In¡ªû
->
ISR
è& 
RTC_ISR_WUTWF
è=ð(
ušt32_t
)
RESET
)

313 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

316 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

319 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

321  
HAL_TIMEOUT
;

326 
h¹c
->
In¡ªû
->
CR
 &ð(
ušt32_t
)0x00000000;

327 
h¹c
->
In¡ªû
->
WUTR
 = (
ušt32_t
)0x0000FFFF;

328 
h¹c
->
In¡ªû
->
PRER
 = (
ušt32_t
)0x007F00FF;

329 
h¹c
->
In¡ªû
->
CALIBR
 = (
ušt32_t
)0x00000000;

330 
h¹c
->
In¡ªû
->
ALRMAR
 = (
ušt32_t
)0x00000000;

331 
h¹c
->
In¡ªû
->
ALRMBR
 = (
ušt32_t
)0x00000000;

332 
h¹c
->
In¡ªû
->
SHIFTR
 = (
ušt32_t
)0x00000000;

333 
h¹c
->
In¡ªû
->
CALR
 = (
ušt32_t
)0x00000000;

334 
h¹c
->
In¡ªû
->
ALRMASSR
 = (
ušt32_t
)0x00000000;

335 
h¹c
->
In¡ªû
->
ALRMBSSR
 = (
ušt32_t
)0x00000000;

338 
h¹c
->
In¡ªû
->
ISR
 = (
ušt32_t
)0x00000000;

341 
h¹c
->
In¡ªû
->
TAFCR
 = 0x00000000;

344 if((
h¹c
->
In¡ªû
->
CR
 & 
RTC_CR_BYPSHAD
è=ð
RESET
)

346 if(
	`HAL_RTC_Wa™FÜSynchro
(
h¹c
è!ð
HAL_OK
)

349 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

351 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

353  
HAL_ERROR
;

359 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

362 
	`HAL_RTC_M¥DeIn™
(
h¹c
);

364 
h¹c
->
S‹
 = 
HAL_RTC_STATE_RESET
;

367 
	`__HAL_UNLOCK
(
h¹c
);

369  
HAL_OK
;

370 
	}
}

378 
__w—k
 
	$HAL_RTC_M¥In™
(
RTC_HªdËTy³Def
* 
h¹c
)

383 
	}
}

391 
__w—k
 
	$HAL_RTC_M¥DeIn™
(
RTC_HªdËTy³Def
* 
h¹c
)

396 
	}
}

427 
HAL_StusTy³Def
 
	$HAL_RTC_S‘Time
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_TimeTy³Def
 *
sTime
, 
ušt32_t
 
FÜm©
)

429 
ušt32_t
 
tm´eg
 = 0;

432 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
FÜm©
));

433 
	`as£¹_·¿m
(
	`IS_RTC_DAYLIGHT_SAVING
(
sTime
->
DayLightSavšg
));

434 
	`as£¹_·¿m
(
	`IS_RTC_STORE_OPERATION
(
sTime
->
StÜeO³¿tiÚ
));

437 
	`__HAL_LOCK
(
h¹c
);

439 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

441 if(
FÜm©
 =ð
RTC_FORMAT_BIN
)

443 if((
h¹c
->
In¡ªû
->
CR
 & 
RTC_CR_FMT
è!ð(
ušt32_t
)
RESET
)

445 
	`as£¹_·¿m
(
	`IS_RTC_HOUR12
(
sTime
->
Hours
));

446 
	`as£¹_·¿m
(
	`IS_RTC_HOURFORMAT12
(
sTime
->
TimeFÜm©
));

450 
sTime
->
TimeFÜm©
 = 0x00;

451 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
sTime
->
Hours
));

453 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
sTime
->
Mšu‹s
));

454 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
sTime
->
SecÚds
));

456 
tm´eg
 = (
ušt32_t
)(((ušt32_t)
	`RTC_By‹ToBcd2
(
sTime
->
Hours
) << 16) | \

457 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
sTime
->
Mšu‹s
) << 8) | \

458 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
sTime
->
SecÚds
)) | \

459 (((
ušt32_t
)
sTime
->
TimeFÜm©
) << 16));

463 if((
h¹c
->
In¡ªû
->
CR
 & 
RTC_CR_FMT
è!ð(
ušt32_t
)
RESET
)

465 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
sTime
->
Hours
);

466 
	`as£¹_·¿m
(
	`IS_RTC_HOUR12
(
tm´eg
));

467 
	`as£¹_·¿m
(
	`IS_RTC_HOURFORMAT12
(
sTime
->
TimeFÜm©
));

471 
sTime
->
TimeFÜm©
 = 0x00;

472 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy‹
(
sTime
->
Hours
)));

474 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy‹
(
sTime
->
Mšu‹s
)));

475 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy‹
(
sTime
->
SecÚds
)));

476 
tm´eg
 = (((
ušt32_t
)(
sTime
->
Hours
) << 16) | \

477 ((
ušt32_t
)(
sTime
->
Mšu‹s
) << 8) | \

478 ((
ušt32_t
)
sTime
->
SecÚds
) | \

479 ((
ušt32_t
)(
sTime
->
TimeFÜm©
) << 16));

483 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

486 if(
	`RTC_EÁ”In™Mode
(
h¹c
è!ð
HAL_OK
)

489 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

492 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

495 
	`__HAL_UNLOCK
(
h¹c
);

497  
HAL_ERROR
;

502 
h¹c
->
In¡ªû
->
TR
 = (
ušt32_t
)(
tm´eg
 & 
RTC_TR_RESERVED_MASK
);

505 
h¹c
->
In¡ªû
->
CR
 &ð(
ušt32_t
)~
RTC_CR_BCK
;

508 
h¹c
->
In¡ªû
->
CR
 |ð(
ušt32_t
)(
sTime
->
DayLightSavšg
 | sTime->
StÜeO³¿tiÚ
);

511 
h¹c
->
In¡ªû
->
ISR
 &ð(
ušt32_t
)~
RTC_ISR_INIT
;

514 if((
h¹c
->
In¡ªû
->
CR
 & 
RTC_CR_BYPSHAD
è=ð
RESET
)

516 if(
	`HAL_RTC_Wa™FÜSynchro
(
h¹c
è!ð
HAL_OK
)

519 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

521 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

524 
	`__HAL_UNLOCK
(
h¹c
);

526  
HAL_ERROR
;

531 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

533 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

535 
	`__HAL_UNLOCK
(
h¹c
);

537  
HAL_OK
;

539 
	}
}

559 
HAL_StusTy³Def
 
	$HAL_RTC_G‘Time
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_TimeTy³Def
 *
sTime
, 
ušt32_t
 
FÜm©
)

561 
ušt32_t
 
tm´eg
 = 0;

564 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
FÜm©
));

567 
sTime
->
SubSecÚds
 = (
ušt32_t
)(
h¹c
->
In¡ªû
->
SSR
);

570 
sTime
->
SecÚdF¿ùiÚ
 = (
ušt32_t
)(
h¹c
->
In¡ªû
->
PRER
 & 
RTC_PRER_PREDIV_S
);

573 
tm´eg
 = (
ušt32_t
)(
h¹c
->
In¡ªû
->
TR
 & 
RTC_TR_RESERVED_MASK
);

576 
sTime
->
Hours
 = (
ušt8_t
)((
tm´eg
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

577 
sTime
->
Mšu‹s
 = (
ušt8_t
)((
tm´eg
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >>8);

578 
sTime
->
SecÚds
 = (
ušt8_t
)(
tm´eg
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

579 
sTime
->
TimeFÜm©
 = (
ušt8_t
)((
tm´eg
 & (
RTC_TR_PM
)) >> 16);

582 if(
FÜm©
 =ð
RTC_FORMAT_BIN
)

585 
sTime
->
Hours
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(sTime->Hours);

586 
sTime
->
Mšu‹s
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(sTime->Minutes);

587 
sTime
->
SecÚds
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(sTime->Seconds);

590  
HAL_OK
;

591 
	}
}

604 
HAL_StusTy³Def
 
	$HAL_RTC_S‘D©e
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_D©eTy³Def
 *
sD©e
, 
ušt32_t
 
FÜm©
)

606 
ušt32_t
 
d©‘m´eg
 = 0;

609 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
FÜm©
));

612 
	`__HAL_LOCK
(
h¹c
);

614 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

616 if((
FÜm©
 =ð
RTC_FORMAT_BIN
è&& ((
sD©e
->
MÚth
 & 0x10) == 0x10))

618 
sD©e
->
MÚth
 = (
ušt8_t
)((sDate->Month & (uint8_t)~(0x10)) + (uint8_t)0x0A);

621 
	`as£¹_·¿m
(
	`IS_RTC_WEEKDAY
(
sD©e
->
W“kDay
));

623 if(
FÜm©
 =ð
RTC_FORMAT_BIN
)

625 
	`as£¹_·¿m
(
	`IS_RTC_YEAR
(
sD©e
->
Y—r
));

626 
	`as£¹_·¿m
(
	`IS_RTC_MONTH
(
sD©e
->
MÚth
));

627 
	`as£¹_·¿m
(
	`IS_RTC_DATE
(
sD©e
->
D©e
));

629 
d©‘m´eg
 = (((
ušt32_t
)
	`RTC_By‹ToBcd2
(
sD©e
->
Y—r
) << 16) | \

630 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
sD©e
->
MÚth
) << 8) | \

631 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
sD©e
->
D©e
)) | \

632 ((
ušt32_t
)
sD©e
->
W“kDay
 << 13));

636 
	`as£¹_·¿m
(
	`IS_RTC_YEAR
(
	`RTC_Bcd2ToBy‹
(
sD©e
->
Y—r
)));

637 
d©‘m´eg
 = 
	`RTC_Bcd2ToBy‹
(
sD©e
->
MÚth
);

638 
	`as£¹_·¿m
(
	`IS_RTC_MONTH
(
d©‘m´eg
));

639 
d©‘m´eg
 = 
	`RTC_Bcd2ToBy‹
(
sD©e
->
D©e
);

640 
	`as£¹_·¿m
(
	`IS_RTC_DATE
(
d©‘m´eg
));

642 
d©‘m´eg
 = ((((
ušt32_t
)
sD©e
->
Y—r
) << 16) | \

643 (((
ušt32_t
)
sD©e
->
MÚth
) << 8) | \

644 ((
ušt32_t
)
sD©e
->
D©e
) | \

645 (((
ušt32_t
)
sD©e
->
W“kDay
) << 13));

649 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

652 if(
	`RTC_EÁ”In™Mode
(
h¹c
è!ð
HAL_OK
)

655 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

658 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

661 
	`__HAL_UNLOCK
(
h¹c
);

663  
HAL_ERROR
;

668 
h¹c
->
In¡ªû
->
DR
 = (
ušt32_t
)(
d©‘m´eg
 & 
RTC_DR_RESERVED_MASK
);

671 
h¹c
->
In¡ªû
->
ISR
 &ð(
ušt32_t
)~
RTC_ISR_INIT
;

674 if((
h¹c
->
In¡ªû
->
CR
 & 
RTC_CR_BYPSHAD
è=ð
RESET
)

676 if(
	`HAL_RTC_Wa™FÜSynchro
(
h¹c
è!ð
HAL_OK
)

679 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

681 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

684 
	`__HAL_UNLOCK
(
h¹c
);

686  
HAL_ERROR
;

691 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

693 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
 ;

696 
	`__HAL_UNLOCK
(
h¹c
);

698  
HAL_OK
;

700 
	}
}

716 
HAL_StusTy³Def
 
	$HAL_RTC_G‘D©e
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_D©eTy³Def
 *
sD©e
, 
ušt32_t
 
FÜm©
)

718 
ušt32_t
 
d©‘m´eg
 = 0;

721 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
FÜm©
));

724 
d©‘m´eg
 = (
ušt32_t
)(
h¹c
->
In¡ªû
->
DR
 & 
RTC_DR_RESERVED_MASK
);

727 
sD©e
->
Y—r
 = (
ušt8_t
)((
d©‘m´eg
 & (
RTC_DR_YT
 | 
RTC_DR_YU
)) >> 16);

728 
sD©e
->
MÚth
 = (
ušt8_t
)((
d©‘m´eg
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

729 
sD©e
->
D©e
 = (
ušt8_t
)(
d©‘m´eg
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

730 
sD©e
->
W“kDay
 = (
ušt8_t
)((
d©‘m´eg
 & (
RTC_DR_WDU
)) >> 13);

733 if(
FÜm©
 =ð
RTC_FORMAT_BIN
)

736 
sD©e
->
Y—r
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(sDate->Year);

737 
sD©e
->
MÚth
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(sDate->Month);

738 
sD©e
->
D©e
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(sDate->Date);

740  
HAL_OK
;

741 
	}
}

771 
HAL_StusTy³Def
 
	$HAL_RTC_S‘AÏrm
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_AÏrmTy³Def
 *
sAÏrm
, 
ušt32_t
 
FÜm©
)

773 
ušt32_t
 
tick¡¬t
 = 0;

774 
ušt32_t
 
tm´eg
 = 0, 
sub£cÚdtm´eg
 = 0;

777 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
FÜm©
));

778 
	`as£¹_·¿m
(
	`IS_RTC_ALARM
(
sAÏrm
->
AÏrm
));

779 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_MASK
(
sAÏrm
->
AÏrmMask
));

780 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
sAÏrm
->
AÏrmD©eW“kDayS–
));

781 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_SUB_SECOND_VALUE
(
sAÏrm
->
AÏrmTime
.
SubSecÚds
));

782 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_SUB_SECOND_MASK
(
sAÏrm
->
AÏrmSubSecÚdMask
));

785 
	`__HAL_LOCK
(
h¹c
);

787 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

789 if(
FÜm©
 =ð
RTC_FORMAT_BIN
)

791 if((
h¹c
->
In¡ªû
->
CR
 & 
RTC_CR_FMT
è!ð(
ušt32_t
)
RESET
)

793 
	`as£¹_·¿m
(
	`IS_RTC_HOUR12
(
sAÏrm
->
AÏrmTime
.
Hours
));

794 
	`as£¹_·¿m
(
	`IS_RTC_HOURFORMAT12
(
sAÏrm
->
AÏrmTime
.
TimeFÜm©
));

798 
sAÏrm
->
AÏrmTime
.
TimeFÜm©
 = 0x00;

799 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
sAÏrm
->
AÏrmTime
.
Hours
));

801 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
sAÏrm
->
AÏrmTime
.
Mšu‹s
));

802 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
sAÏrm
->
AÏrmTime
.
SecÚds
));

804 if(
sAÏrm
->
AÏrmD©eW“kDayS–
 =ð
RTC_ALARMDATEWEEKDAYSEL_DATE
)

806 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
sAÏrm
->
AÏrmD©eW“kDay
));

810 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
sAÏrm
->
AÏrmD©eW“kDay
));

813 
tm´eg
 = (((
ušt32_t
)
	`RTC_By‹ToBcd2
(
sAÏrm
->
AÏrmTime
.
Hours
) << 16) | \

814 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
sAÏrm
->
AÏrmTime
.
Mšu‹s
) << 8) | \

815 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
sAÏrm
->
AÏrmTime
.
SecÚds
)) | \

816 ((
ušt32_t
)(
sAÏrm
->
AÏrmTime
.
TimeFÜm©
) << 16) | \

817 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
sAÏrm
->
AÏrmD©eW“kDay
) << 24) | \

818 ((
ušt32_t
)
sAÏrm
->
AÏrmD©eW“kDayS–
) | \

819 ((
ušt32_t
)
sAÏrm
->
AÏrmMask
));

823 if((
h¹c
->
In¡ªû
->
CR
 & 
RTC_CR_FMT
è!ð(
ušt32_t
)
RESET
)

825 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmTime
.
Hours
);

826 
	`as£¹_·¿m
(
	`IS_RTC_HOUR12
(
tm´eg
));

827 
	`as£¹_·¿m
(
	`IS_RTC_HOURFORMAT12
(
sAÏrm
->
AÏrmTime
.
TimeFÜm©
));

831 
sAÏrm
->
AÏrmTime
.
TimeFÜm©
 = 0x00;

832 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmTime
.
Hours
)));

835 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmTime
.
Mšu‹s
)));

836 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmTime
.
SecÚds
)));

838 if(
sAÏrm
->
AÏrmD©eW“kDayS–
 =ð
RTC_ALARMDATEWEEKDAYSEL_DATE
)

840 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmD©eW“kDay
);

841 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
tm´eg
));

845 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmD©eW“kDay
);

846 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
tm´eg
));

849 
tm´eg
 = (((
ušt32_t
)(
sAÏrm
->
AÏrmTime
.
Hours
) << 16) | \

850 ((
ušt32_t
)(
sAÏrm
->
AÏrmTime
.
Mšu‹s
) << 8) | \

851 ((
ušt32_t
è
sAÏrm
->
AÏrmTime
.
SecÚds
) | \

852 ((
ušt32_t
)(
sAÏrm
->
AÏrmTime
.
TimeFÜm©
) << 16) | \

853 ((
ušt32_t
)(
sAÏrm
->
AÏrmD©eW“kDay
) << 24) | \

854 ((
ušt32_t
)
sAÏrm
->
AÏrmD©eW“kDayS–
) | \

855 ((
ušt32_t
)
sAÏrm
->
AÏrmMask
));

859 
sub£cÚdtm´eg
 = (
ušt32_t
)((ušt32_t)(
sAÏrm
->
AÏrmTime
.
SubSecÚds
è| (ušt32_t)(sAÏrm->
AÏrmSubSecÚdMask
));

862 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

865 if(
sAÏrm
->
AÏrm
 =ð
RTC_ALARM_A
)

868 
	`__HAL_RTC_ALARMA_DISABLE
(
h¹c
);

871 
	`__HAL_RTC_ALARM_DISABLE_IT
(
h¹c
, 
RTC_IT_ALRA
);

874 
tick¡¬t
 = 
	`HAL_G‘Tick
();

877 
	`__HAL_RTC_ALARM_GET_FLAG
(
h¹c
, 
RTC_FLAG_ALRAWF
è=ð
RESET
)

879 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

882 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

884 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

887 
	`__HAL_UNLOCK
(
h¹c
);

889  
HAL_TIMEOUT
;

893 
h¹c
->
In¡ªû
->
ALRMAR
 = (
ušt32_t
)
tm´eg
;

895 
h¹c
->
In¡ªû
->
ALRMASSR
 = 
sub£cÚdtm´eg
;

897 
	`__HAL_RTC_ALARMA_ENABLE
(
h¹c
);

902 
	`__HAL_RTC_ALARMB_DISABLE
(
h¹c
);

905 
	`__HAL_RTC_ALARM_DISABLE_IT
(
h¹c
, 
RTC_IT_ALRB
);

908 
tick¡¬t
 = 
	`HAL_G‘Tick
();

911 
	`__HAL_RTC_ALARM_GET_FLAG
(
h¹c
, 
RTC_FLAG_ALRBWF
è=ð
RESET
)

913 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

916 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

918 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

921 
	`__HAL_UNLOCK
(
h¹c
);

923  
HAL_TIMEOUT
;

927 
h¹c
->
In¡ªû
->
ALRMBR
 = (
ušt32_t
)
tm´eg
;

929 
h¹c
->
In¡ªû
->
ALRMBSSR
 = 
sub£cÚdtm´eg
;

931 
	`__HAL_RTC_ALARMB_ENABLE
(
h¹c
);

935 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

938 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

941 
	`__HAL_UNLOCK
(
h¹c
);

943  
HAL_OK
;

944 
	}
}

957 
HAL_StusTy³Def
 
	$HAL_RTC_S‘AÏrm_IT
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_AÏrmTy³Def
 *
sAÏrm
, 
ušt32_t
 
FÜm©
)

959 
ušt32_t
 
tick¡¬t
 = 0;

960 
ušt32_t
 
tm´eg
 = 0, 
sub£cÚdtm´eg
 = 0;

963 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
FÜm©
));

964 
	`as£¹_·¿m
(
	`IS_RTC_ALARM
(
sAÏrm
->
AÏrm
));

965 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_MASK
(
sAÏrm
->
AÏrmMask
));

966 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
sAÏrm
->
AÏrmD©eW“kDayS–
));

967 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_SUB_SECOND_VALUE
(
sAÏrm
->
AÏrmTime
.
SubSecÚds
));

968 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_SUB_SECOND_MASK
(
sAÏrm
->
AÏrmSubSecÚdMask
));

971 
	`__HAL_LOCK
(
h¹c
);

973 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

975 if(
FÜm©
 =ð
RTC_FORMAT_BIN
)

977 if((
h¹c
->
In¡ªû
->
CR
 & 
RTC_CR_FMT
è!ð(
ušt32_t
)
RESET
)

979 
	`as£¹_·¿m
(
	`IS_RTC_HOUR12
(
sAÏrm
->
AÏrmTime
.
Hours
));

980 
	`as£¹_·¿m
(
	`IS_RTC_HOURFORMAT12
(
sAÏrm
->
AÏrmTime
.
TimeFÜm©
));

984 
sAÏrm
->
AÏrmTime
.
TimeFÜm©
 = 0x00;

985 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
sAÏrm
->
AÏrmTime
.
Hours
));

987 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
sAÏrm
->
AÏrmTime
.
Mšu‹s
));

988 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
sAÏrm
->
AÏrmTime
.
SecÚds
));

990 if(
sAÏrm
->
AÏrmD©eW“kDayS–
 =ð
RTC_ALARMDATEWEEKDAYSEL_DATE
)

992 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
sAÏrm
->
AÏrmD©eW“kDay
));

996 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
sAÏrm
->
AÏrmD©eW“kDay
));

998 
tm´eg
 = (((
ušt32_t
)
	`RTC_By‹ToBcd2
(
sAÏrm
->
AÏrmTime
.
Hours
) << 16) | \

999 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
sAÏrm
->
AÏrmTime
.
Mšu‹s
) << 8) | \

1000 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
sAÏrm
->
AÏrmTime
.
SecÚds
)) | \

1001 ((
ušt32_t
)(
sAÏrm
->
AÏrmTime
.
TimeFÜm©
) << 16) | \

1002 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
sAÏrm
->
AÏrmD©eW“kDay
) << 24) | \

1003 ((
ušt32_t
)
sAÏrm
->
AÏrmD©eW“kDayS–
) | \

1004 ((
ušt32_t
)
sAÏrm
->
AÏrmMask
));

1008 if((
h¹c
->
In¡ªû
->
CR
 & 
RTC_CR_FMT
è!ð(
ušt32_t
)
RESET
)

1010 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmTime
.
Hours
);

1011 
	`as£¹_·¿m
(
	`IS_RTC_HOUR12
(
tm´eg
));

1012 
	`as£¹_·¿m
(
	`IS_RTC_HOURFORMAT12
(
sAÏrm
->
AÏrmTime
.
TimeFÜm©
));

1016 
sAÏrm
->
AÏrmTime
.
TimeFÜm©
 = 0x00;

1017 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmTime
.
Hours
)));

1020 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmTime
.
Mšu‹s
)));

1021 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmTime
.
SecÚds
)));

1023 if(
sAÏrm
->
AÏrmD©eW“kDayS–
 =ð
RTC_ALARMDATEWEEKDAYSEL_DATE
)

1025 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmD©eW“kDay
);

1026 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
tm´eg
));

1030 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmD©eW“kDay
);

1031 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
tm´eg
));

1033 
tm´eg
 = (((
ušt32_t
)(
sAÏrm
->
AÏrmTime
.
Hours
) << 16) | \

1034 ((
ušt32_t
)(
sAÏrm
->
AÏrmTime
.
Mšu‹s
) << 8) | \

1035 ((
ušt32_t
è
sAÏrm
->
AÏrmTime
.
SecÚds
) | \

1036 ((
ušt32_t
)(
sAÏrm
->
AÏrmTime
.
TimeFÜm©
) << 16) | \

1037 ((
ušt32_t
)(
sAÏrm
->
AÏrmD©eW“kDay
) << 24) | \

1038 ((
ušt32_t
)
sAÏrm
->
AÏrmD©eW“kDayS–
) | \

1039 ((
ušt32_t
)
sAÏrm
->
AÏrmMask
));

1042 
sub£cÚdtm´eg
 = (
ušt32_t
)((ušt32_t)(
sAÏrm
->
AÏrmTime
.
SubSecÚds
è| (ušt32_t)(sAÏrm->
AÏrmSubSecÚdMask
));

1045 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

1048 if(
sAÏrm
->
AÏrm
 =ð
RTC_ALARM_A
)

1051 
	`__HAL_RTC_ALARMA_DISABLE
(
h¹c
);

1054 
	`__HAL_RTC_ALARM_CLEAR_FLAG
(
h¹c
, 
RTC_FLAG_ALRAF
);

1057 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1060 
	`__HAL_RTC_ALARM_GET_FLAG
(
h¹c
, 
RTC_FLAG_ALRAWF
è=ð
RESET
)

1062 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

1065 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1067 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

1070 
	`__HAL_UNLOCK
(
h¹c
);

1072  
HAL_TIMEOUT
;

1076 
h¹c
->
In¡ªû
->
ALRMAR
 = (
ušt32_t
)
tm´eg
;

1078 
h¹c
->
In¡ªû
->
ALRMASSR
 = 
sub£cÚdtm´eg
;

1080 
	`__HAL_RTC_ALARMA_ENABLE
(
h¹c
);

1082 
	`__HAL_RTC_ALARM_ENABLE_IT
(
h¹c
,
RTC_IT_ALRA
);

1087 
	`__HAL_RTC_ALARMB_DISABLE
(
h¹c
);

1090 
	`__HAL_RTC_ALARM_CLEAR_FLAG
(
h¹c
, 
RTC_FLAG_ALRBF
);

1093 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1096 
	`__HAL_RTC_ALARM_GET_FLAG
(
h¹c
, 
RTC_FLAG_ALRBWF
è=ð
RESET
)

1098 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

1101 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1103 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

1106 
	`__HAL_UNLOCK
(
h¹c
);

1108  
HAL_TIMEOUT
;

1112 
h¹c
->
In¡ªû
->
ALRMBR
 = (
ušt32_t
)
tm´eg
;

1114 
h¹c
->
In¡ªû
->
ALRMBSSR
 = 
sub£cÚdtm´eg
;

1116 
	`__HAL_RTC_ALARMB_ENABLE
(
h¹c
);

1118 
	`__HAL_RTC_ALARM_ENABLE_IT
(
h¹c
, 
RTC_IT_ALRB
);

1122 
	`__HAL_RTC_ALARM_EXTI_ENABLE_IT
();

1124 
EXTI
->
RTSR
 |ð
RTC_EXTI_LINE_ALARM_EVENT
;

1127 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1129 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1132 
	`__HAL_UNLOCK
(
h¹c
);

1134  
HAL_OK
;

1135 
	}
}

1147 
HAL_StusTy³Def
 
	$HAL_RTC_D—ùiv©eAÏrm
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
AÏrm
)

1149 
ušt32_t
 
tick¡¬t
 = 0;

1152 
	`as£¹_·¿m
(
	`IS_RTC_ALARM
(
AÏrm
));

1155 
	`__HAL_LOCK
(
h¹c
);

1157 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

1160 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

1162 if(
AÏrm
 =ð
RTC_ALARM_A
)

1165 
	`__HAL_RTC_ALARMA_DISABLE
(
h¹c
);

1168 
	`__HAL_RTC_ALARM_DISABLE_IT
(
h¹c
, 
RTC_IT_ALRA
);

1171 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1174 
	`__HAL_RTC_ALARM_GET_FLAG
(
h¹c
, 
RTC_FLAG_ALRAWF
è=ð
RESET
)

1176 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

1179 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1181 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

1184 
	`__HAL_UNLOCK
(
h¹c
);

1186  
HAL_TIMEOUT
;

1193 
	`__HAL_RTC_ALARMB_DISABLE
(
h¹c
);

1196 
	`__HAL_RTC_ALARM_DISABLE_IT
(
h¹c
,
RTC_IT_ALRB
);

1199 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1202 
	`__HAL_RTC_ALARM_GET_FLAG
(
h¹c
, 
RTC_FLAG_ALRBWF
è=ð
RESET
)

1204 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

1207 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1209 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

1212 
	`__HAL_UNLOCK
(
h¹c
);

1214  
HAL_TIMEOUT
;

1219 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1221 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1224 
	`__HAL_UNLOCK
(
h¹c
);

1226  
HAL_OK
;

1227 
	}
}

1244 
HAL_StusTy³Def
 
	$HAL_RTC_G‘AÏrm
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_AÏrmTy³Def
 *
sAÏrm
, 
ušt32_t
 
AÏrm
, ušt32_ˆ
FÜm©
)

1246 
ušt32_t
 
tm´eg
 = 0, 
sub£cÚdtm´eg
 = 0;

1249 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
FÜm©
));

1250 
	`as£¹_·¿m
(
	`IS_RTC_ALARM
(
AÏrm
));

1252 if(
AÏrm
 =ð
RTC_ALARM_A
)

1255 
sAÏrm
->
AÏrm
 = 
RTC_ALARM_A
;

1257 
tm´eg
 = (
ušt32_t
)(
h¹c
->
In¡ªû
->
ALRMAR
);

1258 
sub£cÚdtm´eg
 = (
ušt32_t
)((
h¹c
->
In¡ªû
->
ALRMASSR
 ) & 
RTC_ALRMASSR_SS
);

1262 
sAÏrm
->
AÏrm
 = 
RTC_ALARM_B
;

1264 
tm´eg
 = (
ušt32_t
)(
h¹c
->
In¡ªû
->
ALRMBR
);

1265 
sub£cÚdtm´eg
 = (
ušt32_t
)((
h¹c
->
In¡ªû
->
ALRMBSSR
è& 
RTC_ALRMBSSR_SS
);

1269 
sAÏrm
->
AÏrmTime
.
Hours
 = (
ušt32_t
)((
tm´eg
 & (
RTC_ALRMAR_HT
 | 
RTC_ALRMAR_HU
)) >> 16);

1270 
sAÏrm
->
AÏrmTime
.
Mšu‹s
 = (
ušt32_t
)((
tm´eg
 & (
RTC_ALRMAR_MNT
 | 
RTC_ALRMAR_MNU
)) >> 8);

1271 
sAÏrm
->
AÏrmTime
.
SecÚds
 = (
ušt32_t
)(
tm´eg
 & (
RTC_ALRMAR_ST
 | 
RTC_ALRMAR_SU
));

1272 
sAÏrm
->
AÏrmTime
.
TimeFÜm©
 = (
ušt32_t
)((
tm´eg
 & 
RTC_ALRMAR_PM
) >> 16);

1273 
sAÏrm
->
AÏrmTime
.
SubSecÚds
 = (
ušt32_t
è
sub£cÚdtm´eg
;

1274 
sAÏrm
->
AÏrmD©eW“kDay
 = (
ušt32_t
)((
tm´eg
 & (
RTC_ALRMAR_DT
 | 
RTC_ALRMAR_DU
)) >> 24);

1275 
sAÏrm
->
AÏrmD©eW“kDayS–
 = (
ušt32_t
)(
tm´eg
 & 
RTC_ALRMAR_WDSEL
);

1276 
sAÏrm
->
AÏrmMask
 = (
ušt32_t
)(
tm´eg
 & 
RTC_ALARMMASK_ALL
);

1278 if(
FÜm©
 =ð
RTC_FORMAT_BIN
)

1280 
sAÏrm
->
AÏrmTime
.
Hours
 = 
	`RTC_Bcd2ToBy‹
(sAlarm->AlarmTime.Hours);

1281 
sAÏrm
->
AÏrmTime
.
Mšu‹s
 = 
	`RTC_Bcd2ToBy‹
(sAlarm->AlarmTime.Minutes);

1282 
sAÏrm
->
AÏrmTime
.
SecÚds
 = 
	`RTC_Bcd2ToBy‹
(sAlarm->AlarmTime.Seconds);

1283 
sAÏrm
->
AÏrmD©eW“kDay
 = 
	`RTC_Bcd2ToBy‹
(sAlarm->AlarmDateWeekDay);

1286  
HAL_OK
;

1287 
	}
}

1295 
	$HAL_RTC_AÏrmIRQHªdËr
(
RTC_HªdËTy³Def
* 
h¹c
)

1297 if(
	`__HAL_RTC_ALARM_GET_IT
(
h¹c
, 
RTC_IT_ALRA
))

1300 if((
ušt32_t
)(
h¹c
->
In¡ªû
->
CR
 & 
RTC_IT_ALRA
è!ð(ušt32_t)
RESET
)

1303 
	`HAL_RTC_AÏrmAEv’tC®lback
(
h¹c
);

1306 
	`__HAL_RTC_ALARM_CLEAR_FLAG
(
h¹c
,
RTC_FLAG_ALRAF
);

1310 if(
	`__HAL_RTC_ALARM_GET_IT
(
h¹c
, 
RTC_IT_ALRB
))

1313 if((
ušt32_t
)(
h¹c
->
In¡ªû
->
CR
 & 
RTC_IT_ALRB
è!ð(ušt32_t)
RESET
)

1316 
	`HAL_RTCEx_AÏrmBEv’tC®lback
(
h¹c
);

1319 
	`__HAL_RTC_ALARM_CLEAR_FLAG
(
h¹c
,
RTC_FLAG_ALRBF
);

1324 
	`__HAL_RTC_ALARM_EXTI_CLEAR_FLAG
();

1327 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1328 
	}
}

1336 
__w—k
 
	$HAL_RTC_AÏrmAEv’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
)

1341 
	}
}

1350 
HAL_StusTy³Def
 
	$HAL_RTC_PÞlFÜAÏrmAEv’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
)

1352 
ušt32_t
 
tick¡¬t
 = 0;

1355 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1357 
	`__HAL_RTC_ALARM_GET_FLAG
(
h¹c
, 
RTC_FLAG_ALRAF
è=ð
RESET
)

1359 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1361 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1363 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

1364  
HAL_TIMEOUT
;

1370 
	`__HAL_RTC_ALARM_CLEAR_FLAG
(
h¹c
, 
RTC_FLAG_ALRAF
);

1373 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1375  
HAL_OK
;

1376 
	}
}

1412 
HAL_StusTy³Def
 
	$HAL_RTC_Wa™FÜSynchro
(
RTC_HªdËTy³Def
* 
h¹c
)

1414 
ušt32_t
 
tick¡¬t
 = 0;

1417 
h¹c
->
In¡ªû
->
ISR
 &ð(
ušt32_t
)
RTC_RSF_MASK
;

1420 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1423 (
h¹c
->
In¡ªû
->
ISR
 & 
RTC_ISR_RSF
è=ð(
ušt32_t
)
RESET
)

1425 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

1427  
HAL_TIMEOUT
;

1431  
HAL_OK
;

1432 
	}
}

1458 
HAL_RTCS‹Ty³Def
 
	$HAL_RTC_G‘S‹
(
RTC_HªdËTy³Def
* 
h¹c
)

1460  
h¹c
->
S‹
;

1461 
	}
}

1475 
HAL_StusTy³Def
 
	$RTC_EÁ”In™Mode
(
RTC_HªdËTy³Def
* 
h¹c
)

1477 
ušt32_t
 
tick¡¬t
 = 0;

1480 if((
h¹c
->
In¡ªû
->
ISR
 & 
RTC_ISR_INITF
è=ð(
ušt32_t
)
RESET
)

1483 
h¹c
->
In¡ªû
->
ISR
 = (
ušt32_t
)
RTC_INIT_MASK
;

1486 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1489 (
h¹c
->
In¡ªû
->
ISR
 & 
RTC_ISR_INITF
è=ð(
ušt32_t
)
RESET
)

1491 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

1493  
HAL_TIMEOUT
;

1498  
HAL_OK
;

1499 
	}
}

1507 
ušt8_t
 
	$RTC_By‹ToBcd2
(
ušt8_t
 
V®ue
)

1509 
ušt32_t
 
bcdhigh
 = 0;

1511 
V®ue
 >= 10)

1513 
bcdhigh
++;

1514 
V®ue
 -= 10;

1517  ((
ušt8_t
)(
bcdhigh
 << 4è| 
V®ue
);

1518 
	}
}

1525 
ušt8_t
 
	$RTC_Bcd2ToBy‹
(
ušt8_t
 
V®ue
)

1527 
ušt32_t
 
tmp
 = 0;

1528 
tmp
 = ((
ušt8_t
)(
V®ue
 & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;

1529  (
tmp
 + (
V®ue
 & (
ušt8_t
)0x0F));

1530 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rtc_ex.c

100 
	~"¡m32f4xx_h®.h
"

111 #ifdeà
HAL_RTC_MODULE_ENABLED


158 
HAL_StusTy³Def
 
	$HAL_RTCEx_S‘TimeSmp
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
TimeSmpEdge
, ušt32_ˆ
RTC_TimeSmpPš
)

160 
ušt32_t
 
tm´eg
 = 0;

163 
	`as£¹_·¿m
(
	`IS_TIMESTAMP_EDGE
(
TimeSmpEdge
));

164 
	`as£¹_·¿m
(
	`IS_RTC_TIMESTAMP_PIN
(
RTC_TimeSmpPš
));

167 
	`__HAL_LOCK
(
h¹c
);

169 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

172 
tm´eg
 = (
ušt32_t
)(
h¹c
->
In¡ªû
->
CR
 & (ušt32_t)~(
RTC_CR_TSEDGE
 | 
RTC_CR_TSE
));

174 
tm´eg
|ð
TimeSmpEdge
;

177 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

179 
h¹c
->
In¡ªû
->
TAFCR
 &ð(
ušt32_t
)~
RTC_TAFCR_TSINSEL
;

180 
h¹c
->
In¡ªû
->
TAFCR
 |ð(
ušt32_t
)(
RTC_TimeSmpPš
);

183 
h¹c
->
In¡ªû
->
CR
 = (
ušt32_t
)
tm´eg
;

185 
	`__HAL_RTC_TIMESTAMP_ENABLE
(
h¹c
);

188 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

191 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

194 
	`__HAL_UNLOCK
(
h¹c
);

196  
HAL_OK
;

197 
	}
}

218 
HAL_StusTy³Def
 
	$HAL_RTCEx_S‘TimeSmp_IT
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
TimeSmpEdge
, ušt32_ˆ
RTC_TimeSmpPš
)

220 
ušt32_t
 
tm´eg
 = 0;

223 
	`as£¹_·¿m
(
	`IS_TIMESTAMP_EDGE
(
TimeSmpEdge
));

224 
	`as£¹_·¿m
(
	`IS_RTC_TIMESTAMP_PIN
(
RTC_TimeSmpPš
));

227 
	`__HAL_LOCK
(
h¹c
);

229 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

232 
tm´eg
 = (
ušt32_t
)(
h¹c
->
In¡ªû
->
CR
 & (ušt32_t)~(
RTC_CR_TSEDGE
 | 
RTC_CR_TSE
));

234 
tm´eg
 |ð
TimeSmpEdge
;

237 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

240 
h¹c
->
In¡ªû
->
CR
 = (
ušt32_t
)
tm´eg
;

242 
h¹c
->
In¡ªû
->
TAFCR
 &ð(
ušt32_t
)~
RTC_TAFCR_TSINSEL
;

243 
h¹c
->
In¡ªû
->
TAFCR
 |ð(
ušt32_t
)(
RTC_TimeSmpPš
);

245 
	`__HAL_RTC_TIMESTAMP_ENABLE
(
h¹c
);

248 
	`__HAL_RTC_TIMESTAMP_ENABLE_IT
(
h¹c
,
RTC_IT_TS
);

251 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT
();

253 
EXTI
->
RTSR
 |ð
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
;

256 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

258 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

261 
	`__HAL_UNLOCK
(
h¹c
);

263  
HAL_OK
;

264 
	}
}

272 
HAL_StusTy³Def
 
	$HAL_RTCEx_D—ùiv©eTimeSmp
(
RTC_HªdËTy³Def
 *
h¹c
)

274 
ušt32_t
 
tm´eg
 = 0;

277 
	`__HAL_LOCK
(
h¹c
);

279 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

282 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

285 
	`__HAL_RTC_TIMESTAMP_DISABLE_IT
(
h¹c
, 
RTC_IT_TS
);

288 
tm´eg
 = (
ušt32_t
)(
h¹c
->
In¡ªû
->
CR
 & (ušt32_t)~(
RTC_CR_TSEDGE
 | 
RTC_CR_TSE
));

291 
h¹c
->
In¡ªû
->
CR
 = (
ušt32_t
)
tm´eg
;

294 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

296 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

299 
	`__HAL_UNLOCK
(
h¹c
);

301  
HAL_OK
;

302 
	}
}

316 
HAL_StusTy³Def
 
	$HAL_RTCEx_G‘TimeSmp
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_TimeTy³Def
* 
sTimeSmp
, 
RTC_D©eTy³Def
* 
sTimeSmpD©e
, 
ušt32_t
 
FÜm©
)

318 
ušt32_t
 
tm±ime
 = 0, 
tmpd©e
 = 0;

321 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
FÜm©
));

324 
tm±ime
 = (
ušt32_t
)(
h¹c
->
In¡ªû
->
TSTR
 & 
RTC_TR_RESERVED_MASK
);

325 
tmpd©e
 = (
ušt32_t
)(
h¹c
->
In¡ªû
->
TSDR
 & 
RTC_DR_RESERVED_MASK
);

328 
sTimeSmp
->
Hours
 = (
ušt8_t
)((
tm±ime
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

329 
sTimeSmp
->
Mšu‹s
 = (
ušt8_t
)((
tm±ime
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >> 8);

330 
sTimeSmp
->
SecÚds
 = (
ušt8_t
)(
tm±ime
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

331 
sTimeSmp
->
TimeFÜm©
 = (
ušt8_t
)((
tm±ime
 & (
RTC_TR_PM
)) >> 16);

332 
sTimeSmp
->
SubSecÚds
 = (
ušt32_t
è
h¹c
->
In¡ªû
->
TSSSR
;

335 
sTimeSmpD©e
->
Y—r
 = 0;

336 
sTimeSmpD©e
->
MÚth
 = (
ušt8_t
)((
tmpd©e
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

337 
sTimeSmpD©e
->
D©e
 = (
ušt8_t
)(
tmpd©e
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

338 
sTimeSmpD©e
->
W“kDay
 = (
ušt8_t
)((
tmpd©e
 & (
RTC_DR_WDU
)) >> 13);

341 if(
FÜm©
 =ð
RTC_FORMAT_BIN
)

344 
sTimeSmp
->
Hours
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(sTimeStamp->Hours);

345 
sTimeSmp
->
Mšu‹s
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(sTimeStamp->Minutes);

346 
sTimeSmp
->
SecÚds
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(sTimeStamp->Seconds);

349 
sTimeSmpD©e
->
MÚth
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(sTimeStampDate->Month);

350 
sTimeSmpD©e
->
D©e
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(sTimeStampDate->Date);

351 
sTimeSmpD©e
->
W“kDay
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(sTimeStampDate->WeekDay);

355 
	`__HAL_RTC_TIMESTAMP_CLEAR_FLAG
(
h¹c
, 
RTC_FLAG_TSF
);

357  
HAL_OK
;

358 
	}
}

368 
HAL_StusTy³Def
 
	$HAL_RTCEx_S‘Tam³r
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_Tam³rTy³Def
* 
sTam³r
)

370 
ušt32_t
 
tm´eg
 = 0;

373 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER
(
sTam³r
->
Tam³r
));

374 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_PIN
(
sTam³r
->
PšS–eùiÚ
));

375 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_TRIGGER
(
sTam³r
->
Trigg”
));

376 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_FILTER
(
sTam³r
->
Fž‹r
));

377 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_SAMPLING_FREQ
(
sTam³r
->
Sam¶šgF»qu’cy
));

378 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_PRECHARGE_DURATION
(
sTam³r
->
P»ch¬geDu¿tiÚ
));

379 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_PULLUP_STATE
(
sTam³r
->
Tam³rPuÎUp
));

380 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION
(
sTam³r
->
TimeSmpOnTam³rD‘eùiÚ
));

383 
	`__HAL_LOCK
(
h¹c
);

385 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

387 if(
sTam³r
->
Trigg”
 !ð
RTC_TAMPERTRIGGER_RISINGEDGE
)

389 
sTam³r
->
Trigg”
 = (
ušt32_t
)(sTam³r->
Tam³r
 << 1);

392 
tm´eg
 = ((
ušt32_t
)
sTam³r
->
Tam³r
 | (ušt32_t)sTam³r->
PšS–eùiÚ
 | (ušt32_t)sTam³r->
Trigg”
 |\

393 (
ušt32_t
)
sTam³r
->
Fž‹r
 | (ušt32_t)sTam³r->
Sam¶šgF»qu’cy
 | (ušt32_t)sTam³r->
P»ch¬geDu¿tiÚ
 |\

394 (
ušt32_t
)
sTam³r
->
Tam³rPuÎUp
 | sTam³r->
TimeSmpOnTam³rD‘eùiÚ
);

396 
h¹c
->
In¡ªû
->
TAFCR
 &ð(
ušt32_t
)~((ušt32_t)
sTam³r
->
Tam³r
 | (ušt32_t)(sTam³r->Tam³¸<< 1è| (ušt32_t)
RTC_TAFCR_TAMPTS
 |\

397 (
ušt32_t
)
RTC_TAFCR_TAMPFREQ
 | (ušt32_t)
RTC_TAFCR_TAMPFLT
 | (ušt32_t)
RTC_TAFCR_TAMPPRCH
 |\

398 (
ušt32_t
)
RTC_TAFCR_TAMPPUDIS
 | (ušt32_t)
RTC_TAFCR_TAMPINSEL
 | (ušt32_t)
RTC_TAFCR_TAMPIE
);

400 
h¹c
->
In¡ªû
->
TAFCR
 |ð
tm´eg
;

402 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

405 
	`__HAL_UNLOCK
(
h¹c
);

407  
HAL_OK
;

408 
	}
}

418 
HAL_StusTy³Def
 
	$HAL_RTCEx_S‘Tam³r_IT
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_Tam³rTy³Def
* 
sTam³r
)

420 
ušt32_t
 
tm´eg
 = 0;

423 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER
(
sTam³r
->
Tam³r
));

424 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_PIN
(
sTam³r
->
PšS–eùiÚ
));

425 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_TRIGGER
(
sTam³r
->
Trigg”
));

426 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_FILTER
(
sTam³r
->
Fž‹r
));

427 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_SAMPLING_FREQ
(
sTam³r
->
Sam¶šgF»qu’cy
));

428 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_PRECHARGE_DURATION
(
sTam³r
->
P»ch¬geDu¿tiÚ
));

429 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_PULLUP_STATE
(
sTam³r
->
Tam³rPuÎUp
));

430 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION
(
sTam³r
->
TimeSmpOnTam³rD‘eùiÚ
));

433 
	`__HAL_LOCK
(
h¹c
);

435 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

438 if(
sTam³r
->
Trigg”
 !ð
RTC_TAMPERTRIGGER_RISINGEDGE
)

440 
sTam³r
->
Trigg”
 = (
ušt32_t
)(sTam³r->
Tam³r
 << 1);

443 
tm´eg
 = ((
ušt32_t
)
sTam³r
->
Tam³r
 | (ušt32_t)sTam³r->
PšS–eùiÚ
 | (ušt32_t)sTam³r->
Trigg”
 |\

444 (
ušt32_t
)
sTam³r
->
Fž‹r
 | (ušt32_t)sTam³r->
Sam¶šgF»qu’cy
 | (ušt32_t)sTam³r->
P»ch¬geDu¿tiÚ
 |\

445 (
ušt32_t
)
sTam³r
->
Tam³rPuÎUp
 | sTam³r->
TimeSmpOnTam³rD‘eùiÚ
);

447 
h¹c
->
In¡ªû
->
TAFCR
 &ð(
ušt32_t
)~((ušt32_t)
sTam³r
->
Tam³r
 | (ušt32_t)(sTam³r->Tam³¸<< 1è| (ušt32_t)
RTC_TAFCR_TAMPTS
 |\

448 (
ušt32_t
)
RTC_TAFCR_TAMPFREQ
 | (ušt32_t)
RTC_TAFCR_TAMPFLT
 | (ušt32_t)
RTC_TAFCR_TAMPPRCH
 |\

449 (
ušt32_t
)
RTC_TAFCR_TAMPPUDIS
 | (ušt32_t)
RTC_TAFCR_TAMPINSEL
);

451 
h¹c
->
In¡ªû
->
TAFCR
 |ð
tm´eg
;

454 
h¹c
->
In¡ªû
->
TAFCR
 |ð(
ušt32_t
)
RTC_TAFCR_TAMPIE
;

457 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT
();

459 
EXTI
->
RTSR
 |ð
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
;

461 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

464 
	`__HAL_UNLOCK
(
h¹c
);

466  
HAL_OK
;

467 
	}
}

477 
HAL_StusTy³Def
 
	$HAL_RTCEx_D—ùiv©eTam³r
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Tam³r
)

479 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER
(
Tam³r
));

482 
	`__HAL_LOCK
(
h¹c
);

484 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

487 
h¹c
->
In¡ªû
->
TAFCR
 &ð(
ušt32_t
)~
Tam³r
;

489 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

492 
	`__HAL_UNLOCK
(
h¹c
);

494  
HAL_OK
;

495 
	}
}

503 
	$HAL_RTCEx_Tam³rTimeSmpIRQHªdËr
(
RTC_HªdËTy³Def
 *
h¹c
)

505 if(
	`__HAL_RTC_TIMESTAMP_GET_IT
(
h¹c
, 
RTC_IT_TS
))

508 if((
ušt32_t
)(
h¹c
->
In¡ªû
->
CR
 & 
RTC_IT_TS
è!ð(ušt32_t)
RESET
)

511 
	`HAL_RTCEx_TimeSmpEv’tC®lback
(
h¹c
);

514 
	`__HAL_RTC_TIMESTAMP_CLEAR_FLAG
(
h¹c
,
RTC_FLAG_TSF
);

519 if(
	`__HAL_RTC_TAMPER_GET_IT
(
h¹c
,
RTC_IT_TAMP1
))

522 if(((
h¹c
->
In¡ªû
->
TAFCR
 & (
RTC_TAFCR_TAMPIE
))è!ð(
ušt32_t
)
RESET
)

525 
	`HAL_RTCEx_Tam³r1Ev’tC®lback
(
h¹c
);

528 
	`__HAL_RTC_TAMPER_CLEAR_FLAG
(
h¹c
,
RTC_FLAG_TAMP1F
);

533 if(
	`__HAL_RTC_TAMPER_GET_IT
(
h¹c
, 
RTC_IT_TAMP2
))

536 if(((
h¹c
->
In¡ªû
->
TAFCR
 & 
RTC_TAFCR_TAMPIE
)è!ð(
ušt32_t
)
RESET
)

539 
	`HAL_RTCEx_Tam³r2Ev’tC®lback
(
h¹c
);

542 
	`__HAL_RTC_TAMPER_CLEAR_FLAG
(
h¹c
, 
RTC_FLAG_TAMP2F
);

546 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG
();

549 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

550 
	}
}

558 
__w—k
 
	$HAL_RTCEx_TimeSmpEv’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
)

563 
	}
}

571 
__w—k
 
	$HAL_RTCEx_Tam³r1Ev’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
)

576 
	}
}

584 
__w—k
 
	$HAL_RTCEx_Tam³r2Ev’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
)

589 
	}
}

598 
HAL_StusTy³Def
 
	$HAL_RTCEx_PÞlFÜTimeSmpEv’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
)

600 
ušt32_t
 
tick¡¬t
 = 0;

603 
tick¡¬t
 = 
	`HAL_G‘Tick
();

605 
	`__HAL_RTC_TIMESTAMP_GET_FLAG
(
h¹c
, 
RTC_FLAG_TSF
è=ð
RESET
)

607 if(
	`__HAL_RTC_TIMESTAMP_GET_FLAG
(
h¹c
, 
RTC_FLAG_TSOVF
è!ð
RESET
)

610 
	`__HAL_RTC_TIMESTAMP_CLEAR_FLAG
(
h¹c
, 
RTC_FLAG_TSOVF
);

613 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

615  
HAL_ERROR
;

618 if(
Timeout
 !ð
HAL_MAX_DELAY
)

620 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

622 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

623  
HAL_TIMEOUT
;

629 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

631  
HAL_OK
;

632 
	}
}

641 
HAL_StusTy³Def
 
	$HAL_RTCEx_PÞlFÜTam³r1Ev’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
)

643 
ušt32_t
 
tick¡¬t
 = 0;

646 
tick¡¬t
 = 
	`HAL_G‘Tick
();

649 
	`__HAL_RTC_TAMPER_GET_FLAG
(
h¹c
, 
RTC_FLAG_TAMP1F
)=ð
RESET
)

651 if(
Timeout
 !ð
HAL_MAX_DELAY
)

653 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

655 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

656  
HAL_TIMEOUT
;

662 
	`__HAL_RTC_TAMPER_CLEAR_FLAG
(
h¹c
,
RTC_FLAG_TAMP1F
);

665 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

667  
HAL_OK
;

668 
	}
}

677 
HAL_StusTy³Def
 
	$HAL_RTCEx_PÞlFÜTam³r2Ev’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
)

679 
ušt32_t
 
tick¡¬t
 = 0;

682 
tick¡¬t
 = 
	`HAL_G‘Tick
();

685 
	`__HAL_RTC_TAMPER_GET_FLAG
(
h¹c
, 
RTC_FLAG_TAMP2F
è=ð
RESET
)

687 if(
Timeout
 !ð
HAL_MAX_DELAY
)

689 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

691 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

692  
HAL_TIMEOUT
;

698 
	`__HAL_RTC_TAMPER_CLEAR_FLAG
(
h¹c
,
RTC_FLAG_TAMP2F
);

701 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

703  
HAL_OK
;

704 
	}
}

732 
HAL_StusTy³Def
 
	$HAL_RTCEx_S‘WakeUpTim”
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
WakeUpCouÁ”
, ušt32_ˆ
WakeUpClock
)

734 
ušt32_t
 
tick¡¬t
 = 0;

737 
	`as£¹_·¿m
(
	`IS_RTC_WAKEUP_CLOCK
(
WakeUpClock
));

738 
	`as£¹_·¿m
(
	`IS_RTC_WAKEUP_COUNTER
(
WakeUpCouÁ”
));

741 
	`__HAL_LOCK
(
h¹c
);

743 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

746 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

749 if((
h¹c
->
In¡ªû
->
CR
 & 
RTC_CR_WUTE
è!ð
RESET
)

751 
tick¡¬t
 = 
	`HAL_G‘Tick
();

754 
	`__HAL_RTC_WAKEUPTIMER_GET_FLAG
(
h¹c
, 
RTC_FLAG_WUTWF
è=ð
SET
)

756 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

759 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

761 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

764 
	`__HAL_UNLOCK
(
h¹c
);

766  
HAL_TIMEOUT
;

771 
	`__HAL_RTC_WAKEUPTIMER_DISABLE
(
h¹c
);

773 
tick¡¬t
 = 
	`HAL_G‘Tick
();

776 
	`__HAL_RTC_WAKEUPTIMER_GET_FLAG
(
h¹c
, 
RTC_FLAG_WUTWF
è=ð
RESET
)

778 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

781 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

783 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

786 
	`__HAL_UNLOCK
(
h¹c
);

788  
HAL_TIMEOUT
;

793 
h¹c
->
In¡ªû
->
CR
 &ð(
ušt32_t
)~
RTC_CR_WUCKSEL
;

796 
h¹c
->
In¡ªû
->
CR
 |ð(
ušt32_t
)
WakeUpClock
;

799 
h¹c
->
In¡ªû
->
WUTR
 = (
ušt32_t
)
WakeUpCouÁ”
;

802 
	`__HAL_RTC_WAKEUPTIMER_ENABLE
(
h¹c
);

805 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

807 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

810 
	`__HAL_UNLOCK
(
h¹c
);

812  
HAL_OK
;

813 
	}
}

823 
HAL_StusTy³Def
 
	$HAL_RTCEx_S‘WakeUpTim”_IT
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
WakeUpCouÁ”
, ušt32_ˆ
WakeUpClock
)

825 
ušt32_t
 
tick¡¬t
 = 0;

828 
	`as£¹_·¿m
(
	`IS_RTC_WAKEUP_CLOCK
(
WakeUpClock
));

829 
	`as£¹_·¿m
(
	`IS_RTC_WAKEUP_COUNTER
(
WakeUpCouÁ”
));

832 
	`__HAL_LOCK
(
h¹c
);

834 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

837 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

840 if((
h¹c
->
In¡ªû
->
CR
 & 
RTC_CR_WUTE
è!ð
RESET
)

842 
tick¡¬t
 = 
	`HAL_G‘Tick
();

845 
	`__HAL_RTC_WAKEUPTIMER_GET_FLAG
(
h¹c
, 
RTC_FLAG_WUTWF
è=ð
SET
)

847 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

850 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

852 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

855 
	`__HAL_UNLOCK
(
h¹c
);

857  
HAL_TIMEOUT
;

862 
	`__HAL_RTC_WAKEUPTIMER_DISABLE
(
h¹c
);

864 
tick¡¬t
 = 
	`HAL_G‘Tick
();

867 
	`__HAL_RTC_WAKEUPTIMER_GET_FLAG
(
h¹c
, 
RTC_FLAG_WUTWF
è=ð
RESET
)

869 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

872 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

874 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

877 
	`__HAL_UNLOCK
(
h¹c
);

879  
HAL_TIMEOUT
;

884 
h¹c
->
In¡ªû
->
WUTR
 = (
ušt32_t
)
WakeUpCouÁ”
;

887 
h¹c
->
In¡ªû
->
CR
 &ð(
ušt32_t
)~
RTC_CR_WUCKSEL
;

890 
h¹c
->
In¡ªû
->
CR
 |ð(
ušt32_t
)
WakeUpClock
;

893 
	`__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT
();

895 
EXTI
->
RTSR
 |ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
;

898 
	`__HAL_RTC_WAKEUPTIMER_ENABLE_IT
(
h¹c
,
RTC_IT_WUT
);

901 
	`__HAL_RTC_WAKEUPTIMER_ENABLE
(
h¹c
);

904 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

906 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

909 
	`__HAL_UNLOCK
(
h¹c
);

911  
HAL_OK
;

912 
	}
}

920 
ušt32_t
 
	$HAL_RTCEx_D—ùiv©eWakeUpTim”
(
RTC_HªdËTy³Def
 *
h¹c
)

922 
ušt32_t
 
tick¡¬t
 = 0;

925 
	`__HAL_LOCK
(
h¹c
);

927 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

930 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

933 
	`__HAL_RTC_WAKEUPTIMER_DISABLE
(
h¹c
);

936 
	`__HAL_RTC_WAKEUPTIMER_DISABLE_IT
(
h¹c
,
RTC_IT_WUT
);

939 
tick¡¬t
 = 
	`HAL_G‘Tick
();

942 
	`__HAL_RTC_WAKEUPTIMER_GET_FLAG
(
h¹c
, 
RTC_FLAG_WUTWF
è=ð
RESET
)

944 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

947 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

949 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

952 
	`__HAL_UNLOCK
(
h¹c
);

954  
HAL_TIMEOUT
;

959 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

961 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

964 
	`__HAL_UNLOCK
(
h¹c
);

966  
HAL_OK
;

967 
	}
}

975 
ušt32_t
 
	$HAL_RTCEx_G‘WakeUpTim”
(
RTC_HªdËTy³Def
 *
h¹c
)

978  ((
ušt32_t
)(
h¹c
->
In¡ªû
->
WUTR
 & 
RTC_WUTR_WUT
));

979 
	}
}

987 
	$HAL_RTCEx_WakeUpTim”IRQHªdËr
(
RTC_HªdËTy³Def
 *
h¹c
)

989 if(
	`__HAL_RTC_WAKEUPTIMER_GET_IT
(
h¹c
, 
RTC_IT_WUT
))

992 if((
ušt32_t
)(
h¹c
->
In¡ªû
->
CR
 & 
RTC_IT_WUT
è!ð(ušt32_t)
RESET
)

995 
	`HAL_RTCEx_WakeUpTim”Ev’tC®lback
(
h¹c
);

998 
	`__HAL_RTC_WAKEUPTIMER_CLEAR_FLAG
(
h¹c
, 
RTC_FLAG_WUTF
);

1003 
	`__HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG
();

1006 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1007 
	}
}

1015 
__w—k
 
	$HAL_RTCEx_WakeUpTim”Ev’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
)

1020 
	}
}

1029 
HAL_StusTy³Def
 
	$HAL_RTCEx_PÞlFÜWakeUpTim”Ev’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
)

1031 
ušt32_t
 
tick¡¬t
 = 0;

1034 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1036 
	`__HAL_RTC_WAKEUPTIMER_GET_FLAG
(
h¹c
, 
RTC_FLAG_WUTF
è=ð
RESET
)

1038 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1040 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1042 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

1044  
HAL_TIMEOUT
;

1050 
	`__HAL_RTC_WAKEUPTIMER_CLEAR_FLAG
(
h¹c
, 
RTC_FLAG_WUTF
);

1053 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1055  
HAL_OK
;

1056 
	}
}

1099 
	$HAL_RTCEx_BKUPWr™e
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
BackupRegi¡”
, ušt32_ˆ
D©a
)

1101 
ušt32_t
 
tmp
 = 0;

1104 
	`as£¹_·¿m
(
	`IS_RTC_BKP
(
BackupRegi¡”
));

1106 
tmp
 = (
ušt32_t
)&(
h¹c
->
In¡ªû
->
BKP0R
);

1107 
tmp
 +ð(
BackupRegi¡”
 * 4);

1110 *(
__IO
 
ušt32_t
 *)
tmp
 = (ušt32_t)
D©a
;

1111 
	}
}

1122 
ušt32_t
 
	$HAL_RTCEx_BKUPR—d
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
BackupRegi¡”
)

1124 
ušt32_t
 
tmp
 = 0;

1127 
	`as£¹_·¿m
(
	`IS_RTC_BKP
(
BackupRegi¡”
));

1129 
tmp
 = (
ušt32_t
)&(
h¹c
->
In¡ªû
->
BKP0R
);

1130 
tmp
 +ð(
BackupRegi¡”
 * 4);

1133  (*(
__IO
 
ušt32_t
 *)
tmp
);

1134 
	}
}

1153 
HAL_StusTy³Def
 
	$HAL_RTCEx_S‘Cßr£C®ib
(
RTC_HªdËTy³Def
* 
h¹c
, 
ušt32_t
 
C®ibSign
, ušt32_ˆ
V®ue
)

1156 
	`as£¹_·¿m
(
	`IS_RTC_CALIB_SIGN
(
C®ibSign
));

1157 
	`as£¹_·¿m
(
	`IS_RTC_CALIB_VALUE
(
V®ue
));

1160 
	`__HAL_LOCK
(
h¹c
);

1162 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

1165 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

1168 if(
	`RTC_EÁ”In™Mode
(
h¹c
è!ð
HAL_OK
)

1171 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1174 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

1177 
	`__HAL_UNLOCK
(
h¹c
);

1179  
HAL_ERROR
;

1184 
	`__HAL_RTC_COARSE_CALIB_ENABLE
(
h¹c
);

1187 
h¹c
->
In¡ªû
->
CALIBR
 = (
ušt32_t
)(
C®ibSign
|
V®ue
);

1190 
h¹c
->
In¡ªû
->
ISR
 &ð(
ušt32_t
)~
RTC_ISR_INIT
;

1194 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1197 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1200 
	`__HAL_UNLOCK
(
h¹c
);

1202  
HAL_OK
;

1203 
	}
}

1211 
HAL_StusTy³Def
 
	$HAL_RTCEx_D—ùiv©eCßr£C®ib
(
RTC_HªdËTy³Def
* 
h¹c
)

1214 
	`__HAL_LOCK
(
h¹c
);

1216 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

1219 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

1222 if(
	`RTC_EÁ”In™Mode
(
h¹c
è!ð
HAL_OK
)

1225 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1228 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

1231 
	`__HAL_UNLOCK
(
h¹c
);

1233  
HAL_ERROR
;

1238 
	`__HAL_RTC_COARSE_CALIB_DISABLE
(
h¹c
);

1241 
h¹c
->
In¡ªû
->
ISR
 &ð(
ušt32_t
)~
RTC_ISR_INIT
;

1245 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1248 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1251 
	`__HAL_UNLOCK
(
h¹c
);

1253  
HAL_OK
;

1254 
	}
}

1276 
HAL_StusTy³Def
 
	$HAL_RTCEx_S‘SmoÙhC®ib
(
RTC_HªdËTy³Def
* 
h¹c
, 
ušt32_t
 
SmoÙhC®ibP”iod
, ušt32_ˆ
SmoÙhC®ibPlusPul£s
, ušt32_ˆ
SmouthC®ibMšusPul£sV®ue
)

1278 
ušt32_t
 
tick¡¬t
 = 0;

1281 
	`as£¹_·¿m
(
	`IS_RTC_SMOOTH_CALIB_PERIOD
(
SmoÙhC®ibP”iod
));

1282 
	`as£¹_·¿m
(
	`IS_RTC_SMOOTH_CALIB_PLUS
(
SmoÙhC®ibPlusPul£s
));

1283 
	`as£¹_·¿m
(
	`IS_RTC_SMOOTH_CALIB_MINUS
(
SmouthC®ibMšusPul£sV®ue
));

1286 
	`__HAL_LOCK
(
h¹c
);

1288 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

1291 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

1294 if((
h¹c
->
In¡ªû
->
ISR
 & 
RTC_ISR_RECALPF
è!ð
RESET
)

1297 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1300 (
h¹c
->
In¡ªû
->
ISR
 & 
RTC_ISR_RECALPF
è!ð
RESET
)

1302 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

1305 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1308 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

1311 
	`__HAL_UNLOCK
(
h¹c
);

1313  
HAL_TIMEOUT
;

1319 
h¹c
->
In¡ªû
->
CALR
 = (
ušt32_t
)((ušt32_t)
SmoÙhC®ibP”iod
 | (ušt32_t)
SmoÙhC®ibPlusPul£s
 | (ušt32_t)
SmouthC®ibMšusPul£sV®ue
);

1322 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1325 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1328 
	`__HAL_UNLOCK
(
h¹c
);

1330  
HAL_OK
;

1331 
	}
}

1346 
HAL_StusTy³Def
 
	$HAL_RTCEx_S‘SynchroShiá
(
RTC_HªdËTy³Def
* 
h¹c
, 
ušt32_t
 
ShiáAdd1S
, ušt32_ˆ
ShiáSubFS
)

1348 
ušt32_t
 
tick¡¬t
 = 0;

1351 
	`as£¹_·¿m
(
	`IS_RTC_SHIFT_ADD1S
(
ShiáAdd1S
));

1352 
	`as£¹_·¿m
(
	`IS_RTC_SHIFT_SUBFS
(
ShiáSubFS
));

1355 
	`__HAL_LOCK
(
h¹c
);

1357 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

1360 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

1363 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1366 (
h¹c
->
In¡ªû
->
ISR
 & 
RTC_ISR_SHPF
è!ð
RESET
)

1368 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

1371 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1373 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

1376 
	`__HAL_UNLOCK
(
h¹c
);

1378  
HAL_TIMEOUT
;

1383 if((
h¹c
->
In¡ªû
->
CR
 & 
RTC_CR_REFCKON
è=ð
RESET
)

1386 
h¹c
->
In¡ªû
->
SHIFTR
 = (
ušt32_t
)(ušt32_t)(
ShiáSubFS
è| (ušt32_t)(
ShiáAdd1S
);

1389 if((
h¹c
->
In¡ªû
->
CR
 & 
RTC_CR_BYPSHAD
è=ð
RESET
)

1391 if(
	`HAL_RTC_Wa™FÜSynchro
(
h¹c
è!ð
HAL_OK
)

1394 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1396 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

1399 
	`__HAL_UNLOCK
(
h¹c
);

1401  
HAL_ERROR
;

1408 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1411 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

1414 
	`__HAL_UNLOCK
(
h¹c
);

1416  
HAL_ERROR
;

1420 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1423 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1426 
	`__HAL_UNLOCK
(
h¹c
);

1428  
HAL_OK
;

1429 
	}
}

1441 
HAL_StusTy³Def
 
	$HAL_RTCEx_S‘C®ib¿tiÚOutPut
(
RTC_HªdËTy³Def
* 
h¹c
, 
ušt32_t
 
C®ibOuut
)

1444 
	`as£¹_·¿m
(
	`IS_RTC_CALIB_OUTPUT
(
C®ibOuut
));

1447 
	`__HAL_LOCK
(
h¹c
);

1449 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

1452 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

1455 
h¹c
->
In¡ªû
->
CR
 &ð(
ušt32_t
)~
RTC_CR_COSEL
;

1458 
h¹c
->
In¡ªû
->
CR
 |ð(
ušt32_t
)
C®ibOuut
;

1460 
	`__HAL_RTC_CALIBRATION_OUTPUT_ENABLE
(
h¹c
);

1463 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1466 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1469 
	`__HAL_UNLOCK
(
h¹c
);

1471  
HAL_OK
;

1472 
	}
}

1480 
HAL_StusTy³Def
 
	$HAL_RTCEx_D—ùiv©eC®ib¿tiÚOutPut
(
RTC_HªdËTy³Def
* 
h¹c
)

1483 
	`__HAL_LOCK
(
h¹c
);

1485 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

1488 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

1490 
	`__HAL_RTC_CALIBRATION_OUTPUT_DISABLE
(
h¹c
);

1493 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1496 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1499 
	`__HAL_UNLOCK
(
h¹c
);

1501  
HAL_OK
;

1502 
	}
}

1510 
HAL_StusTy³Def
 
	$HAL_RTCEx_S‘RefClock
(
RTC_HªdËTy³Def
* 
h¹c
)

1513 
	`__HAL_LOCK
(
h¹c
);

1515 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

1518 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

1521 if(
	`RTC_EÁ”In™Mode
(
h¹c
è!ð
HAL_OK
)

1524 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1527 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

1530 
	`__HAL_UNLOCK
(
h¹c
);

1532  
HAL_ERROR
;

1536 
	`__HAL_RTC_CLOCKREF_DETECTION_ENABLE
(
h¹c
);

1539 
h¹c
->
In¡ªû
->
ISR
 &ð(
ušt32_t
)~
RTC_ISR_INIT
;

1543 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1546 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1549 
	`__HAL_UNLOCK
(
h¹c
);

1551  
HAL_OK
;

1552 
	}
}

1560 
HAL_StusTy³Def
 
	$HAL_RTCEx_D—ùiv©eRefClock
(
RTC_HªdËTy³Def
* 
h¹c
)

1563 
	`__HAL_LOCK
(
h¹c
);

1565 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

1568 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

1571 if(
	`RTC_EÁ”In™Mode
(
h¹c
è!ð
HAL_OK
)

1574 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1577 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

1580 
	`__HAL_UNLOCK
(
h¹c
);

1582  
HAL_ERROR
;

1586 
	`__HAL_RTC_CLOCKREF_DETECTION_DISABLE
(
h¹c
);

1589 
h¹c
->
In¡ªû
->
ISR
 &ð(
ušt32_t
)~
RTC_ISR_INIT
;

1593 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1596 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1599 
	`__HAL_UNLOCK
(
h¹c
);

1601  
HAL_OK
;

1602 
	}
}

1612 
HAL_StusTy³Def
 
	$HAL_RTCEx_EÇbËBy·ssShadow
(
RTC_HªdËTy³Def
* 
h¹c
)

1615 
	`__HAL_LOCK
(
h¹c
);

1617 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

1620 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

1623 
h¹c
->
In¡ªû
->
CR
 |ð(
ušt8_t
)
RTC_CR_BYPSHAD
;

1626 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1629 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1632 
	`__HAL_UNLOCK
(
h¹c
);

1634  
HAL_OK
;

1635 
	}
}

1645 
HAL_StusTy³Def
 
	$HAL_RTCEx_Di§bËBy·ssShadow
(
RTC_HªdËTy³Def
* 
h¹c
)

1648 
	`__HAL_LOCK
(
h¹c
);

1650 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

1653 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

1656 
h¹c
->
In¡ªû
->
CR
 &ð(
ušt8_t
)~
RTC_CR_BYPSHAD
;

1659 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1662 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1665 
	`__HAL_UNLOCK
(
h¹c
);

1667  
HAL_OK
;

1668 
	}
}

1695 
__w—k
 
	$HAL_RTCEx_AÏrmBEv’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
)

1700 
	}
}

1709 
HAL_StusTy³Def
 
	$HAL_RTCEx_PÞlFÜAÏrmBEv’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
)

1711 
ušt32_t
 
tick¡¬t
 = 0;

1714 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1716 
	`__HAL_RTC_ALARM_GET_FLAG
(
h¹c
, 
RTC_FLAG_ALRBF
è=ð
RESET
)

1718 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1720 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1722 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

1723  
HAL_TIMEOUT
;

1729 
	`__HAL_RTC_ALARM_CLEAR_FLAG
(
h¹c
, 
RTC_FLAG_ALRBF
);

1732 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1734  
HAL_OK
;

1735 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_sai.c

163 
	~"¡m32f4xx_h®.h
"

174 #ifdeà
HAL_SAI_MODULE_ENABLED


176 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

177 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

184 
SAI_MODE_DMA
,

185 
SAI_MODE_IT


186 }
	tSAI_ModeTy³def
;

194 
	#SAI_FIFO_SIZE
 8

	)

195 
	#SAI_DEFAULT_TIMEOUT
 4

	)

201 
	#CR1_CLEAR_MASK
 ((
ušt32_t
)0xFF04C010)

	)

202 
	#FRCR_CLEAR_MASK
 ((
ušt32_t
)0xFFF88000)

	)

203 
	#SLOTR_CLEAR_MASK
 ((
ušt32_t
)0x0000F020)

	)

205 
	#SAI_TIMEOUT_VALUE
 10

	)

209 
	`SAI_FžlFifo
(
SAI_HªdËTy³Def
 *
h§i
);

210 
ušt32_t
 
	`SAI_IÁ”ru±FÏg
(
SAI_HªdËTy³Def
 *
h§i
, ušt32_ˆ
mode
);

211 
HAL_StusTy³Def
 
	`SAI_In™I2S
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt32_t
 
´ÙocÞ
, ušt32_ˆ
d©asize
, ušt32_ˆ
nb¦Ù
);

212 
HAL_StusTy³Def
 
	`SAI_In™PCM
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt32_t
 
´ÙocÞ
, ušt32_ˆ
d©asize
, ušt32_ˆ
nb¦Ù
);

214 
HAL_StusTy³Def
 
	`SAI_Di§bË
(
SAI_HªdËTy³Def
 *
h§i
);

215 
	`SAI_T¿nsm™_IT8B™
(
SAI_HªdËTy³Def
 *
h§i
);

216 
	`SAI_T¿nsm™_IT16B™
(
SAI_HªdËTy³Def
 *
h§i
);

217 
	`SAI_T¿nsm™_IT32B™
(
SAI_HªdËTy³Def
 *
h§i
);

218 
	`SAI_Reûive_IT8B™
(
SAI_HªdËTy³Def
 *
h§i
);

219 
	`SAI_Reûive_IT16B™
(
SAI_HªdËTy³Def
 *
h§i
);

220 
	`SAI_Reûive_IT32B™
(
SAI_HªdËTy³Def
 *
h§i
);

222 
	`SAI_DMATxC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

223 
	`SAI_DMATxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

224 
	`SAI_DMARxC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

225 
	`SAI_DMARxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

226 
	`SAI_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

277 
HAL_StusTy³Def
 
	$HAL_SAI_In™PrÙocÞ
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt32_t
 
´ÙocÞ
, ušt32_ˆ
d©asize
, ušt32_ˆ
nb¦Ù
)

279 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

282 
	`as£¹_·¿m
(
	`IS_SAI_SUPPORTED_PROTOCOL
(
´ÙocÞ
));

283 
	`as£¹_·¿m
(
	`IS_SAI_PROTOCOL_DATASIZE
(
d©asize
));

285 
´ÙocÞ
)

287 
SAI_I2S_STANDARD
 :

288 
SAI_I2S_MSBJUSTIFIED
 :

289 
SAI_I2S_LSBJUSTIFIED
 :

290 
¡©us
 = 
	`SAI_In™I2S
(
h§i
, 
´ÙocÞ
, 
d©asize
, 
nb¦Ù
);

292 
SAI_PCM_LONG
 :

293 
SAI_PCM_SHORT
 :

294 
¡©us
 = 
	`SAI_In™PCM
(
h§i
, 
´ÙocÞ
, 
d©asize
, 
nb¦Ù
);

297 
¡©us
 = 
HAL_ERROR
;

301 if(
¡©us
 =ð
HAL_OK
)

303 
¡©us
 = 
	`HAL_SAI_In™
(
h§i
);

306  
¡©us
;

307 
	}
}

316 
HAL_StusTy³Def
 
	$HAL_SAI_In™
(
SAI_HªdËTy³Def
 *
h§i
)

318 
ušt32_t
 
tmpþock
 = 0;

321 
ušt32_t
 
äeq
 = 0;

324 if(
h§i
 =ð
NULL
)

326  
HAL_ERROR
;

330 
	`as£¹_·¿m
(
	`IS_SAI_AUDIO_FREQUENCY
(
h§i
->
In™
.
AudioF»qu’cy
));

331 
	`as£¹_·¿m
(
	`IS_SAI_BLOCK_PROTOCOL
(
h§i
->
In™
.
PrÙocÞ
));

332 
	`as£¹_·¿m
(
	`IS_SAI_BLOCK_MODE
(
h§i
->
In™
.
AudioMode
));

333 
	`as£¹_·¿m
(
	`IS_SAI_BLOCK_SYNCEXT
(
h§i
->
In™
.
SynchroExt
));

334 
	`as£¹_·¿m
(
	`IS_SAI_BLOCK_DATASIZE
(
h§i
->
In™
.
D©aSize
));

335 
	`as£¹_·¿m
(
	`IS_SAI_BLOCK_FIRST_BIT
(
h§i
->
In™
.
Fœ¡B™
));

336 
	`as£¹_·¿m
(
	`IS_SAI_BLOCK_CLOCK_STROBING
(
h§i
->
In™
.
ClockSŒobšg
));

337 
	`as£¹_·¿m
(
	`IS_SAI_BLOCK_SYNCHRO
(
h§i
->
In™
.
Synchro
));

338 
	`as£¹_·¿m
(
	`IS_SAI_BLOCK_OUTPUT_DRIVE
(
h§i
->
In™
.
OuutDrive
));

339 
	`as£¹_·¿m
(
	`IS_SAI_BLOCK_NODIVIDER
(
h§i
->
In™
.
NoDivid”
));

340 
	`as£¹_·¿m
(
	`IS_SAI_BLOCK_FIFO_THRESHOLD
(
h§i
->
In™
.
FIFOTh»shÞd
));

341 
	`as£¹_·¿m
(
	`IS_SAI_MONO_STEREO_MODE
(
h§i
->
In™
.
MÚoS‹»oMode
));

342 
	`as£¹_·¿m
(
	`IS_SAI_BLOCK_COMPANDING_MODE
(
h§i
->
In™
.
Com·ndšgMode
));

343 
	`as£¹_·¿m
(
	`IS_SAI_BLOCK_TRISTATE_MANAGEMENT
(
h§i
->
In™
.
TriS‹
));

346 
	`as£¹_·¿m
(
	`IS_SAI_BLOCK_FRAME_LENGTH
(
h§i
->
F¿meIn™
.
F¿meL’gth
));

347 
	`as£¹_·¿m
(
	`IS_SAI_BLOCK_ACTIVE_FRAME
(
h§i
->
F¿meIn™
.
AùiveF¿meL’gth
));

348 
	`as£¹_·¿m
(
	`IS_SAI_BLOCK_FS_DEFINITION
(
h§i
->
F¿meIn™
.
FSDefš™iÚ
));

349 
	`as£¹_·¿m
(
	`IS_SAI_BLOCK_FS_POLARITY
(
h§i
->
F¿meIn™
.
FSPÞ¬™y
));

350 
	`as£¹_·¿m
(
	`IS_SAI_BLOCK_FS_OFFSET
(
h§i
->
F¿meIn™
.
FSOff£t
));

353 
	`as£¹_·¿m
(
	`IS_SAI_BLOCK_FIRSTBIT_OFFSET
(
h§i
->
SlÙIn™
.
Fœ¡B™Off£t
));

354 
	`as£¹_·¿m
(
	`IS_SAI_BLOCK_SLOT_SIZE
(
h§i
->
SlÙIn™
.
SlÙSize
));

355 
	`as£¹_·¿m
(
	`IS_SAI_BLOCK_SLOT_NUMBER
(
h§i
->
SlÙIn™
.
SlÙNumb”
));

356 
	`as£¹_·¿m
(
	`IS_SAI_SLOT_ACTIVE
(
h§i
->
SlÙIn™
.
SlÙAùive
));

358 if(
h§i
->
S‹
 =ð
HAL_SAI_STATE_RESET
)

361 
h§i
->
Lock
 = 
HAL_UNLOCKED
;

364 
	`HAL_SAI_M¥In™
(
h§i
);

367 
h§i
->
S‹
 = 
HAL_SAI_STATE_BUSY
;

370 
	`SAI_Di§bË
(
h§i
);

373 
	`SAI_BlockSynchroCÚfig
(
h§i
);

379 if(
h§i
->
In™
.
AudioF»qu’cy
 !ð
SAI_AUDIO_FREQUENCY_MCKDIV
)

382 
äeq
 = 
	`SAI_G‘IÅutClock
(
h§i
);

385 
tmpþock
 = (((
äeq
 * 10è/ ((
h§i
->
In™
.
AudioF»qu’cy
) * 512)));

387 
h§i
->
In™
.
Mckdiv
 = 
tmpþock
 / 10;

390 if((
tmpþock
 % 10) > 8)

392 
h§i
->
In™
.
Mckdiv
+= 1;

398 
h§i
->
In¡ªû
->
CR1
&=~(
SAI_xCR1_MODE
 | 
SAI_xCR1_PRTCFG
 | 
SAI_xCR1_DS
 | \

399 
SAI_xCR1_LSBFIRST
 | 
SAI_xCR1_CKSTR
 | 
SAI_xCR1_SYNCEN
 |\

400 
SAI_xCR1_MONO
 | 
SAI_xCR1_OUTDRIV
 | 
SAI_xCR1_DMAEN
 | \

401 
SAI_xCR1_NODIV
 | 
SAI_xCR1_MCKDIV
);

403 
h§i
->
In¡ªû
->
CR1
|ð(h§i->
In™
.
AudioMode
 | h§i->In™.
PrÙocÞ
 | \

404 
h§i
->
In™
.
D©aSize
 | h§i->In™.
Fœ¡B™
 | \

405 
h§i
->
In™
.
ClockSŒobšg
 | h§i->In™.
Synchro
 | \

406 
h§i
->
In™
.
MÚoS‹»oMode
 | h§i->In™.
OuutDrive
 | \

407 
h§i
->
In™
.
NoDivid”
 | (h§i->In™.
Mckdiv
 << 20è| h§i->In™.
Com·ndšgMode
);

410 
h§i
->
In¡ªû
->
CR2
&ð~(
SAI_xCR2_FTH
 | 
SAI_xCR2_FFLUSH
 | 
SAI_xCR2_COMP
);

411 
h§i
->
In¡ªû
->
CR2
|ð(h§i->
In™
.
FIFOTh»shÞd
 | h§i->In™.
Com·ndšgMode
 | h§i->In™.
TriS‹
);

415 
h§i
->
In¡ªû
->
FRCR
&=(~(
SAI_xFRCR_FRL
 | 
SAI_xFRCR_FSALL
 | 
SAI_xFRCR_FSDEF
 | \

416 
SAI_xFRCR_FSPO
 | 
SAI_xFRCR_FSOFF
));

417 
h§i
->
In¡ªû
->
FRCR
|=((h§i->
F¿meIn™
.
F¿meL’gth
 - 1) |

418 
h§i
->
F¿meIn™
.
FSOff£t
 |

419 
h§i
->
F¿meIn™
.
FSDefš™iÚ
 |

420 
h§i
->
F¿meIn™
.
FSPÞ¬™y
 |

421 ((
h§i
->
F¿meIn™
.
AùiveF¿meL’gth
 - 1) << 8));

425 
h§i
->
In¡ªû
->
SLOTR
&ð(~(
SAI_xSLOTR_FBOFF
 | 
SAI_xSLOTR_SLOTSZ
 | \

426 
SAI_xSLOTR_NBSLOT
 | 
SAI_xSLOTR_SLOTEN
 ));

428 
h§i
->
In¡ªû
->
SLOTR
|ðh§i->
SlÙIn™
.
Fœ¡B™Off£t
 | h§i->SlÙIn™.
SlÙSize


429 | 
h§i
->
SlÙIn™
.
SlÙAùive
 | ((h§i->SlÙIn™.
SlÙNumb”
 - 1) << 8);

432 
h§i
->
E¼ÜCode
 = 
HAL_SAI_ERROR_NONE
;

435 
h§i
->
S‹
ð
HAL_SAI_STATE_READY
;

438 
	`__HAL_UNLOCK
(
h§i
);

440  
HAL_OK
;

441 
	}
}

449 
HAL_StusTy³Def
 
	$HAL_SAI_DeIn™
(
SAI_HªdËTy³Def
 *
h§i
)

452 if(
h§i
 =ð
NULL
)

454  
HAL_ERROR
;

457 
h§i
->
S‹
 = 
HAL_SAI_STATE_BUSY
;

460 
h§i
->
In¡ªû
->
IMR
 = 0;

461 
h§i
->
In¡ªû
->
CLRFR
 = 0xFFFFFFFF;

464 
	`SAI_Di§bË
(
h§i
);

467 
	`SET_BIT
(
h§i
->
In¡ªû
->
CR2
, 
SAI_xCR2_FFLUSH
);

470 
	`HAL_SAI_M¥DeIn™
(
h§i
);

473 
h§i
->
E¼ÜCode
 = 
HAL_SAI_ERROR_NONE
;

476 
h§i
->
S‹
 = 
HAL_SAI_STATE_RESET
;

479 
	`__HAL_UNLOCK
(
h§i
);

481  
HAL_OK
;

482 
	}
}

490 
__w—k
 
	$HAL_SAI_M¥In™
(
SAI_HªdËTy³Def
 *
h§i
)

495 
	}
}

503 
__w—k
 
	$HAL_SAI_M¥DeIn™
(
SAI_HªdËTy³Def
 *
h§i
)

508 
	}
}

568 
HAL_StusTy³Def
 
	$HAL_SAI_T¿nsm™
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt8_t
* 
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

570 
ušt32_t
 
tick¡¬t
 = 0;

572 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

574  
HAL_ERROR
;

577 if(
h§i
->
S‹
 =ð
HAL_SAI_STATE_READY
)

580 
	`__HAL_LOCK
(
h§i
);

582 
h§i
->
S‹
 = 
HAL_SAI_STATE_BUSY_TX
;

583 
h§i
->
E¼ÜCode
 = 
HAL_SAI_ERROR_NONE
;

584 
h§i
->
XãrSize
 = 
Size
;

585 
h§i
->
XãrCouÁ
 = 
Size
;

586 
h§i
->
pBuffPŒ
 = 
pD©a
;

589 if((
h§i
->
In¡ªû
->
CR1
 & 
SAI_xCR1_SAIEN
) != SAI_xCR1_SAIEN)

592 
	`SAI_FžlFifo
(
h§i
);

594 
	`__HAL_SAI_ENABLE
(
h§i
);

597 
h§i
->
XãrCouÁ
 > 0)

600 if((
h§i
->
In¡ªû
->
SR
 & 
SAI_xSR_FLVL
è!ð
SAI_FIFOSTATUS_FULL
)

602 if((
h§i
->
In™
.
D©aSize
 =ð
SAI_DATASIZE_8
è&& (h§i->In™.
Com·ndšgMode
 =ð
SAI_NOCOMPANDING
))

604 
h§i
->
In¡ªû
->
DR
 = (*h§i->
pBuffPŒ
++);

606 if(
h§i
->
In™
.
D©aSize
 <ð
SAI_DATASIZE_16
)

608 
h§i
->
In¡ªû
->
DR
 = *((
ušt16_t
 *)h§i->
pBuffPŒ
);

609 
h§i
->
pBuffPŒ
+= 2;

613 
h§i
->
In¡ªû
->
DR
 = *((
ušt32_t
 *)h§i->
pBuffPŒ
);

614 
h§i
->
pBuffPŒ
+= 4;

616 
h§i
->
XãrCouÁ
--;

621 
tick¡¬t
 = 
	`HAL_G‘Tick
();

623 if(
Timeout
 !ð
HAL_MAX_DELAY
)

625 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

628 
h§i
->
E¼ÜCode
 |ð
HAL_SAI_ERROR_TIMEOUT
;

631 
	`__HAL_UNLOCK
(
h§i
);

634 
h§i
->
S‹
 = 
HAL_SAI_STATE_TIMEOUT
;

636  
HAL_TIMEOUT
;

642 
h§i
->
S‹
 = 
HAL_SAI_STATE_READY
;

645 
	`__HAL_UNLOCK
(
h§i
);

647  
HAL_OK
;

651  
HAL_BUSY
;

653 
	}
}

664 
HAL_StusTy³Def
 
	$HAL_SAI_Reûive
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

666 
ušt32_t
 
tick¡¬t
 = 0;

668 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

670  
HAL_ERROR
;

673 if(
h§i
->
S‹
 =ð
HAL_SAI_STATE_READY
)

676 
	`__HAL_LOCK
(
h§i
);

678 
h§i
->
S‹
 = 
HAL_SAI_STATE_BUSY_RX
;

679 
h§i
->
E¼ÜCode
 = 
HAL_SAI_ERROR_NONE
;

680 
h§i
->
pBuffPŒ
 = 
pD©a
;

681 
h§i
->
XãrSize
 = 
Size
;

682 
h§i
->
XãrCouÁ
 = 
Size
;

685 if((
h§i
->
In¡ªû
->
CR1
 & 
SAI_xCR1_SAIEN
) != SAI_xCR1_SAIEN)

688 
	`__HAL_SAI_ENABLE
(
h§i
);

692 
h§i
->
XãrCouÁ
 > 0)

695 if((
h§i
->
In¡ªû
->
SR
 & 
SAI_xSR_FLVL
è!ð
SAI_FIFOSTATUS_EMPTY
)

697 if((
h§i
->
In™
.
D©aSize
 =ð
SAI_DATASIZE_8
è&& (h§i->In™.
Com·ndšgMode
 =ð
SAI_NOCOMPANDING
))

699 (*
h§i
->
pBuffPŒ
++èðh§i->
In¡ªû
->
DR
;

701 if(
h§i
->
In™
.
D©aSize
 <ð
SAI_DATASIZE_16
)

703 *((
ušt16_t
*)
h§i
->
pBuffPŒ
èðh§i->
In¡ªû
->
DR
;

704 
h§i
->
pBuffPŒ
+= 2;

708 *((
ušt32_t
*)
h§i
->
pBuffPŒ
èðh§i->
In¡ªû
->
DR
;

709 
h§i
->
pBuffPŒ
+= 4;

711 
h§i
->
XãrCouÁ
--;

716 
tick¡¬t
 = 
	`HAL_G‘Tick
();

718 if(
Timeout
 !ð
HAL_MAX_DELAY
)

720 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

723 
h§i
->
E¼ÜCode
 |ð
HAL_SAI_ERROR_TIMEOUT
;

726 
	`__HAL_UNLOCK
(
h§i
);

729 
h§i
->
S‹
 = 
HAL_SAI_STATE_TIMEOUT
;

731  
HAL_TIMEOUT
;

737 
h§i
->
S‹
 = 
HAL_SAI_STATE_READY
;

740 
	`__HAL_UNLOCK
(
h§i
);

742  
HAL_OK
;

746  
HAL_BUSY
;

748 
	}
}

758 
HAL_StusTy³Def
 
	$HAL_SAI_T¿nsm™_IT
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

760 if(
h§i
->
S‹
 =ð
HAL_SAI_STATE_READY
)

762 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

764  
HAL_ERROR
;

767 
h§i
->
pBuffPŒ
 = 
pD©a
;

768 
h§i
->
XãrSize
 = 
Size
;

769 
h§i
->
XãrCouÁ
 = 
Size
;

772 
	`__HAL_LOCK
(
h§i
);

774 
h§i
->
S‹
 = 
HAL_SAI_STATE_BUSY_TX
;

776 if((
h§i
->
In™
.
D©aSize
 =ð
SAI_DATASIZE_8
è&& (h§i->In™.
Com·ndšgMode
 =ð
SAI_NOCOMPANDING
))

778 
h§i
->
IÁ”ru±S”viûRoutše
 = 
SAI_T¿nsm™_IT8B™
;

780 if(
h§i
->
In™
.
D©aSize
 <ð
SAI_DATASIZE_16
)

782 
h§i
->
IÁ”ru±S”viûRoutše
 = 
SAI_T¿nsm™_IT16B™
;

786 
h§i
->
IÁ”ru±S”viûRoutše
 = 
SAI_T¿nsm™_IT32B™
;

790 
	`__HAL_SAI_ENABLE_IT
(
h§i
, 
	`SAI_IÁ”ru±FÏg
(h§i, 
SAI_MODE_IT
));

793 if((
h§i
->
In¡ªû
->
CR1
 & 
SAI_xCR1_SAIEN
) != SAI_xCR1_SAIEN)

796 
	`SAI_FžlFifo
(
h§i
);

799 
	`__HAL_SAI_ENABLE
(
h§i
);

802 
	`__HAL_UNLOCK
(
h§i
);

804  
HAL_OK
;

808  
HAL_BUSY
;

810 
	}
}

820 
HAL_StusTy³Def
 
	$HAL_SAI_Reûive_IT
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

823 if(
h§i
->
S‹
 =ð
HAL_SAI_STATE_READY
)

825 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

827  
HAL_ERROR
;

830 
h§i
->
pBuffPŒ
 = 
pD©a
;

831 
h§i
->
XãrSize
 = 
Size
;

832 
h§i
->
XãrCouÁ
 = 
Size
;

835 
	`__HAL_LOCK
(
h§i
);

837 
h§i
->
S‹
 = 
HAL_SAI_STATE_BUSY_RX
;

839 if((
h§i
->
In™
.
D©aSize
 =ð
SAI_DATASIZE_8
è&& (h§i->In™.
Com·ndšgMode
 =ð
SAI_NOCOMPANDING
))

841 
h§i
->
IÁ”ru±S”viûRoutše
 = 
SAI_Reûive_IT8B™
;

843 if(
h§i
->
In™
.
D©aSize
 <ð
SAI_DATASIZE_16
)

845 
h§i
->
IÁ”ru±S”viûRoutše
 = 
SAI_Reûive_IT16B™
;

849 
h§i
->
IÁ”ru±S”viûRoutše
 = 
SAI_Reûive_IT32B™
;

852 
	`__HAL_SAI_ENABLE_IT
(
h§i
, 
	`SAI_IÁ”ru±FÏg
(h§i, 
SAI_MODE_IT
));

855 if((
h§i
->
In¡ªû
->
CR1
 & 
SAI_xCR1_SAIEN
) != SAI_xCR1_SAIEN)

858 
	`__HAL_SAI_ENABLE
(
h§i
);

862 
	`__HAL_UNLOCK
(
h§i
);

864  
HAL_OK
;

868  
HAL_BUSY
;

870 
	}
}

878 
HAL_StusTy³Def
 
	$HAL_SAI_DMAPau£
(
SAI_HªdËTy³Def
 *
h§i
)

881 
	`__HAL_LOCK
(
h§i
);

884 
h§i
->
In¡ªû
->
CR1
 &ð~
SAI_xCR1_DMAEN
;

887 
	`__HAL_UNLOCK
(
h§i
);

889  
HAL_OK
;

890 
	}
}

898 
HAL_StusTy³Def
 
	$HAL_SAI_DMAResume
(
SAI_HªdËTy³Def
 *
h§i
)

901 
	`__HAL_LOCK
(
h§i
);

904 
h§i
->
In¡ªû
->
CR1
 |ð
SAI_xCR1_DMAEN
;

907 ià((
h§i
->
In¡ªû
->
CR1
 & 
SAI_xCR1_SAIEN
è=ð
RESET
)

910 
	`__HAL_SAI_ENABLE
(
h§i
);

914 
	`__HAL_UNLOCK
(
h§i
);

916  
HAL_OK
;

917 
	}
}

925 
HAL_StusTy³Def
 
	$HAL_SAI_DMAStÝ
(
SAI_HªdËTy³Def
 *
h§i
)

928 
	`__HAL_LOCK
(
h§i
);

931 
h§i
->
In¡ªû
->
CR1
 &ð~
SAI_xCR1_DMAEN
;

934 if(
h§i
->
hdm©x
 !ð
NULL
)

936 
	`HAL_DMA_AbÜt
(
h§i
->
hdm©x
);

939 if(
h§i
->
hdm¬x
 !ð
NULL
)

941 
	`HAL_DMA_AbÜt
(
h§i
->
hdm¬x
);

945 
	`SAI_Di§bË
(
h§i
);

947 
h§i
->
S‹
 = 
HAL_SAI_STATE_READY
;

950 
	`__HAL_UNLOCK
(
h§i
);

952  
HAL_OK
;

953 
	}
}

961 
HAL_StusTy³Def
 
	$HAL_SAI_AbÜt
(
SAI_HªdËTy³Def
 *
h§i
)

964 
h§i
->
In¡ªû
->
CR1
 &ð~
SAI_xCR1_DMAEN
;

967 if(
h§i
->
hdm©x
 !ð
NULL
)

969 
	`HAL_DMA_AbÜt
(
h§i
->
hdm©x
);

972 if(
h§i
->
hdm¬x
 !ð
NULL
)

974 
	`HAL_DMA_AbÜt
(
h§i
->
hdm¬x
);

978 
h§i
->
In¡ªû
->
IMR
 = 0;

979 
h§i
->
In¡ªû
->
CLRFR
 = 0xFFFFFFFF;

982 
	`SAI_Di§bË
(
h§i
);

985 
	`SET_BIT
(
h§i
->
In¡ªû
->
CR2
, 
SAI_xCR2_FFLUSH
);

987 
h§i
->
S‹
 = 
HAL_SAI_STATE_READY
;

990 
	`__HAL_UNLOCK
(
h§i
);

992  
HAL_OK
;

993 
	}
}

1003 
HAL_StusTy³Def
 
	$HAL_SAI_T¿nsm™_DMA
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1005 
ušt32_t
 *
tmp
;

1007 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1009  
HAL_ERROR
;

1012 if(
h§i
->
S‹
 =ð
HAL_SAI_STATE_READY
)

1014 
h§i
->
pBuffPŒ
 = 
pD©a
;

1015 
h§i
->
XãrSize
 = 
Size
;

1016 
h§i
->
XãrCouÁ
 = 
Size
;

1019 
	`__HAL_LOCK
(
h§i
);

1021 
h§i
->
S‹
 = 
HAL_SAI_STATE_BUSY_TX
;

1024 
h§i
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
SAI_DMATxH®fC¶t
;

1027 
h§i
->
hdm©x
->
XãrC¶tC®lback
 = 
SAI_DMATxC¶t
;

1030 
h§i
->
hdm©x
->
XãrE¼ÜC®lback
 = 
SAI_DMAE¼Ü
;

1033 
tmp
 = (
ušt32_t
*)&
pD©a
;

1034 
	`HAL_DMA_S¹_IT
(
h§i
->
hdm©x
, *(
ušt32_t
*)
tmp
, (ušt32_t)&h§i->
In¡ªû
->
DR
, h§i->
XãrSize
);

1037 if((
h§i
->
In¡ªû
->
CR1
 & 
SAI_xCR1_SAIEN
) != SAI_xCR1_SAIEN)

1040 
	`__HAL_SAI_ENABLE
(
h§i
);

1044 
	`__HAL_SAI_ENABLE_IT
(
h§i
, 
	`SAI_IÁ”ru±FÏg
(h§i, 
SAI_MODE_DMA
));

1047 
h§i
->
In¡ªû
->
CR1
 |ð
SAI_xCR1_DMAEN
;

1050 
	`__HAL_UNLOCK
(
h§i
);

1052  
HAL_OK
;

1056  
HAL_BUSY
;

1058 
	}
}

1068 
HAL_StusTy³Def
 
	$HAL_SAI_Reûive_DMA
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1070 
ušt32_t
 *
tmp
;

1072 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1074  
HAL_ERROR
;

1077 if(
h§i
->
S‹
 =ð
HAL_SAI_STATE_READY
)

1079 
h§i
->
pBuffPŒ
 = 
pD©a
;

1080 
h§i
->
XãrSize
 = 
Size
;

1081 
h§i
->
XãrCouÁ
 = 
Size
;

1084 
	`__HAL_LOCK
(
h§i
);

1086 
h§i
->
S‹
 = 
HAL_SAI_STATE_BUSY_RX
;

1089 
h§i
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
SAI_DMARxH®fC¶t
;

1092 
h§i
->
hdm¬x
->
XãrC¶tC®lback
 = 
SAI_DMARxC¶t
;

1095 
h§i
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
SAI_DMAE¼Ü
;

1098 
tmp
 = (
ušt32_t
*)&
pD©a
;

1099 
	`HAL_DMA_S¹_IT
(
h§i
->
hdm¬x
, (
ušt32_t
)&h§i->
In¡ªû
->
DR
, *(ušt32_t*)
tmp
, h§i->
XãrSize
);

1102 if((
h§i
->
In¡ªû
->
CR1
 & 
SAI_xCR1_SAIEN
) != SAI_xCR1_SAIEN)

1105 
	`__HAL_SAI_ENABLE
(
h§i
);

1109 
	`__HAL_SAI_ENABLE_IT
(
h§i
, 
	`SAI_IÁ”ru±FÏg
(h§i, 
SAI_MODE_DMA
));

1112 
h§i
->
In¡ªû
->
CR1
 |ð
SAI_xCR1_DMAEN
;

1115 
	`__HAL_UNLOCK
(
h§i
);

1117  
HAL_OK
;

1121  
HAL_BUSY
;

1123 
	}
}

1132 
HAL_StusTy³Def
 
	$HAL_SAI_EÇbËTxMu‹Mode
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt16_t
 
v®
)

1134 
	`as£¹_·¿m
(
	`IS_SAI_BLOCK_MUTE_VALUE
(
v®
));

1136 if(
h§i
->
S‹
 !ð
HAL_SAI_STATE_RESET
)

1138 
	`CLEAR_BIT
(
h§i
->
In¡ªû
->
CR2
, 
SAI_xCR2_MUTEVAL
 | 
SAI_xCR2_MUTE
);

1139 
	`SET_BIT
(
h§i
->
In¡ªû
->
CR2
, 
SAI_xCR2_MUTE
 | 
v®
);

1140  
HAL_OK
;

1142  
HAL_ERROR
;

1143 
	}
}

1151 
HAL_StusTy³Def
 
	$HAL_SAI_Di§bËTxMu‹Mode
(
SAI_HªdËTy³Def
 *
h§i
)

1153 if(
h§i
->
S‹
 !ð
HAL_SAI_STATE_RESET
)

1155 
	`CLEAR_BIT
(
h§i
->
In¡ªû
->
CR2
, 
SAI_xCR2_MUTEVAL
 | 
SAI_xCR2_MUTE
);

1156  
HAL_OK
;

1158  
HAL_ERROR
;

1159 
	}
}

1169 
HAL_StusTy³Def
 
	$HAL_SAI_EÇbËRxMu‹Mode
(
SAI_HªdËTy³Def
 *
h§i
, 
SAIÿÎback
 
ÿÎback
, 
ušt16_t
 
couÁ”
)

1171 
	`as£¹_·¿m
(
	`IS_SAI_BLOCK_MUTE_COUNTER
(
couÁ”
));

1173 if(
h§i
->
S‹
 !ð
HAL_SAI_STATE_RESET
)

1176 
	`CLEAR_BIT
(
h§i
->
In¡ªû
->
CR2
, 
SAI_xCR2_MUTECNT
);

1177 
	`SET_BIT
(
h§i
->
In¡ªû
->
CR2
, (
ušt32_t
)((ušt32_t)
couÁ”
 << 6));

1178 
h§i
->
mu‹ÿÎback
 = 
ÿÎback
;

1180 
	`__HAL_SAI_ENABLE_IT
(
h§i
, 
SAI_IT_MUTEDET
);

1181  
HAL_OK
;

1183  
HAL_ERROR
;

1184 
	}
}

1192 
HAL_StusTy³Def
 
	$HAL_SAI_Di§bËRxMu‹Mode
(
SAI_HªdËTy³Def
 *
h§i
)

1194 if(
h§i
->
S‹
 !ð
HAL_SAI_STATE_RESET
)

1197 
h§i
->
mu‹ÿÎback
 = (
SAIÿÎback
)
NULL
;

1199 
	`__HAL_SAI_DISABLE_IT
(
h§i
, 
SAI_IT_MUTEDET
);

1200  
HAL_OK
;

1202  
HAL_ERROR
;

1203 
	}
}

1211 
	$HAL_SAI_IRQHªdËr
(
SAI_HªdËTy³Def
 *
h§i
)

1213 if(
h§i
->
S‹
 !ð
HAL_SAI_STATE_RESET
)

1215 
ušt32_t
 
tmpFÏg
 = 
h§i
->
In¡ªû
->
SR
;

1216 
ušt32_t
 
tmpItSourû
 = 
h§i
->
In¡ªû
->
IMR
;

1218 if(((
tmpFÏg
 & 
SAI_xSR_FREQ
è=ðSAI_xSR_FREQè&& ((
tmpItSourû
 & 
SAI_IT_FREQ
) == SAI_IT_FREQ))

1220 
h§i
->
	`IÁ”ru±S”viûRoutše
(hsai);

1224 if(
tmpFÏg
 != 0x00000000)

1227 if(((
tmpFÏg
 & 
SAI_FLAG_OVRUDR
è=ðSAI_FLAG_OVRUDRè&& ((
tmpItSourû
 & 
SAI_IT_OVRUDR
) == SAI_IT_OVRUDR))

1230 
	`__HAL_SAI_CLEAR_FLAG
(
h§i
, 
SAI_FLAG_OVRUDR
);

1232 
h§i
->
E¼ÜCode
 = ((h§i->
S‹
 =ð
HAL_SAI_STATE_BUSY_RX
è? 
HAL_SAI_ERROR_OVR
 : 
HAL_SAI_ERROR_UDR
);

1234 
	`HAL_SAI_E¼ÜC®lback
(
h§i
);

1238 if(((
tmpFÏg
 & 
SAI_FLAG_MUTEDET
è=ðSAI_FLAG_MUTEDETè&& ((
tmpItSourû
 & 
SAI_IT_MUTEDET
) == SAI_IT_MUTEDET))

1241 
	`__HAL_SAI_CLEAR_FLAG
(
h§i
, 
SAI_FLAG_MUTEDET
);

1243 if(
h§i
->
mu‹ÿÎback
 !ð(
SAIÿÎback
)
NULL
)

1246 
h§i
->
	`mu‹ÿÎback
();

1251 if(((
tmpFÏg
 & 
SAI_FLAG_AFSDET
è=ðSAI_FLAG_AFSDETè&& ((
tmpItSourû
 & 
SAI_IT_AFSDET
) == SAI_IT_AFSDET))

1254 
h§i
->
E¼ÜCode
 = 
HAL_SAI_ERROR_AFSDET
;

1255 
	`HAL_SAI_AbÜt
(
h§i
);

1256 
	`HAL_SAI_E¼ÜC®lback
(
h§i
);

1260 if(((
tmpFÏg
 & 
SAI_FLAG_LFSDET
è=ðSAI_FLAG_LFSDETè&& ((
tmpItSourû
 & 
SAI_IT_LFSDET
) == SAI_IT_LFSDET))

1263 
h§i
->
E¼ÜCode
 = 
HAL_SAI_ERROR_LFSDET
;

1264 
	`HAL_SAI_AbÜt
(
h§i
);

1265 
	`HAL_SAI_E¼ÜC®lback
(
h§i
);

1269 if(((
tmpFÏg
 & 
SAI_FLAG_WCKCFG
è=ðSAI_FLAG_WCKCFGè&& ((
tmpItSourû
 & 
SAI_IT_WCKCFG
) == SAI_IT_WCKCFG))

1272 
h§i
->
E¼ÜCode
 = 
HAL_SAI_ERROR_WCKCFG
;

1273 
	`HAL_SAI_AbÜt
(
h§i
);

1274 
	`HAL_SAI_E¼ÜC®lback
(
h§i
);

1278 
	}
}

1286 
__w—k
 
	$HAL_SAI_TxC¶tC®lback
(
SAI_HªdËTy³Def
 *
h§i
)

1291 
	}
}

1299 
__w—k
 
	$HAL_SAI_TxH®fC¶tC®lback
(
SAI_HªdËTy³Def
 *
h§i
)

1304 
	}
}

1312 
__w—k
 
	$HAL_SAI_RxC¶tC®lback
(
SAI_HªdËTy³Def
 *
h§i
)

1317 
	}
}

1325 
__w—k
 
	$HAL_SAI_RxH®fC¶tC®lback
(
SAI_HªdËTy³Def
 *
h§i
)

1330 
	}
}

1338 
__w—k
 
	$HAL_SAI_E¼ÜC®lback
(
SAI_HªdËTy³Def
 *
h§i
)

1343 
	}
}

1371 
HAL_SAI_S‹Ty³Def
 
	$HAL_SAI_G‘S‹
(
SAI_HªdËTy³Def
 *
h§i
)

1373  
h§i
->
S‹
;

1374 
	}
}

1382 
ušt32_t
 
	$HAL_SAI_G‘E¼Ü
(
SAI_HªdËTy³Def
 *
h§i
)

1384  
h§i
->
E¼ÜCode
;

1385 
	}
}

1402 
HAL_StusTy³Def
 
	$SAI_In™I2S
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt32_t
 
´ÙocÞ
, ušt32_ˆ
d©asize
, ušt32_ˆ
nb¦Ù
)

1405 
	`as£¹_·¿m
(
	`IS_SAI_SUPPORTED_PROTOCOL
(
´ÙocÞ
));

1406 
	`as£¹_·¿m
(
	`IS_SAI_PROTOCOL_DATASIZE
(
d©asize
));

1408 
h§i
->
In™
.
PrÙocÞ
 = 
SAI_FREE_PROTOCOL
;

1409 
h§i
->
In™
.
Fœ¡B™
 = 
SAI_FIRSTBIT_MSB
;

1410 
h§i
->
In™
.
ClockSŒobšg
 = 
SAI_CLOCKSTROBING_FALLINGEDGE
;

1411 
h§i
->
F¿meIn™
.
FSDefš™iÚ
 = 
SAI_FS_CHANNEL_IDENTIFICATION
;

1412 
h§i
->
SlÙIn™
.
SlÙAùive
 = 
SAI_SLOTACTIVE_ALL
;

1413 
h§i
->
SlÙIn™
.
Fœ¡B™Off£t
 = 0;

1414 
h§i
->
SlÙIn™
.
SlÙNumb”
 = 
nb¦Ù
;

1417 if((
nb¦Ù
 & 0x1) != 0 )

1419  
HAL_ERROR
;

1422 
´ÙocÞ
)

1424 
SAI_I2S_STANDARD
 :

1425 
h§i
->
F¿meIn™
.
FSPÞ¬™y
 = 
SAI_FS_ACTIVE_LOW
;

1426 
h§i
->
F¿meIn™
.
FSOff£t
 = 
SAI_FS_BEFOREFIRSTBIT
;

1428 
SAI_I2S_MSBJUSTIFIED
 :

1429 
SAI_I2S_LSBJUSTIFIED
 :

1430 
h§i
->
F¿meIn™
.
FSPÞ¬™y
 = 
SAI_FS_ACTIVE_HIGH
;

1431 
h§i
->
F¿meIn™
.
FSOff£t
 = 
SAI_FS_FIRSTBIT
;

1434  
HAL_ERROR
;

1438 
h§i
->
In™
.
D©aSize
 = 0xFFFFFFFF;

1439 
d©asize
)

1441 
SAI_PROTOCOL_DATASIZE_16BIT
:

1442 
h§i
->
In™
.
D©aSize
 = 
SAI_DATASIZE_16
;

1443 
h§i
->
F¿meIn™
.
F¿meL’gth
 = 32*(
nb¦Ù
/2);

1444 
h§i
->
F¿meIn™
.
AùiveF¿meL’gth
 = 16*(
nb¦Ù
/2);

1445 
h§i
->
SlÙIn™
.
SlÙSize
 = 
SAI_SLOTSIZE_16B
;

1447 
SAI_PROTOCOL_DATASIZE_16BITEXTENDED
 :

1448 if(
h§i
->
In™
.
D©aSize
 == 0xFFFFFFFF)

1450 
h§i
->
In™
.
D©aSize
 = 
SAI_DATASIZE_16
;

1453 
SAI_PROTOCOL_DATASIZE_24BIT
:

1454 if(
h§i
->
In™
.
D©aSize
 == 0xFFFFFFFF)

1456 
h§i
->
In™
.
D©aSize
 = 
SAI_DATASIZE_24
;

1459 
SAI_PROTOCOL_DATASIZE_32BIT
:

1460 if(
h§i
->
In™
.
D©aSize
 == 0xFFFFFFFF)

1462 
h§i
->
In™
.
D©aSize
 = 
SAI_DATASIZE_32
;

1464 
h§i
->
F¿meIn™
.
F¿meL’gth
 = 64*(
nb¦Ù
/2);

1465 
h§i
->
F¿meIn™
.
AùiveF¿meL’gth
 = 32*(
nb¦Ù
/2);

1466 
h§i
->
SlÙIn™
.
SlÙSize
 = 
SAI_SLOTSIZE_32B
;

1467 if(
´ÙocÞ
 =ð
SAI_I2S_LSBJUSTIFIED
)

1469 ià(
d©asize
 =ð
SAI_PROTOCOL_DATASIZE_16BITEXTENDED
)

1471 
h§i
->
SlÙIn™
.
Fœ¡B™Off£t
 = 16;

1473 ià(
d©asize
 =ð
SAI_PROTOCOL_DATASIZE_24BIT
)

1475 
h§i
->
SlÙIn™
.
Fœ¡B™Off£t
 = 8;

1480  
HAL_ERROR
;

1483  
HAL_OK
;

1484 
	}
}

1496 
HAL_StusTy³Def
 
	$SAI_In™PCM
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt32_t
 
´ÙocÞ
, ušt32_ˆ
d©asize
, ušt32_ˆ
nb¦Ù
)

1499 
	`as£¹_·¿m
(
	`IS_SAI_SUPPORTED_PROTOCOL
(
´ÙocÞ
));

1500 
	`as£¹_·¿m
(
	`IS_SAI_PROTOCOL_DATASIZE
(
d©asize
));

1502 
h§i
->
In™
.
PrÙocÞ
 = 
SAI_FREE_PROTOCOL
;

1503 
h§i
->
In™
.
Fœ¡B™
 = 
SAI_FIRSTBIT_MSB
;

1504 
h§i
->
In™
.
ClockSŒobšg
 = 
SAI_CLOCKSTROBING_FALLINGEDGE
;

1505 
h§i
->
F¿meIn™
.
FSDefš™iÚ
 = 
SAI_FS_STARTFRAME
;

1506 
h§i
->
F¿meIn™
.
FSPÞ¬™y
 = 
SAI_FS_ACTIVE_HIGH
;

1507 
h§i
->
F¿meIn™
.
FSOff£t
 = 
SAI_FS_BEFOREFIRSTBIT
;

1508 
h§i
->
SlÙIn™
.
Fœ¡B™Off£t
 = 0;

1509 
h§i
->
SlÙIn™
.
SlÙNumb”
 = 
nb¦Ù
;

1510 
h§i
->
SlÙIn™
.
SlÙAùive
 = 
SAI_SLOTACTIVE_ALL
;

1512 
´ÙocÞ
)

1514 
SAI_PCM_SHORT
 :

1515 
h§i
->
F¿meIn™
.
AùiveF¿meL’gth
 = 1;

1517 
SAI_PCM_LONG
 :

1518 
h§i
->
F¿meIn™
.
AùiveF¿meL’gth
 = 13;

1521  
HAL_ERROR
;

1524 
d©asize
)

1526 
SAI_PROTOCOL_DATASIZE_16BIT
:

1527 
h§i
->
In™
.
D©aSize
 = 
SAI_DATASIZE_16
;

1528 
h§i
->
F¿meIn™
.
F¿meL’gth
 = 16 * 
nb¦Ù
;

1529 
h§i
->
SlÙIn™
.
SlÙSize
 = 
SAI_SLOTSIZE_16B
;

1531 
SAI_PROTOCOL_DATASIZE_16BITEXTENDED
 :

1532 
h§i
->
In™
.
D©aSize
 = 
SAI_DATASIZE_16
;

1533 
h§i
->
F¿meIn™
.
F¿meL’gth
 = 32 * 
nb¦Ù
;

1534 
h§i
->
SlÙIn™
.
SlÙSize
 = 
SAI_SLOTSIZE_32B
;

1537 
SAI_PROTOCOL_DATASIZE_32BIT
:

1538 
h§i
->
In™
.
D©aSize
 = 
SAI_DATASIZE_32
;

1539 
h§i
->
F¿meIn™
.
F¿meL’gth
 = 32 * 
nb¦Ù
;

1540 
h§i
->
SlÙIn™
.
SlÙSize
 = 
SAI_SLOTSIZE_32B
;

1543  
HAL_ERROR
;

1546  
HAL_OK
;

1547 
	}
}

1555 
	$SAI_FžlFifo
(
SAI_HªdËTy³Def
 *
h§i
)

1558 (
h§i
->
In¡ªû
->
SR
 & 
SAI_xSR_FLVL
è!ð
SAI_FIFOSTATUS_FULL
)

1560 if((
h§i
->
In™
.
D©aSize
 =ð
SAI_DATASIZE_8
è&& (h§i->In™.
Com·ndšgMode
 =ð
SAI_NOCOMPANDING
))

1562 
h§i
->
In¡ªû
->
DR
 = (*h§i->
pBuffPŒ
++);

1564 if(
h§i
->
In™
.
D©aSize
 <ð
SAI_DATASIZE_16
)

1566 
h§i
->
In¡ªû
->
DR
 = *((
ušt32_t
 *)h§i->
pBuffPŒ
);

1567 
h§i
->
pBuffPŒ
+= 2;

1571 
h§i
->
In¡ªû
->
DR
 = *((
ušt32_t
 *)h§i->
pBuffPŒ
);

1572 
h§i
->
pBuffPŒ
+= 4;

1574 
h§i
->
XãrCouÁ
--;

1576 
	}
}

1585 
ušt32_t
 
	$SAI_IÁ”ru±FÏg
(
SAI_HªdËTy³Def
 *
h§i
, 
ušt32_t
 
mode
)

1587 
ušt32_t
 
tmpIT
 = 
SAI_IT_OVRUDR
;

1589 if(
mode
 =ð
SAI_MODE_IT
)

1591 
tmpIT
|ð
SAI_IT_FREQ
;

1594 if((
h§i
->
In™
.
AudioMode
 =ð
SAI_MODESLAVE_RX
è|| (h§i->In™.AudioMod=ð
SAI_MODESLAVE_TX
))

1596 
tmpIT
|ð
SAI_IT_AFSDET
 | 
SAI_IT_LFSDET
;

1601 
tmpIT
|ð
SAI_IT_WCKCFG
;

1603  
tmpIT
;

1604 
	}
}

1612 
HAL_StusTy³Def
 
	$SAI_Di§bË
(
SAI_HªdËTy³Def
 *
h§i
)

1614 
ušt32_t
 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1615 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1617 
	`__HAL_SAI_DISABLE
(
h§i
);

1618 (
h§i
->
In¡ªû
->
CR1
 & 
SAI_xCR1_SAIEN
è!ð
RESET
)

1621 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
SAI_TIMEOUT_VALUE
)

1624 
h§i
->
E¼ÜCode
 |ð
HAL_SAI_ERROR_TIMEOUT
;

1626 
¡©us
 = 
HAL_TIMEOUT
;

1629 
	`HAL_SAI_E¼ÜC®lback
(
h§i
);

1632  
¡©us
;

1633 
	}
}

1641 
	$SAI_T¿nsm™_IT8B™
(
SAI_HªdËTy³Def
 *
h§i
)

1644 
h§i
->
In¡ªû
->
DR
 = (*h§i->
pBuffPŒ
++);

1645 
h§i
->
XãrCouÁ
--;

1648 if(
h§i
->
XãrCouÁ
 == 0)

1651 
	`__HAL_SAI_DISABLE_IT
(
h§i
, 
	`SAI_IÁ”ru±FÏg
(h§i, 
SAI_MODE_IT
));

1652 
h§i
->
S‹
 = 
HAL_SAI_STATE_READY
;

1653 
	`HAL_SAI_TxC¶tC®lback
(
h§i
);

1655 
	}
}

1663 
	$SAI_T¿nsm™_IT16B™
(
SAI_HªdËTy³Def
 *
h§i
)

1666 
h§i
->
In¡ªû
->
DR
 = *(
ušt16_t
 *)h§i->
pBuffPŒ
;

1667 
h§i
->
pBuffPŒ
+=2;

1668 
h§i
->
XãrCouÁ
--;

1671 if(
h§i
->
XãrCouÁ
 == 0)

1674 
	`__HAL_SAI_DISABLE_IT
(
h§i
, 
	`SAI_IÁ”ru±FÏg
(h§i, 
SAI_MODE_IT
));

1675 
h§i
->
S‹
 = 
HAL_SAI_STATE_READY
;

1676 
	`HAL_SAI_TxC¶tC®lback
(
h§i
);

1678 
	}
}

1686 
	$SAI_T¿nsm™_IT32B™
(
SAI_HªdËTy³Def
 *
h§i
)

1689 
h§i
->
In¡ªû
->
DR
 = *(
ušt32_t
 *)h§i->
pBuffPŒ
;

1690 
h§i
->
pBuffPŒ
+=4;

1691 
h§i
->
XãrCouÁ
--;

1694 if(
h§i
->
XãrCouÁ
 == 0)

1697 
	`__HAL_SAI_DISABLE_IT
(
h§i
, 
	`SAI_IÁ”ru±FÏg
(h§i, 
SAI_MODE_IT
));

1698 
h§i
->
S‹
 = 
HAL_SAI_STATE_READY
;

1699 
	`HAL_SAI_TxC¶tC®lback
(
h§i
);

1701 
	}
}

1709 
	$SAI_Reûive_IT8B™
(
SAI_HªdËTy³Def
 *
h§i
)

1712 (*
h§i
->
pBuffPŒ
++èðh§i->
In¡ªû
->
DR
;

1713 
h§i
->
XãrCouÁ
--;

1716 if(
h§i
->
XãrCouÁ
 == 0)

1719 
	`__HAL_SAI_DISABLE_IT
(
h§i
, 
	`SAI_IÁ”ru±FÏg
(h§i, 
SAI_MODE_IT
));

1722 
	`__HAL_SAI_CLEAR_FLAG
(
h§i
, 
SAI_FLAG_OVRUDR
);

1724 
h§i
->
S‹
 = 
HAL_SAI_STATE_READY
;

1725 
	`HAL_SAI_RxC¶tC®lback
(
h§i
);

1727 
	}
}

1735 
	$SAI_Reûive_IT16B™
(
SAI_HªdËTy³Def
 *
h§i
)

1738 *(
ušt16_t
*)
h§i
->
pBuffPŒ
 = h§i->
In¡ªû
->
DR
;

1739 
h§i
->
pBuffPŒ
+=2;

1740 
h§i
->
XãrCouÁ
--;

1743 if(
h§i
->
XãrCouÁ
 == 0)

1746 
	`__HAL_SAI_DISABLE_IT
(
h§i
, 
	`SAI_IÁ”ru±FÏg
(h§i, 
SAI_MODE_IT
));

1749 
	`__HAL_SAI_CLEAR_FLAG
(
h§i
, 
SAI_FLAG_OVRUDR
);

1751 
h§i
->
S‹
 = 
HAL_SAI_STATE_READY
;

1752 
	`HAL_SAI_RxC¶tC®lback
(
h§i
);

1754 
	}
}

1761 
	$SAI_Reûive_IT32B™
(
SAI_HªdËTy³Def
 *
h§i
)

1764 *(
ušt32_t
*)
h§i
->
pBuffPŒ
 = h§i->
In¡ªû
->
DR
;

1765 
h§i
->
pBuffPŒ
+=4;

1766 
h§i
->
XãrCouÁ
--;

1769 if(
h§i
->
XãrCouÁ
 == 0)

1772 
	`__HAL_SAI_DISABLE_IT
(
h§i
, 
	`SAI_IÁ”ru±FÏg
(h§i, 
SAI_MODE_IT
));

1775 
	`__HAL_SAI_CLEAR_FLAG
(
h§i
, 
SAI_FLAG_OVRUDR
);

1777 
h§i
->
S‹
 = 
HAL_SAI_STATE_READY
;

1778 
	`HAL_SAI_RxC¶tC®lback
(
h§i
);

1780 
	}
}

1788 
	$SAI_DMATxC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1790 
ušt32_t
 
tick¡¬t
 = 0;

1792 
SAI_HªdËTy³Def
* 
h§i
 = (SAI_HªdËTy³Def*)((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1794 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) == 0)

1796 
h§i
->
XãrCouÁ
 = 0;

1799 
h§i
->
In¡ªû
->
CR1
 &ð(
ušt32_t
)(~
SAI_xCR1_DMAEN
);

1802 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1806 
	`__HAL_SAI_GET_FLAG
(
h§i
, 
SAI_xSR_FLVL
è!ð
RESET
)

1809 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
SAI_TIMEOUT_VALUE
)

1812 
h§i
->
E¼ÜCode
 |ð
HAL_SAI_ERROR_TIMEOUT
;

1815 
	`HAL_SAI_E¼ÜC®lback
(
h§i
);

1820 
	`__HAL_SAI_DISABLE_IT
(
h§i
, 
	`SAI_IÁ”ru±FÏg
(h§i, 
SAI_MODE_DMA
));

1822 
h§i
->
S‹
ð
HAL_SAI_STATE_READY
;

1824 
	`HAL_SAI_TxC¶tC®lback
(
h§i
);

1825 
	}
}

1833 
	$SAI_DMATxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1835 
SAI_HªdËTy³Def
* 
h§i
 = (SAI_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

1837 
	`HAL_SAI_TxH®fC¶tC®lback
(
h§i
);

1838 
	}
}

1846 
	$SAI_DMARxC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1848 
SAI_HªdËTy³Def
* 
h§i
 = ( SAI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1849 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) == 0)

1852 
h§i
->
In¡ªû
->
CR1
 &ð(
ušt32_t
)(~
SAI_xCR1_DMAEN
);

1853 
h§i
->
XãrCouÁ
 = 0;

1856 
	`__HAL_SAI_DISABLE_IT
(
h§i
, 
	`SAI_IÁ”ru±FÏg
(h§i, 
SAI_MODE_DMA
));

1858 
h§i
->
S‹
 = 
HAL_SAI_STATE_READY
;

1860 
	`HAL_SAI_RxC¶tC®lback
(
h§i
);

1861 
	}
}

1869 
	$SAI_DMARxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1871 
SAI_HªdËTy³Def
* 
h§i
 = (SAI_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

1873 
	`HAL_SAI_RxH®fC¶tC®lback
(
h§i
);

1874 
	}
}

1881 
	$SAI_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

1883 
SAI_HªdËTy³Def
* 
h§i
 = ( SAI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1886 
	`HAL_SAI_DMAStÝ
(
h§i
);

1889 
h§i
->
S‹
ð
HAL_SAI_STATE_READY
;

1890 
	`HAL_SAI_E¼ÜC®lback
(
h§i
);

1892 
h§i
->
XãrCouÁ
 = 0;

1893 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_sai_ex.c

58 
	~"¡m32f4xx_h®.h
"

69 #ifdeà
HAL_SAI_MODULE_ENABLED


71 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

72 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

115 
	$SAI_BlockSynchroCÚfig
(
SAI_HªdËTy³Def
 *
h§i
)

117 
ušt32_t
 
tm´egi¡”GCR
 = 0;

119 #ià
	`defšed
(
STM32F446xx
)

121 
h§i
->
In™
.
SynchroExt
)

123 
SAI_SYNCEXT_DISABLE
 :

124 
tm´egi¡”GCR
 = 0;

126 
SAI_SYNCEXT_IN_ENABLE
 :

127 
tm´egi¡”GCR
 = 
SAI_GCR_SYNCIN_0
;

129 
SAI_SYNCEXT_OUTBLOCKA_ENABLE
 :

130 
tm´egi¡”GCR
 = 
SAI_GCR_SYNCOUT_0
;

132 
SAI_SYNCEXT_OUTBLOCKB_ENABLE
 :

133 
tm´egi¡”GCR
 = 
SAI_GCR_SYNCOUT_1
;

137 if((
h§i
->
In¡ªû
 =ð
SAI1_Block_A
è|| (h§i->In¡ªû =ð
SAI1_Block_B
))

139 
SAI1
->
GCR
 = 
tm´egi¡”GCR
;

143 
SAI2
->
GCR
 = 
tm´egi¡”GCR
;

146 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

147 
	`defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

149 
h§i
->
In™
.
SynchroExt
)

151 
SAI_SYNCEXT_DISABLE
 :

152 
tm´egi¡”GCR
 = 0;

154 
SAI_SYNCEXT_OUTBLOCKA_ENABLE
 :

155 
tm´egi¡”GCR
 = 
SAI_GCR_SYNCOUT_0
;

157 
SAI_SYNCEXT_OUTBLOCKB_ENABLE
 :

158 
tm´egi¡”GCR
 = 
SAI_GCR_SYNCOUT_1
;

161 
SAI1
->
GCR
 = 
tm´egi¡”GCR
;

163 
	}
}

170 
ušt32_t
 
	$SAI_G‘IÅutClock
(
SAI_HªdËTy³Def
 *
h§i
)

173 
ušt32_t
 
§iþocksourû
 = 0;

175 #ià
	`defšed
(
STM32F446xx
)

176 ià((
h§i
->
In¡ªû
 =ð
SAI1_Block_A
è|| (h§i->In¡ªû =ð
SAI1_Block_B
))

178 
§iþocksourû
 = 
	`HAL_RCCEx_G‘P”hCLKF»q
(
RCC_PERIPHCLK_SAI1
);

182 
§iþocksourû
 = 
	`HAL_RCCEx_G‘P”hCLKF»q
(
RCC_PERIPHCLK_SAI2
);

185 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

186 
	`defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

187 
ušt32_t
 
vcošput
 = 0, 
tm´eg
 = 0;

190 
	`as£¹_·¿m
(
	`IS_SAI_CLK_SOURCE
(
h§i
->
In™
.
ClockSourû
));

193 if(
h§i
->
In¡ªû
 =ð
SAI1_Block_A
)

195 
	`__HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG
(
h§i
->
In™
.
ClockSourû
);

199 
	`__HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG
((
ušt32_t
)(
h§i
->
In™
.
ClockSourû
 << 2));

203 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSI
)

206 
vcošput
 = (
HSI_VALUE
 / (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

211 
vcošput
 = ((
HSE_VALUE
 / (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
)));

215 if(
h§i
->
In™
.
ClockSourû
 =ð
SAI_CLKSOURCE_PLLSAI
)

221 
tm´eg
 = (
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
) >> 24;

222 
§iþocksourû
 = (
vcošput
 * ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIN
è>> 6))/(
tm´eg
);

225 
tm´eg
 = (((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLSAIDIVQ
) >> 8) + 1);

226 
§iþocksourû
 = saiþocksourû/(
tm´eg
);

229 if(
h§i
->
In™
.
ClockSourû
 =ð
SAI_CLKSOURCE_PLLI2S
)

235 
tm´eg
 = (
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SQ
) >> 24;

236 
§iþocksourû
 = (
vcošput
 * ((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
è>> 6))/(
tm´eg
);

239 
tm´eg
 = ((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLI2SDIVQ
) + 1);

240 
§iþocksourû
 = saiþocksourû/(
tm´eg
);

245 
	`__HAL_RCC_I2S_CONFIG
(
RCC_I2SCLKSOURCE_EXT
);

247 
§iþocksourû
 = 
EXTERNAL_CLOCK_VALUE
;

251  
§iþocksourû
;

252 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_sd.c

180 
	~"¡m32f4xx_h®.h
"

182 #ifdeà
HAL_SD_MODULE_ENABLED


183 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

184 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

185 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

186 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

203 
	#DATA_BLOCK_SIZE
 ((
ušt32_t
)(9 << 4))

	)

207 
	#SDIO_STATIC_FLAGS
 ((
ušt32_t
)(
SDIO_FLAG_CCRCFAIL
 | 
SDIO_FLAG_DCRCFAIL
 | 
SDIO_FLAG_CTIMEOUT
 |\

208 
SDIO_FLAG_DTIMEOUT
 | 
SDIO_FLAG_TXUNDERR
 | 
SDIO_FLAG_RXOVERR
 |\

209 
SDIO_FLAG_CMDREND
 | 
SDIO_FLAG_CMDSENT
 | 
SDIO_FLAG_DATAEND
 |\

210 
SDIO_FLAG_DBCKEND
))

	)

212 
	#SDIO_CMD0TIMEOUT
 ((
ušt32_t
)0x00010000)

	)

217 
	#SD_OCR_ADDR_OUT_OF_RANGE
 ((
ušt32_t
)0x80000000)

	)

218 
	#SD_OCR_ADDR_MISALIGNED
 ((
ušt32_t
)0x40000000)

	)

219 
	#SD_OCR_BLOCK_LEN_ERR
 ((
ušt32_t
)0x20000000)

	)

220 
	#SD_OCR_ERASE_SEQ_ERR
 ((
ušt32_t
)0x10000000)

	)

221 
	#SD_OCR_BAD_ERASE_PARAM
 ((
ušt32_t
)0x08000000)

	)

222 
	#SD_OCR_WRITE_PROT_VIOLATION
 ((
ušt32_t
)0x04000000)

	)

223 
	#SD_OCR_LOCK_UNLOCK_FAILED
 ((
ušt32_t
)0x01000000)

	)

224 
	#SD_OCR_COM_CRC_FAILED
 ((
ušt32_t
)0x00800000)

	)

225 
	#SD_OCR_ILLEGAL_CMD
 ((
ušt32_t
)0x00400000)

	)

226 
	#SD_OCR_CARD_ECC_FAILED
 ((
ušt32_t
)0x00200000)

	)

227 
	#SD_OCR_CC_ERROR
 ((
ušt32_t
)0x00100000)

	)

228 
	#SD_OCR_GENERAL_UNKNOWN_ERROR
 ((
ušt32_t
)0x00080000)

	)

229 
	#SD_OCR_STREAM_READ_UNDERRUN
 ((
ušt32_t
)0x00040000)

	)

230 
	#SD_OCR_STREAM_WRITE_OVERRUN
 ((
ušt32_t
)0x00020000)

	)

231 
	#SD_OCR_CID_CSD_OVERWRITE
 ((
ušt32_t
)0x00010000)

	)

232 
	#SD_OCR_WP_ERASE_SKIP
 ((
ušt32_t
)0x00008000)

	)

233 
	#SD_OCR_CARD_ECC_DISABLED
 ((
ušt32_t
)0x00004000)

	)

234 
	#SD_OCR_ERASE_RESET
 ((
ušt32_t
)0x00002000)

	)

235 
	#SD_OCR_AKE_SEQ_ERROR
 ((
ušt32_t
)0x00000008)

	)

236 
	#SD_OCR_ERRORBITS
 ((
ušt32_t
)0xFDFFE008)

	)

241 
	#SD_R6_GENERAL_UNKNOWN_ERROR
 ((
ušt32_t
)0x00002000)

	)

242 
	#SD_R6_ILLEGAL_CMD
 ((
ušt32_t
)0x00004000)

	)

243 
	#SD_R6_COM_CRC_FAILED
 ((
ušt32_t
)0x00008000)

	)

245 
	#SD_VOLTAGE_WINDOW_SD
 ((
ušt32_t
)0x80100000)

	)

246 
	#SD_HIGH_CAPACITY
 ((
ušt32_t
)0x40000000)

	)

247 
	#SD_STD_CAPACITY
 ((
ušt32_t
)0x00000000)

	)

248 
	#SD_CHECK_PATTERN
 ((
ušt32_t
)0x000001AA)

	)

250 
	#SD_MAX_VOLT_TRIAL
 ((
ušt32_t
)0x0000FFFF)

	)

251 
	#SD_ALLZERO
 ((
ušt32_t
)0x00000000)

	)

253 
	#SD_WIDE_BUS_SUPPORT
 ((
ušt32_t
)0x00040000)

	)

254 
	#SD_SINGLE_BUS_SUPPORT
 ((
ušt32_t
)0x00010000)

	)

255 
	#SD_CARD_LOCKED
 ((
ušt32_t
)0x02000000)

	)

257 
	#SD_DATATIMEOUT
 ((
ušt32_t
)0xFFFFFFFF)

	)

258 
	#SD_0TO7BITS
 ((
ušt32_t
)0x000000FF)

	)

259 
	#SD_8TO15BITS
 ((
ušt32_t
)0x0000FF00)

	)

260 
	#SD_16TO23BITS
 ((
ušt32_t
)0x00FF0000)

	)

261 
	#SD_24TO31BITS
 ((
ušt32_t
)0xFF000000)

	)

262 
	#SD_MAX_DATA_LENGTH
 ((
ušt32_t
)0x01FFFFFF)

	)

264 
	#SD_HALFFIFO
 ((
ušt32_t
)0x00000008)

	)

265 
	#SD_HALFFIFOBYTES
 ((
ušt32_t
)0x00000020)

	)

270 
	#SD_CCCC_LOCK_UNLOCK
 ((
ušt32_t
)0x00000080)

	)

271 
	#SD_CCCC_WRITE_PROT
 ((
ušt32_t
)0x00000040)

	)

272 
	#SD_CCCC_ERASE
 ((
ušt32_t
)0x00000020)

	)

278 
	#SD_SDIO_SEND_IF_COND
 ((
ušt32_t
)
SD_CMD_HS_SEND_EXT_CSD
)

	)

290 
HAL_SD_E¼ÜTy³def
 
	`SD_In™Ÿlize_C¬ds
(
SD_HªdËTy³Def
 *
hsd
);

291 
HAL_SD_E¼ÜTy³def
 
	`SD_S–eù_De£Ëù
(
SD_HªdËTy³Def
 *
hsd
, 
ušt64_t
 
addr
);

292 
HAL_SD_E¼ÜTy³def
 
	`SD_Pow”ON
(
SD_HªdËTy³Def
 *
hsd
);

293 
HAL_SD_E¼ÜTy³def
 
	`SD_Pow”OFF
(
SD_HªdËTy³Def
 *
hsd
);

294 
HAL_SD_E¼ÜTy³def
 
	`SD_S’dStus
(
SD_HªdËTy³Def
 *
hsd
, 
ušt32_t
 *
pC¬dStus
);

295 
HAL_SD_C¬dS‹Ty³def
 
	`SD_G‘S‹
(
SD_HªdËTy³Def
 *
hsd
);

296 
HAL_SD_E¼ÜTy³def
 
	`SD_IsC¬dProg¿mmšg
(
SD_HªdËTy³Def
 *
hsd
, 
ušt8_t
 *
pStus
);

297 
HAL_SD_E¼ÜTy³def
 
	`SD_CmdE¼Ü
(
SD_HªdËTy³Def
 *
hsd
);

298 
HAL_SD_E¼ÜTy³def
 
	`SD_CmdRe¥1E¼Ü
(
SD_HªdËTy³Def
 *
hsd
, 
ušt8_t
 
SD_CMD
);

299 
HAL_SD_E¼ÜTy³def
 
	`SD_CmdRe¥7E¼Ü
(
SD_HªdËTy³Def
 *
hsd
);

300 
HAL_SD_E¼ÜTy³def
 
	`SD_CmdRe¥3E¼Ü
(
SD_HªdËTy³Def
 *
hsd
);

301 
HAL_SD_E¼ÜTy³def
 
	`SD_CmdRe¥2E¼Ü
(
SD_HªdËTy³Def
 *
hsd
);

302 
HAL_SD_E¼ÜTy³def
 
	`SD_CmdRe¥6E¼Ü
(
SD_HªdËTy³Def
 *
hsd
, 
ušt8_t
 
SD_CMD
, 
ušt16_t
 *
pRCA
);

303 
HAL_SD_E¼ÜTy³def
 
	`SD_WideBus_EÇbË
(
SD_HªdËTy³Def
 *
hsd
);

304 
HAL_SD_E¼ÜTy³def
 
	`SD_WideBus_Di§bË
(
SD_HªdËTy³Def
 *
hsd
);

305 
HAL_SD_E¼ÜTy³def
 
	`SD_FšdSCR
(
SD_HªdËTy³Def
 *
hsd
, 
ušt32_t
 *
pSCR
);

306 
	`SD_DMA_RxC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

307 
	`SD_DMA_RxE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

308 
	`SD_DMA_TxC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

309 
	`SD_DMA_TxE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

341 
HAL_SD_E¼ÜTy³def
 
	$HAL_SD_In™
(
SD_HªdËTy³Def
 *
hsd
, 
HAL_SD_C¬dInfoTy³def
 *
SDC¬dInfo
)

343 
__IO
 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_OK
;

344 
SD_In™Ty³Def
 
tmpš™
;

347 
hsd
->
Lock
 = 
HAL_UNLOCKED
;

349 
	`HAL_SD_M¥In™
(
hsd
);

352 
tmpš™
.
ClockEdge
 = 
SDIO_CLOCK_EDGE_RISING
;

353 
tmpš™
.
ClockBy·ss
 = 
SDIO_CLOCK_BYPASS_DISABLE
;

354 
tmpš™
.
ClockPow”Save
 = 
SDIO_CLOCK_POWER_SAVE_DISABLE
;

355 
tmpš™
.
BusWide
 = 
SDIO_BUS_WIDE_1B
;

356 
tmpš™
.
H¬dw¬eFlowCÚŒÞ
 = 
SDIO_HARDWARE_FLOW_CONTROL_DISABLE
;

357 
tmpš™
.
ClockDiv
 = 
SDIO_INIT_CLK_DIV
;

360 
	`SDIO_In™
(
hsd
->
In¡ªû
, 
tmpš™
);

363 
”rÜ¡©e
 = 
	`SD_Pow”ON
(
hsd
);

365 if(
”rÜ¡©e
 !ð
SD_OK
)

367  
”rÜ¡©e
;

371 
”rÜ¡©e
 = 
	`SD_In™Ÿlize_C¬ds
(
hsd
);

373 ià(
”rÜ¡©e
 !ð
SD_OK
)

375  
”rÜ¡©e
;

379 
”rÜ¡©e
 = 
	`HAL_SD_G‘_C¬dInfo
(
hsd
, 
SDC¬dInfo
);

381 ià(
”rÜ¡©e
 =ð
SD_OK
)

384 
”rÜ¡©e
 = 
	`SD_S–eù_De£Ëù
(
hsd
, (
ušt32_t
)(((ušt32_t)
SDC¬dInfo
->
RCA
) << 16));

388 
	`SDIO_In™
(
hsd
->
In¡ªû
, hsd->
In™
);

390  
”rÜ¡©e
;

391 
	}
}

398 
HAL_StusTy³Def
 
	$HAL_SD_DeIn™
(
SD_HªdËTy³Def
 *
hsd
)

402 
	`SD_Pow”OFF
(
hsd
);

405 
	`HAL_SD_M¥DeIn™
(
hsd
);

407  
HAL_OK
;

408 
	}
}

416 
__w—k
 
	$HAL_SD_M¥In™
(
SD_HªdËTy³Def
 *
hsd
)

421 
	}
}

428 
__w—k
 
	$HAL_SD_M¥DeIn™
(
SD_HªdËTy³Def
 *
hsd
)

433 
	}
}

465 
HAL_SD_E¼ÜTy³def
 
	$HAL_SD_R—dBlocks
(
SD_HªdËTy³Def
 *
hsd
, 
ušt32_t
 *
pR—dBufãr
, 
ušt64_t
 
R—dAddr
, ušt32_ˆ
BlockSize
, ušt32_ˆ
Numb”OfBlocks
)

467 
SDIO_CmdIn™Ty³Def
 
sdio_cmdš™¡ruùu»
;

468 
SDIO_D©aIn™Ty³Def
 
sdio_d©aš™¡ruùu»
;

469 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_OK
;

470 
ušt32_t
 
couÁ
 = 0, *
‹mpbuff
 = (ušt32_ˆ*)
pR—dBufãr
;

473 
hsd
->
In¡ªû
->
DCTRL
 = 0;

475 ià(
hsd
->
C¬dTy³
 =ð
HIGH_CAPACITY_SD_CARD
)

477 
BlockSize
 = 512;

478 
R—dAddr
 /= 512;

482 
sdio_cmdš™¡ruùu»
.
Argum’t
 = (
ušt32_t
è
BlockSize
;

483 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_SET_BLOCKLEN
;

484 
sdio_cmdš™¡ruùu»
.
Re¥Ú£
 = 
SDIO_RESPONSE_SHORT
;

485 
sdio_cmdš™¡ruùu»
.
Wa™FÜIÁ”ru±
 = 
SDIO_WAIT_NO
;

486 
sdio_cmdš™¡ruùu»
.
CPSM
 = 
SDIO_CPSM_ENABLE
;

487 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

490 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_SET_BLOCKLEN
);

492 ià(
”rÜ¡©e
 !ð
SD_OK
)

494  
”rÜ¡©e
;

498 
sdio_d©aš™¡ruùu»
.
D©aTimeOut
 = 
SD_DATATIMEOUT
;

499 
sdio_d©aš™¡ruùu»
.
D©aL’gth
 = 
Numb”OfBlocks
 * 
BlockSize
;

500 
sdio_d©aš™¡ruùu»
.
D©aBlockSize
 = 
DATA_BLOCK_SIZE
;

501 
sdio_d©aš™¡ruùu»
.
T¿nsãrDœ
 = 
SDIO_TRANSFER_DIR_TO_SDIO
;

502 
sdio_d©aš™¡ruùu»
.
T¿nsãrMode
 = 
SDIO_TRANSFER_MODE_BLOCK
;

503 
sdio_d©aš™¡ruùu»
.
DPSM
 = 
SDIO_DPSM_ENABLE
;

504 
	`SDIO_D©aCÚfig
(
hsd
->
In¡ªû
, &
sdio_d©aš™¡ruùu»
);

506 if(
Numb”OfBlocks
 > 1)

509 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_READ_MULT_BLOCK
;

514 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_READ_SINGLE_BLOCK
;

517 
sdio_cmdš™¡ruùu»
.
Argum’t
 = (
ušt32_t
)
R—dAddr
;

518 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

521 if(
Numb”OfBlocks
 > 1)

524 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_READ_MULT_BLOCK
);

526 ià(
”rÜ¡©e
 !ð
SD_OK
)

528  
”rÜ¡©e
;

532 #ifdeà
SDIO_STA_STBITERR


533 !
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_RXOVERR
 | 
SDIO_FLAG_DCRCFAIL
 | 
SDIO_FLAG_DTIMEOUT
 | 
SDIO_FLAG_DATAEND
 | 
SDIO_FLAG_STBITERR
))

535 !
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_RXOVERR
 | 
SDIO_FLAG_DCRCFAIL
 | 
SDIO_FLAG_DTIMEOUT
 | 
SDIO_FLAG_DATAEND
))

538 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_RXFIFOHF
))

541 
couÁ
 = 0; count < 8; count++)

543 *(
‹mpbuff
 + 
couÁ
èð
	`SDIO_R—dFIFO
(
hsd
->
In¡ªû
);

546 
‹mpbuff
 += 8;

553 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_READ_SINGLE_BLOCK
);

555 ià(
”rÜ¡©e
 !ð
SD_OK
)

557  
”rÜ¡©e
;

561 #ifdeà
SDIO_STA_STBITERR


562 !
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_RXOVERR
 | 
SDIO_FLAG_DCRCFAIL
 | 
SDIO_FLAG_DTIMEOUT
 | 
SDIO_FLAG_DBCKEND
 | 
SDIO_FLAG_STBITERR
))

564 !
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_RXOVERR
 | 
SDIO_FLAG_DCRCFAIL
 | 
SDIO_FLAG_DTIMEOUT
 | 
SDIO_FLAG_DBCKEND
))

567 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_RXFIFOHF
))

570 
couÁ
 = 0; count < 8; count++)

572 *(
‹mpbuff
 + 
couÁ
èð
	`SDIO_R—dFIFO
(
hsd
->
In¡ªû
);

575 
‹mpbuff
 += 8;

581 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_DATAEND
è&& (
Numb”OfBlocks
 > 1))

583 ià((
hsd
->
C¬dTy³
 =ð
STD_CAPACITY_SD_CARD_V1_1
) ||\

584 (
hsd
->
C¬dTy³
 =ð
STD_CAPACITY_SD_CARD_V2_0
) ||\

585 (
hsd
->
C¬dTy³
 =ð
HIGH_CAPACITY_SD_CARD
))

588 
”rÜ¡©e
 = 
	`HAL_SD_StÝT¿nsãr
(
hsd
);

593 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_DTIMEOUT
))

595 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_DTIMEOUT
);

597 
”rÜ¡©e
 = 
SD_DATA_TIMEOUT
;

599  
”rÜ¡©e
;

601 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_DCRCFAIL
))

603 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_DCRCFAIL
);

605 
”rÜ¡©e
 = 
SD_DATA_CRC_FAIL
;

607  
”rÜ¡©e
;

609 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_RXOVERR
))

611 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_RXOVERR
);

613 
”rÜ¡©e
 = 
SD_RX_OVERRUN
;

615  
”rÜ¡©e
;

617 #ifdeà
SDIO_STA_STBITERR


618 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_STBITERR
))

620 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_STBITERR
);

622 
”rÜ¡©e
 = 
SD_START_BIT_ERR
;

624  
”rÜ¡©e
;

632 
couÁ
 = 
SD_DATATIMEOUT
;

635 (
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_RXDAVL
)è&& (
couÁ
 > 0))

637 *
‹mpbuff
 = 
	`SDIO_R—dFIFO
(
hsd
->
In¡ªû
);

638 
‹mpbuff
++;

639 
couÁ
--;

643 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_STATIC_FLAGS
);

645  
”rÜ¡©e
;

646 
	}
}

659 
HAL_SD_E¼ÜTy³def
 
	$HAL_SD_Wr™eBlocks
(
SD_HªdËTy³Def
 *
hsd
, 
ušt32_t
 *
pWr™eBufãr
, 
ušt64_t
 
Wr™eAddr
, ušt32_ˆ
BlockSize
, ušt32_ˆ
Numb”OfBlocks
)

661 
SDIO_CmdIn™Ty³Def
 
sdio_cmdš™¡ruùu»
;

662 
SDIO_D©aIn™Ty³Def
 
sdio_d©aš™¡ruùu»
;

663 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_OK
;

664 
ušt32_t
 
tÙ®numb”ofby‹s
 = 0, 
by‹¡¿nsã¼ed
 = 0, 
couÁ
 = 0, 
»¡wÜds
 = 0;

665 
ušt32_t
 *
‹mpbuff
 = (ušt32_ˆ*)
pWr™eBufãr
;

666 
ušt8_t
 
ÿrd¡©e
 = 0;

669 
hsd
->
In¡ªû
->
DCTRL
 = 0;

671 ià(
hsd
->
C¬dTy³
 =ð
HIGH_CAPACITY_SD_CARD
)

673 
BlockSize
 = 512;

674 
Wr™eAddr
 /= 512;

678 
sdio_cmdš™¡ruùu»
.
Argum’t
 = (
ušt32_t
)
BlockSize
;

679 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_SET_BLOCKLEN
;

680 
sdio_cmdš™¡ruùu»
.
Re¥Ú£
 = 
SDIO_RESPONSE_SHORT
;

681 
sdio_cmdš™¡ruùu»
.
Wa™FÜIÁ”ru±
 = 
SDIO_WAIT_NO
;

682 
sdio_cmdš™¡ruùu»
.
CPSM
 = 
SDIO_CPSM_ENABLE
;

683 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

686 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_SET_BLOCKLEN
);

688 ià(
”rÜ¡©e
 !ð
SD_OK
)

690  
”rÜ¡©e
;

693 if(
Numb”OfBlocks
 > 1)

696 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_WRITE_MULT_BLOCK
;

701 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_WRITE_SINGLE_BLOCK
;

704 
sdio_cmdš™¡ruùu»
.
Argum’t
 = (
ušt32_t
)
Wr™eAddr
;

705 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

708 if(
Numb”OfBlocks
 > 1)

710 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_WRITE_MULT_BLOCK
);

714 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_WRITE_SINGLE_BLOCK
);

717 ià(
”rÜ¡©e
 !ð
SD_OK
)

719  
”rÜ¡©e
;

723 
tÙ®numb”ofby‹s
 = 
Numb”OfBlocks
 * 
BlockSize
;

726 
sdio_d©aš™¡ruùu»
.
D©aTimeOut
 = 
SD_DATATIMEOUT
;

727 
sdio_d©aš™¡ruùu»
.
D©aL’gth
 = 
Numb”OfBlocks
 * 
BlockSize
;

728 
sdio_d©aš™¡ruùu»
.
D©aBlockSize
 = 
SDIO_DATABLOCK_SIZE_512B
;

729 
sdio_d©aš™¡ruùu»
.
T¿nsãrDœ
 = 
SDIO_TRANSFER_DIR_TO_CARD
;

730 
sdio_d©aš™¡ruùu»
.
T¿nsãrMode
 = 
SDIO_TRANSFER_MODE_BLOCK
;

731 
sdio_d©aš™¡ruùu»
.
DPSM
 = 
SDIO_DPSM_ENABLE
;

732 
	`SDIO_D©aCÚfig
(
hsd
->
In¡ªû
, &
sdio_d©aš™¡ruùu»
);

735 if(
Numb”OfBlocks
 > 1)

737 #ifdeà
SDIO_STA_STBITERR


738 !
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_TXUNDERR
 | 
SDIO_FLAG_DCRCFAIL
 | 
SDIO_FLAG_DTIMEOUT
 | 
SDIO_FLAG_DATAEND
 | 
SDIO_FLAG_STBITERR
))

740 !
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_TXUNDERR
 | 
SDIO_FLAG_DCRCFAIL
 | 
SDIO_FLAG_DTIMEOUT
 | 
SDIO_FLAG_DATAEND
))

743 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_TXFIFOHE
))

745 ià((
tÙ®numb”ofby‹s
 - 
by‹¡¿nsã¼ed
) < 32)

747 
»¡wÜds
 = ((
tÙ®numb”ofby‹s
 - 
by‹¡¿nsã¼ed
) % 4 == 0) ? ((totalnumberofbytes - bytestransferred) / 4) : ((otalnumberofbytes - bytestransferred) / 4 + 1);

750 
couÁ
 = 0; couÁ < 
»¡wÜds
; count++)

752 
	`SDIO_Wr™eFIFO
(
hsd
->
In¡ªû
, 
‹mpbuff
);

753 
‹mpbuff
++;

754 
by‹¡¿nsã¼ed
 += 4;

760 
couÁ
 = 0; count < 8; count++)

762 
	`SDIO_Wr™eFIFO
(
hsd
->
In¡ªû
, (
‹mpbuff
 + 
couÁ
));

765 
‹mpbuff
 += 8;

766 
by‹¡¿nsã¼ed
 += 32;

774 #ifdeà
SDIO_STA_STBITERR


775 !
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_TXUNDERR
 | 
SDIO_FLAG_DCRCFAIL
 | 
SDIO_FLAG_DTIMEOUT
 | 
SDIO_FLAG_DBCKEND
 | 
SDIO_FLAG_STBITERR
))

777 !
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_TXUNDERR
 | 
SDIO_FLAG_DCRCFAIL
 | 
SDIO_FLAG_DTIMEOUT
 | 
SDIO_FLAG_DBCKEND
))

780 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_TXFIFOHE
))

782 ià((
tÙ®numb”ofby‹s
 - 
by‹¡¿nsã¼ed
) < 32)

784 
»¡wÜds
 = ((
tÙ®numb”ofby‹s
 - 
by‹¡¿nsã¼ed
) % 4 == 0) ? ((totalnumberofbytes - bytestransferred) / 4) : ((otalnumberofbytes - bytestransferred) / 4 + 1);

787 
couÁ
 = 0; couÁ < 
»¡wÜds
; count++)

789 
	`SDIO_Wr™eFIFO
(
hsd
->
In¡ªû
, 
‹mpbuff
);

790 
‹mpbuff
++;

791 
by‹¡¿nsã¼ed
 += 4;

797 
couÁ
 = 0; count < 8; count++)

799 
	`SDIO_Wr™eFIFO
(
hsd
->
In¡ªû
, (
‹mpbuff
 + 
couÁ
));

802 
‹mpbuff
 += 8;

803 
by‹¡¿nsã¼ed
 += 32;

810 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_DATAEND
è&& (
Numb”OfBlocks
 > 1))

812 ià((
hsd
->
C¬dTy³
 =ð
STD_CAPACITY_SD_CARD_V1_1
è|| (hsd->C¬dTy³ =ð
STD_CAPACITY_SD_CARD_V2_0
) ||\

813 (
hsd
->
C¬dTy³
 =ð
HIGH_CAPACITY_SD_CARD
))

816 
”rÜ¡©e
 = 
	`HAL_SD_StÝT¿nsãr
(
hsd
);

821 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_DTIMEOUT
))

823 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_DTIMEOUT
);

825 
”rÜ¡©e
 = 
SD_DATA_TIMEOUT
;

827  
”rÜ¡©e
;

829 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_DCRCFAIL
))

831 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_DCRCFAIL
);

833 
”rÜ¡©e
 = 
SD_DATA_CRC_FAIL
;

835  
”rÜ¡©e
;

837 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_TXUNDERR
))

839 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_TXUNDERR
);

841 
”rÜ¡©e
 = 
SD_TX_UNDERRUN
;

843  
”rÜ¡©e
;

845 #ifdeà
SDIO_STA_STBITERR


846 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_STBITERR
))

848 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_STBITERR
);

850 
”rÜ¡©e
 = 
SD_START_BIT_ERR
;

852  
”rÜ¡©e
;

861 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_STATIC_FLAGS
);

864 
”rÜ¡©e
 = 
	`SD_IsC¬dProg¿mmšg
(
hsd
, &
ÿrd¡©e
);

866 (
”rÜ¡©e
 =ð
SD_OK
è&& ((
ÿrd¡©e
 =ð
SD_CARD_PROGRAMMING
è|| (ÿrd¡©=ð
SD_CARD_RECEIVING
)))

868 
”rÜ¡©e
 = 
	`SD_IsC¬dProg¿mmšg
(
hsd
, &
ÿrd¡©e
);

871  
”rÜ¡©e
;

872 
	}
}

887 
HAL_SD_E¼ÜTy³def
 
	$HAL_SD_R—dBlocks_DMA
(
SD_HªdËTy³Def
 *
hsd
, 
ušt32_t
 *
pR—dBufãr
, 
ušt64_t
 
R—dAddr
, ušt32_ˆ
BlockSize
, ušt32_ˆ
Numb”OfBlocks
)

889 
SDIO_CmdIn™Ty³Def
 
sdio_cmdš™¡ruùu»
;

890 
SDIO_D©aIn™Ty³Def
 
sdio_d©aš™¡ruùu»
;

891 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_OK
;

894 
hsd
->
In¡ªû
->
DCTRL
 = 0;

897 
hsd
->
SdT¿nsãrC¶t
 = 0;

898 
hsd
->
DmaT¿nsãrC¶t
 = 0;

899 
hsd
->
SdT¿nsãrE¼
 = 
SD_OK
;

902 if(
Numb”OfBlocks
 > 1)

904 
hsd
->
SdO³¿tiÚ
 = 
SD_READ_MULTIPLE_BLOCK
;

908 
hsd
->
SdO³¿tiÚ
 = 
SD_READ_SINGLE_BLOCK
;

912 #ifdeà
SDIO_STA_STBITERR


913 
	`__HAL_SD_SDIO_ENABLE_IT
(
hsd
, (
SDIO_IT_DCRCFAIL
 |\

914 
SDIO_IT_DTIMEOUT
 |\

915 
SDIO_IT_DATAEND
 |\

916 
SDIO_IT_RXOVERR
 |\

917 
SDIO_IT_STBITERR
));

919 
	`__HAL_SD_SDIO_ENABLE_IT
(
hsd
, (
SDIO_IT_DCRCFAIL
 |\

920 
SDIO_IT_DTIMEOUT
 |\

921 
SDIO_IT_DATAEND
 |\

922 
SDIO_IT_RXOVERR
));

926 
	`__HAL_SD_SDIO_DMA_ENABLE
();

929 
hsd
->
hdm¬x
->
XãrC¶tC®lback
 = 
SD_DMA_RxC¶t
;

930 
hsd
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
SD_DMA_RxE¼Ü
;

933 
	`HAL_DMA_S¹_IT
(
hsd
->
hdm¬x
, (
ušt32_t
)&hsd->
In¡ªû
->
FIFO
, (ušt32_t)
pR—dBufãr
, (ušt32_t)(
BlockSize
 * 
Numb”OfBlocks
)/4);

935 ià(
hsd
->
C¬dTy³
 =ð
HIGH_CAPACITY_SD_CARD
)

937 
BlockSize
 = 512;

938 
R—dAddr
 /= 512;

942 
sdio_cmdš™¡ruùu»
.
Argum’t
 = (
ušt32_t
)
BlockSize
;

943 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_SET_BLOCKLEN
;

944 
sdio_cmdš™¡ruùu»
.
Re¥Ú£
 = 
SDIO_RESPONSE_SHORT
;

945 
sdio_cmdš™¡ruùu»
.
Wa™FÜIÁ”ru±
 = 
SDIO_WAIT_NO
;

946 
sdio_cmdš™¡ruùu»
.
CPSM
 = 
SDIO_CPSM_ENABLE
;

947 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

950 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_SET_BLOCKLEN
);

952 ià(
”rÜ¡©e
 !ð
SD_OK
)

954  
”rÜ¡©e
;

958 
sdio_d©aš™¡ruùu»
.
D©aTimeOut
 = 
SD_DATATIMEOUT
;

959 
sdio_d©aš™¡ruùu»
.
D©aL’gth
 = 
BlockSize
 * 
Numb”OfBlocks
;

960 
sdio_d©aš™¡ruùu»
.
D©aBlockSize
 = 
SDIO_DATABLOCK_SIZE_512B
;

961 
sdio_d©aš™¡ruùu»
.
T¿nsãrDœ
 = 
SDIO_TRANSFER_DIR_TO_SDIO
;

962 
sdio_d©aš™¡ruùu»
.
T¿nsãrMode
 = 
SDIO_TRANSFER_MODE_BLOCK
;

963 
sdio_d©aš™¡ruùu»
.
DPSM
 = 
SDIO_DPSM_ENABLE
;

964 
	`SDIO_D©aCÚfig
(
hsd
->
In¡ªû
, &
sdio_d©aš™¡ruùu»
);

967 if(
Numb”OfBlocks
 > 1)

970 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_READ_MULT_BLOCK
;

975 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_READ_SINGLE_BLOCK
;

978 
sdio_cmdš™¡ruùu»
.
Argum’t
 = (
ušt32_t
)
R—dAddr
;

979 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

982 if(
Numb”OfBlocks
 > 1)

984 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_READ_MULT_BLOCK
);

988 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_READ_SINGLE_BLOCK
);

992 
hsd
->
SdT¿nsãrE¼
 = 
”rÜ¡©e
;

994  
”rÜ¡©e
;

995 
	}
}

1011 
HAL_SD_E¼ÜTy³def
 
	$HAL_SD_Wr™eBlocks_DMA
(
SD_HªdËTy³Def
 *
hsd
, 
ušt32_t
 *
pWr™eBufãr
, 
ušt64_t
 
Wr™eAddr
, ušt32_ˆ
BlockSize
, ušt32_ˆ
Numb”OfBlocks
)

1013 
SDIO_CmdIn™Ty³Def
 
sdio_cmdš™¡ruùu»
;

1014 
SDIO_D©aIn™Ty³Def
 
sdio_d©aš™¡ruùu»
;

1015 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_OK
;

1018 
hsd
->
In¡ªû
->
DCTRL
 = 0;

1021 
hsd
->
SdT¿nsãrC¶t
 = 0;

1022 
hsd
->
DmaT¿nsãrC¶t
 = 0;

1023 
hsd
->
SdT¿nsãrE¼
 = 
SD_OK
;

1026 if(
Numb”OfBlocks
 > 1)

1028 
hsd
->
SdO³¿tiÚ
 = 
SD_WRITE_MULTIPLE_BLOCK
;

1032 
hsd
->
SdO³¿tiÚ
 = 
SD_WRITE_SINGLE_BLOCK
;

1036 #ifdeà
SDIO_STA_STBITERR


1037 
	`__HAL_SD_SDIO_ENABLE_IT
(
hsd
, (
SDIO_IT_DCRCFAIL
 |\

1038 
SDIO_IT_DTIMEOUT
 |\

1039 
SDIO_IT_DATAEND
 |\

1040 
SDIO_IT_TXUNDERR
 |\

1041 
SDIO_IT_STBITERR
));

1043 
	`__HAL_SD_SDIO_ENABLE_IT
(
hsd
, (
SDIO_IT_DCRCFAIL
 |\

1044 
SDIO_IT_DTIMEOUT
 |\

1045 
SDIO_IT_DATAEND
 |\

1046 
SDIO_IT_TXUNDERR
));

1050 
hsd
->
hdm©x
->
XãrC¶tC®lback
 = 
SD_DMA_TxC¶t
;

1051 
hsd
->
hdm©x
->
XãrE¼ÜC®lback
 = 
SD_DMA_TxE¼Ü
;

1054 
	`HAL_DMA_S¹_IT
(
hsd
->
hdm©x
, (
ušt32_t
)
pWr™eBufãr
, (ušt32_t)&hsd->
In¡ªû
->
FIFO
, (ušt32_t)(
BlockSize
 * 
Numb”OfBlocks
)/4);

1057 
	`__HAL_SD_SDIO_DMA_ENABLE
();

1059 ià(
hsd
->
C¬dTy³
 =ð
HIGH_CAPACITY_SD_CARD
)

1061 
BlockSize
 = 512;

1062 
Wr™eAddr
 /= 512;

1066 
sdio_cmdš™¡ruùu»
.
Argum’t
 = (
ušt32_t
)
BlockSize
;

1067 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_SET_BLOCKLEN
;

1068 
sdio_cmdš™¡ruùu»
.
Re¥Ú£
 = 
SDIO_RESPONSE_SHORT
;

1069 
sdio_cmdš™¡ruùu»
.
Wa™FÜIÁ”ru±
 = 
SDIO_WAIT_NO
;

1070 
sdio_cmdš™¡ruùu»
.
CPSM
 = 
SDIO_CPSM_ENABLE
;

1071 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

1074 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_SET_BLOCKLEN
);

1076 ià(
”rÜ¡©e
 !ð
SD_OK
)

1078  
”rÜ¡©e
;

1082 if(
Numb”OfBlocks
 <= 1)

1085 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_WRITE_SINGLE_BLOCK
;

1090 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_WRITE_MULT_BLOCK
;

1093 
sdio_cmdš™¡ruùu»
.
Argum’t
 = (
ušt32_t
)
Wr™eAddr
;

1094 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

1097 if(
Numb”OfBlocks
 > 1)

1099 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_WRITE_MULT_BLOCK
);

1103 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_WRITE_SINGLE_BLOCK
);

1106 ià(
”rÜ¡©e
 !ð
SD_OK
)

1108  
”rÜ¡©e
;

1112 
sdio_d©aš™¡ruùu»
.
D©aTimeOut
 = 
SD_DATATIMEOUT
;

1113 
sdio_d©aš™¡ruùu»
.
D©aL’gth
 = 
BlockSize
 * 
Numb”OfBlocks
;

1114 
sdio_d©aš™¡ruùu»
.
D©aBlockSize
 = 
SDIO_DATABLOCK_SIZE_512B
;

1115 
sdio_d©aš™¡ruùu»
.
T¿nsãrDœ
 = 
SDIO_TRANSFER_DIR_TO_CARD
;

1116 
sdio_d©aš™¡ruùu»
.
T¿nsãrMode
 = 
SDIO_TRANSFER_MODE_BLOCK
;

1117 
sdio_d©aš™¡ruùu»
.
DPSM
 = 
SDIO_DPSM_ENABLE
;

1118 
	`SDIO_D©aCÚfig
(
hsd
->
In¡ªû
, &
sdio_d©aš™¡ruùu»
);

1120 
hsd
->
SdT¿nsãrE¼
 = 
”rÜ¡©e
;

1122  
”rÜ¡©e
;

1123 
	}
}

1134 
HAL_SD_E¼ÜTy³def
 
	$HAL_SD_CheckR—dO³¿tiÚ
(
SD_HªdËTy³Def
 *
hsd
, 
ušt32_t
 
Timeout
)

1136 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_OK
;

1137 
ušt32_t
 
timeout
 = 
Timeout
;

1138 
ušt32_t
 
tmp1
, 
tmp2
;

1139 
HAL_SD_E¼ÜTy³def
 
tmp3
;

1142 
tmp1
 = 
hsd
->
DmaT¿nsãrC¶t
;

1143 
tmp2
 = 
hsd
->
SdT¿nsãrC¶t
;

1144 
tmp3
 = (
HAL_SD_E¼ÜTy³def
)
hsd
->
SdT¿nsãrE¼
;

1146 (
tmp1
 =ð0è&& (
tmp2
 =ð0è&& (
tmp3
 =ð
SD_OK
è&& (
timeout
 > 0))

1148 
tmp1
 = 
hsd
->
DmaT¿nsãrC¶t
;

1149 
tmp2
 = 
hsd
->
SdT¿nsãrC¶t
;

1150 
tmp3
 = (
HAL_SD_E¼ÜTy³def
)
hsd
->
SdT¿nsãrE¼
;

1151 
timeout
--;

1154 
timeout
 = 
Timeout
;

1157 (
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_RXACT
)è&& (
timeout
 > 0))

1159 
timeout
--;

1163 ià(
hsd
->
SdO³¿tiÚ
 =ð
SD_READ_MULTIPLE_BLOCK
)

1165 
”rÜ¡©e
 = 
	`HAL_SD_StÝT¿nsãr
(
hsd
);

1168 ià((
timeout
 =ð0è&& (
”rÜ¡©e
 =ð
SD_OK
))

1170 
”rÜ¡©e
 = 
SD_DATA_TIMEOUT
;

1174 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_STATIC_FLAGS
);

1177 ià(
hsd
->
SdT¿nsãrE¼
 !ð
SD_OK
)

1179  (
HAL_SD_E¼ÜTy³def
)(
hsd
->
SdT¿nsãrE¼
);

1182  
”rÜ¡©e
;

1183 
	}
}

1194 
HAL_SD_E¼ÜTy³def
 
	$HAL_SD_CheckWr™eO³¿tiÚ
(
SD_HªdËTy³Def
 *
hsd
, 
ušt32_t
 
Timeout
)

1196 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_OK
;

1197 
ušt32_t
 
timeout
 = 
Timeout
;

1198 
ušt32_t
 
tmp1
, 
tmp2
;

1199 
HAL_SD_E¼ÜTy³def
 
tmp3
;

1202 
tmp1
 = 
hsd
->
DmaT¿nsãrC¶t
;

1203 
tmp2
 = 
hsd
->
SdT¿nsãrC¶t
;

1204 
tmp3
 = (
HAL_SD_E¼ÜTy³def
)
hsd
->
SdT¿nsãrE¼
;

1206 (
tmp1
 =ð0è&& (
tmp2
 =ð0è&& (
tmp3
 =ð
SD_OK
è&& (
timeout
 > 0))

1208 
tmp1
 = 
hsd
->
DmaT¿nsãrC¶t
;

1209 
tmp2
 = 
hsd
->
SdT¿nsãrC¶t
;

1210 
tmp3
 = (
HAL_SD_E¼ÜTy³def
)
hsd
->
SdT¿nsãrE¼
;

1211 
timeout
--;

1214 
timeout
 = 
Timeout
;

1217 (
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_TXACT
)è&& (
timeout
 > 0))

1219 
timeout
--;

1223 ià(
hsd
->
SdO³¿tiÚ
 =ð
SD_WRITE_MULTIPLE_BLOCK
)

1225 
”rÜ¡©e
 = 
	`HAL_SD_StÝT¿nsãr
(
hsd
);

1228 ià((
timeout
 =ð0è&& (
”rÜ¡©e
 =ð
SD_OK
))

1230 
”rÜ¡©e
 = 
SD_DATA_TIMEOUT
;

1234 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_STATIC_FLAGS
);

1237 ià(
hsd
->
SdT¿nsãrE¼
 !ð
SD_OK
)

1239  (
HAL_SD_E¼ÜTy³def
)(
hsd
->
SdT¿nsãrE¼
);

1243 
	`HAL_SD_G‘Stus
(
hsd
è!ð
SD_TRANSFER_OK
)

1247  
”rÜ¡©e
;

1248 
	}
}

1257 
HAL_SD_E¼ÜTy³def
 
	$HAL_SD_E¿£
(
SD_HªdËTy³Def
 *
hsd
, 
ušt64_t
 
¡¬ddr
, ušt64_ˆ
’daddr
)

1259 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_OK
;

1260 
SDIO_CmdIn™Ty³Def
 
sdio_cmdš™¡ruùu»
;

1262 
ušt32_t
 
d–ay
 = 0;

1263 
__IO
 
ušt32_t
 
maxd–ay
 = 0;

1264 
ušt8_t
 
ÿrd¡©e
 = 0;

1267 ià(((
hsd
->
CSD
[1] >> 20è& 
SD_CCCC_ERASE
) == 0)

1269 
”rÜ¡©e
 = 
SD_REQUEST_NOT_APPLICABLE
;

1271  
”rÜ¡©e
;

1275 
maxd–ay
 = 120000 / (((
hsd
->
In¡ªû
->
CLKCR
) & 0xFF) + 2);

1277 if((
	`SDIO_G‘Re¥Ú£
(
SDIO_RESP1
è& 
SD_CARD_LOCKED
) == SD_CARD_LOCKED)

1279 
”rÜ¡©e
 = 
SD_LOCK_UNLOCK_FAILED
;

1281  
”rÜ¡©e
;

1285 ià(
hsd
->
C¬dTy³
 =ð
HIGH_CAPACITY_SD_CARD
)

1287 
¡¬ddr
 /= 512;

1288 
’daddr
 /= 512;

1292 ià((
hsd
->
C¬dTy³
 =ð
STD_CAPACITY_SD_CARD_V1_1
è|| (hsd->C¬dTy³ =ð
STD_CAPACITY_SD_CARD_V2_0
) ||\

1293 (
hsd
->
C¬dTy³
 =ð
HIGH_CAPACITY_SD_CARD
))

1296 
sdio_cmdš™¡ruùu»
.
Argum’t
 =(
ušt32_t
)
¡¬ddr
;

1297 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_SD_ERASE_GRP_START
;

1298 
sdio_cmdš™¡ruùu»
.
Re¥Ú£
 = 
SDIO_RESPONSE_SHORT
;

1299 
sdio_cmdš™¡ruùu»
.
Wa™FÜIÁ”ru±
 = 
SDIO_WAIT_NO
;

1300 
sdio_cmdš™¡ruùu»
.
CPSM
 = 
SDIO_CPSM_ENABLE
;

1301 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

1304 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_SD_ERASE_GRP_START
);

1306 ià(
”rÜ¡©e
 !ð
SD_OK
)

1308  
”rÜ¡©e
;

1312 
sdio_cmdš™¡ruùu»
.
Argum’t
 = (
ušt32_t
)
’daddr
;

1313 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_SD_ERASE_GRP_END
;

1314 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

1317 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_SD_ERASE_GRP_END
);

1319 ià(
”rÜ¡©e
 !ð
SD_OK
)

1321  
”rÜ¡©e
;

1326 
sdio_cmdš™¡ruùu»
.
Argum’t
 = 0;

1327 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_ERASE
;

1328 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

1331 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_ERASE
);

1333 ià(
”rÜ¡©e
 !ð
SD_OK
)

1335  
”rÜ¡©e
;

1338 ; 
d–ay
 < 
maxd–ay
; delay++)

1343 
”rÜ¡©e
 = 
	`SD_IsC¬dProg¿mmšg
(
hsd
, &
ÿrd¡©e
);

1345 
d–ay
 = 
SD_DATATIMEOUT
;

1347 (
d–ay
 > 0è&& (
”rÜ¡©e
 =ð
SD_OK
è&& ((
ÿrd¡©e
 =ð
SD_CARD_PROGRAMMING
è|| (ÿrd¡©=ð
SD_CARD_RECEIVING
)))

1349 
”rÜ¡©e
 = 
	`SD_IsC¬dProg¿mmšg
(
hsd
, &
ÿrd¡©e
);

1350 
d–ay
--;

1353  
”rÜ¡©e
;

1354 
	}
}

1361 
	$HAL_SD_IRQHªdËr
(
SD_HªdËTy³Def
 *
hsd
)

1364 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_IT_DATAEND
))

1366 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_IT_DATAEND
);

1369 
hsd
->
SdT¿nsãrC¶t
 = 1;

1372 
hsd
->
SdT¿nsãrE¼
 = 
SD_OK
;

1374 
	`HAL_SD_XãrC¶tC®lback
(
hsd
);

1376 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_IT_DCRCFAIL
))

1378 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_DCRCFAIL
);

1380 
hsd
->
SdT¿nsãrE¼
 = 
SD_DATA_CRC_FAIL
;

1382 
	`HAL_SD_XãrE¼ÜC®lback
(
hsd
);

1385 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_IT_DTIMEOUT
))

1387 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_DTIMEOUT
);

1389 
hsd
->
SdT¿nsãrE¼
 = 
SD_DATA_TIMEOUT
;

1391 
	`HAL_SD_XãrE¼ÜC®lback
(
hsd
);

1393 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_IT_RXOVERR
))

1395 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_RXOVERR
);

1397 
hsd
->
SdT¿nsãrE¼
 = 
SD_RX_OVERRUN
;

1399 
	`HAL_SD_XãrE¼ÜC®lback
(
hsd
);

1401 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_IT_TXUNDERR
))

1403 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_TXUNDERR
);

1405 
hsd
->
SdT¿nsãrE¼
 = 
SD_TX_UNDERRUN
;

1407 
	`HAL_SD_XãrE¼ÜC®lback
(
hsd
);

1409 #ifdeà
SDIO_STA_STBITERR


1410 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_IT_STBITERR
))

1412 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_STBITERR
);

1414 
hsd
->
SdT¿nsãrE¼
 = 
SD_START_BIT_ERR
;

1416 
	`HAL_SD_XãrE¼ÜC®lback
(
hsd
);

1425 #ifdeà
SDIO_STA_STBITERR


1426 
	`__HAL_SD_SDIO_DISABLE_IT
(
hsd
, 
SDIO_IT_DCRCFAIL
 | 
SDIO_IT_DTIMEOUT
 | 
SDIO_IT_DATAEND
 |\

1427 
SDIO_IT_TXFIFOHE
 | 
SDIO_IT_RXFIFOHF
 | 
SDIO_IT_TXUNDERR
 |\

1428 
SDIO_IT_RXOVERR
 | 
SDIO_IT_STBITERR
);

1430 
	`__HAL_SD_SDIO_DISABLE_IT
(
hsd
, 
SDIO_IT_DCRCFAIL
 | 
SDIO_IT_DTIMEOUT
 | 
SDIO_IT_DATAEND
 |\

1431 
SDIO_IT_TXFIFOHE
 | 
SDIO_IT_RXFIFOHF
 | 
SDIO_IT_TXUNDERR
 |\

1432 
SDIO_IT_RXOVERR
);

1434 
	}
}

1442 
__w—k
 
	$HAL_SD_XãrC¶tC®lback
(
SD_HªdËTy³Def
 *
hsd
)

1447 
	}
}

1454 
__w—k
 
	$HAL_SD_XãrE¼ÜC®lback
(
SD_HªdËTy³Def
 *
hsd
)

1459 
	}
}

1467 
__w—k
 
	$HAL_SD_DMA_RxC¶tC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

1472 
	}
}

1480 
__w—k
 
	$HAL_SD_DMA_RxE¼ÜC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

1485 
	}
}

1493 
__w—k
 
	$HAL_SD_DMA_TxC¶tC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

1498 
	}
}

1506 
__w—k
 
	$HAL_SD_DMA_TxE¼ÜC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

1511 
	}
}

1539 
HAL_SD_E¼ÜTy³def
 
	$HAL_SD_G‘_C¬dInfo
(
SD_HªdËTy³Def
 *
hsd
, 
HAL_SD_C¬dInfoTy³def
 *
pC¬dInfo
)

1541 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_OK
;

1542 
ušt32_t
 
tmp
 = 0;

1544 
pC¬dInfo
->
C¬dTy³
 = (
ušt8_t
)(
hsd
->CardType);

1545 
pC¬dInfo
->
RCA
 = (
ušt16_t
)(
hsd
->RCA);

1548 
tmp
 = (
hsd
->
CSD
[0] & 0xFF000000) >> 24;

1549 
pC¬dInfo
->
SD_csd
.
CSDSŒuù
 = (
ušt8_t
)((
tmp
 & 0xC0) >> 6);

1550 
pC¬dInfo
->
SD_csd
.
SysS³cV”siÚ
 = (
ušt8_t
)((
tmp
 & 0x3C) >> 2);

1551 
pC¬dInfo
->
SD_csd
.
Re£rved1
 = 
tmp
 & 0x03;

1554 
tmp
 = (
hsd
->
CSD
[0] & 0x00FF0000) >> 16;

1555 
pC¬dInfo
->
SD_csd
.
TAAC
 = (
ušt8_t
)
tmp
;

1558 
tmp
 = (
hsd
->
CSD
[0] & 0x0000FF00) >> 8;

1559 
pC¬dInfo
->
SD_csd
.
NSAC
 = (
ušt8_t
)
tmp
;

1562 
tmp
 = 
hsd
->
CSD
[0] & 0x000000FF;

1563 
pC¬dInfo
->
SD_csd
.
MaxBusClkF»c
 = (
ušt8_t
)
tmp
;

1566 
tmp
 = (
hsd
->
CSD
[1] & 0xFF000000) >> 24;

1567 
pC¬dInfo
->
SD_csd
.
C¬dComdCÏs£s
 = (
ušt16_t
)(
tmp
 << 4);

1570 
tmp
 = (
hsd
->
CSD
[1] & 0x00FF0000) >> 16;

1571 
pC¬dInfo
->
SD_csd
.
C¬dComdCÏs£s
 |ð(
ušt16_t
)((
tmp
 & 0xF0) >> 4);

1572 
pC¬dInfo
->
SD_csd
.
RdBlockL’
 = (
ušt8_t
)(
tmp
 & 0x0F);

1575 
tmp
 = (
hsd
->
CSD
[1] & 0x0000FF00) >> 8;

1576 
pC¬dInfo
->
SD_csd
.
P¬tBlockR—d
 = (
ušt8_t
)((
tmp
 & 0x80) >> 7);

1577 
pC¬dInfo
->
SD_csd
.
WrBlockMi§lign
 = (
ušt8_t
)((
tmp
 & 0x40) >> 6);

1578 
pC¬dInfo
->
SD_csd
.
RdBlockMi§lign
 = (
ušt8_t
)((
tmp
 & 0x20) >> 5);

1579 
pC¬dInfo
->
SD_csd
.
DSRIm¶
 = (
ušt8_t
)((
tmp
 & 0x10) >> 4);

1580 
pC¬dInfo
->
SD_csd
.
Re£rved2
 = 0;

1582 ià((
hsd
->
C¬dTy³
 =ð
STD_CAPACITY_SD_CARD_V1_1
è|| (hsd->C¬dTy³ =ð
STD_CAPACITY_SD_CARD_V2_0
))

1584 
pC¬dInfo
->
SD_csd
.
DeviûSize
 = (
tmp
 & 0x03) << 10;

1587 
tmp
 = (
ušt8_t
)(
hsd
->
CSD
[1] & 0x000000FF);

1588 
pC¬dInfo
->
SD_csd
.
DeviûSize
 |ð(
tmp
) << 2;

1591 
tmp
 = (
ušt8_t
)((
hsd
->
CSD
[2] & 0xFF000000) >> 24);

1592 
pC¬dInfo
->
SD_csd
.
DeviûSize
 |ð(
tmp
 & 0xC0) >> 6;

1594 
pC¬dInfo
->
SD_csd
.
MaxRdCu¼’tVDDMš
 = (
tmp
 & 0x38) >> 3;

1595 
pC¬dInfo
->
SD_csd
.
MaxRdCu¼’tVDDMax
 = (
tmp
 & 0x07);

1598 
tmp
 = (
ušt8_t
)((
hsd
->
CSD
[2] & 0x00FF0000) >> 16);

1599 
pC¬dInfo
->
SD_csd
.
MaxWrCu¼’tVDDMš
 = (
tmp
 & 0xE0) >> 5;

1600 
pC¬dInfo
->
SD_csd
.
MaxWrCu¼’tVDDMax
 = (
tmp
 & 0x1C) >> 2;

1601 
pC¬dInfo
->
SD_csd
.
DeviûSizeMul
 = (
tmp
 & 0x03) << 1;

1603 
tmp
 = (
ušt8_t
)((
hsd
->
CSD
[2] & 0x0000FF00) >> 8);

1604 
pC¬dInfo
->
SD_csd
.
DeviûSizeMul
 |ð(
tmp
 & 0x80) >> 7;

1606 
pC¬dInfo
->
C¬dC­ac™y
 = (pC¬dInfo->
SD_csd
.
DeviûSize
 + 1) ;

1607 
pC¬dInfo
->
C¬dC­ac™y
 *ð(1 << (pC¬dInfo->
SD_csd
.
DeviûSizeMul
 + 2));

1608 
pC¬dInfo
->
C¬dBlockSize
 = 1 << (pC¬dInfo->
SD_csd
.
RdBlockL’
);

1609 
pC¬dInfo
->
C¬dC­ac™y
 *ðpC¬dInfo->
C¬dBlockSize
;

1611 ià(
hsd
->
C¬dTy³
 =ð
HIGH_CAPACITY_SD_CARD
)

1614 
tmp
 = (
ušt8_t
)(
hsd
->
CSD
[1] & 0x000000FF);

1615 
pC¬dInfo
->
SD_csd
.
DeviûSize
 = (
tmp
 & 0x3F) << 16;

1618 
tmp
 = (
ušt8_t
)((
hsd
->
CSD
[2] & 0xFF000000) >> 24);

1620 
pC¬dInfo
->
SD_csd
.
DeviûSize
 |ð(
tmp
 << 8);

1623 
tmp
 = (
ušt8_t
)((
hsd
->
CSD
[2] & 0x00FF0000) >> 16);

1625 
pC¬dInfo
->
SD_csd
.
DeviûSize
 |ð(
tmp
);

1628 
tmp
 = (
ušt8_t
)((
hsd
->
CSD
[2] & 0x0000FF00) >> 8);

1630 
pC¬dInfo
->
C¬dC­ac™y
 = (
ušt64_t
)((((ušt64_tíC¬dInfo->
SD_csd
.
DeviûSize
 + 1)) * 512 * 1024);

1631 
pC¬dInfo
->
C¬dBlockSize
 = 512;

1636 
”rÜ¡©e
 = 
SD_ERROR
;

1639 
pC¬dInfo
->
SD_csd
.
E¿£GrSize
 = (
tmp
 & 0x40) >> 6;

1640 
pC¬dInfo
->
SD_csd
.
E¿£GrMul
 = (
tmp
 & 0x3F) << 1;

1643 
tmp
 = (
ušt8_t
)(
hsd
->
CSD
[2] & 0x000000FF);

1644 
pC¬dInfo
->
SD_csd
.
E¿£GrMul
 |ð(
tmp
 & 0x80) >> 7;

1645 
pC¬dInfo
->
SD_csd
.
WrPrÙeùGrSize
 = (
tmp
 & 0x7F);

1648 
tmp
 = (
ušt8_t
)((
hsd
->
CSD
[3] & 0xFF000000) >> 24);

1649 
pC¬dInfo
->
SD_csd
.
WrPrÙeùGrEÇbË
 = (
tmp
 & 0x80) >> 7;

1650 
pC¬dInfo
->
SD_csd
.
MªDeæECC
 = (
tmp
 & 0x60) >> 5;

1651 
pC¬dInfo
->
SD_csd
.
WrS³edFaù
 = (
tmp
 & 0x1C) >> 2;

1652 
pC¬dInfo
->
SD_csd
.
MaxWrBlockL’
 = (
tmp
 & 0x03) << 2;

1655 
tmp
 = (
ušt8_t
)((
hsd
->
CSD
[3] & 0x00FF0000) >> 16);

1656 
pC¬dInfo
->
SD_csd
.
MaxWrBlockL’
 |ð(
tmp
 & 0xC0) >> 6;

1657 
pC¬dInfo
->
SD_csd
.
Wr™eBlockPaP¬tŸl
 = (
tmp
 & 0x20) >> 5;

1658 
pC¬dInfo
->
SD_csd
.
Re£rved3
 = 0;

1659 
pC¬dInfo
->
SD_csd
.
CÚ‹ÁPrÙeùAµli
 = (
tmp
 & 0x01);

1662 
tmp
 = (
ušt8_t
)((
hsd
->
CSD
[3] & 0x0000FF00) >> 8);

1663 
pC¬dInfo
->
SD_csd
.
FžeFÜm©GrouÝ
 = (
tmp
 & 0x80) >> 7;

1664 
pC¬dInfo
->
SD_csd
.
CÝyFÏg
 = (
tmp
 & 0x40) >> 6;

1665 
pC¬dInfo
->
SD_csd
.
P”mWrPrÙeù
 = (
tmp
 & 0x20) >> 5;

1666 
pC¬dInfo
->
SD_csd
.
TempWrPrÙeù
 = (
tmp
 & 0x10) >> 4;

1667 
pC¬dInfo
->
SD_csd
.
FžeFÜm©
 = (
tmp
 & 0x0C) >> 2;

1668 
pC¬dInfo
->
SD_csd
.
ECC
 = (
tmp
 & 0x03);

1671 
tmp
 = (
ušt8_t
)(
hsd
->
CSD
[3] & 0x000000FF);

1672 
pC¬dInfo
->
SD_csd
.
CSD_CRC
 = (
tmp
 & 0xFE) >> 1;

1673 
pC¬dInfo
->
SD_csd
.
Re£rved4
 = 1;

1676 
tmp
 = (
ušt8_t
)((
hsd
->
CID
[0] & 0xFF000000) >> 24);

1677 
pC¬dInfo
->
SD_cid
.
Mªuçùu»rID
 = 
tmp
;

1680 
tmp
 = (
ušt8_t
)((
hsd
->
CID
[0] & 0x00FF0000) >> 16);

1681 
pC¬dInfo
->
SD_cid
.
OEM_AµliID
 = 
tmp
 << 8;

1684 
tmp
 = (
ušt8_t
)((
hsd
->
CID
[0] & 0x000000FF00) >> 8);

1685 
pC¬dInfo
->
SD_cid
.
OEM_AµliID
 |ð
tmp
;

1688 
tmp
 = (
ušt8_t
)(
hsd
->
CID
[0] & 0x000000FF);

1689 
pC¬dInfo
->
SD_cid
.
ProdName1
 = 
tmp
 << 24;

1692 
tmp
 = (
ušt8_t
)((
hsd
->
CID
[1] & 0xFF000000) >> 24);

1693 
pC¬dInfo
->
SD_cid
.
ProdName1
 |ð
tmp
 << 16;

1696 
tmp
 = (
ušt8_t
)((
hsd
->
CID
[1] & 0x00FF0000) >> 16);

1697 
pC¬dInfo
->
SD_cid
.
ProdName1
 |ð
tmp
 << 8;

1700 
tmp
 = (
ušt8_t
)((
hsd
->
CID
[1] & 0x0000FF00) >> 8);

1701 
pC¬dInfo
->
SD_cid
.
ProdName1
 |ð
tmp
;

1704 
tmp
 = (
ušt8_t
)(
hsd
->
CID
[1] & 0x000000FF);

1705 
pC¬dInfo
->
SD_cid
.
ProdName2
 = 
tmp
;

1708 
tmp
 = (
ušt8_t
)((
hsd
->
CID
[2] & 0xFF000000) >> 24);

1709 
pC¬dInfo
->
SD_cid
.
ProdRev
 = 
tmp
;

1712 
tmp
 = (
ušt8_t
)((
hsd
->
CID
[2] & 0x00FF0000) >> 16);

1713 
pC¬dInfo
->
SD_cid
.
ProdSN
 = 
tmp
 << 24;

1716 
tmp
 = (
ušt8_t
)((
hsd
->
CID
[2] & 0x0000FF00) >> 8);

1717 
pC¬dInfo
->
SD_cid
.
ProdSN
 |ð
tmp
 << 16;

1720 
tmp
 = (
ušt8_t
)(
hsd
->
CID
[2] & 0x000000FF);

1721 
pC¬dInfo
->
SD_cid
.
ProdSN
 |ð
tmp
 << 8;

1724 
tmp
 = (
ušt8_t
)((
hsd
->
CID
[3] & 0xFF000000) >> 24);

1725 
pC¬dInfo
->
SD_cid
.
ProdSN
 |ð
tmp
;

1728 
tmp
 = (
ušt8_t
)((
hsd
->
CID
[3] & 0x00FF0000) >> 16);

1729 
pC¬dInfo
->
SD_cid
.
Re£rved1
 |ð(
tmp
 & 0xF0) >> 4;

1730 
pC¬dInfo
->
SD_cid
.
MªuçùD©e
 = (
tmp
 & 0x0F) << 8;

1733 
tmp
 = (
ušt8_t
)((
hsd
->
CID
[3] & 0x0000FF00) >> 8);

1734 
pC¬dInfo
->
SD_cid
.
MªuçùD©e
 |ð
tmp
;

1737 
tmp
 = (
ušt8_t
)(
hsd
->
CID
[3] & 0x000000FF);

1738 
pC¬dInfo
->
SD_cid
.
CID_CRC
 = (
tmp
 & 0xFE) >> 1;

1739 
pC¬dInfo
->
SD_cid
.
Re£rved2
 = 1;

1741  
”rÜ¡©e
;

1742 
	}
}

1755 
HAL_SD_E¼ÜTy³def
 
	$HAL_SD_WideBusO³¿tiÚ_CÚfig
(
SD_HªdËTy³Def
 *
hsd
, 
ušt32_t
 
WideMode
)

1757 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_OK
;

1758 
SDIO_In™Ty³Def
 
tmpš™
;

1761 ià(
hsd
->
C¬dTy³
 =ð
MULTIMEDIA_CARD
)

1763 
”rÜ¡©e
 = 
SD_UNSUPPORTED_FEATURE
;

1765  
”rÜ¡©e
;

1767 ià((
hsd
->
C¬dTy³
 =ð
STD_CAPACITY_SD_CARD_V1_1
è|| (hsd->C¬dTy³ =ð
STD_CAPACITY_SD_CARD_V2_0
) ||\

1768 (
hsd
->
C¬dTy³
 =ð
HIGH_CAPACITY_SD_CARD
))

1770 ià(
WideMode
 =ð
SDIO_BUS_WIDE_8B
)

1772 
”rÜ¡©e
 = 
SD_UNSUPPORTED_FEATURE
;

1774 ià(
WideMode
 =ð
SDIO_BUS_WIDE_4B
)

1776 
”rÜ¡©e
 = 
	`SD_WideBus_EÇbË
(
hsd
);

1778 ià(
WideMode
 =ð
SDIO_BUS_WIDE_1B
)

1780 
”rÜ¡©e
 = 
	`SD_WideBus_Di§bË
(
hsd
);

1785 
”rÜ¡©e
 = 
SD_INVALID_PARAMETER
;

1788 ià(
”rÜ¡©e
 =ð
SD_OK
)

1791 
tmpš™
.
ClockEdge
 = 
hsd
->
In™
.ClockEdge;

1792 
tmpš™
.
ClockBy·ss
 = 
hsd
->
In™
.ClockBypass;

1793 
tmpš™
.
ClockPow”Save
 = 
hsd
->
In™
.ClockPowerSave;

1794 
tmpš™
.
BusWide
 = 
WideMode
;

1795 
tmpš™
.
H¬dw¬eFlowCÚŒÞ
 = 
hsd
->
In™
.HardwareFlowControl;

1796 
tmpš™
.
ClockDiv
 = 
hsd
->
In™
.ClockDiv;

1797 
	`SDIO_In™
(
hsd
->
In¡ªû
, 
tmpš™
);

1801  
”rÜ¡©e
;

1802 
	}
}

1809 
HAL_SD_E¼ÜTy³def
 
	$HAL_SD_StÝT¿nsãr
(
SD_HªdËTy³Def
 *
hsd
)

1811 
SDIO_CmdIn™Ty³Def
 
sdio_cmdš™¡ruùu»
;

1812 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_OK
;

1815 
sdio_cmdš™¡ruùu»
.
Argum’t
 = 0;

1816 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_STOP_TRANSMISSION
;

1817 
sdio_cmdš™¡ruùu»
.
Re¥Ú£
 = 
SDIO_RESPONSE_SHORT
;

1818 
sdio_cmdš™¡ruùu»
.
Wa™FÜIÁ”ru±
 = 
SDIO_WAIT_NO
;

1819 
sdio_cmdš™¡ruùu»
.
CPSM
 = 
SDIO_CPSM_ENABLE
;

1820 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

1823 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_STOP_TRANSMISSION
);

1825  
”rÜ¡©e
;

1826 
	}
}

1836 
HAL_SD_E¼ÜTy³def
 
	$HAL_SD_HighS³ed
 (
SD_HªdËTy³Def
 *
hsd
)

1838 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_OK
;

1839 
SDIO_CmdIn™Ty³Def
 
sdio_cmdš™¡ruùu»
;

1840 
SDIO_D©aIn™Ty³Def
 
sdio_d©aš™¡ruùu»
;

1842 
ušt8_t
 
SD_hs
[64] = {0};

1843 
ušt32_t
 
SD_sü
[2] = {0, 0};

1844 
ušt32_t
 
SD_SPEC
 = 0 ;

1845 
ušt32_t
 
couÁ
 = 0, *
‹mpbuff
 = (ušt32_ˆ*)
SD_hs
;

1848 
hsd
->
In¡ªû
->
DCTRL
 = 0;

1851 
”rÜ¡©e
 = 
	`SD_FšdSCR
(
hsd
, 
SD_sü
);

1853 ià(
”rÜ¡©e
 !ð
SD_OK
)

1855  
”rÜ¡©e
;

1859 
SD_SPEC
 = (
SD_sü
[1] & 0x01000000) | (SD_scr[1] & 0x02000000);

1861 ià(
SD_SPEC
 !ð
SD_ALLZERO
)

1864 
sdio_cmdš™¡ruùu»
.
Argum’t
 = (
ušt32_t
)64;

1865 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_SET_BLOCKLEN
;

1866 
sdio_cmdš™¡ruùu»
.
Re¥Ú£
 = 
SDIO_RESPONSE_SHORT
;

1867 
sdio_cmdš™¡ruùu»
.
Wa™FÜIÁ”ru±
 = 
SDIO_WAIT_NO
;

1868 
sdio_cmdš™¡ruùu»
.
CPSM
 = 
SDIO_CPSM_ENABLE
;

1869 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

1872 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_SET_BLOCKLEN
);

1874 ià(
”rÜ¡©e
 !ð
SD_OK
)

1876  
”rÜ¡©e
;

1880 
sdio_d©aš™¡ruùu»
.
D©aTimeOut
 = 
SD_DATATIMEOUT
;

1881 
sdio_d©aš™¡ruùu»
.
D©aL’gth
 = 64;

1882 
sdio_d©aš™¡ruùu»
.
D©aBlockSize
 = 
SDIO_DATABLOCK_SIZE_64B
 ;

1883 
sdio_d©aš™¡ruùu»
.
T¿nsãrDœ
 = 
SDIO_TRANSFER_DIR_TO_SDIO
;

1884 
sdio_d©aš™¡ruùu»
.
T¿nsãrMode
 = 
SDIO_TRANSFER_MODE_BLOCK
;

1885 
sdio_d©aš™¡ruùu»
.
DPSM
 = 
SDIO_DPSM_ENABLE
;

1886 
	`SDIO_D©aCÚfig
(
hsd
->
In¡ªû
, &
sdio_d©aš™¡ruùu»
);

1889 
sdio_cmdš™¡ruùu»
.
Argum’t
 = 0x80FFFF01;

1890 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_HS_SWITCH
;

1891 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

1894 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_HS_SWITCH
);

1896 ià(
”rÜ¡©e
 !ð
SD_OK
)

1898  
”rÜ¡©e
;

1900 #ifdeà
SDIO_STA_STBITERR


1901 !
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_RXOVERR
 | 
SDIO_FLAG_DCRCFAIL
 | 
SDIO_FLAG_DTIMEOUT
 | 
SDIO_FLAG_DBCKEND
 | 
SDIO_FLAG_STBITERR
))

1903 !
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_RXOVERR
 | 
SDIO_FLAG_DCRCFAIL
 | 
SDIO_FLAG_DTIMEOUT
 | 
SDIO_FLAG_DBCKEND
))

1906 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_RXFIFOHF
))

1908 
couÁ
 = 0; count < 8; count++)

1910 *(
‹mpbuff
 + 
couÁ
èð
	`SDIO_R—dFIFO
(
hsd
->
In¡ªû
);

1913 
‹mpbuff
 += 8;

1917 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_DTIMEOUT
))

1919 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_DTIMEOUT
);

1921 
”rÜ¡©e
 = 
SD_DATA_TIMEOUT
;

1923  
”rÜ¡©e
;

1925 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_DCRCFAIL
))

1927 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_DCRCFAIL
);

1929 
”rÜ¡©e
 = 
SD_DATA_CRC_FAIL
;

1931  
”rÜ¡©e
;

1933 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_RXOVERR
))

1935 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_RXOVERR
);

1937 
”rÜ¡©e
 = 
SD_RX_OVERRUN
;

1939  
”rÜ¡©e
;

1941 #ifdeà
SDIO_STA_STBITERR


1942 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_STBITERR
))

1944 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_STBITERR
);

1946 
”rÜ¡©e
 = 
SD_START_BIT_ERR
;

1948  
”rÜ¡©e
;

1956 
couÁ
 = 
SD_DATATIMEOUT
;

1958 (
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_RXDAVL
)è&& (
couÁ
 > 0))

1960 *
‹mpbuff
 = 
	`SDIO_R—dFIFO
(
hsd
->
In¡ªû
);

1961 
‹mpbuff
++;

1962 
couÁ
--;

1966 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_STATIC_FLAGS
);

1969 ià((
SD_hs
[13]& 2) != 2)

1971 
”rÜ¡©e
 = 
SD_UNSUPPORTED_FEATURE
;

1975  
”rÜ¡©e
;

1976 
	}
}

2004 
HAL_SD_E¼ÜTy³def
 
	$HAL_SD_S’dSDStus
(
SD_HªdËTy³Def
 *
hsd
, 
ušt32_t
 *
pSD¡©us
)

2006 
SDIO_CmdIn™Ty³Def
 
sdio_cmdš™¡ruùu»
;

2007 
SDIO_D©aIn™Ty³Def
 
sdio_d©aš™¡ruùu»
;

2008 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_OK
;

2009 
ušt32_t
 
couÁ
 = 0;

2012 ià((
	`SDIO_G‘Re¥Ú£
(
SDIO_RESP1
è& 
SD_CARD_LOCKED
) == SD_CARD_LOCKED)

2014 
”rÜ¡©e
 = 
SD_LOCK_UNLOCK_FAILED
;

2016  
”rÜ¡©e
;

2020 
sdio_cmdš™¡ruùu»
.
Argum’t
 = 64;

2021 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_SET_BLOCKLEN
;

2022 
sdio_cmdš™¡ruùu»
.
Re¥Ú£
 = 
SDIO_RESPONSE_SHORT
;

2023 
sdio_cmdš™¡ruùu»
.
Wa™FÜIÁ”ru±
 = 
SDIO_WAIT_NO
;

2024 
sdio_cmdš™¡ruùu»
.
CPSM
 = 
SDIO_CPSM_ENABLE
;

2025 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

2028 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_SET_BLOCKLEN
);

2030 ià(
”rÜ¡©e
 !ð
SD_OK
)

2032  
”rÜ¡©e
;

2036 
sdio_cmdš™¡ruùu»
.
Argum’t
 = (
ušt32_t
)(
hsd
->
RCA
 << 16);

2037 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_APP_CMD
;

2038 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

2041 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_APP_CMD
);

2043 ià(
”rÜ¡©e
 !ð
SD_OK
)

2045  
”rÜ¡©e
;

2049 
sdio_d©aš™¡ruùu»
.
D©aTimeOut
 = 
SD_DATATIMEOUT
;

2050 
sdio_d©aš™¡ruùu»
.
D©aL’gth
 = 64;

2051 
sdio_d©aš™¡ruùu»
.
D©aBlockSize
 = 
SDIO_DATABLOCK_SIZE_64B
;

2052 
sdio_d©aš™¡ruùu»
.
T¿nsãrDœ
 = 
SDIO_TRANSFER_DIR_TO_SDIO
;

2053 
sdio_d©aš™¡ruùu»
.
T¿nsãrMode
 = 
SDIO_TRANSFER_MODE_BLOCK
;

2054 
sdio_d©aš™¡ruùu»
.
DPSM
 = 
SDIO_DPSM_ENABLE
;

2055 
	`SDIO_D©aCÚfig
(
hsd
->
In¡ªû
, &
sdio_d©aš™¡ruùu»
);

2058 
sdio_cmdš™¡ruùu»
.
Argum’t
 = 0;

2059 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_SD_APP_STATUS
;

2060 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

2063 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_SD_APP_STATUS
);

2065 ià(
”rÜ¡©e
 !ð
SD_OK
)

2067  
”rÜ¡©e
;

2071 #ifdeà
SDIO_STA_STBITERR


2072 !
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_RXOVERR
 | 
SDIO_FLAG_DCRCFAIL
 | 
SDIO_FLAG_DTIMEOUT
 | 
SDIO_FLAG_DBCKEND
 | 
SDIO_FLAG_STBITERR
))

2074 !
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_RXOVERR
 | 
SDIO_FLAG_DCRCFAIL
 | 
SDIO_FLAG_DTIMEOUT
 | 
SDIO_FLAG_DBCKEND
))

2077 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_RXFIFOHF
))

2079 
couÁ
 = 0; count < 8; count++)

2081 *(
pSD¡©us
 + 
couÁ
èð
	`SDIO_R—dFIFO
(
hsd
->
In¡ªû
);

2084 
pSD¡©us
 += 8;

2088 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_DTIMEOUT
))

2090 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_DTIMEOUT
);

2092 
”rÜ¡©e
 = 
SD_DATA_TIMEOUT
;

2094  
”rÜ¡©e
;

2096 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_DCRCFAIL
))

2098 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_DCRCFAIL
);

2100 
”rÜ¡©e
 = 
SD_DATA_CRC_FAIL
;

2102  
”rÜ¡©e
;

2104 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_RXOVERR
))

2106 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_RXOVERR
);

2108 
”rÜ¡©e
 = 
SD_RX_OVERRUN
;

2110  
”rÜ¡©e
;

2112 #ifdeà
SDIO_STA_STBITERR


2113 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_STBITERR
))

2115 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_STBITERR
);

2117 
”rÜ¡©e
 = 
SD_START_BIT_ERR
;

2119  
”rÜ¡©e
;

2127 
couÁ
 = 
SD_DATATIMEOUT
;

2128 (
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_RXDAVL
)è&& (
couÁ
 > 0))

2130 *
pSD¡©us
 = 
	`SDIO_R—dFIFO
(
hsd
->
In¡ªû
);

2131 
pSD¡©us
++;

2132 
couÁ
--;

2136 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_STATIC_FLAGS
);

2138  
”rÜ¡©e
;

2139 
	}
}

2146 
HAL_SD_T¿nsãrS‹Ty³def
 
	$HAL_SD_G‘Stus
(
SD_HªdËTy³Def
 *
hsd
)

2148 
HAL_SD_C¬dS‹Ty³def
 
ÿrd¡©e
 = 
SD_CARD_TRANSFER
;

2151 
ÿrd¡©e
 = 
	`SD_G‘S‹
(
hsd
);

2154 ià(
ÿrd¡©e
 =ð
SD_CARD_TRANSFER
)

2156  
SD_TRANSFER_OK
;

2158 if(
ÿrd¡©e
 =ð
SD_CARD_ERROR
)

2160  
SD_TRANSFER_ERROR
;

2164  
SD_TRANSFER_BUSY
;

2166 
	}
}

2175 
HAL_SD_E¼ÜTy³def
 
	$HAL_SD_G‘C¬dStus
(
SD_HªdËTy³Def
 *
hsd
, 
HAL_SD_C¬dStusTy³def
 *
pC¬dStus
)

2177 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_OK
;

2178 
ušt32_t
 
tmp
 = 0;

2179 
ušt32_t
 
sd_¡©us
[16];

2181 
”rÜ¡©e
 = 
	`HAL_SD_S’dSDStus
(
hsd
, 
sd_¡©us
);

2183 ià(
”rÜ¡©e
 !ð
SD_OK
)

2185  
”rÜ¡©e
;

2189 
tmp
 = (
sd_¡©us
[0] & 0xC0) >> 6;

2190 
pC¬dStus
->
DAT_BUS_WIDTH
 = (
ušt8_t
)
tmp
;

2193 
tmp
 = (
sd_¡©us
[0] & 0x20) >> 5;

2194 
pC¬dStus
->
SECURED_MODE
 = (
ušt8_t
)
tmp
;

2197 
tmp
 = (
sd_¡©us
[2] & 0xFF);

2198 
pC¬dStus
->
SD_CARD_TYPE
 = (
ušt8_t
)(
tmp
 << 8);

2201 
tmp
 = (
sd_¡©us
[3] & 0xFF);

2202 
pC¬dStus
->
SD_CARD_TYPE
 |ð(
ušt8_t
)
tmp
;

2205 
tmp
 = (
sd_¡©us
[4] & 0xFF);

2206 
pC¬dStus
->
SIZE_OF_PROTECTED_AREA
 = (
ušt8_t
)(
tmp
 << 24);

2209 
tmp
 = (
sd_¡©us
[5] & 0xFF);

2210 
pC¬dStus
->
SIZE_OF_PROTECTED_AREA
 |ð(
ušt8_t
)(
tmp
 << 16);

2213 
tmp
 = (
sd_¡©us
[6] & 0xFF);

2214 
pC¬dStus
->
SIZE_OF_PROTECTED_AREA
 |ð(
ušt8_t
)(
tmp
 << 8);

2217 
tmp
 = (
sd_¡©us
[7] & 0xFF);

2218 
pC¬dStus
->
SIZE_OF_PROTECTED_AREA
 |ð(
ušt8_t
)
tmp
;

2221 
tmp
 = (
sd_¡©us
[8] & 0xFF);

2222 
pC¬dStus
->
SPEED_CLASS
 = (
ušt8_t
)
tmp
;

2225 
tmp
 = (
sd_¡©us
[9] & 0xFF);

2226 
pC¬dStus
->
PERFORMANCE_MOVE
 = (
ušt8_t
)
tmp
;

2229 
tmp
 = (
sd_¡©us
[10] & 0xF0) >> 4;

2230 
pC¬dStus
->
AU_SIZE
 = (
ušt8_t
)
tmp
;

2233 
tmp
 = (
sd_¡©us
[11] & 0xFF);

2234 
pC¬dStus
->
ERASE_SIZE
 = (
ušt8_t
)(
tmp
 << 8);

2237 
tmp
 = (
sd_¡©us
[12] & 0xFF);

2238 
pC¬dStus
->
ERASE_SIZE
 |ð(
ušt8_t
)
tmp
;

2241 
tmp
 = (
sd_¡©us
[13] & 0xFC) >> 2;

2242 
pC¬dStus
->
ERASE_TIMEOUT
 = (
ušt8_t
)
tmp
;

2245 
tmp
 = (
sd_¡©us
[13] & 0x3);

2246 
pC¬dStus
->
ERASE_OFFSET
 = (
ušt8_t
)
tmp
;

2248  
”rÜ¡©e
;

2249 
	}
}

2270 
	$SD_DMA_RxC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2272 
SD_HªdËTy³Def
 *
hsd
 = (SD_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

2275 
hsd
->
DmaT¿nsãrC¶t
 = 1;

2278 
hsd
->
SdT¿nsãrC¶t
 == 0)

2283 
	`HAL_DMA_AbÜt
(
hdma
);

2286 
	`HAL_SD_DMA_RxC¶tC®lback
(
hsd
->
hdm¬x
);

2287 
	}
}

2295 
	$SD_DMA_RxE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

2297 
SD_HªdËTy³Def
 *
hsd
 = (SD_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

2300 
	`HAL_SD_DMA_RxE¼ÜC®lback
(
hsd
->
hdm¬x
);

2301 
	}
}

2309 
	$SD_DMA_TxC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2311 
SD_HªdËTy³Def
 *
hsd
 = (SD_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

2314 
hsd
->
DmaT¿nsãrC¶t
 = 1;

2317 
hsd
->
SdT¿nsãrC¶t
 == 0)

2322 
	`HAL_DMA_AbÜt
(
hdma
);

2325 
	`HAL_SD_DMA_TxC¶tC®lback
(
hsd
->
hdm©x
);

2326 
	}
}

2334 
	$SD_DMA_TxE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

2336 
SD_HªdËTy³Def
 *
hsd
 = ( SD_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2339 
	`HAL_SD_DMA_TxE¼ÜC®lback
(
hsd
->
hdm©x
);

2340 
	}
}

2347 
HAL_SD_C¬dS‹Ty³def
 
	$SD_G‘S‹
(
SD_HªdËTy³Def
 *
hsd
)

2349 
ušt32_t
 
»¥1
 = 0;

2351 ià(
	`SD_S’dStus
(
hsd
, &
»¥1
è!ð
SD_OK
)

2353  
SD_CARD_ERROR
;

2357  (
HAL_SD_C¬dS‹Ty³def
)((
»¥1
 >> 9) & 0x0F);

2359 
	}
}

2367 
HAL_SD_E¼ÜTy³def
 
	$SD_In™Ÿlize_C¬ds
(
SD_HªdËTy³Def
 *
hsd
)

2369 
SDIO_CmdIn™Ty³Def
 
sdio_cmdš™¡ruùu»
;

2370 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_OK
;

2371 
ušt16_t
 
sd_rÿ
 = 1;

2373 if(
	`SDIO_G‘Pow”S‹
(
hsd
->
In¡ªû
) == 0)

2375 
”rÜ¡©e
 = 
SD_REQUEST_NOT_APPLICABLE
;

2377  
”rÜ¡©e
;

2380 if(
hsd
->
C¬dTy³
 !ð
SECURE_DIGITAL_IO_CARD
)

2383 
sdio_cmdš™¡ruùu»
.
Argum’t
 = 0;

2384 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_ALL_SEND_CID
;

2385 
sdio_cmdš™¡ruùu»
.
Re¥Ú£
 = 
SDIO_RESPONSE_LONG
;

2386 
sdio_cmdš™¡ruùu»
.
Wa™FÜIÁ”ru±
 = 
SDIO_WAIT_NO
;

2387 
sdio_cmdš™¡ruùu»
.
CPSM
 = 
SDIO_CPSM_ENABLE
;

2388 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

2391 
”rÜ¡©e
 = 
	`SD_CmdRe¥2E¼Ü
(
hsd
);

2393 if(
”rÜ¡©e
 !ð
SD_OK
)

2395  
”rÜ¡©e
;

2399 
hsd
->
CID
[0] = 
	`SDIO_G‘Re¥Ú£
(
SDIO_RESP1
);

2400 
hsd
->
CID
[1] = 
	`SDIO_G‘Re¥Ú£
(
SDIO_RESP2
);

2401 
hsd
->
CID
[2] = 
	`SDIO_G‘Re¥Ú£
(
SDIO_RESP3
);

2402 
hsd
->
CID
[3] = 
	`SDIO_G‘Re¥Ú£
(
SDIO_RESP4
);

2405 if((
hsd
->
C¬dTy³
 =ð
STD_CAPACITY_SD_CARD_V1_1
è|| (hsd->C¬dTy³ =ð
STD_CAPACITY_SD_CARD_V2_0
) ||\

2406 (
hsd
->
C¬dTy³
 =ð
SECURE_DIGITAL_IO_COMBO_CARD
è|| (hsd->C¬dTy³ =ð
HIGH_CAPACITY_SD_CARD
))

2410 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_SET_REL_ADDR
;

2411 
sdio_cmdš™¡ruùu»
.
Re¥Ú£
 = 
SDIO_RESPONSE_SHORT
;

2412 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

2415 
”rÜ¡©e
 = 
	`SD_CmdRe¥6E¼Ü
(
hsd
, 
SD_CMD_SET_REL_ADDR
, &
sd_rÿ
);

2417 if(
”rÜ¡©e
 !ð
SD_OK
)

2419  
”rÜ¡©e
;

2423 ià(
hsd
->
C¬dTy³
 !ð
SECURE_DIGITAL_IO_CARD
)

2426 
hsd
->
RCA
 = 
sd_rÿ
;

2429 
sdio_cmdš™¡ruùu»
.
Argum’t
 = (
ušt32_t
)(
hsd
->
RCA
 << 16);

2430 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_SEND_CSD
;

2431 
sdio_cmdš™¡ruùu»
.
Re¥Ú£
 = 
SDIO_RESPONSE_LONG
;

2432 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

2435 
”rÜ¡©e
 = 
	`SD_CmdRe¥2E¼Ü
(
hsd
);

2437 if(
”rÜ¡©e
 !ð
SD_OK
)

2439  
”rÜ¡©e
;

2443 
hsd
->
CSD
[0] = 
	`SDIO_G‘Re¥Ú£
(
SDIO_RESP1
);

2444 
hsd
->
CSD
[1] = 
	`SDIO_G‘Re¥Ú£
(
SDIO_RESP2
);

2445 
hsd
->
CSD
[2] = 
	`SDIO_G‘Re¥Ú£
(
SDIO_RESP3
);

2446 
hsd
->
CSD
[3] = 
	`SDIO_G‘Re¥Ú£
(
SDIO_RESP4
);

2450  
”rÜ¡©e
;

2451 
	}
}

2459 
HAL_SD_E¼ÜTy³def
 
	$SD_S–eù_De£Ëù
(
SD_HªdËTy³Def
 *
hsd
, 
ušt64_t
 
addr
)

2461 
SDIO_CmdIn™Ty³Def
 
sdio_cmdš™¡ruùu»
;

2462 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_OK
;

2465 
sdio_cmdš™¡ruùu»
.
Argum’t
 = (
ušt32_t
)
addr
;

2466 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_SEL_DESEL_CARD
;

2467 
sdio_cmdš™¡ruùu»
.
Re¥Ú£
 = 
SDIO_RESPONSE_SHORT
;

2468 
sdio_cmdš™¡ruùu»
.
Wa™FÜIÁ”ru±
 = 
SDIO_WAIT_NO
;

2469 
sdio_cmdš™¡ruùu»
.
CPSM
 = 
SDIO_CPSM_ENABLE
;

2470 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

2473 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_SEL_DESEL_CARD
);

2475  
”rÜ¡©e
;

2476 
	}
}

2485 
HAL_SD_E¼ÜTy³def
 
	$SD_Pow”ON
(
SD_HªdËTy³Def
 *
hsd
)

2487 
SDIO_CmdIn™Ty³Def
 
sdio_cmdš™¡ruùu»
;

2488 
__IO
 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_OK
;

2489 
ušt32_t
 
»¥Ú£
 = 0, 
couÁ
 = 0, 
v®idvÞge
 = 0;

2490 
ušt32_t
 
sdty³
 = 
SD_STD_CAPACITY
;

2494 
	`__HAL_SD_SDIO_DISABLE
();

2497 
	`SDIO_Pow”S‹_ON
(
hsd
->
In¡ªû
);

2501 
	`HAL_D–ay
(1);

2504 
	`__HAL_SD_SDIO_ENABLE
();

2508 
sdio_cmdš™¡ruùu»
.
Argum’t
 = 0;

2509 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_GO_IDLE_STATE
;

2510 
sdio_cmdš™¡ruùu»
.
Re¥Ú£
 = 
SDIO_RESPONSE_NO
;

2511 
sdio_cmdš™¡ruùu»
.
Wa™FÜIÁ”ru±
 = 
SDIO_WAIT_NO
;

2512 
sdio_cmdš™¡ruùu»
.
CPSM
 = 
SDIO_CPSM_ENABLE
;

2513 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

2516 
”rÜ¡©e
 = 
	`SD_CmdE¼Ü
(
hsd
);

2518 if(
”rÜ¡©e
 !ð
SD_OK
)

2521  
”rÜ¡©e
;

2530 
sdio_cmdš™¡ruùu»
.
Argum’t
 = 
SD_CHECK_PATTERN
;

2531 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_SDIO_SEND_IF_COND
;

2532 
sdio_cmdš™¡ruùu»
.
Re¥Ú£
 = 
SDIO_RESPONSE_SHORT
;

2533 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

2536 
”rÜ¡©e
 = 
	`SD_CmdRe¥7E¼Ü
(
hsd
);

2538 ià(
”rÜ¡©e
 =ð
SD_OK
)

2541 
hsd
->
C¬dTy³
 = 
STD_CAPACITY_SD_CARD_V2_0
;

2542 
sdty³
 = 
SD_HIGH_CAPACITY
;

2546 
sdio_cmdš™¡ruùu»
.
Argum’t
 = 0;

2547 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_APP_CMD
;

2548 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

2551 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_APP_CMD
);

2556 if(
”rÜ¡©e
 =ð
SD_OK
)

2560 (!
v®idvÞge
è&& (
couÁ
 < 
SD_MAX_VOLT_TRIAL
))

2564 
sdio_cmdš™¡ruùu»
.
Argum’t
 = 0;

2565 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_APP_CMD
;

2566 
sdio_cmdš™¡ruùu»
.
Re¥Ú£
 = 
SDIO_RESPONSE_SHORT
;

2567 
sdio_cmdš™¡ruùu»
.
Wa™FÜIÁ”ru±
 = 
SDIO_WAIT_NO
;

2568 
sdio_cmdš™¡ruùu»
.
CPSM
 = 
SDIO_CPSM_ENABLE
;

2569 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

2572 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_APP_CMD
);

2574 if(
”rÜ¡©e
 !ð
SD_OK
)

2576  
”rÜ¡©e
;

2580 
sdio_cmdš™¡ruùu»
.
Argum’t
 = 
SD_VOLTAGE_WINDOW_SD
 | 
sdty³
;

2581 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_SD_APP_OP_COND
;

2582 
sdio_cmdš™¡ruùu»
.
Re¥Ú£
 = 
SDIO_RESPONSE_SHORT
;

2583 
sdio_cmdš™¡ruùu»
.
Wa™FÜIÁ”ru±
 = 
SDIO_WAIT_NO
;

2584 
sdio_cmdš™¡ruùu»
.
CPSM
 = 
SDIO_CPSM_ENABLE
;

2585 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

2588 
”rÜ¡©e
 = 
	`SD_CmdRe¥3E¼Ü
(
hsd
);

2590 if(
”rÜ¡©e
 !ð
SD_OK
)

2592  
”rÜ¡©e
;

2596 
»¥Ú£
 = 
	`SDIO_G‘Re¥Ú£
(
SDIO_RESP1
);

2599 
v®idvÞge
 = (((
»¥Ú£
 >> 31) == 1) ? 1 : 0);

2601 
couÁ
++;

2604 if(
couÁ
 >ð
SD_MAX_VOLT_TRIAL
)

2606 
”rÜ¡©e
 = 
SD_INVALID_VOLTRANGE
;

2608  
”rÜ¡©e
;

2611 if((
»¥Ú£
 & 
SD_HIGH_CAPACITY
) == SD_HIGH_CAPACITY)

2613 
hsd
->
C¬dTy³
 = 
HIGH_CAPACITY_SD_CARD
;

2618  
”rÜ¡©e
;

2619 
	}
}

2626 
HAL_SD_E¼ÜTy³def
 
	$SD_Pow”OFF
(
SD_HªdËTy³Def
 *
hsd
)

2628 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_OK
;

2631 
	`SDIO_Pow”S‹_OFF
(
hsd
->
In¡ªû
);

2633  
”rÜ¡©e
;

2634 
	}
}

2643 
HAL_SD_E¼ÜTy³def
 
	$SD_S’dStus
(
SD_HªdËTy³Def
 *
hsd
, 
ušt32_t
 *
pC¬dStus
)

2645 
SDIO_CmdIn™Ty³Def
 
sdio_cmdš™¡ruùu»
;

2646 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_OK
;

2648 if(
pC¬dStus
 =ð
NULL
)

2650 
”rÜ¡©e
 = 
SD_INVALID_PARAMETER
;

2652  
”rÜ¡©e
;

2656 
sdio_cmdš™¡ruùu»
.
Argum’t
 = (
ušt32_t
)(
hsd
->
RCA
 << 16);

2657 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_SEND_STATUS
;

2658 
sdio_cmdš™¡ruùu»
.
Re¥Ú£
 = 
SDIO_RESPONSE_SHORT
;

2659 
sdio_cmdš™¡ruùu»
.
Wa™FÜIÁ”ru±
 = 
SDIO_WAIT_NO
;

2660 
sdio_cmdš™¡ruùu»
.
CPSM
 = 
SDIO_CPSM_ENABLE
;

2661 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

2664 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_SEND_STATUS
);

2666 if(
”rÜ¡©e
 !ð
SD_OK
)

2668  
”rÜ¡©e
;

2672 *
pC¬dStus
 = 
	`SDIO_G‘Re¥Ú£
(
SDIO_RESP1
);

2674  
”rÜ¡©e
;

2675 
	}
}

2682 
HAL_SD_E¼ÜTy³def
 
	$SD_CmdE¼Ü
(
SD_HªdËTy³Def
 *
hsd
)

2684 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_OK
;

2685 
ušt32_t
 
timeout
, 
tmp
;

2687 
timeout
 = 
SDIO_CMD0TIMEOUT
;

2689 
tmp
 = 
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_CMDSENT
);

2691 (
timeout
 > 0è&& (!
tmp
))

2693 
tmp
 = 
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_CMDSENT
);

2694 
timeout
--;

2697 if(
timeout
 == 0)

2699 
”rÜ¡©e
 = 
SD_CMD_RSP_TIMEOUT
;

2700  
”rÜ¡©e
;

2704 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_STATIC_FLAGS
);

2706  
”rÜ¡©e
;

2707 
	}
}

2714 
HAL_SD_E¼ÜTy³def
 
	$SD_CmdRe¥7E¼Ü
(
SD_HªdËTy³Def
 *
hsd
)

2716 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_ERROR
;

2717 
ušt32_t
 
timeout
 = 
SDIO_CMD0TIMEOUT
, 
tmp
;

2719 
tmp
 = 
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_CCRCFAIL
 | 
SDIO_FLAG_CMDREND
 | 
SDIO_FLAG_CTIMEOUT
);

2721 (!
tmp
è&& (
timeout
 > 0))

2723 
tmp
 = 
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_CCRCFAIL
 | 
SDIO_FLAG_CMDREND
 | 
SDIO_FLAG_CTIMEOUT
);

2724 
timeout
--;

2727 
tmp
 = 
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_CTIMEOUT
);

2729 if((
timeout
 =ð0è|| 
tmp
)

2732 
”rÜ¡©e
 = 
SD_CMD_RSP_TIMEOUT
;

2734 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_CTIMEOUT
);

2736  
”rÜ¡©e
;

2739 if(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_CMDREND
))

2742 
”rÜ¡©e
 = 
SD_OK
;

2744 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_CMDREND
);

2746  
”rÜ¡©e
;

2749  
”rÜ¡©e
;

2750 
	}
}

2758 
HAL_SD_E¼ÜTy³def
 
	$SD_CmdRe¥1E¼Ü
(
SD_HªdËTy³Def
 *
hsd
, 
ušt8_t
 
SD_CMD
)

2760 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_OK
;

2761 
ušt32_t
 
»¥Ú£_r1
;

2763 !
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_CCRCFAIL
 | 
SDIO_FLAG_CMDREND
 | 
SDIO_FLAG_CTIMEOUT
))

2767 if(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_CTIMEOUT
))

2769 
”rÜ¡©e
 = 
SD_CMD_RSP_TIMEOUT
;

2771 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_CTIMEOUT
);

2773  
”rÜ¡©e
;

2775 if(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_CCRCFAIL
))

2777 
”rÜ¡©e
 = 
SD_CMD_CRC_FAIL
;

2779 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_CCRCFAIL
);

2781  
”rÜ¡©e
;

2785 if(
	`SDIO_G‘CommªdRe¥Ú£
(
hsd
->
In¡ªû
è!ð
SD_CMD
)

2787 
”rÜ¡©e
 = 
SD_ILLEGAL_CMD
;

2789  
”rÜ¡©e
;

2793 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_STATIC_FLAGS
);

2796 
»¥Ú£_r1
 = 
	`SDIO_G‘Re¥Ú£
(
SDIO_RESP1
);

2798 if((
»¥Ú£_r1
 & 
SD_OCR_ERRORBITS
è=ð
SD_ALLZERO
)

2800  
”rÜ¡©e
;

2803 if((
»¥Ú£_r1
 & 
SD_OCR_ADDR_OUT_OF_RANGE
) == SD_OCR_ADDR_OUT_OF_RANGE)

2805 (
SD_ADDR_OUT_OF_RANGE
);

2808 if((
»¥Ú£_r1
 & 
SD_OCR_ADDR_MISALIGNED
) == SD_OCR_ADDR_MISALIGNED)

2810 (
SD_ADDR_MISALIGNED
);

2813 if((
»¥Ú£_r1
 & 
SD_OCR_BLOCK_LEN_ERR
) == SD_OCR_BLOCK_LEN_ERR)

2815 (
SD_BLOCK_LEN_ERR
);

2818 if((
»¥Ú£_r1
 & 
SD_OCR_ERASE_SEQ_ERR
) == SD_OCR_ERASE_SEQ_ERR)

2820 (
SD_ERASE_SEQ_ERR
);

2823 if((
»¥Ú£_r1
 & 
SD_OCR_BAD_ERASE_PARAM
) == SD_OCR_BAD_ERASE_PARAM)

2825 (
SD_BAD_ERASE_PARAM
);

2828 if((
»¥Ú£_r1
 & 
SD_OCR_WRITE_PROT_VIOLATION
) == SD_OCR_WRITE_PROT_VIOLATION)

2830 (
SD_WRITE_PROT_VIOLATION
);

2833 if((
»¥Ú£_r1
 & 
SD_OCR_LOCK_UNLOCK_FAILED
) == SD_OCR_LOCK_UNLOCK_FAILED)

2835 (
SD_LOCK_UNLOCK_FAILED
);

2838 if((
»¥Ú£_r1
 & 
SD_OCR_COM_CRC_FAILED
) == SD_OCR_COM_CRC_FAILED)

2840 (
SD_COM_CRC_FAILED
);

2843 if((
»¥Ú£_r1
 & 
SD_OCR_ILLEGAL_CMD
) == SD_OCR_ILLEGAL_CMD)

2845 (
SD_ILLEGAL_CMD
);

2848 if((
»¥Ú£_r1
 & 
SD_OCR_CARD_ECC_FAILED
) == SD_OCR_CARD_ECC_FAILED)

2850 (
SD_CARD_ECC_FAILED
);

2853 if((
»¥Ú£_r1
 & 
SD_OCR_CC_ERROR
) == SD_OCR_CC_ERROR)

2855 (
SD_CC_ERROR
);

2858 if((
»¥Ú£_r1
 & 
SD_OCR_GENERAL_UNKNOWN_ERROR
) == SD_OCR_GENERAL_UNKNOWN_ERROR)

2860 (
SD_GENERAL_UNKNOWN_ERROR
);

2863 if((
»¥Ú£_r1
 & 
SD_OCR_STREAM_READ_UNDERRUN
) == SD_OCR_STREAM_READ_UNDERRUN)

2865 (
SD_STREAM_READ_UNDERRUN
);

2868 if((
»¥Ú£_r1
 & 
SD_OCR_STREAM_WRITE_OVERRUN
) == SD_OCR_STREAM_WRITE_OVERRUN)

2870 (
SD_STREAM_WRITE_OVERRUN
);

2873 if((
»¥Ú£_r1
 & 
SD_OCR_CID_CSD_OVERWRITE
) == SD_OCR_CID_CSD_OVERWRITE)

2875 (
SD_CID_CSD_OVERWRITE
);

2878 if((
»¥Ú£_r1
 & 
SD_OCR_WP_ERASE_SKIP
) == SD_OCR_WP_ERASE_SKIP)

2880 (
SD_WP_ERASE_SKIP
);

2883 if((
»¥Ú£_r1
 & 
SD_OCR_CARD_ECC_DISABLED
) == SD_OCR_CARD_ECC_DISABLED)

2885 (
SD_CARD_ECC_DISABLED
);

2888 if((
»¥Ú£_r1
 & 
SD_OCR_ERASE_RESET
) == SD_OCR_ERASE_RESET)

2890 (
SD_ERASE_RESET
);

2893 if((
»¥Ú£_r1
 & 
SD_OCR_AKE_SEQ_ERROR
) == SD_OCR_AKE_SEQ_ERROR)

2895 (
SD_AKE_SEQ_ERROR
);

2898  
”rÜ¡©e
;

2899 
	}
}

2906 
HAL_SD_E¼ÜTy³def
 
	$SD_CmdRe¥3E¼Ü
(
SD_HªdËTy³Def
 *
hsd
)

2908 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_OK
;

2910 !
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_CCRCFAIL
 | 
SDIO_FLAG_CMDREND
 | 
SDIO_FLAG_CTIMEOUT
))

2914 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_CTIMEOUT
))

2916 
”rÜ¡©e
 = 
SD_CMD_RSP_TIMEOUT
;

2918 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_CTIMEOUT
);

2920  
”rÜ¡©e
;

2924 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_STATIC_FLAGS
);

2926  
”rÜ¡©e
;

2927 
	}
}

2934 
HAL_SD_E¼ÜTy³def
 
	$SD_CmdRe¥2E¼Ü
(
SD_HªdËTy³Def
 *
hsd
)

2936 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_OK
;

2938 !
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_CCRCFAIL
 | 
SDIO_FLAG_CMDREND
 | 
SDIO_FLAG_CTIMEOUT
))

2942 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_CTIMEOUT
))

2944 
”rÜ¡©e
 = 
SD_CMD_RSP_TIMEOUT
;

2946 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_CTIMEOUT
);

2948  
”rÜ¡©e
;

2950 ià(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_CCRCFAIL
))

2952 
”rÜ¡©e
 = 
SD_CMD_CRC_FAIL
;

2954 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_CCRCFAIL
);

2956  
”rÜ¡©e
;

2964 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_STATIC_FLAGS
);

2966  
”rÜ¡©e
;

2967 
	}
}

2977 
HAL_SD_E¼ÜTy³def
 
	$SD_CmdRe¥6E¼Ü
(
SD_HªdËTy³Def
 *
hsd
, 
ušt8_t
 
SD_CMD
, 
ušt16_t
 *
pRCA
)

2979 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_OK
;

2980 
ušt32_t
 
»¥Ú£_r1
;

2982 !
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_CCRCFAIL
 | 
SDIO_FLAG_CMDREND
 | 
SDIO_FLAG_CTIMEOUT
))

2986 if(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_CTIMEOUT
))

2988 
”rÜ¡©e
 = 
SD_CMD_RSP_TIMEOUT
;

2990 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_CTIMEOUT
);

2992  
”rÜ¡©e
;

2994 if(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_CCRCFAIL
))

2996 
”rÜ¡©e
 = 
SD_CMD_CRC_FAIL
;

2998 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_CCRCFAIL
);

3000  
”rÜ¡©e
;

3008 if(
	`SDIO_G‘CommªdRe¥Ú£
(
hsd
->
In¡ªû
è!ð
SD_CMD
)

3010 
”rÜ¡©e
 = 
SD_ILLEGAL_CMD
;

3012  
”rÜ¡©e
;

3016 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_STATIC_FLAGS
);

3019 
»¥Ú£_r1
 = 
	`SDIO_G‘Re¥Ú£
(
SDIO_RESP1
);

3021 if((
»¥Ú£_r1
 & (
SD_R6_GENERAL_UNKNOWN_ERROR
 | 
SD_R6_ILLEGAL_CMD
 | 
SD_R6_COM_CRC_FAILED
)è=ð
SD_ALLZERO
)

3023 *
pRCA
 = (
ušt16_t
è(
»¥Ú£_r1
 >> 16);

3025  
”rÜ¡©e
;

3028 if((
»¥Ú£_r1
 & 
SD_R6_GENERAL_UNKNOWN_ERROR
) == SD_R6_GENERAL_UNKNOWN_ERROR)

3030 (
SD_GENERAL_UNKNOWN_ERROR
);

3033 if((
»¥Ú£_r1
 & 
SD_R6_ILLEGAL_CMD
) == SD_R6_ILLEGAL_CMD)

3035 (
SD_ILLEGAL_CMD
);

3038 if((
»¥Ú£_r1
 & 
SD_R6_COM_CRC_FAILED
) == SD_R6_COM_CRC_FAILED)

3040 (
SD_COM_CRC_FAILED
);

3043  
”rÜ¡©e
;

3044 
	}
}

3051 
HAL_SD_E¼ÜTy³def
 
	$SD_WideBus_EÇbË
(
SD_HªdËTy³Def
 *
hsd
)

3053 
SDIO_CmdIn™Ty³Def
 
sdio_cmdš™¡ruùu»
;

3054 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_OK
;

3056 
ušt32_t
 
sü
[2] = {0, 0};

3058 if((
	`SDIO_G‘Re¥Ú£
(
SDIO_RESP1
è& 
SD_CARD_LOCKED
) == SD_CARD_LOCKED)

3060 
”rÜ¡©e
 = 
SD_LOCK_UNLOCK_FAILED
;

3062  
”rÜ¡©e
;

3066 
”rÜ¡©e
 = 
	`SD_FšdSCR
(
hsd
, 
sü
);

3068 if(
”rÜ¡©e
 !ð
SD_OK
)

3070  
”rÜ¡©e
;

3074 if((
sü
[1] & 
SD_WIDE_BUS_SUPPORT
è!ð
SD_ALLZERO
)

3077 
sdio_cmdš™¡ruùu»
.
Argum’t
 = (
ušt32_t
)(
hsd
->
RCA
 << 16);

3078 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_APP_CMD
;

3079 
sdio_cmdš™¡ruùu»
.
Re¥Ú£
 = 
SDIO_RESPONSE_SHORT
;

3080 
sdio_cmdš™¡ruùu»
.
Wa™FÜIÁ”ru±
 = 
SDIO_WAIT_NO
;

3081 
sdio_cmdš™¡ruùu»
.
CPSM
 = 
SDIO_CPSM_ENABLE
;

3082 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

3085 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_APP_CMD
);

3087 if(
”rÜ¡©e
 !ð
SD_OK
)

3089  
”rÜ¡©e
;

3093 
sdio_cmdš™¡ruùu»
.
Argum’t
 = 2;

3094 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_APP_SD_SET_BUSWIDTH
;

3095 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

3098 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_APP_SD_SET_BUSWIDTH
);

3100 if(
”rÜ¡©e
 !ð
SD_OK
)

3102  
”rÜ¡©e
;

3105  
”rÜ¡©e
;

3109 
”rÜ¡©e
 = 
SD_REQUEST_NOT_APPLICABLE
;

3111  
”rÜ¡©e
;

3113 
	}
}

3120 
HAL_SD_E¼ÜTy³def
 
	$SD_WideBus_Di§bË
(
SD_HªdËTy³Def
 *
hsd
)

3122 
SDIO_CmdIn™Ty³Def
 
sdio_cmdš™¡ruùu»
;

3123 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_OK
;

3125 
ušt32_t
 
sü
[2] = {0, 0};

3127 if((
	`SDIO_G‘Re¥Ú£
(
SDIO_RESP1
è& 
SD_CARD_LOCKED
) == SD_CARD_LOCKED)

3129 
”rÜ¡©e
 = 
SD_LOCK_UNLOCK_FAILED
;

3131  
”rÜ¡©e
;

3135 
”rÜ¡©e
 = 
	`SD_FšdSCR
(
hsd
, 
sü
);

3137 if(
”rÜ¡©e
 !ð
SD_OK
)

3139  
”rÜ¡©e
;

3143 if((
sü
[1] & 
SD_SINGLE_BUS_SUPPORT
è!ð
SD_ALLZERO
)

3146 
sdio_cmdš™¡ruùu»
.
Argum’t
 = (
ušt32_t
)(
hsd
->
RCA
 << 16);

3147 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_APP_CMD
;

3148 
sdio_cmdš™¡ruùu»
.
Re¥Ú£
 = 
SDIO_RESPONSE_SHORT
;

3149 
sdio_cmdš™¡ruùu»
.
Wa™FÜIÁ”ru±
 = 
SDIO_WAIT_NO
;

3150 
sdio_cmdš™¡ruùu»
.
CPSM
 = 
SDIO_CPSM_ENABLE
;

3151 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

3154 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_APP_CMD
);

3156 if(
”rÜ¡©e
 !ð
SD_OK
)

3158  
”rÜ¡©e
;

3162 
sdio_cmdš™¡ruùu»
.
Argum’t
 = 0;

3163 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_APP_SD_SET_BUSWIDTH
;

3164 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

3167 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_APP_SD_SET_BUSWIDTH
);

3169 if(
”rÜ¡©e
 !ð
SD_OK
)

3171  
”rÜ¡©e
;

3174  
”rÜ¡©e
;

3178 
”rÜ¡©e
 = 
SD_REQUEST_NOT_APPLICABLE
;

3180  
”rÜ¡©e
;

3182 
	}
}

3191 
HAL_SD_E¼ÜTy³def
 
	$SD_FšdSCR
(
SD_HªdËTy³Def
 *
hsd
, 
ušt32_t
 *
pSCR
)

3193 
SDIO_CmdIn™Ty³Def
 
sdio_cmdš™¡ruùu»
;

3194 
SDIO_D©aIn™Ty³Def
 
sdio_d©aš™¡ruùu»
;

3195 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_OK
;

3196 
ušt32_t
 
šdex
 = 0;

3197 
ušt32_t
 
‹mpsü
[2] = {0, 0};

3201 
sdio_cmdš™¡ruùu»
.
Argum’t
 = (
ušt32_t
)8;

3202 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_SET_BLOCKLEN
;

3203 
sdio_cmdš™¡ruùu»
.
Re¥Ú£
 = 
SDIO_RESPONSE_SHORT
;

3204 
sdio_cmdš™¡ruùu»
.
Wa™FÜIÁ”ru±
 = 
SDIO_WAIT_NO
;

3205 
sdio_cmdš™¡ruùu»
.
CPSM
 = 
SDIO_CPSM_ENABLE
;

3206 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

3209 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_SET_BLOCKLEN
);

3211 if(
”rÜ¡©e
 !ð
SD_OK
)

3213  
”rÜ¡©e
;

3217 
sdio_cmdš™¡ruùu»
.
Argum’t
 = (
ušt32_t
)((
hsd
->
RCA
) << 16);

3218 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_APP_CMD
;

3219 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

3222 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_APP_CMD
);

3224 if(
”rÜ¡©e
 !ð
SD_OK
)

3226  
”rÜ¡©e
;

3228 
sdio_d©aš™¡ruùu»
.
D©aTimeOut
 = 
SD_DATATIMEOUT
;

3229 
sdio_d©aš™¡ruùu»
.
D©aL’gth
 = 8;

3230 
sdio_d©aš™¡ruùu»
.
D©aBlockSize
 = 
SDIO_DATABLOCK_SIZE_8B
;

3231 
sdio_d©aš™¡ruùu»
.
T¿nsãrDœ
 = 
SDIO_TRANSFER_DIR_TO_SDIO
;

3232 
sdio_d©aš™¡ruùu»
.
T¿nsãrMode
 = 
SDIO_TRANSFER_MODE_BLOCK
;

3233 
sdio_d©aš™¡ruùu»
.
DPSM
 = 
SDIO_DPSM_ENABLE
;

3234 
	`SDIO_D©aCÚfig
(
hsd
->
In¡ªû
, &
sdio_d©aš™¡ruùu»
);

3237 
sdio_cmdš™¡ruùu»
.
Argum’t
 = 0;

3238 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_SD_APP_SEND_SCR
;

3239 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

3242 
”rÜ¡©e
 = 
	`SD_CmdRe¥1E¼Ü
(
hsd
, 
SD_CMD_SD_APP_SEND_SCR
);

3244 if(
”rÜ¡©e
 !ð
SD_OK
)

3246  
”rÜ¡©e
;

3248 #ifdeà
SDIO_STA_STBITERR


3249 !
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_RXOVERR
 | 
SDIO_FLAG_DCRCFAIL
 | 
SDIO_FLAG_DTIMEOUT
 | 
SDIO_FLAG_DBCKEND
 | 
SDIO_FLAG_STBITERR
))

3251 !
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_RXOVERR
 | 
SDIO_FLAG_DCRCFAIL
 | 
SDIO_FLAG_DTIMEOUT
 | 
SDIO_FLAG_DBCKEND
))

3254 if(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_RXDAVL
))

3256 *(
‹mpsü
 + 
šdex
èð
	`SDIO_R—dFIFO
(
hsd
->
In¡ªû
);

3257 
šdex
++;

3261 if(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_DTIMEOUT
))

3263 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_DTIMEOUT
);

3265 
”rÜ¡©e
 = 
SD_DATA_TIMEOUT
;

3267  
”rÜ¡©e
;

3269 if(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_DCRCFAIL
))

3271 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_DCRCFAIL
);

3273 
”rÜ¡©e
 = 
SD_DATA_CRC_FAIL
;

3275  
”rÜ¡©e
;

3277 if(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_RXOVERR
))

3279 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_RXOVERR
);

3281 
”rÜ¡©e
 = 
SD_RX_OVERRUN
;

3283  
”rÜ¡©e
;

3285 #ifdeà
SDIO_STA_STBITERR


3286 if(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_STBITERR
))

3288 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_STBITERR
);

3290 
”rÜ¡©e
 = 
SD_START_BIT_ERR
;

3292  
”rÜ¡©e
;

3301 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_STATIC_FLAGS
);

3303 *(
pSCR
 + 1èð((
‹mpsü
[0] & 
SD_0TO7BITS
è<< 24è| (Ñempsü[0] & 
SD_8TO15BITS
) << 8) |\

3304 ((
‹mpsü
[0] & 
SD_16TO23BITS
è>> 8è| (Ñempsü[0] & 
SD_24TO31BITS
) >> 24);

3306 *(
pSCR
èð((
‹mpsü
[1] & 
SD_0TO7BITS
è<< 24è| (Ñempsü[1] & 
SD_8TO15BITS
) << 8) |\

3307 ((
‹mpsü
[1] & 
SD_16TO23BITS
è>> 8è| (Ñempsü[1] & 
SD_24TO31BITS
) >> 24);

3309  
”rÜ¡©e
;

3310 
	}
}

3318 
HAL_SD_E¼ÜTy³def
 
	$SD_IsC¬dProg¿mmšg
(
SD_HªdËTy³Def
 *
hsd
, 
ušt8_t
 *
pStus
)

3320 
SDIO_CmdIn™Ty³Def
 
sdio_cmdš™¡ruùu»
;

3321 
HAL_SD_E¼ÜTy³def
 
”rÜ¡©e
 = 
SD_OK
;

3322 
__IO
 
ušt32_t
 
»¥Ú£R1
 = 0;

3324 
sdio_cmdš™¡ruùu»
.
Argum’t
 = (
ušt32_t
)(
hsd
->
RCA
 << 16);

3325 
sdio_cmdš™¡ruùu»
.
CmdIndex
 = 
SD_CMD_SEND_STATUS
;

3326 
sdio_cmdš™¡ruùu»
.
Re¥Ú£
 = 
SDIO_RESPONSE_SHORT
;

3327 
sdio_cmdš™¡ruùu»
.
Wa™FÜIÁ”ru±
 = 
SDIO_WAIT_NO
;

3328 
sdio_cmdš™¡ruùu»
.
CPSM
 = 
SDIO_CPSM_ENABLE
;

3329 
	`SDIO_S’dCommªd
(
hsd
->
In¡ªû
, &
sdio_cmdš™¡ruùu»
);

3331 !
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_CCRCFAIL
 | 
SDIO_FLAG_CMDREND
 | 
SDIO_FLAG_CTIMEOUT
))

3335 if(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_CTIMEOUT
))

3337 
”rÜ¡©e
 = 
SD_CMD_RSP_TIMEOUT
;

3339 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_CTIMEOUT
);

3341  
”rÜ¡©e
;

3343 if(
	`__HAL_SD_SDIO_GET_FLAG
(
hsd
, 
SDIO_FLAG_CCRCFAIL
))

3345 
”rÜ¡©e
 = 
SD_CMD_CRC_FAIL
;

3347 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_FLAG_CCRCFAIL
);

3349  
”rÜ¡©e
;

3357 if((
ušt32_t
)
	`SDIO_G‘CommªdRe¥Ú£
(
hsd
->
In¡ªû
è!ð
SD_CMD_SEND_STATUS
)

3359 
”rÜ¡©e
 = 
SD_ILLEGAL_CMD
;

3361  
”rÜ¡©e
;

3365 
	`__HAL_SD_SDIO_CLEAR_FLAG
(
hsd
, 
SDIO_STATIC_FLAGS
);

3369 
»¥Ú£R1
 = 
	`SDIO_G‘Re¥Ú£
(
SDIO_RESP1
);

3372 *
pStus
 = (
ušt8_t
)((
»¥Ú£R1
 >> 9) & 0x0000000F);

3374 if((
»¥Ú£R1
 & 
SD_OCR_ERRORBITS
è=ð
SD_ALLZERO
)

3376  
”rÜ¡©e
;

3379 if((
»¥Ú£R1
 & 
SD_OCR_ADDR_OUT_OF_RANGE
) == SD_OCR_ADDR_OUT_OF_RANGE)

3381 (
SD_ADDR_OUT_OF_RANGE
);

3384 if((
»¥Ú£R1
 & 
SD_OCR_ADDR_MISALIGNED
) == SD_OCR_ADDR_MISALIGNED)

3386 (
SD_ADDR_MISALIGNED
);

3389 if((
»¥Ú£R1
 & 
SD_OCR_BLOCK_LEN_ERR
) == SD_OCR_BLOCK_LEN_ERR)

3391 (
SD_BLOCK_LEN_ERR
);

3394 if((
»¥Ú£R1
 & 
SD_OCR_ERASE_SEQ_ERR
) == SD_OCR_ERASE_SEQ_ERR)

3396 (
SD_ERASE_SEQ_ERR
);

3399 if((
»¥Ú£R1
 & 
SD_OCR_BAD_ERASE_PARAM
) == SD_OCR_BAD_ERASE_PARAM)

3401 (
SD_BAD_ERASE_PARAM
);

3404 if((
»¥Ú£R1
 & 
SD_OCR_WRITE_PROT_VIOLATION
) == SD_OCR_WRITE_PROT_VIOLATION)

3406 (
SD_WRITE_PROT_VIOLATION
);

3409 if((
»¥Ú£R1
 & 
SD_OCR_LOCK_UNLOCK_FAILED
) == SD_OCR_LOCK_UNLOCK_FAILED)

3411 (
SD_LOCK_UNLOCK_FAILED
);

3414 if((
»¥Ú£R1
 & 
SD_OCR_COM_CRC_FAILED
) == SD_OCR_COM_CRC_FAILED)

3416 (
SD_COM_CRC_FAILED
);

3419 if((
»¥Ú£R1
 & 
SD_OCR_ILLEGAL_CMD
) == SD_OCR_ILLEGAL_CMD)

3421 (
SD_ILLEGAL_CMD
);

3424 if((
»¥Ú£R1
 & 
SD_OCR_CARD_ECC_FAILED
) == SD_OCR_CARD_ECC_FAILED)

3426 (
SD_CARD_ECC_FAILED
);

3429 if((
»¥Ú£R1
 & 
SD_OCR_CC_ERROR
) == SD_OCR_CC_ERROR)

3431 (
SD_CC_ERROR
);

3434 if((
»¥Ú£R1
 & 
SD_OCR_GENERAL_UNKNOWN_ERROR
) == SD_OCR_GENERAL_UNKNOWN_ERROR)

3436 (
SD_GENERAL_UNKNOWN_ERROR
);

3439 if((
»¥Ú£R1
 & 
SD_OCR_STREAM_READ_UNDERRUN
) == SD_OCR_STREAM_READ_UNDERRUN)

3441 (
SD_STREAM_READ_UNDERRUN
);

3444 if((
»¥Ú£R1
 & 
SD_OCR_STREAM_WRITE_OVERRUN
) == SD_OCR_STREAM_WRITE_OVERRUN)

3446 (
SD_STREAM_WRITE_OVERRUN
);

3449 if((
»¥Ú£R1
 & 
SD_OCR_CID_CSD_OVERWRITE
) == SD_OCR_CID_CSD_OVERWRITE)

3451 (
SD_CID_CSD_OVERWRITE
);

3454 if((
»¥Ú£R1
 & 
SD_OCR_WP_ERASE_SKIP
) == SD_OCR_WP_ERASE_SKIP)

3456 (
SD_WP_ERASE_SKIP
);

3459 if((
»¥Ú£R1
 & 
SD_OCR_CARD_ECC_DISABLED
) == SD_OCR_CARD_ECC_DISABLED)

3461 (
SD_CARD_ECC_DISABLED
);

3464 if((
»¥Ú£R1
 & 
SD_OCR_ERASE_RESET
) == SD_OCR_ERASE_RESET)

3466 (
SD_ERASE_RESET
);

3469 if((
»¥Ú£R1
 & 
SD_OCR_AKE_SEQ_ERROR
) == SD_OCR_AKE_SEQ_ERROR)

3471 (
SD_AKE_SEQ_ERROR
);

3474  
”rÜ¡©e
;

3475 
	}
}

3481 
	gSTM32F401xC
 || 
	gSTM32F401xE
 || 
	gSTM32F411xE
 || 
	gSTM32F446xx
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 */

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_sdram.c

94 
	~"¡m32f4xx_h®.h
"

104 #ifdeà
HAL_SDRAM_MODULE_ENABLED


105 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

106 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

140 
HAL_StusTy³Def
 
	$HAL_SDRAM_In™
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
FMC_SDRAM_TimšgTy³Def
 *
Timšg
)

143 if(
hsd¿m
 =ð
NULL
)

145  
HAL_ERROR
;

148 if(
hsd¿m
->
S‹
 =ð
HAL_SDRAM_STATE_RESET
)

151 
hsd¿m
->
Lock
 = 
HAL_UNLOCKED
;

153 
	`HAL_SDRAM_M¥In™
(
hsd¿m
);

157 
hsd¿m
->
S‹
 = 
HAL_SDRAM_STATE_BUSY
;

160 
	`FMC_SDRAM_In™
(
hsd¿m
->
In¡ªû
, &(hsd¿m->
In™
));

163 
	`FMC_SDRAM_Timšg_In™
(
hsd¿m
->
In¡ªû
, 
Timšg
, hsd¿m->
In™
.
SDBªk
);

166 
hsd¿m
->
S‹
 = 
HAL_SDRAM_STATE_READY
;

168  
HAL_OK
;

169 
	}
}

177 
HAL_StusTy³Def
 
	$HAL_SDRAM_DeIn™
(
SDRAM_HªdËTy³Def
 *
hsd¿m
)

180 
	`HAL_SDRAM_M¥DeIn™
(
hsd¿m
);

183 
	`FMC_SDRAM_DeIn™
(
hsd¿m
->
In¡ªû
, hsd¿m->
In™
.
SDBªk
);

186 
hsd¿m
->
S‹
 = 
HAL_SDRAM_STATE_RESET
;

189 
	`__HAL_UNLOCK
(
hsd¿m
);

191  
HAL_OK
;

192 
	}
}

200 
__w—k
 
	$HAL_SDRAM_M¥In™
(
SDRAM_HªdËTy³Def
 *
hsd¿m
)

205 
	}
}

213 
__w—k
 
	$HAL_SDRAM_M¥DeIn™
(
SDRAM_HªdËTy³Def
 *
hsd¿m
)

218 
	}
}

226 
	$HAL_SDRAM_IRQHªdËr
(
SDRAM_HªdËTy³Def
 *
hsd¿m
)

229 if(
	`__FMC_SDRAM_GET_FLAG
(
hsd¿m
->
In¡ªû
, 
FMC_SDRAM_FLAG_REFRESH_IT
))

232 
	`HAL_SDRAM_ReäeshE¼ÜC®lback
(
hsd¿m
);

235 
	`__FMC_SDRAM_CLEAR_FLAG
(
hsd¿m
->
In¡ªû
, 
FMC_SDRAM_FLAG_REFRESH_ERROR
);

237 
	}
}

245 
__w—k
 
	$HAL_SDRAM_ReäeshE¼ÜC®lback
(
SDRAM_HªdËTy³Def
 *
hsd¿m
)

250 
	}
}

258 
__w—k
 
	$HAL_SDRAM_DMA_XãrC¶tC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

263 
	}
}

270 
__w—k
 
	$HAL_SDRAM_DMA_XãrE¼ÜC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

275 
	}
}

303 
HAL_StusTy³Def
 
	$HAL_SDRAM_R—d_8b
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 *
pAdd»ss
, 
ušt8_t
 *
pD¡Bufãr
, ušt32_ˆ
BufãrSize
)

305 
__IO
 
ušt8_t
 *
pSd¿mAdd»ss
 = (ušt8_ˆ*)
pAdd»ss
;

308 
	`__HAL_LOCK
(
hsd¿m
);

311 if(
hsd¿m
->
S‹
 =ð
HAL_SDRAM_STATE_BUSY
)

313  
HAL_BUSY
;

315 if(
hsd¿m
->
S‹
 =ð
HAL_SDRAM_STATE_PRECHARGED
)

317  
HAL_ERROR
;

321 ; 
BufãrSize
 != 0; BufferSize--)

323 *
pD¡Bufãr
 = *(
__IO
 
ušt8_t
 *)
pSd¿mAdd»ss
;

324 
pD¡Bufãr
++;

325 
pSd¿mAdd»ss
++;

329 
	`__HAL_UNLOCK
(
hsd¿m
);

331  
HAL_OK
;

332 
	}
}

343 
HAL_StusTy³Def
 
	$HAL_SDRAM_Wr™e_8b
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 *
pAdd»ss
, 
ušt8_t
 *
pSrcBufãr
, ušt32_ˆ
BufãrSize
)

345 
__IO
 
ušt8_t
 *
pSd¿mAdd»ss
 = (ušt8_ˆ*)
pAdd»ss
;

346 
ušt32_t
 
tmp
 = 0;

349 
	`__HAL_LOCK
(
hsd¿m
);

352 
tmp
 = 
hsd¿m
->
S‹
;

354 if(
tmp
 =ð
HAL_SDRAM_STATE_BUSY
)

356  
HAL_BUSY
;

358 if((
tmp
 =ð
HAL_SDRAM_STATE_PRECHARGED
è|| (tm°=ð
HAL_SDRAM_STATE_WRITE_PROTECTED
))

360  
HAL_ERROR
;

364 ; 
BufãrSize
 != 0; BufferSize--)

366 *(
__IO
 
ušt8_t
 *)
pSd¿mAdd»ss
 = *
pSrcBufãr
;

367 
pSrcBufãr
++;

368 
pSd¿mAdd»ss
++;

372 
	`__HAL_UNLOCK
(
hsd¿m
);

374  
HAL_OK
;

375 
	}
}

386 
HAL_StusTy³Def
 
	$HAL_SDRAM_R—d_16b
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 *
pAdd»ss
, 
ušt16_t
 *
pD¡Bufãr
, ušt32_ˆ
BufãrSize
)

388 
__IO
 
ušt16_t
 *
pSd¿mAdd»ss
 = (ušt16_ˆ*)
pAdd»ss
;

391 
	`__HAL_LOCK
(
hsd¿m
);

394 if(
hsd¿m
->
S‹
 =ð
HAL_SDRAM_STATE_BUSY
)

396  
HAL_BUSY
;

398 if(
hsd¿m
->
S‹
 =ð
HAL_SDRAM_STATE_PRECHARGED
)

400  
HAL_ERROR
;

404 ; 
BufãrSize
 != 0; BufferSize--)

406 *
pD¡Bufãr
 = *(
__IO
 
ušt16_t
 *)
pSd¿mAdd»ss
;

407 
pD¡Bufãr
++;

408 
pSd¿mAdd»ss
++;

412 
	`__HAL_UNLOCK
(
hsd¿m
);

414  
HAL_OK
;

415 
	}
}

426 
HAL_StusTy³Def
 
	$HAL_SDRAM_Wr™e_16b
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 *
pAdd»ss
, 
ušt16_t
 *
pSrcBufãr
, ušt32_ˆ
BufãrSize
)

428 
__IO
 
ušt16_t
 *
pSd¿mAdd»ss
 = (ušt16_ˆ*)
pAdd»ss
;

429 
ušt32_t
 
tmp
 = 0;

432 
	`__HAL_LOCK
(
hsd¿m
);

435 
tmp
 = 
hsd¿m
->
S‹
;

437 if(
tmp
 =ð
HAL_SDRAM_STATE_BUSY
)

439  
HAL_BUSY
;

441 if((
tmp
 =ð
HAL_SDRAM_STATE_PRECHARGED
è|| (tm°=ð
HAL_SDRAM_STATE_WRITE_PROTECTED
))

443  
HAL_ERROR
;

447 ; 
BufãrSize
 != 0; BufferSize--)

449 *(
__IO
 
ušt16_t
 *)
pSd¿mAdd»ss
 = *
pSrcBufãr
;

450 
pSrcBufãr
++;

451 
pSd¿mAdd»ss
++;

455 
	`__HAL_UNLOCK
(
hsd¿m
);

457  
HAL_OK
;

458 
	}
}

469 
HAL_StusTy³Def
 
	$HAL_SDRAM_R—d_32b
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 *
pAdd»ss
, ušt32_ˆ*
pD¡Bufãr
, ušt32_ˆ
BufãrSize
)

471 
__IO
 
ušt32_t
 *
pSd¿mAdd»ss
 = (ušt32_ˆ*)
pAdd»ss
;

474 
	`__HAL_LOCK
(
hsd¿m
);

477 if(
hsd¿m
->
S‹
 =ð
HAL_SDRAM_STATE_BUSY
)

479  
HAL_BUSY
;

481 if(
hsd¿m
->
S‹
 =ð
HAL_SDRAM_STATE_PRECHARGED
)

483  
HAL_ERROR
;

487 ; 
BufãrSize
 != 0; BufferSize--)

489 *
pD¡Bufãr
 = *(
__IO
 
ušt32_t
 *)
pSd¿mAdd»ss
;

490 
pD¡Bufãr
++;

491 
pSd¿mAdd»ss
++;

495 
	`__HAL_UNLOCK
(
hsd¿m
);

497  
HAL_OK
;

498 
	}
}

509 
HAL_StusTy³Def
 
	$HAL_SDRAM_Wr™e_32b
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 *
pAdd»ss
, ušt32_ˆ*
pSrcBufãr
, ušt32_ˆ
BufãrSize
)

511 
__IO
 
ušt32_t
 *
pSd¿mAdd»ss
 = (ušt32_ˆ*)
pAdd»ss
;

512 
ušt32_t
 
tmp
 = 0;

515 
	`__HAL_LOCK
(
hsd¿m
);

518 
tmp
 = 
hsd¿m
->
S‹
;

520 if(
tmp
 =ð
HAL_SDRAM_STATE_BUSY
)

522  
HAL_BUSY
;

524 if((
tmp
 =ð
HAL_SDRAM_STATE_PRECHARGED
è|| (tm°=ð
HAL_SDRAM_STATE_WRITE_PROTECTED
))

526  
HAL_ERROR
;

530 ; 
BufãrSize
 != 0; BufferSize--)

532 *(
__IO
 
ušt32_t
 *)
pSd¿mAdd»ss
 = *
pSrcBufãr
;

533 
pSrcBufãr
++;

534 
pSd¿mAdd»ss
++;

538 
	`__HAL_UNLOCK
(
hsd¿m
);

540  
HAL_OK
;

541 
	}
}

552 
HAL_StusTy³Def
 
	$HAL_SDRAM_R—d_DMA
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 *
pAdd»ss
, ušt32_ˆ*
pD¡Bufãr
, ušt32_ˆ
BufãrSize
)

554 
ušt32_t
 
tmp
 = 0;

557 
	`__HAL_LOCK
(
hsd¿m
);

560 
tmp
 = 
hsd¿m
->
S‹
;

562 if(
tmp
 =ð
HAL_SDRAM_STATE_BUSY
)

564  
HAL_BUSY
;

566 if(
tmp
 =ð
HAL_SDRAM_STATE_PRECHARGED
)

568  
HAL_ERROR
;

572 
hsd¿m
->
hdma
->
XãrC¶tC®lback
 = 
HAL_SDRAM_DMA_XãrC¶tC®lback
;

573 
hsd¿m
->
hdma
->
XãrE¼ÜC®lback
 = 
HAL_SDRAM_DMA_XãrE¼ÜC®lback
;

576 
	`HAL_DMA_S¹_IT
(
hsd¿m
->
hdma
, (
ušt32_t
)
pAdd»ss
, (ušt32_t)
pD¡Bufãr
, (ušt32_t)
BufãrSize
);

579 
	`__HAL_UNLOCK
(
hsd¿m
);

581  
HAL_OK
;

582 
	}
}

593 
HAL_StusTy³Def
 
	$HAL_SDRAM_Wr™e_DMA
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 *
pAdd»ss
, ušt32_ˆ*
pSrcBufãr
, ušt32_ˆ
BufãrSize
)

595 
ušt32_t
 
tmp
 = 0;

598 
	`__HAL_LOCK
(
hsd¿m
);

601 
tmp
 = 
hsd¿m
->
S‹
;

603 if(
tmp
 =ð
HAL_SDRAM_STATE_BUSY
)

605  
HAL_BUSY
;

607 if((
tmp
 =ð
HAL_SDRAM_STATE_PRECHARGED
è|| (tm°=ð
HAL_SDRAM_STATE_WRITE_PROTECTED
))

609  
HAL_ERROR
;

613 
hsd¿m
->
hdma
->
XãrC¶tC®lback
 = 
HAL_SDRAM_DMA_XãrC¶tC®lback
;

614 
hsd¿m
->
hdma
->
XãrE¼ÜC®lback
 = 
HAL_SDRAM_DMA_XãrE¼ÜC®lback
;

617 
	`HAL_DMA_S¹_IT
(
hsd¿m
->
hdma
, (
ušt32_t
)
pSrcBufãr
, (ušt32_t)
pAdd»ss
, (ušt32_t)
BufãrSize
);

620 
	`__HAL_UNLOCK
(
hsd¿m
);

622  
HAL_OK
;

623 
	}
}

649 
HAL_StusTy³Def
 
	$HAL_SDRAM_Wr™ePrÙeùiÚ_EÇbË
(
SDRAM_HªdËTy³Def
 *
hsd¿m
)

652 if(
hsd¿m
->
S‹
 =ð
HAL_SDRAM_STATE_BUSY
)

654  
HAL_BUSY
;

658 
hsd¿m
->
S‹
 = 
HAL_SDRAM_STATE_BUSY
;

661 
	`FMC_SDRAM_Wr™ePrÙeùiÚ_EÇbË
(
hsd¿m
->
In¡ªû
, hsd¿m->
In™
.
SDBªk
);

664 
hsd¿m
->
S‹
 = 
HAL_SDRAM_STATE_WRITE_PROTECTED
;

666  
HAL_OK
;

667 
	}
}

675 
HAL_StusTy³Def
 
	$HAL_SDRAM_Wr™ePrÙeùiÚ_Di§bË
(
SDRAM_HªdËTy³Def
 *
hsd¿m
)

678 if(
hsd¿m
->
S‹
 =ð
HAL_SDRAM_STATE_BUSY
)

680  
HAL_BUSY
;

684 
hsd¿m
->
S‹
 = 
HAL_SDRAM_STATE_BUSY
;

687 
	`FMC_SDRAM_Wr™ePrÙeùiÚ_Di§bË
(
hsd¿m
->
In¡ªû
, hsd¿m->
In™
.
SDBªk
);

690 
hsd¿m
->
S‹
 = 
HAL_SDRAM_STATE_READY
;

692  
HAL_OK
;

693 
	}
}

703 
HAL_StusTy³Def
 
	$HAL_SDRAM_S’dCommªd
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
FMC_SDRAM_CommªdTy³Def
 *
Commªd
, 
ušt32_t
 
Timeout
)

706 if(
hsd¿m
->
S‹
 =ð
HAL_SDRAM_STATE_BUSY
)

708  
HAL_BUSY
;

712 
hsd¿m
->
S‹
 = 
HAL_SDRAM_STATE_BUSY
;

715 
	`FMC_SDRAM_S’dCommªd
(
hsd¿m
->
In¡ªû
, 
Commªd
, 
Timeout
);

718 if(
Commªd
->
CommªdMode
 =ð
FMC_SDRAM_CMD_PALL
)

720 
hsd¿m
->
S‹
 = 
HAL_SDRAM_STATE_PRECHARGED
;

724 
hsd¿m
->
S‹
 = 
HAL_SDRAM_STATE_READY
;

727  
HAL_OK
;

728 
	}
}

737 
HAL_StusTy³Def
 
	$HAL_SDRAM_Prog¿mReäeshR©e
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 
ReäeshR©e
)

740 if(
hsd¿m
->
S‹
 =ð
HAL_SDRAM_STATE_BUSY
)

742  
HAL_BUSY
;

746 
hsd¿m
->
S‹
 = 
HAL_SDRAM_STATE_BUSY
;

749 
	`FMC_SDRAM_Prog¿mReäeshR©e
(
hsd¿m
->
In¡ªû
 ,
ReäeshR©e
);

752 
hsd¿m
->
S‹
 = 
HAL_SDRAM_STATE_READY
;

754  
HAL_OK
;

755 
	}
}

764 
HAL_StusTy³Def
 
	$HAL_SDRAM_S‘AutoReäeshNumb”
(
SDRAM_HªdËTy³Def
 *
hsd¿m
, 
ušt32_t
 
AutoReäeshNumb”
)

767 if(
hsd¿m
->
S‹
 =ð
HAL_SDRAM_STATE_BUSY
)

769  
HAL_BUSY
;

773 
hsd¿m
->
S‹
 = 
HAL_SDRAM_STATE_BUSY
;

776 
	`FMC_SDRAM_S‘AutoReäeshNumb”
(
hsd¿m
->
In¡ªû
 ,
AutoReäeshNumb”
);

779 
hsd¿m
->
S‹
 = 
HAL_SDRAM_STATE_READY
;

781  
HAL_OK
;

782 
	}
}

790 
ušt32_t
 
	$HAL_SDRAM_G‘ModeStus
(
SDRAM_HªdËTy³Def
 *
hsd¿m
)

793 (
	`FMC_SDRAM_G‘ModeStus
(
hsd¿m
->
In¡ªû
, hsd¿m->
In™
.
SDBªk
));

794 
	}
}

821 
HAL_SDRAM_S‹Ty³Def
 
	$HAL_SDRAM_G‘S‹
(
SDRAM_HªdËTy³Def
 *
hsd¿m
)

823  
hsd¿m
->
S‹
;

824 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_smartcard.c

131 
	~"¡m32f4xx_h®.h
"

141 #ifdeà
HAL_SMARTCARD_MODULE_ENABLED


147 
	#SMARTCARD_TIMEOUT_VALUE
 22000

	)

157 
SMARTCARD_S‘CÚfig
 (
SMARTCARD_HªdËTy³Def
 *
hsc
);

158 
HAL_StusTy³Def
 
SMARTCARD_T¿nsm™_IT
(
SMARTCARD_HªdËTy³Def
 *
hsc
);

159 
HAL_StusTy³Def
 
SMARTCARD_EndT¿nsm™_IT
(
SMARTCARD_HªdËTy³Def
 *
hsm¬tÿrd
);

160 
HAL_StusTy³Def
 
SMARTCARD_Reûive_IT
(
SMARTCARD_HªdËTy³Def
 *
hsc
);

161 
SMARTCARD_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

162 
SMARTCARD_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

163 
SMARTCARD_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

164 
HAL_StusTy³Def
 
SMARTCARD_Wa™OnFÏgUÁžTimeout
(
SMARTCARD_HªdËTy³Def
 *
hsc
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Timeout
);

236 
HAL_StusTy³Def
 
	$HAL_SMARTCARD_In™
(
SMARTCARD_HªdËTy³Def
 *
hsc
)

239 if(
hsc
 =ð
NULL
)

241  
HAL_ERROR
;

245 
	`as£¹_·¿m
(
	`IS_SMARTCARD_INSTANCE
(
hsc
->
In¡ªû
));

246 
	`as£¹_·¿m
(
	`IS_SMARTCARD_NACK_STATE
(
hsc
->
In™
.
NACKS‹
));

248 if(
hsc
->
S‹
 =ð
HAL_SMARTCARD_STATE_RESET
)

251 
hsc
->
Lock
 = 
HAL_UNLOCKED
;

253 
	`HAL_SMARTCARD_M¥In™
(
hsc
);

256 
hsc
->
S‹
 = 
HAL_SMARTCARD_STATE_BUSY
;

259 
	`MODIFY_REG
(
hsc
->
In¡ªû
->
GTPR
, 
USART_GTPR_PSC
, hsc->
In™
.
P»sÿËr
);

262 
	`MODIFY_REG
(
hsc
->
In¡ªû
->
GTPR
, 
USART_GTPR_GT
, ((hsc->
In™
.
Gu¬dTime
)<<8));

265 
	`SMARTCARD_S‘CÚfig
(
hsc
);

270 
hsc
->
In¡ªû
->
CR2
 &ð~
USART_CR2_LINEN
;

271 
hsc
->
In¡ªû
->
CR3
 &ð~(
USART_CR3_IREN
 | 
USART_CR3_HDSEL
);

274 
	`__HAL_SMARTCARD_ENABLE_IT
(
hsc
, 
SMARTCARD_IT_PE
);

277 
	`__HAL_SMARTCARD_ENABLE_IT
(
hsc
, 
SMARTCARD_IT_ERR
);

280 
	`__HAL_SMARTCARD_ENABLE
(
hsc
);

283 
	`MODIFY_REG
(
hsc
->
In¡ªû
->
CR3
, 
USART_CR3_NACK
, hsc->
In™
.
NACKS‹
);

286 
hsc
->
In¡ªû
->
CR3
 |ð(
USART_CR3_SCEN
);

289 
hsc
->
E¼ÜCode
 = 
HAL_SMARTCARD_ERROR_NONE
;

290 
hsc
->
S‹
ð
HAL_SMARTCARD_STATE_READY
;

292  
HAL_OK
;

293 
	}
}

301 
HAL_StusTy³Def
 
	$HAL_SMARTCARD_DeIn™
(
SMARTCARD_HªdËTy³Def
 *
hsc
)

304 if(
hsc
 =ð
NULL
)

306  
HAL_ERROR
;

310 
	`as£¹_·¿m
(
	`IS_SMARTCARD_INSTANCE
(
hsc
->
In¡ªû
));

312 
hsc
->
S‹
 = 
HAL_SMARTCARD_STATE_BUSY
;

315 
	`__HAL_SMARTCARD_DISABLE
(
hsc
);

318 
	`HAL_SMARTCARD_M¥DeIn™
(
hsc
);

320 
hsc
->
E¼ÜCode
 = 
HAL_SMARTCARD_ERROR_NONE
;

321 
hsc
->
S‹
 = 
HAL_SMARTCARD_STATE_RESET
;

324 
	`__HAL_UNLOCK
(
hsc
);

326  
HAL_OK
;

327 
	}
}

335 
__w—k
 
	$HAL_SMARTCARD_M¥In™
(
SMARTCARD_HªdËTy³Def
 *
hsc
)

340 
	}
}

348 
__w—k
 
	$HAL_SMARTCARD_M¥DeIn™
(
SMARTCARD_HªdËTy³Def
 *
hsc
)

353 
	}
}

418 
HAL_StusTy³Def
 
	$HAL_SMARTCARD_T¿nsm™
(
SMARTCARD_HªdËTy³Def
 *
hsc
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

420 
ušt16_t
* 
tmp
;

421 
ušt32_t
 
tmp1
 = 0;

423 
tmp1
 = 
hsc
->
S‹
;

424 if((
tmp1
 =ð
HAL_SMARTCARD_STATE_READY
è|| (tmp1 =ð
HAL_SMARTCARD_STATE_BUSY_RX
))

426 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

428  
HAL_ERROR
;

432 
	`__HAL_LOCK
(
hsc
);

434 
hsc
->
E¼ÜCode
 = 
HAL_SMARTCARD_ERROR_NONE
;

436 if(
hsc
->
S‹
 =ð
HAL_SMARTCARD_STATE_BUSY_RX
)

438 
hsc
->
S‹
 = 
HAL_SMARTCARD_STATE_BUSY_TX_RX
;

442 
hsc
->
S‹
 = 
HAL_SMARTCARD_STATE_BUSY_TX
;

445 
hsc
->
TxXãrSize
 = 
Size
;

446 
hsc
->
TxXãrCouÁ
 = 
Size
;

447 
hsc
->
TxXãrCouÁ
 > 0)

449 
hsc
->
TxXãrCouÁ
--;

450 if(
	`SMARTCARD_Wa™OnFÏgUÁžTimeout
(
hsc
, 
SMARTCARD_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

452  
HAL_TIMEOUT
;

454 
tmp
 = (
ušt16_t
*è
pD©a
;

455 
hsc
->
In¡ªû
->
DR
 = (*
tmp
 & (
ušt16_t
)0x01FF);

456 
pD©a
 +=1;

459 if(
	`SMARTCARD_Wa™OnFÏgUÁžTimeout
(
hsc
, 
SMARTCARD_FLAG_TC
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

461  
HAL_TIMEOUT
;

465 if(
hsc
->
S‹
 =ð
HAL_SMARTCARD_STATE_BUSY_TX_RX
)

467 
hsc
->
S‹
 = 
HAL_SMARTCARD_STATE_BUSY_RX
;

471 
hsc
->
S‹
 = 
HAL_SMARTCARD_STATE_READY
;

474 
	`__HAL_UNLOCK
(
hsc
);

476  
HAL_OK
;

480  
HAL_BUSY
;

482 
	}
}

493 
HAL_StusTy³Def
 
	$HAL_SMARTCARD_Reûive
(
SMARTCARD_HªdËTy³Def
 *
hsc
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

495 
ušt16_t
* 
tmp
;

496 
ušt32_t
 
tmp1
 = 0;

498 
tmp1
 = 
hsc
->
S‹
;

499 if((
tmp1
 =ð
HAL_SMARTCARD_STATE_READY
è|| (tmp1 =ð
HAL_SMARTCARD_STATE_BUSY_TX
))

501 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

503  
HAL_ERROR
;

507 
	`__HAL_LOCK
(
hsc
);

509 
hsc
->
E¼ÜCode
 = 
HAL_SMARTCARD_ERROR_NONE
;

512 if(
hsc
->
S‹
 =ð
HAL_SMARTCARD_STATE_BUSY_TX
)

514 
hsc
->
S‹
 = 
HAL_SMARTCARD_STATE_BUSY_TX_RX
;

518 
hsc
->
S‹
 = 
HAL_SMARTCARD_STATE_BUSY_RX
;

521 
hsc
->
RxXãrSize
 = 
Size
;

522 
hsc
->
RxXãrCouÁ
 = 
Size
;

525 
hsc
->
RxXãrCouÁ
 > 0)

527 
hsc
->
RxXãrCouÁ
--;

528 if(
	`SMARTCARD_Wa™OnFÏgUÁžTimeout
(
hsc
, 
SMARTCARD_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

530  
HAL_TIMEOUT
;

532 
tmp
 = (
ušt16_t
*è
pD©a
;

533 *
tmp
 = (
ušt16_t
)(
hsc
->
In¡ªû
->
DR
 & (uint16_t)0x00FF);

534 
pD©a
 +=1;

538 if(
hsc
->
S‹
 =ð
HAL_SMARTCARD_STATE_BUSY_TX_RX
)

540 
hsc
->
S‹
 = 
HAL_SMARTCARD_STATE_BUSY_TX
;

544 
hsc
->
S‹
 = 
HAL_SMARTCARD_STATE_READY
;

548 
	`__HAL_UNLOCK
(
hsc
);

550  
HAL_OK
;

554  
HAL_BUSY
;

556 
	}
}

566 
HAL_StusTy³Def
 
	$HAL_SMARTCARD_T¿nsm™_IT
(
SMARTCARD_HªdËTy³Def
 *
hsc
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

568 
ušt32_t
 
tmp1
 = 0;

570 
tmp1
 = 
hsc
->
S‹
;

571 if((
tmp1
 =ð
HAL_SMARTCARD_STATE_READY
è|| (tmp1 =ð
HAL_SMARTCARD_STATE_BUSY_RX
))

573 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

575  
HAL_ERROR
;

579 
	`__HAL_LOCK
(
hsc
);

581 
hsc
->
pTxBuffPŒ
 = 
pD©a
;

582 
hsc
->
TxXãrSize
 = 
Size
;

583 
hsc
->
TxXãrCouÁ
 = 
Size
;

585 
hsc
->
E¼ÜCode
 = 
HAL_SMARTCARD_ERROR_NONE
;

587 if(
hsc
->
S‹
 =ð
HAL_SMARTCARD_STATE_BUSY_RX
)

589 
hsc
->
S‹
 = 
HAL_SMARTCARD_STATE_BUSY_TX_RX
;

593 
hsc
->
S‹
 = 
HAL_SMARTCARD_STATE_BUSY_TX
;

597 
	`__HAL_UNLOCK
(
hsc
);

600 
	`__HAL_SMARTCARD_ENABLE_IT
(
hsc
, 
SMARTCARD_IT_PE
);

603 
	`__HAL_SMARTCARD_DISABLE_IT
(
hsc
, 
SMARTCARD_IT_ERR
);

606 
	`__HAL_SMARTCARD_ENABLE_IT
(
hsc
, 
SMARTCARD_IT_TXE
);

608  
HAL_OK
;

612  
HAL_BUSY
;

614 
	}
}

624 
HAL_StusTy³Def
 
	$HAL_SMARTCARD_Reûive_IT
(
SMARTCARD_HªdËTy³Def
 *
hsc
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

626 
ušt32_t
 
tmp1
 = 0;

628 
tmp1
 = 
hsc
->
S‹
;

629 if((
tmp1
 =ð
HAL_SMARTCARD_STATE_READY
è|| (tmp1 =ð
HAL_SMARTCARD_STATE_BUSY_TX
))

631 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

633  
HAL_ERROR
;

637 
	`__HAL_LOCK
(
hsc
);

639 
hsc
->
pRxBuffPŒ
 = 
pD©a
;

640 
hsc
->
RxXãrSize
 = 
Size
;

641 
hsc
->
RxXãrCouÁ
 = 
Size
;

643 
hsc
->
E¼ÜCode
 = 
HAL_SMARTCARD_ERROR_NONE
;

645 if(
hsc
->
S‹
 =ð
HAL_SMARTCARD_STATE_BUSY_TX
)

647 
hsc
->
S‹
 = 
HAL_SMARTCARD_STATE_BUSY_TX_RX
;

651 
hsc
->
S‹
 = 
HAL_SMARTCARD_STATE_BUSY_RX
;

654 
	`__HAL_UNLOCK
(
hsc
);

657 
	`__HAL_SMARTCARD_ENABLE_IT
(
hsc
, 
SMARTCARD_IT_RXNE
);

660 
	`__HAL_SMARTCARD_ENABLE_IT
(
hsc
, 
SMARTCARD_IT_PE
);

663 
	`__HAL_SMARTCARD_ENABLE_IT
(
hsc
, 
SMARTCARD_IT_ERR
);

665  
HAL_OK
;

669  
HAL_BUSY
;

671 
	}
}

681 
HAL_StusTy³Def
 
	$HAL_SMARTCARD_T¿nsm™_DMA
(
SMARTCARD_HªdËTy³Def
 *
hsc
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

683 
ušt32_t
 *
tmp
;

684 
ušt32_t
 
tmp1
 = 0;

686 
tmp1
 = 
hsc
->
S‹
;

687 if((
tmp1
 =ð
HAL_SMARTCARD_STATE_READY
è|| (tmp1 =ð
HAL_SMARTCARD_STATE_BUSY_RX
))

689 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

691  
HAL_ERROR
;

695 
	`__HAL_LOCK
(
hsc
);

697 
hsc
->
pTxBuffPŒ
 = 
pD©a
;

698 
hsc
->
TxXãrSize
 = 
Size
;

699 
hsc
->
TxXãrCouÁ
 = 
Size
;

701 
hsc
->
E¼ÜCode
 = 
HAL_SMARTCARD_ERROR_NONE
;

703 if(
hsc
->
S‹
 =ð
HAL_SMARTCARD_STATE_BUSY_RX
)

705 
hsc
->
S‹
 = 
HAL_SMARTCARD_STATE_BUSY_TX_RX
;

709 
hsc
->
S‹
 = 
HAL_SMARTCARD_STATE_BUSY_TX
;

713 
hsc
->
hdm©x
->
XãrC¶tC®lback
 = 
SMARTCARD_DMAT¿nsm™C¶t
;

716 
hsc
->
hdm©x
->
XãrE¼ÜC®lback
 = 
SMARTCARD_DMAE¼Ü
;

719 
tmp
 = (
ušt32_t
*)&
pD©a
;

720 
	`HAL_DMA_S¹_IT
(
hsc
->
hdm©x
, *(
ušt32_t
*)
tmp
, (ušt32_t)&hsc->
In¡ªû
->
DR
, 
Size
);

723 
	`__HAL_SMARTCARD_CLEAR_FLAG
(
hsc
, 
SMARTCARD_FLAG_TC
);

727 
hsc
->
In¡ªû
->
CR3
 |ð
USART_CR3_DMAT
;

730 
	`__HAL_UNLOCK
(
hsc
);

732  
HAL_OK
;

736  
HAL_BUSY
;

738 
	}
}

749 
HAL_StusTy³Def
 
	$HAL_SMARTCARD_Reûive_DMA
(
SMARTCARD_HªdËTy³Def
 *
hsc
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

751 
ušt32_t
 *
tmp
;

752 
ušt32_t
 
tmp1
 = 0;

754 
tmp1
 = 
hsc
->
S‹
;

755 if((
tmp1
 =ð
HAL_SMARTCARD_STATE_READY
è|| (tmp1 =ð
HAL_SMARTCARD_STATE_BUSY_TX
))

757 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

759  
HAL_ERROR
;

763 
	`__HAL_LOCK
(
hsc
);

765 
hsc
->
pRxBuffPŒ
 = 
pD©a
;

766 
hsc
->
RxXãrSize
 = 
Size
;

768 
hsc
->
E¼ÜCode
 = 
HAL_SMARTCARD_ERROR_NONE
;

770 if(
hsc
->
S‹
 =ð
HAL_SMARTCARD_STATE_BUSY_TX
)

772 
hsc
->
S‹
 = 
HAL_SMARTCARD_STATE_BUSY_TX_RX
;

776 
hsc
->
S‹
 = 
HAL_SMARTCARD_STATE_BUSY_RX
;

780 
hsc
->
hdm¬x
->
XãrC¶tC®lback
 = 
SMARTCARD_DMAReûiveC¶t
;

783 
hsc
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
SMARTCARD_DMAE¼Ü
;

786 
tmp
 = (
ušt32_t
*)&
pD©a
;

787 
	`HAL_DMA_S¹_IT
(
hsc
->
hdm¬x
, (
ušt32_t
)&hsc->
In¡ªû
->
DR
, *(ušt32_t*)
tmp
, 
Size
);

791 
hsc
->
In¡ªû
->
CR3
 |ð
USART_CR3_DMAR
;

794 
	`__HAL_UNLOCK
(
hsc
);

796  
HAL_OK
;

800  
HAL_BUSY
;

802 
	}
}

810 
	$HAL_SMARTCARD_IRQHªdËr
(
SMARTCARD_HªdËTy³Def
 *
hsc
)

812 
ušt32_t
 
tmp1
 = 0, 
tmp2
 = 0;

814 
tmp1
 = 
hsc
->
In¡ªû
->
SR
;

815 
tmp2
 = 
	`__HAL_SMARTCARD_GET_IT_SOURCE
(
hsc
, 
SMARTCARD_IT_PE
);

818 if(((
tmp1
 & 
SMARTCARD_FLAG_PE
è!ð
RESET
è&& (
tmp2
 != RESET))

820 
	`__HAL_SMARTCARD_CLEAR_PEFLAG
(
hsc
);

821 
hsc
->
E¼ÜCode
 |ð
HAL_SMARTCARD_ERROR_PE
;

824 
tmp2
 = 
	`__HAL_SMARTCARD_GET_IT_SOURCE
(
hsc
, 
SMARTCARD_IT_ERR
);

826 if(((
tmp1
 & 
SMARTCARD_FLAG_FE
è!ð
RESET
è&& (
tmp2
 != RESET))

828 
	`__HAL_SMARTCARD_CLEAR_FEFLAG
(
hsc
);

829 
hsc
->
E¼ÜCode
 |ð
HAL_SMARTCARD_ERROR_FE
;

832 
tmp2
 = 
	`__HAL_SMARTCARD_GET_IT_SOURCE
(
hsc
, 
SMARTCARD_IT_ERR
);

834 if(((
tmp1
 & 
SMARTCARD_FLAG_NE
è!ð
RESET
è&& (
tmp2
 != RESET))

836 
	`__HAL_SMARTCARD_CLEAR_NEFLAG
(
hsc
);

837 
hsc
->
E¼ÜCode
 |ð
HAL_SMARTCARD_ERROR_NE
;

840 
tmp2
 = 
	`__HAL_SMARTCARD_GET_IT_SOURCE
(
hsc
, 
SMARTCARD_IT_ERR
);

842 if(((
tmp1
 & 
SMARTCARD_FLAG_ORE
è!ð
RESET
è&& (
tmp2
 != RESET))

844 
	`__HAL_SMARTCARD_CLEAR_OREFLAG
(
hsc
);

845 
hsc
->
E¼ÜCode
 |ð
HAL_SMARTCARD_ERROR_ORE
;

848 
tmp2
 = 
	`__HAL_SMARTCARD_GET_IT_SOURCE
(
hsc
, 
SMARTCARD_IT_RXNE
);

850 if(((
tmp1
 & 
SMARTCARD_FLAG_RXNE
è!ð
RESET
è&& (
tmp2
 != RESET))

852 
	`SMARTCARD_Reûive_IT
(
hsc
);

855 
tmp2
 = 
	`__HAL_SMARTCARD_GET_IT_SOURCE
(
hsc
, 
SMARTCARD_IT_TXE
);

857 if(((
tmp1
 & 
SMARTCARD_FLAG_TXE
è!ð
RESET
è&& (
tmp2
 != RESET))

859 
	`SMARTCARD_T¿nsm™_IT
(
hsc
);

862 
tmp2
 = 
	`__HAL_SMARTCARD_GET_IT_SOURCE
(
hsc
, 
SMARTCARD_IT_TC
);

864 if(((
tmp1
 & 
SMARTCARD_FLAG_TC
è!ð
RESET
è&& (
tmp2
 != RESET))

866 
	`SMARTCARD_EndT¿nsm™_IT
(
hsc
);

870 if(
hsc
->
E¼ÜCode
 !ð
HAL_SMARTCARD_ERROR_NONE
)

873 
hsc
->
S‹
ð
HAL_SMARTCARD_STATE_READY
;

874 
	`HAL_SMARTCARD_E¼ÜC®lback
(
hsc
);

876 
	}
}

884 
__w—k
 
	$HAL_SMARTCARD_TxC¶tC®lback
(
SMARTCARD_HªdËTy³Def
 *
hsc
)

889 
	}
}

897 
__w—k
 
	$HAL_SMARTCARD_RxC¶tC®lback
(
SMARTCARD_HªdËTy³Def
 *
hsc
)

902 
	}
}

910 
__w—k
 
	$HAL_SMARTCARD_E¼ÜC®lback
(
SMARTCARD_HªdËTy³Def
 *
hsc
)

915 
	}
}

942 
HAL_SMARTCARD_S‹Ty³Def
 
	$HAL_SMARTCARD_G‘S‹
(
SMARTCARD_HªdËTy³Def
 *
hsc
)

944  
hsc
->
S‹
;

945 
	}
}

953 
ušt32_t
 
	$HAL_SMARTCARD_G‘E¼Ü
(
SMARTCARD_HªdËTy³Def
 *
hsc
)

955  
hsc
->
E¼ÜCode
;

956 
	}
}

968 
	$SMARTCARD_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

970 
SMARTCARD_HªdËTy³Def
* 
hsc
 = ( SMARTCARD_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

972 
hsc
->
TxXãrCouÁ
 = 0;

976 
hsc
->
In¡ªû
->
CR3
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR3_DMAT
);

979 
	`__HAL_SMARTCARD_ENABLE_IT
(
hsc
, 
SMARTCARD_IT_TC
);

980 
	}
}

988 
	$SMARTCARD_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

990 
SMARTCARD_HªdËTy³Def
* 
hsc
 = ( SMARTCARD_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

992 
hsc
->
RxXãrCouÁ
 = 0;

996 
hsc
->
In¡ªû
->
CR3
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR3_DMAR
);

999 if(
hsc
->
S‹
 =ð
HAL_SMARTCARD_STATE_BUSY_TX_RX
)

1001 
hsc
->
S‹
 = 
HAL_SMARTCARD_STATE_BUSY_TX
;

1005 
hsc
->
S‹
 = 
HAL_SMARTCARD_STATE_READY
;

1008 
	`HAL_SMARTCARD_RxC¶tC®lback
(
hsc
);

1009 
	}
}

1017 
	$SMARTCARD_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

1019 
SMARTCARD_HªdËTy³Def
* 
hsc
 = ( SMARTCARD_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1021 
hsc
->
RxXãrCouÁ
 = 0;

1022 
hsc
->
TxXãrCouÁ
 = 0;

1023 
hsc
->
E¼ÜCode
 = 
HAL_SMARTCARD_ERROR_DMA
;

1024 
hsc
->
S‹
ð
HAL_SMARTCARD_STATE_READY
;

1026 
	`HAL_SMARTCARD_E¼ÜC®lback
(
hsc
);

1027 
	}
}

1037 
HAL_StusTy³Def
 
	$SMARTCARD_Wa™OnFÏgUÁžTimeout
(
SMARTCARD_HªdËTy³Def
 *
hsc
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Timeout
)

1039 
ušt32_t
 
tick¡¬t
 = 0;

1042 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1045 if(
Stus
 =ð
RESET
)

1047 
	`__HAL_SMARTCARD_GET_FLAG
(
hsc
, 
FÏg
è=ð
RESET
)

1050 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1052 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1055 
	`__HAL_SMARTCARD_DISABLE_IT
(
hsc
, 
SMARTCARD_IT_TXE
);

1056 
	`__HAL_SMARTCARD_DISABLE_IT
(
hsc
, 
SMARTCARD_IT_RXNE
);

1058 
hsc
->
S‹
ð
HAL_SMARTCARD_STATE_READY
;

1061 
	`__HAL_UNLOCK
(
hsc
);

1063  
HAL_TIMEOUT
;

1070 
	`__HAL_SMARTCARD_GET_FLAG
(
hsc
, 
FÏg
è!ð
RESET
)

1073 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1075 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1078 
	`__HAL_SMARTCARD_DISABLE_IT
(
hsc
, 
SMARTCARD_IT_TXE
);

1079 
	`__HAL_SMARTCARD_DISABLE_IT
(
hsc
, 
SMARTCARD_IT_RXNE
);

1081 
hsc
->
S‹
ð
HAL_SMARTCARD_STATE_READY
;

1084 
	`__HAL_UNLOCK
(
hsc
);

1086  
HAL_TIMEOUT
;

1091  
HAL_OK
;

1092 
	}
}

1100 
HAL_StusTy³Def
 
	$SMARTCARD_T¿nsm™_IT
(
SMARTCARD_HªdËTy³Def
 *
hsc
)

1102 
ušt16_t
* 
tmp
;

1103 
ušt32_t
 
tmp1
 = 0;

1105 
tmp1
 = 
hsc
->
S‹
;

1106 if((
tmp1
 =ð
HAL_SMARTCARD_STATE_BUSY_TX
è|| (tmp1 =ð
HAL_SMARTCARD_STATE_BUSY_TX_RX
))

1108 
tmp
 = (
ušt16_t
*è
hsc
->
pTxBuffPŒ
;

1109 
hsc
->
In¡ªû
->
DR
 = (
ušt16_t
)(*
tmp
 & (uint16_t)0x01FF);

1110 
hsc
->
pTxBuffPŒ
 += 1;

1112 if(--
hsc
->
TxXãrCouÁ
 == 0)

1115 
	`__HAL_SMARTCARD_DISABLE_IT
(
hsc
, 
SMARTCARD_IT_TXE
);

1118 
	`__HAL_SMARTCARD_ENABLE_IT
(
hsc
, 
SMARTCARD_IT_TC
);

1121  
HAL_OK
;

1125  
HAL_BUSY
;

1127 
	}
}

1135 
HAL_StusTy³Def
 
	$SMARTCARD_EndT¿nsm™_IT
(
SMARTCARD_HªdËTy³Def
 *
hsm¬tÿrd
)

1138 
	`__HAL_SMARTCARD_DISABLE_IT
(
hsm¬tÿrd
, 
SMARTCARD_IT_TC
);

1141 if(
hsm¬tÿrd
->
S‹
 =ð
HAL_SMARTCARD_STATE_BUSY_TX_RX
)

1143 
hsm¬tÿrd
->
S‹
 = 
HAL_SMARTCARD_STATE_BUSY_RX
;

1148 
	`__HAL_SMARTCARD_DISABLE_IT
(
hsm¬tÿrd
, 
SMARTCARD_IT_ERR
);

1150 
hsm¬tÿrd
->
S‹
 = 
HAL_SMARTCARD_STATE_READY
;

1153 
	`HAL_SMARTCARD_TxC¶tC®lback
(
hsm¬tÿrd
);

1155  
HAL_OK
;

1156 
	}
}

1164 
HAL_StusTy³Def
 
	$SMARTCARD_Reûive_IT
(
SMARTCARD_HªdËTy³Def
 *
hsc
)

1166 
ušt16_t
* 
tmp
;

1167 
ušt32_t
 
tmp1
 = 0;

1169 
tmp1
 = 
hsc
->
S‹
;

1170 if((
tmp1
 =ð
HAL_SMARTCARD_STATE_BUSY_RX
è|| (tmp1 =ð
HAL_SMARTCARD_STATE_BUSY_TX_RX
))

1172 
tmp
 = (
ušt16_t
*è
hsc
->
pRxBuffPŒ
;

1173 *
tmp
 = (
ušt16_t
)(
hsc
->
In¡ªû
->
DR
 & (uint16_t)0x00FF);

1174 
hsc
->
pRxBuffPŒ
 += 1;

1176 if(--
hsc
->
RxXãrCouÁ
 == 0)

1178 
	`__HAL_SMARTCARD_DISABLE_IT
(
hsc
, 
SMARTCARD_IT_RXNE
);

1181 
	`__HAL_SMARTCARD_DISABLE_IT
(
hsc
, 
SMARTCARD_IT_PE
);

1184 
	`__HAL_SMARTCARD_DISABLE_IT
(
hsc
, 
SMARTCARD_IT_ERR
);

1187 if(
hsc
->
S‹
 =ð
HAL_SMARTCARD_STATE_BUSY_TX_RX
)

1189 
hsc
->
S‹
 = 
HAL_SMARTCARD_STATE_BUSY_TX
;

1193 
hsc
->
S‹
 = 
HAL_SMARTCARD_STATE_READY
;

1196 
	`HAL_SMARTCARD_RxC¶tC®lback
(
hsc
);

1198  
HAL_OK
;

1200  
HAL_OK
;

1204  
HAL_BUSY
;

1206 
	}
}

1214 
	$SMARTCARD_S‘CÚfig
(
SMARTCARD_HªdËTy³Def
 *
hsc
)

1216 
ušt32_t
 
tm´eg
 = 0x00;

1219 
	`as£¹_·¿m
(
	`IS_SMARTCARD_INSTANCE
(
hsc
->
In¡ªû
));

1220 
	`as£¹_·¿m
(
	`IS_SMARTCARD_POLARITY
(
hsc
->
In™
.
CLKPÞ¬™y
));

1221 
	`as£¹_·¿m
(
	`IS_SMARTCARD_PHASE
(
hsc
->
In™
.
CLKPha£
));

1222 
	`as£¹_·¿m
(
	`IS_SMARTCARD_LASTBIT
(
hsc
->
In™
.
CLKLa¡B™
));

1223 
	`as£¹_·¿m
(
	`IS_SMARTCARD_BAUDRATE
(
hsc
->
In™
.
BaudR©e
));

1224 
	`as£¹_·¿m
(
	`IS_SMARTCARD_WORD_LENGTH
(
hsc
->
In™
.
WÜdL’gth
));

1225 
	`as£¹_·¿m
(
	`IS_SMARTCARD_STOPBITS
(
hsc
->
In™
.
StÝB™s
));

1226 
	`as£¹_·¿m
(
	`IS_SMARTCARD_PARITY
(
hsc
->
In™
.
P¬™y
));

1227 
	`as£¹_·¿m
(
	`IS_SMARTCARD_MODE
(
hsc
->
In™
.
Mode
));

1228 
	`as£¹_·¿m
(
	`IS_SMARTCARD_NACK_STATE
(
hsc
->
In™
.
NACKS‹
));

1232 
hsc
->
In¡ªû
->
CR1
 &ð(
ušt32_t
)~((ušt32_t)(
USART_CR1_TE
 | 
USART_CR1_RE
));

1235 
tm´eg
 = 
hsc
->
In¡ªû
->
CR2
;

1237 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)(
USART_CR2_CPHA
 | 
USART_CR2_CPOL
 | 
USART_CR2_CLKEN
 | 
USART_CR2_LBCL
));

1243 
tm´eg
 |ð(
ušt32_t
)(
USART_CR2_CLKEN
 | 
hsc
->
In™
.
CLKPÞ¬™y
 |

1244 
hsc
->
In™
.
CLKPha£
| hsc->In™.
CLKLa¡B™
 | hsc->In™.
StÝB™s
);

1246 
hsc
->
In¡ªû
->
CR2
 = (
ušt32_t
)
tm´eg
;

1248 
tm´eg
 = 
hsc
->
In¡ªû
->
CR2
;

1251 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR2_STOP
);

1254 
tm´eg
 |ð(
ušt32_t
)(
hsc
->
In™
.
StÝB™s
);

1257 
hsc
->
In¡ªû
->
CR2
 = (
ušt32_t
)
tm´eg
;

1260 
tm´eg
 = 
hsc
->
In¡ªû
->
CR1
;

1263 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)(
USART_CR1_M
 | 
USART_CR1_PCE
 | 
USART_CR1_PS
 | 
USART_CR1_TE
 | \

1264 
USART_CR1_RE
));

1270 
tm´eg
 |ð(
ušt32_t
)
hsc
->
In™
.
WÜdL’gth
 | hsc->In™.
P¬™y
 | hsc->In™.
Mode
;

1273 
hsc
->
In¡ªû
->
CR1
 = (
ušt32_t
)
tm´eg
;

1277 
hsc
->
In¡ªû
->
CR3
 &ð(
ušt32_t
)~((ušt32_t)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
));

1280 if((
hsc
->
In¡ªû
 =ð
USART1
è|| (hsc->In¡ªû =ð
USART6
))

1282 
hsc
->
In¡ªû
->
BRR
 = 
	`SMARTCARD_BRR
(
	`HAL_RCC_G‘PCLK2F»q
(), hsc->
In™
.
BaudR©e
);

1286 
hsc
->
In¡ªû
->
BRR
 = 
	`SMARTCARD_BRR
(
	`HAL_RCC_G‘PCLK1F»q
(), hsc->
In™
.
BaudR©e
);

1288 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_spdifrx.c

125 
	~"¡m32f4xx_h®.h
"

135 #ifdeà
HAL_SPDIFRX_MODULE_ENABLED


137 #ià
defšed
(
STM32F446xx
)

141 
	#SPDIFRX_TIMEOUT_VALUE
 0xFFFF

	)

149 
SPDIFRX_DMARxC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

150 
SPDIFRX_DMARxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

151 
SPDIFRX_DMACxC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

152 
SPDIFRX_DMACxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

153 
SPDIFRX_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

154 
SPDIFRX_ReûiveCÚŒÞFlow_IT
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
);

155 
SPDIFRX_ReûiveD©aFlow_IT
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
);

156 
HAL_StusTy³Def
 
SPDIFRX_Wa™OnFÏgUÁžTimeout
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Timeout
);

201 
HAL_StusTy³Def
 
	$HAL_SPDIFRX_In™
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
)

203 
ušt32_t
 
tm´eg
 = 0;

206 if(
h¥dif
 =ð
NULL
)

208  
HAL_ERROR
;

212 
	`as£¹_·¿m
(
	`IS_STEREO_MODE
(
h¥dif
->
In™
.
S‹»oMode
));

213 
	`as£¹_·¿m
(
	`IS_SPDIFRX_INPUT_SELECT
(
h¥dif
->
In™
.
IÅutS–eùiÚ
));

214 
	`as£¹_·¿m
(
	`IS_SPDIFRX_MAX_RETRIES
(
h¥dif
->
In™
.
R‘r›s
));

215 
	`as£¹_·¿m
(
	`IS_SPDIFRX_WAIT_FOR_ACTIVITY
(
h¥dif
->
In™
.
Wa™FÜAùiv™y
));

216 
	`as£¹_·¿m
(
	`IS_SPDIFRX_CHANNEL
(
h¥dif
->
In™
.
ChªÃlS–eùiÚ
));

217 
	`as£¹_·¿m
(
	`IS_SPDIFRX_DATA_FORMAT
(
h¥dif
->
In™
.
D©aFÜm©
));

218 
	`as£¹_·¿m
(
	`IS_PREAMBLE_TYPE_MASK
(
h¥dif
->
In™
.
P»ambËTy³Mask
));

219 
	`as£¹_·¿m
(
	`IS_CHANNEL_STATUS_MASK
(
h¥dif
->
In™
.
ChªÃlStusMask
));

220 
	`as£¹_·¿m
(
	`IS_VALIDITY_MASK
(
h¥dif
->
In™
.
V®id™yB™Mask
));

221 
	`as£¹_·¿m
(
	`IS_PARITY_ERROR_MASK
(
h¥dif
->
In™
.
P¬™yE¼ÜMask
));

223 if(
h¥dif
->
S‹
 =ð
HAL_SPDIFRX_STATE_RESET
)

226 
h¥dif
->
Lock
 = 
HAL_UNLOCKED
;

228 
	`HAL_SPDIFRX_M¥In™
(
h¥dif
);

232 
h¥dif
->
S‹
 = 
HAL_SPDIFRX_STATE_BUSY
;

235 
	`__HAL_SPDIFRX_IDLE
(
h¥dif
);

238 
tm´eg
 = 
h¥dif
->
In¡ªû
->
CR
;

240 
tm´eg
 &ð~((
ušt16_t
è
SPDIFRX_CR_RXSTEO
 | 
SPDIFRX_CR_DRFMT
 | 
SPDIFRX_CR_PMSK
 |

241 
SPDIFRX_CR_VMSK
 | 
SPDIFRX_CR_CUMSK
 | 
SPDIFRX_CR_PTMSK
 |

242 
SPDIFRX_CR_CHSEL
 | 
SPDIFRX_CR_NBTR
 | 
SPDIFRX_CR_WFA
 |

243 
SPDIFRX_CR_INSEL
);

246 
tm´eg
 |ð((
ušt16_t
è
h¥dif
->
In™
.
S‹»oMode
 |

247 
h¥dif
->
In™
.
IÅutS–eùiÚ
 |

248 
h¥dif
->
In™
.
R‘r›s
 |

249 
h¥dif
->
In™
.
Wa™FÜAùiv™y
 |

250 
h¥dif
->
In™
.
ChªÃlS–eùiÚ
 |

251 
h¥dif
->
In™
.
D©aFÜm©
 |

252 
h¥dif
->
In™
.
P»ambËTy³Mask
 |

253 
h¥dif
->
In™
.
ChªÃlStusMask
 |

254 
h¥dif
->
In™
.
V®id™yB™Mask
 |

255 
h¥dif
->
In™
.
P¬™yE¼ÜMask
);

257 
h¥dif
->
In¡ªû
->
CR
 = 
tm´eg
;

259 
h¥dif
->
E¼ÜCode
 = 
HAL_SPDIFRX_ERROR_NONE
;

262 
h¥dif
->
S‹
 = 
HAL_SPDIFRX_STATE_READY
;

264  
HAL_OK
;

265 
	}
}

272 
HAL_StusTy³Def
 
	$HAL_SPDIFRX_DeIn™
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
)

275 if(
h¥dif
 =ð
NULL
)

277  
HAL_ERROR
;

281 
	`as£¹_·¿m
(
	`IS_SPDIFRX_ALL_INSTANCE
(
h¥dif
->
In¡ªû
));

283 
h¥dif
->
S‹
 = 
HAL_SPDIFRX_STATE_BUSY
;

286 
	`__HAL_SPDIFRX_IDLE
(
h¥dif
);

289 
	`HAL_SPDIFRX_M¥DeIn™
(
h¥dif
);

291 
h¥dif
->
E¼ÜCode
 = 
HAL_SPDIFRX_ERROR_NONE
;

294 
h¥dif
->
S‹
 = 
HAL_SPDIFRX_STATE_RESET
;

297 
	`__HAL_UNLOCK
(
h¥dif
);

299  
HAL_OK
;

300 
	}
}

307 
__w—k
 
	$HAL_SPDIFRX_M¥In™
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
)

312 
	}
}

319 
__w—k
 
	$HAL_SPDIFRX_M¥DeIn™
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
)

324 
	}
}

333 
HAL_StusTy³Def
 
	$HAL_SPDIFRX_S‘D©aFÜm©
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
, 
SPDIFRX_S‘D©aFÜm©Ty³Def
 
sD©aFÜm©
)

335 
ušt32_t
 
tm´eg
 = 0;

338 if(
h¥dif
 =ð
NULL
)

340  
HAL_ERROR
;

344 
	`as£¹_·¿m
(
	`IS_STEREO_MODE
(
sD©aFÜm©
.
S‹»oMode
));

345 
	`as£¹_·¿m
(
	`IS_SPDIFRX_DATA_FORMAT
(
sD©aFÜm©
.
D©aFÜm©
));

346 
	`as£¹_·¿m
(
	`IS_PREAMBLE_TYPE_MASK
(
sD©aFÜm©
.
P»ambËTy³Mask
));

347 
	`as£¹_·¿m
(
	`IS_CHANNEL_STATUS_MASK
(
sD©aFÜm©
.
ChªÃlStusMask
));

348 
	`as£¹_·¿m
(
	`IS_VALIDITY_MASK
(
sD©aFÜm©
.
V®id™yB™Mask
));

349 
	`as£¹_·¿m
(
	`IS_PARITY_ERROR_MASK
(
sD©aFÜm©
.
P¬™yE¼ÜMask
));

352 
tm´eg
 = 
h¥dif
->
In¡ªû
->
CR
;

354 if(((
tm´eg
 & 
SPDIFRX_STATE_RCV
) == SPDIFRX_STATE_RCV) &&

355 (((
tm´eg
 & 
SPDIFRX_CR_DRFMT
è!ð
sD©aFÜm©
.
D©aFÜm©
) ||

356 ((
tm´eg
 & 
SPDIFRX_CR_RXSTEO
è!ð
sD©aFÜm©
.
S‹»oMode
)))

358  
HAL_ERROR
;

361 
tm´eg
 &ð~((
ušt16_t
è
SPDIFRX_CR_RXSTEO
 | 
SPDIFRX_CR_DRFMT
 | 
SPDIFRX_CR_PMSK
 |

362 
SPDIFRX_CR_VMSK
 | 
SPDIFRX_CR_CUMSK
 | 
SPDIFRX_CR_PTMSK
);

365 
tm´eg
 |ð((
ušt16_t
è
sD©aFÜm©
.
S‹»oMode
 |

366 
sD©aFÜm©
.
D©aFÜm©
 |

367 
sD©aFÜm©
.
P»ambËTy³Mask
 |

368 
sD©aFÜm©
.
ChªÃlStusMask
 |

369 
sD©aFÜm©
.
V®id™yB™Mask
 |

370 
sD©aFÜm©
.
P¬™yE¼ÜMask
);

372 
h¥dif
->
In¡ªû
->
CR
 = 
tm´eg
;

374  
HAL_OK
;

375 
	}
}

432 
HAL_StusTy³Def
 
	$HAL_SPDIFRX_ReûiveD©aFlow
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
Size
, ušt32_ˆ
Timeout
)

435 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

437  
HAL_ERROR
;

440 if(
h¥dif
->
S‹
 =ð
HAL_SPDIFRX_STATE_READY
)

443 
	`__HAL_LOCK
(
h¥dif
);

445 
h¥dif
->
S‹
 = 
HAL_SPDIFRX_STATE_BUSY
;

448 
	`__HAL_SPDIFRX_SYNC
(
h¥dif
);

451 if(
	`SPDIFRX_Wa™OnFÏgUÁžTimeout
(
h¥dif
, 
SPDIFRX_FLAG_SYNCD
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

453  
HAL_TIMEOUT
;

457 
	`__HAL_SPDIFRX_RCV
(
h¥dif
);

460 
Size
 > 0)

463 if(
	`SPDIFRX_Wa™OnFÏgUÁžTimeout
(
h¥dif
, 
SPDIFRX_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

465  
HAL_TIMEOUT
;

468 (*
pD©a
++èð
h¥dif
->
In¡ªû
->
DR
;

469 
Size
--;

473 
h¥dif
->
S‹
 = 
HAL_SPDIFRX_STATE_READY
;

476 
	`__HAL_UNLOCK
(
h¥dif
);

478  
HAL_OK
;

482  
HAL_BUSY
;

484 
	}
}

495 
HAL_StusTy³Def
 
	$HAL_SPDIFRX_ReûiveCÚŒÞFlow
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
Size
, ušt32_ˆ
Timeout
)

498 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

500  
HAL_ERROR
;

503 if(
h¥dif
->
S‹
 =ð
HAL_SPDIFRX_STATE_READY
)

506 
	`__HAL_LOCK
(
h¥dif
);

508 
h¥dif
->
S‹
 = 
HAL_SPDIFRX_STATE_BUSY
;

511 
	`__HAL_SPDIFRX_SYNC
(
h¥dif
);

514 if(
	`SPDIFRX_Wa™OnFÏgUÁžTimeout
(
h¥dif
, 
SPDIFRX_FLAG_SYNCD
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

516  
HAL_TIMEOUT
;

520 
	`__HAL_SPDIFRX_RCV
(
h¥dif
);

523 
Size
 > 0)

526 if(
	`SPDIFRX_Wa™OnFÏgUÁžTimeout
(
h¥dif
, 
SPDIFRX_FLAG_CSRNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

528  
HAL_TIMEOUT
;

531 (*
pD©a
++èð
h¥dif
->
In¡ªû
->
CSR
;

532 
Size
--;

536 
h¥dif
->
S‹
 = 
HAL_SPDIFRX_STATE_READY
;

539 
	`__HAL_UNLOCK
(
h¥dif
);

541  
HAL_OK
;

545  
HAL_BUSY
;

547 
	}
}

555 
HAL_StusTy³Def
 
	$HAL_SPDIFRX_ReûiveD©aFlow_IT
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
Size
)

557 if((
h¥dif
->
S‹
 =ð
HAL_SPDIFRX_STATE_READY
è|| (h¥dif->S‹ =ð
HAL_SPDIFRX_STATE_BUSY_CX
))

559 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

561  
HAL_ERROR
;

565 
	`__HAL_LOCK
(
h¥dif
);

567 
h¥dif
->
pRxBuffPŒ
 = 
pD©a
;

568 
h¥dif
->
RxXãrSize
 = 
Size
;

569 
h¥dif
->
RxXãrCouÁ
 = 
Size
;

571 
h¥dif
->
E¼ÜCode
 = 
HAL_SPDIFRX_ERROR_NONE
;

574 
h¥dif
->
S‹
 = 
HAL_SPDIFRX_STATE_BUSY_RX
;

578 
	`__HAL_SPDIFRX_ENABLE_IT
(
h¥dif
, 
SPDIFRX_IT_PERRIE
);

581 
	`__HAL_SPDIFRX_ENABLE_IT
(
h¥dif
, 
SPDIFRX_IT_OVRIE
);

584 
	`__HAL_UNLOCK
(
h¥dif
);

587 
	`__HAL_SPDIFRX_ENABLE_IT
(
h¥dif
, 
SPDIFRX_IT_RXNE
);

589 ià((
SPDIFRX
->
CR
 & 
SPDIFRX_CR_SPDIFEN
è!ð
SPDIFRX_STATE_SYNC
 || (SPDIFRX->CR & SPDIFRX_CR_SPDIFEN) != 0x00)

592 
	`__HAL_SPDIFRX_SYNC
(
h¥dif
);

595 if(
	`SPDIFRX_Wa™OnFÏgUÁžTimeout
(
h¥dif
, 
SPDIFRX_FLAG_SYNCD
, 
RESET
, 
SPDIFRX_TIMEOUT_VALUE
è!ð
HAL_OK
)

597  
HAL_TIMEOUT
;

601 
	`__HAL_SPDIFRX_RCV
(
h¥dif
);

604  
HAL_OK
;

608  
HAL_BUSY
;

610 
	}
}

619 
HAL_StusTy³Def
 
	$HAL_SPDIFRX_ReûiveCÚŒÞFlow_IT
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
Size
)

621 if((
h¥dif
->
S‹
 =ð
HAL_SPDIFRX_STATE_READY
è|| (h¥dif->S‹ =ð
HAL_SPDIFRX_STATE_BUSY_RX
))

623 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

625  
HAL_ERROR
;

629 
	`__HAL_LOCK
(
h¥dif
);

631 
h¥dif
->
pCsBuffPŒ
 = 
pD©a
;

632 
h¥dif
->
CsXãrSize
 = 
Size
;

633 
h¥dif
->
CsXãrCouÁ
 = 
Size
;

635 
h¥dif
->
E¼ÜCode
 = 
HAL_SPDIFRX_ERROR_NONE
;

638 
h¥dif
->
S‹
 = 
HAL_SPDIFRX_STATE_BUSY_CX
;

642 
	`__HAL_SPDIFRX_ENABLE_IT
(
h¥dif
, 
SPDIFRX_IT_PERRIE
);

645 
	`__HAL_SPDIFRX_ENABLE_IT
(
h¥dif
, 
SPDIFRX_IT_OVRIE
);

648 
	`__HAL_UNLOCK
(
h¥dif
);

651 
	`__HAL_SPDIFRX_ENABLE_IT
(
h¥dif
, 
SPDIFRX_IT_CSRNE
);

653 ià((
SPDIFRX
->
CR
 & 
SPDIFRX_CR_SPDIFEN
è!ð
SPDIFRX_STATE_SYNC
 || (SPDIFRX->CR & SPDIFRX_CR_SPDIFEN) != 0x00)

656 
	`__HAL_SPDIFRX_SYNC
(
h¥dif
);

659 if(
	`SPDIFRX_Wa™OnFÏgUÁžTimeout
(
h¥dif
, 
SPDIFRX_FLAG_SYNCD
, 
RESET
, 
SPDIFRX_TIMEOUT_VALUE
è!ð
HAL_OK
)

661  
HAL_TIMEOUT
;

665 
	`__HAL_SPDIFRX_RCV
(
h¥dif
);

668  
HAL_OK
;

672  
HAL_BUSY
;

674 
	}
}

683 
HAL_StusTy³Def
 
	$HAL_SPDIFRX_ReûiveD©aFlow_DMA
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
Size
)

686 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

688  
HAL_ERROR
;

691 if((
h¥dif
->
S‹
 =ð
HAL_SPDIFRX_STATE_READY
è|| (h¥dif->S‹ =ð
HAL_SPDIFRX_STATE_BUSY_CX
))

693 
h¥dif
->
pRxBuffPŒ
 = 
pD©a
;

694 
h¥dif
->
RxXãrSize
 = 
Size
;

695 
h¥dif
->
RxXãrCouÁ
 = 
Size
;

698 
	`__HAL_LOCK
(
h¥dif
);

700 
h¥dif
->
E¼ÜCode
 = 
HAL_SPDIFRX_ERROR_NONE
;

701 
h¥dif
->
S‹
 = 
HAL_SPDIFRX_STATE_BUSY_RX
;

704 
h¥dif
->
hdmaDrRx
->
XãrH®fC¶tC®lback
 = 
SPDIFRX_DMARxH®fC¶t
;

707 
h¥dif
->
hdmaDrRx
->
XãrC¶tC®lback
 = 
SPDIFRX_DMARxC¶t
;

710 
h¥dif
->
hdmaDrRx
->
XãrE¼ÜC®lback
 = 
SPDIFRX_DMAE¼Ü
;

713 
	`HAL_DMA_S¹_IT
(
h¥dif
->
hdmaDrRx
, (
ušt32_t
)&h¥dif->
In¡ªû
->
DR
, (ušt32_t)h¥dif->
pRxBuffPŒ
, 
Size
);

716 
h¥dif
->
In¡ªû
->
CR
 |ð
SPDIFRX_CR_RXDMAEN
;

718 ià((
SPDIFRX
->
CR
 & 
SPDIFRX_CR_SPDIFEN
è!ð
SPDIFRX_STATE_SYNC
 || (SPDIFRX->CR & SPDIFRX_CR_SPDIFEN) != 0x00)

721 
	`__HAL_SPDIFRX_SYNC
(
h¥dif
);

724 if(
	`SPDIFRX_Wa™OnFÏgUÁžTimeout
(
h¥dif
, 
SPDIFRX_FLAG_SYNCD
, 
RESET
, 
SPDIFRX_TIMEOUT_VALUE
è!ð
HAL_OK
)

726  
HAL_TIMEOUT
;

730 
	`__HAL_SPDIFRX_RCV
(
h¥dif
);

734 
	`__HAL_UNLOCK
(
h¥dif
);

736  
HAL_OK
;

740  
HAL_BUSY
;

742 
	}
}

751 
HAL_StusTy³Def
 
	$HAL_SPDIFRX_ReûiveCÚŒÞFlow_DMA
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
Size
)

753 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

755  
HAL_ERROR
;

758 if((
h¥dif
->
S‹
 =ð
HAL_SPDIFRX_STATE_READY
è|| (h¥dif->S‹ =ð
HAL_SPDIFRX_STATE_BUSY_RX
))

760 
h¥dif
->
pCsBuffPŒ
 = 
pD©a
;

761 
h¥dif
->
CsXãrSize
 = 
Size
;

762 
h¥dif
->
CsXãrCouÁ
 = 
Size
;

765 
	`__HAL_LOCK
(
h¥dif
);

767 
h¥dif
->
E¼ÜCode
 = 
HAL_SPDIFRX_ERROR_NONE
;

768 
h¥dif
->
S‹
 = 
HAL_SPDIFRX_STATE_BUSY_CX
;

771 
h¥dif
->
hdmaCsRx
->
XãrH®fC¶tC®lback
 = 
SPDIFRX_DMACxH®fC¶t
;

774 
h¥dif
->
hdmaCsRx
->
XãrC¶tC®lback
 = 
SPDIFRX_DMACxC¶t
;

777 
h¥dif
->
hdmaCsRx
->
XãrE¼ÜC®lback
 = 
SPDIFRX_DMAE¼Ü
;

780 
	`HAL_DMA_S¹_IT
(
h¥dif
->
hdmaCsRx
, (
ušt32_t
)&h¥dif->
In¡ªû
->
CSR
, (ušt32_t)h¥dif->
pCsBuffPŒ
, 
Size
);

783 
h¥dif
->
In¡ªû
->
CR
 |ð
SPDIFRX_CR_CBDMAEN
;

785 ià((
SPDIFRX
->
CR
 & 
SPDIFRX_CR_SPDIFEN
è!ð
SPDIFRX_STATE_SYNC
 || (SPDIFRX->CR & SPDIFRX_CR_SPDIFEN) != 0x00)

788 
	`__HAL_SPDIFRX_SYNC
(
h¥dif
);

791 if(
	`SPDIFRX_Wa™OnFÏgUÁžTimeout
(
h¥dif
, 
SPDIFRX_FLAG_SYNCD
, 
RESET
, 
SPDIFRX_TIMEOUT_VALUE
è!ð
HAL_OK
)

793  
HAL_TIMEOUT
;

797 
	`__HAL_SPDIFRX_RCV
(
h¥dif
);

801 
	`__HAL_UNLOCK
(
h¥dif
);

803  
HAL_OK
;

807  
HAL_BUSY
;

809 
	}
}

816 
HAL_StusTy³Def
 
	$HAL_SPDIFRX_DMAStÝ
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
)

819 
	`__HAL_LOCK
(
h¥dif
);

822 
h¥dif
->
In¡ªû
->
CR
 &ð(
ušt16_t
)(~
SPDIFRX_CR_RXDMAEN
);

823 
h¥dif
->
In¡ªû
->
CR
 &ð(
ušt16_t
)(~
SPDIFRX_CR_CBDMAEN
);

826 
	`__HAL_DMA_DISABLE
(
h¥dif
->
hdmaDrRx
);

827 
	`__HAL_DMA_DISABLE
(
h¥dif
->
hdmaCsRx
);

830 
	`__HAL_SPDIFRX_IDLE
(
h¥dif
);

832 
h¥dif
->
S‹
 = 
HAL_SPDIFRX_STATE_READY
;

835 
	`__HAL_UNLOCK
(
h¥dif
);

837  
HAL_OK
;

838 
	}
}

845 
	$HAL_SPDIFRX_IRQHªdËr
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
)

848 if((
	`__HAL_SPDIFRX_GET_FLAG
(
h¥dif
, 
SPDIFRX_FLAG_RXNE
è!ð
RESET
è&& (
	`__HAL_SPDIFRX_GET_IT_SOURCE
(h¥dif, 
SPDIFRX_IT_RXNE
) != RESET))

850 
	`__HAL_SPDIFRX_CLEAR_IT
(
h¥dif
, 
SPDIFRX_IT_RXNE
);

851 
	`SPDIFRX_ReûiveD©aFlow_IT
(
h¥dif
);

855 if((
	`__HAL_SPDIFRX_GET_FLAG
(
h¥dif
, 
SPDIFRX_FLAG_CSRNE
è!ð
RESET
è&& (
	`__HAL_SPDIFRX_GET_IT_SOURCE
(h¥dif, 
SPDIFRX_IT_CSRNE
) != RESET))

857 
	`__HAL_SPDIFRX_CLEAR_IT
(
h¥dif
, 
SPDIFRX_IT_CSRNE
);

858 
	`SPDIFRX_ReûiveCÚŒÞFlow_IT
(
h¥dif
);

862 if((
	`__HAL_SPDIFRX_GET_FLAG
(
h¥dif
, 
SPDIFRX_FLAG_OVR
è!ð
RESET
è&& (
	`__HAL_SPDIFRX_GET_IT_SOURCE
(h¥dif, 
SPDIFRX_IT_OVRIE
) != RESET))

864 
	`__HAL_SPDIFRX_CLEAR_IT
(
h¥dif
, 
SPDIFRX_FLAG_OVR
);

867 
h¥dif
->
E¼ÜCode
 |ð
HAL_SPDIFRX_ERROR_OVR
;

870 
	`HAL_SPDIFRX_E¼ÜC®lback
(
h¥dif
);

874 if((
	`__HAL_SPDIFRX_GET_FLAG
(
h¥dif
, 
SPDIFRX_FLAG_PERR
è!ð
RESET
è&& (
	`__HAL_SPDIFRX_GET_IT_SOURCE
(h¥dif, 
SPDIFRX_IT_PERRIE
) != RESET))

876 
	`__HAL_SPDIFRX_CLEAR_IT
(
h¥dif
, 
SPDIFRX_FLAG_PERR
);

879 
h¥dif
->
E¼ÜCode
 |ð
HAL_SPDIFRX_ERROR_PE
;

882 
	`HAL_SPDIFRX_E¼ÜC®lback
(
h¥dif
);

885 
	}
}

892 
__w—k
 
	$HAL_SPDIFRX_RxH®fC¶tC®lback
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
)

897 
	}
}

904 
__w—k
 
	$HAL_SPDIFRX_RxC¶tC®lback
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
)

909 
	}
}

916 
__w—k
 
	$HAL_SPDIFRX_CxH®fC¶tC®lback
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
)

921 
	}
}

928 
__w—k
 
	$HAL_SPDIFRX_CxC¶tC®lback
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
)

933 
	}
}

940 
__w—k
 
	$HAL_SPDIFRX_E¼ÜC®lback
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
)

945 
	}
}

971 
HAL_SPDIFRX_S‹Ty³Def
 
	$HAL_SPDIFRX_G‘S‹
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
)

973  
h¥dif
->
S‹
;

974 
	}
}

981 
ušt32_t
 
	$HAL_SPDIFRX_G‘E¼Ü
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
)

983  
h¥dif
->
E¼ÜCode
;

984 
	}
}

995 
	$SPDIFRX_DMARxC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

997 
SPDIFRX_HªdËTy³Def
* 
h¥dif
 = ( SPDIFRX_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1000 
h¥dif
->
In¡ªû
->
CR
 &ð(
ušt16_t
)(~
SPDIFRX_CR_RXDMAEN
);

1001 
h¥dif
->
RxXãrCouÁ
 = 0;

1003 
h¥dif
->
S‹
 = 
HAL_SPDIFRX_STATE_READY
;

1004 
	`HAL_SPDIFRX_RxC¶tC®lback
(
h¥dif
);

1005 
	}
}

1012 
	$SPDIFRX_DMARxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1014 
SPDIFRX_HªdËTy³Def
* 
h¥dif
 = (SPDIFRX_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

1016 
	`HAL_SPDIFRX_RxH®fC¶tC®lback
(
h¥dif
);

1017 
	}
}

1025 
	$SPDIFRX_DMACxC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1027 
SPDIFRX_HªdËTy³Def
* 
h¥dif
 = ( SPDIFRX_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1030 
h¥dif
->
In¡ªû
->
CR
 &ð(
ušt16_t
)(~
SPDIFRX_CR_CBDMAEN
);

1031 
h¥dif
->
CsXãrCouÁ
 = 0;

1033 
h¥dif
->
S‹
 = 
HAL_SPDIFRX_STATE_READY
;

1034 
	`HAL_SPDIFRX_CxC¶tC®lback
(
h¥dif
);

1035 
	}
}

1042 
	$SPDIFRX_DMACxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1044 
SPDIFRX_HªdËTy³Def
* 
h¥dif
 = (SPDIFRX_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

1046 
	`HAL_SPDIFRX_CxH®fC¶tC®lback
(
h¥dif
);

1047 
	}
}

1054 
	$SPDIFRX_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

1056 
SPDIFRX_HªdËTy³Def
* 
h¥dif
 = ( SPDIFRX_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1059 
h¥dif
->
In¡ªû
->
CR
 &ð(
ušt16_t
)(~(
SPDIFRX_CR_RXDMAEN
 | 
SPDIFRX_CR_CBDMAEN
));

1060 
h¥dif
->
RxXãrCouÁ
 = 0;

1062 
h¥dif
->
S‹
ð
HAL_SPDIFRX_STATE_READY
;

1065 
h¥dif
->
E¼ÜCode
 |ð
HAL_SPDIFRX_ERROR_DMA
;

1066 
	`HAL_SPDIFRX_E¼ÜC®lback
(
h¥dif
);

1067 
	}
}

1075 
	$SPDIFRX_ReûiveD©aFlow_IT
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
)

1078 (*
h¥dif
->
pRxBuffPŒ
++èðh¥dif->
In¡ªû
->
DR
;

1079 
h¥dif
->
RxXãrCouÁ
--;

1081 if(
h¥dif
->
RxXãrCouÁ
 == 0)

1084 
	`__HAL_SPDIFRX_DISABLE_IT
(
h¥dif
, 
SPDIFRX_IT_OVRIE
 | 
SPDIFRX_IT_PERRIE
 | 
SPDIFRX_IT_RXNE
);

1086 
h¥dif
->
S‹
 = 
HAL_SPDIFRX_STATE_READY
;

1089 
	`__HAL_UNLOCK
(
h¥dif
);

1091 
	`HAL_SPDIFRX_RxC¶tC®lback
(
h¥dif
);

1093 
	}
}

1100 
	$SPDIFRX_ReûiveCÚŒÞFlow_IT
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
)

1103 (*
h¥dif
->
pCsBuffPŒ
++èðh¥dif->
In¡ªû
->
CSR
;

1104 
h¥dif
->
CsXãrCouÁ
--;

1106 if(
h¥dif
->
CsXãrCouÁ
 == 0)

1109 
	`__HAL_SPDIFRX_DISABLE_IT
(
h¥dif
, 
SPDIFRX_IT_CSRNE
);

1111 
h¥dif
->
S‹
 = 
HAL_SPDIFRX_STATE_READY
;

1114 
	`__HAL_UNLOCK
(
h¥dif
);

1116 
	`HAL_SPDIFRX_CxC¶tC®lback
(
h¥dif
);

1118 
	}
}

1128 
HAL_StusTy³Def
 
	$SPDIFRX_Wa™OnFÏgUÁžTimeout
(
SPDIFRX_HªdËTy³Def
 *
h¥dif
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Timeout
)

1130 
ušt32_t
 
tick¡¬t
 = 0;

1133 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1136 if(
Stus
 =ð
RESET
)

1138 
	`__HAL_SPDIFRX_GET_FLAG
(
h¥dif
, 
FÏg
è=ð
RESET
)

1141 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1143 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1146 
	`__HAL_SPDIFRX_DISABLE_IT
(
h¥dif
, 
SPDIFRX_IT_RXNE
);

1147 
	`__HAL_SPDIFRX_DISABLE_IT
(
h¥dif
, 
SPDIFRX_IT_CSRNE
);

1148 
	`__HAL_SPDIFRX_DISABLE_IT
(
h¥dif
, 
SPDIFRX_IT_PERRIE
);

1149 
	`__HAL_SPDIFRX_DISABLE_IT
(
h¥dif
, 
SPDIFRX_IT_OVRIE
);

1150 
	`__HAL_SPDIFRX_DISABLE_IT
(
h¥dif
, 
SPDIFRX_IT_SBLKIE
);

1151 
	`__HAL_SPDIFRX_DISABLE_IT
(
h¥dif
, 
SPDIFRX_IT_SYNCDIE
);

1152 
	`__HAL_SPDIFRX_DISABLE_IT
(
h¥dif
, 
SPDIFRX_IT_IFEIE
);

1154 
h¥dif
->
S‹
ð
HAL_SPDIFRX_STATE_READY
;

1157 
	`__HAL_UNLOCK
(
h¥dif
);

1159  
HAL_TIMEOUT
;

1166 
	`__HAL_SPDIFRX_GET_FLAG
(
h¥dif
, 
FÏg
è!ð
RESET
)

1169 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1171 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1174 
	`__HAL_SPDIFRX_DISABLE_IT
(
h¥dif
, 
SPDIFRX_IT_RXNE
);

1175 
	`__HAL_SPDIFRX_DISABLE_IT
(
h¥dif
, 
SPDIFRX_IT_CSRNE
);

1176 
	`__HAL_SPDIFRX_DISABLE_IT
(
h¥dif
, 
SPDIFRX_IT_PERRIE
);

1177 
	`__HAL_SPDIFRX_DISABLE_IT
(
h¥dif
, 
SPDIFRX_IT_OVRIE
);

1178 
	`__HAL_SPDIFRX_DISABLE_IT
(
h¥dif
, 
SPDIFRX_IT_SBLKIE
);

1179 
	`__HAL_SPDIFRX_DISABLE_IT
(
h¥dif
, 
SPDIFRX_IT_SYNCDIE
);

1180 
	`__HAL_SPDIFRX_DISABLE_IT
(
h¥dif
, 
SPDIFRX_IT_IFEIE
);

1182 
h¥dif
->
S‹
ð
HAL_SPDIFRX_STATE_READY
;

1185 
	`__HAL_UNLOCK
(
h¥dif
);

1187  
HAL_TIMEOUT
;

1192  
HAL_OK
;

1193 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_spi.c

90 
	~"¡m32f4xx_h®.h
"

101 #ifdeà
HAL_SPI_MODULE_ENABLED


105 
	#SPI_TIMEOUT_VALUE
 10

	)

112 
SPI_TxClo£IRQHªdËr
(
SPI_HªdËTy³Def
 *
h¥i
);

113 
SPI_TxISR
(
SPI_HªdËTy³Def
 *
h¥i
);

114 
SPI_RxClo£IRQHªdËr
(
SPI_HªdËTy³Def
 *
h¥i
);

115 
SPI_2LšesRxISR
(
SPI_HªdËTy³Def
 *
h¥i
);

116 
SPI_RxISR
(
SPI_HªdËTy³Def
 *
h¥i
);

117 
SPI_DMAEndT¿nsm™Reûive
(
SPI_HªdËTy³Def
 *
h¥i
);

118 
SPI_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

119 
SPI_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

120 
SPI_DMAT¿nsm™ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

121 
SPI_DMAH®fT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

122 
SPI_DMAH®fReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

123 
SPI_DMAH®fT¿nsm™ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

124 
SPI_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

125 
HAL_StusTy³Def
 
SPI_Wa™OnFÏgUÁžTimeout
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Timeout
);

175 
HAL_StusTy³Def
 
	$HAL_SPI_In™
(
SPI_HªdËTy³Def
 *
h¥i
)

178 if(
h¥i
 =ð
NULL
)

180  
HAL_ERROR
;

184 
	`as£¹_·¿m
(
	`IS_SPI_MODE
(
h¥i
->
In™
.
Mode
));

185 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_MODE
(
h¥i
->
In™
.
DœeùiÚ
));

186 
	`as£¹_·¿m
(
	`IS_SPI_DATASIZE
(
h¥i
->
In™
.
D©aSize
));

187 
	`as£¹_·¿m
(
	`IS_SPI_CPOL
(
h¥i
->
In™
.
CLKPÞ¬™y
));

188 
	`as£¹_·¿m
(
	`IS_SPI_CPHA
(
h¥i
->
In™
.
CLKPha£
));

189 
	`as£¹_·¿m
(
	`IS_SPI_NSS
(
h¥i
->
In™
.
NSS
));

190 
	`as£¹_·¿m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
h¥i
->
In™
.
BaudR©eP»sÿËr
));

191 
	`as£¹_·¿m
(
	`IS_SPI_FIRST_BIT
(
h¥i
->
In™
.
Fœ¡B™
));

192 
	`as£¹_·¿m
(
	`IS_SPI_TIMODE
(
h¥i
->
In™
.
TIMode
));

193 
	`as£¹_·¿m
(
	`IS_SPI_CRC_CALCULATION
(
h¥i
->
In™
.
CRCC®cuÏtiÚ
));

194 
	`as£¹_·¿m
(
	`IS_SPI_CRC_POLYNOMIAL
(
h¥i
->
In™
.
CRCPÞynomŸl
));

196 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_RESET
)

199 
h¥i
->
Lock
 = 
HAL_UNLOCKED
;

201 
	`HAL_SPI_M¥In™
(
h¥i
);

204 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY
;

207 
	`__HAL_SPI_DISABLE
(
h¥i
);

212 
h¥i
->
In¡ªû
->
CR1
 = (h¥i->
In™
.
Mode
 | h¥i->In™.
DœeùiÚ
 | h¥i->In™.
D©aSize
 |

213 
h¥i
->
In™
.
CLKPÞ¬™y
 | h¥i->In™.
CLKPha£
 | (h¥i->In™.
NSS
 & 
SPI_CR1_SSM
) |

214 
h¥i
->
In™
.
BaudR©eP»sÿËr
 | h¥i->In™.
Fœ¡B™
 | h¥i->In™.
CRCC®cuÏtiÚ
);

217 
h¥i
->
In¡ªû
->
CR2
 = (((h¥i->
In™
.
NSS
 >> 16è& 
SPI_CR2_SSOE
è| h¥i->In™.
TIMode
);

221 
h¥i
->
In¡ªû
->
CRCPR
 = h¥i->
In™
.
CRCPÞynomŸl
;

224 
h¥i
->
In¡ªû
->
I2SCFGR
 &ð(
ušt32_t
)(~
SPI_I2SCFGR_I2SMOD
);

226 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

227 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

229  
HAL_OK
;

230 
	}
}

238 
HAL_StusTy³Def
 
	$HAL_SPI_DeIn™
(
SPI_HªdËTy³Def
 *
h¥i
)

241 if(
h¥i
 =ð
NULL
)

243  
HAL_ERROR
;

247 
	`__HAL_SPI_DISABLE
(
h¥i
);

250 
	`HAL_SPI_M¥DeIn™
(
h¥i
);

252 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

253 
h¥i
->
S‹
 = 
HAL_SPI_STATE_RESET
;

256 
	`__HAL_UNLOCK
(
h¥i
);

258  
HAL_OK
;

259 
	}
}

267 
__w—k
 
	$HAL_SPI_M¥In™
(
SPI_HªdËTy³Def
 *
h¥i
)

272 
	}
}

280 
__w—k
 
	$HAL_SPI_M¥DeIn™
(
SPI_HªdËTy³Def
 *
h¥i
)

285 
	}
}

332 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

335 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_READY
)

337 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

339  
HAL_ERROR
;

343 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES_OR_1LINE
(
h¥i
->
In™
.
DœeùiÚ
));

346 
	`__HAL_LOCK
(
h¥i
);

349 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX
;

350 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

352 
h¥i
->
pTxBuffPŒ
 = 
pD©a
;

353 
h¥i
->
TxXãrSize
 = 
Size
;

354 
h¥i
->
TxXãrCouÁ
 = 
Size
;

357 
h¥i
->
TxISR
 = 0;

358 
h¥i
->
RxISR
 = 0;

359 
h¥i
->
RxXãrSize
 = 0;

360 
h¥i
->
RxXãrCouÁ
 = 0;

363 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

365 
	`SPI_RESET_CRC
(
h¥i
);

368 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

371 
	`SPI_1LINE_TX
(
h¥i
);

375 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

378 
	`__HAL_SPI_ENABLE
(
h¥i
);

382 if(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_8BIT
)

384 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_SLAVE
)|| (h¥i->
TxXãrCouÁ
 == 0x01))

386 
h¥i
->
In¡ªû
->
DR
 = (*h¥i->
pTxBuffPŒ
++);

387 
h¥i
->
TxXãrCouÁ
--;

389 
h¥i
->
TxXãrCouÁ
 > 0)

392 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

394  
HAL_TIMEOUT
;

396 
h¥i
->
In¡ªû
->
DR
 = (*h¥i->
pTxBuffPŒ
++);

397 
h¥i
->
TxXãrCouÁ
--;

400 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

402 
h¥i
->
In¡ªû
->
CR1
 |ð
SPI_CR1_CRCNEXT
;

408 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_SLAVE
è|| (h¥i->
TxXãrCouÁ
 == 0x01))

410 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
*)h¥i->
pTxBuffPŒ
);

411 
h¥i
->
pTxBuffPŒ
+=2;

412 
h¥i
->
TxXãrCouÁ
--;

414 
h¥i
->
TxXãrCouÁ
 > 0)

417 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

419  
HAL_TIMEOUT
;

421 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
*)h¥i->
pTxBuffPŒ
);

422 
h¥i
->
pTxBuffPŒ
+=2;

423 
h¥i
->
TxXãrCouÁ
--;

426 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

428 
h¥i
->
In¡ªû
->
CR1
 |ð
SPI_CR1_CRCNEXT
;

433 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

435 
h¥i
->
E¼ÜCode
 |ð
HAL_SPI_ERROR_FLAG
;

436  
HAL_TIMEOUT
;

440 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_BSY
, 
SET
, 
Timeout
è!ð
HAL_OK
)

442 
h¥i
->
E¼ÜCode
 |ð
HAL_SPI_ERROR_FLAG
;

443  
HAL_TIMEOUT
;

447 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

449 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

452 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

455 
	`__HAL_UNLOCK
(
h¥i
);

457  
HAL_OK
;

461  
HAL_BUSY
;

463 
	}
}

474 
HAL_StusTy³Def
 
	$HAL_SPI_Reûive
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

476 
__IO
 
ušt16_t
 
tm´eg
;

477 
ušt32_t
 
tmp
 = 0;

479 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_READY
)

481 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

483  
HAL_ERROR
;

487 
	`__HAL_LOCK
(
h¥i
);

490 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

491 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

493 
h¥i
->
pRxBuffPŒ
 = 
pD©a
;

494 
h¥i
->
RxXãrSize
 = 
Size
;

495 
h¥i
->
RxXãrCouÁ
 = 
Size
;

498 
h¥i
->
RxISR
 = 0;

499 
h¥i
->
TxISR
 = 0;

500 
h¥i
->
TxXãrSize
 = 0;

501 
h¥i
->
TxXãrCouÁ
 = 0;

504 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

506 
	`SPI_1LINE_RX
(
h¥i
);

510 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

512 
	`SPI_RESET_CRC
(
h¥i
);

515 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
è&& (h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
))

518 
	`__HAL_UNLOCK
(
h¥i
);

521  
	`HAL_SPI_T¿nsm™Reûive
(
h¥i
, 
pD©a
,…D©a, 
Size
, 
Timeout
);

525 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

528 
	`__HAL_SPI_ENABLE
(
h¥i
);

532 if(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_8BIT
)

534 
h¥i
->
RxXãrCouÁ
 > 1)

537 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

539  
HAL_TIMEOUT
;

542 (*
h¥i
->
pRxBuffPŒ
++èðh¥i->
In¡ªû
->
DR
;

543 
h¥i
->
RxXãrCouÁ
--;

546 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

548 
h¥i
->
In¡ªû
->
CR1
 |ð
SPI_CR1_CRCNEXT
;

554 
h¥i
->
RxXãrCouÁ
 > 1)

557 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

559  
HAL_TIMEOUT
;

562 *((
ušt16_t
*)
h¥i
->
pRxBuffPŒ
èðh¥i->
In¡ªû
->
DR
;

563 
h¥i
->
pRxBuffPŒ
+=2;

564 
h¥i
->
RxXãrCouÁ
--;

567 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

569 
h¥i
->
In¡ªû
->
CR1
 |ð
SPI_CR1_CRCNEXT
;

574 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

576  
HAL_TIMEOUT
;

580 if(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_8BIT
)

582 (*
h¥i
->
pRxBuffPŒ
++èðh¥i->
In¡ªû
->
DR
;

587 *((
ušt16_t
*)
h¥i
->
pRxBuffPŒ
èðh¥i->
In¡ªû
->
DR
;

588 
h¥i
->
pRxBuffPŒ
+=2;

590 
h¥i
->
RxXãrCouÁ
--;

593 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

595 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

597 
h¥i
->
E¼ÜCode
 |ð
HAL_SPI_ERROR_CRC
;

598  
HAL_TIMEOUT
;

602 
tm´eg
 = 
h¥i
->
In¡ªû
->
DR
;

603 
	`UNUSED
(
tm´eg
);

606 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
)&&((h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)||(h¥i->In™.DœeùiÚ =ð
SPI_DIRECTION_2LINES_RXONLY
)))

609 
	`__HAL_SPI_DISABLE
(
h¥i
);

612 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

614 
tmp
 = 
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
);

616 if((
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
è&& (
tmp
 !ð
RESET
))

618 
h¥i
->
E¼ÜCode
 |ð
HAL_SPI_ERROR_CRC
;

621 
	`SPI_RESET_CRC
(
h¥i
);

624 
	`__HAL_UNLOCK
(
h¥i
);

626  
HAL_ERROR
;

630 
	`__HAL_UNLOCK
(
h¥i
);

632  
HAL_OK
;

636  
HAL_BUSY
;

638 
	}
}

650 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™Reûive
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

652 
__IO
 
ušt16_t
 
tm´eg
;

653 
ušt32_t
 
tmp¡©e
 = 0, 
tmp
 = 0;

655 
tmp¡©e
 = 
h¥i
->
S‹
;

656 if((
tmp¡©e
 =ð
HAL_SPI_STATE_READY
è|| (tmp¡©=ð
HAL_SPI_STATE_BUSY_RX
))

658 if((
pTxD©a
 =ð
NULL
 ) || (
pRxD©a
 =ðNULL ) || (
Size
 == 0))

660  
HAL_ERROR
;

664 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES
(
h¥i
->
In™
.
DœeùiÚ
));

667 
	`__HAL_LOCK
(
h¥i
);

670 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_READY
)

672 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX_RX
;

676 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

678 
h¥i
->
pRxBuffPŒ
 = 
pRxD©a
;

679 
h¥i
->
RxXãrSize
 = 
Size
;

680 
h¥i
->
RxXãrCouÁ
 = 
Size
;

682 
h¥i
->
pTxBuffPŒ
 = 
pTxD©a
;

683 
h¥i
->
TxXãrSize
 = 
Size
;

684 
h¥i
->
TxXãrCouÁ
 = 
Size
;

687 
h¥i
->
RxISR
 = 0;

688 
h¥i
->
TxISR
 = 0;

691 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

693 
	`SPI_RESET_CRC
(
h¥i
);

697 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

700 
	`__HAL_SPI_ENABLE
(
h¥i
);

704 if(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_16BIT
)

706 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_SLAVE
è|| ((h¥i->In™.Mod=ð
SPI_MODE_MASTER
è&& (h¥i->
TxXãrCouÁ
 == 0x01)))

708 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
*)h¥i->
pTxBuffPŒ
);

709 
h¥i
->
pTxBuffPŒ
+=2;

710 
h¥i
->
TxXãrCouÁ
--;

712 if(
h¥i
->
TxXãrCouÁ
 == 0)

715 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

717 
h¥i
->
In¡ªû
->
CR1
 |ð
SPI_CR1_CRCNEXT
;

721 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

723  
HAL_TIMEOUT
;

726 *((
ušt16_t
*)
h¥i
->
pRxBuffPŒ
èðh¥i->
In¡ªû
->
DR
;

727 
h¥i
->
pRxBuffPŒ
+=2;

728 
h¥i
->
RxXãrCouÁ
--;

732 
h¥i
->
TxXãrCouÁ
 > 0)

735 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

737  
HAL_TIMEOUT
;

740 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
*)h¥i->
pTxBuffPŒ
);

741 
h¥i
->
pTxBuffPŒ
+=2;

742 
h¥i
->
TxXãrCouÁ
--;

745 if((
h¥i
->
TxXãrCouÁ
 =ð0è&& (h¥i->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
))

747 
h¥i
->
In¡ªû
->
CR1
 |ð
SPI_CR1_CRCNEXT
;

751 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

753  
HAL_TIMEOUT
;

756 *((
ušt16_t
*)
h¥i
->
pRxBuffPŒ
èðh¥i->
In¡ªû
->
DR
;

757 
h¥i
->
pRxBuffPŒ
+=2;

758 
h¥i
->
RxXãrCouÁ
--;

761 if(
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_SLAVE
)

764 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

766  
HAL_TIMEOUT
;

769 *((
ušt16_t
*)
h¥i
->
pRxBuffPŒ
èðh¥i->
In¡ªû
->
DR
;

770 
h¥i
->
pRxBuffPŒ
+=2;

771 
h¥i
->
RxXãrCouÁ
--;

778 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_SLAVE
è|| ((h¥i->In™.Mod=ð
SPI_MODE_MASTER
è&& (h¥i->
TxXãrCouÁ
 == 0x01)))

780 
h¥i
->
In¡ªû
->
DR
 = (*h¥i->
pTxBuffPŒ
++);

781 
h¥i
->
TxXãrCouÁ
--;

783 if(
h¥i
->
TxXãrCouÁ
 == 0)

786 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

788 
h¥i
->
In¡ªû
->
CR1
 |ð
SPI_CR1_CRCNEXT
;

792 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

794  
HAL_TIMEOUT
;

797 (*
h¥i
->
pRxBuffPŒ
èðh¥i->
In¡ªû
->
DR
;

798 
h¥i
->
RxXãrCouÁ
--;

802 
h¥i
->
TxXãrCouÁ
 > 0)

805 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

807  
HAL_TIMEOUT
;

810 
h¥i
->
In¡ªû
->
DR
 = (*h¥i->
pTxBuffPŒ
++);

811 
h¥i
->
TxXãrCouÁ
--;

814 if((
h¥i
->
TxXãrCouÁ
 =ð0è&& (h¥i->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
))

816 
h¥i
->
In¡ªû
->
CR1
 |ð
SPI_CR1_CRCNEXT
;

820 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

822  
HAL_TIMEOUT
;

825 (*
h¥i
->
pRxBuffPŒ
++èðh¥i->
In¡ªû
->
DR
;

826 
h¥i
->
RxXãrCouÁ
--;

828 if(
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_SLAVE
)

831 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

833  
HAL_TIMEOUT
;

836 (*
h¥i
->
pRxBuffPŒ
++èðh¥i->
In¡ªû
->
DR
;

837 
h¥i
->
RxXãrCouÁ
--;

843 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

846 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

848 
h¥i
->
E¼ÜCode
 |ð
HAL_SPI_ERROR_CRC
;

849  
HAL_TIMEOUT
;

852 
tm´eg
 = 
h¥i
->
In¡ªû
->
DR
;

853 
	`UNUSED
(
tm´eg
);

857 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_BSY
, 
SET
, 
Timeout
è!ð
HAL_OK
)

859 
h¥i
->
E¼ÜCode
 |ð
HAL_SPI_ERROR_FLAG
;

860  
HAL_TIMEOUT
;

863 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

865 
tmp
 = 
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
);

867 if((
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
è&& (
tmp
 !ð
RESET
))

869 
h¥i
->
E¼ÜCode
 |ð
HAL_SPI_ERROR_CRC
;

872 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

874 
	`SPI_RESET_CRC
(
h¥i
);

878 
	`__HAL_UNLOCK
(
h¥i
);

880  
HAL_ERROR
;

884 
	`__HAL_UNLOCK
(
h¥i
);

886  
HAL_OK
;

890  
HAL_BUSY
;

892 
	}
}

902 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

904 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_READY
)

906 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

908  
HAL_ERROR
;

912 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES_OR_1LINE
(
h¥i
->
In™
.
DœeùiÚ
));

915 
	`__HAL_LOCK
(
h¥i
);

918 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX
;

919 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

921 
h¥i
->
TxISR
 = &
SPI_TxISR
;

922 
h¥i
->
pTxBuffPŒ
 = 
pD©a
;

923 
h¥i
->
TxXãrSize
 = 
Size
;

924 
h¥i
->
TxXãrCouÁ
 = 
Size
;

927 
h¥i
->
RxISR
 = 0;

928 
h¥i
->
RxXãrSize
 = 0;

929 
h¥i
->
RxXãrCouÁ
 = 0;

932 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

934 
	`SPI_1LINE_TX
(
h¥i
);

938 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

940 
	`SPI_RESET_CRC
(
h¥i
);

943 ià(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

945 
	`__HAL_SPI_ENABLE_IT
(
h¥i
, (
SPI_IT_TXE
));

949 
	`__HAL_SPI_ENABLE_IT
(
h¥i
, (
SPI_IT_TXE
 | 
SPI_IT_ERR
));

952 
	`__HAL_UNLOCK
(
h¥i
);

955 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

958 
	`__HAL_SPI_ENABLE
(
h¥i
);

961  
HAL_OK
;

965  
HAL_BUSY
;

967 
	}
}

977 
HAL_StusTy³Def
 
	$HAL_SPI_Reûive_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

979 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_READY
)

981 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

983  
HAL_ERROR
;

987 
	`__HAL_LOCK
(
h¥i
);

990 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

991 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

993 
h¥i
->
RxISR
 = &
SPI_RxISR
;

994 
h¥i
->
pRxBuffPŒ
 = 
pD©a
;

995 
h¥i
->
RxXãrSize
 = 
Size
;

996 
h¥i
->
RxXãrCouÁ
 = 
Size
 ;

999 
h¥i
->
TxISR
 = 0;

1000 
h¥i
->
TxXãrSize
 = 0;

1001 
h¥i
->
TxXãrCouÁ
 = 0;

1004 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

1006 
	`SPI_1LINE_RX
(
h¥i
);

1008 if((
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
è&& (h¥i->In™.
Mode
 =ð
SPI_MODE_MASTER
))

1011 
	`__HAL_UNLOCK
(
h¥i
);

1014  
	`HAL_SPI_T¿nsm™Reûive_IT
(
h¥i
, 
pD©a
,…D©a, 
Size
);

1018 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1020 
	`SPI_RESET_CRC
(
h¥i
);

1024 
	`__HAL_SPI_ENABLE_IT
(
h¥i
, (
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

1027 
	`__HAL_UNLOCK
(
h¥i
);

1034 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1037 
	`__HAL_SPI_ENABLE
(
h¥i
);

1040  
HAL_OK
;

1044  
HAL_BUSY
;

1046 
	}
}

1057 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™Reûive_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
)

1059 
ušt32_t
 
tmp¡©e
 = 0;

1061 
tmp¡©e
 = 
h¥i
->
S‹
;

1062 if((
tmp¡©e
 =ð
HAL_SPI_STATE_READY
) || \

1063 ((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
è&& (h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
è&& (
tmp¡©e
 =ð
HAL_SPI_STATE_BUSY_RX
)))

1065 if((
pTxD©a
 =ð
NULL
 ) || (
pRxD©a
 =ðNULL ) || (
Size
 == 0))

1067  
HAL_ERROR
;

1071 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES
(
h¥i
->
In™
.
DœeùiÚ
));

1074 
	`__HAL_LOCK
(
h¥i
);

1077 if(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_BUSY_RX
)

1079 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX_RX
;

1083 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1085 
h¥i
->
TxISR
 = &
SPI_TxISR
;

1086 
h¥i
->
pTxBuffPŒ
 = 
pTxD©a
;

1087 
h¥i
->
TxXãrSize
 = 
Size
;

1088 
h¥i
->
TxXãrCouÁ
 = 
Size
;

1090 
h¥i
->
RxISR
 = &
SPI_2LšesRxISR
;

1091 
h¥i
->
pRxBuffPŒ
 = 
pRxD©a
;

1092 
h¥i
->
RxXãrSize
 = 
Size
;

1093 
h¥i
->
RxXãrCouÁ
 = 
Size
;

1096 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1098 
	`SPI_RESET_CRC
(
h¥i
);

1102 
	`__HAL_SPI_ENABLE_IT
(
h¥i
, (
SPI_IT_TXE
 | 
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

1105 
	`__HAL_UNLOCK
(
h¥i
);

1108 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1111 
	`__HAL_SPI_ENABLE
(
h¥i
);

1114  
HAL_OK
;

1118  
HAL_BUSY
;

1120 
	}
}

1130 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1132 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_READY
)

1134 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1136  
HAL_ERROR
;

1140 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES_OR_1LINE
(
h¥i
->
In™
.
DœeùiÚ
));

1143 
	`__HAL_LOCK
(
h¥i
);

1146 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX
;

1147 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1149 
h¥i
->
pTxBuffPŒ
 = 
pD©a
;

1150 
h¥i
->
TxXãrSize
 = 
Size
;

1151 
h¥i
->
TxXãrCouÁ
 = 
Size
;

1154 
h¥i
->
TxISR
 = 0;

1155 
h¥i
->
RxISR
 = 0;

1156 
h¥i
->
RxXãrSize
 = 0;

1157 
h¥i
->
RxXãrCouÁ
 = 0;

1160 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

1162 
	`SPI_1LINE_TX
(
h¥i
);

1166 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1168 
	`SPI_RESET_CRC
(
h¥i
);

1172 
h¥i
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
SPI_DMAH®fT¿nsm™C¶t
;

1175 
h¥i
->
hdm©x
->
XãrC¶tC®lback
 = 
SPI_DMAT¿nsm™C¶t
;

1178 
h¥i
->
hdm©x
->
XãrE¼ÜC®lback
 = 
SPI_DMAE¼Ü
;

1181 
	`HAL_DMA_S¹_IT
(
h¥i
->
hdm©x
, (
ušt32_t
)h¥i->
pTxBuffPŒ
, (ušt32_t)&h¥i->
In¡ªû
->
DR
, h¥i->
TxXãrCouÁ
);

1184 
	`__HAL_UNLOCK
(
h¥i
);

1187 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1190 
	`__HAL_SPI_ENABLE
(
h¥i
);

1194 
h¥i
->
In¡ªû
->
CR2
 |ð
SPI_CR2_TXDMAEN
;

1196  
HAL_OK
;

1200  
HAL_BUSY
;

1202 
	}
}

1213 
HAL_StusTy³Def
 
	$HAL_SPI_Reûive_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1215 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_READY
)

1217 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1219  
HAL_ERROR
;

1223 
	`__HAL_LOCK
(
h¥i
);

1226 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

1227 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1229 
h¥i
->
pRxBuffPŒ
 = 
pD©a
;

1230 
h¥i
->
RxXãrSize
 = 
Size
;

1231 
h¥i
->
RxXãrCouÁ
 = 
Size
;

1234 
h¥i
->
RxISR
 = 0;

1235 
h¥i
->
TxISR
 = 0;

1236 
h¥i
->
TxXãrSize
 = 0;

1237 
h¥i
->
TxXãrCouÁ
 = 0;

1240 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

1242 
	`SPI_1LINE_RX
(
h¥i
);

1244 if((
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)&&(h¥i->In™.
Mode
 =ð
SPI_MODE_MASTER
))

1247 
	`__HAL_UNLOCK
(
h¥i
);

1250  
	`HAL_SPI_T¿nsm™Reûive_DMA
(
h¥i
, 
pD©a
,…D©a, 
Size
);

1254 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1256 
	`SPI_RESET_CRC
(
h¥i
);

1260 
h¥i
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
SPI_DMAH®fReûiveC¶t
;

1263 
h¥i
->
hdm¬x
->
XãrC¶tC®lback
 = 
SPI_DMAReûiveC¶t
;

1266 
h¥i
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
SPI_DMAE¼Ü
;

1269 
	`HAL_DMA_S¹_IT
(
h¥i
->
hdm¬x
, (
ušt32_t
)&h¥i->
In¡ªû
->
DR
, (ušt32_t)h¥i->
pRxBuffPŒ
, h¥i->
RxXãrCouÁ
);

1272 
	`__HAL_UNLOCK
(
h¥i
);

1275 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1278 
	`__HAL_SPI_ENABLE
(
h¥i
);

1282 
h¥i
->
In¡ªû
->
CR2
 |ð
SPI_CR2_RXDMAEN
;

1284  
HAL_OK
;

1288  
HAL_BUSY
;

1290 
	}
}

1302 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™Reûive_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
)

1304 
ušt32_t
 
tmp¡©e
 = 0;

1305 
tmp¡©e
 = 
h¥i
->
S‹
;

1306 if((
tmp¡©e
 =ð
HAL_SPI_STATE_READY
è|| ((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
) && \

1307 (
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
è&& (
tmp¡©e
 =ð
HAL_SPI_STATE_BUSY_RX
)))

1309 if((
pTxD©a
 =ð
NULL
 ) || (
pRxD©a
 =ðNULL ) || (
Size
 == 0))

1311  
HAL_ERROR
;

1315 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES
(
h¥i
->
In™
.
DœeùiÚ
));

1318 
	`__HAL_LOCK
(
h¥i
);

1321 if(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_BUSY_RX
)

1323 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX_RX
;

1327 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1329 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
*)
pTxD©a
;

1330 
h¥i
->
TxXãrSize
 = 
Size
;

1331 
h¥i
->
TxXãrCouÁ
 = 
Size
;

1333 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
*)
pRxD©a
;

1334 
h¥i
->
RxXãrSize
 = 
Size
;

1335 
h¥i
->
RxXãrCouÁ
 = 
Size
;

1338 
h¥i
->
RxISR
 = 0;

1339 
h¥i
->
TxISR
 = 0;

1342 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1344 
	`SPI_RESET_CRC
(
h¥i
);

1348 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_BUSY_RX
)

1351 
h¥i
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
SPI_DMAH®fReûiveC¶t
;

1353 
h¥i
->
hdm¬x
->
XãrC¶tC®lback
 = 
SPI_DMAReûiveC¶t
;

1358 
h¥i
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
SPI_DMAH®fT¿nsm™ReûiveC¶t
;

1360 
h¥i
->
hdm¬x
->
XãrC¶tC®lback
 = 
SPI_DMAT¿nsm™ReûiveC¶t
;

1364 
h¥i
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
SPI_DMAE¼Ü
;

1367 
	`HAL_DMA_S¹_IT
(
h¥i
->
hdm¬x
, (
ušt32_t
)&h¥i->
In¡ªû
->
DR
, (ušt32_t)h¥i->
pRxBuffPŒ
, h¥i->
RxXãrCouÁ
);

1370 
h¥i
->
In¡ªû
->
CR2
 |ð
SPI_CR2_RXDMAEN
;

1374 
h¥i
->
hdm©x
->
XãrC¶tC®lback
 = 
NULL
;

1376 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_BUSY_TX_RX
)

1379 
h¥i
->
hdm©x
->
XãrE¼ÜC®lback
 = 
SPI_DMAE¼Ü
;

1383 
h¥i
->
hdm©x
->
XãrE¼ÜC®lback
 = 
NULL
;

1387 
	`HAL_DMA_S¹_IT
(
h¥i
->
hdm©x
, (
ušt32_t
)h¥i->
pTxBuffPŒ
, (ušt32_t)&h¥i->
In¡ªû
->
DR
, h¥i->
TxXãrCouÁ
);

1390 
	`__HAL_UNLOCK
(
h¥i
);

1393 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1396 
	`__HAL_SPI_ENABLE
(
h¥i
);

1400 
h¥i
->
In¡ªû
->
CR2
 |ð
SPI_CR2_TXDMAEN
;

1402  
HAL_OK
;

1406  
HAL_BUSY
;

1408 
	}
}

1416 
HAL_StusTy³Def
 
	$HAL_SPI_DMAPau£
(
SPI_HªdËTy³Def
 *
h¥i
)

1419 
	`__HAL_LOCK
(
h¥i
);

1422 
h¥i
->
In¡ªû
->
CR2
 &ð(
ušt32_t
)(~
SPI_CR2_TXDMAEN
);

1423 
h¥i
->
In¡ªû
->
CR2
 &ð(
ušt32_t
)(~
SPI_CR2_RXDMAEN
);

1426 
	`__HAL_UNLOCK
(
h¥i
);

1428  
HAL_OK
;

1429 
	}
}

1437 
HAL_StusTy³Def
 
	$HAL_SPI_DMAResume
(
SPI_HªdËTy³Def
 *
h¥i
)

1440 
	`__HAL_LOCK
(
h¥i
);

1443 
h¥i
->
In¡ªû
->
CR2
 |ð
SPI_CR2_TXDMAEN
;

1444 
h¥i
->
In¡ªû
->
CR2
 |ð
SPI_CR2_RXDMAEN
;

1447 
	`__HAL_UNLOCK
(
h¥i
);

1449  
HAL_OK
;

1450 
	}
}

1458 
HAL_StusTy³Def
 
	$HAL_SPI_DMAStÝ
(
SPI_HªdËTy³Def
 *
h¥i
)

1467 if(
h¥i
->
hdm©x
 !ð
NULL
)

1469 
	`HAL_DMA_AbÜt
(
h¥i
->
hdm©x
);

1472 if(
h¥i
->
hdm¬x
 !ð
NULL
)

1474 
	`HAL_DMA_AbÜt
(
h¥i
->
hdm¬x
);

1478 
h¥i
->
In¡ªû
->
CR2
 &ð(
ušt32_t
)(~
SPI_CR2_TXDMAEN
);

1479 
h¥i
->
In¡ªû
->
CR2
 &ð(
ušt32_t
)(~
SPI_CR2_RXDMAEN
);

1481 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1483  
HAL_OK
;

1484 
	}
}

1492 
	$HAL_SPI_IRQHªdËr
(
SPI_HªdËTy³Def
 *
h¥i
)

1494 
ušt32_t
 
tmp1
 = 0, 
tmp2
 = 0, 
tmp3
 = 0;

1496 
tmp1
 = 
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_RXNE
);

1497 
tmp2
 = 
	`__HAL_SPI_GET_IT_SOURCE
(
h¥i
, 
SPI_IT_RXNE
);

1498 
tmp3
 = 
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_OVR
);

1500 if((
tmp1
 !ð
RESET
è&& (
tmp2
 !ðRESETè&& (
tmp3
 == RESET))

1502 
h¥i
->
	`RxISR
(hspi);

1506 
tmp1
 = 
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_TXE
);

1507 
tmp2
 = 
	`__HAL_SPI_GET_IT_SOURCE
(
h¥i
, 
SPI_IT_TXE
);

1509 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

1511 
h¥i
->
	`TxISR
(hspi);

1515 if(
	`__HAL_SPI_GET_IT_SOURCE
(
h¥i
, 
SPI_IT_ERR
è!ð
RESET
)

1518 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
è!ð
RESET
)

1520 
h¥i
->
E¼ÜCode
 |ð
HAL_SPI_ERROR_CRC
;

1521 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

1524 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_MODF
è!ð
RESET
)

1526 
h¥i
->
E¼ÜCode
 |ð
HAL_SPI_ERROR_MODF
;

1527 
	`__HAL_SPI_CLEAR_MODFFLAG
(
h¥i
);

1531 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_OVR
è!ð
RESET
)

1533 if(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_BUSY_TX
)

1535 
h¥i
->
E¼ÜCode
 |ð
HAL_SPI_ERROR_OVR
;

1536 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

1541 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_FRE
è!ð
RESET
)

1543 
h¥i
->
E¼ÜCode
 |ð
HAL_SPI_ERROR_FRE
;

1544 
	`__HAL_SPI_CLEAR_FREFLAG
(
h¥i
);

1548 if(
h¥i
->
E¼ÜCode
!=
HAL_SPI_ERROR_NONE
)

1550 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1551 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

1554 
	}
}

1562 
__w—k
 
	$HAL_SPI_TxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

1567 
	}
}

1575 
__w—k
 
	$HAL_SPI_RxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

1580 
	}
}

1588 
__w—k
 
	$HAL_SPI_TxRxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

1593 
	}
}

1601 
__w—k
 
	$HAL_SPI_TxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

1606 
	}
}

1614 
__w—k
 
	$HAL_SPI_RxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

1619 
	}
}

1627 
__w—k
 
	$HAL_SPI_TxRxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

1632 
	}
}

1640 
__w—k
 
	$HAL_SPI_E¼ÜC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

1647 
	}
}

1674 
HAL_SPI_S‹Ty³Def
 
	$HAL_SPI_G‘S‹
(
SPI_HªdËTy³Def
 *
h¥i
)

1676  
h¥i
->
S‹
;

1677 
	}
}

1685 
ušt32_t
 
	$HAL_SPI_G‘E¼Ü
(
SPI_HªdËTy³Def
 *
h¥i
)

1687  
h¥i
->
E¼ÜCode
;

1688 
	}
}

1700 
	$SPI_TxClo£IRQHªdËr
(
SPI_HªdËTy³Def
 *
h¥i
)

1703 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_TXE
, 
RESET
, 
SPI_TIMEOUT_VALUE
è!ð
HAL_OK
)

1705 
h¥i
->
E¼ÜCode
 |ð
HAL_SPI_ERROR_FLAG
;

1709 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_TXE
 ));

1712 if(
	`__HAL_SPI_GET_IT_SOURCE
(
h¥i
, 
SPI_IT_RXNE
è=ð
RESET
)

1714 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_ERR
));

1717 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_BSY
, 
SET
, 
SPI_TIMEOUT_VALUE
è!ð
HAL_OK
)

1719 
h¥i
->
E¼ÜCode
 |ð
HAL_SPI_ERROR_FLAG
;

1723 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

1725 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

1729 if(
h¥i
->
E¼ÜCode
 =ð
HAL_SPI_ERROR_NONE
)

1732 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_BUSY_TX_RX
)

1735 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1736 
	`HAL_SPI_TxRxC¶tC®lback
(
h¥i
);

1741 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1742 
	`HAL_SPI_TxC¶tC®lback
(
h¥i
);

1748 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1750 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

1753 
	}
}

1761 
	$SPI_TxISR
(
SPI_HªdËTy³Def
 *
h¥i
)

1764 if(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_8BIT
)

1766 
h¥i
->
In¡ªû
->
DR
 = (*h¥i->
pTxBuffPŒ
++);

1771 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
*)h¥i->
pTxBuffPŒ
);

1772 
h¥i
->
pTxBuffPŒ
+=2;

1774 
h¥i
->
TxXãrCouÁ
--;

1776 if(
h¥i
->
TxXãrCouÁ
 == 0)

1778 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1781 
h¥i
->
In¡ªû
->
CR1
 |ð
SPI_CR1_CRCNEXT
;

1783 
	`SPI_TxClo£IRQHªdËr
(
h¥i
);

1785 
	}
}

1793 
	$SPI_RxClo£IRQHªdËr
(
SPI_HªdËTy³Def
 *
h¥i
)

1795 
__IO
 
ušt16_t
 
tm´eg
;

1797 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1800 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
SPI_TIMEOUT_VALUE
è!ð
HAL_OK
)

1802 
h¥i
->
E¼ÜCode
 |ð
HAL_SPI_ERROR_FLAG
;

1806 
tm´eg
 = 
h¥i
->
In¡ªû
->
DR
;

1807 
	`UNUSED
(
tm´eg
);

1810 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
SET
, 
SPI_TIMEOUT_VALUE
è!ð
HAL_OK
)

1812 
h¥i
->
E¼ÜCode
 |ð
HAL_SPI_ERROR_FLAG
;

1816 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
è!ð
RESET
)

1818 
h¥i
->
E¼ÜCode
 |ð
HAL_SPI_ERROR_CRC
;

1821 
	`SPI_RESET_CRC
(
h¥i
);

1826 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_RXNE
));

1829 if(
	`__HAL_SPI_GET_IT_SOURCE
(
h¥i
, 
SPI_IT_TXE
è=ð
RESET
)

1832 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_ERR
));

1834 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
)&&((h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)||(h¥i->In™.DœeùiÚ =ð
SPI_DIRECTION_2LINES_RXONLY
)))

1837 
	`__HAL_SPI_DISABLE
(
h¥i
);

1841 if(
h¥i
->
E¼ÜCode
 =ð
HAL_SPI_ERROR_NONE
)

1844 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_BUSY_TX_RX
)

1847 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1848 
	`HAL_SPI_TxRxC¶tC®lback
(
h¥i
);

1853 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1854 
	`HAL_SPI_RxC¶tC®lback
(
h¥i
);

1860 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1862 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

1865 
	}
}

1873 
	$SPI_2LšesRxISR
(
SPI_HªdËTy³Def
 *
h¥i
)

1876 if(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_8BIT
)

1878 (*
h¥i
->
pRxBuffPŒ
++èðh¥i->
In¡ªû
->
DR
;

1883 *((
ušt16_t
*)
h¥i
->
pRxBuffPŒ
èðh¥i->
In¡ªû
->
DR
;

1884 
h¥i
->
pRxBuffPŒ
+=2;

1886 
h¥i
->
RxXãrCouÁ
--;

1888 if(
h¥i
->
RxXãrCouÁ
==0)

1890 
	`SPI_RxClo£IRQHªdËr
(
h¥i
);

1892 
	}
}

1900 
	$SPI_RxISR
(
SPI_HªdËTy³Def
 *
h¥i
)

1903 if(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_8BIT
)

1905 (*
h¥i
->
pRxBuffPŒ
++èðh¥i->
In¡ªû
->
DR
;

1910 *((
ušt16_t
*)
h¥i
->
pRxBuffPŒ
èðh¥i->
In¡ªû
->
DR
;

1911 
h¥i
->
pRxBuffPŒ
+=2;

1913 
h¥i
->
RxXãrCouÁ
--;

1916 if((
h¥i
->
RxXãrCouÁ
 =ð1è&& (h¥i->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
))

1919 
h¥i
->
In¡ªû
->
CR1
 |ð
SPI_CR1_CRCNEXT
;

1922 if(
h¥i
->
RxXãrCouÁ
 == 0)

1924 
	`SPI_RxClo£IRQHªdËr
(
h¥i
);

1926 
	}
}

1934 
	$SPI_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1936 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1939 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) == 0)

1942 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_TXE
, 
RESET
, 
SPI_TIMEOUT_VALUE
è!ð
HAL_OK
)

1944 
h¥i
->
E¼ÜCode
 |ð
HAL_SPI_ERROR_FLAG
;

1947 
h¥i
->
In¡ªû
->
CR2
 &ð(
ušt32_t
)(~
SPI_CR2_TXDMAEN
);

1950 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_BSY
, 
SET
, 
SPI_TIMEOUT_VALUE
è!ð
HAL_OK
)

1952 
h¥i
->
E¼ÜCode
 |ð
HAL_SPI_ERROR_FLAG
;

1955 
h¥i
->
TxXãrCouÁ
 = 0;

1957 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1961 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

1963 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

1967 if(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

1969 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

1973 
	`HAL_SPI_TxC¶tC®lback
(
h¥i
);

1975 
	}
}

1983 
	$SPI_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1985 
__IO
 
ušt16_t
 
tm´eg
;

1987 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1989 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) == 0)

1991 if((
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)&&(h¥i->In™.
Mode
 =ð
SPI_MODE_MASTER
))

1993 
	`SPI_DMAEndT¿nsm™Reûive
(
h¥i
);

1998 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
)&&((h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)||(h¥i->In™.DœeùiÚ =ð
SPI_DIRECTION_2LINES_RXONLY
)))

2001 
	`__HAL_SPI_DISABLE
(
h¥i
);

2005 
h¥i
->
In¡ªû
->
CR2
 &ð(
ušt32_t
)(~
SPI_CR2_RXDMAEN
);

2007 
h¥i
->
RxXãrCouÁ
 = 0;

2010 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2013 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
SPI_TIMEOUT_VALUE
è!ð
HAL_OK
)

2015 
h¥i
->
E¼ÜCode
 |ð
HAL_SPI_ERROR_FLAG
;

2019 
tm´eg
 = 
h¥i
->
In¡ªû
->
DR
;

2020 
	`UNUSED
(
tm´eg
);

2023 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
SET
, 
SPI_TIMEOUT_VALUE
è!ð
HAL_OK
)

2025 
h¥i
->
E¼ÜCode
 |ð
HAL_SPI_ERROR_FLAG
;

2029 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
è!ð
RESET
)

2031 
h¥i
->
E¼ÜCode
 |ð
HAL_SPI_ERROR_CRC
;

2032 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

2037 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2040 if(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

2042 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2046 
	`HAL_SPI_RxC¶tC®lback
(
h¥i
);

2051 
	`HAL_SPI_RxC¶tC®lback
(
h¥i
);

2053 
	}
}

2061 
	$SPI_DMAEndT¿nsm™Reûive
(
SPI_HªdËTy³Def
 *
h¥i
)

2063 
__IO
 
ušt16_t
 
tm´eg
;

2066 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2069 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
SET
, 
SPI_TIMEOUT_VALUE
è=ð
HAL_OK
)

2072 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
RESET
, 
SPI_TIMEOUT_VALUE
è!ð
HAL_OK
)

2074 
h¥i
->
E¼ÜCode
 |ð
HAL_SPI_ERROR_FLAG
;

2078 
tm´eg
 = 
h¥i
->
In¡ªû
->
DR
;

2079 
	`UNUSED
(
tm´eg
);

2082 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
è!ð
RESET
)

2084 
h¥i
->
E¼ÜCode
 |ð
HAL_SPI_ERROR_CRC
;

2085 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

2090 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_TXE
, 
RESET
, 
SPI_TIMEOUT_VALUE
è!ð
HAL_OK
)

2092 
h¥i
->
E¼ÜCode
 |ð
HAL_SPI_ERROR_FLAG
;

2095 
h¥i
->
In¡ªû
->
CR2
 &ð(
ušt32_t
)(~
SPI_CR2_TXDMAEN
);

2098 if(
	`SPI_Wa™OnFÏgUÁžTimeout
(
h¥i
, 
SPI_FLAG_BSY
, 
SET
, 
SPI_TIMEOUT_VALUE
è!ð
HAL_OK
)

2100 
h¥i
->
E¼ÜCode
 |ð
HAL_SPI_ERROR_FLAG
;

2104 
h¥i
->
In¡ªû
->
CR2
 &ð(
ušt32_t
)(~
SPI_CR2_RXDMAEN
);

2106 
h¥i
->
TxXãrCouÁ
 = 0;

2107 
h¥i
->
RxXãrCouÁ
 = 0;

2108 
	}
}

2116 
	$SPI_DMAT¿nsm™ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2118 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2119 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) == 0)

2121 
	`SPI_DMAEndT¿nsm™Reûive
(
h¥i
);

2123 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2126 if(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

2128 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2132 
	`HAL_SPI_TxRxC¶tC®lback
(
h¥i
);

2137 
	`HAL_SPI_TxRxC¶tC®lback
(
h¥i
);

2139 
	}
}

2147 
	$SPI_DMAH®fT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2149 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2151 
	`HAL_SPI_TxH®fC¶tC®lback
(
h¥i
);

2152 
	}
}

2160 
	$SPI_DMAH®fReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2162 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2164 
	`HAL_SPI_RxH®fC¶tC®lback
(
h¥i
);

2165 
	}
}

2173 
	$SPI_DMAH®fT¿nsm™ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2175 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2177 
	`HAL_SPI_TxRxH®fC¶tC®lback
(
h¥i
);

2178 
	}
}

2186 
	$SPI_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

2188 
SPI_HªdËTy³Def
* 
h¥i
 = (SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2189 
h¥i
->
TxXãrCouÁ
 = 0;

2190 
h¥i
->
RxXãrCouÁ
 = 0;

2191 
h¥i
->
S‹
ð
HAL_SPI_STATE_READY
;

2192 
h¥i
->
E¼ÜCode
 |ð
HAL_SPI_ERROR_DMA
;

2193 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2194 
	}
}

2205 
HAL_StusTy³Def
 
	$SPI_Wa™OnFÏgUÁžTimeout
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Timeout
)

2207 
ušt32_t
 
tick¡¬t
 = 0;

2210 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2213 if(
Stus
 =ð
RESET
)

2215 
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
FÏg
è=ð
RESET
)

2217 if(
Timeout
 !ð
HAL_MAX_DELAY
)

2219 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

2226 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_TXE
 | 
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

2229 
	`__HAL_SPI_DISABLE
(
h¥i
);

2232 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2234 
	`SPI_RESET_CRC
(
h¥i
);

2237 
h¥i
->
S‹
ð
HAL_SPI_STATE_READY
;

2240 
	`__HAL_UNLOCK
(
h¥i
);

2242  
HAL_TIMEOUT
;

2249 
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
FÏg
è!ð
RESET
)

2251 if(
Timeout
 !ð
HAL_MAX_DELAY
)

2253 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

2260 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_TXE
 | 
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

2263 
	`__HAL_SPI_DISABLE
(
h¥i
);

2266 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2268 
	`SPI_RESET_CRC
(
h¥i
);

2271 
h¥i
->
S‹
ð
HAL_SPI_STATE_READY
;

2274 
	`__HAL_UNLOCK
(
h¥i
);

2276  
HAL_TIMEOUT
;

2281  
HAL_OK
;

2282 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_sram.c

95 
	~"¡m32f4xx_h®.h
"

105 #ifdeà
HAL_SRAM_MODULE_ENABLED


107 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

108 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

109 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

143 
HAL_StusTy³Def
 
	$HAL_SRAM_In™
(
SRAM_HªdËTy³Def
 *
h¤am
, 
FMC_NORSRAM_TimšgTy³Def
 *
Timšg
, FMC_NORSRAM_TimšgTy³Deà*
ExtTimšg
)

146 if(
h¤am
 =ð
NULL
)

148  
HAL_ERROR
;

151 if(
h¤am
->
S‹
 =ð
HAL_SRAM_STATE_RESET
)

154 
h¤am
->
Lock
 = 
HAL_UNLOCKED
;

156 
	`HAL_SRAM_M¥In™
(
h¤am
);

160 
	`FMC_NORSRAM_In™
(
h¤am
->
In¡ªû
, &(h¤am->
In™
));

163 
	`FMC_NORSRAM_Timšg_In™
(
h¤am
->
In¡ªû
, 
Timšg
, h¤am->
In™
.
NSBªk
);

166 
	`FMC_NORSRAM_Ex‹nded_Timšg_In™
(
h¤am
->
Ex‹nded
, 
ExtTimšg
, h¤am->
In™
.
NSBªk
, h¤am->In™.
Ex‹ndedMode
);

169 
	`__FMC_NORSRAM_ENABLE
(
h¤am
->
In¡ªû
, h¤am->
In™
.
NSBªk
);

171  
HAL_OK
;

172 
	}
}

180 
HAL_StusTy³Def
 
	$HAL_SRAM_DeIn™
(
SRAM_HªdËTy³Def
 *
h¤am
)

183 
	`HAL_SRAM_M¥DeIn™
(
h¤am
);

186 
	`FMC_NORSRAM_DeIn™
(
h¤am
->
In¡ªû
, h¤am->
Ex‹nded
, h¤am->
In™
.
NSBªk
);

188 
h¤am
->
S‹
 = 
HAL_SRAM_STATE_RESET
;

191 
	`__HAL_UNLOCK
(
h¤am
);

193  
HAL_OK
;

194 
	}
}

202 
__w—k
 
	$HAL_SRAM_M¥In™
(
SRAM_HªdËTy³Def
 *
h¤am
)

207 
	}
}

215 
__w—k
 
	$HAL_SRAM_M¥DeIn™
(
SRAM_HªdËTy³Def
 *
h¤am
)

220 
	}
}

228 
__w—k
 
	$HAL_SRAM_DMA_XãrC¶tC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

233 
	}
}

241 
__w—k
 
	$HAL_SRAM_DMA_XãrE¼ÜC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

246 
	}
}

275 
HAL_StusTy³Def
 
	$HAL_SRAM_R—d_8b
(
SRAM_HªdËTy³Def
 *
h¤am
, 
ušt32_t
 *
pAdd»ss
, 
ušt8_t
 *
pD¡Bufãr
, ušt32_ˆ
BufãrSize
)

277 
__IO
 
ušt8_t
 * 
pS¿mAdd»ss
 = (ušt8_ˆ*)
pAdd»ss
;

280 
	`__HAL_LOCK
(
h¤am
);

283 
h¤am
->
S‹
 = 
HAL_SRAM_STATE_BUSY
;

286 ; 
BufãrSize
 != 0; BufferSize--)

288 *
pD¡Bufãr
 = *(
__IO
 
ušt8_t
 *)
pS¿mAdd»ss
;

289 
pD¡Bufãr
++;

290 
pS¿mAdd»ss
++;

294 
h¤am
->
S‹
 = 
HAL_SRAM_STATE_READY
;

297 
	`__HAL_UNLOCK
(
h¤am
);

299  
HAL_OK
;

300 
	}
}

311 
HAL_StusTy³Def
 
	$HAL_SRAM_Wr™e_8b
(
SRAM_HªdËTy³Def
 *
h¤am
, 
ušt32_t
 *
pAdd»ss
, 
ušt8_t
 *
pSrcBufãr
, ušt32_ˆ
BufãrSize
)

313 
__IO
 
ušt8_t
 * 
pS¿mAdd»ss
 = (ušt8_ˆ*)
pAdd»ss
;

316 if(
h¤am
->
S‹
 =ð
HAL_SRAM_STATE_PROTECTED
)

318  
HAL_ERROR
;

322 
	`__HAL_LOCK
(
h¤am
);

325 
h¤am
->
S‹
 = 
HAL_SRAM_STATE_BUSY
;

328 ; 
BufãrSize
 != 0; BufferSize--)

330 *(
__IO
 
ušt8_t
 *)
pS¿mAdd»ss
 = *
pSrcBufãr
;

331 
pSrcBufãr
++;

332 
pS¿mAdd»ss
++;

336 
h¤am
->
S‹
 = 
HAL_SRAM_STATE_READY
;

339 
	`__HAL_UNLOCK
(
h¤am
);

341  
HAL_OK
;

342 
	}
}

353 
HAL_StusTy³Def
 
	$HAL_SRAM_R—d_16b
(
SRAM_HªdËTy³Def
 *
h¤am
, 
ušt32_t
 *
pAdd»ss
, 
ušt16_t
 *
pD¡Bufãr
, ušt32_ˆ
BufãrSize
)

355 
__IO
 
ušt16_t
 * 
pS¿mAdd»ss
 = (ušt16_ˆ*)
pAdd»ss
;

358 
	`__HAL_LOCK
(
h¤am
);

361 
h¤am
->
S‹
 = 
HAL_SRAM_STATE_BUSY
;

364 ; 
BufãrSize
 != 0; BufferSize--)

366 *
pD¡Bufãr
 = *(
__IO
 
ušt16_t
 *)
pS¿mAdd»ss
;

367 
pD¡Bufãr
++;

368 
pS¿mAdd»ss
++;

372 
h¤am
->
S‹
 = 
HAL_SRAM_STATE_READY
;

375 
	`__HAL_UNLOCK
(
h¤am
);

377  
HAL_OK
;

378 
	}
}

389 
HAL_StusTy³Def
 
	$HAL_SRAM_Wr™e_16b
(
SRAM_HªdËTy³Def
 *
h¤am
, 
ušt32_t
 *
pAdd»ss
, 
ušt16_t
 *
pSrcBufãr
, ušt32_ˆ
BufãrSize
)

391 
__IO
 
ušt16_t
 * 
pS¿mAdd»ss
 = (ušt16_ˆ*)
pAdd»ss
;

394 if(
h¤am
->
S‹
 =ð
HAL_SRAM_STATE_PROTECTED
)

396  
HAL_ERROR
;

400 
	`__HAL_LOCK
(
h¤am
);

403 
h¤am
->
S‹
 = 
HAL_SRAM_STATE_BUSY
;

406 ; 
BufãrSize
 != 0; BufferSize--)

408 *(
__IO
 
ušt16_t
 *)
pS¿mAdd»ss
 = *
pSrcBufãr
;

409 
pSrcBufãr
++;

410 
pS¿mAdd»ss
++;

414 
h¤am
->
S‹
 = 
HAL_SRAM_STATE_READY
;

417 
	`__HAL_UNLOCK
(
h¤am
);

419  
HAL_OK
;

420 
	}
}

431 
HAL_StusTy³Def
 
	$HAL_SRAM_R—d_32b
(
SRAM_HªdËTy³Def
 *
h¤am
, 
ušt32_t
 *
pAdd»ss
, ušt32_ˆ*
pD¡Bufãr
, ušt32_ˆ
BufãrSize
)

434 
	`__HAL_LOCK
(
h¤am
);

437 
h¤am
->
S‹
 = 
HAL_SRAM_STATE_BUSY
;

440 ; 
BufãrSize
 != 0; BufferSize--)

442 *
pD¡Bufãr
 = *(
__IO
 
ušt32_t
 *)
pAdd»ss
;

443 
pD¡Bufãr
++;

444 
pAdd»ss
++;

448 
h¤am
->
S‹
 = 
HAL_SRAM_STATE_READY
;

451 
	`__HAL_UNLOCK
(
h¤am
);

453  
HAL_OK
;

454 
	}
}

465 
HAL_StusTy³Def
 
	$HAL_SRAM_Wr™e_32b
(
SRAM_HªdËTy³Def
 *
h¤am
, 
ušt32_t
 *
pAdd»ss
, ušt32_ˆ*
pSrcBufãr
, ušt32_ˆ
BufãrSize
)

468 if(
h¤am
->
S‹
 =ð
HAL_SRAM_STATE_PROTECTED
)

470  
HAL_ERROR
;

474 
	`__HAL_LOCK
(
h¤am
);

477 
h¤am
->
S‹
 = 
HAL_SRAM_STATE_BUSY
;

480 ; 
BufãrSize
 != 0; BufferSize--)

482 *(
__IO
 
ušt32_t
 *)
pAdd»ss
 = *
pSrcBufãr
;

483 
pSrcBufãr
++;

484 
pAdd»ss
++;

488 
h¤am
->
S‹
 = 
HAL_SRAM_STATE_READY
;

491 
	`__HAL_UNLOCK
(
h¤am
);

493  
HAL_OK
;

494 
	}
}

505 
HAL_StusTy³Def
 
	$HAL_SRAM_R—d_DMA
(
SRAM_HªdËTy³Def
 *
h¤am
, 
ušt32_t
 *
pAdd»ss
, ušt32_ˆ*
pD¡Bufãr
, ušt32_ˆ
BufãrSize
)

508 
	`__HAL_LOCK
(
h¤am
);

511 
h¤am
->
S‹
 = 
HAL_SRAM_STATE_BUSY
;

514 
h¤am
->
hdma
->
XãrC¶tC®lback
 = 
HAL_SRAM_DMA_XãrC¶tC®lback
;

515 
h¤am
->
hdma
->
XãrE¼ÜC®lback
 = 
HAL_SRAM_DMA_XãrE¼ÜC®lback
;

518 
	`HAL_DMA_S¹_IT
(
h¤am
->
hdma
, (
ušt32_t
)
pAdd»ss
, (ušt32_t)
pD¡Bufãr
, (ušt32_t)
BufãrSize
);

521 
h¤am
->
S‹
 = 
HAL_SRAM_STATE_READY
;

524 
	`__HAL_UNLOCK
(
h¤am
);

526  
HAL_OK
;

527 
	}
}

538 
HAL_StusTy³Def
 
	$HAL_SRAM_Wr™e_DMA
(
SRAM_HªdËTy³Def
 *
h¤am
, 
ušt32_t
 *
pAdd»ss
, ušt32_ˆ*
pSrcBufãr
, ušt32_ˆ
BufãrSize
)

541 if(
h¤am
->
S‹
 =ð
HAL_SRAM_STATE_PROTECTED
)

543  
HAL_ERROR
;

547 
	`__HAL_LOCK
(
h¤am
);

550 
h¤am
->
S‹
 = 
HAL_SRAM_STATE_BUSY
;

553 
h¤am
->
hdma
->
XãrC¶tC®lback
 = 
HAL_SRAM_DMA_XãrC¶tC®lback
;

554 
h¤am
->
hdma
->
XãrE¼ÜC®lback
 = 
HAL_SRAM_DMA_XãrE¼ÜC®lback
;

557 
	`HAL_DMA_S¹_IT
(
h¤am
->
hdma
, (
ušt32_t
)
pSrcBufãr
, (ušt32_t)
pAdd»ss
, (ušt32_t)
BufãrSize
);

560 
h¤am
->
S‹
 = 
HAL_SRAM_STATE_READY
;

563 
	`__HAL_UNLOCK
(
h¤am
);

565  
HAL_OK
;

566 
	}
}

593 
HAL_StusTy³Def
 
	$HAL_SRAM_Wr™eO³¿tiÚ_EÇbË
(
SRAM_HªdËTy³Def
 *
h¤am
)

596 
	`__HAL_LOCK
(
h¤am
);

599 
	`FMC_NORSRAM_Wr™eO³¿tiÚ_EÇbË
(
h¤am
->
In¡ªû
, h¤am->
In™
.
NSBªk
);

602 
h¤am
->
S‹
 = 
HAL_SRAM_STATE_READY
;

605 
	`__HAL_UNLOCK
(
h¤am
);

607  
HAL_OK
;

608 
	}
}

616 
HAL_StusTy³Def
 
	$HAL_SRAM_Wr™eO³¿tiÚ_Di§bË
(
SRAM_HªdËTy³Def
 *
h¤am
)

619 
	`__HAL_LOCK
(
h¤am
);

622 
h¤am
->
S‹
 = 
HAL_SRAM_STATE_BUSY
;

625 
	`FMC_NORSRAM_Wr™eO³¿tiÚ_Di§bË
(
h¤am
->
In¡ªû
, h¤am->
In™
.
NSBªk
);

628 
h¤am
->
S‹
 = 
HAL_SRAM_STATE_PROTECTED
;

631 
	`__HAL_UNLOCK
(
h¤am
);

633  
HAL_OK
;

634 
	}
}

661 
HAL_SRAM_S‹Ty³Def
 
	$HAL_SRAM_G‘S‹
(
SRAM_HªdËTy³Def
 *
h¤am
)

663  
h¤am
->
S‹
;

664 
	}
}

673 
	gSTM32F429xx
 || 
	gSTM32F439xx
 || 
	gSTM32F446xx
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 */

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim.c

129 
	~"¡m32f4xx_h®.h
"

140 #ifdeà
HAL_TIM_MODULE_ENABLED


150 
TIM_OC1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

151 
TIM_OC3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

152 
TIM_OC4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

154 
TIM_TI1_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
);

155 
TIM_TI2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

156 
ušt32_t
 
TIM_ICFž‹r
);

157 
TIM_TI2_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
);

158 
TIM_TI3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

159 
ušt32_t
 
TIM_ICFž‹r
);

160 
TIM_TI4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

161 
ušt32_t
 
TIM_ICFž‹r
);

163 
TIM_ETR_S‘CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
TIM_ExtTRGP»sÿËr
,

164 
ušt32_t
 
TIM_ExtTRGPÞ¬™y
, ušt32_ˆ
ExtTRGFž‹r
);

166 
TIM_ITRx_S‘CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ITRx
);

167 
TIM_DMAP”iodEÏp£dC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

168 
TIM_DMATrigg”C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

169 
TIM_SÏveTim”_S‘CÚfig
(
TIM_HªdËTy³Def
 *
htim
,

170 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
);

208 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_In™
(
TIM_HªdËTy³Def
 *
htim
)

211 if(
htim
 =ð
NULL
)

213  
HAL_ERROR
;

217 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

218 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

219 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

221 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

224 
htim
->
Lock
 = 
HAL_UNLOCKED
;

226 
	`HAL_TIM_Ba£_M¥In™
(
htim
);

230 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

233 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

236 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

238  
HAL_OK
;

239 
	}
}

247 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

250 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

252 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

255 
	`__HAL_TIM_DISABLE
(
htim
);

258 
	`HAL_TIM_Ba£_M¥DeIn™
(
htim
);

261 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

264 
	`__HAL_UNLOCK
(
htim
);

266  
HAL_OK
;

267 
	}
}

275 
__w—k
 
	$HAL_TIM_Ba£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

280 
	}
}

288 
__w—k
 
	$HAL_TIM_Ba£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

293 
	}
}

301 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_S¹
(
TIM_HªdËTy³Def
 *
htim
)

304 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

307 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

310 
	`__HAL_TIM_ENABLE
(
htim
);

313 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

316  
HAL_OK
;

317 
	}
}

325 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_StÝ
(
TIM_HªdËTy³Def
 *
htim
)

328 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

331 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

334 
	`__HAL_TIM_DISABLE
(
htim
);

337 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

340  
HAL_OK
;

341 
	}
}

349 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
)

352 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

355 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_UPDATE
);

358 
	`__HAL_TIM_ENABLE
(
htim
);

361  
HAL_OK
;

362 
	}
}

370 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
)

373 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

375 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_UPDATE
);

378 
	`__HAL_TIM_DISABLE
(
htim
);

381  
HAL_OK
;

382 
	}
}

392 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
)

395 
	`as£¹_·¿m
(
	`IS_TIM_DMA_INSTANCE
(
htim
->
In¡ªû
));

397 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

399  
HAL_BUSY
;

401 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

403 if((
pD©a
 =ð0 ) && (
L’gth
 > 0))

405  
HAL_ERROR
;

409 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

413 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrC¶tC®lback
 = 
TIM_DMAP”iodEÏp£dC¶t
;

416 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

419 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
ARR
, 
L’gth
);

422 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_UPDATE
);

425 
	`__HAL_TIM_ENABLE
(
htim
);

428  
HAL_OK
;

429 
	}
}

437 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
)

440 
	`as£¹_·¿m
(
	`IS_TIM_DMA_INSTANCE
(
htim
->
In¡ªû
));

443 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_UPDATE
);

446 
	`__HAL_TIM_DISABLE
(
htim
);

449 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

452  
HAL_OK
;

453 
	}
}

486 
HAL_StusTy³Def
 
	$HAL_TIM_OC_In™
(
TIM_HªdËTy³Def
* 
htim
)

489 if(
htim
 =ð
NULL
)

491  
HAL_ERROR
;

495 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

496 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

497 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

499 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

502 
htim
->
Lock
 = 
HAL_UNLOCKED
;

504 
	`HAL_TIM_OC_M¥In™
(
htim
);

508 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

511 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

514 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

516  
HAL_OK
;

517 
	}
}

525 
HAL_StusTy³Def
 
	$HAL_TIM_OC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

528 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

530 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

533 
	`__HAL_TIM_DISABLE
(
htim
);

536 
	`HAL_TIM_OC_M¥DeIn™
(
htim
);

539 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

542 
	`__HAL_UNLOCK
(
htim
);

544  
HAL_OK
;

545 
	}
}

553 
__w—k
 
	$HAL_TIM_OC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

558 
	}
}

566 
__w—k
 
	$HAL_TIM_OC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

571 
	}
}

585 
HAL_StusTy³Def
 
	$HAL_TIM_OC_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

588 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

591 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

593 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

596 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

600 
	`__HAL_TIM_ENABLE
(
htim
);

603  
HAL_OK
;

604 
	}
}

618 
HAL_StusTy³Def
 
	$HAL_TIM_OC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

621 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

624 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

626 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

629 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

633 
	`__HAL_TIM_DISABLE
(
htim
);

636  
HAL_OK
;

637 
	}
}

651 
HAL_StusTy³Def
 
	$HAL_TIM_OC_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

654 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

656 
ChªÃl
)

658 
TIM_CHANNEL_1
:

661 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

665 
TIM_CHANNEL_2
:

668 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

672 
TIM_CHANNEL_3
:

675 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

679 
TIM_CHANNEL_4
:

682 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

691 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

693 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

696 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

700 
	`__HAL_TIM_ENABLE
(
htim
);

703  
HAL_OK
;

704 
	}
}

718 
HAL_StusTy³Def
 
	$HAL_TIM_OC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

721 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

723 
ChªÃl
)

725 
TIM_CHANNEL_1
:

728 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

732 
TIM_CHANNEL_2
:

735 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

739 
TIM_CHANNEL_3
:

742 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

746 
TIM_CHANNEL_4
:

749 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

758 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

760 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

763 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

767 
	`__HAL_TIM_DISABLE
(
htim
);

770  
HAL_OK
;

771 
	}
}

787 
HAL_StusTy³Def
 
	$HAL_TIM_OC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

790 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

792 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

794  
HAL_BUSY
;

796 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

798 if(((
ušt32_t
)
pD©a
 =ð0 ) && (
L’gth
 > 0))

800  
HAL_ERROR
;

804 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

807 
ChªÃl
)

809 
TIM_CHANNEL_1
:

812 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

815 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

818 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
);

821 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

825 
TIM_CHANNEL_2
:

828 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

831 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

834 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
);

837 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

841 
TIM_CHANNEL_3
:

844 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

847 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

850 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
,
L’gth
);

853 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

857 
TIM_CHANNEL_4
:

860 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

863 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

866 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR4
, 
L’gth
);

869 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

878 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

880 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

883 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

887 
	`__HAL_TIM_ENABLE
(
htim
);

890  
HAL_OK
;

891 
	}
}

905 
HAL_StusTy³Def
 
	$HAL_TIM_OC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

908 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

910 
ChªÃl
)

912 
TIM_CHANNEL_1
:

915 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

919 
TIM_CHANNEL_2
:

922 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

926 
TIM_CHANNEL_3
:

929 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

933 
TIM_CHANNEL_4
:

936 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

945 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

947 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

950 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

954 
	`__HAL_TIM_DISABLE
(
htim
);

957 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

960  
HAL_OK
;

961 
	}
}

994 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_In™
(
TIM_HªdËTy³Def
 *
htim
)

997 if(
htim
 =ð
NULL
)

999  
HAL_ERROR
;

1003 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1004 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

1005 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

1007 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

1010 
htim
->
Lock
 = 
HAL_UNLOCKED
;

1012 
	`HAL_TIM_PWM_M¥In™
(
htim
);

1016 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

1019 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

1022 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

1024  
HAL_OK
;

1025 
	}
}

1033 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1036 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1038 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1041 
	`__HAL_TIM_DISABLE
(
htim
);

1044 
	`HAL_TIM_PWM_M¥DeIn™
(
htim
);

1047 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

1050 
	`__HAL_UNLOCK
(
htim
);

1052  
HAL_OK
;

1053 
	}
}

1061 
__w—k
 
	$HAL_TIM_PWM_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

1066 
	}
}

1074 
__w—k
 
	$HAL_TIM_PWM_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1079 
	}
}

1093 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1096 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1099 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1101 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1104 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1108 
	`__HAL_TIM_ENABLE
(
htim
);

1111  
HAL_OK
;

1112 
	}
}

1126 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1129 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1132 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1134 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1137 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1141 
	`__HAL_TIM_DISABLE
(
htim
);

1144 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1147  
HAL_OK
;

1148 
	}
}

1162 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1165 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1167 
ChªÃl
)

1169 
TIM_CHANNEL_1
:

1172 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

1176 
TIM_CHANNEL_2
:

1179 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

1183 
TIM_CHANNEL_3
:

1186 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

1190 
TIM_CHANNEL_4
:

1193 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

1202 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1204 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1207 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1211 
	`__HAL_TIM_ENABLE
(
htim
);

1214  
HAL_OK
;

1215 
	}
}

1229 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_StÝ_IT
 (
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1232 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1234 
ChªÃl
)

1236 
TIM_CHANNEL_1
:

1239 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1243 
TIM_CHANNEL_2
:

1246 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1250 
TIM_CHANNEL_3
:

1253 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

1257 
TIM_CHANNEL_4
:

1260 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

1269 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1271 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1274 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1278 
	`__HAL_TIM_DISABLE
(
htim
);

1281  
HAL_OK
;

1282 
	}
}

1298 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

1301 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1303 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

1305  
HAL_BUSY
;

1307 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

1309 if(((
ušt32_t
)
pD©a
 =ð0 ) && (
L’gth
 > 0))

1311  
HAL_ERROR
;

1315 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1318 
ChªÃl
)

1320 
TIM_CHANNEL_1
:

1323 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1326 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1329 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
);

1332 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1336 
TIM_CHANNEL_2
:

1339 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1342 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1345 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
);

1348 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1352 
TIM_CHANNEL_3
:

1355 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1358 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1361 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
,
L’gth
);

1364 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1368 
TIM_CHANNEL_4
:

1371 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1374 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1377 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR4
, 
L’gth
);

1380 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1389 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1391 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1394 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1398 
	`__HAL_TIM_ENABLE
(
htim
);

1401  
HAL_OK
;

1402 
	}
}

1416 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1419 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1421 
ChªÃl
)

1423 
TIM_CHANNEL_1
:

1426 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1430 
TIM_CHANNEL_2
:

1433 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1437 
TIM_CHANNEL_3
:

1440 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1444 
TIM_CHANNEL_4
:

1447 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1456 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1458 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1461 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1465 
	`__HAL_TIM_DISABLE
(
htim
);

1468 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1471  
HAL_OK
;

1472 
	}
}

1505 
HAL_StusTy³Def
 
	$HAL_TIM_IC_In™
(
TIM_HªdËTy³Def
 *
htim
)

1508 if(
htim
 =ð
NULL
)

1510  
HAL_ERROR
;

1514 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1515 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

1516 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

1518 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

1521 
htim
->
Lock
 = 
HAL_UNLOCKED
;

1523 
	`HAL_TIM_IC_M¥In™
(
htim
);

1527 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

1530 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

1533 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

1535  
HAL_OK
;

1536 
	}
}

1544 
HAL_StusTy³Def
 
	$HAL_TIM_IC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1547 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1549 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1552 
	`__HAL_TIM_DISABLE
(
htim
);

1555 
	`HAL_TIM_IC_M¥DeIn™
(
htim
);

1558 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

1561 
	`__HAL_UNLOCK
(
htim
);

1563  
HAL_OK
;

1564 
	}
}

1572 
__w—k
 
	$HAL_TIM_IC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

1577 
	}
}

1585 
__w—k
 
	$HAL_TIM_IC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1590 
	}
}

1604 
HAL_StusTy³Def
 
	$HAL_TIM_IC_S¹
 (
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1607 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1610 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1613 
	`__HAL_TIM_ENABLE
(
htim
);

1616  
HAL_OK
;

1617 
	}
}

1631 
HAL_StusTy³Def
 
	$HAL_TIM_IC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1634 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1637 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1640 
	`__HAL_TIM_DISABLE
(
htim
);

1643  
HAL_OK
;

1644 
	}
}

1658 
HAL_StusTy³Def
 
	$HAL_TIM_IC_S¹_IT
 (
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1661 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1663 
ChªÃl
)

1665 
TIM_CHANNEL_1
:

1668 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

1672 
TIM_CHANNEL_2
:

1675 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

1679 
TIM_CHANNEL_3
:

1682 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

1686 
TIM_CHANNEL_4
:

1689 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

1697 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1700 
	`__HAL_TIM_ENABLE
(
htim
);

1703  
HAL_OK
;

1704 
	}
}

1718 
HAL_StusTy³Def
 
	$HAL_TIM_IC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1721 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1723 
ChªÃl
)

1725 
TIM_CHANNEL_1
:

1728 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1732 
TIM_CHANNEL_2
:

1735 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1739 
TIM_CHANNEL_3
:

1742 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

1746 
TIM_CHANNEL_4
:

1749 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

1758 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1761 
	`__HAL_TIM_DISABLE
(
htim
);

1764  
HAL_OK
;

1765 
	}
}

1781 
HAL_StusTy³Def
 
	$HAL_TIM_IC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

1784 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1785 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

1787 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

1789  
HAL_BUSY
;

1791 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

1793 if((
pD©a
 =ð0 ) && (
L’gth
 > 0))

1795  
HAL_ERROR
;

1799 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1803 
ChªÃl
)

1805 
TIM_CHANNEL_1
:

1808 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

1811 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1814 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_t)
pD©a
, 
L’gth
);

1817 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1821 
TIM_CHANNEL_2
:

1824 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

1827 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1830 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
CCR2
, (ušt32_t)
pD©a
, 
L’gth
);

1833 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1837 
TIM_CHANNEL_3
:

1840 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

1843 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1846 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)&htim->
In¡ªû
->
CCR3
, (ušt32_t)
pD©a
, 
L’gth
);

1849 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1853 
TIM_CHANNEL_4
:

1856 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

1859 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1862 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)&htim->
In¡ªû
->
CCR4
, (ušt32_t)
pD©a
, 
L’gth
);

1865 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1874 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1877 
	`__HAL_TIM_ENABLE
(
htim
);

1880  
HAL_OK
;

1881 
	}
}

1895 
HAL_StusTy³Def
 
	$HAL_TIM_IC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1898 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1899 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

1901 
ChªÃl
)

1903 
TIM_CHANNEL_1
:

1906 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1910 
TIM_CHANNEL_2
:

1913 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1917 
TIM_CHANNEL_3
:

1920 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1924 
TIM_CHANNEL_4
:

1927 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1936 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1939 
	`__HAL_TIM_DISABLE
(
htim
);

1942 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1945  
HAL_OK
;

1946 
	}
}

1983 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_In™
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OÃPul£Mode
)

1986 if(
htim
 =ð
NULL
)

1988  
HAL_ERROR
;

1992 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1993 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

1994 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

1995 
	`as£¹_·¿m
(
	`IS_TIM_OPM_MODE
(
OÃPul£Mode
));

1997 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

2000 
htim
->
Lock
 = 
HAL_UNLOCKED
;

2002 
	`HAL_TIM_OÃPul£_M¥In™
(
htim
);

2006 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

2009 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

2012 
htim
->
In¡ªû
->
CR1
 &ð~
TIM_CR1_OPM
;

2015 
htim
->
In¡ªû
->
CR1
 |ð
OÃPul£Mode
;

2018 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

2020  
HAL_OK
;

2021 
	}
}

2029 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2032 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

2034 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2037 
	`__HAL_TIM_DISABLE
(
htim
);

2040 
	`HAL_TIM_OÃPul£_M¥DeIn™
(
htim
);

2043 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

2046 
	`__HAL_UNLOCK
(
htim
);

2048  
HAL_OK
;

2049 
	}
}

2057 
__w—k
 
	$HAL_TIM_OÃPul£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

2062 
	}
}

2070 
__w—k
 
	$HAL_TIM_OÃPul£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2075 
	}
}

2087 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2098 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2099 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2101 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

2104 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

2108  
HAL_OK
;

2109 
	}
}

2121 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2129 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2130 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2132 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

2135 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

2139 
	`__HAL_TIM_DISABLE
(
htim
);

2142  
HAL_OK
;

2143 
	}
}

2155 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2167 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

2170 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

2172 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2173 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2175 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

2178 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

2182  
HAL_OK
;

2183 
	}
}

2195 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2198 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

2201 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

2208 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2209 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2211 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

2214 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

2218 
	`__HAL_TIM_DISABLE
(
htim
);

2221  
HAL_OK
;

2222 
	}
}

2255 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_In™
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_Encod”_In™Ty³Def
* 
sCÚfig
)

2257 
ušt32_t
 
tmpsmü
 = 0;

2258 
ušt32_t
 
tmpccmr1
 = 0;

2259 
ušt32_t
 
tmpcûr
 = 0;

2262 if(
htim
 =ð
NULL
)

2264  
HAL_ERROR
;

2268 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2269 
	`as£¹_·¿m
(
	`IS_TIM_ENCODER_MODE
(
sCÚfig
->
Encod”Mode
));

2270 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
sCÚfig
->
IC1S–eùiÚ
));

2271 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
sCÚfig
->
IC2S–eùiÚ
));

2272 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
IC1PÞ¬™y
));

2273 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
IC2PÞ¬™y
));

2274 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
IC1P»sÿËr
));

2275 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
IC2P»sÿËr
));

2276 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
IC1Fž‹r
));

2277 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
IC2Fž‹r
));

2279 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

2282 
htim
->
Lock
 = 
HAL_UNLOCKED
;

2284 
	`HAL_TIM_Encod”_M¥In™
(
htim
);

2288 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

2291 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

2294 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

2297 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

2300 
tmpccmr1
 = 
htim
->
In¡ªû
->
CCMR1
;

2303 
tmpcûr
 = 
htim
->
In¡ªû
->
CCER
;

2306 
tmpsmü
 |ð
sCÚfig
->
Encod”Mode
;

2309 
tmpccmr1
 &ð~(
TIM_CCMR1_CC1S
 | 
TIM_CCMR1_CC2S
);

2310 
tmpccmr1
 |ð(
sCÚfig
->
IC1S–eùiÚ
 | (sCÚfig->
IC2S–eùiÚ
 << 8));

2313 
tmpccmr1
 &ð~(
TIM_CCMR1_IC1PSC
 | 
TIM_CCMR1_IC2PSC
);

2314 
tmpccmr1
 &ð~(
TIM_CCMR1_IC1F
 | 
TIM_CCMR1_IC2F
);

2315 
tmpccmr1
 |ð
sCÚfig
->
IC1P»sÿËr
 | (sCÚfig->
IC2P»sÿËr
 << 8);

2316 
tmpccmr1
 |ð(
sCÚfig
->
IC1Fž‹r
 << 4è| (sCÚfig->
IC2Fž‹r
 << 12);

2319 
tmpcûr
 &ð~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC2P
);

2320 
tmpcûr
 &ð~(
TIM_CCER_CC1NP
 | 
TIM_CCER_CC2NP
);

2321 
tmpcûr
 |ð
sCÚfig
->
IC1PÞ¬™y
 | (sCÚfig->
IC2PÞ¬™y
 << 4);

2324 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

2327 
htim
->
In¡ªû
->
CCMR1
 = 
tmpccmr1
;

2330 
htim
->
In¡ªû
->
CCER
 = 
tmpcûr
;

2333 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

2335  
HAL_OK
;

2336 
	}
}

2344 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2347 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

2349 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2352 
	`__HAL_TIM_DISABLE
(
htim
);

2355 
	`HAL_TIM_Encod”_M¥DeIn™
(
htim
);

2358 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

2361 
	`__HAL_UNLOCK
(
htim
);

2363  
HAL_OK
;

2364 
	}
}

2372 
__w—k
 
	$HAL_TIM_Encod”_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

2377 
	}
}

2385 
__w—k
 
	$HAL_TIM_Encod”_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2390 
	}
}

2403 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2406 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2409 
ChªÃl
)

2411 
TIM_CHANNEL_1
:

2413 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2416 
TIM_CHANNEL_2
:

2418 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2423 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2424 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2429 
	`__HAL_TIM_ENABLE
(
htim
);

2432  
HAL_OK
;

2433 
	}
}

2446 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2449 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2453 
ChªÃl
)

2455 
TIM_CHANNEL_1
:

2457 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2460 
TIM_CHANNEL_2
:

2462 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2467 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2468 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2473 
	`__HAL_TIM_DISABLE
(
htim
);

2476  
HAL_OK
;

2477 
	}
}

2490 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2493 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2497 
ChªÃl
)

2499 
TIM_CHANNEL_1
:

2501 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2502 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

2505 
TIM_CHANNEL_2
:

2507 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2508 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

2513 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2514 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2515 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

2516 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

2522 
	`__HAL_TIM_ENABLE
(
htim
);

2525  
HAL_OK
;

2526 
	}
}

2539 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2542 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2546 if(
ChªÃl
 =ð
TIM_CHANNEL_1
)

2548 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2551 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

2553 if(
ChªÃl
 =ð
TIM_CHANNEL_2
)

2555 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2558 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

2562 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2563 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2566 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

2567 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

2571 
	`__HAL_TIM_DISABLE
(
htim
);

2574 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

2577  
HAL_OK
;

2578 
	}
}

2594 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a1
, ušt32_ˆ*
pD©a2
, 
ušt16_t
 
L’gth
)

2597 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

2599 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

2601  
HAL_BUSY
;

2603 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

2605 if((((
pD©a1
 =ð0è|| (
pD©a2
 =ð0è)è&& (
L’gth
 > 0))

2607  
HAL_ERROR
;

2611 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2615 
ChªÃl
)

2617 
TIM_CHANNEL_1
:

2620 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2623 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

2626 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_ˆ)
pD©a1
, 
L’gth
);

2629 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2632 
	`__HAL_TIM_ENABLE
(
htim
);

2635 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2639 
TIM_CHANNEL_2
:

2642 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2645 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
;

2647 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
CCR2
, (ušt32_t)
pD©a2
, 
L’gth
);

2650 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2653 
	`__HAL_TIM_ENABLE
(
htim
);

2656 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2660 
TIM_CHANNEL_ALL
:

2663 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2666 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

2669 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_t)
pD©a1
, 
L’gth
);

2672 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2675 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

2678 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
CCR2
, (ušt32_t)
pD©a2
, 
L’gth
);

2681 
	`__HAL_TIM_ENABLE
(
htim
);

2684 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2685 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2688 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2690 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2698  
HAL_OK
;

2699 
	}
}

2712 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2715 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

2719 if(
ChªÃl
 =ð
TIM_CHANNEL_1
)

2721 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2724 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2726 if(
ChªÃl
 =ð
TIM_CHANNEL_2
)

2728 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2731 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2735 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2736 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2739 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2740 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2744 
	`__HAL_TIM_DISABLE
(
htim
);

2747 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

2750  
HAL_OK
;

2751 
	}
}

2775 
	$HAL_TIM_IRQHªdËr
(
TIM_HªdËTy³Def
 *
htim
)

2778 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC1
è!ð
RESET
)

2780 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC1
è!=
RESET
)

2783 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC1
);

2784 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_1
;

2787 if((
htim
->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_CC1S
) != 0x00)

2789 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

2794 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

2795 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

2797 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

2802 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC2
è!ð
RESET
)

2804 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC2
è!=
RESET
)

2806 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC2
);

2807 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_2
;

2809 if((
htim
->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_CC2S
) != 0x00)

2811 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

2816 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

2817 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

2819 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

2823 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC3
è!ð
RESET
)

2825 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC3
è!=
RESET
)

2827 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC3
);

2828 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_3
;

2830 if((
htim
->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_CC3S
) != 0x00)

2832 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

2837 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

2838 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

2840 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

2844 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC4
è!ð
RESET
)

2846 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC4
è!=
RESET
)

2848 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC4
);

2849 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_4
;

2851 if((
htim
->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_CC4S
) != 0x00)

2853 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

2858 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

2859 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

2861 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

2865 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_UPDATE
è!ð
RESET
)

2867 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_UPDATE
è!=
RESET
)

2869 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_UPDATE
);

2870 
	`HAL_TIM_P”iodEÏp£dC®lback
(
htim
);

2874 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_BREAK
è!ð
RESET
)

2876 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_BREAK
è!=
RESET
)

2878 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_BREAK
);

2879 
	`HAL_TIMEx_B»akC®lback
(
htim
);

2883 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_TRIGGER
è!ð
RESET
)

2885 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_TRIGGER
è!=
RESET
)

2887 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_TRIGGER
);

2888 
	`HAL_TIM_Trigg”C®lback
(
htim
);

2892 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_COM
è!ð
RESET
)

2894 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_COM
è!=
RESET
)

2896 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_FLAG_COM
);

2897 
	`HAL_TIMEx_CommutiÚC®lback
(
htim
);

2900 
	}
}

2938 
HAL_StusTy³Def
 
	$HAL_TIM_OC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
)

2941 
	`as£¹_·¿m
(
	`IS_TIM_CHANNELS
(
ChªÃl
));

2942 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
sCÚfig
->
OCMode
));

2943 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
sCÚfig
->
OCPÞ¬™y
));

2944 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
sCÚfig
->
OCNPÞ¬™y
));

2945 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
sCÚfig
->
OCNIdËS‹
));

2946 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
sCÚfig
->
OCIdËS‹
));

2949 
	`__HAL_LOCK
(
htim
);

2951 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2953 
ChªÃl
)

2955 
TIM_CHANNEL_1
:

2957 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

2959 
	`TIM_OC1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

2963 
TIM_CHANNEL_2
:

2965 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2967 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

2971 
TIM_CHANNEL_3
:

2973 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

2975 
	`TIM_OC3_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

2979 
TIM_CHANNEL_4
:

2981 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

2983 
	`TIM_OC4_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

2990 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

2992 
	`__HAL_UNLOCK
(
htim
);

2994  
HAL_OK
;

2995 
	}
}

3011 
HAL_StusTy³Def
 
	$HAL_TIM_IC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_IC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
)

3014 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3015 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
ICPÞ¬™y
));

3016 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
sCÚfig
->
ICS–eùiÚ
));

3017 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
ICP»sÿËr
));

3018 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
ICFž‹r
));

3020 
	`__HAL_LOCK
(
htim
);

3022 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3024 ià(
ChªÃl
 =ð
TIM_CHANNEL_1
)

3027 
	`TIM_TI1_S‘CÚfig
(
htim
->
In¡ªû
,

3028 
sCÚfig
->
ICPÞ¬™y
,

3029 
sCÚfig
->
ICS–eùiÚ
,

3030 
sCÚfig
->
ICFž‹r
);

3033 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC1PSC
;

3036 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
ICP»sÿËr
;

3038 ià(
ChªÃl
 =ð
TIM_CHANNEL_2
)

3041 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3043 
	`TIM_TI2_S‘CÚfig
(
htim
->
In¡ªû
,

3044 
sCÚfig
->
ICPÞ¬™y
,

3045 
sCÚfig
->
ICS–eùiÚ
,

3046 
sCÚfig
->
ICFž‹r
);

3049 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC2PSC
;

3052 
htim
->
In¡ªû
->
CCMR1
 |ð(
sCÚfig
->
ICP»sÿËr
 << 8);

3054 ià(
ChªÃl
 =ð
TIM_CHANNEL_3
)

3057 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

3059 
	`TIM_TI3_S‘CÚfig
(
htim
->
In¡ªû
,

3060 
sCÚfig
->
ICPÞ¬™y
,

3061 
sCÚfig
->
ICS–eùiÚ
,

3062 
sCÚfig
->
ICFž‹r
);

3065 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_IC3PSC
;

3068 
htim
->
In¡ªû
->
CCMR2
 |ð
sCÚfig
->
ICP»sÿËr
;

3073 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

3075 
	`TIM_TI4_S‘CÚfig
(
htim
->
In¡ªû
,

3076 
sCÚfig
->
ICPÞ¬™y
,

3077 
sCÚfig
->
ICS–eùiÚ
,

3078 
sCÚfig
->
ICFž‹r
);

3081 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_IC4PSC
;

3084 
htim
->
In¡ªû
->
CCMR2
 |ð(
sCÚfig
->
ICP»sÿËr
 << 8);

3087 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3089 
	`__HAL_UNLOCK
(
htim
);

3091  
HAL_OK
;

3092 
	}
}

3108 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
)

3110 
	`__HAL_LOCK
(
htim
);

3113 
	`as£¹_·¿m
(
	`IS_TIM_CHANNELS
(
ChªÃl
));

3114 
	`as£¹_·¿m
(
	`IS_TIM_PWM_MODE
(
sCÚfig
->
OCMode
));

3115 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
sCÚfig
->
OCPÞ¬™y
));

3116 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
sCÚfig
->
OCNPÞ¬™y
));

3117 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
sCÚfig
->
OCNIdËS‹
));

3118 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
sCÚfig
->
OCIdËS‹
));

3119 
	`as£¹_·¿m
(
	`IS_TIM_FAST_STATE
(
sCÚfig
->
OCFa¡Mode
));

3121 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3123 
ChªÃl
)

3125 
TIM_CHANNEL_1
:

3127 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3129 
	`TIM_OC1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3132 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC1PE
;

3135 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC1FE
;

3136 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
OCFa¡Mode
;

3140 
TIM_CHANNEL_2
:

3142 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3144 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3147 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC2PE
;

3150 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC2FE
;

3151 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
OCFa¡Mode
 << 8;

3155 
TIM_CHANNEL_3
:

3157 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

3159 
	`TIM_OC3_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3162 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC3PE
;

3165 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC3FE
;

3166 
htim
->
In¡ªû
->
CCMR2
 |ð
sCÚfig
->
OCFa¡Mode
;

3170 
TIM_CHANNEL_4
:

3172 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

3174 
	`TIM_OC4_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3177 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC4PE
;

3180 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC4FE
;

3181 
htim
->
In¡ªû
->
CCMR2
 |ð
sCÚfig
->
OCFa¡Mode
 << 8;

3189 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3191 
	`__HAL_UNLOCK
(
htim
);

3193  
HAL_OK
;

3194 
	}
}

3212 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OÃPul£_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
OuutChªÃl
, ušt32_ˆ
IÅutChªÃl
)

3214 
TIM_OC_In™Ty³Def
 
‹mp1
;

3217 
	`as£¹_·¿m
(
	`IS_TIM_OPM_CHANNELS
(
OuutChªÃl
));

3218 
	`as£¹_·¿m
(
	`IS_TIM_OPM_CHANNELS
(
IÅutChªÃl
));

3220 if(
OuutChªÃl
 !ð
IÅutChªÃl
)

3222 
	`__HAL_LOCK
(
htim
);

3224 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3227 
‹mp1
.
OCMode
 = 
sCÚfig
->OCMode;

3228 
‹mp1
.
Pul£
 = 
sCÚfig
->Pulse;

3229 
‹mp1
.
OCPÞ¬™y
 = 
sCÚfig
->OCPolarity;

3230 
‹mp1
.
OCNPÞ¬™y
 = 
sCÚfig
->OCNPolarity;

3231 
‹mp1
.
OCIdËS‹
 = 
sCÚfig
->OCIdleState;

3232 
‹mp1
.
OCNIdËS‹
 = 
sCÚfig
->OCNIdleState;

3234 
OuutChªÃl
)

3236 
TIM_CHANNEL_1
:

3238 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3240 
	`TIM_OC1_S‘CÚfig
(
htim
->
In¡ªû
, &
‹mp1
);

3243 
TIM_CHANNEL_2
:

3245 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3247 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, &
‹mp1
);

3253 
IÅutChªÃl
)

3255 
TIM_CHANNEL_1
:

3257 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3259 
	`TIM_TI1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
->
ICPÞ¬™y
,

3260 
sCÚfig
->
ICS–eùiÚ
, sCÚfig->
ICFž‹r
);

3263 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC1PSC
;

3266 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

3267 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_TS_TI1FP1
;

3270 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

3271 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SLAVEMODE_TRIGGER
;

3274 
TIM_CHANNEL_2
:

3276 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3278 
	`TIM_TI2_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
->
ICPÞ¬™y
,

3279 
sCÚfig
->
ICS–eùiÚ
, sCÚfig->
ICFž‹r
);

3282 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC2PSC
;

3285 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

3286 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_TS_TI2FP2
;

3289 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

3290 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SLAVEMODE_TRIGGER
;

3298 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3300 
	`__HAL_UNLOCK
(
htim
);

3302  
HAL_OK
;

3306  
HAL_ERROR
;

3308 
	}
}

3349 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_Wr™eS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
,

3350 
ušt32_t
* 
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
)

3353 
	`as£¹_·¿m
(
	`IS_TIM_DMABURST_INSTANCE
(
htim
->
In¡ªû
));

3354 
	`as£¹_·¿m
(
	`IS_TIM_DMA_BASE
(
Bur¡Ba£Add»ss
));

3355 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3356 
	`as£¹_·¿m
(
	`IS_TIM_DMA_LENGTH
(
Bur¡L’gth
));

3358 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

3360  
HAL_BUSY
;

3362 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

3364 if((
Bur¡Bufãr
 =ð0 ) && (
Bur¡L’gth
 > 0))

3366  
HAL_ERROR
;

3370 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3373 
Bur¡Reque¡Src
)

3375 
TIM_DMA_UPDATE
:

3378 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrC¶tC®lback
 = 
TIM_DMAP”iodEÏp£dC¶t
;

3381 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3384 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8) + 1);

3387 
TIM_DMA_CC1
:

3390 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3393 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3396 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8) + 1);

3399 
TIM_DMA_CC2
:

3402 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3405 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3408 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8) + 1);

3411 
TIM_DMA_CC3
:

3414 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3417 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3420 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8) + 1);

3423 
TIM_DMA_CC4
:

3426 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3429 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3432 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8) + 1);

3435 
TIM_DMA_COM
:

3438 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrC¶tC®lback
 = 
TIMEx_DMACommutiÚC¶t
;

3441 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3444 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8) + 1);

3447 
TIM_DMA_TRIGGER
:

3450 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrC¶tC®lback
 = 
TIM_DMATrigg”C¶t
;

3453 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3456 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8) + 1);

3463 
htim
->
In¡ªû
->
DCR
 = 
Bur¡Ba£Add»ss
 | 
Bur¡L’gth
;

3466 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3468 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3471  
HAL_OK
;

3472 
	}
}

3481 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_Wr™eStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
)

3484 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3487 
Bur¡Reque¡Src
)

3489 
TIM_DMA_UPDATE
:

3491 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]);

3494 
TIM_DMA_CC1
:

3496 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC1
]);

3499 
TIM_DMA_CC2
:

3501 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC2
]);

3504 
TIM_DMA_CC3
:

3506 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC3
]);

3509 
TIM_DMA_CC4
:

3511 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC4
]);

3514 
TIM_DMA_COM
:

3516 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]);

3519 
TIM_DMA_TRIGGER
:

3521 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]);

3529 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3532  
HAL_OK
;

3533 
	}
}

3574 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_R—dS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
,

3575 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
)

3578 
	`as£¹_·¿m
(
	`IS_TIM_DMABURST_INSTANCE
(
htim
->
In¡ªû
));

3579 
	`as£¹_·¿m
(
	`IS_TIM_DMA_BASE
(
Bur¡Ba£Add»ss
));

3580 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3581 
	`as£¹_·¿m
(
	`IS_TIM_DMA_LENGTH
(
Bur¡L’gth
));

3583 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

3585  
HAL_BUSY
;

3587 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

3589 if((
Bur¡Bufãr
 =ð0 ) && (
Bur¡L’gth
 > 0))

3591  
HAL_ERROR
;

3595 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3598 
Bur¡Reque¡Src
)

3600 
TIM_DMA_UPDATE
:

3603 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrC¶tC®lback
 = 
TIM_DMAP”iodEÏp£dC¶t
;

3606 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3609 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8) + 1);

3612 
TIM_DMA_CC1
:

3615 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3618 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3621 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8) + 1);

3624 
TIM_DMA_CC2
:

3627 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3630 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3633 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8) + 1);

3636 
TIM_DMA_CC3
:

3639 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3642 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3645 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8) + 1);

3648 
TIM_DMA_CC4
:

3651 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3654 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3657 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8) + 1);

3660 
TIM_DMA_COM
:

3663 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrC¶tC®lback
 = 
TIMEx_DMACommutiÚC¶t
;

3666 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3669 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8) + 1);

3672 
TIM_DMA_TRIGGER
:

3675 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrC¶tC®lback
 = 
TIM_DMATrigg”C¶t
;

3678 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3681 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8) + 1);

3689 
htim
->
In¡ªû
->
DCR
 = 
Bur¡Ba£Add»ss
 | 
Bur¡L’gth
;

3692 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3694 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3697  
HAL_OK
;

3698 
	}
}

3707 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_R—dStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
)

3710 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3713 
Bur¡Reque¡Src
)

3715 
TIM_DMA_UPDATE
:

3717 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]);

3720 
TIM_DMA_CC1
:

3722 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC1
]);

3725 
TIM_DMA_CC2
:

3727 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC2
]);

3730 
TIM_DMA_CC3
:

3732 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC3
]);

3735 
TIM_DMA_CC4
:

3737 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC4
]);

3740 
TIM_DMA_COM
:

3742 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]);

3745 
TIM_DMA_TRIGGER
:

3747 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]);

3755 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3758  
HAL_OK
;

3759 
	}
}

3780 
HAL_StusTy³Def
 
	$HAL_TIM_G’”©eEv’t
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Ev’tSourû
)

3783 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

3784 
	`as£¹_·¿m
(
	`IS_TIM_EVENT_SOURCE
(
Ev’tSourû
));

3787 
	`__HAL_LOCK
(
htim
);

3790 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3793 
htim
->
In¡ªû
->
EGR
 = 
Ev’tSourû
;

3796 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3798 
	`__HAL_UNLOCK
(
htim
);

3801  
HAL_OK
;

3802 
	}
}

3818 
HAL_StusTy³Def
 
	$HAL_TIM_CÚfigOC»fCË¬
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_CË¬IÅutCÚfigTy³Def
 * 
sCË¬IÅutCÚfig
, 
ušt32_t
 
ChªÃl
)

3821 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3822 
	`as£¹_·¿m
(
	`IS_TIM_CHANNELS
(
ChªÃl
));

3823 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_SOURCE
(
sCË¬IÅutCÚfig
->
CË¬IÅutSourû
));

3824 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_POLARITY
(
sCË¬IÅutCÚfig
->
CË¬IÅutPÞ¬™y
));

3825 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_PRESCALER
(
sCË¬IÅutCÚfig
->
CË¬IÅutP»sÿËr
));

3826 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_FILTER
(
sCË¬IÅutCÚfig
->
CË¬IÅutFž‹r
));

3829 
	`__HAL_LOCK
(
htim
);

3831 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3833 if(
sCË¬IÅutCÚfig
->
CË¬IÅutSourû
 =ð
TIM_CLEARINPUTSOURCE_ETR
)

3835 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

3836 
sCË¬IÅutCÚfig
->
CË¬IÅutP»sÿËr
,

3837 
sCË¬IÅutCÚfig
->
CË¬IÅutPÞ¬™y
,

3838 
sCË¬IÅutCÚfig
->
CË¬IÅutFž‹r
);

3841 
ChªÃl
)

3843 
TIM_CHANNEL_1
:

3845 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

3848 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC1CE
;

3853 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC1CE
;

3857 
TIM_CHANNEL_2
:

3859 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3860 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

3863 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC2CE
;

3868 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC2CE
;

3872 
TIM_CHANNEL_3
:

3874 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

3875 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

3878 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC3CE
;

3883 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC3CE
;

3887 
TIM_CHANNEL_4
:

3889 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

3890 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

3893 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC4CE
;

3898 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC4CE
;

3906 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3908 
	`__HAL_UNLOCK
(
htim
);

3910  
HAL_OK
;

3911 
	}
}

3921 
HAL_StusTy³Def
 
	$HAL_TIM_CÚfigClockSourû
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_ClockCÚfigTy³Def
 * 
sClockSourûCÚfig
)

3923 
ušt32_t
 
tmpsmü
 = 0;

3926 
	`__HAL_LOCK
(
htim
);

3928 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3931 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE
(
sClockSourûCÚfig
->
ClockSourû
));

3932 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

3933 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPRESCALER
(
sClockSourûCÚfig
->
ClockP»sÿËr
));

3934 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

3937 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

3938 
tmpsmü
 &ð~(
TIM_SMCR_SMS
 | 
TIM_SMCR_TS
);

3939 
tmpsmü
 &ð~(
TIM_SMCR_ETF
 | 
TIM_SMCR_ETPS
 | 
TIM_SMCR_ECE
 | 
TIM_SMCR_ETP
);

3940 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

3942 
sClockSourûCÚfig
->
ClockSourû
)

3944 
TIM_CLOCKSOURCE_INTERNAL
:

3946 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

3948 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

3952 
TIM_CLOCKSOURCE_ETRMODE1
:

3954 
	`as£¹_·¿m
(
	`IS_TIM_ETR_INSTANCE
(
htim
->
In¡ªû
));

3956 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

3957 
sClockSourûCÚfig
->
ClockP»sÿËr
,

3958 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

3959 
sClockSourûCÚfig
->
ClockFž‹r
);

3961 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

3963 
tmpsmü
 &ð~(
TIM_SMCR_SMS
 | 
TIM_SMCR_TS
);

3965 
tmpsmü
 |ð(
TIM_SLAVEMODE_EXTERNAL1
 | 
TIM_CLOCKSOURCE_ETRMODE1
);

3967 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

3971 
TIM_CLOCKSOURCE_ETRMODE2
:

3973 
	`as£¹_·¿m
(
	`IS_TIM_ETR_INSTANCE
(
htim
->
In¡ªû
));

3975 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

3976 
sClockSourûCÚfig
->
ClockP»sÿËr
,

3977 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

3978 
sClockSourûCÚfig
->
ClockFž‹r
);

3980 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SMCR_ECE
;

3984 
TIM_CLOCKSOURCE_TI1
:

3986 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3987 
	`TIM_TI1_CÚfigIÅutSge
(
htim
->
In¡ªû
,

3988 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

3989 
sClockSourûCÚfig
->
ClockFž‹r
);

3990 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_TI1
);

3993 
TIM_CLOCKSOURCE_TI2
:

3995 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3996 
	`TIM_TI2_CÚfigIÅutSge
(
htim
->
In¡ªû
,

3997 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

3998 
sClockSourûCÚfig
->
ClockFž‹r
);

3999 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_TI2
);

4002 
TIM_CLOCKSOURCE_TI1ED
:

4004 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

4005 
	`TIM_TI1_CÚfigIÅutSge
(
htim
->
In¡ªû
,

4006 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

4007 
sClockSourûCÚfig
->
ClockFž‹r
);

4008 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_TI1ED
);

4011 
TIM_CLOCKSOURCE_ITR0
:

4013 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

4014 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_ITR0
);

4017 
TIM_CLOCKSOURCE_ITR1
:

4019 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

4020 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_ITR1
);

4023 
TIM_CLOCKSOURCE_ITR2
:

4025 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

4026 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_ITR2
);

4029 
TIM_CLOCKSOURCE_ITR3
:

4031 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

4032 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_ITR3
);

4039 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

4041 
	`__HAL_UNLOCK
(
htim
);

4043  
HAL_OK
;

4044 
	}
}

4059 
HAL_StusTy³Def
 
	$HAL_TIM_CÚfigTI1IÅut
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
TI1_S–eùiÚ
)

4061 
ušt32_t
 
tmpü2
 = 0;

4064 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

4065 
	`as£¹_·¿m
(
	`IS_TIM_TI1SELECTION
(
TI1_S–eùiÚ
));

4068 
tmpü2
 = 
htim
->
In¡ªû
->
CR2
;

4071 
tmpü2
 &ð~
TIM_CR2_TI1S
;

4074 
tmpü2
 |ð
TI1_S–eùiÚ
;

4077 
htim
->
In¡ªû
->
CR2
 = 
tmpü2
;

4079  
HAL_OK
;

4080 
	}
}

4092 
HAL_StusTy³Def
 
	$HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
)

4095 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_INSTANCE
(
htim
->
In¡ªû
));

4096 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_MODE
(
sSÏveCÚfig
->
SÏveMode
));

4097 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGER_SELECTION
(
sSÏveCÚfig
->
IÅutTrigg”
));

4099 
	`__HAL_LOCK
(
htim
);

4101 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

4103 
	`TIM_SÏveTim”_S‘CÚfig
(
htim
, 
sSÏveCÚfig
);

4106 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_TRIGGER
);

4109 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_TRIGGER
);

4111 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

4113 
	`__HAL_UNLOCK
(
htim
);

4115  
HAL_OK
;

4116 
	}
}

4127 
HAL_StusTy³Def
 
	$HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ_IT
(
TIM_HªdËTy³Def
 *
htim
,

4128 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
)

4131 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_INSTANCE
(
htim
->
In¡ªû
));

4132 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_MODE
(
sSÏveCÚfig
->
SÏveMode
));

4133 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGER_SELECTION
(
sSÏveCÚfig
->
IÅutTrigg”
));

4135 
	`__HAL_LOCK
(
htim
);

4137 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

4139 
	`TIM_SÏveTim”_S‘CÚfig
(
htim
, 
sSÏveCÚfig
);

4142 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_TRIGGER
);

4145 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_TRIGGER
);

4147 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

4149 
	`__HAL_UNLOCK
(
htim
);

4151  
HAL_OK
;

4152 
	}
}

4166 
ušt32_t
 
	$HAL_TIM_R—dC­tu»dV®ue
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

4168 
ušt32_t
 
tm´eg
 = 0;

4170 
	`__HAL_LOCK
(
htim
);

4172 
ChªÃl
)

4174 
TIM_CHANNEL_1
:

4177 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

4180 
tm´eg
 = 
htim
->
In¡ªû
->
CCR1
;

4184 
TIM_CHANNEL_2
:

4187 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

4190 
tm´eg
 = 
htim
->
In¡ªû
->
CCR2
;

4195 
TIM_CHANNEL_3
:

4198 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

4201 
tm´eg
 = 
htim
->
In¡ªû
->
CCR3
;

4206 
TIM_CHANNEL_4
:

4209 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

4212 
tm´eg
 = 
htim
->
In¡ªû
->
CCR4
;

4221 
	`__HAL_UNLOCK
(
htim
);

4222  
tm´eg
;

4223 
	}
}

4253 
__w—k
 
	$HAL_TIM_P”iodEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4259 
	}
}

4266 
__w—k
 
	$HAL_TIM_OC_D–ayEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4271 
	}
}

4278 
__w—k
 
	$HAL_TIM_IC_C­tu»C®lback
(
TIM_HªdËTy³Def
 *
htim
)

4283 
	}
}

4291 
__w—k
 
	$HAL_TIM_PWM_Pul£FšishedC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4296 
	}
}

4304 
__w—k
 
	$HAL_TIM_Trigg”C®lback
(
TIM_HªdËTy³Def
 *
htim
)

4309 
	}
}

4317 
__w—k
 
	$HAL_TIM_E¼ÜC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4322 
	}
}

4348 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_Ba£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4350  
htim
->
S‹
;

4351 
	}
}

4359 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_OC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4361  
htim
->
S‹
;

4362 
	}
}

4370 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_PWM_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4372  
htim
->
S‹
;

4373 
	}
}

4381 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_IC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4383  
htim
->
S‹
;

4384 
	}
}

4392 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_OÃPul£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4394  
htim
->
S‹
;

4395 
	}
}

4403 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_Encod”_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4405  
htim
->
S‹
;

4406 
	}
}

4417 
	$TIM_Ba£_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_Ba£_In™Ty³Def
 *
SŒuùu»
)

4419 
ušt32_t
 
tmpü1
 = 0;

4420 
tmpü1
 = 
TIMx
->
CR1
;

4423 if(
	`IS_TIM_CC3_INSTANCE
(
TIMx
è!ð
RESET
)

4426 
tmpü1
 &ð~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
);

4427 
tmpü1
 |ð
SŒuùu»
->
CouÁ”Mode
;

4430 if(
	`IS_TIM_CC1_INSTANCE
(
TIMx
è!ð
RESET
)

4433 
tmpü1
 &ð~
TIM_CR1_CKD
;

4434 
tmpü1
 |ð(
ušt32_t
)
SŒuùu»
->
ClockDivisiÚ
;

4437 
TIMx
->
CR1
 = 
tmpü1
;

4440 
TIMx
->
ARR
 = (
ušt32_t
)
SŒuùu»
->
P”iod
 ;

4443 
TIMx
->
PSC
 = (
ušt32_t
)
SŒuùu»
->
P»sÿËr
;

4445 if(
	`IS_TIM_ADVANCED_INSTANCE
(
TIMx
è!ð
RESET
)

4448 
TIMx
->
RCR
 = 
SŒuùu»
->
R•‘™iÚCouÁ”
;

4453 
TIMx
->
EGR
 = 
TIM_EGR_UG
;

4454 
	}
}

4476 
	$TIM_TI1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

4477 
ušt32_t
 
TIM_ICFž‹r
)

4479 
ušt32_t
 
tmpccmr1
 = 0;

4480 
ušt32_t
 
tmpcûr
 = 0;

4483 
TIMx
->
CCER
 &ð~
TIM_CCER_CC1E
;

4484 
tmpccmr1
 = 
TIMx
->
CCMR1
;

4485 
tmpcûr
 = 
TIMx
->
CCER
;

4488 if(
	`IS_TIM_CC2_INSTANCE
(
TIMx
è!ð
RESET
)

4490 
tmpccmr1
 &ð~
TIM_CCMR1_CC1S
;

4491 
tmpccmr1
 |ð
TIM_ICS–eùiÚ
;

4495 
tmpccmr1
 &ð~
TIM_CCMR1_CC1S
;

4496 
tmpccmr1
 |ð
TIM_CCMR1_CC1S_0
;

4500 
tmpccmr1
 &ð~
TIM_CCMR1_IC1F
;

4501 
tmpccmr1
 |ð((
TIM_ICFž‹r
 << 4è& 
TIM_CCMR1_IC1F
);

4504 
tmpcûr
 &ð~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

4505 
tmpcûr
 |ð(
TIM_ICPÞ¬™y
 & (
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
));

4508 
TIMx
->
CCMR1
 = 
tmpccmr1
;

4509 
TIMx
->
CCER
 = 
tmpcûr
;

4510 
	}
}

4518 
	$TIM_OC2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

4520 
ušt32_t
 
tmpccmrx
 = 0;

4521 
ušt32_t
 
tmpcûr
 = 0;

4522 
ušt32_t
 
tmpü2
 = 0;

4525 
TIMx
->
CCER
 &ð~
TIM_CCER_CC2E
;

4528 
tmpcûr
 = 
TIMx
->
CCER
;

4530 
tmpü2
 = 
TIMx
->
CR2
;

4533 
tmpccmrx
 = 
TIMx
->
CCMR1
;

4536 
tmpccmrx
 &ð~
TIM_CCMR1_OC2M
;

4537 
tmpccmrx
 &ð~
TIM_CCMR1_CC2S
;

4540 
tmpccmrx
 |ð(
OC_CÚfig
->
OCMode
 << 8);

4543 
tmpcûr
 &ð~
TIM_CCER_CC2P
;

4545 
tmpcûr
 |ð(
OC_CÚfig
->
OCPÞ¬™y
 << 4);

4547 if(
	`IS_TIM_ADVANCED_INSTANCE
(
TIMx
è!ð
RESET
)

4549 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
OC_CÚfig
->
OCNPÞ¬™y
));

4550 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
OC_CÚfig
->
OCNIdËS‹
));

4551 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
OC_CÚfig
->
OCIdËS‹
));

4554 
tmpcûr
 &ð~
TIM_CCER_CC2NP
;

4556 
tmpcûr
 |ð(
OC_CÚfig
->
OCNPÞ¬™y
 << 4);

4558 
tmpcûr
 &ð~
TIM_CCER_CC2NE
;

4561 
tmpü2
 &ð~
TIM_CR2_OIS2
;

4562 
tmpü2
 &ð~
TIM_CR2_OIS2N
;

4564 
tmpü2
 |ð(
OC_CÚfig
->
OCIdËS‹
 << 2);

4566 
tmpü2
 |ð(
OC_CÚfig
->
OCNIdËS‹
 << 2);

4569 
TIMx
->
CR2
 = 
tmpü2
;

4572 
TIMx
->
CCMR1
 = 
tmpccmrx
;

4575 
TIMx
->
CCR2
 = 
OC_CÚfig
->
Pul£
;

4578 
TIMx
->
CCER
 = 
tmpcûr
;

4579 
	}
}

4587 
	$TIM_DMAD–ayPul£C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4589 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4591 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4593 if(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC1
])

4595 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_1
;

4597 if(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC2
])

4599 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_2
;

4601 if(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC3
])

4603 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_3
;

4605 if(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC4
])

4607 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_4
;

4610 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

4612 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

4613 
	}
}

4621 
	$TIM_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

4623 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4625 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4627 
	`HAL_TIM_E¼ÜC®lback
(
htim
);

4628 
	}
}

4636 
	$TIM_DMAC­tu»C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4638 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4640 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4642 if(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC1
])

4644 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_1
;

4646 if(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC2
])

4648 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_2
;

4650 if(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC3
])

4652 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_3
;

4654 if(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC4
])

4656 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_4
;

4659 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

4661 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

4662 
	}
}

4677 
	$TIM_CCxChªÃlCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlS‹
)

4679 
ušt32_t
 
tmp
 = 0;

4682 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
TIMx
));

4683 
	`as£¹_·¿m
(
	`IS_TIM_CHANNELS
(
ChªÃl
));

4685 
tmp
 = 
TIM_CCER_CC1E
 << 
ChªÃl
;

4688 
TIMx
->
CCER
 &ð~
tmp
;

4691 
TIMx
->
CCER
 |ð(
ušt32_t
)(
ChªÃlS‹
 << 
ChªÃl
);

4692 
	}
}

4700 
	$TIM_DMAP”iodEÏp£dC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4702 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4704 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4706 
	`HAL_TIM_P”iodEÏp£dC®lback
(
htim
);

4707 
	}
}

4715 
	$TIM_DMATrigg”C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4717 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4719 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4721 
	`HAL_TIM_Trigg”C®lback
(
htim
);

4722 
	}
}

4730 
	$TIM_OC1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

4732 
ušt32_t
 
tmpccmrx
 = 0;

4733 
ušt32_t
 
tmpcûr
 = 0;

4734 
ušt32_t
 
tmpü2
 = 0;

4737 
TIMx
->
CCER
 &ð~
TIM_CCER_CC1E
;

4740 
tmpcûr
 = 
TIMx
->
CCER
;

4742 
tmpü2
 = 
TIMx
->
CR2
;

4745 
tmpccmrx
 = 
TIMx
->
CCMR1
;

4748 
tmpccmrx
 &ð~
TIM_CCMR1_OC1M
;

4749 
tmpccmrx
 &ð~
TIM_CCMR1_CC1S
;

4751 
tmpccmrx
 |ð
OC_CÚfig
->
OCMode
;

4754 
tmpcûr
 &ð~
TIM_CCER_CC1P
;

4756 
tmpcûr
 |ð
OC_CÚfig
->
OCPÞ¬™y
;

4759 if(
	`IS_TIM_ADVANCED_INSTANCE
(
TIMx
è!ð
RESET
)

4762 
tmpcûr
 &ð~
TIM_CCER_CC1NP
;

4764 
tmpcûr
 |ð
OC_CÚfig
->
OCNPÞ¬™y
;

4766 
tmpcûr
 &ð~
TIM_CCER_CC1NE
;

4769 
tmpü2
 &ð~
TIM_CR2_OIS1
;

4770 
tmpü2
 &ð~
TIM_CR2_OIS1N
;

4772 
tmpü2
 |ð
OC_CÚfig
->
OCIdËS‹
;

4774 
tmpü2
 |ð
OC_CÚfig
->
OCNIdËS‹
;

4777 
TIMx
->
CR2
 = 
tmpü2
;

4780 
TIMx
->
CCMR1
 = 
tmpccmrx
;

4783 
TIMx
->
CCR1
 = 
OC_CÚfig
->
Pul£
;

4786 
TIMx
->
CCER
 = 
tmpcûr
;

4787 
	}
}

4795 
	$TIM_OC3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

4797 
ušt32_t
 
tmpccmrx
 = 0;

4798 
ušt32_t
 
tmpcûr
 = 0;

4799 
ušt32_t
 
tmpü2
 = 0;

4802 
TIMx
->
CCER
 &ð~
TIM_CCER_CC3E
;

4805 
tmpcûr
 = 
TIMx
->
CCER
;

4807 
tmpü2
 = 
TIMx
->
CR2
;

4810 
tmpccmrx
 = 
TIMx
->
CCMR2
;

4813 
tmpccmrx
 &ð~
TIM_CCMR2_OC3M
;

4814 
tmpccmrx
 &ð~
TIM_CCMR2_CC3S
;

4816 
tmpccmrx
 |ð
OC_CÚfig
->
OCMode
;

4819 
tmpcûr
 &ð~
TIM_CCER_CC3P
;

4821 
tmpcûr
 |ð(
OC_CÚfig
->
OCPÞ¬™y
 << 8);

4823 if(
	`IS_TIM_ADVANCED_INSTANCE
(
TIMx
è!ð
RESET
)

4825 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
OC_CÚfig
->
OCNPÞ¬™y
));

4826 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
OC_CÚfig
->
OCNIdËS‹
));

4827 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
OC_CÚfig
->
OCIdËS‹
));

4830 
tmpcûr
 &ð~
TIM_CCER_CC3NP
;

4832 
tmpcûr
 |ð(
OC_CÚfig
->
OCNPÞ¬™y
 << 8);

4834 
tmpcûr
 &ð~
TIM_CCER_CC3NE
;

4837 
tmpü2
 &ð~
TIM_CR2_OIS3
;

4838 
tmpü2
 &ð~
TIM_CR2_OIS3N
;

4840 
tmpü2
 |ð(
OC_CÚfig
->
OCIdËS‹
 << 4);

4842 
tmpü2
 |ð(
OC_CÚfig
->
OCNIdËS‹
 << 4);

4845 
TIMx
->
CR2
 = 
tmpü2
;

4848 
TIMx
->
CCMR2
 = 
tmpccmrx
;

4851 
TIMx
->
CCR3
 = 
OC_CÚfig
->
Pul£
;

4854 
TIMx
->
CCER
 = 
tmpcûr
;

4855 
	}
}

4863 
	$TIM_OC4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

4865 
ušt32_t
 
tmpccmrx
 = 0;

4866 
ušt32_t
 
tmpcûr
 = 0;

4867 
ušt32_t
 
tmpü2
 = 0;

4870 
TIMx
->
CCER
 &ð~
TIM_CCER_CC4E
;

4873 
tmpcûr
 = 
TIMx
->
CCER
;

4875 
tmpü2
 = 
TIMx
->
CR2
;

4878 
tmpccmrx
 = 
TIMx
->
CCMR2
;

4881 
tmpccmrx
 &ð~
TIM_CCMR2_OC4M
;

4882 
tmpccmrx
 &ð~
TIM_CCMR2_CC4S
;

4885 
tmpccmrx
 |ð(
OC_CÚfig
->
OCMode
 << 8);

4888 
tmpcûr
 &ð~
TIM_CCER_CC4P
;

4890 
tmpcûr
 |ð(
OC_CÚfig
->
OCPÞ¬™y
 << 12);

4893 if(
	`IS_TIM_ADVANCED_INSTANCE
(
TIMx
è!ð
RESET
)

4895 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
OC_CÚfig
->
OCIdËS‹
));

4897 
tmpü2
 &ð~
TIM_CR2_OIS4
;

4899 
tmpü2
 |ð(
OC_CÚfig
->
OCIdËS‹
 << 6);

4902 
TIMx
->
CR2
 = 
tmpü2
;

4905 
TIMx
->
CCMR2
 = 
tmpccmrx
;

4908 
TIMx
->
CCR4
 = 
OC_CÚfig
->
Pul£
;

4911 
TIMx
->
CCER
 = 
tmpcûr
;

4912 
	}
}

4921 
	$TIM_SÏveTim”_S‘CÚfig
(
TIM_HªdËTy³Def
 *
htim
,

4922 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
)

4924 
ušt32_t
 
tmpsmü
 = 0;

4925 
ušt32_t
 
tmpccmr1
 = 0;

4926 
ušt32_t
 
tmpcûr
 = 0;

4929 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

4932 
tmpsmü
 &ð~
TIM_SMCR_TS
;

4934 
tmpsmü
 |ð
sSÏveCÚfig
->
IÅutTrigg”
;

4937 
tmpsmü
 &ð~
TIM_SMCR_SMS
;

4939 
tmpsmü
 |ð
sSÏveCÚfig
->
SÏveMode
;

4942 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

4945 
sSÏveCÚfig
->
IÅutTrigg”
)

4947 
TIM_TS_ETRF
:

4950 
	`as£¹_·¿m
(
	`IS_TIM_ETR_INSTANCE
(
htim
->
In¡ªû
));

4951 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPRESCALER
(
sSÏveCÚfig
->
Trigg”P»sÿËr
));

4952 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPOLARITY
(
sSÏveCÚfig
->
Trigg”PÞ¬™y
));

4953 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

4955 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

4956 
sSÏveCÚfig
->
Trigg”P»sÿËr
,

4957 
sSÏveCÚfig
->
Trigg”PÞ¬™y
,

4958 
sSÏveCÚfig
->
Trigg”Fž‹r
);

4962 
TIM_TS_TI1F_ED
:

4965 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

4966 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

4969 
tmpcûr
 = 
htim
->
In¡ªû
->
CCER
;

4970 
htim
->
In¡ªû
->
CCER
 &ð~
TIM_CCER_CC1E
;

4971 
tmpccmr1
 = 
htim
->
In¡ªû
->
CCMR1
;

4974 
tmpccmr1
 &ð~
TIM_CCMR1_IC1F
;

4975 
tmpccmr1
 |ð((
sSÏveCÚfig
->
Trigg”Fž‹r
) << 4);

4978 
htim
->
In¡ªû
->
CCMR1
 = 
tmpccmr1
;

4979 
htim
->
In¡ªû
->
CCER
 = 
tmpcûr
;

4984 
TIM_TS_TI1FP1
:

4987 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

4988 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPOLARITY
(
sSÏveCÚfig
->
Trigg”PÞ¬™y
));

4989 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

4992 
	`TIM_TI1_CÚfigIÅutSge
(
htim
->
In¡ªû
,

4993 
sSÏveCÚfig
->
Trigg”PÞ¬™y
,

4994 
sSÏveCÚfig
->
Trigg”Fž‹r
);

4998 
TIM_TS_TI2FP2
:

5001 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5002 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPOLARITY
(
sSÏveCÚfig
->
Trigg”PÞ¬™y
));

5003 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

5006 
	`TIM_TI2_CÚfigIÅutSge
(
htim
->
In¡ªû
,

5007 
sSÏveCÚfig
->
Trigg”PÞ¬™y
,

5008 
sSÏveCÚfig
->
Trigg”Fž‹r
);

5012 
TIM_TS_ITR0
:

5015 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5019 
TIM_TS_ITR1
:

5022 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5026 
TIM_TS_ITR2
:

5029 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5033 
TIM_TS_ITR3
:

5036 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5043 
	}
}

5058 
	$TIM_TI1_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
)

5060 
ušt32_t
 
tmpccmr1
 = 0;

5061 
ušt32_t
 
tmpcûr
 = 0;

5064 
tmpcûr
 = 
TIMx
->
CCER
;

5065 
TIMx
->
CCER
 &ð~
TIM_CCER_CC1E
;

5066 
tmpccmr1
 = 
TIMx
->
CCMR1
;

5069 
tmpccmr1
 &ð~
TIM_CCMR1_IC1F
;

5070 
tmpccmr1
 |ð(
TIM_ICFž‹r
 << 4);

5073 
tmpcûr
 &ð~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

5074 
tmpcûr
 |ð
TIM_ICPÞ¬™y
;

5077 
TIMx
->
CCMR1
 = 
tmpccmr1
;

5078 
TIMx
->
CCER
 = 
tmpcûr
;

5079 
	}
}

5101 
	$TIM_TI2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

5102 
ušt32_t
 
TIM_ICFž‹r
)

5104 
ušt32_t
 
tmpccmr1
 = 0;

5105 
ušt32_t
 
tmpcûr
 = 0;

5108 
TIMx
->
CCER
 &ð~
TIM_CCER_CC2E
;

5109 
tmpccmr1
 = 
TIMx
->
CCMR1
;

5110 
tmpcûr
 = 
TIMx
->
CCER
;

5113 
tmpccmr1
 &ð~
TIM_CCMR1_CC2S
;

5114 
tmpccmr1
 |ð(
TIM_ICS–eùiÚ
 << 8);

5117 
tmpccmr1
 &ð~
TIM_CCMR1_IC2F
;

5118 
tmpccmr1
 |ð((
TIM_ICFž‹r
 << 12è& 
TIM_CCMR1_IC2F
);

5121 
tmpcûr
 &ð~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

5122 
tmpcûr
 |ð((
TIM_ICPÞ¬™y
 << 4è& (
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
));

5125 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

5126 
TIMx
->
CCER
 = 
tmpcûr
;

5127 
	}
}

5141 
	$TIM_TI2_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
)

5143 
ušt32_t
 
tmpccmr1
 = 0;

5144 
ušt32_t
 
tmpcûr
 = 0;

5147 
TIMx
->
CCER
 &ð~
TIM_CCER_CC2E
;

5148 
tmpccmr1
 = 
TIMx
->
CCMR1
;

5149 
tmpcûr
 = 
TIMx
->
CCER
;

5152 
tmpccmr1
 &ð~
TIM_CCMR1_IC2F
;

5153 
tmpccmr1
 |ð(
TIM_ICFž‹r
 << 12);

5156 
tmpcûr
 &ð~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

5157 
tmpcûr
 |ð(
TIM_ICPÞ¬™y
 << 4);

5160 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

5161 
TIMx
->
CCER
 = 
tmpcûr
;

5162 
	}
}

5184 
	$TIM_TI3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

5185 
ušt32_t
 
TIM_ICFž‹r
)

5187 
ušt32_t
 
tmpccmr2
 = 0;

5188 
ušt32_t
 
tmpcûr
 = 0;

5191 
TIMx
->
CCER
 &ð~
TIM_CCER_CC3E
;

5192 
tmpccmr2
 = 
TIMx
->
CCMR2
;

5193 
tmpcûr
 = 
TIMx
->
CCER
;

5196 
tmpccmr2
 &ð~
TIM_CCMR2_CC3S
;

5197 
tmpccmr2
 |ð
TIM_ICS–eùiÚ
;

5200 
tmpccmr2
 &ð~
TIM_CCMR2_IC3F
;

5201 
tmpccmr2
 |ð((
TIM_ICFž‹r
 << 4è& 
TIM_CCMR2_IC3F
);

5204 
tmpcûr
 &ð~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
);

5205 
tmpcûr
 |ð((
TIM_ICPÞ¬™y
 << 8è& (
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
));

5208 
TIMx
->
CCMR2
 = 
tmpccmr2
;

5209 
TIMx
->
CCER
 = 
tmpcûr
;

5210 
	}
}

5232 
	$TIM_TI4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

5233 
ušt32_t
 
TIM_ICFž‹r
)

5235 
ušt32_t
 
tmpccmr2
 = 0;

5236 
ušt32_t
 
tmpcûr
 = 0;

5239 
TIMx
->
CCER
 &ð~
TIM_CCER_CC4E
;

5240 
tmpccmr2
 = 
TIMx
->
CCMR2
;

5241 
tmpcûr
 = 
TIMx
->
CCER
;

5244 
tmpccmr2
 &ð~
TIM_CCMR2_CC4S
;

5245 
tmpccmr2
 |ð(
TIM_ICS–eùiÚ
 << 8);

5248 
tmpccmr2
 &ð~
TIM_CCMR2_IC4F
;

5249 
tmpccmr2
 |ð((
TIM_ICFž‹r
 << 12è& 
TIM_CCMR2_IC4F
);

5252 
tmpcûr
 &ð~(
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
);

5253 
tmpcûr
 |ð((
TIM_ICPÞ¬™y
 << 12è& (
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
));

5256 
TIMx
->
CCMR2
 = 
tmpccmr2
;

5257 
TIMx
->
CCER
 = 
tmpcûr
 ;

5258 
	}
}

5275 
	$TIM_ITRx_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt16_t
 
TIM_ITRx
)

5277 
ušt32_t
 
tmpsmü
 = 0;

5280 
tmpsmü
 = 
TIMx
->
SMCR
;

5282 
tmpsmü
 &ð~
TIM_SMCR_TS
;

5284 
tmpsmü
 |ð
TIM_ITRx
 | 
TIM_SLAVEMODE_EXTERNAL1
;

5286 
TIMx
->
SMCR
 = 
tmpsmü
;

5287 
	}
}

5306 
	$TIM_ETR_S‘CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
TIM_ExtTRGP»sÿËr
,

5307 
ušt32_t
 
TIM_ExtTRGPÞ¬™y
, ušt32_ˆ
ExtTRGFž‹r
)

5309 
ušt32_t
 
tmpsmü
 = 0;

5311 
tmpsmü
 = 
TIMx
->
SMCR
;

5314 
tmpsmü
 &ð~(
TIM_SMCR_ETF
 | 
TIM_SMCR_ETPS
 | 
TIM_SMCR_ECE
 | 
TIM_SMCR_ETP
);

5317 
tmpsmü
 |ð(
ušt32_t
)(
TIM_ExtTRGP»sÿËr
 | (
TIM_ExtTRGPÞ¬™y
 | (
ExtTRGFž‹r
 << 8)));

5320 
TIMx
->
SMCR
 = 
tmpsmü
;

5321 
	}
}

5324 
	$HAL_TIM_PWM_ChªgePul£We™h
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
)

5326 
ChªÃl
)

5328 
TIM_CHANNEL_1
:

5329 
htim
->
In¡ªû
->
CCR1
 = 
sCÚfig
->
Pul£
;

5331 
TIM_CHANNEL_2
:

5332 
htim
->
In¡ªû
->
CCR2
 = 
sCÚfig
->
Pul£
;

5334 
TIM_CHANNEL_3
:

5335 
htim
->
In¡ªû
->
CCR3
 = 
sCÚfig
->
Pul£
;

5337 
TIM_CHANNEL_4
:

5338 
htim
->
In¡ªû
->
CCR4
 = 
sCÚfig
->
Pul£
;

5341 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim_ex.c

100 
	~"¡m32f4xx_h®.h
"

111 #ifdeà
HAL_TIM_MODULE_ENABLED


121 
TIM_CCxNChªÃlCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlNS‹
);

159 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_In™
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_H®lS’sÜ_In™Ty³Def
* 
sCÚfig
)

161 
TIM_OC_In™Ty³Def
 
OC_CÚfig
;

164 if(
htim
 =ð
NULL
)

166  
HAL_ERROR
;

169 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

170 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

171 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

172 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
IC1PÞ¬™y
));

173 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
IC1P»sÿËr
));

174 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
IC1Fž‹r
));

177 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

180 
	`HAL_TIMEx_H®lS’sÜ_M¥In™
(
htim
);

183 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

186 
	`TIM_TI1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
->
IC1PÞ¬™y
, 
TIM_ICSELECTION_TRC
, sCÚfig->
IC1Fž‹r
);

189 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC1PSC
;

191 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
IC1P»sÿËr
;

194 
htim
->
In¡ªû
->
CR2
 |ð
TIM_CR2_TI1S
;

197 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

198 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_TS_TI1F_ED
;

201 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

202 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SLAVEMODE_RESET
;

205 
OC_CÚfig
.
OCFa¡Mode
 = 
TIM_OCFAST_DISABLE
;

206 
OC_CÚfig
.
OCIdËS‹
 = 
TIM_OCIDLESTATE_RESET
;

207 
OC_CÚfig
.
OCMode
 = 
TIM_OCMODE_PWM2
;

208 
OC_CÚfig
.
OCNIdËS‹
 = 
TIM_OCNIDLESTATE_RESET
;

209 
OC_CÚfig
.
OCNPÞ¬™y
 = 
TIM_OCNPOLARITY_HIGH
;

210 
OC_CÚfig
.
OCPÞ¬™y
 = 
TIM_OCPOLARITY_HIGH
;

211 
OC_CÚfig
.
Pul£
 = 
sCÚfig
->
CommutiÚ_D–ay
;

213 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, &
OC_CÚfig
);

217 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_MMS
;

218 
htim
->
In¡ªû
->
CR2
 |ð
TIM_TRGO_OC2REF
;

221 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

223  
HAL_OK
;

224 
	}
}

232 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

235 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

237 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

240 
	`__HAL_TIM_DISABLE
(
htim
);

243 
	`HAL_TIMEx_H®lS’sÜ_M¥DeIn™
(
htim
);

246 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

249 
	`__HAL_UNLOCK
(
htim
);

251  
HAL_OK
;

252 
	}
}

260 
__w—k
 
	$HAL_TIMEx_H®lS’sÜ_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

265 
	}
}

273 
__w—k
 
	$HAL_TIMEx_H®lS’sÜ_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

278 
	}
}

286 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_S¹
(
TIM_HªdËTy³Def
 *
htim
)

289 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

293 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

296 
	`__HAL_TIM_ENABLE
(
htim
);

299  
HAL_OK
;

300 
	}
}

308 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_StÝ
(
TIM_HªdËTy³Def
 *
htim
)

311 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

315 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

318 
	`__HAL_TIM_DISABLE
(
htim
);

321  
HAL_OK
;

322 
	}
}

330 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
)

333 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

336 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

340 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

343 
	`__HAL_TIM_ENABLE
(
htim
);

346  
HAL_OK
;

347 
	}
}

355 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
)

358 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

362 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

365 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

368 
	`__HAL_TIM_DISABLE
(
htim
);

371  
HAL_OK
;

372 
	}
}

382 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
)

385 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

387 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

389  
HAL_BUSY
;

391 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

393 if(((
ušt32_t
)
pD©a
 =ð0 ) && (
L’gth
 > 0))

395  
HAL_ERROR
;

399 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

404 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

407 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

409 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

412 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_t)
pD©a
, 
L’gth
);

415 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

418 
	`__HAL_TIM_ENABLE
(
htim
);

421  
HAL_OK
;

422 
	}
}

430 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
)

433 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

437 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

441 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

444 
	`__HAL_TIM_DISABLE
(
htim
);

447  
HAL_OK
;

448 
	}
}

486 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

489 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

492 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

495 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

498 
	`__HAL_TIM_ENABLE
(
htim
);

501  
HAL_OK
;

502 
	}
}

517 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

520 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

523 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

526 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

529 
	`__HAL_TIM_DISABLE
(
htim
);

532  
HAL_OK
;

533 
	}
}

548 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

551 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

553 
ChªÃl
)

555 
TIM_CHANNEL_1
:

558 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

562 
TIM_CHANNEL_2
:

565 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

569 
TIM_CHANNEL_3
:

572 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

576 
TIM_CHANNEL_4
:

579 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

588 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_BREAK
);

591 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

594 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

597 
	`__HAL_TIM_ENABLE
(
htim
);

600  
HAL_OK
;

601 
	}
}

616 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

619 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

621 
ChªÃl
)

623 
TIM_CHANNEL_1
:

626 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

630 
TIM_CHANNEL_2
:

633 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

637 
TIM_CHANNEL_3
:

640 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

644 
TIM_CHANNEL_4
:

647 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

656 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

659 if((
	`READ_REG
(
htim
->
In¡ªû
->
CCER
è& (
TIM_CCER_CC1NE
 | 
TIM_CCER_CC2NE
 | 
TIM_CCER_CC3NE
)è=ð
RESET
)

661 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_BREAK
);

665 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

668 
	`__HAL_TIM_DISABLE
(
htim
);

671  
HAL_OK
;

672 
	}
}

689 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

692 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

694 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

696  
HAL_BUSY
;

698 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

700 if(((
ušt32_t
)
pD©a
 =ð0 ) && (
L’gth
 > 0))

702  
HAL_ERROR
;

706 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

709 
ChªÃl
)

711 
TIM_CHANNEL_1
:

714 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

717 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

720 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
);

723 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

727 
TIM_CHANNEL_2
:

730 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

733 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

736 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
);

739 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

743 
TIM_CHANNEL_3
:

746 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

749 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

752 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
,
L’gth
);

755 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

759 
TIM_CHANNEL_4
:

762 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

765 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

768 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR4
, 
L’gth
);

771 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

780 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

783 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

786 
	`__HAL_TIM_ENABLE
(
htim
);

789  
HAL_OK
;

790 
	}
}

805 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

808 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

810 
ChªÃl
)

812 
TIM_CHANNEL_1
:

815 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

819 
TIM_CHANNEL_2
:

822 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

826 
TIM_CHANNEL_3
:

829 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

833 
TIM_CHANNEL_4
:

836 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

845 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

848 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

851 
	`__HAL_TIM_DISABLE
(
htim
);

854 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

857  
HAL_OK
;

858 
	}
}

905 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

908 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

911 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

914 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

917 
	`__HAL_TIM_ENABLE
(
htim
);

920  
HAL_OK
;

921 
	}
}

935 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

938 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

941 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

944 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

947 
	`__HAL_TIM_DISABLE
(
htim
);

950  
HAL_OK
;

951 
	}
}

966 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

969 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

971 
ChªÃl
)

973 
TIM_CHANNEL_1
:

976 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

980 
TIM_CHANNEL_2
:

983 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

987 
TIM_CHANNEL_3
:

990 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

994 
TIM_CHANNEL_4
:

997 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

1006 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_BREAK
);

1009 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

1012 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1015 
	`__HAL_TIM_ENABLE
(
htim
);

1018  
HAL_OK
;

1019 
	}
}

1034 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_StÝ_IT
 (
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1037 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1039 
ChªÃl
)

1041 
TIM_CHANNEL_1
:

1044 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1048 
TIM_CHANNEL_2
:

1051 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1055 
TIM_CHANNEL_3
:

1058 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

1062 
TIM_CHANNEL_4
:

1065 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

1074 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

1077 if((
	`READ_REG
(
htim
->
In¡ªû
->
CCER
è& (
TIM_CCER_CC1NE
 | 
TIM_CCER_CC2NE
 | 
TIM_CCER_CC3NE
)è=ð
RESET
)

1079 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_BREAK
);

1083 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1086 
	`__HAL_TIM_DISABLE
(
htim
);

1089  
HAL_OK
;

1090 
	}
}

1107 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

1110 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1112 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

1114  
HAL_BUSY
;

1116 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

1118 if(((
ušt32_t
)
pD©a
 =ð0 ) && (
L’gth
 > 0))

1120  
HAL_ERROR
;

1124 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1127 
ChªÃl
)

1129 
TIM_CHANNEL_1
:

1132 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1135 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1138 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
);

1141 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1145 
TIM_CHANNEL_2
:

1148 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1151 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1154 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
);

1157 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1161 
TIM_CHANNEL_3
:

1164 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1167 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1170 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
,
L’gth
);

1173 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1177 
TIM_CHANNEL_4
:

1180 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1183 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1186 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR4
, 
L’gth
);

1189 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1198 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

1201 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1204 
	`__HAL_TIM_ENABLE
(
htim
);

1207  
HAL_OK
;

1208 
	}
}

1223 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1226 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1228 
ChªÃl
)

1230 
TIM_CHANNEL_1
:

1233 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1237 
TIM_CHANNEL_2
:

1240 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1244 
TIM_CHANNEL_3
:

1247 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1251 
TIM_CHANNEL_4
:

1254 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1263 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

1266 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1269 
	`__HAL_TIM_DISABLE
(
htim
);

1272 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1275  
HAL_OK
;

1276 
	}
}

1311 
HAL_StusTy³Def
 
	$HAL_TIMEx_OÃPul£N_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

1314 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
OuutChªÃl
));

1317 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
OuutChªÃl
, 
TIM_CCxN_ENABLE
);

1320 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1323  
HAL_OK
;

1324 
	}
}

1337 
HAL_StusTy³Def
 
	$HAL_TIMEx_OÃPul£N_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

1341 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
OuutChªÃl
));

1344 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
OuutChªÃl
, 
TIM_CCxN_DISABLE
);

1347 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1350 
	`__HAL_TIM_DISABLE
(
htim
);

1353  
HAL_OK
;

1354 
	}
}

1367 
HAL_StusTy³Def
 
	$HAL_TIMEx_OÃPul£N_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

1370 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
OuutChªÃl
));

1373 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

1376 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

1379 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
OuutChªÃl
, 
TIM_CCxN_ENABLE
);

1382 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1385  
HAL_OK
;

1386 
	}
}

1399 
HAL_StusTy³Def
 
	$HAL_TIMEx_OÃPul£N_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

1402 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
OuutChªÃl
));

1405 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1408 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1411 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
OuutChªÃl
, 
TIM_CCxN_DISABLE
);

1414 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1417 
	`__HAL_TIM_DISABLE
(
htim
);

1420  
HAL_OK
;

1421 
	}
}

1468 
HAL_StusTy³Def
 
	$HAL_TIMEx_CÚfigCommutiÚEv’t
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
)

1471 
	`as£¹_·¿m
(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
));

1472 
	`as£¹_·¿m
(
	`IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
IÅutTrigg”
));

1474 
	`__HAL_LOCK
(
htim
);

1476 ià((
IÅutTrigg”
 =ð
TIM_TS_ITR0
è|| (IÅutTrigg” =ð
TIM_TS_ITR1
) ||

1477 (
IÅutTrigg”
 =ð
TIM_TS_ITR2
è|| (IÅutTrigg” =ð
TIM_TS_ITR3
))

1480 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

1481 
htim
->
In¡ªû
->
SMCR
 |ð
IÅutTrigg”
;

1485 
htim
->
In¡ªû
->
CR2
 |ð
TIM_CR2_CCPC
;

1487 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_CCUS
;

1488 
htim
->
In¡ªû
->
CR2
 |ð
CommutiÚSourû
;

1490 
	`__HAL_UNLOCK
(
htim
);

1492  
HAL_OK
;

1493 
	}
}

1518 
HAL_StusTy³Def
 
	$HAL_TIMEx_CÚfigCommutiÚEv’t_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
)

1521 
	`as£¹_·¿m
(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
));

1522 
	`as£¹_·¿m
(
	`IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
IÅutTrigg”
));

1524 
	`__HAL_LOCK
(
htim
);

1526 ià((
IÅutTrigg”
 =ð
TIM_TS_ITR0
è|| (IÅutTrigg” =ð
TIM_TS_ITR1
) ||

1527 (
IÅutTrigg”
 =ð
TIM_TS_ITR2
è|| (IÅutTrigg” =ð
TIM_TS_ITR3
))

1530 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

1531 
htim
->
In¡ªû
->
SMCR
 |ð
IÅutTrigg”
;

1535 
htim
->
In¡ªû
->
CR2
 |ð
TIM_CR2_CCPC
;

1537 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_CCUS
;

1538 
htim
->
In¡ªû
->
CR2
 |ð
CommutiÚSourû
;

1541 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_COM
);

1543 
	`__HAL_UNLOCK
(
htim
);

1545  
HAL_OK
;

1546 
	}
}

1572 
HAL_StusTy³Def
 
	$HAL_TIMEx_CÚfigCommutiÚEv’t_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
)

1575 
	`as£¹_·¿m
(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
));

1576 
	`as£¹_·¿m
(
	`IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
IÅutTrigg”
));

1578 
	`__HAL_LOCK
(
htim
);

1580 ià((
IÅutTrigg”
 =ð
TIM_TS_ITR0
è|| (IÅutTrigg” =ð
TIM_TS_ITR1
) ||

1581 (
IÅutTrigg”
 =ð
TIM_TS_ITR2
è|| (IÅutTrigg” =ð
TIM_TS_ITR3
))

1584 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

1585 
htim
->
In¡ªû
->
SMCR
 |ð
IÅutTrigg”
;

1589 
htim
->
In¡ªû
->
CR2
 |ð
TIM_CR2_CCPC
;

1591 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_CCUS
;

1592 
htim
->
In¡ªû
->
CR2
 |ð
CommutiÚSourû
;

1596 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrC¶tC®lback
 = 
TIMEx_DMACommutiÚC¶t
;

1598 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
;

1601 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_COM
);

1603 
	`__HAL_UNLOCK
(
htim
);

1605  
HAL_OK
;

1606 
	}
}

1617 
HAL_StusTy³Def
 
	$HAL_TIMEx_Ma¡”CÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_Ma¡”CÚfigTy³Def
 * 
sMa¡”CÚfig
)

1620 
	`as£¹_·¿m
(
	`IS_TIM_MASTER_INSTANCE
(
htim
->
In¡ªû
));

1621 
	`as£¹_·¿m
(
	`IS_TIM_TRGO_SOURCE
(
sMa¡”CÚfig
->
Ma¡”OuutTrigg”
));

1622 
	`as£¹_·¿m
(
	`IS_TIM_MSM_STATE
(
sMa¡”CÚfig
->
Ma¡”SÏveMode
));

1624 
	`__HAL_LOCK
(
htim
);

1626 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1629 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_MMS
;

1631 
htim
->
In¡ªû
->
CR2
 |ð
sMa¡”CÚfig
->
Ma¡”OuutTrigg”
;

1634 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_MSM
;

1636 
htim
->
In¡ªû
->
SMCR
 |ð
sMa¡”CÚfig
->
Ma¡”SÏveMode
;

1638 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1640 
	`__HAL_UNLOCK
(
htim
);

1642  
HAL_OK
;

1643 
	}
}

1654 
HAL_StusTy³Def
 
	$HAL_TIMEx_CÚfigB»akD—dTime
(
TIM_HªdËTy³Def
 *
htim
,

1655 
TIM_B»akD—dTimeCÚfigTy³Def
 * 
sB»akD—dTimeCÚfig
)

1658 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

1659 
	`as£¹_·¿m
(
	`IS_TIM_OSSR_STATE
(
sB»akD—dTimeCÚfig
->
OffS‹RunMode
));

1660 
	`as£¹_·¿m
(
	`IS_TIM_OSSI_STATE
(
sB»akD—dTimeCÚfig
->
OffS‹IDLEMode
));

1661 
	`as£¹_·¿m
(
	`IS_TIM_LOCK_LEVEL
(
sB»akD—dTimeCÚfig
->
LockLev–
));

1662 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_STATE
(
sB»akD—dTimeCÚfig
->
B»akS‹
));

1663 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_POLARITY
(
sB»akD—dTimeCÚfig
->
B»akPÞ¬™y
));

1664 
	`as£¹_·¿m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
sB»akD—dTimeCÚfig
->
Autom©icOuut
));

1665 
	`as£¹_·¿m
(
	`IS_TIM_DEADTIME
(
sB»akD—dTimeCÚfig
->
D—dTime
));

1668 
	`__HAL_LOCK
(
htim
);

1670 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1674 
htim
->
In¡ªû
->
BDTR
 = (
ušt32_t
)
sB»akD—dTimeCÚfig
->
OffS‹RunMode
 |

1675 
sB»akD—dTimeCÚfig
->
OffS‹IDLEMode
 |

1676 
sB»akD—dTimeCÚfig
->
LockLev–
 |

1677 
sB»akD—dTimeCÚfig
->
D—dTime
 |

1678 
sB»akD—dTimeCÚfig
->
B»akS‹
 |

1679 
sB»akD—dTimeCÚfig
->
B»akPÞ¬™y
 |

1680 
sB»akD—dTimeCÚfig
->
Autom©icOuut
;

1683 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1685 
	`__HAL_UNLOCK
(
htim
);

1687  
HAL_OK
;

1688 
	}
}

1709 
HAL_StusTy³Def
 
	$HAL_TIMEx_Rem­CÚfig
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Rem­
)

1711 
	`__HAL_LOCK
(
htim
);

1714 
	`as£¹_·¿m
(
	`IS_TIM_REMAP_INSTANCE
(
htim
->
In¡ªû
));

1715 
	`as£¹_·¿m
(
	`IS_TIM_REMAP
(
Rem­
));

1718 
htim
->
In¡ªû
->
OR
 = 
Rem­
;

1720 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1722 
	`__HAL_UNLOCK
(
htim
);

1724  
HAL_OK
;

1725 
	}
}

1753 
__w—k
 
	$HAL_TIMEx_CommutiÚC®lback
(
TIM_HªdËTy³Def
 *
htim
)

1758 
	}
}

1766 
__w—k
 
	$HAL_TIMEx_B»akC®lback
(
TIM_HªdËTy³Def
 *
htim
)

1771 
	}
}

1797 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIMEx_H®lS’sÜ_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

1799  
htim
->
S‹
;

1800 
	}
}

1812 
	$TIMEx_DMACommutiÚC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1814 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1816 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

1818 
	`HAL_TIMEx_CommutiÚC®lback
(
htim
);

1819 
	}
}

1836 
	$TIM_CCxNChªÃlCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlNS‹
)

1838 
ušt32_t
 
tmp
 = 0;

1841 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
TIMx
));

1842 
	`as£¹_·¿m
(
	`IS_TIM_COMPLEMENTARY_CHANNELS
(
ChªÃl
));

1844 
tmp
 = 
TIM_CCER_CC1NE
 << 
ChªÃl
;

1847 
TIMx
->
CCER
 &ð~
tmp
;

1850 
TIMx
->
CCER
 |ð(
ušt32_t
)(
ChªÃlNS‹
 << 
ChªÃl
);

1851 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_uart.c

157 
	~"¡m32f4xx_h®.h
"

167 #ifdeà
HAL_UART_MODULE_ENABLED


174 
	#UART_TIMEOUT_VALUE
 22000

	)

184 
UART_S‘CÚfig
 (
UART_HªdËTy³Def
 *
hu¬t
);

185 
HAL_StusTy³Def
 
UART_T¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

186 
HAL_StusTy³Def
 
UART_EndT¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

187 
HAL_StusTy³Def
 
UART_Reûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

188 
UART_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

189 
UART_DMATxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

190 
UART_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

191 
UART_DMARxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

192 
UART_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

193 
HAL_StusTy³Def
 
UART_Wa™OnFÏgUÁžTimeout
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Timeout
);

240 
HAL_StusTy³Def
 
	$HAL_UART_In™
(
UART_HªdËTy³Def
 *
hu¬t
)

243 if(
hu¬t
 =ð
NULL
)

245  
HAL_ERROR
;

249 if(
hu¬t
->
In™
.
HwFlowCŽ
 !ð
UART_HWCONTROL_NONE
)

252 
	`as£¹_·¿m
(
	`IS_UART_HWFLOW_INSTANCE
(
hu¬t
->
In¡ªû
));

253 
	`as£¹_·¿m
(
	`IS_UART_HARDWARE_FLOW_CONTROL
(
hu¬t
->
In™
.
HwFlowCŽ
));

257 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

259 
	`as£¹_·¿m
(
	`IS_UART_WORD_LENGTH
(
hu¬t
->
In™
.
WÜdL’gth
));

260 
	`as£¹_·¿m
(
	`IS_UART_OVERSAMPLING
(
hu¬t
->
In™
.
Ov”Sam¶šg
));

262 if(
hu¬t
->
S‹
 =ð
HAL_UART_STATE_RESET
)

265 
hu¬t
->
Lock
 = 
HAL_UNLOCKED
;

267 
	`HAL_UART_M¥In™
(
hu¬t
);

270 
hu¬t
->
S‹
 = 
HAL_UART_STATE_BUSY
;

273 
	`__HAL_UART_DISABLE
(
hu¬t
);

276 
	`UART_S‘CÚfig
(
hu¬t
);

281 
hu¬t
->
In¡ªû
->
CR2
 &ð~(
USART_CR2_LINEN
 | 
USART_CR2_CLKEN
);

282 
hu¬t
->
In¡ªû
->
CR3
 &ð~(
USART_CR3_SCEN
 | 
USART_CR3_HDSEL
 | 
USART_CR3_IREN
);

285 
	`__HAL_UART_ENABLE
(
hu¬t
);

288 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

289 
hu¬t
->
S‹
ð
HAL_UART_STATE_READY
;

291  
HAL_OK
;

292 
	}
}

301 
HAL_StusTy³Def
 
	$HAL_H®fDu¶ex_In™
(
UART_HªdËTy³Def
 *
hu¬t
)

304 if(
hu¬t
 =ð
NULL
)

306  
HAL_ERROR
;

310 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

311 
	`as£¹_·¿m
(
	`IS_UART_WORD_LENGTH
(
hu¬t
->
In™
.
WÜdL’gth
));

312 
	`as£¹_·¿m
(
	`IS_UART_OVERSAMPLING
(
hu¬t
->
In™
.
Ov”Sam¶šg
));

314 if(
hu¬t
->
S‹
 =ð
HAL_UART_STATE_RESET
)

317 
hu¬t
->
Lock
 = 
HAL_UNLOCKED
;

319 
	`HAL_UART_M¥In™
(
hu¬t
);

322 
hu¬t
->
S‹
 = 
HAL_UART_STATE_BUSY
;

325 
	`__HAL_UART_DISABLE
(
hu¬t
);

328 
	`UART_S‘CÚfig
(
hu¬t
);

333 
hu¬t
->
In¡ªû
->
CR2
 &ð~(
USART_CR2_LINEN
 | 
USART_CR2_CLKEN
);

334 
hu¬t
->
In¡ªû
->
CR3
 &ð~(
USART_CR3_IREN
 | 
USART_CR3_SCEN
);

337 
hu¬t
->
In¡ªû
->
CR3
 |ð
USART_CR3_HDSEL
;

340 
	`__HAL_UART_ENABLE
(
hu¬t
);

343 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

344 
hu¬t
->
S‹
ð
HAL_UART_STATE_READY
;

346  
HAL_OK
;

347 
	}
}

360 
HAL_StusTy³Def
 
	$HAL_LIN_In™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt32_t
 
B»akD‘eùL’gth
)

363 if(
hu¬t
 =ð
NULL
)

365  
HAL_ERROR
;

369 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

370 
	`as£¹_·¿m
(
	`IS_UART_LIN_BREAK_DETECT_LENGTH
(
B»akD‘eùL’gth
));

371 
	`as£¹_·¿m
(
	`IS_UART_LIN_WORD_LENGTH
(
hu¬t
->
In™
.
WÜdL’gth
));

372 
	`as£¹_·¿m
(
	`IS_UART_LIN_OVERSAMPLING
(
hu¬t
->
In™
.
Ov”Sam¶šg
));

374 if(
hu¬t
->
S‹
 =ð
HAL_UART_STATE_RESET
)

377 
hu¬t
->
Lock
 = 
HAL_UNLOCKED
;

379 
	`HAL_UART_M¥In™
(
hu¬t
);

382 
hu¬t
->
S‹
 = 
HAL_UART_STATE_BUSY
;

385 
	`__HAL_UART_DISABLE
(
hu¬t
);

388 
	`UART_S‘CÚfig
(
hu¬t
);

393 
hu¬t
->
In¡ªû
->
CR2
 &ð~(
USART_CR2_CLKEN
);

394 
hu¬t
->
In¡ªû
->
CR3
 &ð~(
USART_CR3_HDSEL
 | 
USART_CR3_IREN
 | 
USART_CR3_SCEN
);

397 
hu¬t
->
In¡ªû
->
CR2
 |ð
USART_CR2_LINEN
;

400 
hu¬t
->
In¡ªû
->
CR2
 &ð~(
USART_CR2_LBDL
);

401 
hu¬t
->
In¡ªû
->
CR2
 |ð
B»akD‘eùL’gth
;

404 
	`__HAL_UART_ENABLE
(
hu¬t
);

407 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

408 
hu¬t
->
S‹
ð
HAL_UART_STATE_READY
;

410  
HAL_OK
;

411 
	}
}

425 
HAL_StusTy³Def
 
	$HAL_MuÉiProûssÜ_In™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 
Add»ss
, 
ušt32_t
 
WakeUpM‘hod
)

428 if(
hu¬t
 =ð
NULL
)

430  
HAL_ERROR
;

434 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

435 
	`as£¹_·¿m
(
	`IS_UART_WAKEUPMETHOD
(
WakeUpM‘hod
));

436 
	`as£¹_·¿m
(
	`IS_UART_ADDRESS
(
Add»ss
));

437 
	`as£¹_·¿m
(
	`IS_UART_WORD_LENGTH
(
hu¬t
->
In™
.
WÜdL’gth
));

438 
	`as£¹_·¿m
(
	`IS_UART_OVERSAMPLING
(
hu¬t
->
In™
.
Ov”Sam¶šg
));

440 if(
hu¬t
->
S‹
 =ð
HAL_UART_STATE_RESET
)

443 
hu¬t
->
Lock
 = 
HAL_UNLOCKED
;

445 
	`HAL_UART_M¥In™
(
hu¬t
);

448 
hu¬t
->
S‹
 = 
HAL_UART_STATE_BUSY
;

451 
	`__HAL_UART_DISABLE
(
hu¬t
);

454 
	`UART_S‘CÚfig
(
hu¬t
);

459 
hu¬t
->
In¡ªû
->
CR2
 &ð~(
USART_CR2_LINEN
 | 
USART_CR2_CLKEN
);

460 
hu¬t
->
In¡ªû
->
CR3
 &ð~(
USART_CR3_SCEN
 | 
USART_CR3_HDSEL
 | 
USART_CR3_IREN
);

463 
hu¬t
->
In¡ªû
->
CR2
 &ð~(
USART_CR2_ADD
);

465 
hu¬t
->
In¡ªû
->
CR2
 |ð
Add»ss
;

468 
hu¬t
->
In¡ªû
->
CR1
 &ð~(
USART_CR1_WAKE
);

469 
hu¬t
->
In¡ªû
->
CR1
 |ð
WakeUpM‘hod
;

472 
	`__HAL_UART_ENABLE
(
hu¬t
);

475 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

476 
hu¬t
->
S‹
ð
HAL_UART_STATE_READY
;

478  
HAL_OK
;

479 
	}
}

487 
HAL_StusTy³Def
 
	$HAL_UART_DeIn™
(
UART_HªdËTy³Def
 *
hu¬t
)

490 if(
hu¬t
 =ð
NULL
)

492  
HAL_ERROR
;

496 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

498 
hu¬t
->
S‹
 = 
HAL_UART_STATE_BUSY
;

501 
	`HAL_UART_M¥DeIn™
(
hu¬t
);

503 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

504 
hu¬t
->
S‹
 = 
HAL_UART_STATE_RESET
;

507 
	`__HAL_UNLOCK
(
hu¬t
);

509  
HAL_OK
;

510 
	}
}

518 
__w—k
 
	$HAL_UART_M¥In™
(
UART_HªdËTy³Def
 *
hu¬t
)

523 
	}
}

531 
__w—k
 
	$HAL_UART_M¥DeIn™
(
UART_HªdËTy³Def
 *
hu¬t
)

536 
	}
}

603 
HAL_StusTy³Def
 
	$HAL_UART_T¿nsm™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

605 
ušt16_t
* 
tmp
;

606 
ušt32_t
 
tmp1
 = 0;

608 
tmp1
 = 
hu¬t
->
S‹
;

609 if((
tmp1
 =ð
HAL_UART_STATE_READY
è|| (tmp1 =ð
HAL_UART_STATE_BUSY_RX
))

611 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

613  
HAL_ERROR
;

617 
	`__HAL_LOCK
(
hu¬t
);

619 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

621 if(
hu¬t
->
S‹
 =ð
HAL_UART_STATE_BUSY_RX
)

623 
hu¬t
->
S‹
 = 
HAL_UART_STATE_BUSY_TX_RX
;

627 
hu¬t
->
S‹
 = 
HAL_UART_STATE_BUSY_TX
;

630 
hu¬t
->
TxXãrSize
 = 
Size
;

631 
hu¬t
->
TxXãrCouÁ
 = 
Size
;

632 
hu¬t
->
TxXãrCouÁ
 > 0)

634 
hu¬t
->
TxXãrCouÁ
--;

635 if(
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
)

637 if(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
UART_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

639  
HAL_TIMEOUT
;

641 
tmp
 = (
ušt16_t
*è
pD©a
;

642 
hu¬t
->
In¡ªû
->
DR
 = (*
tmp
 & (
ušt16_t
)0x01FF);

643 if(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

645 
pD©a
 +=2;

649 
pD©a
 +=1;

654 if(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
UART_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

656  
HAL_TIMEOUT
;

658 
hu¬t
->
In¡ªû
->
DR
 = (*
pD©a
++ & (
ušt8_t
)0xFF);

662 if(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
UART_FLAG_TC
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

664  
HAL_TIMEOUT
;

668 if(
hu¬t
->
S‹
 =ð
HAL_UART_STATE_BUSY_TX_RX
)

670 
hu¬t
->
S‹
 = 
HAL_UART_STATE_BUSY_RX
;

674 
hu¬t
->
S‹
 = 
HAL_UART_STATE_READY
;

678 
	`__HAL_UNLOCK
(
hu¬t
);

680  
HAL_OK
;

684  
HAL_BUSY
;

686 
	}
}

697 
HAL_StusTy³Def
 
	$HAL_UART_Reûive
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

699 
ušt16_t
* 
tmp
;

700 
ušt32_t
 
tmp1
 = 0;

702 
tmp1
 = 
hu¬t
->
S‹
;

703 if((
tmp1
 =ð
HAL_UART_STATE_READY
è|| (tmp1 =ð
HAL_UART_STATE_BUSY_TX
))

705 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

707  
HAL_ERROR
;

711 
	`__HAL_LOCK
(
hu¬t
);

713 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

715 if(
hu¬t
->
S‹
 =ð
HAL_UART_STATE_BUSY_TX
)

717 
hu¬t
->
S‹
 = 
HAL_UART_STATE_BUSY_TX_RX
;

721 
hu¬t
->
S‹
 = 
HAL_UART_STATE_BUSY_RX
;

724 
hu¬t
->
RxXãrSize
 = 
Size
;

725 
hu¬t
->
RxXãrCouÁ
 = 
Size
;

728 
hu¬t
->
RxXãrCouÁ
 > 0)

730 
hu¬t
->
RxXãrCouÁ
--;

731 if(
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
)

733 if(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
UART_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

735  
HAL_TIMEOUT
;

737 
tmp
 = (
ušt16_t
*è
pD©a
 ;

738 if(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

740 *
tmp
 = (
ušt16_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint16_t)0x01FF);

741 
pD©a
 +=2;

745 *
tmp
 = (
ušt16_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint16_t)0x00FF);

746 
pD©a
 +=1;

752 if(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
UART_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

754  
HAL_TIMEOUT
;

756 if(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

758 *
pD©a
++ = (
ušt8_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint8_t)0x00FF);

762 *
pD©a
++ = (
ušt8_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint8_t)0x007F);

769 if(
hu¬t
->
S‹
 =ð
HAL_UART_STATE_BUSY_TX_RX
)

771 
hu¬t
->
S‹
 = 
HAL_UART_STATE_BUSY_TX
;

775 
hu¬t
->
S‹
 = 
HAL_UART_STATE_READY
;

778 
	`__HAL_UNLOCK
(
hu¬t
);

780  
HAL_OK
;

784  
HAL_BUSY
;

786 
	}
}

796 
HAL_StusTy³Def
 
	$HAL_UART_T¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

798 
ušt32_t
 
tmp
 = 0;

800 
tmp
 = 
hu¬t
->
S‹
;

801 if((
tmp
 =ð
HAL_UART_STATE_READY
è|| (tm°=ð
HAL_UART_STATE_BUSY_RX
))

803 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

805  
HAL_ERROR
;

809 
	`__HAL_LOCK
(
hu¬t
);

811 
hu¬t
->
pTxBuffPŒ
 = 
pD©a
;

812 
hu¬t
->
TxXãrSize
 = 
Size
;

813 
hu¬t
->
TxXãrCouÁ
 = 
Size
;

815 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

817 if(
hu¬t
->
S‹
 =ð
HAL_UART_STATE_BUSY_RX
)

819 
hu¬t
->
S‹
 = 
HAL_UART_STATE_BUSY_TX_RX
;

823 
hu¬t
->
S‹
 = 
HAL_UART_STATE_BUSY_TX
;

827 
	`__HAL_UART_ENABLE_IT
(
hu¬t
, 
UART_IT_PE
);

830 
	`__HAL_UART_ENABLE_IT
(
hu¬t
, 
UART_IT_ERR
);

833 
	`__HAL_UNLOCK
(
hu¬t
);

836 
	`__HAL_UART_ENABLE_IT
(
hu¬t
, 
UART_IT_TXE
);

838  
HAL_OK
;

842  
HAL_BUSY
;

844 
	}
}

854 
HAL_StusTy³Def
 
	$HAL_UART_Reûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

856 
ušt32_t
 
tmp
 = 0;

858 
tmp
 = 
hu¬t
->
S‹
;

859 if((
tmp
 =ð
HAL_UART_STATE_READY
è|| (tm°=ð
HAL_UART_STATE_BUSY_TX
))

861 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

863  
HAL_ERROR
;

867 
	`__HAL_LOCK
(
hu¬t
);

869 
hu¬t
->
pRxBuffPŒ
 = 
pD©a
;

870 
hu¬t
->
RxXãrSize
 = 
Size
;

871 
hu¬t
->
RxXãrCouÁ
 = 
Size
;

873 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

875 if(
hu¬t
->
S‹
 =ð
HAL_UART_STATE_BUSY_TX
)

877 
hu¬t
->
S‹
 = 
HAL_UART_STATE_BUSY_TX_RX
;

881 
hu¬t
->
S‹
 = 
HAL_UART_STATE_BUSY_RX
;

885 
	`__HAL_UART_ENABLE_IT
(
hu¬t
, 
UART_IT_PE
);

888 
	`__HAL_UART_ENABLE_IT
(
hu¬t
, 
UART_IT_ERR
);

891 
	`__HAL_UNLOCK
(
hu¬t
);

894 
	`__HAL_UART_ENABLE_IT
(
hu¬t
, 
UART_IT_RXNE
);

896  
HAL_OK
;

900  
HAL_BUSY
;

902 
	}
}

912 
HAL_StusTy³Def
 
	$HAL_UART_T¿nsm™_DMA
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

914 
ušt32_t
 *
tmp
;

915 
ušt32_t
 
tmp1
 = 0;

917 
tmp1
 = 
hu¬t
->
S‹
;

918 if((
tmp1
 =ð
HAL_UART_STATE_READY
è|| (tmp1 =ð
HAL_UART_STATE_BUSY_RX
))

920 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

922  
HAL_ERROR
;

926 
	`__HAL_LOCK
(
hu¬t
);

928 
hu¬t
->
pTxBuffPŒ
 = 
pD©a
;

929 
hu¬t
->
TxXãrSize
 = 
Size
;

930 
hu¬t
->
TxXãrCouÁ
 = 
Size
;

932 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

934 if(
hu¬t
->
S‹
 =ð
HAL_UART_STATE_BUSY_RX
)

936 
hu¬t
->
S‹
 = 
HAL_UART_STATE_BUSY_TX_RX
;

940 
hu¬t
->
S‹
 = 
HAL_UART_STATE_BUSY_TX
;

944 
hu¬t
->
hdm©x
->
XãrC¶tC®lback
 = 
UART_DMAT¿nsm™C¶t
;

947 
hu¬t
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
UART_DMATxH®fC¶t
;

950 
hu¬t
->
hdm©x
->
XãrE¼ÜC®lback
 = 
UART_DMAE¼Ü
;

953 
tmp
 = (
ušt32_t
*)&
pD©a
;

954 
	`HAL_DMA_S¹_IT
(
hu¬t
->
hdm©x
, *(
ušt32_t
*)
tmp
, (ušt32_t)&hu¬t->
In¡ªû
->
DR
, 
Size
);

957 
	`__HAL_UART_CLEAR_FLAG
(
hu¬t
, 
UART_FLAG_TC
);

961 
hu¬t
->
In¡ªû
->
CR3
 |ð
USART_CR3_DMAT
;

964 
	`__HAL_UNLOCK
(
hu¬t
);

966  
HAL_OK
;

970  
HAL_BUSY
;

972 
	}
}

983 
HAL_StusTy³Def
 
	$HAL_UART_Reûive_DMA
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

985 
ušt32_t
 *
tmp
;

986 
ušt32_t
 
tmp1
 = 0;

988 
tmp1
 = 
hu¬t
->
S‹
;

989 if((
tmp1
 =ð
HAL_UART_STATE_READY
è|| (tmp1 =ð
HAL_UART_STATE_BUSY_TX
))

991 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

993  
HAL_ERROR
;

997 
	`__HAL_LOCK
(
hu¬t
);

999 
hu¬t
->
pRxBuffPŒ
 = 
pD©a
;

1000 
hu¬t
->
RxXãrSize
 = 
Size
;

1002 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

1004 if(
hu¬t
->
S‹
 =ð
HAL_UART_STATE_BUSY_TX
)

1006 
hu¬t
->
S‹
 = 
HAL_UART_STATE_BUSY_TX_RX
;

1010 
hu¬t
->
S‹
 = 
HAL_UART_STATE_BUSY_RX
;

1014 
hu¬t
->
hdm¬x
->
XãrC¶tC®lback
 = 
UART_DMAReûiveC¶t
;

1017 
hu¬t
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
UART_DMARxH®fC¶t
;

1020 
hu¬t
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
UART_DMAE¼Ü
;

1023 
tmp
 = (
ušt32_t
*)&
pD©a
;

1024 
	`HAL_DMA_S¹_IT
(
hu¬t
->
hdm¬x
, (
ušt32_t
)&hu¬t->
In¡ªû
->
DR
, *(ušt32_t*)
tmp
, 
Size
);

1028 
hu¬t
->
In¡ªû
->
CR3
 |ð
USART_CR3_DMAR
;

1031 
	`__HAL_UNLOCK
(
hu¬t
);

1033  
HAL_OK
;

1037  
HAL_BUSY
;

1039 
	}
}

1047 
HAL_StusTy³Def
 
	$HAL_UART_DMAPau£
(
UART_HªdËTy³Def
 *
hu¬t
)

1050 
	`__HAL_LOCK
(
hu¬t
);

1052 if(
hu¬t
->
S‹
 =ð
HAL_UART_STATE_BUSY_TX
)

1055 
hu¬t
->
In¡ªû
->
CR3
 &ð(
ušt32_t
)(~
USART_CR3_DMAT
);

1057 if(
hu¬t
->
S‹
 =ð
HAL_UART_STATE_BUSY_RX
)

1060 
hu¬t
->
In¡ªû
->
CR3
 &ð(
ušt32_t
)(~
USART_CR3_DMAR
);

1062 ià(
hu¬t
->
S‹
 =ð
HAL_UART_STATE_BUSY_TX_RX
)

1065 
hu¬t
->
In¡ªû
->
CR3
 &ð(
ušt32_t
)(~
USART_CR3_DMAT
);

1066 
hu¬t
->
In¡ªû
->
CR3
 &ð(
ušt32_t
)(~
USART_CR3_DMAR
);

1070 
	`__HAL_UNLOCK
(
hu¬t
);

1072  
HAL_OK
;

1073 
	}
}

1081 
HAL_StusTy³Def
 
	$HAL_UART_DMAResume
(
UART_HªdËTy³Def
 *
hu¬t
)

1084 
	`__HAL_LOCK
(
hu¬t
);

1086 if(
hu¬t
->
S‹
 =ð
HAL_UART_STATE_BUSY_TX
)

1089 
hu¬t
->
In¡ªû
->
CR3
 |ð
USART_CR3_DMAT
;

1091 if(
hu¬t
->
S‹
 =ð
HAL_UART_STATE_BUSY_RX
)

1094 
	`__HAL_UART_CLEAR_OREFLAG
(
hu¬t
);

1096 
hu¬t
->
In¡ªû
->
CR3
 |ð
USART_CR3_DMAR
;

1098 if(
hu¬t
->
S‹
 =ð
HAL_UART_STATE_BUSY_TX_RX
)

1101 
	`__HAL_UART_CLEAR_OREFLAG
(
hu¬t
);

1103 
hu¬t
->
In¡ªû
->
CR3
 |ð
USART_CR3_DMAT
;

1104 
hu¬t
->
In¡ªû
->
CR3
 |ð
USART_CR3_DMAR
;

1108 
	`__HAL_UNLOCK
(
hu¬t
);

1110  
HAL_OK
;

1111 
	}
}

1119 
HAL_StusTy³Def
 
	$HAL_UART_DMAStÝ
(
UART_HªdËTy³Def
 *
hu¬t
)

1128 
hu¬t
->
In¡ªû
->
CR3
 &ð~
USART_CR3_DMAT
;

1129 
hu¬t
->
In¡ªû
->
CR3
 &ð~
USART_CR3_DMAR
;

1132 if(
hu¬t
->
hdm©x
 !ð
NULL
)

1134 
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm©x
);

1137 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1139 
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm¬x
);

1142 
hu¬t
->
S‹
 = 
HAL_UART_STATE_READY
;

1144  
HAL_OK
;

1145 
	}
}

1153 
	$HAL_UART_IRQHªdËr
(
UART_HªdËTy³Def
 *
hu¬t
)

1155 
ušt32_t
 
tmp1
 = 0, 
tmp2
 = 0;

1157 
tmp1
 = 
	`__HAL_UART_GET_FLAG
(
hu¬t
, 
UART_FLAG_PE
);

1158 
tmp2
 = 
	`__HAL_UART_GET_IT_SOURCE
(
hu¬t
, 
UART_IT_PE
);

1160 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

1162 
	`__HAL_UART_CLEAR_PEFLAG
(
hu¬t
);

1164 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_PE
;

1167 
tmp1
 = 
	`__HAL_UART_GET_FLAG
(
hu¬t
, 
UART_FLAG_FE
);

1168 
tmp2
 = 
	`__HAL_UART_GET_IT_SOURCE
(
hu¬t
, 
UART_IT_ERR
);

1170 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

1172 
	`__HAL_UART_CLEAR_FEFLAG
(
hu¬t
);

1174 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_FE
;

1177 
tmp1
 = 
	`__HAL_UART_GET_FLAG
(
hu¬t
, 
UART_FLAG_NE
);

1178 
tmp2
 = 
	`__HAL_UART_GET_IT_SOURCE
(
hu¬t
, 
UART_IT_ERR
);

1180 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

1182 
	`__HAL_UART_CLEAR_NEFLAG
(
hu¬t
);

1184 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_NE
;

1187 
tmp1
 = 
	`__HAL_UART_GET_FLAG
(
hu¬t
, 
UART_FLAG_ORE
);

1188 
tmp2
 = 
	`__HAL_UART_GET_IT_SOURCE
(
hu¬t
, 
UART_IT_ERR
);

1190 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

1192 
	`__HAL_UART_CLEAR_OREFLAG
(
hu¬t
);

1194 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_ORE
;

1197 
tmp1
 = 
	`__HAL_UART_GET_FLAG
(
hu¬t
, 
UART_FLAG_RXNE
);

1198 
tmp2
 = 
	`__HAL_UART_GET_IT_SOURCE
(
hu¬t
, 
UART_IT_RXNE
);

1200 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

1202 
	`UART_Reûive_IT
(
hu¬t
);

1205 
tmp1
 = 
	`__HAL_UART_GET_FLAG
(
hu¬t
, 
UART_FLAG_TXE
);

1206 
tmp2
 = 
	`__HAL_UART_GET_IT_SOURCE
(
hu¬t
, 
UART_IT_TXE
);

1208 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

1210 
	`UART_T¿nsm™_IT
(
hu¬t
);

1213 
tmp1
 = 
	`__HAL_UART_GET_FLAG
(
hu¬t
, 
UART_FLAG_TC
);

1214 
tmp2
 = 
	`__HAL_UART_GET_IT_SOURCE
(
hu¬t
, 
UART_IT_TC
);

1216 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

1218 
	`UART_EndT¿nsm™_IT
(
hu¬t
);

1221 if(
hu¬t
->
E¼ÜCode
 !ð
HAL_UART_ERROR_NONE
)

1224 
hu¬t
->
S‹
 = 
HAL_UART_STATE_READY
;

1226 
	`HAL_UART_E¼ÜC®lback
(
hu¬t
);

1228 
	}
}

1236 
__w—k
 
	$HAL_UART_TxC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

1241 
	}
}

1249 
__w—k
 
	$HAL_UART_TxH®fC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

1254 
	}
}

1262 
__w—k
 
	$HAL_UART_RxC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

1267 
	}
}

1275 
__w—k
 
	$HAL_UART_RxH®fC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

1280 
	}
}

1288 
__w—k
 
	$HAL_UART_E¼ÜC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

1293 
	}
}

1322 
HAL_StusTy³Def
 
	$HAL_LIN_S’dB»ak
(
UART_HªdËTy³Def
 *
hu¬t
)

1325 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

1328 
	`__HAL_LOCK
(
hu¬t
);

1330 
hu¬t
->
S‹
 = 
HAL_UART_STATE_BUSY
;

1333 
hu¬t
->
In¡ªû
->
CR1
 |ð
USART_CR1_SBK
;

1335 
hu¬t
->
S‹
 = 
HAL_UART_STATE_READY
;

1338 
	`__HAL_UNLOCK
(
hu¬t
);

1340  
HAL_OK
;

1341 
	}
}

1349 
HAL_StusTy³Def
 
	$HAL_MuÉiProûssÜ_EÁ”Mu‹Mode
(
UART_HªdËTy³Def
 *
hu¬t
)

1352 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

1355 
	`__HAL_LOCK
(
hu¬t
);

1357 
hu¬t
->
S‹
 = 
HAL_UART_STATE_BUSY
;

1360 
hu¬t
->
In¡ªû
->
CR1
 |ð
USART_CR1_RWU
;

1362 
hu¬t
->
S‹
 = 
HAL_UART_STATE_READY
;

1365 
	`__HAL_UNLOCK
(
hu¬t
);

1367  
HAL_OK
;

1368 
	}
}

1376 
HAL_StusTy³Def
 
	$HAL_MuÉiProûssÜ_Ex™Mu‹Mode
(
UART_HªdËTy³Def
 *
hu¬t
)

1379 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

1382 
	`__HAL_LOCK
(
hu¬t
);

1384 
hu¬t
->
S‹
 = 
HAL_UART_STATE_BUSY
;

1387 
hu¬t
->
In¡ªû
->
CR1
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR1_RWU
);

1389 
hu¬t
->
S‹
 = 
HAL_UART_STATE_READY
;

1392 
	`__HAL_UNLOCK
(
hu¬t
);

1394  
HAL_OK
;

1395 
	}
}

1403 
HAL_StusTy³Def
 
	$HAL_H®fDu¶ex_EÇbËT¿nsm™‹r
(
UART_HªdËTy³Def
 *
hu¬t
)

1405 
ušt32_t
 
tm´eg
 = 0x00;

1408 
	`__HAL_LOCK
(
hu¬t
);

1410 
hu¬t
->
S‹
 = 
HAL_UART_STATE_BUSY
;

1413 
tm´eg
 = 
hu¬t
->
In¡ªû
->
CR1
;

1416 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)(
USART_CR1_TE
 | 
USART_CR1_RE
));

1419 
tm´eg
 |ð(
ušt32_t
)
USART_CR1_TE
;

1422 
hu¬t
->
In¡ªû
->
CR1
 = (
ušt32_t
)
tm´eg
;

1424 
hu¬t
->
S‹
 = 
HAL_UART_STATE_READY
;

1427 
	`__HAL_UNLOCK
(
hu¬t
);

1429  
HAL_OK
;

1430 
	}
}

1438 
HAL_StusTy³Def
 
	$HAL_H®fDu¶ex_EÇbËReûiv”
(
UART_HªdËTy³Def
 *
hu¬t
)

1440 
ušt32_t
 
tm´eg
 = 0x00;

1443 
	`__HAL_LOCK
(
hu¬t
);

1445 
hu¬t
->
S‹
 = 
HAL_UART_STATE_BUSY
;

1448 
tm´eg
 = 
hu¬t
->
In¡ªû
->
CR1
;

1451 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)(
USART_CR1_TE
 | 
USART_CR1_RE
));

1454 
tm´eg
 |ð(
ušt32_t
)
USART_CR1_RE
;

1457 
hu¬t
->
In¡ªû
->
CR1
 = (
ušt32_t
)
tm´eg
;

1459 
hu¬t
->
S‹
 = 
HAL_UART_STATE_READY
;

1462 
	`__HAL_UNLOCK
(
hu¬t
);

1464  
HAL_OK
;

1465 
	}
}

1495 
HAL_UART_S‹Ty³Def
 
	$HAL_UART_G‘S‹
(
UART_HªdËTy³Def
 *
hu¬t
)

1497  
hu¬t
->
S‹
;

1498 
	}
}

1506 
ušt32_t
 
	$HAL_UART_G‘E¼Ü
(
UART_HªdËTy³Def
 *
hu¬t
)

1508  
hu¬t
->
E¼ÜCode
;

1509 
	}
}

1520 
	$UART_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1522 
UART_HªdËTy³Def
* 
hu¬t
 = ( UART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1524 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) == 0)

1526 
hu¬t
->
TxXãrCouÁ
 = 0;

1530 
hu¬t
->
In¡ªû
->
CR3
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR3_DMAT
);

1533 
	`__HAL_UART_ENABLE_IT
(
hu¬t
, 
UART_IT_TC
);

1538 
	`HAL_UART_TxC¶tC®lback
(
hu¬t
);

1540 
	}
}

1548 
	$UART_DMATxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1550 
UART_HªdËTy³Def
* 
hu¬t
 = (UART_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

1552 
	`HAL_UART_TxH®fC¶tC®lback
(
hu¬t
);

1553 
	}
}

1560 
	$UART_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1562 
UART_HªdËTy³Def
* 
hu¬t
 = ( UART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1564 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) == 0)

1566 
hu¬t
->
RxXãrCouÁ
 = 0;

1570 
hu¬t
->
In¡ªû
->
CR3
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR3_DMAR
);

1573 if(
hu¬t
->
S‹
 =ð
HAL_UART_STATE_BUSY_TX_RX
)

1575 
hu¬t
->
S‹
 = 
HAL_UART_STATE_BUSY_TX
;

1579 
hu¬t
->
S‹
 = 
HAL_UART_STATE_READY
;

1582 
	`HAL_UART_RxC¶tC®lback
(
hu¬t
);

1583 
	}
}

1591 
	$UART_DMARxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1593 
UART_HªdËTy³Def
* 
hu¬t
 = (UART_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

1595 
	`HAL_UART_RxH®fC¶tC®lback
(
hu¬t
);

1596 
	}
}

1603 
	$UART_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

1605 
UART_HªdËTy³Def
* 
hu¬t
 = ( UART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1606 
hu¬t
->
RxXãrCouÁ
 = 0;

1607 
hu¬t
->
TxXãrCouÁ
 = 0;

1608 
hu¬t
->
S‹
ð
HAL_UART_STATE_READY
;

1609 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_DMA
;

1610 
	`HAL_UART_E¼ÜC®lback
(
hu¬t
);

1611 
	}
}

1622 
HAL_StusTy³Def
 
	$UART_Wa™OnFÏgUÁžTimeout
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Timeout
)

1624 
ušt32_t
 
tick¡¬t
 = 0;

1627 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1630 if(
Stus
 =ð
RESET
)

1632 
	`__HAL_UART_GET_FLAG
(
hu¬t
, 
FÏg
è=ð
RESET
)

1635 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1637 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1640 
	`__HAL_UART_DISABLE_IT
(
hu¬t
, 
UART_IT_TXE
);

1641 
	`__HAL_UART_DISABLE_IT
(
hu¬t
, 
UART_IT_RXNE
);

1642 
	`__HAL_UART_DISABLE_IT
(
hu¬t
, 
UART_IT_PE
);

1643 
	`__HAL_UART_DISABLE_IT
(
hu¬t
, 
UART_IT_ERR
);

1645 
hu¬t
->
S‹
ð
HAL_UART_STATE_READY
;

1648 
	`__HAL_UNLOCK
(
hu¬t
);

1650  
HAL_TIMEOUT
;

1657 
	`__HAL_UART_GET_FLAG
(
hu¬t
, 
FÏg
è!ð
RESET
)

1660 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1662 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1665 
	`__HAL_UART_DISABLE_IT
(
hu¬t
, 
UART_IT_TXE
);

1666 
	`__HAL_UART_DISABLE_IT
(
hu¬t
, 
UART_IT_RXNE
);

1667 
	`__HAL_UART_DISABLE_IT
(
hu¬t
, 
UART_IT_PE
);

1668 
	`__HAL_UART_DISABLE_IT
(
hu¬t
, 
UART_IT_ERR
);

1670 
hu¬t
->
S‹
ð
HAL_UART_STATE_READY
;

1673 
	`__HAL_UNLOCK
(
hu¬t
);

1675  
HAL_TIMEOUT
;

1680  
HAL_OK
;

1681 
	}
}

1689 
HAL_StusTy³Def
 
	$UART_T¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

1691 
ušt16_t
* 
tmp
;

1692 
ušt32_t
 
tmp1
 = 0;

1694 
tmp1
 = 
hu¬t
->
S‹
;

1695 if((
tmp1
 =ð
HAL_UART_STATE_BUSY_TX
è|| (tmp1 =ð
HAL_UART_STATE_BUSY_TX_RX
))

1697 if(
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
)

1699 
tmp
 = (
ušt16_t
*è
hu¬t
->
pTxBuffPŒ
;

1700 
hu¬t
->
In¡ªû
->
DR
 = (
ušt16_t
)(*
tmp
 & (uint16_t)0x01FF);

1701 if(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

1703 
hu¬t
->
pTxBuffPŒ
 += 2;

1707 
hu¬t
->
pTxBuffPŒ
 += 1;

1712 
hu¬t
->
In¡ªû
->
DR
 = (
ušt8_t
)(*hu¬t->
pTxBuffPŒ
++ & (uint8_t)0x00FF);

1715 if(--
hu¬t
->
TxXãrCouÁ
 == 0)

1718 
	`__HAL_UART_DISABLE_IT
(
hu¬t
, 
UART_IT_TXE
);

1721 
	`__HAL_UART_ENABLE_IT
(
hu¬t
, 
UART_IT_TC
);

1723  
HAL_OK
;

1727  
HAL_BUSY
;

1729 
	}
}

1738 
HAL_StusTy³Def
 
	$UART_EndT¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

1741 
	`__HAL_UART_DISABLE_IT
(
hu¬t
, 
UART_IT_TC
);

1744 if(
hu¬t
->
S‹
 =ð
HAL_UART_STATE_BUSY_TX_RX
)

1746 
hu¬t
->
S‹
 = 
HAL_UART_STATE_BUSY_RX
;

1751 
	`__HAL_UART_DISABLE_IT
(
hu¬t
, 
UART_IT_PE
);

1754 
	`__HAL_UART_DISABLE_IT
(
hu¬t
, 
UART_IT_ERR
);

1756 
hu¬t
->
S‹
 = 
HAL_UART_STATE_READY
;

1759 
	`HAL_UART_TxC¶tC®lback
(
hu¬t
);

1761  
HAL_OK
;

1762 
	}
}

1770 
HAL_StusTy³Def
 
	$UART_Reûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

1772 
ušt16_t
* 
tmp
;

1773 
ušt32_t
 
tmp1
 = 0;

1775 
tmp1
 = 
hu¬t
->
S‹
;

1776 if((
tmp1
 =ð
HAL_UART_STATE_BUSY_RX
è|| (tmp1 =ð
HAL_UART_STATE_BUSY_TX_RX
))

1778 if(
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
)

1780 
tmp
 = (
ušt16_t
*è
hu¬t
->
pRxBuffPŒ
;

1781 if(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

1783 *
tmp
 = (
ušt16_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint16_t)0x01FF);

1784 
hu¬t
->
pRxBuffPŒ
 += 2;

1788 *
tmp
 = (
ušt16_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint16_t)0x00FF);

1789 
hu¬t
->
pRxBuffPŒ
 += 1;

1794 if(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

1796 *
hu¬t
->
pRxBuffPŒ
++ = (
ušt8_t
)(hu¬t->
In¡ªû
->
DR
 & (uint8_t)0x00FF);

1800 *
hu¬t
->
pRxBuffPŒ
++ = (
ušt8_t
)(hu¬t->
In¡ªû
->
DR
 & (uint8_t)0x007F);

1804 if(--
hu¬t
->
RxXãrCouÁ
 == 0)

1806 
	`__HAL_UART_DISABLE_IT
(
hu¬t
, 
UART_IT_RXNE
);

1809 if(
hu¬t
->
S‹
 =ð
HAL_UART_STATE_BUSY_TX_RX
)

1811 
hu¬t
->
S‹
 = 
HAL_UART_STATE_BUSY_TX
;

1816 
	`__HAL_UART_DISABLE_IT
(
hu¬t
, 
UART_IT_PE
);

1819 
	`__HAL_UART_DISABLE_IT
(
hu¬t
, 
UART_IT_ERR
);

1821 
hu¬t
->
S‹
 = 
HAL_UART_STATE_READY
;

1823 
	`HAL_UART_RxC¶tC®lback
(
hu¬t
);

1825  
HAL_OK
;

1827  
HAL_OK
;

1831  
HAL_BUSY
;

1833 
	}
}

1841 
	$UART_S‘CÚfig
(
UART_HªdËTy³Def
 *
hu¬t
)

1843 
ušt32_t
 
tm´eg
 = 0x00;

1846 
	`as£¹_·¿m
(
	`IS_UART_BAUDRATE
(
hu¬t
->
In™
.
BaudR©e
));

1847 
	`as£¹_·¿m
(
	`IS_UART_STOPBITS
(
hu¬t
->
In™
.
StÝB™s
));

1848 
	`as£¹_·¿m
(
	`IS_UART_PARITY
(
hu¬t
->
In™
.
P¬™y
));

1849 
	`as£¹_·¿m
(
	`IS_UART_MODE
(
hu¬t
->
In™
.
Mode
));

1852 
tm´eg
 = 
hu¬t
->
In¡ªû
->
CR2
;

1855 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR2_STOP
);

1858 
tm´eg
 |ð(
ušt32_t
)
hu¬t
->
In™
.
StÝB™s
;

1861 
hu¬t
->
In¡ªû
->
CR2
 = (
ušt32_t
)
tm´eg
;

1864 
tm´eg
 = 
hu¬t
->
In¡ªû
->
CR1
;

1867 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)(
USART_CR1_M
 | 
USART_CR1_PCE
 | 
USART_CR1_PS
 | 
USART_CR1_TE
 | \

1868 
USART_CR1_RE
 | 
USART_CR1_OVER8
));

1875 
tm´eg
 |ð(
ušt32_t
)
hu¬t
->
In™
.
WÜdL’gth
 | hu¬t->In™.
P¬™y
 | hu¬t->In™.
Mode
 | hu¬t->In™.
Ov”Sam¶šg
;

1878 
hu¬t
->
In¡ªû
->
CR1
 = (
ušt32_t
)
tm´eg
;

1881 
tm´eg
 = 
hu¬t
->
In¡ªû
->
CR3
;

1884 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
));

1887 
tm´eg
 |ð
hu¬t
->
In™
.
HwFlowCŽ
;

1890 
hu¬t
->
In¡ªû
->
CR3
 = (
ušt32_t
)
tm´eg
;

1893 if(
hu¬t
->
In™
.
Ov”Sam¶šg
 =ð
UART_OVERSAMPLING_8
)

1896 if((
hu¬t
->
In¡ªû
 =ð
USART1
è|| (hu¬t->In¡ªû =ð
USART6
))

1898 
hu¬t
->
In¡ªû
->
BRR
 = 
	`UART_BRR_SAMPLING8
(
	`HAL_RCC_G‘PCLK2F»q
(), hu¬t->
In™
.
BaudR©e
);

1902 
hu¬t
->
In¡ªû
->
BRR
 = 
	`UART_BRR_SAMPLING8
(
	`HAL_RCC_G‘PCLK1F»q
(), hu¬t->
In™
.
BaudR©e
);

1908 if((
hu¬t
->
In¡ªû
 =ð
USART1
è|| (hu¬t->In¡ªû =ð
USART6
))

1910 
hu¬t
->
In¡ªû
->
BRR
 = 
	`UART_BRR_SAMPLING16
(
	`HAL_RCC_G‘PCLK2F»q
(), hu¬t->
In™
.
BaudR©e
);

1914 
hu¬t
->
In¡ªû
->
BRR
 = 
	`UART_BRR_SAMPLING16
(
	`HAL_RCC_G‘PCLK1F»q
(), hu¬t->
In™
.
BaudR©e
);

1917 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_usart.c

136 
	~"¡m32f4xx_h®.h
"

146 #ifdeà
HAL_USART_MODULE_ENABLED


152 
	#DUMMY_DATA
 0xFFFF

	)

153 
	#USART_TIMEOUT_VALUE
 22000

	)

164 
HAL_StusTy³Def
 
USART_T¿nsm™_IT
(
USART_HªdËTy³Def
 *
hu§¹
);

165 
HAL_StusTy³Def
 
USART_EndT¿nsm™_IT
(
USART_HªdËTy³Def
 *
hu§¹
);

166 
HAL_StusTy³Def
 
USART_Reûive_IT
(
USART_HªdËTy³Def
 *
hu§¹
);

167 
HAL_StusTy³Def
 
USART_T¿nsm™Reûive_IT
(
USART_HªdËTy³Def
 *
hu§¹
);

168 
USART_S‘CÚfig
 (
USART_HªdËTy³Def
 *
hu§¹
);

169 
USART_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

170 
USART_DMATxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

171 
USART_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

172 
USART_DMARxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

173 
USART_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

174 
HAL_StusTy³Def
 
USART_Wa™OnFÏgUÁžTimeout
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Timeout
);

222 
HAL_StusTy³Def
 
	$HAL_USART_In™
(
USART_HªdËTy³Def
 *
hu§¹
)

225 if(
hu§¹
 =ð
NULL
)

227  
HAL_ERROR
;

231 
	`as£¹_·¿m
(
	`IS_USART_INSTANCE
(
hu§¹
->
In¡ªû
));

233 if(
hu§¹
->
S‹
 =ð
HAL_USART_STATE_RESET
)

236 
hu§¹
->
Lock
 = 
HAL_UNLOCKED
;

238 
	`HAL_USART_M¥In™
(
hu§¹
);

241 
hu§¹
->
S‹
 = 
HAL_USART_STATE_BUSY
;

244 
	`USART_S‘CÚfig
(
hu§¹
);

249 
hu§¹
->
In¡ªû
->
CR2
 &ð~
USART_CR2_LINEN
;

250 
hu§¹
->
In¡ªû
->
CR3
 &ð~(
USART_CR3_IREN
 | 
USART_CR3_SCEN
 | 
USART_CR3_HDSEL
);

253 
	`__HAL_USART_ENABLE
(
hu§¹
);

256 
hu§¹
->
E¼ÜCode
 = 
HAL_USART_ERROR_NONE
;

257 
hu§¹
->
S‹
ð
HAL_USART_STATE_READY
;

259  
HAL_OK
;

260 
	}
}

268 
HAL_StusTy³Def
 
	$HAL_USART_DeIn™
(
USART_HªdËTy³Def
 *
hu§¹
)

271 if(
hu§¹
 =ð
NULL
)

273  
HAL_ERROR
;

277 
	`as£¹_·¿m
(
	`IS_USART_INSTANCE
(
hu§¹
->
In¡ªû
));

279 
hu§¹
->
S‹
 = 
HAL_USART_STATE_BUSY
;

282 
	`__HAL_USART_DISABLE
(
hu§¹
);

285 
	`HAL_USART_M¥DeIn™
(
hu§¹
);

287 
hu§¹
->
E¼ÜCode
 = 
HAL_USART_ERROR_NONE
;

288 
hu§¹
->
S‹
 = 
HAL_USART_STATE_RESET
;

291 
	`__HAL_UNLOCK
(
hu§¹
);

293  
HAL_OK
;

294 
	}
}

302 
__w—k
 
	$HAL_USART_M¥In™
(
USART_HªdËTy³Def
 *
hu§¹
)

307 
	}
}

315 
__w—k
 
	$HAL_USART_M¥DeIn™
(
USART_HªdËTy³Def
 *
hu§¹
)

320 
	}
}

396 
HAL_StusTy³Def
 
	$HAL_USART_T¿nsm™
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt8_t
 *
pTxD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

398 
ušt16_t
* 
tmp
;

400 if(
hu§¹
->
S‹
 =ð
HAL_USART_STATE_READY
)

402 if((
pTxD©a
 =ð
NULL
è|| (
Size
 == 0))

404  
HAL_ERROR
;

408 
	`__HAL_LOCK
(
hu§¹
);

410 
hu§¹
->
E¼ÜCode
 = 
HAL_USART_ERROR_NONE
;

411 
hu§¹
->
S‹
 = 
HAL_USART_STATE_BUSY_TX
;

413 
hu§¹
->
TxXãrSize
 = 
Size
;

414 
hu§¹
->
TxXãrCouÁ
 = 
Size
;

415 
hu§¹
->
TxXãrCouÁ
 > 0)

417 
hu§¹
->
TxXãrCouÁ
--;

418 if(
hu§¹
->
In™
.
WÜdL’gth
 =ð
USART_WORDLENGTH_9B
)

421 if(
	`USART_Wa™OnFÏgUÁžTimeout
(
hu§¹
, 
USART_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

423  
HAL_TIMEOUT
;

425 
tmp
 = (
ušt16_t
*è
pTxD©a
;

426 
hu§¹
->
In¡ªû
->
DR
 = (*
tmp
 & (
ušt16_t
)0x01FF);

427 if(
hu§¹
->
In™
.
P¬™y
 =ð
USART_PARITY_NONE
)

429 
pTxD©a
 += 2;

433 
pTxD©a
 += 1;

438 if(
	`USART_Wa™OnFÏgUÁžTimeout
(
hu§¹
, 
USART_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

440  
HAL_TIMEOUT
;

442 
hu§¹
->
In¡ªû
->
DR
 = (*
pTxD©a
++ & (
ušt8_t
)0xFF);

446 if(
	`USART_Wa™OnFÏgUÁžTimeout
(
hu§¹
, 
USART_FLAG_TC
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

448  
HAL_TIMEOUT
;

451 
hu§¹
->
S‹
 = 
HAL_USART_STATE_READY
;

454 
	`__HAL_UNLOCK
(
hu§¹
);

456  
HAL_OK
;

460  
HAL_BUSY
;

462 
	}
}

473 
HAL_StusTy³Def
 
	$HAL_USART_Reûive
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt8_t
 *
pRxD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

475 
ušt16_t
* 
tmp
;

477 if(
hu§¹
->
S‹
 =ð
HAL_USART_STATE_READY
)

479 if((
pRxD©a
 =ð
NULL
è|| (
Size
 == 0))

481  
HAL_ERROR
;

484 
	`__HAL_LOCK
(
hu§¹
);

486 
hu§¹
->
E¼ÜCode
 = 
HAL_USART_ERROR_NONE
;

487 
hu§¹
->
S‹
 = 
HAL_USART_STATE_BUSY_RX
;

489 
hu§¹
->
RxXãrSize
 = 
Size
;

490 
hu§¹
->
RxXãrCouÁ
 = 
Size
;

492 
hu§¹
->
RxXãrCouÁ
 > 0)

494 
hu§¹
->
RxXãrCouÁ
--;

495 if(
hu§¹
->
In™
.
WÜdL’gth
 =ð
USART_WORDLENGTH_9B
)

498 if(
	`USART_Wa™OnFÏgUÁžTimeout
(
hu§¹
, 
USART_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

500  
HAL_TIMEOUT
;

503 
hu§¹
->
In¡ªû
->
DR
 = (
DUMMY_DATA
 & (
ušt16_t
)0x01FF);

506 if(
	`USART_Wa™OnFÏgUÁžTimeout
(
hu§¹
, 
USART_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

508  
HAL_TIMEOUT
;

510 
tmp
 = (
ušt16_t
*è
pRxD©a
 ;

511 if(
hu§¹
->
In™
.
P¬™y
 =ð
USART_PARITY_NONE
)

513 *
tmp
 = (
ušt16_t
)(
hu§¹
->
In¡ªû
->
DR
 & (uint16_t)0x01FF);

514 
pRxD©a
 +=2;

518 *
tmp
 = (
ušt16_t
)(
hu§¹
->
In¡ªû
->
DR
 & (uint16_t)0x00FF);

519 
pRxD©a
 +=1;

525 if(
	`USART_Wa™OnFÏgUÁžTimeout
(
hu§¹
, 
USART_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

527  
HAL_TIMEOUT
;

531 
hu§¹
->
In¡ªû
->
DR
 = (
DUMMY_DATA
 & (
ušt16_t
)0x00FF);

534 if(
	`USART_Wa™OnFÏgUÁžTimeout
(
hu§¹
, 
USART_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

536  
HAL_TIMEOUT
;

538 if(
hu§¹
->
In™
.
P¬™y
 =ð
USART_PARITY_NONE
)

541 *
pRxD©a
++ = (
ušt8_t
)(
hu§¹
->
In¡ªû
->
DR
 & (uint8_t)0x00FF);

546 *
pRxD©a
++ = (
ušt8_t
)(
hu§¹
->
In¡ªû
->
DR
 & (uint8_t)0x007F);

552 
hu§¹
->
S‹
 = 
HAL_USART_STATE_READY
;

555 
	`__HAL_UNLOCK
(
hu§¹
);

557  
HAL_OK
;

561  
HAL_BUSY
;

563 
	}
}

575 
HAL_StusTy³Def
 
	$HAL_USART_T¿nsm™Reûive
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

577 
ušt16_t
* 
tmp
;

579 if(
hu§¹
->
S‹
 =ð
HAL_USART_STATE_READY
)

581 if((
pTxD©a
 =ð
NULL
è|| (
pRxD©a
 =ðNULLè|| (
Size
 == 0))

583  
HAL_ERROR
;

586 
	`__HAL_LOCK
(
hu§¹
);

588 
hu§¹
->
E¼ÜCode
 = 
HAL_USART_ERROR_NONE
;

589 
hu§¹
->
S‹
 = 
HAL_USART_STATE_BUSY_RX
;

591 
hu§¹
->
RxXãrSize
 = 
Size
;

592 
hu§¹
->
TxXãrSize
 = 
Size
;

593 
hu§¹
->
TxXãrCouÁ
 = 
Size
;

594 
hu§¹
->
RxXãrCouÁ
 = 
Size
;

597 
hu§¹
->
TxXãrCouÁ
 > 0)

599 
hu§¹
->
TxXãrCouÁ
--;

600 
hu§¹
->
RxXãrCouÁ
--;

601 if(
hu§¹
->
In™
.
WÜdL’gth
 =ð
USART_WORDLENGTH_9B
)

604 if(
	`USART_Wa™OnFÏgUÁžTimeout
(
hu§¹
, 
USART_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

606  
HAL_TIMEOUT
;

608 
tmp
 = (
ušt16_t
*è
pTxD©a
;

609 
hu§¹
->
In¡ªû
->
DR
 = (*
tmp
 & (
ušt16_t
)0x01FF);

610 if(
hu§¹
->
In™
.
P¬™y
 =ð
USART_PARITY_NONE
)

612 
pTxD©a
 += 2;

616 
pTxD©a
 += 1;

620 if(
	`USART_Wa™OnFÏgUÁžTimeout
(
hu§¹
, 
USART_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

622  
HAL_TIMEOUT
;

624 
tmp
 = (
ušt16_t
*è
pRxD©a
 ;

625 if(
hu§¹
->
In™
.
P¬™y
 =ð
USART_PARITY_NONE
)

627 *
tmp
 = (
ušt16_t
)(
hu§¹
->
In¡ªû
->
DR
 & (uint16_t)0x01FF);

628 
pRxD©a
 += 2;

632 *
tmp
 = (
ušt16_t
)(
hu§¹
->
In¡ªû
->
DR
 & (uint16_t)0x00FF);

633 
pRxD©a
 += 1;

639 if(
	`USART_Wa™OnFÏgUÁžTimeout
(
hu§¹
, 
USART_FLAG_TXE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

641  
HAL_TIMEOUT
;

643 
hu§¹
->
In¡ªû
->
DR
 = (*
pTxD©a
++ & (
ušt8_t
)0x00FF);

646 if(
	`USART_Wa™OnFÏgUÁžTimeout
(
hu§¹
, 
USART_FLAG_RXNE
, 
RESET
, 
Timeout
è!ð
HAL_OK
)

648  
HAL_TIMEOUT
;

650 if(
hu§¹
->
In™
.
P¬™y
 =ð
USART_PARITY_NONE
)

653 *
pRxD©a
++ = (
ušt8_t
)(
hu§¹
->
In¡ªû
->
DR
 & (uint8_t)0x00FF);

658 *
pRxD©a
++ = (
ušt8_t
)(
hu§¹
->
In¡ªû
->
DR
 & (uint8_t)0x007F);

663 
hu§¹
->
S‹
 = 
HAL_USART_STATE_READY
;

666 
	`__HAL_UNLOCK
(
hu§¹
);

668  
HAL_OK
;

672  
HAL_BUSY
;

674 
	}
}

685 
HAL_StusTy³Def
 
	$HAL_USART_T¿nsm™_IT
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt8_t
 *
pTxD©a
, 
ušt16_t
 
Size
)

687 if(
hu§¹
->
S‹
 =ð
HAL_USART_STATE_READY
)

689 if((
pTxD©a
 =ð
NULL
è|| (
Size
 == 0))

691  
HAL_ERROR
;

695 
	`__HAL_LOCK
(
hu§¹
);

697 
hu§¹
->
pTxBuffPŒ
 = 
pTxD©a
;

698 
hu§¹
->
TxXãrSize
 = 
Size
;

699 
hu§¹
->
TxXãrCouÁ
 = 
Size
;

701 
hu§¹
->
E¼ÜCode
 = 
HAL_USART_ERROR_NONE
;

702 
hu§¹
->
S‹
 = 
HAL_USART_STATE_BUSY_TX
;

713 
	`__HAL_UNLOCK
(
hu§¹
);

716 
	`__HAL_USART_ENABLE_IT
(
hu§¹
, 
USART_IT_TXE
);

718  
HAL_OK
;

722  
HAL_BUSY
;

724 
	}
}

734 
HAL_StusTy³Def
 
	$HAL_USART_Reûive_IT
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt8_t
 *
pRxD©a
, 
ušt16_t
 
Size
)

736 if(
hu§¹
->
S‹
 =ð
HAL_USART_STATE_READY
)

738 if((
pRxD©a
 =ð
NULL
è|| (
Size
 == 0))

740  
HAL_ERROR
;

743 
	`__HAL_LOCK
(
hu§¹
);

745 
hu§¹
->
pRxBuffPŒ
 = 
pRxD©a
;

746 
hu§¹
->
RxXãrSize
 = 
Size
;

747 
hu§¹
->
RxXãrCouÁ
 = 
Size
;

749 
hu§¹
->
E¼ÜCode
 = 
HAL_USART_ERROR_NONE
;

750 
hu§¹
->
S‹
 = 
HAL_USART_STATE_BUSY_RX
;

753 
	`__HAL_UNLOCK
(
hu§¹
);

756 
	`__HAL_USART_ENABLE_IT
(
hu§¹
, 
USART_IT_RXNE
);

759 
	`__HAL_USART_ENABLE_IT
(
hu§¹
, 
USART_IT_PE
);

762 
	`__HAL_USART_ENABLE_IT
(
hu§¹
, 
USART_IT_ERR
);

765 
hu§¹
->
In¡ªû
->
DR
 = (
DUMMY_DATA
 & (
ušt16_t
)0x01FF);

767  
HAL_OK
;

771  
HAL_BUSY
;

773 
	}
}

784 
HAL_StusTy³Def
 
	$HAL_USART_T¿nsm™Reûive_IT
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
)

786 if(
hu§¹
->
S‹
 =ð
HAL_USART_STATE_READY
)

788 if((
pTxD©a
 =ð
NULL
è|| (
pRxD©a
 =ðNULLè|| (
Size
 == 0))

790  
HAL_ERROR
;

793 
	`__HAL_LOCK
(
hu§¹
);

795 
hu§¹
->
pRxBuffPŒ
 = 
pRxD©a
;

796 
hu§¹
->
RxXãrSize
 = 
Size
;

797 
hu§¹
->
RxXãrCouÁ
 = 
Size
;

798 
hu§¹
->
pTxBuffPŒ
 = 
pTxD©a
;

799 
hu§¹
->
TxXãrSize
 = 
Size
;

800 
hu§¹
->
TxXãrCouÁ
 = 
Size
;

802 
hu§¹
->
E¼ÜCode
 = 
HAL_USART_ERROR_NONE
;

803 
hu§¹
->
S‹
 = 
HAL_USART_STATE_BUSY_TX_RX
;

806 
	`__HAL_UNLOCK
(
hu§¹
);

809 
	`__HAL_USART_ENABLE_IT
(
hu§¹
, 
USART_IT_RXNE
);

812 
	`__HAL_USART_ENABLE_IT
(
hu§¹
, 
USART_IT_PE
);

815 
	`__HAL_USART_ENABLE_IT
(
hu§¹
, 
USART_IT_ERR
);

818 
	`__HAL_USART_ENABLE_IT
(
hu§¹
, 
USART_IT_TXE
);

820  
HAL_OK
;

824  
HAL_BUSY
;

826 
	}
}

836 
HAL_StusTy³Def
 
	$HAL_USART_T¿nsm™_DMA
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt8_t
 *
pTxD©a
, 
ušt16_t
 
Size
)

838 
ušt32_t
 *
tmp
;

840 if(
hu§¹
->
S‹
 =ð
HAL_USART_STATE_READY
)

842 if((
pTxD©a
 =ð
NULL
è|| (
Size
 == 0))

844  
HAL_ERROR
;

847 
	`__HAL_LOCK
(
hu§¹
);

849 
hu§¹
->
pTxBuffPŒ
 = 
pTxD©a
;

850 
hu§¹
->
TxXãrSize
 = 
Size
;

851 
hu§¹
->
TxXãrCouÁ
 = 
Size
;

853 
hu§¹
->
E¼ÜCode
 = 
HAL_USART_ERROR_NONE
;

854 
hu§¹
->
S‹
 = 
HAL_USART_STATE_BUSY_TX
;

857 
hu§¹
->
hdm©x
->
XãrC¶tC®lback
 = 
USART_DMAT¿nsm™C¶t
;

860 
hu§¹
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
USART_DMATxH®fC¶t
;

863 
hu§¹
->
hdm©x
->
XãrE¼ÜC®lback
 = 
USART_DMAE¼Ü
;

866 
tmp
 = (
ušt32_t
*)&
pTxD©a
;

867 
	`HAL_DMA_S¹_IT
(
hu§¹
->
hdm©x
, *(
ušt32_t
*)
tmp
, (ušt32_t)&hu§¹->
In¡ªû
->
DR
, 
Size
);

870 
	`__HAL_USART_CLEAR_FLAG
(
hu§¹
, 
USART_FLAG_TC
);

874 
hu§¹
->
In¡ªû
->
CR3
 |ð
USART_CR3_DMAT
;

877 
	`__HAL_UNLOCK
(
hu§¹
);

879  
HAL_OK
;

883  
HAL_BUSY
;

885 
	}
}

897 
HAL_StusTy³Def
 
	$HAL_USART_Reûive_DMA
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt8_t
 *
pRxD©a
, 
ušt16_t
 
Size
)

899 
ušt32_t
 *
tmp
;

901 if(
hu§¹
->
S‹
 =ð
HAL_USART_STATE_READY
)

903 if((
pRxD©a
 =ð
NULL
è|| (
Size
 == 0))

905  
HAL_ERROR
;

909 
	`__HAL_LOCK
(
hu§¹
);

911 
hu§¹
->
pRxBuffPŒ
 = 
pRxD©a
;

912 
hu§¹
->
RxXãrSize
 = 
Size
;

913 
hu§¹
->
pTxBuffPŒ
 = 
pRxD©a
;

914 
hu§¹
->
TxXãrSize
 = 
Size
;

916 
hu§¹
->
E¼ÜCode
 = 
HAL_USART_ERROR_NONE
;

917 
hu§¹
->
S‹
 = 
HAL_USART_STATE_BUSY_RX
;

920 
hu§¹
->
hdm¬x
->
XãrC¶tC®lback
 = 
USART_DMAReûiveC¶t
;

923 
hu§¹
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
USART_DMARxH®fC¶t
;

926 
hu§¹
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
USART_DMAE¼Ü
;

929 
tmp
 = (
ušt32_t
*)&
pRxD©a
;

930 
	`HAL_DMA_S¹_IT
(
hu§¹
->
hdm¬x
, (
ušt32_t
)&hu§¹->
In¡ªû
->
DR
, *(ušt32_t*)
tmp
, 
Size
);

935 
	`HAL_DMA_S¹_IT
(
hu§¹
->
hdm©x
, *(
ušt32_t
*)
tmp
, (ušt32_t)&hu§¹->
In¡ªû
->
DR
, 
Size
);

939 
	`__HAL_USART_CLEAR_OREFLAG
(
hu§¹
);

943 
hu§¹
->
In¡ªû
->
CR3
 |ð
USART_CR3_DMAR
;

947 
hu§¹
->
In¡ªû
->
CR3
 |ð
USART_CR3_DMAT
;

950 
	`__HAL_UNLOCK
(
hu§¹
);

952  
HAL_OK
;

956  
HAL_BUSY
;

958 
	}
}

970 
HAL_StusTy³Def
 
	$HAL_USART_T¿nsm™Reûive_DMA
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
)

972 
ušt32_t
 *
tmp
;

974 if(
hu§¹
->
S‹
 =ð
HAL_USART_STATE_READY
)

976 if((
pTxD©a
 =ð
NULL
è|| (
pRxD©a
 =ðNULLè|| (
Size
 == 0))

978  
HAL_ERROR
;

981 
	`__HAL_LOCK
(
hu§¹
);

983 
hu§¹
->
pRxBuffPŒ
 = 
pRxD©a
;

984 
hu§¹
->
RxXãrSize
 = 
Size
;

985 
hu§¹
->
pTxBuffPŒ
 = 
pTxD©a
;

986 
hu§¹
->
TxXãrSize
 = 
Size
;

988 
hu§¹
->
E¼ÜCode
 = 
HAL_USART_ERROR_NONE
;

989 
hu§¹
->
S‹
 = 
HAL_USART_STATE_BUSY_TX_RX
;

992 
hu§¹
->
hdm¬x
->
XãrC¶tC®lback
 = 
USART_DMAReûiveC¶t
;

995 
hu§¹
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
USART_DMARxH®fC¶t
;

998 
hu§¹
->
hdm©x
->
XãrC¶tC®lback
 = 
USART_DMAT¿nsm™C¶t
;

1001 
hu§¹
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
USART_DMATxH®fC¶t
;

1004 
hu§¹
->
hdm©x
->
XãrE¼ÜC®lback
 = 
USART_DMAE¼Ü
;

1007 
hu§¹
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
USART_DMAE¼Ü
;

1010 
tmp
 = (
ušt32_t
*)&
pRxD©a
;

1011 
	`HAL_DMA_S¹_IT
(
hu§¹
->
hdm¬x
, (
ušt32_t
)&hu§¹->
In¡ªû
->
DR
, *(ušt32_t*)
tmp
, 
Size
);

1014 
tmp
 = (
ušt32_t
*)&
pTxD©a
;

1015 
	`HAL_DMA_S¹_IT
(
hu§¹
->
hdm©x
, *(
ušt32_t
*)
tmp
, (ušt32_t)&hu§¹->
In¡ªû
->
DR
, 
Size
);

1018 
	`__HAL_USART_CLEAR_FLAG
(
hu§¹
, 
USART_FLAG_TC
);

1021 
	`__HAL_USART_CLEAR_OREFLAG
(
hu§¹
);

1025 
hu§¹
->
In¡ªû
->
CR3
 |ð
USART_CR3_DMAR
;

1029 
hu§¹
->
In¡ªû
->
CR3
 |ð
USART_CR3_DMAT
;

1032 
	`__HAL_UNLOCK
(
hu§¹
);

1034  
HAL_OK
;

1038  
HAL_BUSY
;

1040 
	}
}

1048 
HAL_StusTy³Def
 
	$HAL_USART_DMAPau£
(
USART_HªdËTy³Def
 *
hu§¹
)

1051 
	`__HAL_LOCK
(
hu§¹
);

1054 
hu§¹
->
In¡ªû
->
CR3
 &ð(
ušt32_t
)(~
USART_CR3_DMAT
);

1057 
	`__HAL_UNLOCK
(
hu§¹
);

1059  
HAL_OK
;

1060 
	}
}

1068 
HAL_StusTy³Def
 
	$HAL_USART_DMAResume
(
USART_HªdËTy³Def
 *
hu§¹
)

1071 
	`__HAL_LOCK
(
hu§¹
);

1074 
hu§¹
->
In¡ªû
->
CR3
 |ð
USART_CR3_DMAT
;

1077 
	`__HAL_UNLOCK
(
hu§¹
);

1079  
HAL_OK
;

1080 
	}
}

1088 
HAL_StusTy³Def
 
	$HAL_USART_DMAStÝ
(
USART_HªdËTy³Def
 *
hu§¹
)

1097 if(
hu§¹
->
hdm©x
 !ð
NULL
)

1099 
	`HAL_DMA_AbÜt
(
hu§¹
->
hdm©x
);

1102 if(
hu§¹
->
hdm¬x
 !ð
NULL
)

1104 
	`HAL_DMA_AbÜt
(
hu§¹
->
hdm¬x
);

1108 
hu§¹
->
In¡ªû
->
CR3
 &ð~
USART_CR3_DMAT
;

1109 
hu§¹
->
In¡ªû
->
CR3
 &ð~
USART_CR3_DMAR
;

1111 
hu§¹
->
S‹
 = 
HAL_USART_STATE_READY
;

1113  
HAL_OK
;

1114 
	}
}

1122 
	$HAL_USART_IRQHªdËr
(
USART_HªdËTy³Def
 *
hu§¹
)

1124 
ušt32_t
 
tmp1
 = 0, 
tmp2
 = 0;

1126 
tmp1
 = 
	`__HAL_USART_GET_FLAG
(
hu§¹
, 
USART_FLAG_PE
);

1127 
tmp2
 = 
	`__HAL_USART_GET_IT_SOURCE
(
hu§¹
, 
USART_IT_PE
);

1129 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

1131 
	`__HAL_USART_CLEAR_PEFLAG
(
hu§¹
);

1132 
hu§¹
->
E¼ÜCode
 |ð
HAL_USART_ERROR_PE
;

1135 
tmp1
 = 
	`__HAL_USART_GET_FLAG
(
hu§¹
, 
USART_FLAG_FE
);

1136 
tmp2
 = 
	`__HAL_USART_GET_IT_SOURCE
(
hu§¹
, 
USART_IT_ERR
);

1138 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

1140 
	`__HAL_USART_CLEAR_FEFLAG
(
hu§¹
);

1141 
hu§¹
->
E¼ÜCode
 |ð
HAL_USART_ERROR_FE
;

1144 
tmp1
 = 
	`__HAL_USART_GET_FLAG
(
hu§¹
, 
USART_FLAG_NE
);

1145 
tmp2
 = 
	`__HAL_USART_GET_IT_SOURCE
(
hu§¹
, 
USART_IT_ERR
);

1147 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

1149 
	`__HAL_USART_CLEAR_NEFLAG
(
hu§¹
);

1150 
hu§¹
->
E¼ÜCode
 |ð
HAL_USART_ERROR_NE
;

1153 
tmp1
 = 
	`__HAL_USART_GET_FLAG
(
hu§¹
, 
USART_FLAG_ORE
);

1154 
tmp2
 = 
	`__HAL_USART_GET_IT_SOURCE
(
hu§¹
, 
USART_IT_ERR
);

1156 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

1158 
	`__HAL_USART_CLEAR_OREFLAG
(
hu§¹
);

1159 
hu§¹
->
E¼ÜCode
 |ð
HAL_USART_ERROR_ORE
;

1162 if(
hu§¹
->
E¼ÜCode
 !ð
HAL_USART_ERROR_NONE
)

1165 
hu§¹
->
S‹
 = 
HAL_USART_STATE_READY
;

1167 
	`HAL_USART_E¼ÜC®lback
(
hu§¹
);

1170 
tmp1
 = 
	`__HAL_USART_GET_FLAG
(
hu§¹
, 
USART_FLAG_RXNE
);

1171 
tmp2
 = 
	`__HAL_USART_GET_IT_SOURCE
(
hu§¹
, 
USART_IT_RXNE
);

1173 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

1175 if(
hu§¹
->
S‹
 =ð
HAL_USART_STATE_BUSY_RX
)

1177 
	`USART_Reûive_IT
(
hu§¹
);

1181 
	`USART_T¿nsm™Reûive_IT
(
hu§¹
);

1185 
tmp1
 = 
	`__HAL_USART_GET_FLAG
(
hu§¹
, 
USART_FLAG_TXE
);

1186 
tmp2
 = 
	`__HAL_USART_GET_IT_SOURCE
(
hu§¹
, 
USART_IT_TXE
);

1188 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

1190 if(
hu§¹
->
S‹
 =ð
HAL_USART_STATE_BUSY_TX
)

1192 
	`USART_T¿nsm™_IT
(
hu§¹
);

1196 
	`USART_T¿nsm™Reûive_IT
(
hu§¹
);

1200 
tmp1
 = 
	`__HAL_USART_GET_FLAG
(
hu§¹
, 
USART_FLAG_TC
);

1201 
tmp2
 = 
	`__HAL_USART_GET_IT_SOURCE
(
hu§¹
, 
USART_IT_TC
);

1203 if((
tmp1
 !ð
RESET
è&& (
tmp2
 != RESET))

1205 
	`USART_EndT¿nsm™_IT
(
hu§¹
);

1207 
	}
}

1215 
__w—k
 
	$HAL_USART_TxC¶tC®lback
(
USART_HªdËTy³Def
 *
hu§¹
)

1220 
	}
}

1228 
__w—k
 
	$HAL_USART_TxH®fC¶tC®lback
(
USART_HªdËTy³Def
 *
hu§¹
)

1233 
	}
}

1241 
__w—k
 
	$HAL_USART_RxC¶tC®lback
(
USART_HªdËTy³Def
 *
hu§¹
)

1246 
	}
}

1254 
__w—k
 
	$HAL_USART_RxH®fC¶tC®lback
(
USART_HªdËTy³Def
 *
hu§¹
)

1259 
	}
}

1267 
__w—k
 
	$HAL_USART_TxRxC¶tC®lback
(
USART_HªdËTy³Def
 *
hu§¹
)

1272 
	}
}

1280 
__w—k
 
	$HAL_USART_E¼ÜC®lback
(
USART_HªdËTy³Def
 *
hu§¹
)

1285 
	}
}

1316 
HAL_USART_S‹Ty³Def
 
	$HAL_USART_G‘S‹
(
USART_HªdËTy³Def
 *
hu§¹
)

1318  
hu§¹
->
S‹
;

1319 
	}
}

1327 
ušt32_t
 
	$HAL_USART_G‘E¼Ü
(
USART_HªdËTy³Def
 *
hu§¹
)

1329  
hu§¹
->
E¼ÜCode
;

1330 
	}
}

1342 
	$USART_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1344 
USART_HªdËTy³Def
* 
hu§¹
 = ( USART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1346 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) == 0)

1348 
hu§¹
->
TxXãrCouÁ
 = 0;

1349 if(
hu§¹
->
S‹
 =ð
HAL_USART_STATE_BUSY_TX
)

1353 
	`CLEAR_BIT
(
hu§¹
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1356 
	`__HAL_USART_ENABLE_IT
(
hu§¹
, 
USART_IT_TC
);

1362 if(
hu§¹
->
S‹
 =ð
HAL_USART_STATE_BUSY_TX
)

1364 
	`HAL_USART_TxC¶tC®lback
(
hu§¹
);

1367 
	}
}

1375 
	$USART_DMATxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1377 
USART_HªdËTy³Def
* 
hu§¹
 = (USART_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

1379 
	`HAL_USART_TxH®fC¶tC®lback
(
hu§¹
);

1380 
	}
}

1387 
	$USART_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1389 
USART_HªdËTy³Def
* 
hu§¹
 = ( USART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1391 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) == 0)

1393 
hu§¹
->
RxXãrCouÁ
 = 0;

1394 if(
hu§¹
->
S‹
 =ð
HAL_USART_STATE_BUSY_RX
)

1398 
hu§¹
->
In¡ªû
->
CR3
 &ð~(
USART_CR3_DMAR
);

1400 
hu§¹
->
S‹
ð
HAL_USART_STATE_READY
;

1401 
	`HAL_USART_RxC¶tC®lback
(
hu§¹
);

1408 
hu§¹
->
In¡ªû
->
CR3
 &ð~(
USART_CR3_DMAR
);

1409 
hu§¹
->
In¡ªû
->
CR3
 &ð~(
USART_CR3_DMAT
);

1411 
hu§¹
->
S‹
ð
HAL_USART_STATE_READY
;

1412 
	`HAL_USART_TxRxC¶tC®lback
(
hu§¹
);

1418 if(
hu§¹
->
S‹
 =ð
HAL_USART_STATE_BUSY_RX
)

1420 
	`HAL_USART_RxC¶tC®lback
(
hu§¹
);

1425 
	`HAL_USART_TxRxC¶tC®lback
(
hu§¹
);

1428 
	}
}

1436 
	$USART_DMARxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1438 
USART_HªdËTy³Def
* 
hu§¹
 = (USART_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

1440 
	`HAL_USART_RxH®fC¶tC®lback
(
hu§¹
);

1441 
	}
}

1448 
	$USART_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

1450 
USART_HªdËTy³Def
* 
hu§¹
 = ( USART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1452 
hu§¹
->
RxXãrCouÁ
 = 0;

1453 
hu§¹
->
TxXãrCouÁ
 = 0;

1454 
hu§¹
->
E¼ÜCode
 |ð
HAL_USART_ERROR_DMA
;

1455 
hu§¹
->
S‹
ð
HAL_USART_STATE_READY
;

1457 
	`HAL_USART_E¼ÜC®lback
(
hu§¹
);

1458 
	}
}

1469 
HAL_StusTy³Def
 
	$USART_Wa™OnFÏgUÁžTimeout
(
USART_HªdËTy³Def
 *
hu§¹
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Timeout
)

1471 
ušt32_t
 
tick¡¬t
 = 0;

1474 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1477 if(
Stus
 =ð
RESET
)

1479 
	`__HAL_USART_GET_FLAG
(
hu§¹
, 
FÏg
è=ð
RESET
)

1482 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1484 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1487 
	`__HAL_USART_DISABLE_IT
(
hu§¹
, 
USART_IT_TXE
);

1488 
	`__HAL_USART_DISABLE_IT
(
hu§¹
, 
USART_IT_RXNE
);

1489 
	`__HAL_USART_DISABLE_IT
(
hu§¹
, 
USART_IT_PE
);

1490 
	`__HAL_USART_DISABLE_IT
(
hu§¹
, 
USART_IT_ERR
);

1492 
hu§¹
->
S‹
ð
HAL_USART_STATE_READY
;

1495 
	`__HAL_UNLOCK
(
hu§¹
);

1497  
HAL_TIMEOUT
;

1504 
	`__HAL_USART_GET_FLAG
(
hu§¹
, 
FÏg
è!ð
RESET
)

1507 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1509 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1512 
	`__HAL_USART_DISABLE_IT
(
hu§¹
, 
USART_IT_TXE
);

1513 
	`__HAL_USART_DISABLE_IT
(
hu§¹
, 
USART_IT_RXNE
);

1514 
	`__HAL_USART_DISABLE_IT
(
hu§¹
, 
USART_IT_PE
);

1515 
	`__HAL_USART_DISABLE_IT
(
hu§¹
, 
USART_IT_ERR
);

1517 
hu§¹
->
S‹
ð
HAL_USART_STATE_READY
;

1520 
	`__HAL_UNLOCK
(
hu§¹
);

1522  
HAL_TIMEOUT
;

1527  
HAL_OK
;

1528 
	}
}

1538 
HAL_StusTy³Def
 
	$USART_T¿nsm™_IT
(
USART_HªdËTy³Def
 *
hu§¹
)

1540 
ušt16_t
* 
tmp
;

1542 if(
hu§¹
->
S‹
 =ð
HAL_USART_STATE_BUSY_TX
)

1544 if(
hu§¹
->
In™
.
WÜdL’gth
 =ð
USART_WORDLENGTH_9B
)

1546 
tmp
 = (
ušt16_t
*è
hu§¹
->
pTxBuffPŒ
;

1547 
hu§¹
->
In¡ªû
->
DR
 = (
ušt16_t
)(*
tmp
 & (uint16_t)0x01FF);

1548 if(
hu§¹
->
In™
.
P¬™y
 =ð
USART_PARITY_NONE
)

1550 
hu§¹
->
pTxBuffPŒ
 += 2;

1554 
hu§¹
->
pTxBuffPŒ
 += 1;

1559 
hu§¹
->
In¡ªû
->
DR
 = (
ušt8_t
)(*hu§¹->
pTxBuffPŒ
++ & (uint8_t)0x00FF);

1562 if(--
hu§¹
->
TxXãrCouÁ
 == 0)

1565 
	`__HAL_USART_DISABLE_IT
(
hu§¹
, 
USART_IT_TXE
);

1568 
	`__HAL_USART_ENABLE_IT
(
hu§¹
, 
USART_IT_TC
);

1570  
HAL_OK
;

1574  
HAL_BUSY
;

1576 
	}
}

1584 
HAL_StusTy³Def
 
	$USART_EndT¿nsm™_IT
(
USART_HªdËTy³Def
 *
hu§¹
)

1587 
	`__HAL_USART_DISABLE_IT
(
hu§¹
, 
USART_IT_TC
);

1590 
	`__HAL_USART_DISABLE_IT
(
hu§¹
, 
USART_IT_ERR
);

1592 
hu§¹
->
S‹
 = 
HAL_USART_STATE_READY
;

1594 
	`HAL_USART_TxC¶tC®lback
(
hu§¹
);

1596  
HAL_OK
;

1597 
	}
}

1605 
HAL_StusTy³Def
 
	$USART_Reûive_IT
(
USART_HªdËTy³Def
 *
hu§¹
)

1607 
ušt16_t
* 
tmp
;

1608 if(
hu§¹
->
S‹
 =ð
HAL_USART_STATE_BUSY_RX
)

1610 if(
hu§¹
->
In™
.
WÜdL’gth
 =ð
USART_WORDLENGTH_9B
)

1612 
tmp
 = (
ušt16_t
*è
hu§¹
->
pRxBuffPŒ
;

1613 if(
hu§¹
->
In™
.
P¬™y
 =ð
USART_PARITY_NONE
)

1615 *
tmp
 = (
ušt16_t
)(
hu§¹
->
In¡ªû
->
DR
 & (uint16_t)0x01FF);

1616 
hu§¹
->
pRxBuffPŒ
 += 2;

1620 *
tmp
 = (
ušt16_t
)(
hu§¹
->
In¡ªû
->
DR
 & (uint16_t)0x00FF);

1621 
hu§¹
->
pRxBuffPŒ
 += 1;

1623 if(--
hu§¹
->
RxXãrCouÁ
 != 0x00)

1626 
hu§¹
->
In¡ªû
->
DR
 = (
DUMMY_DATA
 & (
ušt16_t
)0x01FF);

1631 if(
hu§¹
->
In™
.
P¬™y
 =ð
USART_PARITY_NONE
)

1633 *
hu§¹
->
pRxBuffPŒ
++ = (
ušt8_t
)(hu§¹->
In¡ªû
->
DR
 & (uint8_t)0x00FF);

1637 *
hu§¹
->
pRxBuffPŒ
++ = (
ušt8_t
)(hu§¹->
In¡ªû
->
DR
 & (uint8_t)0x007F);

1640 if(--
hu§¹
->
RxXãrCouÁ
 != 0x00)

1643 
hu§¹
->
In¡ªû
->
DR
 = (
DUMMY_DATA
 & (
ušt16_t
)0x00FF);

1647 if(
hu§¹
->
RxXãrCouÁ
 == 0)

1650 
	`__HAL_USART_DISABLE_IT
(
hu§¹
, 
USART_IT_RXNE
);

1653 
	`__HAL_USART_DISABLE_IT
(
hu§¹
, 
USART_IT_PE
);

1656 
	`__HAL_USART_DISABLE_IT
(
hu§¹
, 
USART_IT_ERR
);

1658 
hu§¹
->
S‹
 = 
HAL_USART_STATE_READY
;

1659 
	`HAL_USART_RxC¶tC®lback
(
hu§¹
);

1661  
HAL_OK
;

1663  
HAL_OK
;

1667  
HAL_BUSY
;

1669 
	}
}

1677 
HAL_StusTy³Def
 
	$USART_T¿nsm™Reûive_IT
(
USART_HªdËTy³Def
 *
hu§¹
)

1679 
ušt16_t
* 
tmp
;

1681 if(
hu§¹
->
S‹
 =ð
HAL_USART_STATE_BUSY_TX_RX
)

1683 if(
hu§¹
->
TxXãrCouÁ
 != 0x00)

1685 if(
	`__HAL_USART_GET_FLAG
(
hu§¹
, 
USART_FLAG_TXE
è!ð
RESET
)

1687 if(
hu§¹
->
In™
.
WÜdL’gth
 =ð
USART_WORDLENGTH_9B
)

1689 
tmp
 = (
ušt16_t
*è
hu§¹
->
pTxBuffPŒ
;

1690 
hu§¹
->
In¡ªû
->
DR
 = (
ušt16_t
)(*
tmp
 & (uint16_t)0x01FF);

1691 if(
hu§¹
->
In™
.
P¬™y
 =ð
USART_PARITY_NONE
)

1693 
hu§¹
->
pTxBuffPŒ
 += 2;

1697 
hu§¹
->
pTxBuffPŒ
 += 1;

1702 
hu§¹
->
In¡ªû
->
DR
 = (
ušt8_t
)(*hu§¹->
pTxBuffPŒ
++ & (uint8_t)0x00FF);

1704 
hu§¹
->
TxXãrCouÁ
--;

1707 if(
hu§¹
->
TxXãrCouÁ
 == 0)

1709 
	`__HAL_USART_DISABLE_IT
(
hu§¹
, 
USART_IT_TXE
);

1714 if(
hu§¹
->
RxXãrCouÁ
 != 0x00)

1716 if(
	`__HAL_USART_GET_FLAG
(
hu§¹
, 
USART_FLAG_RXNE
è!ð
RESET
)

1718 if(
hu§¹
->
In™
.
WÜdL’gth
 =ð
USART_WORDLENGTH_9B
)

1720 
tmp
 = (
ušt16_t
*è
hu§¹
->
pRxBuffPŒ
;

1721 if(
hu§¹
->
In™
.
P¬™y
 =ð
USART_PARITY_NONE
)

1723 *
tmp
 = (
ušt16_t
)(
hu§¹
->
In¡ªû
->
DR
 & (uint16_t)0x01FF);

1724 
hu§¹
->
pRxBuffPŒ
 += 2;

1728 *
tmp
 = (
ušt16_t
)(
hu§¹
->
In¡ªû
->
DR
 & (uint16_t)0x00FF);

1729 
hu§¹
->
pRxBuffPŒ
 += 1;

1734 if(
hu§¹
->
In™
.
P¬™y
 =ð
USART_PARITY_NONE
)

1736 *
hu§¹
->
pRxBuffPŒ
++ = (
ušt8_t
)(hu§¹->
In¡ªû
->
DR
 & (uint8_t)0x00FF);

1740 *
hu§¹
->
pRxBuffPŒ
++ = (
ušt8_t
)(hu§¹->
In¡ªû
->
DR
 & (uint8_t)0x007F);

1743 
hu§¹
->
RxXãrCouÁ
--;

1748 if(
hu§¹
->
RxXãrCouÁ
 == 0)

1750 
	`__HAL_USART_DISABLE_IT
(
hu§¹
, 
USART_IT_RXNE
);

1753 
	`__HAL_USART_DISABLE_IT
(
hu§¹
, 
USART_IT_PE
);

1756 
	`__HAL_USART_DISABLE_IT
(
hu§¹
, 
USART_IT_ERR
);

1758 
hu§¹
->
S‹
 = 
HAL_USART_STATE_READY
;

1760 
	`HAL_USART_TxRxC¶tC®lback
(
hu§¹
);

1762  
HAL_OK
;

1765  
HAL_OK
;

1769  
HAL_BUSY
;

1771 
	}
}

1779 
	$USART_S‘CÚfig
(
USART_HªdËTy³Def
 *
hu§¹
)

1781 
ušt32_t
 
tm´eg
 = 0x00;

1784 
	`as£¹_·¿m
(
	`IS_USART_INSTANCE
(
hu§¹
->
In¡ªû
));

1785 
	`as£¹_·¿m
(
	`IS_USART_POLARITY
(
hu§¹
->
In™
.
CLKPÞ¬™y
));

1786 
	`as£¹_·¿m
(
	`IS_USART_PHASE
(
hu§¹
->
In™
.
CLKPha£
));

1787 
	`as£¹_·¿m
(
	`IS_USART_LASTBIT
(
hu§¹
->
In™
.
CLKLa¡B™
));

1788 
	`as£¹_·¿m
(
	`IS_USART_BAUDRATE
(
hu§¹
->
In™
.
BaudR©e
));

1789 
	`as£¹_·¿m
(
	`IS_USART_WORD_LENGTH
(
hu§¹
->
In™
.
WÜdL’gth
));

1790 
	`as£¹_·¿m
(
	`IS_USART_STOPBITS
(
hu§¹
->
In™
.
StÝB™s
));

1791 
	`as£¹_·¿m
(
	`IS_USART_PARITY
(
hu§¹
->
In™
.
P¬™y
));

1792 
	`as£¹_·¿m
(
	`IS_USART_MODE
(
hu§¹
->
In™
.
Mode
));

1796 
hu§¹
->
In¡ªû
->
CR1
 &ð(
ušt32_t
)~((ušt32_t)(
USART_CR1_TE
 | 
USART_CR1_RE
));

1799 
tm´eg
 = 
hu§¹
->
In¡ªû
->
CR2
;

1801 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)(
USART_CR2_CPHA
 | 
USART_CR2_CPOL
 | 
USART_CR2_CLKEN
 | 
USART_CR2_LBCL
 | 
USART_CR2_STOP
));

1807 
tm´eg
 |ð(
ušt32_t
)(
USART_CLOCK_ENABLE
| 
hu§¹
->
In™
.
CLKPÞ¬™y
 |

1808 
hu§¹
->
In™
.
CLKPha£
| hu§¹->In™.
CLKLa¡B™
 | hu§¹->In™.
StÝB™s
);

1810 
hu§¹
->
In¡ªû
->
CR2
 = (
ušt32_t
)
tm´eg
;

1813 
tm´eg
 = 
hu§¹
->
In¡ªû
->
CR1
;

1816 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)(
USART_CR1_M
 | 
USART_CR1_PCE
 | 
USART_CR1_PS
 | 
USART_CR1_TE
 | \

1817 
USART_CR1_RE
 | 
USART_CR1_OVER8
));

1824 
tm´eg
 |ð(
ušt32_t
)
hu§¹
->
In™
.
WÜdL’gth
 | hu§¹->In™.
P¬™y
 | hu§¹->In™.
Mode
 | 
USART_CR1_OVER8
;

1827 
hu§¹
->
In¡ªû
->
CR1
 = (
ušt32_t
)
tm´eg
;

1831 
hu§¹
->
In¡ªû
->
CR3
 &ð(
ušt32_t
)~((ušt32_t)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
));

1834 if((
hu§¹
->
In¡ªû
 =ð
USART1
è|| (hu§¹->In¡ªû =ð
USART6
))

1836 
hu§¹
->
In¡ªû
->
BRR
 = 
	`USART_BRR
(
	`HAL_RCC_G‘PCLK2F»q
(), hu§¹->
In™
.
BaudR©e
);

1840 
hu§¹
->
In¡ªû
->
BRR
 = 
	`USART_BRR
(
	`HAL_RCC_G‘PCLK1F»q
(), hu§¹->
In™
.
BaudR©e
);

1842 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_wwdg.c

101 
	~"¡m32f4xx_h®.h
"

112 #ifdeà
HAL_WWDG_MODULE_ENABLED


150 
HAL_StusTy³Def
 
	$HAL_WWDG_In™
(
WWDG_HªdËTy³Def
 *
hwwdg
)

153 if(
hwwdg
 =ð
NULL
)

155  
HAL_ERROR
;

159 
	`as£¹_·¿m
(
	`IS_WWDG_ALL_INSTANCE
(
hwwdg
->
In¡ªû
));

160 
	`as£¹_·¿m
(
	`IS_WWDG_PRESCALER
(
hwwdg
->
In™
.
P»sÿËr
));

161 
	`as£¹_·¿m
(
	`IS_WWDG_WINDOW
(
hwwdg
->
In™
.
Wšdow
));

162 
	`as£¹_·¿m
(
	`IS_WWDG_COUNTER
(
hwwdg
->
In™
.
CouÁ”
));

164 if(
hwwdg
->
S‹
 =ð
HAL_WWDG_STATE_RESET
)

167 
hwwdg
->
Lock
 = 
HAL_UNLOCKED
;

169 
	`HAL_WWDG_M¥In™
(
hwwdg
);

173 
hwwdg
->
S‹
 = 
HAL_WWDG_STATE_BUSY
;

176 
	`MODIFY_REG
(
hwwdg
->
In¡ªû
->
CFR
, (
WWDG_CFR_WDGTB
 | 
WWDG_CFR_W
), (hwwdg->
In™
.
P»sÿËr
 | hwwdg->In™.
Wšdow
));

178 
	`MODIFY_REG
(
hwwdg
->
In¡ªû
->
CR
, 
WWDG_CR_T
, hwwdg->
In™
.
CouÁ”
);

181 
hwwdg
->
S‹
 = 
HAL_WWDG_STATE_READY
;

184  
HAL_OK
;

185 
	}
}

193 
HAL_StusTy³Def
 
	$HAL_WWDG_DeIn™
(
WWDG_HªdËTy³Def
 *
hwwdg
)

196 if(
hwwdg
 =ð
NULL
)

198  
HAL_ERROR
;

202 
	`as£¹_·¿m
(
	`IS_WWDG_ALL_INSTANCE
(
hwwdg
->
In¡ªû
));

205 
hwwdg
->
S‹
 = 
HAL_WWDG_STATE_BUSY
;

208 
	`HAL_WWDG_M¥DeIn™
(
hwwdg
);

211 
hwwdg
->
In¡ªû
->
CR
 = (
ušt32_t
)0x0000007F;

214 
hwwdg
->
In¡ªû
->
CFR
 = (
ušt32_t
)0x0000007F;

217 
hwwdg
->
In¡ªû
->
SR
 = 0;

220 
hwwdg
->
S‹
 = 
HAL_WWDG_STATE_RESET
;

223 
	`__HAL_UNLOCK
(
hwwdg
);

226  
HAL_OK
;

227 
	}
}

235 
__w—k
 
	$HAL_WWDG_M¥In™
(
WWDG_HªdËTy³Def
 *
hwwdg
)

240 
	}
}

248 
__w—k
 
	$HAL_WWDG_M¥DeIn™
(
WWDG_HªdËTy³Def
 *
hwwdg
)

253 
	}
}

282 
HAL_StusTy³Def
 
	$HAL_WWDG_S¹
(
WWDG_HªdËTy³Def
 *
hwwdg
)

285 
	`__HAL_LOCK
(
hwwdg
);

288 
hwwdg
->
S‹
 = 
HAL_WWDG_STATE_BUSY
;

291 
	`__HAL_WWDG_ENABLE
(
hwwdg
);

294 
hwwdg
->
S‹
 = 
HAL_WWDG_STATE_READY
;

297 
	`__HAL_UNLOCK
(
hwwdg
);

300  
HAL_OK
;

301 
	}
}

309 
HAL_StusTy³Def
 
	$HAL_WWDG_S¹_IT
(
WWDG_HªdËTy³Def
 *
hwwdg
)

312 
	`__HAL_LOCK
(
hwwdg
);

315 
hwwdg
->
S‹
 = 
HAL_WWDG_STATE_BUSY
;

318 
	`__HAL_WWDG_ENABLE_IT
(
hwwdg
, 
WWDG_IT_EWI
);

321 
	`__HAL_WWDG_ENABLE
(
hwwdg
);

324  
HAL_OK
;

325 
	}
}

334 
HAL_StusTy³Def
 
	$HAL_WWDG_Reäesh
(
WWDG_HªdËTy³Def
 *
hwwdg
, 
ušt32_t
 
CouÁ”
)

337 
	`__HAL_LOCK
(
hwwdg
);

340 
hwwdg
->
S‹
 = 
HAL_WWDG_STATE_BUSY
;

343 
	`as£¹_·¿m
(
	`IS_WWDG_COUNTER
(
CouÁ”
));

346 
	`MODIFY_REG
(
hwwdg
->
In¡ªû
->
CR
, (
ušt32_t
)
WWDG_CR_T
, 
CouÁ”
);

349 
hwwdg
->
S‹
 = 
HAL_WWDG_STATE_READY
;

352 
	`__HAL_UNLOCK
(
hwwdg
);

355  
HAL_OK
;

356 
	}
}

371 
	$HAL_WWDG_IRQHªdËr
(
WWDG_HªdËTy³Def
 *
hwwdg
)

374 if(
	`__HAL_WWDG_GET_IT_SOURCE
(
hwwdg
, 
WWDG_IT_EWI
è!ð
RESET
)

377 if(
	`__HAL_WWDG_GET_FLAG
(
hwwdg
, 
WWDG_FLAG_EWIF
è!ð
RESET
)

380 
	`HAL_WWDG_WakeupC®lback
(
hwwdg
);

383 
hwwdg
->
S‹
 = 
HAL_WWDG_STATE_READY
;

386 
	`__HAL_WWDG_CLEAR_FLAG
(
hwwdg
, 
WWDG_FLAG_EWIF
);

389 
	`__HAL_UNLOCK
(
hwwdg
);

392 
	}
}

400 
__w—k
 
	$HAL_WWDG_WakeupC®lback
(
WWDG_HªdËTy³Def
* 
hwwdg
)

405 
	}
}

432 
HAL_WWDG_S‹Ty³Def
 
	$HAL_WWDG_G‘S‹
(
WWDG_HªdËTy³Def
 *
hwwdg
)

434  
hwwdg
->
S‹
;

435 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_ll_fmc.c

77 
	~"¡m32f4xx_h®.h
"

88 #ià
defšed
 (
HAL_SRAM_MODULE_ENABLED
è|| defšed(
HAL_NOR_MODULE_ENABLED
è|| defšed(
HAL_NAND_MODULE_ENABLED
è|| defšed(
HAL_PCCARD_MODULE_ENABLED
è|| defšed(
HAL_SDRAM_MODULE_ENABLED
)

90 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

151 
HAL_StusTy³Def
 
	$FMC_NORSRAM_In™
(
FMC_NORSRAM_Ty³Def
 *
Deviû
, 
FMC_NORSRAM_In™Ty³Def
* 
In™
)

153 
ušt32_t
 
tm´
 = 0;

156 
	`as£¹_·¿m
(
	`IS_FMC_NORSRAM_DEVICE
(
Deviû
));

157 
	`as£¹_·¿m
(
	`IS_FMC_NORSRAM_BANK
(
In™
->
NSBªk
));

158 
	`as£¹_·¿m
(
	`IS_FMC_MUX
(
In™
->
D©aAdd»ssMux
));

159 
	`as£¹_·¿m
(
	`IS_FMC_MEMORY
(
In™
->
MemÜyTy³
));

160 
	`as£¹_·¿m
(
	`IS_FMC_NORSRAM_MEMORY_WIDTH
(
In™
->
MemÜyD©aWidth
));

161 
	`as£¹_·¿m
(
	`IS_FMC_BURSTMODE
(
In™
->
Bur¡AcûssMode
));

162 
	`as£¹_·¿m
(
	`IS_FMC_WAIT_POLARITY
(
In™
->
Wa™SigÇlPÞ¬™y
));

163 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

164 
	`as£¹_·¿m
(
	`IS_FMC_WRAP_MODE
(
In™
->
W¿pMode
));

166 
	`as£¹_·¿m
(
	`IS_FMC_WAIT_SIGNAL_ACTIVE
(
In™
->
Wa™SigÇlAùive
));

167 
	`as£¹_·¿m
(
	`IS_FMC_WRITE_OPERATION
(
In™
->
Wr™eO³¿tiÚ
));

168 
	`as£¹_·¿m
(
	`IS_FMC_WAITE_SIGNAL
(
In™
->
Wa™SigÇl
));

169 
	`as£¹_·¿m
(
	`IS_FMC_EXTENDED_MODE
(
In™
->
Ex‹ndedMode
));

170 
	`as£¹_·¿m
(
	`IS_FMC_ASYNWAIT
(
In™
->
AsynchrÚousWa™
));

171 
	`as£¹_·¿m
(
	`IS_FMC_WRITE_BURST
(
In™
->
Wr™eBur¡
));

172 
	`as£¹_·¿m
(
	`IS_FMC_CONTINOUS_CLOCK
(
In™
->
CÚtšuousClock
));

173 #ià
	`defšed
 (
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

174 
	`as£¹_·¿m
(
	`IS_FMC_WRITE_FIFO
(
In™
->
Wr™eFifo
));

175 
	`as£¹_·¿m
(
	`IS_FMC_PAGESIZE
(
In™
->
PageSize
));

179 
tm´
 = 
Deviû
->
BTCR
[
In™
->
NSBªk
];

181 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

184 
tm´
 &ð((
ušt32_t
)~(
FMC_BCR1_MBKEN
 | 
FMC_BCR1_MUXEN
 | 
FMC_BCR1_MTYP
 | \

185 
FMC_BCR1_MWID
 | 
FMC_BCR1_FACCEN
 | 
FMC_BCR1_BURSTEN
 | \

186 
FMC_BCR1_WAITPOL
 | 
FMC_BCR1_WRAPMOD
 | 
FMC_BCR1_WAITCFG
 | \

187 
FMC_BCR1_WREN
 | 
FMC_BCR1_WAITEN
 | 
FMC_BCR1_EXTMOD
 | \

188 
FMC_BCR1_ASYNCWAIT
 | 
FMC_BCR1_CBURSTRW
 | 
FMC_BCR1_CCLKEN
));

191 
tm´
 |ð(
ušt32_t
)(
In™
->
D©aAdd»ssMux
 |\

192 
In™
->
MemÜyTy³
 |\

193 
In™
->
MemÜyD©aWidth
 |\

194 
In™
->
Bur¡AcûssMode
 |\

195 
In™
->
Wa™SigÇlPÞ¬™y
 |\

196 
In™
->
W¿pMode
 |\

197 
In™
->
Wa™SigÇlAùive
 |\

198 
In™
->
Wr™eO³¿tiÚ
 |\

199 
In™
->
Wa™SigÇl
 |\

200 
In™
->
Ex‹ndedMode
 |\

201 
In™
->
AsynchrÚousWa™
 |\

202 
In™
->
Wr™eBur¡
 |\

203 
In™
->
CÚtšuousClock
);

207 
tm´
 &ð((
ušt32_t
)~(
FMC_BCR1_MBKEN
 | 
FMC_BCR1_MUXEN
 | 
FMC_BCR1_MTYP
 | \

208 
FMC_BCR1_MWID
 | 
FMC_BCR1_FACCEN
 | 
FMC_BCR1_BURSTEN
 | \

209 
FMC_BCR1_WAITPOL
 | 
FMC_BCR1_WAITCFG
 | 
FMC_BCR1_CPSIZE
 | \

210 
FMC_BCR1_WREN
 | 
FMC_BCR1_WAITEN
 | 
FMC_BCR1_EXTMOD
 | \

211 
FMC_BCR1_ASYNCWAIT
 | 
FMC_BCR1_CBURSTRW
 | 
FMC_BCR1_CCLKEN
 | \

212 
FMC_BCR1_WFDIS
));

215 
tm´
 |ð(
ušt32_t
)(
In™
->
D©aAdd»ssMux
 |\

216 
In™
->
MemÜyTy³
 |\

217 
In™
->
MemÜyD©aWidth
 |\

218 
In™
->
Bur¡AcûssMode
 |\

219 
In™
->
Wa™SigÇlPÞ¬™y
 |\

220 
In™
->
Wa™SigÇlAùive
 |\

221 
In™
->
Wr™eO³¿tiÚ
 |\

222 
In™
->
Wa™SigÇl
 |\

223 
In™
->
Ex‹ndedMode
 |\

224 
In™
->
AsynchrÚousWa™
 |\

225 
In™
->
Wr™eBur¡
 |\

226 
In™
->
CÚtšuousClock
 |\

227 
In™
->
PageSize
 |\

228 
In™
->
Wr™eFifo
);

231 if(
In™
->
MemÜyTy³
 =ð
FMC_MEMORY_TYPE_NOR
)

233 
tm´
 |ð(
ušt32_t
)
FMC_NORSRAM_FLASH_ACCESS_ENABLE
;

236 
Deviû
->
BTCR
[
In™
->
NSBªk
] = 
tm´
;

239 if((
In™
->
CÚtšuousClock
 =ð
FMC_CONTINUOUS_CLOCK_SYNC_ASYNC
è&& (In™->
NSBªk
 !ð
FMC_NORSRAM_BANK1
))

241 
In™
->
Bur¡AcûssMode
 = 
FMC_BURST_ACCESS_MODE_ENABLE
;

242 
Deviû
->
BTCR
[
FMC_NORSRAM_BANK1
] |ð(
ušt32_t
)(
In™
->
Bur¡AcûssMode
 |\

243 
In™
->
CÚtšuousClock
);

246 #ià
	`defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

247 if(
In™
->
NSBªk
 !ð
FMC_NORSRAM_BANK1
)

249 
Deviû
->
BTCR
[
FMC_NORSRAM_BANK1
] |ð(
ušt32_t
)(
In™
->
Wr™eFifo
);

253  
HAL_OK
;

254 
	}
}

263 
HAL_StusTy³Def
 
	$FMC_NORSRAM_DeIn™
(
FMC_NORSRAM_Ty³Def
 *
Deviû
, 
FMC_NORSRAM_EXTENDED_Ty³Def
 *
ExDeviû
, 
ušt32_t
 
Bªk
)

266 
	`as£¹_·¿m
(
	`IS_FMC_NORSRAM_DEVICE
(
Deviû
));

267 
	`as£¹_·¿m
(
	`IS_FMC_NORSRAM_EXTENDED_DEVICE
(
ExDeviû
));

268 
	`as£¹_·¿m
(
	`IS_FMC_NORSRAM_BANK
(
Bªk
));

271 
	`__FMC_NORSRAM_DISABLE
(
Deviû
, 
Bªk
);

275 if(
Bªk
 =ð
FMC_NORSRAM_BANK1
)

277 
Deviû
->
BTCR
[
Bªk
] = 0x000030DB;

282 
Deviû
->
BTCR
[
Bªk
] = 0x000030D2;

285 
Deviû
->
BTCR
[
Bªk
 + 1] = 0x0FFFFFFF;

286 
ExDeviû
->
BWTR
[
Bªk
] = 0x0FFFFFFF;

288  
HAL_OK
;

289 
	}
}

299 
HAL_StusTy³Def
 
	$FMC_NORSRAM_Timšg_In™
(
FMC_NORSRAM_Ty³Def
 *
Deviû
, 
FMC_NORSRAM_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
)

301 
ušt32_t
 
tm´
 = 0;

304 
	`as£¹_·¿m
(
	`IS_FMC_NORSRAM_DEVICE
(
Deviû
));

305 
	`as£¹_·¿m
(
	`IS_FMC_ADDRESS_SETUP_TIME
(
Timšg
->
Add»ssS‘upTime
));

306 
	`as£¹_·¿m
(
	`IS_FMC_ADDRESS_HOLD_TIME
(
Timšg
->
Add»ssHÞdTime
));

307 
	`as£¹_·¿m
(
	`IS_FMC_DATASETUP_TIME
(
Timšg
->
D©aS‘upTime
));

308 
	`as£¹_·¿m
(
	`IS_FMC_TURNAROUND_TIME
(
Timšg
->
BusTuºAroundDu¿tiÚ
));

309 
	`as£¹_·¿m
(
	`IS_FMC_CLK_DIV
(
Timšg
->
CLKDivisiÚ
));

310 
	`as£¹_·¿m
(
	`IS_FMC_DATA_LATENCY
(
Timšg
->
D©aL©’cy
));

311 
	`as£¹_·¿m
(
	`IS_FMC_ACCESS_MODE
(
Timšg
->
AcûssMode
));

312 
	`as£¹_·¿m
(
	`IS_FMC_NORSRAM_BANK
(
Bªk
));

315 
tm´
 = 
Deviû
->
BTCR
[
Bªk
 + 1];

318 
tm´
 &ð((
ušt32_t
)~(
FMC_BTR1_ADDSET
 | 
FMC_BTR1_ADDHLD
 | 
FMC_BTR1_DATAST
 | \

319 
FMC_BTR1_BUSTURN
 | 
FMC_BTR1_CLKDIV
 | 
FMC_BTR1_DATLAT
 | \

320 
FMC_BTR1_ACCMOD
));

323 
tm´
 |ð(
ušt32_t
)(
Timšg
->
Add»ssS‘upTime
 |\

324 ((
Timšg
->
Add»ssHÞdTime
) << 4) |\

325 ((
Timšg
->
D©aS‘upTime
) << 8) |\

326 ((
Timšg
->
BusTuºAroundDu¿tiÚ
) << 16) |\

327 (((
Timšg
->
CLKDivisiÚ
)-1) << 20) |\

328 (((
Timšg
->
D©aL©’cy
)-2) << 24) |\

329 (
Timšg
->
AcûssMode
));

331 
Deviû
->
BTCR
[
Bªk
 + 1] = 
tm´
;

334 if(
	`HAL_IS_BIT_SET
(
Deviû
->
BTCR
[
FMC_NORSRAM_BANK1
], 
FMC_BCR1_CCLKEN
))

336 
tm´
 = (
ušt32_t
)(
Deviû
->
BTCR
[
FMC_NORSRAM_BANK1
 + 1] & ~(((uint32_t)0x0F) << 20));

337 
tm´
 |ð(
ušt32_t
)(((
Timšg
->
CLKDivisiÚ
)-1) << 20);

338 
Deviû
->
BTCR
[
FMC_NORSRAM_BANK1
 + 1] = 
tm´
;

341  
HAL_OK
;

342 
	}
}

352 
HAL_StusTy³Def
 
	$FMC_NORSRAM_Ex‹nded_Timšg_In™
(
FMC_NORSRAM_EXTENDED_Ty³Def
 *
Deviû
, 
FMC_NORSRAM_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
, ušt32_ˆ
Ex‹ndedMode
)

354 
ušt32_t
 
tm´
 = 0;

357 
	`as£¹_·¿m
(
	`IS_FMC_EXTENDED_MODE
(
Ex‹ndedMode
));

360 if(
Ex‹ndedMode
 =ð
FMC_EXTENDED_MODE_ENABLE
)

363 
	`as£¹_·¿m
(
	`IS_FMC_NORSRAM_EXTENDED_DEVICE
(
Deviû
));

364 
	`as£¹_·¿m
(
	`IS_FMC_ADDRESS_SETUP_TIME
(
Timšg
->
Add»ssS‘upTime
));

365 
	`as£¹_·¿m
(
	`IS_FMC_ADDRESS_HOLD_TIME
(
Timšg
->
Add»ssHÞdTime
));

366 
	`as£¹_·¿m
(
	`IS_FMC_DATASETUP_TIME
(
Timšg
->
D©aS‘upTime
));

367 
	`as£¹_·¿m
(
	`IS_FMC_TURNAROUND_TIME
(
Timšg
->
BusTuºAroundDu¿tiÚ
));

368 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

369 
	`as£¹_·¿m
(
	`IS_FMC_CLK_DIV
(
Timšg
->
CLKDivisiÚ
));

370 
	`as£¹_·¿m
(
	`IS_FMC_DATA_LATENCY
(
Timšg
->
D©aL©’cy
));

372 
	`as£¹_·¿m
(
	`IS_FMC_ACCESS_MODE
(
Timšg
->
AcûssMode
));

373 
	`as£¹_·¿m
(
	`IS_FMC_NORSRAM_BANK
(
Bªk
));

376 
tm´
 = 
Deviû
->
BWTR
[
Bªk
];

378 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

380 
tm´
 &ð((
ušt32_t
)~(
FMC_BWTR1_ADDSET
 | 
FMC_BWTR1_ADDHLD
 | 
FMC_BWTR1_DATAST
 | \

381 
FMC_BWTR1_BUSTURN
 | 
FMC_BWTR1_CLKDIV
 | 
FMC_BWTR1_DATLAT
 | \

382 
FMC_BWTR1_ACCMOD
));

384 
tm´
 |ð(
ušt32_t
)(
Timšg
->
Add»ssS‘upTime
 |\

385 ((
Timšg
->
Add»ssHÞdTime
) << 4) |\

386 ((
Timšg
->
D©aS‘upTime
) << 8) |\

387 ((
Timšg
->
BusTuºAroundDu¿tiÚ
) << 16) |\

388 (((
Timšg
->
CLKDivisiÚ
)-1) << 20) |\

389 (((
Timšg
->
D©aL©’cy
)-2) << 24) |\

390 (
Timšg
->
AcûssMode
));

393 
tm´
 &ð((
ušt32_t
)~(
FMC_BWTR1_ADDSET
 | 
FMC_BWTR1_ADDHLD
 | 
FMC_BWTR1_DATAST
 | \

394 
FMC_BWTR1_BUSTURN
 | 
FMC_BWTR1_ACCMOD
));

396 
tm´
 |ð(
ušt32_t
)(
Timšg
->
Add»ssS‘upTime
 |\

397 ((
Timšg
->
Add»ssHÞdTime
) << 4) |\

398 ((
Timšg
->
D©aS‘upTime
) << 8) |\

399 ((
Timšg
->
BusTuºAroundDu¿tiÚ
) << 16) |\

400 (
Timšg
->
AcûssMode
));

403 
Deviû
->
BWTR
[
Bªk
] = 
tm´
;

407 
Deviû
->
BWTR
[
Bªk
] = 0x0FFFFFFF;

410  
HAL_OK
;

411 
	}
}

436 
HAL_StusTy³Def
 
	$FMC_NORSRAM_Wr™eO³¿tiÚ_EÇbË
(
FMC_NORSRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
)

439 
	`as£¹_·¿m
(
	`IS_FMC_NORSRAM_DEVICE
(
Deviû
));

440 
	`as£¹_·¿m
(
	`IS_FMC_NORSRAM_BANK
(
Bªk
));

443 
Deviû
->
BTCR
[
Bªk
] |ð
FMC_WRITE_OPERATION_ENABLE
;

445  
HAL_OK
;

446 
	}
}

454 
HAL_StusTy³Def
 
	$FMC_NORSRAM_Wr™eO³¿tiÚ_Di§bË
(
FMC_NORSRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
)

457 
	`as£¹_·¿m
(
	`IS_FMC_NORSRAM_DEVICE
(
Deviû
));

458 
	`as£¹_·¿m
(
	`IS_FMC_NORSRAM_BANK
(
Bªk
));

461 
Deviû
->
BTCR
[
Bªk
] &ð~
FMC_WRITE_OPERATION_ENABLE
;

463  
HAL_OK
;

464 
	}
}

499 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

524 
HAL_StusTy³Def
 
	$FMC_NAND_In™
(
FMC_NAND_Ty³Def
 *
Deviû
, 
FMC_NAND_In™Ty³Def
 *
In™
)

526 
ušt32_t
 
tm´
 = 0;

529 
	`as£¹_·¿m
(
	`IS_FMC_NAND_DEVICE
(
Deviû
));

530 
	`as£¹_·¿m
(
	`IS_FMC_NAND_BANK
(
In™
->
NªdBªk
));

531 
	`as£¹_·¿m
(
	`IS_FMC_WAIT_FEATURE
(
In™
->
Wa™ã©u»
));

532 
	`as£¹_·¿m
(
	`IS_FMC_NAND_MEMORY_WIDTH
(
In™
->
MemÜyD©aWidth
));

533 
	`as£¹_·¿m
(
	`IS_FMC_ECC_STATE
(
In™
->
EccComputiÚ
));

534 
	`as£¹_·¿m
(
	`IS_FMC_ECCPAGE_SIZE
(
In™
->
ECCPageSize
));

535 
	`as£¹_·¿m
(
	`IS_FMC_TCLR_TIME
(
In™
->
TCLRS‘upTime
));

536 
	`as£¹_·¿m
(
	`IS_FMC_TAR_TIME
(
In™
->
TARS‘upTime
));

539 
tm´
 = 
Deviû
->
PCR
;

542 
tm´
 &ð((
ušt32_t
)~(
FMC_PCR_PWAITEN
 | 
FMC_PCR_PBKEN
 | 
FMC_PCR_PTYP
 | \

543 
FMC_PCR_PWID
 | 
FMC_PCR_ECCEN
 | 
FMC_PCR_TCLR
 | \

544 
FMC_PCR_TAR
 | 
FMC_PCR_ECCPS
));

547 
tm´
 |ð(
ušt32_t
)(
In™
->
Wa™ã©u»
 |\

548 
FMC_PCR_MEMORY_TYPE_NAND
 |\

549 
In™
->
MemÜyD©aWidth
 |\

550 
In™
->
EccComputiÚ
 |\

551 
In™
->
ECCPageSize
 |\

552 ((
In™
->
TCLRS‘upTime
) << 9) |\

553 ((
In™
->
TARS‘upTime
) << 13));

556 
Deviû
->
PCR
 = 
tm´
;

558  
HAL_OK
;

559 
	}
}

569 
HAL_StusTy³Def
 
	$FMC_NAND_CommÚS·û_Timšg_In™
(
FMC_NAND_Ty³Def
 *
Deviû
, 
FMC_NAND_PCC_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
)

571 
ušt32_t
 
tm´
 = 0;

574 
	`as£¹_·¿m
(
	`IS_FMC_NAND_DEVICE
(
Deviû
));

575 
	`as£¹_·¿m
(
	`IS_FMC_SETUP_TIME
(
Timšg
->
S‘upTime
));

576 
	`as£¹_·¿m
(
	`IS_FMC_WAIT_TIME
(
Timšg
->
Wa™S‘upTime
));

577 
	`as£¹_·¿m
(
	`IS_FMC_HOLD_TIME
(
Timšg
->
HÞdS‘upTime
));

578 
	`as£¹_·¿m
(
	`IS_FMC_HIZ_TIME
(
Timšg
->
HiZS‘upTime
));

579 
	`as£¹_·¿m
(
	`IS_FMC_NAND_BANK
(
Bªk
));

582 
tm´
 = 
Deviû
->
PMEM
;

586 
tm´
 &ð((
ušt32_t
)~(
FMC_PMEM_MEMSET2
 | 
FMC_PMEM_MEMWAIT2
 | 
FMC_PMEM_MEMHOLD2
 | \

587 
FMC_PMEM_MEMHIZ2
));

590 
tm´
 |ð(
ušt32_t
)(
Timšg
->
S‘upTime
 |\

591 ((
Timšg
->
Wa™S‘upTime
) << 8) |\

592 ((
Timšg
->
HÞdS‘upTime
) << 16) |\

593 ((
Timšg
->
HiZS‘upTime
) << 24)

597 
Deviû
->
PMEM
 = 
tm´
;

599  
HAL_OK
;

600 
	}
}

610 
HAL_StusTy³Def
 
	$FMC_NAND_A‰ribu‹S·û_Timšg_In™
(
FMC_NAND_Ty³Def
 *
Deviû
, 
FMC_NAND_PCC_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
)

612 
ušt32_t
 
tm´
 = 0;

615 
	`as£¹_·¿m
(
	`IS_FMC_NAND_DEVICE
(
Deviû
));

616 
	`as£¹_·¿m
(
	`IS_FMC_SETUP_TIME
(
Timšg
->
S‘upTime
));

617 
	`as£¹_·¿m
(
	`IS_FMC_WAIT_TIME
(
Timšg
->
Wa™S‘upTime
));

618 
	`as£¹_·¿m
(
	`IS_FMC_HOLD_TIME
(
Timšg
->
HÞdS‘upTime
));

619 
	`as£¹_·¿m
(
	`IS_FMC_HIZ_TIME
(
Timšg
->
HiZS‘upTime
));

620 
	`as£¹_·¿m
(
	`IS_FMC_NAND_BANK
(
Bªk
));

623 
tm´
 = 
Deviû
->
PATT
;

626 
tm´
 &ð((
ušt32_t
)~(
FMC_PATT_ATTSET2
 | 
FMC_PATT_ATTWAIT2
 | 
FMC_PATT_ATTHOLD2
 | \

627 
FMC_PATT_ATTHIZ2
));

630 
tm´
 |ð(
ušt32_t
)(
Timšg
->
S‘upTime
 |\

631 ((
Timšg
->
Wa™S‘upTime
) << 8) |\

632 ((
Timšg
->
HÞdS‘upTime
) << 16) |\

633 ((
Timšg
->
HiZS‘upTime
) << 24));

636 
Deviû
->
PATT
 = 
tm´
;

638  
HAL_OK
;

639 
	}
}

648 
HAL_StusTy³Def
 
	$FMC_NAND_DeIn™
(
FMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
)

651 
	`as£¹_·¿m
(
	`IS_FMC_NAND_DEVICE
(
Deviû
));

652 
	`as£¹_·¿m
(
	`IS_FMC_NAND_BANK
(
Bªk
));

655 
	`__FMC_NAND_DISABLE
(
Deviû
, 
Bªk
);

659 
Deviû
->
PCR
 = 0x00000018;

660 
Deviû
->
SR
 = 0x00000040;

661 
Deviû
->
PMEM
 = 0xFCFCFCFC;

662 
Deviû
->
PATT
 = 0xFCFCFCFC;

664  
HAL_OK
;

665 
	}
}

694 
HAL_StusTy³Def
 
	$FMC_NAND_ECC_EÇbË
(
FMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
)

697 
	`as£¹_·¿m
(
	`IS_FMC_NAND_DEVICE
(
Deviû
));

698 
	`as£¹_·¿m
(
	`IS_FMC_NAND_BANK
(
Bªk
));

701 
Deviû
->
PCR
 |ð
FMC_PCR_ECCEN
;

703  
HAL_OK
;

704 
	}
}

713 
HAL_StusTy³Def
 
	$FMC_NAND_ECC_Di§bË
(
FMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
)

716 
	`as£¹_·¿m
(
	`IS_FMC_NAND_DEVICE
(
Deviû
));

717 
	`as£¹_·¿m
(
	`IS_FMC_NAND_BANK
(
Bªk
));

720 
Deviû
->
PCR
 &ð~
FMC_PCR_ECCEN
;

722  
HAL_OK
;

723 
	}
}

733 
HAL_StusTy³Def
 
	$FMC_NAND_G‘ECC
(
FMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 *
ECCv®
, ušt32_ˆ
Bªk
, ušt32_ˆ
Timeout
)

735 
ušt32_t
 
tick¡¬t
 = 0;

738 
	`as£¹_·¿m
(
	`IS_FMC_NAND_DEVICE
(
Deviû
));

739 
	`as£¹_·¿m
(
	`IS_FMC_NAND_BANK
(
Bªk
));

742 
tick¡¬t
 = 
	`HAL_G‘Tick
();

745 
	`__FMC_NAND_GET_FLAG
(
Deviû
, 
Bªk
, 
FMC_FLAG_FEMPT
è=ð
RESET
)

748 if(
Timeout
 !ð
HAL_MAX_DELAY
)

750 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

752  
HAL_TIMEOUT
;

758 *
ECCv®
 = (
ušt32_t
)
Deviû
->
ECCR
;

760  
HAL_OK
;

761 
	}
}

791 
HAL_StusTy³Def
 
	$FMC_NAND_In™
(
FMC_NAND_Ty³Def
 *
Deviû
, 
FMC_NAND_In™Ty³Def
 *
In™
)

793 
ušt32_t
 
tm´
 = 0;

796 
	`as£¹_·¿m
(
	`IS_FMC_NAND_DEVICE
(
Deviû
));

797 
	`as£¹_·¿m
(
	`IS_FMC_NAND_BANK
(
In™
->
NªdBªk
));

798 
	`as£¹_·¿m
(
	`IS_FMC_WAIT_FEATURE
(
In™
->
Wa™ã©u»
));

799 
	`as£¹_·¿m
(
	`IS_FMC_NAND_MEMORY_WIDTH
(
In™
->
MemÜyD©aWidth
));

800 
	`as£¹_·¿m
(
	`IS_FMC_ECC_STATE
(
In™
->
EccComputiÚ
));

801 
	`as£¹_·¿m
(
	`IS_FMC_ECCPAGE_SIZE
(
In™
->
ECCPageSize
));

802 
	`as£¹_·¿m
(
	`IS_FMC_TCLR_TIME
(
In™
->
TCLRS‘upTime
));

803 
	`as£¹_·¿m
(
	`IS_FMC_TAR_TIME
(
In™
->
TARS‘upTime
));

805 if(
In™
->
NªdBªk
 =ð
FMC_NAND_BANK2
)

808 
tm´
 = 
Deviû
->
PCR2
;

813 
tm´
 = 
Deviû
->
PCR3
;

817 
tm´
 &ð((
ušt32_t
)~(
FMC_PCR2_PWAITEN
 | 
FMC_PCR2_PBKEN
 | 
FMC_PCR2_PTYP
 | \

818 
FMC_PCR2_PWID
 | 
FMC_PCR2_ECCEN
 | 
FMC_PCR2_TCLR
 | \

819 
FMC_PCR2_TAR
 | 
FMC_PCR2_ECCPS
));

822 
tm´
 |ð(
ušt32_t
)(
In™
->
Wa™ã©u»
 |\

823 
FMC_PCR_MEMORY_TYPE_NAND
 |\

824 
In™
->
MemÜyD©aWidth
 |\

825 
In™
->
EccComputiÚ
 |\

826 
In™
->
ECCPageSize
 |\

827 ((
In™
->
TCLRS‘upTime
) << 9) |\

828 ((
In™
->
TARS‘upTime
) << 13));

830 if(
In™
->
NªdBªk
 =ð
FMC_NAND_BANK2
)

833 
Deviû
->
PCR2
 = 
tm´
;

838 
Deviû
->
PCR3
 = 
tm´
;

841  
HAL_OK
;

843 
	}
}

853 
HAL_StusTy³Def
 
	$FMC_NAND_CommÚS·û_Timšg_In™
(
FMC_NAND_Ty³Def
 *
Deviû
, 
FMC_NAND_PCC_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
)

855 
ušt32_t
 
tm´
 = 0;

858 
	`as£¹_·¿m
(
	`IS_FMC_NAND_DEVICE
(
Deviû
));

859 
	`as£¹_·¿m
(
	`IS_FMC_SETUP_TIME
(
Timšg
->
S‘upTime
));

860 
	`as£¹_·¿m
(
	`IS_FMC_WAIT_TIME
(
Timšg
->
Wa™S‘upTime
));

861 
	`as£¹_·¿m
(
	`IS_FMC_HOLD_TIME
(
Timšg
->
HÞdS‘upTime
));

862 
	`as£¹_·¿m
(
	`IS_FMC_HIZ_TIME
(
Timšg
->
HiZS‘upTime
));

863 
	`as£¹_·¿m
(
	`IS_FMC_NAND_BANK
(
Bªk
));

865 if(
Bªk
 =ð
FMC_NAND_BANK2
)

868 
tm´
 = 
Deviû
->
PMEM2
;

873 
tm´
 = 
Deviû
->
PMEM3
;

877 
tm´
 &ð((
ušt32_t
)~(
FMC_PMEM2_MEMSET2
 | 
FMC_PMEM2_MEMWAIT2
 | 
FMC_PMEM2_MEMHOLD2
 | \

878 
FMC_PMEM2_MEMHIZ2
));

881 
tm´
 |ð(
ušt32_t
)(
Timšg
->
S‘upTime
 |\

882 ((
Timšg
->
Wa™S‘upTime
) << 8) |\

883 ((
Timšg
->
HÞdS‘upTime
) << 16) |\

884 ((
Timšg
->
HiZS‘upTime
) << 24)

887 if(
Bªk
 =ð
FMC_NAND_BANK2
)

890 
Deviû
->
PMEM2
 = 
tm´
;

895 
Deviû
->
PMEM3
 = 
tm´
;

898  
HAL_OK
;

899 
	}
}

909 
HAL_StusTy³Def
 
	$FMC_NAND_A‰ribu‹S·û_Timšg_In™
(
FMC_NAND_Ty³Def
 *
Deviû
, 
FMC_NAND_PCC_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
)

911 
ušt32_t
 
tm´
 = 0;

914 
	`as£¹_·¿m
(
	`IS_FMC_NAND_DEVICE
(
Deviû
));

915 
	`as£¹_·¿m
(
	`IS_FMC_SETUP_TIME
(
Timšg
->
S‘upTime
));

916 
	`as£¹_·¿m
(
	`IS_FMC_WAIT_TIME
(
Timšg
->
Wa™S‘upTime
));

917 
	`as£¹_·¿m
(
	`IS_FMC_HOLD_TIME
(
Timšg
->
HÞdS‘upTime
));

918 
	`as£¹_·¿m
(
	`IS_FMC_HIZ_TIME
(
Timšg
->
HiZS‘upTime
));

919 
	`as£¹_·¿m
(
	`IS_FMC_NAND_BANK
(
Bªk
));

921 if(
Bªk
 =ð
FMC_NAND_BANK2
)

924 
tm´
 = 
Deviû
->
PATT2
;

929 
tm´
 = 
Deviû
->
PATT3
;

933 
tm´
 &ð((
ušt32_t
)~(
FMC_PATT2_ATTSET2
 | 
FMC_PATT2_ATTWAIT2
 | 
FMC_PATT2_ATTHOLD2
 | \

934 
FMC_PATT2_ATTHIZ2
));

937 
tm´
 |ð(
ušt32_t
)(
Timšg
->
S‘upTime
 |\

938 ((
Timšg
->
Wa™S‘upTime
) << 8) |\

939 ((
Timšg
->
HÞdS‘upTime
) << 16) |\

940 ((
Timšg
->
HiZS‘upTime
) << 24));

942 if(
Bªk
 =ð
FMC_NAND_BANK2
)

945 
Deviû
->
PATT2
 = 
tm´
;

950 
Deviû
->
PATT3
 = 
tm´
;

953  
HAL_OK
;

954 
	}
}

962 
HAL_StusTy³Def
 
	$FMC_NAND_DeIn™
(
FMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
)

965 
	`as£¹_·¿m
(
	`IS_FMC_NAND_DEVICE
(
Deviû
));

966 
	`as£¹_·¿m
(
	`IS_FMC_NAND_BANK
(
Bªk
));

969 
	`__FMC_NAND_DISABLE
(
Deviû
, 
Bªk
);

972 if(
Bªk
 =ð
FMC_NAND_BANK2
)

975 
Deviû
->
PCR2
 = 0x00000018;

976 
Deviû
->
SR2
 = 0x00000040;

977 
Deviû
->
PMEM2
 = 0xFCFCFCFC;

978 
Deviû
->
PATT2
 = 0xFCFCFCFC;

984 
Deviû
->
PCR3
 = 0x00000018;

985 
Deviû
->
SR3
 = 0x00000040;

986 
Deviû
->
PMEM3
 = 0xFCFCFCFC;

987 
Deviû
->
PATT3
 = 0xFCFCFCFC;

990  
HAL_OK
;

991 
	}
}

1017 
HAL_StusTy³Def
 
	$FMC_NAND_ECC_EÇbË
(
FMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
)

1020 
	`as£¹_·¿m
(
	`IS_FMC_NAND_DEVICE
(
Deviû
));

1021 
	`as£¹_·¿m
(
	`IS_FMC_NAND_BANK
(
Bªk
));

1024 if(
Bªk
 =ð
FMC_NAND_BANK2
)

1026 
Deviû
->
PCR2
 |ð
FMC_PCR2_ECCEN
;

1030 
Deviû
->
PCR3
 |ð
FMC_PCR3_ECCEN
;

1033  
HAL_OK
;

1034 
	}
}

1042 
HAL_StusTy³Def
 
	$FMC_NAND_ECC_Di§bË
(
FMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
)

1045 
	`as£¹_·¿m
(
	`IS_FMC_NAND_DEVICE
(
Deviû
));

1046 
	`as£¹_·¿m
(
	`IS_FMC_NAND_BANK
(
Bªk
));

1049 if(
Bªk
 =ð
FMC_NAND_BANK2
)

1051 
Deviû
->
PCR2
 &ð~
FMC_PCR2_ECCEN
;

1055 
Deviû
->
PCR3
 &ð~
FMC_PCR3_ECCEN
;

1058  
HAL_OK
;

1059 
	}
}

1069 
HAL_StusTy³Def
 
	$FMC_NAND_G‘ECC
(
FMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 *
ECCv®
, ušt32_ˆ
Bªk
, ušt32_ˆ
Timeout
)

1071 
ušt32_t
 
tick¡¬t
 = 0;

1074 
	`as£¹_·¿m
(
	`IS_FMC_NAND_DEVICE
(
Deviû
));

1075 
	`as£¹_·¿m
(
	`IS_FMC_NAND_BANK
(
Bªk
));

1078 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1081 
	`__FMC_NAND_GET_FLAG
(
Deviû
, 
Bªk
, 
FMC_FLAG_FEMPT
è=ð
RESET
)

1084 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1086 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1088  
HAL_TIMEOUT
;

1093 if(
Bªk
 =ð
FMC_NAND_BANK2
)

1096 *
ECCv®
 = (
ušt32_t
)
Deviû
->
ECCR2
;

1101 *
ECCv®
 = (
ušt32_t
)
Deviû
->
ECCR3
;

1104  
HAL_OK
;

1105 
	}
}

1116 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

1164 
HAL_StusTy³Def
 
	$FMC_PCCARD_In™
(
FMC_PCCARD_Ty³Def
 *
Deviû
, 
FMC_PCCARD_In™Ty³Def
 *
In™
)

1166 
ušt32_t
 
tm´
 = 0;

1169 
	`as£¹_·¿m
(
	`IS_FMC_PCCARD_DEVICE
(
Deviû
));

1170 
	`as£¹_·¿m
(
	`IS_FMC_WAIT_FEATURE
(
In™
->
Wa™ã©u»
));

1171 
	`as£¹_·¿m
(
	`IS_FMC_TCLR_TIME
(
In™
->
TCLRS‘upTime
));

1172 
	`as£¹_·¿m
(
	`IS_FMC_TAR_TIME
(
In™
->
TARS‘upTime
));

1175 
tm´
 = 
Deviû
->
PCR4
;

1178 
tm´
 &ð((
ušt32_t
)~(
FMC_PCR4_TAR
 | 
FMC_PCR4_TCLR
 | 
FMC_PCR4_PWAITEN
 | \

1179 
FMC_PCR4_PWID
));

1182 
tm´
 |ð(
ušt32_t
)(
In™
->
Wa™ã©u»
 |\

1183 
FMC_NAND_PCC_MEM_BUS_WIDTH_16
 |\

1184 (
In™
->
TCLRS‘upTime
 << 9) |\

1185 (
In™
->
TARS‘upTime
 << 13));

1187 
Deviû
->
PCR4
 = 
tm´
;

1189  
HAL_OK
;

1190 
	}
}

1199 
HAL_StusTy³Def
 
	$FMC_PCCARD_CommÚS·û_Timšg_In™
(
FMC_PCCARD_Ty³Def
 *
Deviû
, 
FMC_NAND_PCC_TimšgTy³Def
 *
Timšg
)

1201 
ušt32_t
 
tm´
 = 0;

1204 
	`as£¹_·¿m
(
	`IS_FMC_PCCARD_DEVICE
(
Deviû
));

1205 
	`as£¹_·¿m
(
	`IS_FMC_SETUP_TIME
(
Timšg
->
S‘upTime
));

1206 
	`as£¹_·¿m
(
	`IS_FMC_WAIT_TIME
(
Timšg
->
Wa™S‘upTime
));

1207 
	`as£¹_·¿m
(
	`IS_FMC_HOLD_TIME
(
Timšg
->
HÞdS‘upTime
));

1208 
	`as£¹_·¿m
(
	`IS_FMC_HIZ_TIME
(
Timšg
->
HiZS‘upTime
));

1211 
tm´
 = 
Deviû
->
PMEM4
;

1214 
tm´
 &ð((
ušt32_t
)~(
FMC_PMEM4_MEMSET4
 | 
FMC_PMEM4_MEMWAIT4
 | 
FMC_PMEM4_MEMHOLD4
 | \

1215 
FMC_PMEM4_MEMHIZ4
));

1217 
tm´
 |ð(
ušt32_t
)(
Timšg
->
S‘upTime
 |\

1218 ((
Timšg
->
Wa™S‘upTime
) << 8) |\

1219 ((
Timšg
->
HÞdS‘upTime
) << 16) |\

1220 ((
Timšg
->
HiZS‘upTime
) << 24));

1222 
Deviû
->
PMEM4
 = 
tm´
;

1224  
HAL_OK
;

1225 
	}
}

1234 
HAL_StusTy³Def
 
	$FMC_PCCARD_A‰ribu‹S·û_Timšg_In™
(
FMC_PCCARD_Ty³Def
 *
Deviû
, 
FMC_NAND_PCC_TimšgTy³Def
 *
Timšg
)

1236 
ušt32_t
 
tm´
 = 0;

1239 
	`as£¹_·¿m
(
	`IS_FMC_PCCARD_DEVICE
(
Deviû
));

1240 
	`as£¹_·¿m
(
	`IS_FMC_SETUP_TIME
(
Timšg
->
S‘upTime
));

1241 
	`as£¹_·¿m
(
	`IS_FMC_WAIT_TIME
(
Timšg
->
Wa™S‘upTime
));

1242 
	`as£¹_·¿m
(
	`IS_FMC_HOLD_TIME
(
Timšg
->
HÞdS‘upTime
));

1243 
	`as£¹_·¿m
(
	`IS_FMC_HIZ_TIME
(
Timšg
->
HiZS‘upTime
));

1246 
tm´
 = 
Deviû
->
PATT4
;

1249 
tm´
 &ð((
ušt32_t
)~(
FMC_PATT4_ATTSET4
 | 
FMC_PATT4_ATTWAIT4
 | 
FMC_PATT4_ATTHOLD4
 | \

1250 
FMC_PATT4_ATTHIZ4
));

1253 
tm´
 |ð(
ušt32_t
)(
Timšg
->
S‘upTime
 |\

1254 ((
Timšg
->
Wa™S‘upTime
) << 8) |\

1255 ((
Timšg
->
HÞdS‘upTime
) << 16) |\

1256 ((
Timšg
->
HiZS‘upTime
) << 24));

1257 
Deviû
->
PATT4
 = 
tm´
;

1259  
HAL_OK
;

1260 
	}
}

1269 
HAL_StusTy³Def
 
	$FMC_PCCARD_IOS·û_Timšg_In™
(
FMC_PCCARD_Ty³Def
 *
Deviû
, 
FMC_NAND_PCC_TimšgTy³Def
 *
Timšg
)

1271 
ušt32_t
 
tm´
 = 0;

1274 
	`as£¹_·¿m
(
	`IS_FMC_PCCARD_DEVICE
(
Deviû
));

1275 
	`as£¹_·¿m
(
	`IS_FMC_SETUP_TIME
(
Timšg
->
S‘upTime
));

1276 
	`as£¹_·¿m
(
	`IS_FMC_WAIT_TIME
(
Timšg
->
Wa™S‘upTime
));

1277 
	`as£¹_·¿m
(
	`IS_FMC_HOLD_TIME
(
Timšg
->
HÞdS‘upTime
));

1278 
	`as£¹_·¿m
(
	`IS_FMC_HIZ_TIME
(
Timšg
->
HiZS‘upTime
));

1281 
tm´
 = 
Deviû
->
PIO4
;

1284 
tm´
 &ð((
ušt32_t
)~(
FMC_PIO4_IOSET4
 | 
FMC_PIO4_IOWAIT4
 | 
FMC_PIO4_IOHOLD4
 | \

1285 
FMC_PIO4_IOHIZ4
));

1288 
tm´
 |ð(
ušt32_t
)(
Timšg
->
S‘upTime
 |\

1289 ((
Timšg
->
Wa™S‘upTime
) << 8) |\

1290 ((
Timšg
->
HÞdS‘upTime
) << 16) |\

1291 ((
Timšg
->
HiZS‘upTime
) << 24));

1293 
Deviû
->
PIO4
 = 
tm´
;

1295  
HAL_OK
;

1296 
	}
}

1303 
HAL_StusTy³Def
 
	$FMC_PCCARD_DeIn™
(
FMC_PCCARD_Ty³Def
 *
Deviû
)

1306 
	`as£¹_·¿m
(
	`IS_FMC_PCCARD_DEVICE
(
Deviû
));

1309 
	`__FMC_PCCARD_DISABLE
(
Deviû
);

1312 
Deviû
->
PCR4
 = 0x00000018;

1313 
Deviû
->
SR4
 = 0x00000000;

1314 
Deviû
->
PMEM4
 = 0xFCFCFCFC;

1315 
Deviû
->
PATT4
 = 0xFCFCFCFC;

1316 
Deviû
->
PIO4
 = 0xFCFCFCFC;

1318  
HAL_OK
;

1319 
	}
}

1373 
HAL_StusTy³Def
 
	$FMC_SDRAM_In™
(
FMC_SDRAM_Ty³Def
 *
Deviû
, 
FMC_SDRAM_In™Ty³Def
 *
In™
)

1375 
ušt32_t
 
tm´1
 = 0;

1376 
ušt32_t
 
tm´2
 = 0;

1379 
	`as£¹_·¿m
(
	`IS_FMC_SDRAM_DEVICE
(
Deviû
));

1380 
	`as£¹_·¿m
(
	`IS_FMC_SDRAM_BANK
(
In™
->
SDBªk
));

1381 
	`as£¹_·¿m
(
	`IS_FMC_COLUMNBITS_NUMBER
(
In™
->
CÞumnB™sNumb”
));

1382 
	`as£¹_·¿m
(
	`IS_FMC_ROWBITS_NUMBER
(
In™
->
RowB™sNumb”
));

1383 
	`as£¹_·¿m
(
	`IS_FMC_SDMEMORY_WIDTH
(
In™
->
MemÜyD©aWidth
));

1384 
	`as£¹_·¿m
(
	`IS_FMC_INTERNALBANK_NUMBER
(
In™
->
IÁ”ÇlBªkNumb”
));

1385 
	`as£¹_·¿m
(
	`IS_FMC_CAS_LATENCY
(
In™
->
CASL©’cy
));

1386 
	`as£¹_·¿m
(
	`IS_FMC_WRITE_PROTECTION
(
In™
->
Wr™ePrÙeùiÚ
));

1387 
	`as£¹_·¿m
(
	`IS_FMC_SDCLOCK_PERIOD
(
In™
->
SDClockP”iod
));

1388 
	`as£¹_·¿m
(
	`IS_FMC_READ_BURST
(
In™
->
R—dBur¡
));

1389 
	`as£¹_·¿m
(
	`IS_FMC_READPIPE_DELAY
(
In™
->
R—dPeD–ay
));

1392 ià(
In™
->
SDBªk
 !ð
FMC_SDRAM_BANK2
)

1394 
tm´1
 = 
Deviû
->
SDCR
[
FMC_SDRAM_BANK1
];

1397 
tm´1
 &ð((
ušt32_t
)~(
FMC_SDCR1_NC
 | 
FMC_SDCR1_NR
 | 
FMC_SDCR1_MWID
 | \

1398 
FMC_SDCR1_NB
 | 
FMC_SDCR1_CAS
 | 
FMC_SDCR1_WP
 | \

1399 
FMC_SDCR1_SDCLK
 | 
FMC_SDCR1_RBURST
 | 
FMC_SDCR1_RPIPE
));

1402 
tm´1
 |ð(
ušt32_t
)(
In™
->
CÞumnB™sNumb”
 |\

1403 
In™
->
RowB™sNumb”
 |\

1404 
In™
->
MemÜyD©aWidth
 |\

1405 
In™
->
IÁ”ÇlBªkNumb”
 |\

1406 
In™
->
CASL©’cy
 |\

1407 
In™
->
Wr™ePrÙeùiÚ
 |\

1408 
In™
->
SDClockP”iod
 |\

1409 
In™
->
R—dBur¡
 |\

1410 
In™
->
R—dPeD–ay


1412 
Deviû
->
SDCR
[
FMC_SDRAM_BANK1
] = 
tm´1
;

1416 
tm´1
 = 
Deviû
->
SDCR
[
FMC_SDRAM_BANK1
];

1419 
tm´1
 &ð((
ušt32_t
)~(
FMC_SDCR1_NC
 | 
FMC_SDCR1_NR
 | 
FMC_SDCR1_MWID
 | \

1420 
FMC_SDCR1_NB
 | 
FMC_SDCR1_CAS
 | 
FMC_SDCR1_WP
 | \

1421 
FMC_SDCR1_SDCLK
 | 
FMC_SDCR1_RBURST
 | 
FMC_SDCR1_RPIPE
));

1423 
tm´1
 |ð(
ušt32_t
)(
In™
->
SDClockP”iod
 |\

1424 
In™
->
R—dBur¡
 |\

1425 
In™
->
R—dPeD–ay
);

1427 
tm´2
 = 
Deviû
->
SDCR
[
FMC_SDRAM_BANK2
];

1430 
tm´2
 &ð((
ušt32_t
)~(
FMC_SDCR1_NC
 | 
FMC_SDCR1_NR
 | 
FMC_SDCR1_MWID
 | \

1431 
FMC_SDCR1_NB
 | 
FMC_SDCR1_CAS
 | 
FMC_SDCR1_WP
 | \

1432 
FMC_SDCR1_SDCLK
 | 
FMC_SDCR1_RBURST
 | 
FMC_SDCR1_RPIPE
));

1434 
tm´2
 |ð(
ušt32_t
)(
In™
->
CÞumnB™sNumb”
 |\

1435 
In™
->
RowB™sNumb”
 |\

1436 
In™
->
MemÜyD©aWidth
 |\

1437 
In™
->
IÁ”ÇlBªkNumb”
 |\

1438 
In™
->
CASL©’cy
 |\

1439 
In™
->
Wr™ePrÙeùiÚ
);

1441 
Deviû
->
SDCR
[
FMC_SDRAM_BANK1
] = 
tm´1
;

1442 
Deviû
->
SDCR
[
FMC_SDRAM_BANK2
] = 
tm´2
;

1445  
HAL_OK
;

1446 
	}
}

1456 
HAL_StusTy³Def
 
	$FMC_SDRAM_Timšg_In™
(
FMC_SDRAM_Ty³Def
 *
Deviû
, 
FMC_SDRAM_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
)

1458 
ušt32_t
 
tm´1
 = 0;

1459 
ušt32_t
 
tm´2
 = 0;

1462 
	`as£¹_·¿m
(
	`IS_FMC_SDRAM_DEVICE
(
Deviû
));

1463 
	`as£¹_·¿m
(
	`IS_FMC_LOADTOACTIVE_DELAY
(
Timšg
->
LßdToAùiveD–ay
));

1464 
	`as£¹_·¿m
(
	`IS_FMC_EXITSELFREFRESH_DELAY
(
Timšg
->
Ex™S–fReäeshD–ay
));

1465 
	`as£¹_·¿m
(
	`IS_FMC_SELFREFRESH_TIME
(
Timšg
->
S–fReäeshTime
));

1466 
	`as£¹_·¿m
(
	`IS_FMC_ROWCYCLE_DELAY
(
Timšg
->
RowCyþeD–ay
));

1467 
	`as£¹_·¿m
(
	`IS_FMC_WRITE_RECOVERY_TIME
(
Timšg
->
Wr™eRecov”yTime
));

1468 
	`as£¹_·¿m
(
	`IS_FMC_RP_DELAY
(
Timšg
->
RPD–ay
));

1469 
	`as£¹_·¿m
(
	`IS_FMC_RCD_DELAY
(
Timšg
->
RCDD–ay
));

1470 
	`as£¹_·¿m
(
	`IS_FMC_SDRAM_BANK
(
Bªk
));

1473 ià(
Bªk
 !ð
FMC_SDRAM_BANK2
)

1475 
tm´1
 = 
Deviû
->
SDTR
[
FMC_SDRAM_BANK1
];

1478 
tm´1
 &ð((
ušt32_t
)~(
FMC_SDTR1_TMRD
 | 
FMC_SDTR1_TXSR
 | 
FMC_SDTR1_TRAS
 | \

1479 
FMC_SDTR1_TRC
 | 
FMC_SDTR1_TWR
 | 
FMC_SDTR1_TRP
 | \

1480 
FMC_SDTR1_TRCD
));

1482 
tm´1
 |ð(
ušt32_t
)(((
Timšg
->
LßdToAùiveD–ay
)-1) |\

1483 (((
Timšg
->
Ex™S–fReäeshD–ay
)-1) << 4) |\

1484 (((
Timšg
->
S–fReäeshTime
)-1) << 8) |\

1485 (((
Timšg
->
RowCyþeD–ay
)-1) << 12) |\

1486 (((
Timšg
->
Wr™eRecov”yTime
)-1) <<16) |\

1487 (((
Timšg
->
RPD–ay
)-1) << 20) |\

1488 (((
Timšg
->
RCDD–ay
)-1) << 24));

1489 
Deviû
->
SDTR
[
FMC_SDRAM_BANK1
] = 
tm´1
;

1493 
tm´1
 = 
Deviû
->
SDTR
[
FMC_SDRAM_BANK2
];

1496 
tm´1
 &ð((
ušt32_t
)~(
FMC_SDTR1_TMRD
 | 
FMC_SDTR1_TXSR
 | 
FMC_SDTR1_TRAS
 | \

1497 
FMC_SDTR1_TRC
 | 
FMC_SDTR1_TWR
 | 
FMC_SDTR1_TRP
 | \

1498 
FMC_SDTR1_TRCD
));

1500 
tm´1
 |ð(
ušt32_t
)(((
Timšg
->
LßdToAùiveD–ay
)-1) |\

1501 (((
Timšg
->
Ex™S–fReäeshD–ay
)-1) << 4) |\

1502 (((
Timšg
->
S–fReäeshTime
)-1) << 8) |\

1503 (((
Timšg
->
Wr™eRecov”yTime
)-1) <<16) |\

1504 (((
Timšg
->
RCDD–ay
)-1) << 24));

1506 
tm´2
 = 
Deviû
->
SDTR
[
FMC_SDRAM_BANK1
];

1509 
tm´2
 &ð((
ušt32_t
)~(
FMC_SDTR1_TMRD
 | 
FMC_SDTR1_TXSR
 | 
FMC_SDTR1_TRAS
 | \

1510 
FMC_SDTR1_TRC
 | 
FMC_SDTR1_TWR
 | 
FMC_SDTR1_TRP
 | \

1511 
FMC_SDTR1_TRCD
));

1512 
tm´2
 |ð(
ušt32_t
)((((
Timšg
->
RowCyþeD–ay
)-1) << 12) |\

1513 (((
Timšg
->
RPD–ay
)-1) << 20));

1515 
Deviû
->
SDTR
[
FMC_SDRAM_BANK2
] = 
tm´1
;

1516 
Deviû
->
SDTR
[
FMC_SDRAM_BANK1
] = 
tm´2
;

1519  
HAL_OK
;

1520 
	}
}

1527 
HAL_StusTy³Def
 
	$FMC_SDRAM_DeIn™
(
FMC_SDRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
)

1530 
	`as£¹_·¿m
(
	`IS_FMC_SDRAM_DEVICE
(
Deviû
));

1531 
	`as£¹_·¿m
(
	`IS_FMC_SDRAM_BANK
(
Bªk
));

1534 
Deviû
->
SDCR
[
Bªk
] = 0x000002D0;

1535 
Deviû
->
SDTR
[
Bªk
] = 0x0FFFFFFF;

1536 
Deviû
->
SDCMR
 = 0x00000000;

1537 
Deviû
->
SDRTR
 = 0x00000000;

1538 
Deviû
->
SDSR
 = 0x00000000;

1540  
HAL_OK
;

1541 
	}
}

1567 
HAL_StusTy³Def
 
	$FMC_SDRAM_Wr™ePrÙeùiÚ_EÇbË
(
FMC_SDRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
)

1570 
	`as£¹_·¿m
(
	`IS_FMC_SDRAM_DEVICE
(
Deviû
));

1571 
	`as£¹_·¿m
(
	`IS_FMC_SDRAM_BANK
(
Bªk
));

1574 
Deviû
->
SDCR
[
Bªk
] |ð
FMC_SDRAM_WRITE_PROTECTION_ENABLE
;

1576  
HAL_OK
;

1577 
	}
}

1584 
HAL_StusTy³Def
 
	$FMC_SDRAM_Wr™ePrÙeùiÚ_Di§bË
(
FMC_SDRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
)

1587 
	`as£¹_·¿m
(
	`IS_FMC_SDRAM_DEVICE
(
Deviû
));

1588 
	`as£¹_·¿m
(
	`IS_FMC_SDRAM_BANK
(
Bªk
));

1591 
Deviû
->
SDCR
[
Bªk
] &ð~
FMC_SDRAM_WRITE_PROTECTION_ENABLE
;

1593  
HAL_OK
;

1594 
	}
}

1604 
HAL_StusTy³Def
 
	$FMC_SDRAM_S’dCommªd
(
FMC_SDRAM_Ty³Def
 *
Deviû
, 
FMC_SDRAM_CommªdTy³Def
 *
Commªd
, 
ušt32_t
 
Timeout
)

1606 
__IO
 
ušt32_t
 
tm´
 = 0;

1607 
ušt32_t
 
tick¡¬t
 = 0;

1610 
	`as£¹_·¿m
(
	`IS_FMC_SDRAM_DEVICE
(
Deviû
));

1611 
	`as£¹_·¿m
(
	`IS_FMC_COMMAND_MODE
(
Commªd
->
CommªdMode
));

1612 
	`as£¹_·¿m
(
	`IS_FMC_COMMAND_TARGET
(
Commªd
->
CommªdT¬g‘
));

1613 
	`as£¹_·¿m
(
	`IS_FMC_AUTOREFRESH_NUMBER
(
Commªd
->
AutoReäeshNumb”
));

1614 
	`as£¹_·¿m
(
	`IS_FMC_MODE_REGISTER
(
Commªd
->
ModeRegi¡”Defš™iÚ
));

1617 
tm´
 = (
ušt32_t
)((
Commªd
->
CommªdMode
) |\

1618 (
Commªd
->
CommªdT¬g‘
) |\

1619 (((
Commªd
->
AutoReäeshNumb”
)-1) << 5) |\

1620 ((
Commªd
->
ModeRegi¡”Defš™iÚ
) << 9)

1623 
Deviû
->
SDCMR
 = 
tm´
;

1626 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1629 
	`HAL_IS_BIT_SET
(
Deviû
->
SDSR
, 
FMC_SDSR_BUSY
))

1632 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1634 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1636  
HAL_TIMEOUT
;

1641  
HAL_OK
;

1642 
	}
}

1650 
HAL_StusTy³Def
 
	$FMC_SDRAM_Prog¿mReäeshR©e
(
FMC_SDRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
ReäeshR©e
)

1653 
	`as£¹_·¿m
(
	`IS_FMC_SDRAM_DEVICE
(
Deviû
));

1654 
	`as£¹_·¿m
(
	`IS_FMC_REFRESH_RATE
(
ReäeshR©e
));

1657 
Deviû
->
SDRTR
 |ð(
ReäeshR©e
<<1);

1659  
HAL_OK
;

1660 
	}
}

1668 
HAL_StusTy³Def
 
	$FMC_SDRAM_S‘AutoReäeshNumb”
(
FMC_SDRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
AutoReäeshNumb”
)

1671 
	`as£¹_·¿m
(
	`IS_FMC_SDRAM_DEVICE
(
Deviû
));

1672 
	`as£¹_·¿m
(
	`IS_FMC_AUTOREFRESH_NUMBER
(
AutoReäeshNumb”
));

1675 
Deviû
->
SDCMR
 |ð(
AutoReäeshNumb”
 << 5);

1677  
HAL_OK
;

1678 
	}
}

1689 
ušt32_t
 
	$FMC_SDRAM_G‘ModeStus
(
FMC_SDRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
)

1691 
ušt32_t
 
tm´eg
 = 0;

1694 
	`as£¹_·¿m
(
	`IS_FMC_SDRAM_DEVICE
(
Deviû
));

1695 
	`as£¹_·¿m
(
	`IS_FMC_SDRAM_BANK
(
Bªk
));

1698 if(
Bªk
 =ð
FMC_SDRAM_BANK1
)

1700 
tm´eg
 = (
ušt32_t
)(
Deviû
->
SDSR
 & 
FMC_SDSR_MODES1
);

1704 
tm´eg
 = ((
ušt32_t
)(
Deviû
->
SDSR
 & 
FMC_SDSR_MODES2
) >> 2);

1708  
tm´eg
;

1709 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_ll_fsmc.c

75 
	~"¡m32f4xx_h®.h
"

86 #ià
defšed
 (
HAL_SRAM_MODULE_ENABLED
è|| defšed(
HAL_NOR_MODULE_ENABLED
è|| defšed(
HAL_NAND_MODULE_ENABLED
è|| defšed(
HAL_PCCARD_MODULE_ENABLED
)

87 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

146 
HAL_StusTy³Def
 
	$FSMC_NORSRAM_In™
(
FSMC_NORSRAM_Ty³Def
 *
Deviû
, 
FSMC_NORSRAM_In™Ty³Def
* 
In™
)

148 
ušt32_t
 
tm´
 = 0;

151 
	`as£¹_·¿m
(
	`IS_FSMC_NORSRAM_BANK
(
In™
->
NSBªk
));

152 
	`as£¹_·¿m
(
	`IS_FSMC_MUX
(
In™
->
D©aAdd»ssMux
));

153 
	`as£¹_·¿m
(
	`IS_FSMC_MEMORY
(
In™
->
MemÜyTy³
));

154 
	`as£¹_·¿m
(
	`IS_FSMC_NORSRAM_MEMORY_WIDTH
(
In™
->
MemÜyD©aWidth
));

155 
	`as£¹_·¿m
(
	`IS_FSMC_BURSTMODE
(
In™
->
Bur¡AcûssMode
));

156 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_POLARITY
(
In™
->
Wa™SigÇlPÞ¬™y
));

157 
	`as£¹_·¿m
(
	`IS_FSMC_WRAP_MODE
(
In™
->
W¿pMode
));

158 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_SIGNAL_ACTIVE
(
In™
->
Wa™SigÇlAùive
));

159 
	`as£¹_·¿m
(
	`IS_FSMC_WRITE_OPERATION
(
In™
->
Wr™eO³¿tiÚ
));

160 
	`as£¹_·¿m
(
	`IS_FSMC_WAITE_SIGNAL
(
In™
->
Wa™SigÇl
));

161 
	`as£¹_·¿m
(
	`IS_FSMC_EXTENDED_MODE
(
In™
->
Ex‹ndedMode
));

162 
	`as£¹_·¿m
(
	`IS_FSMC_ASYNWAIT
(
In™
->
AsynchrÚousWa™
));

163 
	`as£¹_·¿m
(
	`IS_FSMC_WRITE_BURST
(
In™
->
Wr™eBur¡
));

166 
tm´
 = 
Deviû
->
BTCR
[
In™
->
NSBªk
];

170 
tm´
 &ð((
ušt32_t
)~(
FSMC_BCR1_MBKEN
 | 
FSMC_BCR1_MUXEN
 | 
FSMC_BCR1_MTYP
 | \

171 
FSMC_BCR1_MWID
 | 
FSMC_BCR1_FACCEN
 | 
FSMC_BCR1_BURSTEN
 | \

172 
FSMC_BCR1_WAITPOL
 | 
FSMC_BCR1_WRAPMOD
 | 
FSMC_BCR1_WAITCFG
 | \

173 
FSMC_BCR1_WREN
 | 
FSMC_BCR1_WAITEN
 | 
FSMC_BCR1_EXTMOD
 | \

174 
FSMC_BCR1_ASYNCWAIT
 | 
FSMC_BCR1_CBURSTRW
));

176 
tm´
 |ð(
ušt32_t
)(
In™
->
D©aAdd»ssMux
 |\

177 
In™
->
MemÜyTy³
 |\

178 
In™
->
MemÜyD©aWidth
 |\

179 
In™
->
Bur¡AcûssMode
 |\

180 
In™
->
Wa™SigÇlPÞ¬™y
 |\

181 
In™
->
W¿pMode
 |\

182 
In™
->
Wa™SigÇlAùive
 |\

183 
In™
->
Wr™eO³¿tiÚ
 |\

184 
In™
->
Wa™SigÇl
 |\

185 
In™
->
Ex‹ndedMode
 |\

186 
In™
->
AsynchrÚousWa™
 |\

187 
In™
->
Wr™eBur¡


190 if(
In™
->
MemÜyTy³
 =ð
FSMC_MEMORY_TYPE_NOR
)

192 
tm´
 |ð(
ušt32_t
)
FSMC_NORSRAM_FLASH_ACCESS_ENABLE
;

195 
Deviû
->
BTCR
[
In™
->
NSBªk
] = 
tm´
;

197  
HAL_OK
;

198 
	}
}

207 
HAL_StusTy³Def
 
	$FSMC_NORSRAM_DeIn™
(
FSMC_NORSRAM_Ty³Def
 *
Deviû
, 
FSMC_NORSRAM_EXTENDED_Ty³Def
 *
ExDeviû
, 
ušt32_t
 
Bªk
)

210 
	`as£¹_·¿m
(
	`IS_FSMC_NORSRAM_DEVICE
(
Deviû
));

211 
	`as£¹_·¿m
(
	`IS_FSMC_NORSRAM_EXTENDED_DEVICE
(
ExDeviû
));

214 
	`__FSMC_NORSRAM_DISABLE
(
Deviû
, 
Bªk
);

218 if(
Bªk
 =ð
FSMC_NORSRAM_BANK1
)

220 
Deviû
->
BTCR
[
Bªk
] = 0x000030DB;

225 
Deviû
->
BTCR
[
Bªk
] = 0x000030D2;

228 
Deviû
->
BTCR
[
Bªk
 + 1] = 0x0FFFFFFF;

229 
ExDeviû
->
BWTR
[
Bªk
] = 0x0FFFFFFF;

231  
HAL_OK
;

232 
	}
}

243 
HAL_StusTy³Def
 
	$FSMC_NORSRAM_Timšg_In™
(
FSMC_NORSRAM_Ty³Def
 *
Deviû
, 
FSMC_NORSRAM_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
)

245 
ušt32_t
 
tm´
 = 0;

248 
	`as£¹_·¿m
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
Timšg
->
Add»ssS‘upTime
));

249 
	`as£¹_·¿m
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
Timšg
->
Add»ssHÞdTime
));

250 
	`as£¹_·¿m
(
	`IS_FSMC_DATASETUP_TIME
(
Timšg
->
D©aS‘upTime
));

251 
	`as£¹_·¿m
(
	`IS_FSMC_TURNAROUND_TIME
(
Timšg
->
BusTuºAroundDu¿tiÚ
));

252 
	`as£¹_·¿m
(
	`IS_FSMC_CLK_DIV
(
Timšg
->
CLKDivisiÚ
));

253 
	`as£¹_·¿m
(
	`IS_FSMC_DATA_LATENCY
(
Timšg
->
D©aL©’cy
));

254 
	`as£¹_·¿m
(
	`IS_FSMC_ACCESS_MODE
(
Timšg
->
AcûssMode
));

257 
tm´
 = 
Deviû
->
BTCR
[
Bªk
 + 1];

260 
tm´
 &ð((
ušt32_t
)~(
FSMC_BTR1_ADDSET
 | 
FSMC_BTR1_ADDHLD
 | 
FSMC_BTR1_DATAST
 | \

261 
FSMC_BTR1_BUSTURN
 | 
FSMC_BTR1_CLKDIV
 | 
FSMC_BTR1_DATLAT
 | \

262 
FSMC_BTR1_ACCMOD
));

265 
tm´
 |ð(
ušt32_t
)(
Timšg
->
Add»ssS‘upTime
 |\

266 ((
Timšg
->
Add»ssHÞdTime
) << 4) |\

267 ((
Timšg
->
D©aS‘upTime
) << 8) |\

268 ((
Timšg
->
BusTuºAroundDu¿tiÚ
) << 16) |\

269 (((
Timšg
->
CLKDivisiÚ
)-1) << 20) |\

270 (((
Timšg
->
D©aL©’cy
)-2) << 24) |\

271 (
Timšg
->
AcûssMode
));

273 
Deviû
->
BTCR
[
Bªk
 + 1] = 
tm´
;

275  
HAL_OK
;

276 
	}
}

286 
HAL_StusTy³Def
 
	$FSMC_NORSRAM_Ex‹nded_Timšg_In™
(
FSMC_NORSRAM_EXTENDED_Ty³Def
 *
Deviû
, 
FSMC_NORSRAM_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
, ušt32_ˆ
Ex‹ndedMode
)

288 
ušt32_t
 
tm´
 = 0;

291 if(
Ex‹ndedMode
 =ð
FSMC_EXTENDED_MODE_ENABLE
)

294 
	`as£¹_·¿m
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
Timšg
->
Add»ssS‘upTime
));

295 
	`as£¹_·¿m
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
Timšg
->
Add»ssHÞdTime
));

296 
	`as£¹_·¿m
(
	`IS_FSMC_DATASETUP_TIME
(
Timšg
->
D©aS‘upTime
));

297 
	`as£¹_·¿m
(
	`IS_FSMC_TURNAROUND_TIME
(
Timšg
->
BusTuºAroundDu¿tiÚ
));

298 
	`as£¹_·¿m
(
	`IS_FSMC_CLK_DIV
(
Timšg
->
CLKDivisiÚ
));

299 
	`as£¹_·¿m
(
	`IS_FSMC_DATA_LATENCY
(
Timšg
->
D©aL©’cy
));

300 
	`as£¹_·¿m
(
	`IS_FSMC_ACCESS_MODE
(
Timšg
->
AcûssMode
));

303 
tm´
 = 
Deviû
->
BWTR
[
Bªk
];

306 
tm´
 &ð((
ušt32_t
)~(
FSMC_BWTR1_ADDSET
 | 
FSMC_BWTR1_ADDHLD
 | 
FSMC_BWTR1_DATAST
 | \

307 
FSMC_BWTR1_BUSTURN
 | 
FSMC_BWTR1_CLKDIV
 | 
FSMC_BWTR1_DATLAT
 | \

308 
FSMC_BWTR1_ACCMOD
));

310 
tm´
 |ð(
ušt32_t
)(
Timšg
->
Add»ssS‘upTime
 |\

311 ((
Timšg
->
Add»ssHÞdTime
) << 4) |\

312 ((
Timšg
->
D©aS‘upTime
) << 8) |\

313 ((
Timšg
->
BusTuºAroundDu¿tiÚ
) << 16) |\

314 (((
Timšg
->
CLKDivisiÚ
)-1) << 20) |\

315 (((
Timšg
->
D©aL©’cy
)-2) << 24) |\

316 (
Timšg
->
AcûssMode
));

318 
Deviû
->
BWTR
[
Bªk
] = 
tm´
;

322 
Deviû
->
BWTR
[
Bªk
] = 0x0FFFFFFF;

325  
HAL_OK
;

326 
	}
}

352 
HAL_StusTy³Def
 
	$FSMC_NORSRAM_Wr™eO³¿tiÚ_EÇbË
(
FSMC_NORSRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
)

355 
Deviû
->
BTCR
[
Bªk
] |ð
FSMC_WRITE_OPERATION_ENABLE
;

357  
HAL_OK
;

358 
	}
}

366 
HAL_StusTy³Def
 
	$FSMC_NORSRAM_Wr™eO³¿tiÚ_Di§bË
(
FSMC_NORSRAM_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
)

369 
Deviû
->
BTCR
[
Bªk
] &ð~
FSMC_WRITE_OPERATION_ENABLE
;

371  
HAL_OK
;

372 
	}
}

381 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

431 
HAL_StusTy³Def
 
	$FSMC_NAND_In™
(
FSMC_NAND_Ty³Def
 *
Deviû
, 
FSMC_NAND_In™Ty³Def
 *
In™
)

433 
ušt32_t
 
tm´
 = 0;

436 
	`as£¹_·¿m
(
	`IS_FSMC_NAND_BANK
(
In™
->
NªdBªk
));

437 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_FEATURE
(
In™
->
Wa™ã©u»
));

438 
	`as£¹_·¿m
(
	`IS_FSMC_NAND_MEMORY_WIDTH
(
In™
->
MemÜyD©aWidth
));

439 
	`as£¹_·¿m
(
	`IS_FSMC_ECC_STATE
(
In™
->
EccComputiÚ
));

440 
	`as£¹_·¿m
(
	`IS_FSMC_ECCPAGE_SIZE
(
In™
->
ECCPageSize
));

441 
	`as£¹_·¿m
(
	`IS_FSMC_TCLR_TIME
(
In™
->
TCLRS‘upTime
));

442 
	`as£¹_·¿m
(
	`IS_FSMC_TAR_TIME
(
In™
->
TARS‘upTime
));

444 if(
In™
->
NªdBªk
 =ð
FSMC_NAND_BANK2
)

447 
tm´
 = 
Deviû
->
PCR2
;

452 
tm´
 = 
Deviû
->
PCR3
;

456 
tm´
 &ð((
ušt32_t
)~(
FSMC_PCR2_PWAITEN
 | 
FSMC_PCR2_PBKEN
 | 
FSMC_PCR2_PTYP
 | \

457 
FSMC_PCR2_PWID
 | 
FSMC_PCR2_ECCEN
 | 
FSMC_PCR2_TCLR
 | \

458 
FSMC_PCR2_TAR
 | 
FSMC_PCR2_ECCPS
));

461 
tm´
 |ð(
ušt32_t
)(
In™
->
Wa™ã©u»
 |\

462 
FSMC_PCR_MEMORY_TYPE_NAND
 |\

463 
In™
->
MemÜyD©aWidth
 |\

464 
In™
->
EccComputiÚ
 |\

465 
In™
->
ECCPageSize
 |\

466 ((
In™
->
TCLRS‘upTime
) << 9) |\

467 ((
In™
->
TARS‘upTime
) << 13));

469 if(
In™
->
NªdBªk
 =ð
FSMC_NAND_BANK2
)

472 
Deviû
->
PCR2
 = 
tm´
;

477 
Deviû
->
PCR3
 = 
tm´
;

480  
HAL_OK
;

481 
	}
}

491 
HAL_StusTy³Def
 
	$FSMC_NAND_CommÚS·û_Timšg_In™
(
FSMC_NAND_Ty³Def
 *
Deviû
, 
FSMC_NAND_PCC_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
)

493 
ušt32_t
 
tm´
 = 0;

496 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
Timšg
->
S‘upTime
));

497 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
Timšg
->
Wa™S‘upTime
));

498 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
Timšg
->
HÞdS‘upTime
));

499 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
Timšg
->
HiZS‘upTime
));

501 if(
Bªk
 =ð
FSMC_NAND_BANK2
)

504 
tm´
 = 
Deviû
->
PMEM2
;

509 
tm´
 = 
Deviû
->
PMEM3
;

513 
tm´
 &ð((
ušt32_t
)~(
FSMC_PMEM2_MEMSET2
 | 
FSMC_PMEM2_MEMWAIT2
 | 
FSMC_PMEM2_MEMHOLD2
 | \

514 
FSMC_PMEM2_MEMHIZ2
));

517 
tm´
 |ð(
ušt32_t
)(
Timšg
->
S‘upTime
 |\

518 ((
Timšg
->
Wa™S‘upTime
) << 8) |\

519 ((
Timšg
->
HÞdS‘upTime
) << 16) |\

520 ((
Timšg
->
HiZS‘upTime
) << 24)

523 if(
Bªk
 =ð
FSMC_NAND_BANK2
)

526 
Deviû
->
PMEM2
 = 
tm´
;

531 
Deviû
->
PMEM3
 = 
tm´
;

534  
HAL_OK
;

535 
	}
}

545 
HAL_StusTy³Def
 
	$FSMC_NAND_A‰ribu‹S·û_Timšg_In™
(
FSMC_NAND_Ty³Def
 *
Deviû
, 
FSMC_NAND_PCC_TimšgTy³Def
 *
Timšg
, 
ušt32_t
 
Bªk
)

547 
ušt32_t
 
tm´
 = 0;

550 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
Timšg
->
S‘upTime
));

551 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
Timšg
->
Wa™S‘upTime
));

552 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
Timšg
->
HÞdS‘upTime
));

553 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
Timšg
->
HiZS‘upTime
));

555 if(
Bªk
 =ð
FSMC_NAND_BANK2
)

558 
tm´
 = 
Deviû
->
PATT2
;

563 
tm´
 = 
Deviû
->
PATT3
;

567 
tm´
 &ð((
ušt32_t
)~(
FSMC_PATT2_ATTSET2
 | 
FSMC_PATT2_ATTWAIT2
 | 
FSMC_PATT2_ATTHOLD2
 | \

568 
FSMC_PATT2_ATTHIZ2
));

571 
tm´
 |ð(
ušt32_t
)(
Timšg
->
S‘upTime
 |\

572 ((
Timšg
->
Wa™S‘upTime
) << 8) |\

573 ((
Timšg
->
HÞdS‘upTime
) << 16) |\

574 ((
Timšg
->
HiZS‘upTime
) << 24)

577 if(
Bªk
 =ð
FSMC_NAND_BANK2
)

580 
Deviû
->
PATT2
 = 
tm´
;

585 
Deviû
->
PATT3
 = 
tm´
;

588  
HAL_OK
;

589 
	}
}

597 
HAL_StusTy³Def
 
	$FSMC_NAND_DeIn™
(
FSMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
)

600 
	`__FSMC_NAND_DISABLE
(
Deviû
, 
Bªk
);

603 if(
Bªk
 =ð
FSMC_NAND_BANK2
)

606 
Deviû
->
PCR2
 = 0x00000018;

607 
Deviû
->
SR2
 = 0x00000040;

608 
Deviû
->
PMEM2
 = 0xFCFCFCFC;

609 
Deviû
->
PATT2
 = 0xFCFCFCFC;

615 
Deviû
->
PCR3
 = 0x00000018;

616 
Deviû
->
SR3
 = 0x00000040;

617 
Deviû
->
PMEM3
 = 0xFCFCFCFC;

618 
Deviû
->
PATT3
 = 0xFCFCFCFC;

621  
HAL_OK
;

622 
	}
}

648 
HAL_StusTy³Def
 
	$FSMC_NAND_ECC_EÇbË
(
FSMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
)

651 if(
Bªk
 =ð
FSMC_NAND_BANK2
)

653 
Deviû
->
PCR2
 |ð
FSMC_PCR2_ECCEN
;

657 
Deviû
->
PCR3
 |ð
FSMC_PCR3_ECCEN
;

660  
HAL_OK
;

661 
	}
}

669 
HAL_StusTy³Def
 
	$FSMC_NAND_ECC_Di§bË
(
FSMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 
Bªk
)

672 if(
Bªk
 =ð
FSMC_NAND_BANK2
)

674 
Deviû
->
PCR2
 &ð~
FSMC_PCR2_ECCEN
;

678 
Deviû
->
PCR3
 &ð~
FSMC_PCR3_ECCEN
;

681  
HAL_OK
;

682 
	}
}

692 
HAL_StusTy³Def
 
	$FSMC_NAND_G‘ECC
(
FSMC_NAND_Ty³Def
 *
Deviû
, 
ušt32_t
 *
ECCv®
, ušt32_ˆ
Bªk
, ušt32_ˆ
Timeout
)

694 
ušt32_t
 
tick¡¬t
 = 0;

697 
	`as£¹_·¿m
(
	`IS_FSMC_NAND_DEVICE
(
Deviû
));

698 
	`as£¹_·¿m
(
	`IS_FSMC_NAND_BANK
(
Bªk
));

701 
tick¡¬t
 = 
	`HAL_G‘Tick
();

704 
	`__FSMC_NAND_GET_FLAG
(
Deviû
, 
Bªk
, 
FSMC_FLAG_FEMPT
è=ð
RESET
)

707 if(
Timeout
 !ð
HAL_MAX_DELAY
)

709 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

711  
HAL_TIMEOUT
;

716 if(
Bªk
 =ð
FSMC_NAND_BANK2
)

719 *
ECCv®
 = (
ušt32_t
)
Deviû
->
ECCR2
;

724 *
ECCv®
 = (
ušt32_t
)
Deviû
->
ECCR3
;

727  
HAL_OK
;

728 
	}
}

786 
HAL_StusTy³Def
 
	$FSMC_PCCARD_In™
(
FSMC_PCCARD_Ty³Def
 *
Deviû
, 
FSMC_PCCARD_In™Ty³Def
 *
In™
)

788 
ušt32_t
 
tm´
 = 0;

791 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_FEATURE
(
In™
->
Wa™ã©u»
));

792 
	`as£¹_·¿m
(
	`IS_FSMC_TCLR_TIME
(
In™
->
TCLRS‘upTime
));

793 
	`as£¹_·¿m
(
	`IS_FSMC_TAR_TIME
(
In™
->
TARS‘upTime
));

796 
tm´
 = 
Deviû
->
PCR4
;

799 
tm´
 &ð((
ušt32_t
)~(
FSMC_PCR4_TAR
 | 
FSMC_PCR4_TCLR
 | 
FSMC_PCR4_PWAITEN
 | \

800 
FSMC_PCR4_PWID
));

803 
tm´
 |ð(
ušt32_t
)(
In™
->
Wa™ã©u»
 |\

804 
FSMC_NAND_PCC_MEM_BUS_WIDTH_16
 |\

805 (
In™
->
TCLRS‘upTime
 << 9) |\

806 (
In™
->
TARS‘upTime
 << 13));

808 
Deviû
->
PCR4
 = 
tm´
;

810  
HAL_OK
;

811 
	}
}

820 
HAL_StusTy³Def
 
	$FSMC_PCCARD_CommÚS·û_Timšg_In™
(
FSMC_PCCARD_Ty³Def
 *
Deviû
, 
FSMC_NAND_PCC_TimšgTy³Def
 *
Timšg
)

822 
ušt32_t
 
tm´
 = 0;

825 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
Timšg
->
S‘upTime
));

826 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
Timšg
->
Wa™S‘upTime
));

827 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
Timšg
->
HÞdS‘upTime
));

828 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
Timšg
->
HiZS‘upTime
));

831 
tm´
 = 
Deviû
->
PMEM4
;

834 
tm´
 &ð((
ušt32_t
)~(
FSMC_PMEM4_MEMSET4
 | 
FSMC_PMEM4_MEMWAIT4
 | 
FSMC_PMEM4_MEMHOLD4
 | \

835 
FSMC_PMEM4_MEMHIZ4
));

837 
tm´
 |ð(
ušt32_t
)((
Timšg
->
S‘upTime
 |\

838 ((
Timšg
->
Wa™S‘upTime
) << 8) |\

839 (
Timšg
->
HÞdS‘upTime
) << 16) |\

840 ((
Timšg
->
HiZS‘upTime
) << 24));

842 
Deviû
->
PMEM4
 = 
tm´
;

844  
HAL_OK
;

845 
	}
}

854 
HAL_StusTy³Def
 
	$FSMC_PCCARD_A‰ribu‹S·û_Timšg_In™
(
FSMC_PCCARD_Ty³Def
 *
Deviû
, 
FSMC_NAND_PCC_TimšgTy³Def
 *
Timšg
)

856 
ušt32_t
 
tm´
 = 0;

859 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
Timšg
->
S‘upTime
));

860 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
Timšg
->
Wa™S‘upTime
));

861 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
Timšg
->
HÞdS‘upTime
));

862 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
Timšg
->
HiZS‘upTime
));

865 
tm´
 = 
Deviû
->
PATT4
;

868 
tm´
 &ð((
ušt32_t
)~(
FSMC_PATT4_ATTSET4
 | 
FSMC_PATT4_ATTWAIT4
 | 
FSMC_PATT4_ATTHOLD4
 | \

869 
FSMC_PATT4_ATTHIZ4
));

872 
tm´
 |ð(
ušt32_t
)(
Timšg
->
S‘upTime
 |\

873 ((
Timšg
->
Wa™S‘upTime
) << 8) |\

874 ((
Timšg
->
HÞdS‘upTime
) << 16) |\

875 ((
Timšg
->
HiZS‘upTime
) << 24));

876 
Deviû
->
PATT4
 = 
tm´
;

878  
HAL_OK
;

879 
	}
}

888 
HAL_StusTy³Def
 
	$FSMC_PCCARD_IOS·û_Timšg_In™
(
FSMC_PCCARD_Ty³Def
 *
Deviû
, 
FSMC_NAND_PCC_TimšgTy³Def
 *
Timšg
)

890 
ušt32_t
 
tm´
 = 0;

893 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
Timšg
->
S‘upTime
));

894 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
Timšg
->
Wa™S‘upTime
));

895 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
Timšg
->
HÞdS‘upTime
));

896 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
Timšg
->
HiZS‘upTime
));

899 
tm´
 = 
Deviû
->
PIO4
;

902 
tm´
 &ð((
ušt32_t
)~(
FSMC_PIO4_IOSET4
 | 
FSMC_PIO4_IOWAIT4
 | 
FSMC_PIO4_IOHOLD4
 | \

903 
FSMC_PIO4_IOHIZ4
));

906 
tm´
 |ð(
ušt32_t
)(
Timšg
->
S‘upTime
 |\

907 ((
Timšg
->
Wa™S‘upTime
) << 8) |\

908 ((
Timšg
->
HÞdS‘upTime
) << 16) |\

909 ((
Timšg
->
HiZS‘upTime
) << 24));

911 
Deviû
->
PIO4
 = 
tm´
;

913  
HAL_OK
;

914 
	}
}

921 
HAL_StusTy³Def
 
	$FSMC_PCCARD_DeIn™
(
FSMC_PCCARD_Ty³Def
 *
Deviû
)

924 
	`__FSMC_PCCARD_DISABLE
(
Deviû
);

927 
Deviû
->
PCR4
 = 0x00000018;

928 
Deviû
->
SR4
 = 0x00000000;

929 
Deviû
->
PMEM4
 = 0xFCFCFCFC;

930 
Deviû
->
PATT4
 = 0xFCFCFCFC;

931 
Deviû
->
PIO4
 = 0xFCFCFCFC;

933  
HAL_OK
;

934 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_ll_sdmmc.c

169 
	~"¡m32f4xx_h®.h
"

180 #ià
defšed
(
HAL_SD_MODULE_ENABLED
è|| defšed(
HAL_MMC_MODULE_ENABLED
)

181 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

182 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

183 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

184 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

216 
HAL_StusTy³Def
 
	$SDIO_In™
(
SDIO_Ty³Def
 *
SDIOx
, 
SDIO_In™Ty³Def
 
In™
)

218 
ušt32_t
 
tm´eg
 = 0;

221 
	`as£¹_·¿m
(
	`IS_SDIO_ALL_INSTANCE
(
SDIOx
));

222 
	`as£¹_·¿m
(
	`IS_SDIO_CLOCK_EDGE
(
In™
.
ClockEdge
));

223 
	`as£¹_·¿m
(
	`IS_SDIO_CLOCK_BYPASS
(
In™
.
ClockBy·ss
));

224 
	`as£¹_·¿m
(
	`IS_SDIO_CLOCK_POWER_SAVE
(
In™
.
ClockPow”Save
));

225 
	`as£¹_·¿m
(
	`IS_SDIO_BUS_WIDE
(
In™
.
BusWide
));

226 
	`as£¹_·¿m
(
	`IS_SDIO_HARDWARE_FLOW_CONTROL
(
In™
.
H¬dw¬eFlowCÚŒÞ
));

227 
	`as£¹_·¿m
(
	`IS_SDIO_CLKDIV
(
In™
.
ClockDiv
));

230 
tm´eg
 |ð(
In™
.
ClockEdge
 |\

231 
In™
.
ClockBy·ss
 |\

232 
In™
.
ClockPow”Save
 |\

233 
In™
.
BusWide
 |\

234 
In™
.
H¬dw¬eFlowCÚŒÞ
 |\

235 
In™
.
ClockDiv


239 
	`MODIFY_REG
(
SDIOx
->
CLKCR
, 
CLKCR_CLEAR_MASK
, 
tm´eg
);

241  
HAL_OK
;

242 
	}
}

268 
ušt32_t
 
	$SDIO_R—dFIFO
(
SDIO_Ty³Def
 *
SDIOx
)

271  (
SDIOx
->
FIFO
);

272 
	}
}

280 
HAL_StusTy³Def
 
	$SDIO_Wr™eFIFO
(
SDIO_Ty³Def
 *
SDIOx
, 
ušt32_t
 *
pWr™eD©a
)

283 
SDIOx
->
FIFO
 = *
pWr™eD©a
;

285  
HAL_OK
;

286 
	}
}

312 
HAL_StusTy³Def
 
	$SDIO_Pow”S‹_ON
(
SDIO_Ty³Def
 *
SDIOx
)

315 
SDIOx
->
POWER
 = 
SDIO_POWER_PWRCTRL
;

317  
HAL_OK
;

318 
	}
}

325 
HAL_StusTy³Def
 
	$SDIO_Pow”S‹_OFF
(
SDIO_Ty³Def
 *
SDIOx
)

328 
SDIOx
->
POWER
 = (
ušt32_t
)0x00000000;

330  
HAL_OK
;

331 
	}
}

342 
ušt32_t
 
	$SDIO_G‘Pow”S‹
(
SDIO_Ty³Def
 *
SDIOx
)

344  (
SDIOx
->
POWER
 & 
SDIO_POWER_PWRCTRL
);

345 
	}
}

355 
HAL_StusTy³Def
 
	$SDIO_S’dCommªd
(
SDIO_Ty³Def
 *
SDIOx
, 
SDIO_CmdIn™Ty³Def
 *
SDIO_CmdIn™SŒuù
)

357 
ušt32_t
 
tm´eg
 = 0;

360 
	`as£¹_·¿m
(
	`IS_SDIO_CMD_INDEX
(
SDIO_CmdIn™SŒuù
->
CmdIndex
));

361 
	`as£¹_·¿m
(
	`IS_SDIO_RESPONSE
(
SDIO_CmdIn™SŒuù
->
Re¥Ú£
));

362 
	`as£¹_·¿m
(
	`IS_SDIO_WAIT
(
SDIO_CmdIn™SŒuù
->
Wa™FÜIÁ”ru±
));

363 
	`as£¹_·¿m
(
	`IS_SDIO_CPSM
(
SDIO_CmdIn™SŒuù
->
CPSM
));

366 
SDIOx
->
ARG
 = 
SDIO_CmdIn™SŒuù
->
Argum’t
;

369 
tm´eg
 |ð(
ušt32_t
)(
SDIO_CmdIn™SŒuù
->
CmdIndex
 |\

370 
SDIO_CmdIn™SŒuù
->
Re¥Ú£
 |\

371 
SDIO_CmdIn™SŒuù
->
Wa™FÜIÁ”ru±
 |\

372 
SDIO_CmdIn™SŒuù
->
CPSM
);

375 
	`MODIFY_REG
(
SDIOx
->
CMD
, 
CMD_CLEAR_MASK
, 
tm´eg
);

377  
HAL_OK
;

378 
	}
}

385 
ušt8_t
 
	$SDIO_G‘CommªdRe¥Ú£
(
SDIO_Ty³Def
 *
SDIOx
)

387  (
ušt8_t
)(
SDIOx
->
RESPCMD
);

388 
	}
}

401 
ušt32_t
 
	$SDIO_G‘Re¥Ú£
(
ušt32_t
 
SDIO_RESP
)

403 
__IO
 
ušt32_t
 
tmp
 = 0;

406 
	`as£¹_·¿m
(
	`IS_SDIO_RESP
(
SDIO_RESP
));

409 
tmp
 = 
SDIO_RESP_ADDR
 + 
SDIO_RESP
;

411  (*(
__IO
 
ušt32_t
 *è
tmp
);

412 
	}
}

422 
HAL_StusTy³Def
 
	$SDIO_D©aCÚfig
(
SDIO_Ty³Def
 *
SDIOx
, 
SDIO_D©aIn™Ty³Def
* 
SDIO_D©aIn™SŒuù
)

424 
ušt32_t
 
tm´eg
 = 0;

427 
	`as£¹_·¿m
(
	`IS_SDIO_DATA_LENGTH
(
SDIO_D©aIn™SŒuù
->
D©aL’gth
));

428 
	`as£¹_·¿m
(
	`IS_SDIO_BLOCK_SIZE
(
SDIO_D©aIn™SŒuù
->
D©aBlockSize
));

429 
	`as£¹_·¿m
(
	`IS_SDIO_TRANSFER_DIR
(
SDIO_D©aIn™SŒuù
->
T¿nsãrDœ
));

430 
	`as£¹_·¿m
(
	`IS_SDIO_TRANSFER_MODE
(
SDIO_D©aIn™SŒuù
->
T¿nsãrMode
));

431 
	`as£¹_·¿m
(
	`IS_SDIO_DPSM
(
SDIO_D©aIn™SŒuù
->
DPSM
));

434 
SDIOx
->
DTIMER
 = 
SDIO_D©aIn™SŒuù
->
D©aTimeOut
;

437 
SDIOx
->
DLEN
 = 
SDIO_D©aIn™SŒuù
->
D©aL’gth
;

440 
tm´eg
 |ð(
ušt32_t
)(
SDIO_D©aIn™SŒuù
->
D©aBlockSize
 |\

441 
SDIO_D©aIn™SŒuù
->
T¿nsãrDœ
 |\

442 
SDIO_D©aIn™SŒuù
->
T¿nsãrMode
 |\

443 
SDIO_D©aIn™SŒuù
->
DPSM
);

446 
	`MODIFY_REG
(
SDIOx
->
DCTRL
, 
DCTRL_CLEAR_MASK
, 
tm´eg
);

448  
HAL_OK
;

450 
	}
}

457 
ušt32_t
 
	$SDIO_G‘D©aCouÁ”
(
SDIO_Ty³Def
 *
SDIOx
)

459  (
SDIOx
->
DCOUNT
);

460 
	}
}

467 
ušt32_t
 
	$SDIO_G‘FIFOCouÁ
(
SDIO_Ty³Def
 *
SDIOx
)

469  (
SDIOx
->
FIFO
);

470 
	}
}

481 
HAL_StusTy³Def
 
	$SDIO_S‘SDIOR—dWa™Mode
(
ušt32_t
 
SDIO_R—dWa™Mode
)

484 
	`as£¹_·¿m
(
	`IS_SDIO_READWAIT_MODE
(
SDIO_R—dWa™Mode
));

486 *(
__IO
 
ušt32_t
 *)
DCTRL_RWMOD_BB
 = 
SDIO_R—dWa™Mode
;

488  
HAL_OK
;

489 
	}
}

499 
	gSTM32F401xC
 || 
	gSTM32F401xE
 || 
	gSTM32F411xE
 || 
	gSTM32F446xx
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 */

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_ll_usb.c

59 
	~"¡m32f4xx_h®.h
"

65 #ià
defšed
(
HAL_PCD_MODULE_ENABLED
è|| defšed(
HAL_HCD_MODULE_ENABLED
)

66 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

67 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

68 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

69 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

76 
HAL_StusTy³Def
 
	`USB_CÜeRe£t
(
USB_OTG_Glob®Ty³Def
 *
USBx
);

104 
HAL_StusTy³Def
 
	$USB_CÜeIn™
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_CfgTy³Def
 
cfg
)

106 ià(
cfg
.
phy_™çû
 =ð
USB_OTG_ULPI_PHY
)

109 
USBx
->
GCCFG
 &ð~(
USB_OTG_GCCFG_PWRDWN
);

112 
USBx
->
GUSBCFG
 &ð~(
USB_OTG_GUSBCFG_TSDPS
 | 
USB_OTG_GUSBCFG_ULPIFSLS
 | 
USB_OTG_GUSBCFG_PHYSEL
);

115 
USBx
->
GUSBCFG
 &ð~(
USB_OTG_GUSBCFG_ULPIEVBUSD
 | 
USB_OTG_GUSBCFG_ULPIEVBUSI
);

116 if(
cfg
.
u£_ex‹º®_vbus
 == 1)

118 
USBx
->
GUSBCFG
 |ð
USB_OTG_GUSBCFG_ULPIEVBUSD
;

121 
	`USB_CÜeRe£t
(
USBx
);

126 
USBx
->
GUSBCFG
 |ð
USB_OTG_GUSBCFG_PHYSEL
;

129 
	`USB_CÜeRe£t
(
USBx
);

132 
USBx
->
GCCFG
 = 
USB_OTG_GCCFG_PWRDWN
;

135 if(
cfg
.
dma_’abË
 =ð
ENABLE
)

137 
USBx
->
GAHBCFG
 |ð(
USB_OTG_GAHBCFG_HBSTLEN_1
 | 
USB_OTG_GAHBCFG_HBSTLEN_2
);

138 
USBx
->
GAHBCFG
 |ð
USB_OTG_GAHBCFG_DMAEN
;

141  
HAL_OK
;

142 
	}
}

150 
HAL_StusTy³Def
 
	$USB_EÇbËGlob®IÁ
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

152 
USBx
->
GAHBCFG
 |ð
USB_OTG_GAHBCFG_GINT
;

153  
HAL_OK
;

154 
	}
}

163 
HAL_StusTy³Def
 
	$USB_Di§bËGlob®IÁ
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

165 
USBx
->
GAHBCFG
 &ð~
USB_OTG_GAHBCFG_GINT
;

166  
HAL_OK
;

167 
	}
}

179 
HAL_StusTy³Def
 
	$USB_S‘Cu¼’tMode
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
USB_OTG_ModeTy³Def
 
mode
)

181 
USBx
->
GUSBCFG
 &ð~(
USB_OTG_GUSBCFG_FHMOD
 | 
USB_OTG_GUSBCFG_FDMOD
);

183 iàÐ
mode
 =ð
USB_OTG_HOST_MODE
)

185 
USBx
->
GUSBCFG
 |ð
USB_OTG_GUSBCFG_FHMOD
;

187 iàÐ
mode
 =ð
USB_OTG_DEVICE_MODE
)

189 
USBx
->
GUSBCFG
 |ð
USB_OTG_GUSBCFG_FDMOD
;

191 
	`HAL_D–ay
(50);

193  
HAL_OK
;

194 
	}
}

204 
HAL_StusTy³Def
 
	$USB_DevIn™
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_CfgTy³Def
 
cfg
)

206 
ušt32_t
 
i
 = 0;

209 #ià
	`defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

210 
USBx
->
GCCFG
 |ð
USB_OTG_GCCFG_VBDEN
;

212 ià(
cfg
.
vbus_£nsšg_’abË
 == 0)

215 
USBx
->
GCCFG
 &ð~
USB_OTG_GCCFG_VBDEN
;

218 
USBx
->
GOTGCTL
 |ð
USB_OTG_GOTGCTL_BVALOEN
;

219 
USBx
->
GOTGCTL
 |ð
USB_OTG_GOTGCTL_BVALOVAL
;

222 
USBx
->
GCCFG
 |ð
USB_OTG_GCCFG_VBUSBSEN
;

224 ià(
cfg
.
vbus_£nsšg_’abË
 == 0)

226 
USBx
->
GCCFG
 |ð
USB_OTG_GCCFG_NOVBUSSENS
;

231 
USBx_PCGCCTL
 = 0;

234 
USBx_DEVICE
->
DCFG
 |ð
DCFG_FRAME_INTERVAL_80
;

236 if(
cfg
.
phy_™çû
 =ð
USB_OTG_ULPI_PHY
)

238 if(
cfg
.
¥“d
 =ð
USB_OTG_SPEED_HIGH
)

241 
	`USB_S‘DevS³ed
 (
USBx
 , 
USB_OTG_SPEED_HIGH
);

246 
	`USB_S‘DevS³ed
 (
USBx
 , 
USB_OTG_SPEED_HIGH_IN_FULL
);

252 
	`USB_S‘DevS³ed
 (
USBx
 , 
USB_OTG_SPEED_FULL
);

256 
	`USB_FlushTxFifo
(
USBx
 , 0x10);

257 
	`USB_FlushRxFifo
(
USBx
);

260 
USBx_DEVICE
->
DIEPMSK
 = 0;

261 
USBx_DEVICE
->
DOEPMSK
 = 0;

262 
USBx_DEVICE
->
DAINT
 = 0xFFFFFFFF;

263 
USBx_DEVICE
->
DAINTMSK
 = 0;

265 
i
 = 0; i < 
cfg
.
dev_’dpošts
; i++)

267 ià((
	`USBx_INEP
(
i
)->
DIEPCTL
 & 
USB_OTG_DIEPCTL_EPENA
) == USB_OTG_DIEPCTL_EPENA)

269 
	`USBx_INEP
(
i
)->
DIEPCTL
 = (
USB_OTG_DIEPCTL_EPDIS
 | 
USB_OTG_DIEPCTL_SNAK
);

273 
	`USBx_INEP
(
i
)->
DIEPCTL
 = 0;

276 
	`USBx_INEP
(
i
)->
DIEPTSIZ
 = 0;

277 
	`USBx_INEP
(
i
)->
DIEPINT
 = 0xFF;

280 
i
 = 0; i < 
cfg
.
dev_’dpošts
; i++)

282 ià((
	`USBx_OUTEP
(
i
)->
DOEPCTL
 & 
USB_OTG_DOEPCTL_EPENA
) == USB_OTG_DOEPCTL_EPENA)

284 
	`USBx_OUTEP
(
i
)->
DOEPCTL
 = (
USB_OTG_DOEPCTL_EPDIS
 | 
USB_OTG_DOEPCTL_SNAK
);

288 
	`USBx_OUTEP
(
i
)->
DOEPCTL
 = 0;

291 
	`USBx_OUTEP
(
i
)->
DOEPTSIZ
 = 0;

292 
	`USBx_OUTEP
(
i
)->
DOEPINT
 = 0xFF;

295 
USBx_DEVICE
->
DIEPMSK
 &ð~(
USB_OTG_DIEPMSK_TXFURM
);

297 ià(
cfg
.
dma_’abË
 == 1)

300 
USBx_DEVICE
->
DTHRCTL
 = (
USB_OTG_DTHRCTL_TXTHRLEN_6
 | 
USB_OTG_DTHRCTL_RXTHRLEN_6
);

301 
USBx_DEVICE
->
DTHRCTL
 |ð(
USB_OTG_DTHRCTL_RXTHREN
 | 
USB_OTG_DTHRCTL_ISOTHREN
 | 
USB_OTG_DTHRCTL_NONISOTHREN
);

303 
i
ð
USBx_DEVICE
->
DTHRCTL
;

307 
USBx
->
GINTMSK
 = 0;

310 
USBx
->
GINTSTS
 = 0xBFFFFFFF;

313 ià(
cfg
.
dma_’abË
 =ð
DISABLE
)

315 
USBx
->
GINTMSK
 |ð
USB_OTG_GINTMSK_RXFLVLM
;

319 
USBx
->
GINTMSK
 |ð(
USB_OTG_GINTMSK_USBSUSPM
 | 
USB_OTG_GINTMSK_USBRST
 |\

320 
USB_OTG_GINTMSK_ENUMDNEM
 | 
USB_OTG_GINTMSK_IEPINT
 |\

321 
USB_OTG_GINTMSK_OEPINT
 | 
USB_OTG_GINTMSK_IISOIXFRM
|\

322 
USB_OTG_GINTMSK_PXFRM_IISOOXFRM
 | 
USB_OTG_GINTMSK_WUIM
);

324 if(
cfg
.
Sof_’abË
)

326 
USBx
->
GINTMSK
 |ð
USB_OTG_GINTMSK_SOFM
;

329 ià(
cfg
.
vbus_£nsšg_’abË
 =ð
ENABLE
)

331 
USBx
->
GINTMSK
 |ð(
USB_OTG_GINTMSK_SRQIM
 | 
USB_OTG_GINTMSK_OTGINT
);

334  
HAL_OK
;

335 
	}
}

346 
HAL_StusTy³Def
 
	$USB_FlushTxFifo
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt32_t
 
num
 )

348 
ušt32_t
 
couÁ
 = 0;

350 
USBx
->
GRSTCTL
 = ( 
USB_OTG_GRSTCTL_TXFFLSH
 |(
ušt32_t
)Ð
num
 << 6));

354 ià(++
couÁ
 > 200000)

356  
HAL_TIMEOUT
;

359 (
USBx
->
GRSTCTL
 & 
USB_OTG_GRSTCTL_TXFFLSH
) == USB_OTG_GRSTCTL_TXFFLSH);

361  
HAL_OK
;

362 
	}
}

370 
HAL_StusTy³Def
 
	$USB_FlushRxFifo
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

372 
ušt32_t
 
couÁ
 = 0;

374 
USBx
->
GRSTCTL
 = 
USB_OTG_GRSTCTL_RXFFLSH
;

378 ià(++
couÁ
 > 200000)

380  
HAL_TIMEOUT
;

383 (
USBx
->
GRSTCTL
 & 
USB_OTG_GRSTCTL_RXFFLSH
) == USB_OTG_GRSTCTL_RXFFLSH);

385  
HAL_OK
;

386 
	}
}

400 
HAL_StusTy³Def
 
	$USB_S‘DevS³ed
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
¥“d
)

402 
USBx_DEVICE
->
DCFG
 |ð
¥“d
;

403  
HAL_OK
;

404 
	}
}

415 
ušt8_t
 
	$USB_G‘DevS³ed
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

417 
ušt8_t
 
¥“d
 = 0;

419 if((
USBx_DEVICE
->
DSTS
 & 
USB_OTG_DSTS_ENUMSPD
è=ð
DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ
)

421 
¥“d
 = 
USB_OTG_SPEED_HIGH
;

423 ià(((
USBx_DEVICE
->
DSTS
 & 
USB_OTG_DSTS_ENUMSPD
è=ð
DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ
)||

424 ((
USBx_DEVICE
->
DSTS
 & 
USB_OTG_DSTS_ENUMSPD
è=ð
DSTS_ENUMSPD_FS_PHY_48MHZ
))

426 
¥“d
 = 
USB_OTG_SPEED_FULL
;

428 if((
USBx_DEVICE
->
DSTS
 & 
USB_OTG_DSTS_ENUMSPD
è=ð
DSTS_ENUMSPD_LS_PHY_6MHZ
)

430 
¥“d
 = 
USB_OTG_SPEED_LOW
;

433  
¥“d
;

434 
	}
}

442 
HAL_StusTy³Def
 
	$USB_Aùiv©eEndpošt
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_EPTy³Def
 *
•
)

444 ià(
•
->
is_š
 == 1)

446 
USBx_DEVICE
->
DAINTMSK
 |ð
USB_OTG_DAINTMSK_IEPM
 & ((1 << (
•
->
num
)));

448 ià(((
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
è& 
USB_OTG_DIEPCTL_USBAEP
) == 0)

450 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 |ð(Óp->
max·ck‘
 & 
USB_OTG_DIEPCTL_MPSIZ
 ) | (•->
ty³
 << 18 ) |\

451 ((
•
->
num
è<< 22 ) | (
USB_OTG_DIEPCTL_SD0PID_SEVNFRM
è| (
USB_OTG_DIEPCTL_USBAEP
));

457 
USBx_DEVICE
->
DAINTMSK
 |ð
USB_OTG_DAINTMSK_OEPM
 & ((1 << (
•
->
num
)) << 16);

459 ià(((
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
è& 
USB_OTG_DOEPCTL_USBAEP
) == 0)

461 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 |ð(Óp->
max·ck‘
 & 
USB_OTG_DOEPCTL_MPSIZ
 ) | (•->
ty³
 << 18 ) |\

462 (
USB_OTG_DIEPCTL_SD0PID_SEVNFRM
)| (
USB_OTG_DOEPCTL_USBAEP
));

465  
HAL_OK
;

466 
	}
}

473 
HAL_StusTy³Def
 
	$USB_Aùiv©eDediÿ‹dEndpošt
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_EPTy³Def
 *
•
)

475 
__IO
 
ušt32_t
 
debug
 = 0;

478 ià(
•
->
is_š
 == 1)

480 ià(((
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
è& 
USB_OTG_DIEPCTL_USBAEP
) == 0)

482 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 |ð(Óp->
max·ck‘
 & 
USB_OTG_DIEPCTL_MPSIZ
 ) | (•->
ty³
 << 18 ) |\

483 ((
•
->
num
è<< 22 ) | (
USB_OTG_DIEPCTL_SD0PID_SEVNFRM
è| (
USB_OTG_DIEPCTL_USBAEP
));

487 
debug
 |ð((
•
->
max·ck‘
 & 
USB_OTG_DIEPCTL_MPSIZ
 ) | (•->
ty³
 << 18 ) |\

488 ((
•
->
num
è<< 22 ) | (
USB_OTG_DIEPCTL_SD0PID_SEVNFRM
è| (
USB_OTG_DIEPCTL_USBAEP
));

490 
USBx_DEVICE
->
DEACHMSK
 |ð
USB_OTG_DAINTMSK_IEPM
 & ((1 << (
•
->
num
)));

494 ià(((
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
è& 
USB_OTG_DOEPCTL_USBAEP
) == 0)

496 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 |ð(Óp->
max·ck‘
 & 
USB_OTG_DOEPCTL_MPSIZ
 ) | (•->
ty³
 << 18 ) |\

497 ((
•
->
num
è<< 22 ) | (
USB_OTG_DOEPCTL_USBAEP
));

499 
debug
 = (
ušt32_t
)(((ušt32_ˆ)
USBx
è+ 
USB_OTG_OUT_ENDPOINT_BASE
 + (0)*
USB_OTG_EP_REG_SIZE
);

500 
debug
 = (
ušt32_t
 )&
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
;

501 
debug
 |ð((
•
->
max·ck‘
 & 
USB_OTG_DOEPCTL_MPSIZ
 ) | (•->
ty³
 << 18 ) |\

502 ((
•
->
num
è<< 22 ) | (
USB_OTG_DOEPCTL_USBAEP
));

505 
USBx_DEVICE
->
DEACHMSK
 |ð
USB_OTG_DAINTMSK_OEPM
 & ((1 << (
•
->
num
)) << 16);

508  
HAL_OK
;

509 
	}
}

516 
HAL_StusTy³Def
 
	$USB_D—ùiv©eEndpošt
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_EPTy³Def
 *
•
)

519 ià(
•
->
is_š
 == 1)

521 
USBx_DEVICE
->
DEACHMSK
 &ð~(
USB_OTG_DAINTMSK_IEPM
 & ((1 << (
•
->
num
))));

522 
USBx_DEVICE
->
DAINTMSK
 &ð~(
USB_OTG_DAINTMSK_IEPM
 & ((1 << (
•
->
num
))));

523 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 &ð~ 
USB_OTG_DIEPCTL_USBAEP
;

527 
USBx_DEVICE
->
DEACHMSK
 &ð~(
USB_OTG_DAINTMSK_OEPM
 & ((1 << (
•
->
num
)) << 16));

528 
USBx_DEVICE
->
DAINTMSK
 &ð~(
USB_OTG_DAINTMSK_OEPM
 & ((1 << (
•
->
num
)) << 16));

529 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 &ð~
USB_OTG_DOEPCTL_USBAEP
;

531  
HAL_OK
;

532 
	}
}

540 
HAL_StusTy³Def
 
	$USB_D—ùiv©eDediÿ‹dEndpošt
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_EPTy³Def
 *
•
)

543 ià(
•
->
is_š
 == 1)

545 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 &ð~ 
USB_OTG_DIEPCTL_USBAEP
;

546 
USBx_DEVICE
->
DAINTMSK
 &ð~(
USB_OTG_DAINTMSK_IEPM
 & ((1 << (
•
->
num
))));

550 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 &ð~
USB_OTG_DOEPCTL_USBAEP
;

551 
USBx_DEVICE
->
DAINTMSK
 &ð~(
USB_OTG_DAINTMSK_OEPM
 & ((1 << (
•
->
num
)) << 16));

553  
HAL_OK
;

554 
	}
}

566 
HAL_StusTy³Def
 
	$USB_EPS¹Xãr
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
USB_OTG_EPTy³Def
 *
•
, 
ušt8_t
 
dma
)

568 
ušt16_t
 
pktút
 = 0;

571 ià(
•
->
is_š
 == 1)

574 ià(
•
->
xãr_Ën
 == 0)

576 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 &ð~(
USB_OTG_DIEPTSIZ_PKTCNT
);

577 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 |ð(
USB_OTG_DIEPTSIZ_PKTCNT
 & (1 << 19)) ;

578 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 &ð~(
USB_OTG_DIEPTSIZ_XFRSIZ
);

587 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 &ð~(
USB_OTG_DIEPTSIZ_XFRSIZ
);

588 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 &ð~(
USB_OTG_DIEPTSIZ_PKTCNT
);

589 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 |ð(
USB_OTG_DIEPTSIZ_PKTCNT
 & ((Óp->
xãr_Ën
 +ƒp->
max·ck‘
 -1)/ƒp->maxpacket) << 19)) ;

590 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 |ð(
USB_OTG_DIEPTSIZ_XFRSIZ
 &ƒp->
xãr_Ën
);

592 ià(
•
->
ty³
 =ð
EP_TYPE_ISOC
)

594 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 &ð~(
USB_OTG_DIEPTSIZ_MULCNT
);

595 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 |ð(
USB_OTG_DIEPTSIZ_MULCNT
 & (1 << 29));

599 ià(
dma
 == 1)

601 
	`USBx_INEP
(
•
->
num
)->
DIEPDMA
 = (
ušt32_t
)Óp->
dma_addr
);

605 ià(
•
->
ty³
 !ð
EP_TYPE_ISOC
)

608 ià(
•
->
xãr_Ën
 > 0)

610 
USBx_DEVICE
->
DIEPEMPMSK
 |ð1 << 
•
->
num
;

615 ià(
•
->
ty³
 =ð
EP_TYPE_ISOC
)

617 ià((
USBx_DEVICE
->
DSTS
 & ( 1 << 8 )) == 0)

619 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 |ð
USB_OTG_DIEPCTL_SODDFRM
;

623 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 |ð
USB_OTG_DIEPCTL_SD0PID_SEVNFRM
;

628 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 |ð(
USB_OTG_DIEPCTL_CNAK
 | 
USB_OTG_DIEPCTL_EPENA
);

630 ià(
•
->
ty³
 =ð
EP_TYPE_ISOC
)

632 
	`USB_Wr™ePack‘
(
USBx
, 
•
->
xãr_buff
,ƒp->
num
,ƒp->
xãr_Ën
, 
dma
);

641 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 &ð~(
USB_OTG_DOEPTSIZ_XFRSIZ
);

642 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 &ð~(
USB_OTG_DOEPTSIZ_PKTCNT
);

644 ià(
•
->
xãr_Ën
 == 0)

646 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 |ð(
USB_OTG_DOEPTSIZ_XFRSIZ
 &ƒp->
max·ck‘
);

647 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 |ð(
USB_OTG_DOEPTSIZ_PKTCNT
 & (1 << 19)) ;

651 
pktút
 = (
•
->
xãr_Ën
 +ƒp->
max·ck‘
 -1)/ƒp->maxpacket;

652 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 |ð(
USB_OTG_DOEPTSIZ_PKTCNT
 & (
pktút
 << 19)); ;

653 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 |ð(
USB_OTG_DOEPTSIZ_XFRSIZ
 & (•->
max·ck‘
 * 
pktút
));

656 ià(
dma
 == 1)

658 
	`USBx_OUTEP
(
•
->
num
)->
DOEPDMA
 = (
ušt32_t
ëp->
xãr_buff
;

661 ià(
•
->
ty³
 =ð
EP_TYPE_ISOC
)

663 ià((
USBx_DEVICE
->
DSTS
 & ( 1 << 8 )) == 0)

665 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 |ð
USB_OTG_DOEPCTL_SODDFRM
;

669 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 |ð
USB_OTG_DOEPCTL_SD0PID_SEVNFRM
;

673 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 |ð(
USB_OTG_DOEPCTL_CNAK
 | 
USB_OTG_DOEPCTL_EPENA
);

675  
HAL_OK
;

676 
	}
}

688 
HAL_StusTy³Def
 
	$USB_EP0S¹Xãr
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
USB_OTG_EPTy³Def
 *
•
, 
ušt8_t
 
dma
)

691 ià(
•
->
is_š
 == 1)

694 ià(
•
->
xãr_Ën
 == 0)

696 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 &ð~(
USB_OTG_DIEPTSIZ_PKTCNT
);

697 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 |ð(
USB_OTG_DIEPTSIZ_PKTCNT
 & (1 << 19)) ;

698 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 &ð~(
USB_OTG_DIEPTSIZ_XFRSIZ
);

707 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 &ð~(
USB_OTG_DIEPTSIZ_XFRSIZ
);

708 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 &ð~(
USB_OTG_DIEPTSIZ_PKTCNT
);

710 if(
•
->
xãr_Ën
 >ƒp->
max·ck‘
)

712 
•
->
xãr_Ën
 =ƒp->
max·ck‘
;

714 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 |ð(
USB_OTG_DIEPTSIZ_PKTCNT
 & (1 << 19)) ;

715 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 |ð(
USB_OTG_DIEPTSIZ_XFRSIZ
 &ƒp->
xãr_Ën
);

719 ià(
dma
 == 1)

721 
	`USBx_INEP
(
•
->
num
)->
DIEPDMA
 = (
ušt32_t
)Óp->
dma_addr
);

726 ià(
•
->
xãr_Ën
 > 0)

728 
USBx_DEVICE
->
DIEPEMPMSK
 |ð1 << (
•
->
num
);

733 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 |ð(
USB_OTG_DIEPCTL_CNAK
 | 
USB_OTG_DIEPCTL_EPENA
);

741 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 &ð~(
USB_OTG_DOEPTSIZ_XFRSIZ
);

742 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 &ð~(
USB_OTG_DOEPTSIZ_PKTCNT
);

744 ià(
•
->
xãr_Ën
 > 0)

746 
•
->
xãr_Ën
 =ƒp->
max·ck‘
;

749 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 |ð(
USB_OTG_DOEPTSIZ_PKTCNT
 & (1 << 19));

750 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 |ð(
USB_OTG_DOEPTSIZ_XFRSIZ
 & (•->
max·ck‘
));

753 ià(
dma
 == 1)

755 
	`USBx_OUTEP
(
•
->
num
)->
DOEPDMA
 = (
ušt32_t
)Óp->
xãr_buff
);

759 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 |ð(
USB_OTG_DOEPCTL_CNAK
 | 
USB_OTG_DOEPCTL_EPENA
);

761  
HAL_OK
;

762 
	}
}

777 
HAL_StusTy³Def
 
	$USB_Wr™ePack‘
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 *
¤c
, ušt8_ˆ
ch_•_num
, 
ušt16_t
 
Ën
, ušt8_ˆ
dma
)

779 
ušt32_t
 
couÁ32b
ð0 , 
i
= 0;

781 ià(
dma
 == 0)

783 
couÁ32b
 = (
Ën
 + 3) / 4;

784 
i
 = 0; i < 
couÁ32b
; i++, 
¤c
 += 4)

786 
	`USBx_DFIFO
(
ch_•_num
èð*((
__·cked
 
ušt32_t
 *)
¤c
);

789  
HAL_OK
;

790 
	}
}

805 *
	$USB_R—dPack‘
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 *
de¡
, 
ušt16_t
 
Ën
)

807 
ušt32_t
 
i
=0;

808 
ušt32_t
 
couÁ32b
 = (
Ën
 + 3) / 4;

810  
i
 = 0; i < 
couÁ32b
; i++, 
de¡
 += 4 )

812 *(
__·cked
 
ušt32_t
 *)
de¡
 = 
	`USBx_DFIFO
(0);

815  ((*)
de¡
);

816 
	}
}

824 
HAL_StusTy³Def
 
	$USB_EPS‘SÎ
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
USB_OTG_EPTy³Def
 *
•
)

826 ià(
•
->
is_š
 == 1)

828 ià(((
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
è& 
USB_OTG_DIEPCTL_EPENA
) == 0)

830 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 &ð~(
USB_OTG_DIEPCTL_EPDIS
);

832 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 |ð
USB_OTG_DIEPCTL_STALL
;

836 ià(((
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
è& 
USB_OTG_DOEPCTL_EPENA
) == 0)

838 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 &ð~(
USB_OTG_DOEPCTL_EPDIS
);

840 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 |ð
USB_OTG_DOEPCTL_STALL
;

842  
HAL_OK
;

843 
	}
}

852 
HAL_StusTy³Def
 
	$USB_EPCË¬SÎ
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_EPTy³Def
 *
•
)

854 ià(
•
->
is_š
 == 1)

856 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 &ð~
USB_OTG_DIEPCTL_STALL
;

857 ià(
•
->
ty³
 =ð
EP_TYPE_INTR
 ||ƒp->ty³ =ð
EP_TYPE_BULK
)

859 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 |ð
USB_OTG_DIEPCTL_SD0PID_SEVNFRM
;

864 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 &ð~
USB_OTG_DOEPCTL_STALL
;

865 ià(
•
->
ty³
 =ð
EP_TYPE_INTR
 ||ƒp->ty³ =ð
EP_TYPE_BULK
)

867 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 |ð
USB_OTG_DOEPCTL_SD0PID_SEVNFRM
;

870  
HAL_OK
;

871 
	}
}

878 
HAL_StusTy³Def
 
	$USB_StÝDeviû
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

880 
ušt32_t
 
i
;

883 
i
 = 0; i < 15 ; i++)

885 
	`USBx_INEP
(
i
)->
DIEPINT
 = 0xFF;

886 
	`USBx_OUTEP
(
i
)->
DOEPINT
 = 0xFF;

888 
USBx_DEVICE
->
DAINT
 = 0xFFFFFFFF;

891 
USBx_DEVICE
->
DIEPMSK
 = 0;

892 
USBx_DEVICE
->
DOEPMSK
 = 0;

893 
USBx_DEVICE
->
DAINTMSK
 = 0;

896 
	`USB_FlushRxFifo
(
USBx
);

897 
	`USB_FlushTxFifo
(
USBx
 , 0x10 );

899  
HAL_OK
;

900 
	}
}

909 
HAL_StusTy³Def
 
	$USB_S‘DevAdd»ss
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 
add»ss
)

911 
USBx_DEVICE
->
DCFG
 &ð~ (
USB_OTG_DCFG_DAD
);

912 
USBx_DEVICE
->
DCFG
 |ð(
add»ss
 << 4è& 
USB_OTG_DCFG_DAD
 ;

914  
HAL_OK
;

915 
	}
}

922 
HAL_StusTy³Def
 
	$USB_DevCÚÃù
 (
USB_OTG_Glob®Ty³Def
 *
USBx
)

924 
USBx_DEVICE
->
DCTL
 &ð~
USB_OTG_DCTL_SDIS
 ;

925 
	`HAL_D–ay
(3);

927  
HAL_OK
;

928 
	}
}

935 
HAL_StusTy³Def
 
	$USB_DevDiscÚÃù
 (
USB_OTG_Glob®Ty³Def
 *
USBx
)

937 
USBx_DEVICE
->
DCTL
 |ð
USB_OTG_DCTL_SDIS
 ;

938 
	`HAL_D–ay
(3);

940  
HAL_OK
;

941 
	}
}

948 
ušt32_t
 
	$USB_R—dIÁ”ru±s
 (
USB_OTG_Glob®Ty³Def
 *
USBx
)

950 
ušt32_t
 
v
 = 0;

952 
v
 = 
USBx
->
GINTSTS
;

953 
v
 &ð
USBx
->
GINTMSK
;

954  
v
;

955 
	}
}

962 
ušt32_t
 
	$USB_R—dDevAÎOutEpIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
)

964 
ušt32_t
 
v
;

965 
v
 = 
USBx_DEVICE
->
DAINT
;

966 
v
 &ð
USBx_DEVICE
->
DAINTMSK
;

967  ((
v
 & 0xffff0000) >> 16);

968 
	}
}

975 
ušt32_t
 
	$USB_R—dDevAÎInEpIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
)

977 
ušt32_t
 
v
;

978 
v
 = 
USBx_DEVICE
->
DAINT
;

979 
v
 &ð
USBx_DEVICE
->
DAINTMSK
;

980  ((
v
 & 0xFFFF));

981 
	}
}

990 
ušt32_t
 
	$USB_R—dDevOutEPIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
•num
)

992 
ušt32_t
 
v
;

993 
v
 = 
	`USBx_OUTEP
(
•num
)->
DOEPINT
;

994 
v
 &ð
USBx_DEVICE
->
DOEPMSK
;

995  
v
;

996 
	}
}

1005 
ušt32_t
 
	$USB_R—dDevInEPIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
•num
)

1007 
ušt32_t
 
v
, 
msk
, 
emp
;

1009 
msk
 = 
USBx_DEVICE
->
DIEPMSK
;

1010 
emp
 = 
USBx_DEVICE
->
DIEPEMPMSK
;

1011 
msk
 |ð((
emp
 >> 
•num
) & 0x1) << 7;

1012 
v
 = 
	`USBx_INEP
(
•num
)->
DIEPINT
 & 
msk
;

1013  
v
;

1014 
	}
}

1022 
	$USB_CË¬IÁ”ru±s
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt32_t
 
š‹¼u±
)

1024 
USBx
->
GINTSTS
 |ð
š‹¼u±
;

1025 
	}
}

1035 
ušt32_t
 
	$USB_G‘Mode
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

1037  ((
USBx
->
GINTSTS
 ) & 0x1);

1038 
	}
}

1046 
HAL_StusTy³Def
 
	$USB_Aùiv©eS‘up
 (
USB_OTG_Glob®Ty³Def
 *
USBx
)

1049 
	`USBx_INEP
(0)->
DIEPCTL
 &ð~
USB_OTG_DIEPCTL_MPSIZ
;

1051 if((
USBx_DEVICE
->
DSTS
 & 
USB_OTG_DSTS_ENUMSPD
è=ð
DSTS_ENUMSPD_LS_PHY_6MHZ
)

1053 
	`USBx_INEP
(0)->
DIEPCTL
 |= 3;

1055 
USBx_DEVICE
->
DCTL
 |ð
USB_OTG_DCTL_CGINAK
;

1057  
HAL_OK
;

1058 
	}
}

1071 
HAL_StusTy³Def
 
	$USB_EP0_OutS¹
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 
dma
, ušt8_ˆ*
p£tup
)

1073 
	`USBx_OUTEP
(0)->
DOEPTSIZ
 = 0;

1074 
	`USBx_OUTEP
(0)->
DOEPTSIZ
 |ð(
USB_OTG_DOEPTSIZ_PKTCNT
 & (1 << 19)) ;

1075 
	`USBx_OUTEP
(0)->
DOEPTSIZ
 |= (3 * 8);

1076 
	`USBx_OUTEP
(0)->
DOEPTSIZ
 |ð
USB_OTG_DOEPTSIZ_STUPCNT
;

1078 ià(
dma
 == 1)

1080 
	`USBx_OUTEP
(0)->
DOEPDMA
 = (
ušt32_t
)
p£tup
;

1082 
	`USBx_OUTEP
(0)->
DOEPCTL
 = 0x80008000;

1085  
HAL_OK
;

1086 
	}
}

1094 
HAL_StusTy³Def
 
	$USB_CÜeRe£t
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

1096 
ušt32_t
 
couÁ
 = 0;

1101 ià(++
couÁ
 > 200000)

1103  
HAL_TIMEOUT
;

1106 (
USBx
->
GRSTCTL
 & 
USB_OTG_GRSTCTL_AHBIDL
) == 0);

1109 
couÁ
 = 0;

1110 
USBx
->
GRSTCTL
 |ð
USB_OTG_GRSTCTL_CSRST
;

1114 ià(++
couÁ
 > 200000)

1116  
HAL_TIMEOUT
;

1119 (
USBx
->
GRSTCTL
 & 
USB_OTG_GRSTCTL_CSRST
) == USB_OTG_GRSTCTL_CSRST);

1121  
HAL_OK
;

1122 
	}
}

1133 
HAL_StusTy³Def
 
	$USB_Ho¡In™
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_CfgTy³Def
 
cfg
)

1135 
ušt32_t
 
i
;

1138 
USBx_PCGCCTL
 = 0;

1141 #ià
	`defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

1142 
USBx
->
GCCFG
 |ð
USB_OTG_GCCFG_VBDEN
;

1144 
USBx
->
GCCFG
 &=~ (
USB_OTG_GCCFG_VBUSASEN
);

1145 
USBx
->
GCCFG
 &=~ (
USB_OTG_GCCFG_VBUSBSEN
);

1146 
USBx
->
GCCFG
 |ð
USB_OTG_GCCFG_NOVBUSSENS
;

1150 if((
cfg
.
¥“d
 =ð
USB_OTG_SPEED_FULL
)&&

1151 (
USBx
 !ð
USB_OTG_FS
))

1153 
USBx_HOST
->
HCFG
 |ð
USB_OTG_HCFG_FSLSS
;

1157 
USBx_HOST
->
HCFG
 &ð~(
USB_OTG_HCFG_FSLSS
);

1161 
	`USB_FlushTxFifo
(
USBx
, 0x10 );

1162 
	`USB_FlushRxFifo
(
USBx
);

1165 
i
 = 0; i < 
cfg
.
Ho¡_chªÃls
; i++)

1167 
	`USBx_HC
(
i
)->
HCINT
 = 0xFFFFFFFF;

1168 
	`USBx_HC
(
i
)->
HCINTMSK
 = 0;

1172 
	`USB_DriveVbus
(
USBx
, 1);

1174 
	`HAL_D–ay
(200);

1177 
USBx
->
GINTMSK
 = 0;

1180 
USBx
->
GINTSTS
 = 0xFFFFFFFF;

1182 if(
USBx
 =ð
USB_OTG_FS
)

1185 
USBx
->
GRXFSIZ
 = (
ušt32_t
 )0x80;

1186 
USBx
->
DIEPTXF0_HNPTXFSIZ
 = (
ušt32_t
 )(((0x60 << 16)& 
USB_OTG_NPTXFD
) | 0x80);

1187 
USBx
->
HPTXFSIZ
 = (
ušt32_t
 )(((0x40 << 16)& 
USB_OTG_HPTXFSIZ_PTXFD
) | 0xE0);

1192 
USBx
->
GRXFSIZ
 = (
ušt32_t
 )0x200;

1193 
USBx
->
DIEPTXF0_HNPTXFSIZ
 = (
ušt32_t
 )(((0x100 << 16)& 
USB_OTG_NPTXFD
) | 0x200);

1194 
USBx
->
HPTXFSIZ
 = (
ušt32_t
 )(((0xE0 << 16)& 
USB_OTG_HPTXFSIZ_PTXFD
) | 0x300);

1198 ià(
cfg
.
dma_’abË
 =ð
DISABLE
)

1200 
USBx
->
GINTMSK
 |ð
USB_OTG_GINTMSK_RXFLVLM
;

1204 
USBx
->
GINTMSK
 |ð(
USB_OTG_GINTMSK_PRTIM
 | 
USB_OTG_GINTMSK_HCIM
 |\

1205 
USB_OTG_GINTMSK_SOFM
 |
USB_OTG_GINTSTS_DISCINT
|\

1206 
USB_OTG_GINTMSK_PXFRM_IISOOXFRM
 | 
USB_OTG_GINTMSK_WUIM
);

1208  
HAL_OK
;

1209 
	}
}

1221 
HAL_StusTy³Def
 
	$USB_In™FSLSPClkS–
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
äeq
)

1223 
USBx_HOST
->
HCFG
 &ð~(
USB_OTG_HCFG_FSLSPCS
);

1224 
USBx_HOST
->
HCFG
 |ð(
äeq
 & 
USB_OTG_HCFG_FSLSPCS
);

1226 ià(
äeq
 =ð
HCFG_48_MHZ
)

1228 
USBx_HOST
->
HFIR
 = (
ušt32_t
)48000;

1230 ià(
äeq
 =ð
HCFG_6_MHZ
)

1232 
USBx_HOST
->
HFIR
 = (
ušt32_t
)6000;

1234  
HAL_OK
;

1235 
	}
}

1244 
HAL_StusTy³Def
 
	$USB_Re£tPÜt
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

1246 
__IO
 
ušt32_t
 
h´t0
;

1248 
h´t0
 = 
USBx_HPRT0
;

1250 
h´t0
 &ð~(
USB_OTG_HPRT_PENA
 | 
USB_OTG_HPRT_PCDET
 |\

1251 
USB_OTG_HPRT_PENCHNG
 | 
USB_OTG_HPRT_POCCHNG
 );

1253 
USBx_HPRT0
 = (
USB_OTG_HPRT_PRST
 | 
h´t0
);

1254 
	`HAL_D–ay
 (10);

1255 
USBx_HPRT0
 = ((~
USB_OTG_HPRT_PRST
è& 
h´t0
);

1256  
HAL_OK
;

1257 
	}
}

1267 
HAL_StusTy³Def
 
	$USB_DriveVbus
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 
¡©e
)

1269 
__IO
 
ušt32_t
 
h´t0
;

1271 
h´t0
 = 
USBx_HPRT0
;

1272 
h´t0
 &ð~(
USB_OTG_HPRT_PENA
 | 
USB_OTG_HPRT_PCDET
 |\

1273 
USB_OTG_HPRT_PENCHNG
 | 
USB_OTG_HPRT_POCCHNG
 );

1275 ià(((
h´t0
 & 
USB_OTG_HPRT_PPWR
è=ð0 ) && (
¡©e
 == 1 ))

1277 
USBx_HPRT0
 = (
USB_OTG_HPRT_PPWR
 | 
h´t0
);

1279 ià(((
h´t0
 & 
USB_OTG_HPRT_PPWR
è=ðUSB_OTG_HPRT_PPWRè&& (
¡©e
 == 0 ))

1281 
USBx_HPRT0
 = ((~
USB_OTG_HPRT_PPWR
è& 
h´t0
);

1283  
HAL_OK
;

1284 
	}
}

1295 
ušt32_t
 
	$USB_G‘Ho¡S³ed
 (
USB_OTG_Glob®Ty³Def
 *
USBx
)

1297 
__IO
 
ušt32_t
 
h´t0
;

1299 
h´t0
 = 
USBx_HPRT0
;

1300  ((
h´t0
 & 
USB_OTG_HPRT_PSPD
) >> 17);

1301 
	}
}

1308 
ušt32_t
 
	$USB_G‘Cu¼’tF¿me
 (
USB_OTG_Glob®Ty³Def
 *
USBx
)

1310  (
USBx_HOST
->
HFNUM
 & 
USB_OTG_HFNUM_FRNUM
);

1311 
	}
}

1337 
HAL_StusTy³Def
 
	$USB_HC_In™
(
USB_OTG_Glob®Ty³Def
 *
USBx
,

1338 
ušt8_t
 
ch_num
,

1339 
ušt8_t
 
•num
,

1340 
ušt8_t
 
dev_add»ss
,

1341 
ušt8_t
 
¥“d
,

1342 
ušt8_t
 
•_ty³
,

1343 
ušt16_t
 
mps
)

1347 
	`USBx_HC
(
ch_num
)->
HCINT
 = 0xFFFFFFFF;

1350 
•_ty³
)

1352 
EP_TYPE_CTRL
:

1353 
EP_TYPE_BULK
:

1355 
	`USBx_HC
(
ch_num
)->
HCINTMSK
 = 
USB_OTG_HCINTMSK_XFRCM
 |\

1356 
USB_OTG_HCINTMSK_STALLM
 |\

1357 
USB_OTG_HCINTMSK_TXERRM
 |\

1358 
USB_OTG_HCINTMSK_DTERRM
 |\

1359 
USB_OTG_HCINTMSK_AHBERR
 |\

1360 
USB_OTG_HCINTMSK_NAKM
 ;

1362 ià(
•num
 & 0x80)

1364 
	`USBx_HC
(
ch_num
)->
HCINTMSK
 |ð
USB_OTG_HCINTMSK_BBERRM
;

1368 if(
USBx
 !ð
USB_OTG_FS
)

1370 
	`USBx_HC
(
ch_num
)->
HCINTMSK
 |ð(
USB_OTG_HCINTMSK_NYET
 | 
USB_OTG_HCINTMSK_ACKM
);

1375 
EP_TYPE_INTR
:

1377 
	`USBx_HC
(
ch_num
)->
HCINTMSK
 = 
USB_OTG_HCINTMSK_XFRCM
 |\

1378 
USB_OTG_HCINTMSK_STALLM
 |\

1379 
USB_OTG_HCINTMSK_TXERRM
 |\

1380 
USB_OTG_HCINTMSK_DTERRM
 |\

1381 
USB_OTG_HCINTMSK_NAKM
 |\

1382 
USB_OTG_HCINTMSK_AHBERR
 |\

1383 
USB_OTG_HCINTMSK_FRMORM
 ;

1385 ià(
•num
 & 0x80)

1387 
	`USBx_HC
(
ch_num
)->
HCINTMSK
 |ð
USB_OTG_HCINTMSK_BBERRM
;

1391 
EP_TYPE_ISOC
:

1393 
	`USBx_HC
(
ch_num
)->
HCINTMSK
 = 
USB_OTG_HCINTMSK_XFRCM
 |\

1394 
USB_OTG_HCINTMSK_ACKM
 |\

1395 
USB_OTG_HCINTMSK_AHBERR
 |\

1396 
USB_OTG_HCINTMSK_FRMORM
 ;

1398 ià(
•num
 & 0x80)

1400 
	`USBx_HC
(
ch_num
)->
HCINTMSK
 |ð(
USB_OTG_HCINTMSK_TXERRM
 | 
USB_OTG_HCINTMSK_BBERRM
);

1406 
USBx_HOST
->
HAINTMSK
 |ð(1 << 
ch_num
);

1409 
USBx
->
GINTMSK
 |ð
USB_OTG_GINTMSK_HCIM
;

1412 
	`USBx_HC
(
ch_num
)->
HCCHAR
 = (((
dev_add»ss
 << 22è& 
USB_OTG_HCCHAR_DAD
) |\

1413 (((
•num
 & 0x7F)<< 11è& 
USB_OTG_HCCHAR_EPNUM
)|\

1414 ((((
•num
 & 0x80è=ð0x80)<< 15è& 
USB_OTG_HCCHAR_EPDIR
)|\

1415 (((
¥“d
 =ð
HPRT0_PRTSPD_LOW_SPEED
)<< 17è& 
USB_OTG_HCCHAR_LSDEV
)|\

1416 ((
•_ty³
 << 18è& 
USB_OTG_HCCHAR_EPTYP
)|\

1417 (
mps
 & 
USB_OTG_HCCHAR_MPSIZ
));

1419 ià(
•_ty³
 =ð
EP_TYPE_INTR
)

1421 
	`USBx_HC
(
ch_num
)->
HCCHAR
 |ð
USB_OTG_HCCHAR_ODDFRM
 ;

1424  
HAL_OK
;

1425 
	}
}

1437 #ià
defšed
 (
__CC_ARM
)

1438 #´agm¨
O0


1439 #–ià
defšed
 (
__GNUC__
)

1440 #´agm¨
GCC
 
Ýtimize
 ("O0")

1442 
HAL_StusTy³Def
 
	$USB_HC_S¹Xãr
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_HCTy³Def
 *
hc
, 
ušt8_t
 
dma
)

1444 
ušt8_t
 
is_oddäame
 = 0;

1445 
ušt16_t
 
Ën_wÜds
 = 0;

1446 
ušt16_t
 
num_·ck‘s
 = 0;

1447 
ušt16_t
 
max_hc_pkt_couÁ
 = 256;

1448 
ušt32_t
 
tm´eg
 = 0;

1450 if((
USBx
 !ð
USB_OTG_FS
è&& (
hc
->
¥“d
 =ð
USB_OTG_SPEED_HIGH
))

1452 if((
dma
 =ð0è&& (
hc
->
do_pšg
 == 1))

1454 
	`USB_DoPšg
(
USBx
, 
hc
->
ch_num
);

1455  
HAL_OK
;

1457 if(
dma
 == 1)

1459 
	`USBx_HC
(
hc
->
ch_num
)->
HCINTMSK
 &ð~(
USB_OTG_HCINTMSK_NYET
 | 
USB_OTG_HCINTMSK_ACKM
);

1460 
hc
->
do_pšg
 = 0;

1465 ià(
hc
->
xãr_Ën
 > 0)

1467 
num_·ck‘s
 = (
hc
->
xãr_Ën
 + hc->
max_·ck‘
 - 1) / hc->max_packet;

1469 ià(
num_·ck‘s
 > 
max_hc_pkt_couÁ
)

1471 
num_·ck‘s
 = 
max_hc_pkt_couÁ
;

1472 
hc
->
xãr_Ën
 = 
num_·ck‘s
 * hc->
max_·ck‘
;

1477 
num_·ck‘s
 = 1;

1479 ià(
hc
->
•_is_š
)

1481 
hc
->
xãr_Ën
 = 
num_·ck‘s
 * hc->
max_·ck‘
;

1485 
	`USBx_HC
(
hc
->
ch_num
)->
HCTSIZ
 = (((hc->
xãr_Ën
è& 
USB_OTG_HCTSIZ_XFRSIZ
)) |\

1486 ((
num_·ck‘s
 << 19è& 
USB_OTG_HCTSIZ_PKTCNT
) |\

1487 (((
hc
->
d©a_pid
è<< 29è& 
USB_OTG_HCTSIZ_DPID
);

1489 ià(
dma
)

1492 
	`USBx_HC
(
hc
->
ch_num
)->
HCDMA
 = (
ušt32_t
)hc->
xãr_buff
;

1495 
is_oddäame
 = (
USBx_HOST
->
HFNUM
 & 0x01) ? 0 : 1;

1496 
	`USBx_HC
(
hc
->
ch_num
)->
HCCHAR
 &ð~
USB_OTG_HCCHAR_ODDFRM
;

1497 
	`USBx_HC
(
hc
->
ch_num
)->
HCCHAR
 |ð(
is_oddäame
 << 29);

1500 
tm´eg
 = 
	`USBx_HC
(
hc
->
ch_num
)->
HCCHAR
;

1501 
tm´eg
 &ð~
USB_OTG_HCCHAR_CHDIS
;

1502 
tm´eg
 |ð
USB_OTG_HCCHAR_CHENA
;

1503 
	`USBx_HC
(
hc
->
ch_num
)->
HCCHAR
 = 
tm´eg
;

1505 ià(
dma
 == 0)

1507 if((
hc
->
•_is_š
 =ð0è&& (hc->
xãr_Ën
 > 0))

1509 
hc
->
•_ty³
)

1512 
EP_TYPE_CTRL
:

1513 
EP_TYPE_BULK
:

1515 
Ën_wÜds
 = (
hc
->
xãr_Ën
 + 3) / 4;

1518 if(
Ën_wÜds
 > (
USBx
->
HNPTXSTS
 & 0xFFFF))

1521 
USBx
->
GINTMSK
 |ð
USB_OTG_GINTMSK_NPTXFEM
;

1525 
EP_TYPE_INTR
:

1526 
EP_TYPE_ISOC
:

1527 
Ën_wÜds
 = (
hc
->
xãr_Ën
 + 3) / 4;

1529 if(
Ën_wÜds
 > (
USBx_HOST
->
HPTXSTS
 & 0xFFFF))

1532 
USBx
->
GINTMSK
 |ð
USB_OTG_GINTMSK_PTXFEM
;

1541 
	`USB_Wr™ePack‘
(
USBx
, 
hc
->
xãr_buff
, hc->
ch_num
, hc->
xãr_Ën
, 0);

1545  
HAL_OK
;

1546 
	}
}

1553 
ušt32_t
 
	$USB_HC_R—dIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
)

1555  ((
USBx_HOST
->
HAINT
) & 0xFFFF);

1556 
	}
}

1565 
HAL_StusTy³Def
 
	$USB_HC_H®t
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
hc_num
)

1567 
ušt32_t
 
couÁ
 = 0;

1570 ià(((
	`USBx_HC
(
hc_num
)->
HCCHAR
è& (
HCCHAR_CTRL
 << 18)è|| ((USBx_HC(hc_num)->HCCHARè& (
HCCHAR_BULK
 << 18)))

1572 
	`USBx_HC
(
hc_num
)->
HCCHAR
 |ð
USB_OTG_HCCHAR_CHDIS
;

1574 ià((
USBx
->
HNPTXSTS
 & 0xFFFF) == 0)

1576 
	`USBx_HC
(
hc_num
)->
HCCHAR
 &ð~
USB_OTG_HCCHAR_CHENA
;

1577 
	`USBx_HC
(
hc_num
)->
HCCHAR
 |ð
USB_OTG_HCCHAR_CHENA
;

1578 
	`USBx_HC
(
hc_num
)->
HCCHAR
 &ð~
USB_OTG_HCCHAR_EPDIR
;

1581 ià(++
couÁ
 > 1000)

1586 (
	`USBx_HC
(
hc_num
)->
HCCHAR
 & 
USB_OTG_HCCHAR_CHENA
) == USB_OTG_HCCHAR_CHENA);

1590 
	`USBx_HC
(
hc_num
)->
HCCHAR
 |ð
USB_OTG_HCCHAR_CHENA
;

1595 
	`USBx_HC
(
hc_num
)->
HCCHAR
 |ð
USB_OTG_HCCHAR_CHDIS
;

1597 ià((
USBx_HOST
->
HPTXSTS
 & 0xFFFF) == 0)

1599 
	`USBx_HC
(
hc_num
)->
HCCHAR
 &ð~
USB_OTG_HCCHAR_CHENA
;

1600 
	`USBx_HC
(
hc_num
)->
HCCHAR
 |ð
USB_OTG_HCCHAR_CHENA
;

1601 
	`USBx_HC
(
hc_num
)->
HCCHAR
 &ð~
USB_OTG_HCCHAR_EPDIR
;

1604 ià(++
couÁ
 > 1000)

1609 (
	`USBx_HC
(
hc_num
)->
HCCHAR
 & 
USB_OTG_HCCHAR_CHENA
) == USB_OTG_HCCHAR_CHENA);

1613 
	`USBx_HC
(
hc_num
)->
HCCHAR
 |ð
USB_OTG_HCCHAR_CHENA
;

1617  
HAL_OK
;

1618 
	}
}

1627 
HAL_StusTy³Def
 
	$USB_DoPšg
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
ch_num
)

1629 
ušt8_t
 
num_·ck‘s
 = 1;

1630 
ušt32_t
 
tm´eg
 = 0;

1632 
	`USBx_HC
(
ch_num
)->
HCTSIZ
 = ((
num_·ck‘s
 << 19è& 
USB_OTG_HCTSIZ_PKTCNT
) |\

1633 
USB_OTG_HCTSIZ_DOPING
;

1636 
tm´eg
 = 
	`USBx_HC
(
ch_num
)->
HCCHAR
;

1637 
tm´eg
 &ð~
USB_OTG_HCCHAR_CHDIS
;

1638 
tm´eg
 |ð
USB_OTG_HCCHAR_CHENA
;

1639 
	`USBx_HC
(
ch_num
)->
HCCHAR
 = 
tm´eg
;

1641  
HAL_OK
;

1642 
	}
}

1649 
HAL_StusTy³Def
 
	$USB_StÝHo¡
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

1651 
ušt8_t
 
i
;

1652 
ušt32_t
 
couÁ
 = 0;

1653 
ušt32_t
 
v®ue
;

1655 
	`USB_Di§bËGlob®IÁ
(
USBx
);

1658 
	`USB_FlushTxFifo
(
USBx
, 0x10);

1659 
	`USB_FlushRxFifo
(
USBx
);

1662 
i
 = 0; i <= 15; i++)

1665 
v®ue
 = 
	`USBx_HC
(
i
)->
HCCHAR
 ;

1666 
v®ue
 |ð
USB_OTG_HCCHAR_CHDIS
;

1667 
v®ue
 &ð~
USB_OTG_HCCHAR_CHENA
;

1668 
v®ue
 &ð~
USB_OTG_HCCHAR_EPDIR
;

1669 
	`USBx_HC
(
i
)->
HCCHAR
 = 
v®ue
;

1673 
i
 = 0; i <= 15; i++)

1675 
v®ue
 = 
	`USBx_HC
(
i
)->
HCCHAR
 ;

1677 
v®ue
 |ð
USB_OTG_HCCHAR_CHDIS
;

1678 
v®ue
 |ð
USB_OTG_HCCHAR_CHENA
;

1679 
v®ue
 &ð~
USB_OTG_HCCHAR_EPDIR
;

1681 
	`USBx_HC
(
i
)->
HCCHAR
 = 
v®ue
;

1684 ià(++
couÁ
 > 1000)

1689 (
	`USBx_HC
(
i
)->
HCCHAR
 & 
USB_OTG_HCCHAR_CHENA
) == USB_OTG_HCCHAR_CHENA);

1693 
USBx_HOST
->
HAINT
 = 0xFFFFFFFF;

1694 
USBx
->
GINTSTS
 = 0xFFFFFFFF;

1695 
	`USB_EÇbËGlob®IÁ
(
USBx
);

1696  
HAL_OK
;

1697 
	}
}

1702 
	gSTM32F401xC
 || 
	gSTM32F401xE
 || 
	gSTM32F411xE
 || 
	gSTM32F446xx
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 */

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\cmsis\arm_common_tables.h

24 #iâdeà
_ARM_COMMON_TABLES_H


25 
	#_ARM_COMMON_TABLES_H


	)

27 
	~"¬m_m©h.h
"

29 
ušt16_t
 
¬mB™RevTabË
[256];

30 
q15_t
 
¬mRecTabËQ15
[64];

31 
q31_t
 
¬mRecTabËQ31
[64];

32 cÚ¡ 
q31_t
 
»®CÛfAQ31
[1024];

33 cÚ¡ 
q31_t
 
»®CÛfBQ31
[1024];

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\cmsis\arm_math.h

251 #iâdeà
_ARM_MATH_H


252 
	#_ARM_MATH_H


	)

254 
	#__CMSIS_GENERIC


	)

256 #ià
defšed
 (
ARM_MATH_CM4
)

257 
	~"cÜe_cm4.h
"

258 #–ià
defšed
 (
ARM_MATH_CM3
)

259 
	~"cÜe_cm3.h
"

260 #–ià
defšed
 (
ARM_MATH_CM0
)

261 
	~"cÜe_cm0.h
"

263 
	~"ARMCM4.h
"

267 #undeà
__CMSIS_GENERIC


268 
	~"¡ršg.h
"

269 
	~"m©h.h
"

270 #ifdef 
__ýlu¥lus


280 
	#DELTA_Q31
 (0x100)

	)

281 
	#DELTA_Q15
 0x5

	)

282 
	#INDEX_MASK
 0x0000003F

	)

283 
	#PI
 3.14159265358979f

	)

289 
	#TABLE_SIZE
 256

	)

290 
	#TABLE_SPACING_Q31
 0x800000

	)

291 
	#TABLE_SPACING_Q15
 0x80

	)

298 
	#INPUT_SPACING
 0xB60B61

	)

307 
ARM_MATH_SUCCESS
 = 0,

308 
ARM_MATH_ARGUMENT_ERROR
 = -1,

309 
ARM_MATH_LENGTH_ERROR
 = -2,

310 
ARM_MATH_SIZE_MISMATCH
 = -3,

311 
ARM_MATH_NANINF
 = -4,

312 
ARM_MATH_SINGULAR
 = -5,

313 
ARM_MATH_TEST_FAILURE
 = -6

314 } 
	t¬m_¡©us
;

319 
št8_t
 
	tq7_t
;

324 
št16_t
 
	tq15_t
;

329 
št32_t
 
	tq31_t
;

334 
št64_t
 
	tq63_t
;

339 
	tæßt32_t
;

344 
	tæßt64_t
;

349 
	#__SIMD32
(
addr
è(*(
št32_t
 **è& (addr))

	)

351 #ià
defšed
 (
ARM_MATH_CM3
è|| defšed (
ARM_MATH_CM0
)

355 
	#__PKHBT
(
ARG1
, 
ARG2
, 
ARG3
èÐ(((
št32_t
)(ARG1) << 0) & (int32_t)0x0000FFFF) | \

356 (((
št32_t
)(
ARG2
è<< 
ARG3
è& (št32_t)0xFFFF0000è)

	)

364 #iâdeà
ARM_MATH_BIG_ENDIAN


366 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
èÐ(((
št32_t
)(v0) << 0) & (int32_t)0x000000FF) | \

367 (((
št32_t
)(
v1
) << 8) & (int32_t)0x0000FF00) | \

368 (((
št32_t
)(
v2
) << 16) & (int32_t)0x00FF0000) | \

369 (((
št32_t
)(
v3
è<< 24è& (št32_t)0xFF000000è)

	)

372 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
èÐ(((
št32_t
)(v3) << 0) & (int32_t)0x000000FF) | \

373 (((
št32_t
)(
v2
) << 8) & (int32_t)0x0000FF00) | \

374 (((
št32_t
)(
v1
) << 16) & (int32_t)0x00FF0000) | \

375 (((
št32_t
)(
v0
è<< 24è& (št32_t)0xFF000000è)

	)

383 
__INLINE
 
q31_t
 
þ_q63_to_q31
(

384 
q63_t
 
x
)

386  ((
q31_t
è(
x
 >> 32) != ((q31_t) x >> 31)) ?

387 ((0x7FFFFFFF ^ ((
q31_t
è(
x
 >> 63)))) : (q31_t) x;

393 
__INLINE
 
q15_t
 
þ_q63_to_q15
(

394 
q63_t
 
x
)

396  ((
q31_t
è(
x
 >> 32) != ((q31_t) x >> 31)) ?

397 ((0x7FFF ^ ((
q15_t
è(
x
 >> 63)))) : (q15_t) (x >> 15);

403 
__INLINE
 
q7_t
 
þ_q31_to_q7
(

404 
q31_t
 
x
)

406  ((
q31_t
è(
x
 >> 24) != ((q31_t) x >> 23)) ?

407 ((0x7F ^ ((
q7_t
è(
x
 >> 31)))) : (q7_t) x;

413 
__INLINE
 
q15_t
 
þ_q31_to_q15
(

414 
q31_t
 
x
)

416  ((
q31_t
è(
x
 >> 16) != ((q31_t) x >> 15)) ?

417 ((0x7FFF ^ ((
q15_t
è(
x
 >> 31)))) : (q15_t) x;

424 
__INLINE
 
q63_t
 
muÉ32x64
(

425 
q63_t
 
x
,

426 
q31_t
 
y
)

428  ((((
q63_t
è(
x
 & 0x00000000FFFFFFFFè* 
y
) >> 32) +

429 (((
q63_t
è(
x
 >> 32è* 
y
)));

433 #ià
defšed
 (
ARM_MATH_CM0
è&& defšed ( 
__CC_ARM
 )

434 
	#__CLZ
 
__þz


	)

437 #ià
defšed
 (
ARM_MATH_CM0
è&& ((defšed (
__ICCARM__
)è||(defšed (
__GNUC__
)è|| defšed (
__TASKING__
) )

439 
__INLINE
 
ušt32_t
 
__CLZ
(
q31_t
 
d©a
);

442 
__INLINE
 
ušt32_t
 
__CLZ
(
q31_t
 
d©a
)

444 
ušt32_t
 
couÁ
 = 0;

445 
ušt32_t
 
mask
 = 0x80000000;

447 (
d©a
 & 
mask
) == 0)

449 
couÁ
 += 1u;

450 
mask
 = mask >> 1u;

453 (
couÁ
);

463 
__INLINE
 
ušt32_t
 
¬m_»c_q31
(

464 
q31_t
 
š
,

465 
q31_t
 * 
d¡
,

466 
q31_t
 * 
pRecTabË
)

469 
ušt32_t
 
out
, 
‹mpV®
;

470 
ušt32_t
 
šdex
, 
i
;

471 
ušt32_t
 
signB™s
;

473 if(
š
 > 0)

475 
signB™s
 = 
__CLZ
(
š
) - 1;

479 
signB™s
 = 
__CLZ
(-
š
) - 1;

483 
š
 = iÀ<< 
signB™s
;

486 
šdex
 = (
ušt32_t
è(
š
 >> 24u);

487 
šdex
 = (šdex & 
INDEX_MASK
);

490 
out
 = 
pRecTabË
[
šdex
];

494 
i
 = 0u; i < 2u; i++)

496 
‹mpV®
 = (
q31_t
è(((
q63_t
è
š
 * 
out
) >> 31u);

497 
‹mpV®
 = 0x7FFFFFFF -empVal;

500 
out
 = (
q31_t
è
þ_q63_to_q31
(((
q63_t
èouˆ* 
‹mpV®
) >> 30u);

504 *
d¡
 = 
out
;

507  (
signB™s
 + 1u);

514 
__INLINE
 
ušt32_t
 
¬m_»c_q15
(

515 
q15_t
 
š
,

516 
q15_t
 * 
d¡
,

517 
q15_t
 * 
pRecTabË
)

520 
ušt32_t
 
out
 = 0, 
‹mpV®
 = 0;

521 
ušt32_t
 
šdex
 = 0, 
i
 = 0;

522 
ušt32_t
 
signB™s
 = 0;

524 if(
š
 > 0)

526 
signB™s
 = 
__CLZ
(
š
) - 17;

530 
signB™s
 = 
__CLZ
(-
š
) - 17;

534 
š
 = iÀ<< 
signB™s
;

537 
šdex
 = 
š
 >> 8;

538 
šdex
 = (šdex & 
INDEX_MASK
);

541 
out
 = 
pRecTabË
[
šdex
];

545 
i
 = 0; i < 2; i++)

547 
‹mpV®
 = (
q15_t
è(((
q31_t
è
š
 * 
out
) >> 15);

548 
‹mpV®
 = 0x7FFF -empVal;

550 
out
 = (
q15_t
è(((
q31_t
èouˆ* 
‹mpV®
) >> 14);

554 *
d¡
 = 
out
;

557  (
signB™s
 + 1);

565 #ià
defšed
(
ARM_MATH_CM0
)

567 
__INLINE
 
q31_t
 
__SSAT
(

568 
q31_t
 
x
,

569 
ušt32_t
 
y
)

571 
št32_t
 
posMax
, 
ÃgMš
;

572 
ušt32_t
 
i
;

574 
posMax
 = 1;

575 
i
 = 0; i < (
y
 - 1); i++)

577 
posMax
 =…osMax * 2;

580 if(
x
 > 0)

582 
posMax
 = (posMax - 1);

584 if(
x
 > 
posMax
)

586 
x
 = 
posMax
;

591 
ÃgMš
 = -
posMax
;

593 if(
x
 < 
ÃgMš
)

595 
x
 = 
ÃgMš
;

598  (
x
);

610 #ià
defšed
 (
ARM_MATH_CM3
è|| defšed (
ARM_MATH_CM0
)

615 
__INLINE
 
q31_t
 
__QADD8
(

616 
q31_t
 
x
,

617 
q31_t
 
y
)

620 
q31_t
 
sum
;

621 
q7_t
 
r
, 
s
, 
t
, 
u
;

623 
r
 = (è
x
;

624 
s
 = (è
y
;

626 
r
 = 
__SSAT
((
q31_t
èÔ + 
s
), 8);

627 
s
 = 
__SSAT
(((
q31_t
è(((
x
 << 16è>> 24è+ ((
y
 << 16) >> 24))), 8);

628 
t
 = 
__SSAT
(((
q31_t
è(((
x
 << 8è>> 24è+ ((
y
 << 8) >> 24))), 8);

629 
u
 = 
__SSAT
(((
q31_t
è((
x
 >> 24è+ (
y
 >> 24))), 8);

631 
sum
 = (((
q31_t
è
u
 << 24è& 0xFF000000è| (((q31_tè
t
 << 16) & 0x00FF0000) |

632 (((
q31_t
è
s
 << 8è& 0x0000FF00è| (
r
 & 0x000000FF);

634  
sum
;

641 
__INLINE
 
q31_t
 
__QSUB8
(

642 
q31_t
 
x
,

643 
q31_t
 
y
)

646 
q31_t
 
sum
;

647 
q31_t
 
r
, 
s
, 
t
, 
u
;

649 
r
 = (è
x
;

650 
s
 = (è
y
;

652 
r
 = 
__SSAT
(Ô - 
s
), 8);

653 
s
 = 
__SSAT
(((
q31_t
è(((
x
 << 16è>> 24è- ((
y
 << 16) >> 24))), 8) << 8;

654 
t
 = 
__SSAT
(((
q31_t
è(((
x
 << 8è>> 24è- ((
y
 << 8) >> 24))), 8) << 16;

655 
u
 = 
__SSAT
(((
q31_t
è((
x
 >> 24è- (
y
 >> 24))), 8) << 24;

657 
sum
 =

658 (
u
 & 0xFF000000è| (
t
 & 0x00FF0000è| (
s
 & 0x0000FF00è| (
r
 & 0x000000FF);

660  
sum
;

670 
__INLINE
 
q31_t
 
__QADD16
(

671 
q31_t
 
x
,

672 
q31_t
 
y
)

675 
q31_t
 
sum
;

676 
q31_t
 
r
, 
s
;

678 
r
 = (è
x
;

679 
s
 = (è
y
;

681 
r
 = 
__SSAT
Ô + 
s
, 16);

682 
s
 = 
__SSAT
(((
q31_t
è((
x
 >> 16è+ (
y
 >> 16))), 16) << 16;

684 
sum
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

686  
sum
;

693 
__INLINE
 
q31_t
 
__SHADD16
(

694 
q31_t
 
x
,

695 
q31_t
 
y
)

698 
q31_t
 
sum
;

699 
q31_t
 
r
, 
s
;

701 
r
 = (è
x
;

702 
s
 = (è
y
;

704 
r
 = (Ô >> 1è+ (
s
 >> 1));

705 
s
 = ((
q31_t
è((
x
 >> 17è+ (
y
 >> 17))) << 16;

707 
sum
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

709  
sum
;

716 
__INLINE
 
q31_t
 
__QSUB16
(

717 
q31_t
 
x
,

718 
q31_t
 
y
)

721 
q31_t
 
sum
;

722 
q31_t
 
r
, 
s
;

724 
r
 = (è
x
;

725 
s
 = (è
y
;

727 
r
 = 
__SSAT
Ô - 
s
, 16);

728 
s
 = 
__SSAT
(((
q31_t
è((
x
 >> 16è- (
y
 >> 16))), 16) << 16;

730 
sum
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

732  
sum
;

738 
__INLINE
 
q31_t
 
__SHSUB16
(

739 
q31_t
 
x
,

740 
q31_t
 
y
)

743 
q31_t
 
diff
;

744 
q31_t
 
r
, 
s
;

746 
r
 = (è
x
;

747 
s
 = (è
y
;

749 
r
 = (Ô >> 1è- (
s
 >> 1));

750 
s
 = (((
x
 >> 17è- (
y
 >> 17)) << 16);

752 
diff
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

754  
diff
;

760 
__INLINE
 
q31_t
 
__QASX
(

761 
q31_t
 
x
,

762 
q31_t
 
y
)

765 
q31_t
 
sum
 = 0;

767 
sum
 = ((sum + 
þ_q31_to_q15
((
q31_t
è((è(
x
 >> 16è+ (è
y
))) << 16) +

768 
þ_q31_to_q15
((
q31_t
è((è
x
 - (è(
y
 >> 16)));

770  
sum
;

776 
__INLINE
 
q31_t
 
__SHASX
(

777 
q31_t
 
x
,

778 
q31_t
 
y
)

781 
q31_t
 
sum
;

782 
q31_t
 
r
, 
s
;

784 
r
 = (è
x
;

785 
s
 = (è
y
;

787 
r
 = (Ô >> 1è- (
y
 >> 17));

788 
s
 = (((
x
 >> 17) + (s >> 1)) << 16);

790 
sum
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

792  
sum
;

799 
__INLINE
 
q31_t
 
__QSAX
(

800 
q31_t
 
x
,

801 
q31_t
 
y
)

804 
q31_t
 
sum
 = 0;

806 
sum
 = ((sum + 
þ_q31_to_q15
((
q31_t
è((è(
x
 >> 16è- (è
y
))) << 16) +

807 
þ_q31_to_q15
((
q31_t
è((è
x
 + (è(
y
 >> 16)));

809  
sum
;

815 
__INLINE
 
q31_t
 
__SHSAX
(

816 
q31_t
 
x
,

817 
q31_t
 
y
)

820 
q31_t
 
sum
;

821 
q31_t
 
r
, 
s
;

823 
r
 = (è
x
;

824 
s
 = (è
y
;

826 
r
 = (Ô >> 1è+ (
y
 >> 17));

827 
s
 = (((
x
 >> 17) - (s >> 1)) << 16);

829 
sum
 = (
s
 & 0xFFFF0000è| (
r
 & 0x0000FFFF);

831  
sum
;

837 
__INLINE
 
q31_t
 
__SMUSDX
(

838 
q31_t
 
x
,

839 
q31_t
 
y
)

842  ((
q31_t
)(((è
x
 * (è(
y
 >> 16)) -

843 ((è(
x
 >> 16è* (è
y
)));

849 
__INLINE
 
q31_t
 
__SMUADX
(

850 
q31_t
 
x
,

851 
q31_t
 
y
)

854  ((
q31_t
)(((è
x
 * (è(
y
 >> 16)) +

855 ((è(
x
 >> 16è* (è
y
)));

861 
__INLINE
 
q31_t
 
__QADD
(

862 
q31_t
 
x
,

863 
q31_t
 
y
)

865  
þ_q63_to_q31
((
q63_t
è
x
 + 
y
);

871 
__INLINE
 
q31_t
 
__QSUB
(

872 
q31_t
 
x
,

873 
q31_t
 
y
)

875  
þ_q63_to_q31
((
q63_t
è
x
 - 
y
);

881 
__INLINE
 
q31_t
 
__SMLAD
(

882 
q31_t
 
x
,

883 
q31_t
 
y
,

884 
q31_t
 
sum
)

887  (
sum
 + ((è(
x
 >> 16è* (è(
y
 >> 16)) +

888 ((è
x
 * (è
y
));

894 
__INLINE
 
q31_t
 
__SMLADX
(

895 
q31_t
 
x
,

896 
q31_t
 
y
,

897 
q31_t
 
sum
)

900  (
sum
 + ((è(
x
 >> 16è* (è(
y
)) +

901 ((è
x
 * (è(
y
 >> 16)));

907 
__INLINE
 
q31_t
 
__SMLSDX
(

908 
q31_t
 
x
,

909 
q31_t
 
y
,

910 
q31_t
 
sum
)

913  (
sum
 - ((è(
x
 >> 16è* (è(
y
)) +

914 ((è
x
 * (è(
y
 >> 16)));

920 
__INLINE
 
q63_t
 
__SMLALD
(

921 
q31_t
 
x
,

922 
q31_t
 
y
,

923 
q63_t
 
sum
)

926  (
sum
 + ((è(
x
 >> 16è* (è(
y
 >> 16)) +

927 ((è
x
 * (è
y
));

933 
__INLINE
 
q63_t
 
__SMLALDX
(

934 
q31_t
 
x
,

935 
q31_t
 
y
,

936 
q63_t
 
sum
)

939  (
sum
 + ((è(
x
 >> 16è* (è
y
)) +

940 ((è
x
 * (è(
y
 >> 16));

946 
__INLINE
 
q31_t
 
__SMUAD
(

947 
q31_t
 
x
,

948 
q31_t
 
y
)

951  (((
x
 >> 16è* (
y
 >> 16)) +

952 (((
x
 << 16è>> 16è* ((
y
 << 16) >> 16)));

958 
__INLINE
 
q31_t
 
__SMUSD
(

959 
q31_t
 
x
,

960 
q31_t
 
y
)

963  (-((
x
 >> 16è* (
y
 >> 16)) +

964 (((
x
 << 16è>> 16è* ((
y
 << 16) >> 16)));

978 
ušt16_t
 
numT­s
;

979 
q7_t
 *
pS‹
;

980 
q7_t
 *
pCÛffs
;

981 } 
	t¬m_fœ_š¡ªû_q7
;

988 
ušt16_t
 
numT­s
;

989 
q15_t
 *
pS‹
;

990 
q15_t
 *
pCÛffs
;

991 } 
	t¬m_fœ_š¡ªû_q15
;

998 
ušt16_t
 
numT­s
;

999 
q31_t
 *
pS‹
;

1000 
q31_t
 *
pCÛffs
;

1001 } 
	t¬m_fœ_š¡ªû_q31
;

1008 
ušt16_t
 
numT­s
;

1009 
æßt32_t
 *
pS‹
;

1010 
æßt32_t
 *
pCÛffs
;

1011 } 
	t¬m_fœ_š¡ªû_f32
;

1022 
¬m_fœ_q7
(

1023 cÚ¡ 
¬m_fœ_š¡ªû_q7
 * 
S
,

1024 
q7_t
 * 
pSrc
,

1025 
q7_t
 * 
pD¡
,

1026 
ušt32_t
 
blockSize
);

1038 
¬m_fœ_š™_q7
(

1039 
¬m_fœ_š¡ªû_q7
 * 
S
,

1040 
ušt16_t
 
numT­s
,

1041 
q7_t
 * 
pCÛffs
,

1042 
q7_t
 * 
pS‹
,

1043 
ušt32_t
 
blockSize
);

1054 
¬m_fœ_q15
(

1055 cÚ¡ 
¬m_fœ_š¡ªû_q15
 * 
S
,

1056 
q15_t
 * 
pSrc
,

1057 
q15_t
 * 
pD¡
,

1058 
ušt32_t
 
blockSize
);

1068 
¬m_fœ_ç¡_q15
(

1069 cÚ¡ 
¬m_fœ_š¡ªû_q15
 * 
S
,

1070 
q15_t
 * 
pSrc
,

1071 
q15_t
 * 
pD¡
,

1072 
ušt32_t
 
blockSize
);

1085 
¬m_¡©us
 
¬m_fœ_š™_q15
(

1086 
¬m_fœ_š¡ªû_q15
 * 
S
,

1087 
ušt16_t
 
numT­s
,

1088 
q15_t
 * 
pCÛffs
,

1089 
q15_t
 * 
pS‹
,

1090 
ušt32_t
 
blockSize
);

1100 
¬m_fœ_q31
(

1101 cÚ¡ 
¬m_fœ_š¡ªû_q31
 * 
S
,

1102 
q31_t
 * 
pSrc
,

1103 
q31_t
 * 
pD¡
,

1104 
ušt32_t
 
blockSize
);

1114 
¬m_fœ_ç¡_q31
(

1115 cÚ¡ 
¬m_fœ_š¡ªû_q31
 * 
S
,

1116 
q31_t
 * 
pSrc
,

1117 
q31_t
 * 
pD¡
,

1118 
ušt32_t
 
blockSize
);

1129 
¬m_fœ_š™_q31
(

1130 
¬m_fœ_š¡ªû_q31
 * 
S
,

1131 
ušt16_t
 
numT­s
,

1132 
q31_t
 * 
pCÛffs
,

1133 
q31_t
 * 
pS‹
,

1134 
ušt32_t
 
blockSize
);

1144 
¬m_fœ_f32
(

1145 cÚ¡ 
¬m_fœ_š¡ªû_f32
 * 
S
,

1146 
æßt32_t
 * 
pSrc
,

1147 
æßt32_t
 * 
pD¡
,

1148 
ušt32_t
 
blockSize
);

1159 
¬m_fœ_š™_f32
(

1160 
¬m_fœ_š¡ªû_f32
 * 
S
,

1161 
ušt16_t
 
numT­s
,

1162 
æßt32_t
 * 
pCÛffs
,

1163 
æßt32_t
 * 
pS‹
,

1164 
ušt32_t
 
blockSize
);

1172 
št8_t
 
numSges
;

1173 
q15_t
 *
pS‹
;

1174 
q15_t
 *
pCÛffs
;

1175 
št8_t
 
po¡Shiá
;

1177 } 
	t¬m_biquad_ÿsd_df1_š¡_q15
;

1185 
ušt32_t
 
numSges
;

1186 
q31_t
 *
pS‹
;

1187 
q31_t
 *
pCÛffs
;

1188 
ušt8_t
 
po¡Shiá
;

1190 } 
	t¬m_biquad_ÿsd_df1_š¡_q31
;

1197 
ušt32_t
 
numSges
;

1198 
æßt32_t
 *
pS‹
;

1199 
æßt32_t
 *
pCÛffs
;

1202 } 
	t¬m_biquad_ÿsd_df1_š¡_f32
;

1215 
¬m_biquad_ÿsÿde_df1_q15
(

1216 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1217 
q15_t
 * 
pSrc
,

1218 
q15_t
 * 
pD¡
,

1219 
ušt32_t
 
blockSize
);

1231 
¬m_biquad_ÿsÿde_df1_š™_q15
(

1232 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1233 
ušt8_t
 
numSges
,

1234 
q15_t
 * 
pCÛffs
,

1235 
q15_t
 * 
pS‹
,

1236 
št8_t
 
po¡Shiá
);

1248 
¬m_biquad_ÿsÿde_df1_ç¡_q15
(

1249 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1250 
q15_t
 * 
pSrc
,

1251 
q15_t
 * 
pD¡
,

1252 
ušt32_t
 
blockSize
);

1264 
¬m_biquad_ÿsÿde_df1_q31
(

1265 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1266 
q31_t
 * 
pSrc
,

1267 
q31_t
 * 
pD¡
,

1268 
ušt32_t
 
blockSize
);

1279 
¬m_biquad_ÿsÿde_df1_ç¡_q31
(

1280 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1281 
q31_t
 * 
pSrc
,

1282 
q31_t
 * 
pD¡
,

1283 
ušt32_t
 
blockSize
);

1295 
¬m_biquad_ÿsÿde_df1_š™_q31
(

1296 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1297 
ušt8_t
 
numSges
,

1298 
q31_t
 * 
pCÛffs
,

1299 
q31_t
 * 
pS‹
,

1300 
št8_t
 
po¡Shiá
);

1311 
¬m_biquad_ÿsÿde_df1_f32
(

1312 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_f32
 * 
S
,

1313 
æßt32_t
 * 
pSrc
,

1314 
æßt32_t
 * 
pD¡
,

1315 
ušt32_t
 
blockSize
);

1326 
¬m_biquad_ÿsÿde_df1_š™_f32
(

1327 
¬m_biquad_ÿsd_df1_š¡_f32
 * 
S
,

1328 
ušt8_t
 
numSges
,

1329 
æßt32_t
 * 
pCÛffs
,

1330 
æßt32_t
 * 
pS‹
);

1339 
ušt16_t
 
numRows
;

1340 
ušt16_t
 
numCÞs
;

1341 
æßt32_t
 *
pD©a
;

1342 } 
	t¬m_m©rix_š¡ªû_f32
;

1350 
ušt16_t
 
numRows
;

1351 
ušt16_t
 
numCÞs
;

1352 
q15_t
 *
pD©a
;

1354 } 
	t¬m_m©rix_š¡ªû_q15
;

1362 
ušt16_t
 
numRows
;

1363 
ušt16_t
 
numCÞs
;

1364 
q31_t
 *
pD©a
;

1366 } 
	t¬m_m©rix_š¡ªû_q31
;

1379 
¬m_¡©us
 
¬m_m©_add_f32
(

1380 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1381 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1382 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1393 
¬m_¡©us
 
¬m_m©_add_q15
(

1394 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1395 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1396 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1407 
¬m_¡©us
 
¬m_m©_add_q31
(

1408 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1409 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1410 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1421 
¬m_¡©us
 
¬m_m©_Œªs_f32
(

1422 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrc
,

1423 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1434 
¬m_¡©us
 
¬m_m©_Œªs_q15
(

1435 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrc
,

1436 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1446 
¬m_¡©us
 
¬m_m©_Œªs_q31
(

1447 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrc
,

1448 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1460 
¬m_¡©us
 
¬m_m©_muÉ_f32
(

1461 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1462 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1463 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1474 
¬m_¡©us
 
¬m_m©_muÉ_q15
(

1475 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1476 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1477 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1478 
q15_t
 * 
pS‹
);

1490 
¬m_¡©us
 
¬m_m©_muÉ_ç¡_q15
(

1491 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1492 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1493 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1494 
q15_t
 * 
pS‹
);

1505 
¬m_¡©us
 
¬m_m©_muÉ_q31
(

1506 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1507 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1508 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1519 
¬m_¡©us
 
¬m_m©_muÉ_ç¡_q31
(

1520 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1521 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1522 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1534 
¬m_¡©us
 
¬m_m©_sub_f32
(

1535 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1536 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1537 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1548 
¬m_¡©us
 
¬m_m©_sub_q15
(

1549 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1550 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1551 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1562 
¬m_¡©us
 
¬m_m©_sub_q31
(

1563 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1564 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1565 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1576 
¬m_¡©us
 
¬m_m©_sÿË_f32
(

1577 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrc
,

1578 
æßt32_t
 
sÿË
,

1579 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1591 
¬m_¡©us
 
¬m_m©_sÿË_q15
(

1592 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrc
,

1593 
q15_t
 
sÿËF¿ù
,

1594 
št32_t
 
shiá
,

1595 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1607 
¬m_¡©us
 
¬m_m©_sÿË_q31
(

1608 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrc
,

1609 
q31_t
 
sÿËF¿ù
,

1610 
št32_t
 
shiá
,

1611 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1623 
¬m_m©_š™_q31
(

1624 
¬m_m©rix_š¡ªû_q31
 * 
S
,

1625 
ušt16_t
 
nRows
,

1626 
ušt16_t
 
nCÞumns
,

1627 
q31_t
 *
pD©a
);

1638 
¬m_m©_š™_q15
(

1639 
¬m_m©rix_š¡ªû_q15
 * 
S
,

1640 
ušt16_t
 
nRows
,

1641 
ušt16_t
 
nCÞumns
,

1642 
q15_t
 *
pD©a
);

1653 
¬m_m©_š™_f32
(

1654 
¬m_m©rix_š¡ªû_f32
 * 
S
,

1655 
ušt16_t
 
nRows
,

1656 
ušt16_t
 
nCÞumns
,

1657 
æßt32_t
 *
pD©a
);

1666 
q15_t
 
A0
;

1667 #ifdeà
ARM_MATH_CM0


1668 
q15_t
 
A1
;

1669 
q15_t
 
A2
;

1671 
q31_t
 
A1
;

1673 
q15_t
 
¡©e
[3];

1674 
q15_t
 
Kp
;

1675 
q15_t
 
Ki
;

1676 
q15_t
 
Kd
;

1677 } 
	t¬m_pid_š¡ªû_q15
;

1684 
q31_t
 
A0
;

1685 
q31_t
 
A1
;

1686 
q31_t
 
A2
;

1687 
q31_t
 
¡©e
[3];

1688 
q31_t
 
Kp
;

1689 
q31_t
 
Ki
;

1690 
q31_t
 
Kd
;

1692 } 
	t¬m_pid_š¡ªû_q31
;

1699 
æßt32_t
 
A0
;

1700 
æßt32_t
 
A1
;

1701 
æßt32_t
 
A2
;

1702 
æßt32_t
 
¡©e
[3];

1703 
æßt32_t
 
Kp
;

1704 
æßt32_t
 
Ki
;

1705 
æßt32_t
 
Kd
;

1706 } 
	t¬m_pid_š¡ªû_f32
;

1716 
¬m_pid_š™_f32
(

1717 
¬m_pid_š¡ªû_f32
 * 
S
,

1718 
št32_t
 
»£tS‹FÏg
);

1725 
¬m_pid_»£t_f32
(

1726 
¬m_pid_š¡ªû_f32
 * 
S
);

1735 
¬m_pid_š™_q31
(

1736 
¬m_pid_š¡ªû_q31
 * 
S
,

1737 
št32_t
 
»£tS‹FÏg
);

1746 
¬m_pid_»£t_q31
(

1747 
¬m_pid_š¡ªû_q31
 * 
S
);

1755 
¬m_pid_š™_q15
(

1756 
¬m_pid_š¡ªû_q15
 * 
S
,

1757 
št32_t
 
»£tS‹FÏg
);

1764 
¬m_pid_»£t_q15
(

1765 
¬m_pid_š¡ªû_q15
 * 
S
);

1773 
ušt32_t
 
nV®ues
;

1774 
æßt32_t
 
x1
;

1775 
æßt32_t
 
xS·cšg
;

1776 
æßt32_t
 *
pYD©a
;

1777 } 
	t¬m_lš—r_š‹½_š¡ªû_f32
;

1785 
ušt16_t
 
numRows
;

1786 
ušt16_t
 
numCÞs
;

1787 
æßt32_t
 *
pD©a
;

1788 } 
	t¬m_bžš—r_š‹½_š¡ªû_f32
;

1796 
ušt16_t
 
numRows
;

1797 
ušt16_t
 
numCÞs
;

1798 
q31_t
 *
pD©a
;

1799 } 
	t¬m_bžš—r_š‹½_š¡ªû_q31
;

1807 
ušt16_t
 
numRows
;

1808 
ušt16_t
 
numCÞs
;

1809 
q15_t
 *
pD©a
;

1810 } 
	t¬m_bžš—r_š‹½_š¡ªû_q15
;

1818 
ušt16_t
 
numRows
;

1819 
ušt16_t
 
numCÞs
;

1820 
q7_t
 *
pD©a
;

1821 } 
	t¬m_bžš—r_š‹½_š¡ªû_q7
;

1833 
¬m_muÉ_q7
(

1834 
q7_t
 * 
pSrcA
,

1835 
q7_t
 * 
pSrcB
,

1836 
q7_t
 * 
pD¡
,

1837 
ušt32_t
 
blockSize
);

1848 
¬m_muÉ_q15
(

1849 
q15_t
 * 
pSrcA
,

1850 
q15_t
 * 
pSrcB
,

1851 
q15_t
 * 
pD¡
,

1852 
ušt32_t
 
blockSize
);

1863 
¬m_muÉ_q31
(

1864 
q31_t
 * 
pSrcA
,

1865 
q31_t
 * 
pSrcB
,

1866 
q31_t
 * 
pD¡
,

1867 
ušt32_t
 
blockSize
);

1878 
¬m_muÉ_f32
(

1879 
æßt32_t
 * 
pSrcA
,

1880 
æßt32_t
 * 
pSrcB
,

1881 
æßt32_t
 * 
pD¡
,

1882 
ušt32_t
 
blockSize
);

1891 
ušt16_t
 
fáL’
;

1892 
ušt8_t
 
ifáFÏg
;

1893 
ušt8_t
 
b™Rev”£FÏg
;

1894 
q15_t
 *
pTwiddË
;

1895 
ušt16_t
 *
pB™RevTabË
;

1896 
ušt16_t
 
twidCÛfModif›r
;

1897 
ušt16_t
 
b™RevFaùÜ
;

1898 } 
	t¬m_cfá_¿dix4_š¡ªû_q15
;

1906 
ušt16_t
 
fáL’
;

1907 
ušt8_t
 
ifáFÏg
;

1908 
ušt8_t
 
b™Rev”£FÏg
;

1909 
q31_t
 *
pTwiddË
;

1910 
ušt16_t
 *
pB™RevTabË
;

1911 
ušt16_t
 
twidCÛfModif›r
;

1912 
ušt16_t
 
b™RevFaùÜ
;

1913 } 
	t¬m_cfá_¿dix4_š¡ªû_q31
;

1921 
ušt16_t
 
fáL’
;

1922 
ušt8_t
 
ifáFÏg
;

1923 
ušt8_t
 
b™Rev”£FÏg
;

1924 
æßt32_t
 *
pTwiddË
;

1925 
ušt16_t
 *
pB™RevTabË
;

1926 
ušt16_t
 
twidCÛfModif›r
;

1927 
ušt16_t
 
b™RevFaùÜ
;

1928 
æßt32_t
 
ÚebyfáL’
;

1929 } 
	t¬m_cfá_¿dix4_š¡ªû_f32
;

1938 
¬m_cfá_¿dix4_q15
(

1939 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S
,

1940 
q15_t
 * 
pSrc
);

1951 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_q15
(

1952 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S
,

1953 
ušt16_t
 
fáL’
,

1954 
ušt8_t
 
ifáFÏg
,

1955 
ušt8_t
 
b™Rev”£FÏg
);

1964 
¬m_cfá_¿dix4_q31
(

1965 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S
,

1966 
q31_t
 * 
pSrc
);

1977 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_q31
(

1978 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S
,

1979 
ušt16_t
 
fáL’
,

1980 
ušt8_t
 
ifáFÏg
,

1981 
ušt8_t
 
b™Rev”£FÏg
);

1990 
¬m_cfá_¿dix4_f32
(

1991 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S
,

1992 
æßt32_t
 * 
pSrc
);

2003 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_f32
(

2004 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S
,

2005 
ušt16_t
 
fáL’
,

2006 
ušt8_t
 
ifáFÏg
,

2007 
ušt8_t
 
b™Rev”£FÏg
);

2024 
¬m_¿dix4_bu‰”æy_f32
(

2025 
æßt32_t
 * 
pSrc
,

2026 
ušt16_t
 
fáL’
,

2027 
æßt32_t
 * 
pCÛf
,

2028 
ušt16_t
 
twidCÛfModif›r
);

2040 
¬m_¿dix4_bu‰”æy_šv”£_f32
(

2041 
æßt32_t
 * 
pSrc
,

2042 
ušt16_t
 
fáL’
,

2043 
æßt32_t
 * 
pCÛf
,

2044 
ušt16_t
 
twidCÛfModif›r
,

2045 
æßt32_t
 
ÚebyfáL’
);

2056 
¬m_b™»v”§l_f32
(

2057 
æßt32_t
 *
pSrc
,

2058 
ušt16_t
 
fáSize
,

2059 
ušt16_t
 
b™RevFaùÜ
,

2060 
ušt16_t
 *
pB™RevTab
);

2071 
¬m_¿dix4_bu‰”æy_q31
(

2072 
q31_t
 *
pSrc
,

2073 
ušt32_t
 
fáL’
,

2074 
q31_t
 *
pCÛf
,

2075 
ušt32_t
 
twidCÛfModif›r
);

2086 
¬m_¿dix4_bu‰”æy_šv”£_q31
(

2087 
q31_t
 * 
pSrc
,

2088 
ušt32_t
 
fáL’
,

2089 
q31_t
 * 
pCÛf
,

2090 
ušt32_t
 
twidCÛfModif›r
);

2101 
¬m_b™»v”§l_q31
(

2102 
q31_t
 * 
pSrc
,

2103 
ušt32_t
 
fáL’
,

2104 
ušt16_t
 
b™RevFaùÜ
,

2105 
ušt16_t
 *
pB™RevTab
);

2116 
¬m_¿dix4_bu‰”æy_q15
(

2117 
q15_t
 *
pSrc16
,

2118 
ušt32_t
 
fáL’
,

2119 
q15_t
 *
pCÛf16
,

2120 
ušt32_t
 
twidCÛfModif›r
);

2131 
¬m_¿dix4_bu‰”æy_šv”£_q15
(

2132 
q15_t
 *
pSrc16
,

2133 
ušt32_t
 
fáL’
,

2134 
q15_t
 *
pCÛf16
,

2135 
ušt32_t
 
twidCÛfModif›r
);

2146 
¬m_b™»v”§l_q15
(

2147 
q15_t
 * 
pSrc
,

2148 
ušt32_t
 
fáL’
,

2149 
ušt16_t
 
b™RevFaùÜ
,

2150 
ušt16_t
 *
pB™RevTab
);

2158 
ušt32_t
 
fáL’R—l
;

2159 
ušt32_t
 
fáL’By2
;

2160 
ušt8_t
 
ifáFÏgR
;

2161 
ušt8_t
 
b™Rev”£FÏgR
;

2162 
ušt32_t
 
twidCÛfRModif›r
;

2163 
q15_t
 *
pTwiddËAR—l
;

2164 
q15_t
 *
pTwiddËBR—l
;

2165 
¬m_cfá_¿dix4_š¡ªû_q15
 *
pCfá
;

2166 } 
	t¬m_rfá_š¡ªû_q15
;

2174 
ušt32_t
 
fáL’R—l
;

2175 
ušt32_t
 
fáL’By2
;

2176 
ušt8_t
 
ifáFÏgR
;

2177 
ušt8_t
 
b™Rev”£FÏgR
;

2178 
ušt32_t
 
twidCÛfRModif›r
;

2179 
q31_t
 *
pTwiddËAR—l
;

2180 
q31_t
 *
pTwiddËBR—l
;

2181 
¬m_cfá_¿dix4_š¡ªû_q31
 *
pCfá
;

2182 } 
	t¬m_rfá_š¡ªû_q31
;

2190 
ušt32_t
 
fáL’R—l
;

2191 
ušt16_t
 
fáL’By2
;

2192 
ušt8_t
 
ifáFÏgR
;

2193 
ušt8_t
 
b™Rev”£FÏgR
;

2194 
ušt32_t
 
twidCÛfRModif›r
;

2195 
æßt32_t
 *
pTwiddËAR—l
;

2196 
æßt32_t
 *
pTwiddËBR—l
;

2197 
¬m_cfá_¿dix4_š¡ªû_f32
 *
pCfá
;

2198 } 
	t¬m_rfá_š¡ªû_f32
;

2208 
¬m_rfá_q15
(

2209 cÚ¡ 
¬m_rfá_š¡ªû_q15
 * 
S
,

2210 
q15_t
 * 
pSrc
,

2211 
q15_t
 * 
pD¡
);

2223 
¬m_¡©us
 
¬m_rfá_š™_q15
(

2224 
¬m_rfá_š¡ªû_q15
 * 
S
,

2225 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S_CFFT
,

2226 
ušt32_t
 
fáL’R—l
,

2227 
ušt32_t
 
ifáFÏgR
,

2228 
ušt32_t
 
b™Rev”£FÏg
);

2238 
¬m_rfá_q31
(

2239 cÚ¡ 
¬m_rfá_š¡ªû_q31
 * 
S
,

2240 
q31_t
 * 
pSrc
,

2241 
q31_t
 * 
pD¡
);

2253 
¬m_¡©us
 
¬m_rfá_š™_q31
(

2254 
¬m_rfá_š¡ªû_q31
 * 
S
,

2255 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S_CFFT
,

2256 
ušt32_t
 
fáL’R—l
,

2257 
ušt32_t
 
ifáFÏgR
,

2258 
ušt32_t
 
b™Rev”£FÏg
);

2270 
¬m_¡©us
 
¬m_rfá_š™_f32
(

2271 
¬m_rfá_š¡ªû_f32
 * 
S
,

2272 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S_CFFT
,

2273 
ušt32_t
 
fáL’R—l
,

2274 
ušt32_t
 
ifáFÏgR
,

2275 
ušt32_t
 
b™Rev”£FÏg
);

2285 
¬m_rfá_f32
(

2286 cÚ¡ 
¬m_rfá_š¡ªû_f32
 * 
S
,

2287 
æßt32_t
 * 
pSrc
,

2288 
æßt32_t
 * 
pD¡
);

2296 
ušt16_t
 
N
;

2297 
ušt16_t
 
Nby2
;

2298 
æßt32_t
 
nÜm®ize
;

2299 
æßt32_t
 *
pTwiddË
;

2300 
æßt32_t
 *
pCosFaùÜ
;

2301 
¬m_rfá_š¡ªû_f32
 *
pRfá
;

2302 
¬m_cfá_¿dix4_š¡ªû_f32
 *
pCfá
;

2303 } 
	t¬m_dù4_š¡ªû_f32
;

2316 
¬m_¡©us
 
¬m_dù4_š™_f32
(

2317 
¬m_dù4_š¡ªû_f32
 * 
S
,

2318 
¬m_rfá_š¡ªû_f32
 * 
S_RFFT
,

2319 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S_CFFT
,

2320 
ušt16_t
 
N
,

2321 
ušt16_t
 
Nby2
,

2322 
æßt32_t
 
nÜm®ize
);

2332 
¬m_dù4_f32
(

2333 cÚ¡ 
¬m_dù4_š¡ªû_f32
 * 
S
,

2334 
æßt32_t
 * 
pS‹
,

2335 
æßt32_t
 * 
pIÆšeBufãr
);

2343 
ušt16_t
 
N
;

2344 
ušt16_t
 
Nby2
;

2345 
q31_t
 
nÜm®ize
;

2346 
q31_t
 *
pTwiddË
;

2347 
q31_t
 *
pCosFaùÜ
;

2348 
¬m_rfá_š¡ªû_q31
 *
pRfá
;

2349 
¬m_cfá_¿dix4_š¡ªû_q31
 *
pCfá
;

2350 } 
	t¬m_dù4_š¡ªû_q31
;

2363 
¬m_¡©us
 
¬m_dù4_š™_q31
(

2364 
¬m_dù4_š¡ªû_q31
 * 
S
,

2365 
¬m_rfá_š¡ªû_q31
 * 
S_RFFT
,

2366 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S_CFFT
,

2367 
ušt16_t
 
N
,

2368 
ušt16_t
 
Nby2
,

2369 
q31_t
 
nÜm®ize
);

2379 
¬m_dù4_q31
(

2380 cÚ¡ 
¬m_dù4_š¡ªû_q31
 * 
S
,

2381 
q31_t
 * 
pS‹
,

2382 
q31_t
 * 
pIÆšeBufãr
);

2390 
ušt16_t
 
N
;

2391 
ušt16_t
 
Nby2
;

2392 
q15_t
 
nÜm®ize
;

2393 
q15_t
 *
pTwiddË
;

2394 
q15_t
 *
pCosFaùÜ
;

2395 
¬m_rfá_š¡ªû_q15
 *
pRfá
;

2396 
¬m_cfá_¿dix4_š¡ªû_q15
 *
pCfá
;

2397 } 
	t¬m_dù4_š¡ªû_q15
;

2410 
¬m_¡©us
 
¬m_dù4_š™_q15
(

2411 
¬m_dù4_š¡ªû_q15
 * 
S
,

2412 
¬m_rfá_š¡ªû_q15
 * 
S_RFFT
,

2413 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S_CFFT
,

2414 
ušt16_t
 
N
,

2415 
ušt16_t
 
Nby2
,

2416 
q15_t
 
nÜm®ize
);

2426 
¬m_dù4_q15
(

2427 cÚ¡ 
¬m_dù4_š¡ªû_q15
 * 
S
,

2428 
q15_t
 * 
pS‹
,

2429 
q15_t
 * 
pIÆšeBufãr
);

2440 
¬m_add_f32
(

2441 
æßt32_t
 * 
pSrcA
,

2442 
æßt32_t
 * 
pSrcB
,

2443 
æßt32_t
 * 
pD¡
,

2444 
ušt32_t
 
blockSize
);

2455 
¬m_add_q7
(

2456 
q7_t
 * 
pSrcA
,

2457 
q7_t
 * 
pSrcB
,

2458 
q7_t
 * 
pD¡
,

2459 
ušt32_t
 
blockSize
);

2470 
¬m_add_q15
(

2471 
q15_t
 * 
pSrcA
,

2472 
q15_t
 * 
pSrcB
,

2473 
q15_t
 * 
pD¡
,

2474 
ušt32_t
 
blockSize
);

2485 
¬m_add_q31
(

2486 
q31_t
 * 
pSrcA
,

2487 
q31_t
 * 
pSrcB
,

2488 
q31_t
 * 
pD¡
,

2489 
ušt32_t
 
blockSize
);

2500 
¬m_sub_f32
(

2501 
æßt32_t
 * 
pSrcA
,

2502 
æßt32_t
 * 
pSrcB
,

2503 
æßt32_t
 * 
pD¡
,

2504 
ušt32_t
 
blockSize
);

2515 
¬m_sub_q7
(

2516 
q7_t
 * 
pSrcA
,

2517 
q7_t
 * 
pSrcB
,

2518 
q7_t
 * 
pD¡
,

2519 
ušt32_t
 
blockSize
);

2530 
¬m_sub_q15
(

2531 
q15_t
 * 
pSrcA
,

2532 
q15_t
 * 
pSrcB
,

2533 
q15_t
 * 
pD¡
,

2534 
ušt32_t
 
blockSize
);

2545 
¬m_sub_q31
(

2546 
q31_t
 * 
pSrcA
,

2547 
q31_t
 * 
pSrcB
,

2548 
q31_t
 * 
pD¡
,

2549 
ušt32_t
 
blockSize
);

2560 
¬m_sÿË_f32
(

2561 
æßt32_t
 * 
pSrc
,

2562 
æßt32_t
 
sÿË
,

2563 
æßt32_t
 * 
pD¡
,

2564 
ušt32_t
 
blockSize
);

2576 
¬m_sÿË_q7
(

2577 
q7_t
 * 
pSrc
,

2578 
q7_t
 
sÿËF¿ù
,

2579 
št8_t
 
shiá
,

2580 
q7_t
 * 
pD¡
,

2581 
ušt32_t
 
blockSize
);

2593 
¬m_sÿË_q15
(

2594 
q15_t
 * 
pSrc
,

2595 
q15_t
 
sÿËF¿ù
,

2596 
št8_t
 
shiá
,

2597 
q15_t
 * 
pD¡
,

2598 
ušt32_t
 
blockSize
);

2610 
¬m_sÿË_q31
(

2611 
q31_t
 * 
pSrc
,

2612 
q31_t
 
sÿËF¿ù
,

2613 
št8_t
 
shiá
,

2614 
q31_t
 * 
pD¡
,

2615 
ušt32_t
 
blockSize
);

2625 
¬m_abs_q7
(

2626 
q7_t
 * 
pSrc
,

2627 
q7_t
 * 
pD¡
,

2628 
ušt32_t
 
blockSize
);

2638 
¬m_abs_f32
(

2639 
æßt32_t
 * 
pSrc
,

2640 
æßt32_t
 * 
pD¡
,

2641 
ušt32_t
 
blockSize
);

2651 
¬m_abs_q15
(

2652 
q15_t
 * 
pSrc
,

2653 
q15_t
 * 
pD¡
,

2654 
ušt32_t
 
blockSize
);

2664 
¬m_abs_q31
(

2665 
q31_t
 * 
pSrc
,

2666 
q31_t
 * 
pD¡
,

2667 
ušt32_t
 
blockSize
);

2678 
¬m_dÙ_´od_f32
(

2679 
æßt32_t
 * 
pSrcA
,

2680 
æßt32_t
 * 
pSrcB
,

2681 
ušt32_t
 
blockSize
,

2682 
æßt32_t
 * 
»suÉ
);

2693 
¬m_dÙ_´od_q7
(

2694 
q7_t
 * 
pSrcA
,

2695 
q7_t
 * 
pSrcB
,

2696 
ušt32_t
 
blockSize
,

2697 
q31_t
 * 
»suÉ
);

2708 
¬m_dÙ_´od_q15
(

2709 
q15_t
 * 
pSrcA
,

2710 
q15_t
 * 
pSrcB
,

2711 
ušt32_t
 
blockSize
,

2712 
q63_t
 * 
»suÉ
);

2723 
¬m_dÙ_´od_q31
(

2724 
q31_t
 * 
pSrcA
,

2725 
q31_t
 * 
pSrcB
,

2726 
ušt32_t
 
blockSize
,

2727 
q63_t
 * 
»suÉ
);

2738 
¬m_shiá_q7
(

2739 
q7_t
 * 
pSrc
,

2740 
št8_t
 
shiáB™s
,

2741 
q7_t
 * 
pD¡
,

2742 
ušt32_t
 
blockSize
);

2753 
¬m_shiá_q15
(

2754 
q15_t
 * 
pSrc
,

2755 
št8_t
 
shiáB™s
,

2756 
q15_t
 * 
pD¡
,

2757 
ušt32_t
 
blockSize
);

2768 
¬m_shiá_q31
(

2769 
q31_t
 * 
pSrc
,

2770 
št8_t
 
shiáB™s
,

2771 
q31_t
 * 
pD¡
,

2772 
ušt32_t
 
blockSize
);

2783 
¬m_off£t_f32
(

2784 
æßt32_t
 * 
pSrc
,

2785 
æßt32_t
 
off£t
,

2786 
æßt32_t
 * 
pD¡
,

2787 
ušt32_t
 
blockSize
);

2798 
¬m_off£t_q7
(

2799 
q7_t
 * 
pSrc
,

2800 
q7_t
 
off£t
,

2801 
q7_t
 * 
pD¡
,

2802 
ušt32_t
 
blockSize
);

2813 
¬m_off£t_q15
(

2814 
q15_t
 * 
pSrc
,

2815 
q15_t
 
off£t
,

2816 
q15_t
 * 
pD¡
,

2817 
ušt32_t
 
blockSize
);

2828 
¬m_off£t_q31
(

2829 
q31_t
 * 
pSrc
,

2830 
q31_t
 
off£t
,

2831 
q31_t
 * 
pD¡
,

2832 
ušt32_t
 
blockSize
);

2842 
¬m_Ãg©e_f32
(

2843 
æßt32_t
 * 
pSrc
,

2844 
æßt32_t
 * 
pD¡
,

2845 
ušt32_t
 
blockSize
);

2855 
¬m_Ãg©e_q7
(

2856 
q7_t
 * 
pSrc
,

2857 
q7_t
 * 
pD¡
,

2858 
ušt32_t
 
blockSize
);

2868 
¬m_Ãg©e_q15
(

2869 
q15_t
 * 
pSrc
,

2870 
q15_t
 * 
pD¡
,

2871 
ušt32_t
 
blockSize
);

2881 
¬m_Ãg©e_q31
(

2882 
q31_t
 * 
pSrc
,

2883 
q31_t
 * 
pD¡
,

2884 
ušt32_t
 
blockSize
);

2892 
¬m_cÝy_f32
(

2893 
æßt32_t
 * 
pSrc
,

2894 
æßt32_t
 * 
pD¡
,

2895 
ušt32_t
 
blockSize
);

2904 
¬m_cÝy_q7
(

2905 
q7_t
 * 
pSrc
,

2906 
q7_t
 * 
pD¡
,

2907 
ušt32_t
 
blockSize
);

2916 
¬m_cÝy_q15
(

2917 
q15_t
 * 
pSrc
,

2918 
q15_t
 * 
pD¡
,

2919 
ušt32_t
 
blockSize
);

2928 
¬m_cÝy_q31
(

2929 
q31_t
 * 
pSrc
,

2930 
q31_t
 * 
pD¡
,

2931 
ušt32_t
 
blockSize
);

2939 
¬m_fžl_f32
(

2940 
æßt32_t
 
v®ue
,

2941 
æßt32_t
 * 
pD¡
,

2942 
ušt32_t
 
blockSize
);

2951 
¬m_fžl_q7
(

2952 
q7_t
 
v®ue
,

2953 
q7_t
 * 
pD¡
,

2954 
ušt32_t
 
blockSize
);

2963 
¬m_fžl_q15
(

2964 
q15_t
 
v®ue
,

2965 
q15_t
 * 
pD¡
,

2966 
ušt32_t
 
blockSize
);

2975 
¬m_fžl_q31
(

2976 
q31_t
 
v®ue
,

2977 
q31_t
 * 
pD¡
,

2978 
ušt32_t
 
blockSize
);

2990 
¬m_cÚv_f32
(

2991 
æßt32_t
 * 
pSrcA
,

2992 
ušt32_t
 
¤cAL’
,

2993 
æßt32_t
 * 
pSrcB
,

2994 
ušt32_t
 
¤cBL’
,

2995 
æßt32_t
 * 
pD¡
);

3007 
¬m_cÚv_q15
(

3008 
q15_t
 * 
pSrcA
,

3009 
ušt32_t
 
¤cAL’
,

3010 
q15_t
 * 
pSrcB
,

3011 
ušt32_t
 
¤cBL’
,

3012 
q15_t
 * 
pD¡
);

3024 
¬m_cÚv_ç¡_q15
(

3025 
q15_t
 * 
pSrcA
,

3026 
ušt32_t
 
¤cAL’
,

3027 
q15_t
 * 
pSrcB
,

3028 
ušt32_t
 
¤cBL’
,

3029 
q15_t
 * 
pD¡
);

3041 
¬m_cÚv_q31
(

3042 
q31_t
 * 
pSrcA
,

3043 
ušt32_t
 
¤cAL’
,

3044 
q31_t
 * 
pSrcB
,

3045 
ušt32_t
 
¤cBL’
,

3046 
q31_t
 * 
pD¡
);

3058 
¬m_cÚv_ç¡_q31
(

3059 
q31_t
 * 
pSrcA
,

3060 
ušt32_t
 
¤cAL’
,

3061 
q31_t
 * 
pSrcB
,

3062 
ušt32_t
 
¤cBL’
,

3063 
q31_t
 * 
pD¡
);

3075 
¬m_cÚv_q7
(

3076 
q7_t
 * 
pSrcA
,

3077 
ušt32_t
 
¤cAL’
,

3078 
q7_t
 * 
pSrcB
,

3079 
ušt32_t
 
¤cBL’
,

3080 
q7_t
 * 
pD¡
);

3094 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_f32
(

3095 
æßt32_t
 * 
pSrcA
,

3096 
ušt32_t
 
¤cAL’
,

3097 
æßt32_t
 * 
pSrcB
,

3098 
ušt32_t
 
¤cBL’
,

3099 
æßt32_t
 * 
pD¡
,

3100 
ušt32_t
 
fœ¡Index
,

3101 
ušt32_t
 
numPošts
);

3115 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q15
(

3116 
q15_t
 * 
pSrcA
,

3117 
ušt32_t
 
¤cAL’
,

3118 
q15_t
 * 
pSrcB
,

3119 
ušt32_t
 
¤cBL’
,

3120 
q15_t
 * 
pD¡
,

3121 
ušt32_t
 
fœ¡Index
,

3122 
ušt32_t
 
numPošts
);

3136 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_q15
(

3137 
q15_t
 * 
pSrcA
,

3138 
ušt32_t
 
¤cAL’
,

3139 
q15_t
 * 
pSrcB
,

3140 
ušt32_t
 
¤cBL’
,

3141 
q15_t
 * 
pD¡
,

3142 
ušt32_t
 
fœ¡Index
,

3143 
ušt32_t
 
numPošts
);

3157 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q31
(

3158 
q31_t
 * 
pSrcA
,

3159 
ušt32_t
 
¤cAL’
,

3160 
q31_t
 * 
pSrcB
,

3161 
ušt32_t
 
¤cBL’
,

3162 
q31_t
 * 
pD¡
,

3163 
ušt32_t
 
fœ¡Index
,

3164 
ušt32_t
 
numPošts
);

3179 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_q31
(

3180 
q31_t
 * 
pSrcA
,

3181 
ušt32_t
 
¤cAL’
,

3182 
q31_t
 * 
pSrcB
,

3183 
ušt32_t
 
¤cBL’
,

3184 
q31_t
 * 
pD¡
,

3185 
ušt32_t
 
fœ¡Index
,

3186 
ušt32_t
 
numPošts
);

3200 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q7
(

3201 
q7_t
 * 
pSrcA
,

3202 
ušt32_t
 
¤cAL’
,

3203 
q7_t
 * 
pSrcB
,

3204 
ušt32_t
 
¤cBL’
,

3205 
q7_t
 * 
pD¡
,

3206 
ušt32_t
 
fœ¡Index
,

3207 
ušt32_t
 
numPošts
);

3216 
ušt8_t
 
M
;

3217 
ušt16_t
 
numT­s
;

3218 
q15_t
 *
pCÛffs
;

3219 
q15_t
 *
pS‹
;

3220 } 
	t¬m_fœ_decim©e_š¡ªû_q15
;

3228 
ušt8_t
 
M
;

3229 
ušt16_t
 
numT­s
;

3230 
q31_t
 *
pCÛffs
;

3231 
q31_t
 *
pS‹
;

3233 } 
	t¬m_fœ_decim©e_š¡ªû_q31
;

3241 
ušt8_t
 
M
;

3242 
ušt16_t
 
numT­s
;

3243 
æßt32_t
 *
pCÛffs
;

3244 
æßt32_t
 *
pS‹
;

3246 } 
	t¬m_fœ_decim©e_š¡ªû_f32
;

3259 
¬m_fœ_decim©e_f32
(

3260 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_f32
 * 
S
,

3261 
æßt32_t
 * 
pSrc
,

3262 
æßt32_t
 * 
pD¡
,

3263 
ušt32_t
 
blockSize
);

3278 
¬m_¡©us
 
¬m_fœ_decim©e_š™_f32
(

3279 
¬m_fœ_decim©e_š¡ªû_f32
 * 
S
,

3280 
ušt16_t
 
numT­s
,

3281 
ušt8_t
 
M
,

3282 
æßt32_t
 * 
pCÛffs
,

3283 
æßt32_t
 * 
pS‹
,

3284 
ušt32_t
 
blockSize
);

3295 
¬m_fœ_decim©e_q15
(

3296 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3297 
q15_t
 * 
pSrc
,

3298 
q15_t
 * 
pD¡
,

3299 
ušt32_t
 
blockSize
);

3310 
¬m_fœ_decim©e_ç¡_q15
(

3311 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3312 
q15_t
 * 
pSrc
,

3313 
q15_t
 * 
pD¡
,

3314 
ušt32_t
 
blockSize
);

3330 
¬m_¡©us
 
¬m_fœ_decim©e_š™_q15
(

3331 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3332 
ušt16_t
 
numT­s
,

3333 
ušt8_t
 
M
,

3334 
q15_t
 * 
pCÛffs
,

3335 
q15_t
 * 
pS‹
,

3336 
ušt32_t
 
blockSize
);

3347 
¬m_fœ_decim©e_q31
(

3348 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3349 
q31_t
 * 
pSrc
,

3350 
q31_t
 * 
pD¡
,

3351 
ušt32_t
 
blockSize
);

3362 
¬m_fœ_decim©e_ç¡_q31
(

3363 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3364 
q31_t
 * 
pSrc
,

3365 
q31_t
 * 
pD¡
,

3366 
ušt32_t
 
blockSize
);

3381 
¬m_¡©us
 
¬m_fœ_decim©e_š™_q31
(

3382 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3383 
ušt16_t
 
numT­s
,

3384 
ušt8_t
 
M
,

3385 
q31_t
 * 
pCÛffs
,

3386 
q31_t
 * 
pS‹
,

3387 
ušt32_t
 
blockSize
);

3397 
ušt8_t
 
L
;

3398 
ušt16_t
 
pha£L’gth
;

3399 
q15_t
 *
pCÛffs
;

3400 
q15_t
 *
pS‹
;

3401 } 
	t¬m_fœ_š‹½Þ©e_š¡ªû_q15
;

3409 
ušt8_t
 
L
;

3410 
ušt16_t
 
pha£L’gth
;

3411 
q31_t
 *
pCÛffs
;

3412 
q31_t
 *
pS‹
;

3413 } 
	t¬m_fœ_š‹½Þ©e_š¡ªû_q31
;

3421 
ušt8_t
 
L
;

3422 
ušt16_t
 
pha£L’gth
;

3423 
æßt32_t
 *
pCÛffs
;

3424 
æßt32_t
 *
pS‹
;

3425 } 
	t¬m_fœ_š‹½Þ©e_š¡ªû_f32
;

3437 
¬m_fœ_š‹½Þ©e_q15
(

3438 cÚ¡ 
¬m_fœ_š‹½Þ©e_š¡ªû_q15
 * 
S
,

3439 
q15_t
 * 
pSrc
,

3440 
q15_t
 * 
pD¡
,

3441 
ušt32_t
 
blockSize
);

3456 
¬m_¡©us
 
¬m_fœ_š‹½Þ©e_š™_q15
(

3457 
¬m_fœ_š‹½Þ©e_š¡ªû_q15
 * 
S
,

3458 
ušt8_t
 
L
,

3459 
ušt16_t
 
numT­s
,

3460 
q15_t
 * 
pCÛffs
,

3461 
q15_t
 * 
pS‹
,

3462 
ušt32_t
 
blockSize
);

3473 
¬m_fœ_š‹½Þ©e_q31
(

3474 cÚ¡ 
¬m_fœ_š‹½Þ©e_š¡ªû_q31
 * 
S
,

3475 
q31_t
 * 
pSrc
,

3476 
q31_t
 * 
pD¡
,

3477 
ušt32_t
 
blockSize
);

3491 
¬m_¡©us
 
¬m_fœ_š‹½Þ©e_š™_q31
(

3492 
¬m_fœ_š‹½Þ©e_š¡ªû_q31
 * 
S
,

3493 
ušt8_t
 
L
,

3494 
ušt16_t
 
numT­s
,

3495 
q31_t
 * 
pCÛffs
,

3496 
q31_t
 * 
pS‹
,

3497 
ušt32_t
 
blockSize
);

3509 
¬m_fœ_š‹½Þ©e_f32
(

3510 cÚ¡ 
¬m_fœ_š‹½Þ©e_š¡ªû_f32
 * 
S
,

3511 
æßt32_t
 * 
pSrc
,

3512 
æßt32_t
 * 
pD¡
,

3513 
ušt32_t
 
blockSize
);

3527 
¬m_¡©us
 
¬m_fœ_š‹½Þ©e_š™_f32
(

3528 
¬m_fœ_š‹½Þ©e_š¡ªû_f32
 * 
S
,

3529 
ušt8_t
 
L
,

3530 
ušt16_t
 
numT­s
,

3531 
æßt32_t
 * 
pCÛffs
,

3532 
æßt32_t
 * 
pS‹
,

3533 
ušt32_t
 
blockSize
);

3541 
ušt8_t
 
numSges
;

3542 
q63_t
 *
pS‹
;

3543 
q31_t
 *
pCÛffs
;

3544 
ušt8_t
 
po¡Shiá
;

3546 } 
	t¬m_biquad_ÿs_df1_32x64_šs_q31
;

3557 
¬m_biquad_ÿs_df1_32x64_q31
(

3558 cÚ¡ 
¬m_biquad_ÿs_df1_32x64_šs_q31
 * 
S
,

3559 
q31_t
 * 
pSrc
,

3560 
q31_t
 * 
pD¡
,

3561 
ušt32_t
 
blockSize
);

3573 
¬m_biquad_ÿs_df1_32x64_š™_q31
(

3574 
¬m_biquad_ÿs_df1_32x64_šs_q31
 * 
S
,

3575 
ušt8_t
 
numSges
,

3576 
q31_t
 * 
pCÛffs
,

3577 
q63_t
 * 
pS‹
,

3578 
ušt8_t
 
po¡Shiá
);

3588 
ušt8_t
 
numSges
;

3589 
æßt32_t
 *
pS‹
;

3590 
æßt32_t
 *
pCÛffs
;

3591 } 
	t¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
;

3603 
¬m_biquad_ÿsÿde_df2T_f32
(

3604 cÚ¡ 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
 * 
S
,

3605 
æßt32_t
 * 
pSrc
,

3606 
æßt32_t
 * 
pD¡
,

3607 
ušt32_t
 
blockSize
);

3619 
¬m_biquad_ÿsÿde_df2T_š™_f32
(

3620 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
 * 
S
,

3621 
ušt8_t
 
numSges
,

3622 
æßt32_t
 * 
pCÛffs
,

3623 
æßt32_t
 * 
pS‹
);

3633 
ušt16_t
 
numSges
;

3634 
q15_t
 *
pS‹
;

3635 
q15_t
 *
pCÛffs
;

3636 } 
	t¬m_fœ_Ï‰iû_š¡ªû_q15
;

3644 
ušt16_t
 
numSges
;

3645 
q31_t
 *
pS‹
;

3646 
q31_t
 *
pCÛffs
;

3647 } 
	t¬m_fœ_Ï‰iû_š¡ªû_q31
;

3655 
ušt16_t
 
numSges
;

3656 
æßt32_t
 *
pS‹
;

3657 
æßt32_t
 *
pCÛffs
;

3658 } 
	t¬m_fœ_Ï‰iû_š¡ªû_f32
;

3669 
¬m_fœ_Ï‰iû_š™_q15
(

3670 
¬m_fœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3671 
ušt16_t
 
numSges
,

3672 
q15_t
 * 
pCÛffs
,

3673 
q15_t
 * 
pS‹
);

3684 
¬m_fœ_Ï‰iû_q15
(

3685 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3686 
q15_t
 * 
pSrc
,

3687 
q15_t
 * 
pD¡
,

3688 
ušt32_t
 
blockSize
);

3699 
¬m_fœ_Ï‰iû_š™_q31
(

3700 
¬m_fœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3701 
ušt16_t
 
numSges
,

3702 
q31_t
 * 
pCÛffs
,

3703 
q31_t
 * 
pS‹
);

3715 
¬m_fœ_Ï‰iû_q31
(

3716 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3717 
q31_t
 * 
pSrc
,

3718 
q31_t
 * 
pD¡
,

3719 
ušt32_t
 
blockSize
);

3730 
¬m_fœ_Ï‰iû_š™_f32
(

3731 
¬m_fœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3732 
ušt16_t
 
numSges
,

3733 
æßt32_t
 * 
pCÛffs
,

3734 
æßt32_t
 * 
pS‹
);

3745 
¬m_fœ_Ï‰iû_f32
(

3746 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3747 
æßt32_t
 * 
pSrc
,

3748 
æßt32_t
 * 
pD¡
,

3749 
ušt32_t
 
blockSize
);

3756 
ušt16_t
 
numSges
;

3757 
q15_t
 *
pS‹
;

3758 
q15_t
 *
pkCÛffs
;

3759 
q15_t
 *
pvCÛffs
;

3760 } 
	t¬m_iœ_Ï‰iû_š¡ªû_q15
;

3767 
ušt16_t
 
numSges
;

3768 
q31_t
 *
pS‹
;

3769 
q31_t
 *
pkCÛffs
;

3770 
q31_t
 *
pvCÛffs
;

3771 } 
	t¬m_iœ_Ï‰iû_š¡ªû_q31
;

3778 
ušt16_t
 
numSges
;

3779 
æßt32_t
 *
pS‹
;

3780 
æßt32_t
 *
pkCÛffs
;

3781 
æßt32_t
 *
pvCÛffs
;

3782 } 
	t¬m_iœ_Ï‰iû_š¡ªû_f32
;

3793 
¬m_iœ_Ï‰iû_f32
(

3794 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3795 
æßt32_t
 * 
pSrc
,

3796 
æßt32_t
 * 
pD¡
,

3797 
ušt32_t
 
blockSize
);

3810 
¬m_iœ_Ï‰iû_š™_f32
(

3811 
¬m_iœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3812 
ušt16_t
 
numSges
,

3813 
æßt32_t
 *
pkCÛffs
,

3814 
æßt32_t
 *
pvCÛffs
,

3815 
æßt32_t
 *
pS‹
,

3816 
ušt32_t
 
blockSize
);

3828 
¬m_iœ_Ï‰iû_q31
(

3829 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3830 
q31_t
 * 
pSrc
,

3831 
q31_t
 * 
pD¡
,

3832 
ušt32_t
 
blockSize
);

3846 
¬m_iœ_Ï‰iû_š™_q31
(

3847 
¬m_iœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3848 
ušt16_t
 
numSges
,

3849 
q31_t
 *
pkCÛffs
,

3850 
q31_t
 *
pvCÛffs
,

3851 
q31_t
 *
pS‹
,

3852 
ušt32_t
 
blockSize
);

3864 
¬m_iœ_Ï‰iû_q15
(

3865 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3866 
q15_t
 * 
pSrc
,

3867 
q15_t
 * 
pD¡
,

3868 
ušt32_t
 
blockSize
);

3882 
¬m_iœ_Ï‰iû_š™_q15
(

3883 
¬m_iœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3884 
ušt16_t
 
numSges
,

3885 
q15_t
 *
pkCÛffs
,

3886 
q15_t
 *
pvCÛffs
,

3887 
q15_t
 *
pS‹
,

3888 
ušt32_t
 
blockSize
);

3896 
ušt16_t
 
numT­s
;

3897 
æßt32_t
 *
pS‹
;

3898 
æßt32_t
 *
pCÛffs
;

3899 
æßt32_t
 
mu
;

3900 } 
	t¬m_lms_š¡ªû_f32
;

3913 
¬m_lms_f32
(

3914 cÚ¡ 
¬m_lms_š¡ªû_f32
 * 
S
,

3915 
æßt32_t
 * 
pSrc
,

3916 
æßt32_t
 * 
pRef
,

3917 
æßt32_t
 * 
pOut
,

3918 
æßt32_t
 * 
pE¼
,

3919 
ušt32_t
 
blockSize
);

3932 
¬m_lms_š™_f32
(

3933 
¬m_lms_š¡ªû_f32
 * 
S
,

3934 
ušt16_t
 
numT­s
,

3935 
æßt32_t
 * 
pCÛffs
,

3936 
æßt32_t
 * 
pS‹
,

3937 
æßt32_t
 
mu
,

3938 
ušt32_t
 
blockSize
);

3946 
ušt16_t
 
numT­s
;

3947 
q15_t
 *
pS‹
;

3948 
q15_t
 *
pCÛffs
;

3949 
q15_t
 
mu
;

3950 
ušt32_t
 
po¡Shiá
;

3951 } 
	t¬m_lms_š¡ªû_q15
;

3966 
¬m_lms_š™_q15
(

3967 
¬m_lms_š¡ªû_q15
 * 
S
,

3968 
ušt16_t
 
numT­s
,

3969 
q15_t
 * 
pCÛffs
,

3970 
q15_t
 * 
pS‹
,

3971 
q15_t
 
mu
,

3972 
ušt32_t
 
blockSize
,

3973 
ušt32_t
 
po¡Shiá
);

3986 
¬m_lms_q15
(

3987 cÚ¡ 
¬m_lms_š¡ªû_q15
 * 
S
,

3988 
q15_t
 * 
pSrc
,

3989 
q15_t
 * 
pRef
,

3990 
q15_t
 * 
pOut
,

3991 
q15_t
 * 
pE¼
,

3992 
ušt32_t
 
blockSize
);

4001 
ušt16_t
 
numT­s
;

4002 
q31_t
 *
pS‹
;

4003 
q31_t
 *
pCÛffs
;

4004 
q31_t
 
mu
;

4005 
ušt32_t
 
po¡Shiá
;

4007 } 
	t¬m_lms_š¡ªû_q31
;

4020 
¬m_lms_q31
(

4021 cÚ¡ 
¬m_lms_š¡ªû_q31
 * 
S
,

4022 
q31_t
 * 
pSrc
,

4023 
q31_t
 * 
pRef
,

4024 
q31_t
 * 
pOut
,

4025 
q31_t
 * 
pE¼
,

4026 
ušt32_t
 
blockSize
);

4040 
¬m_lms_š™_q31
(

4041 
¬m_lms_š¡ªû_q31
 * 
S
,

4042 
ušt16_t
 
numT­s
,

4043 
q31_t
 *
pCÛffs
,

4044 
q31_t
 *
pS‹
,

4045 
q31_t
 
mu
,

4046 
ušt32_t
 
blockSize
,

4047 
ušt32_t
 
po¡Shiá
);

4055 
ušt16_t
 
numT­s
;

4056 
æßt32_t
 *
pS‹
;

4057 
æßt32_t
 *
pCÛffs
;

4058 
æßt32_t
 
mu
;

4059 
æßt32_t
 
’”gy
;

4060 
æßt32_t
 
x0
;

4061 } 
	t¬m_lms_nÜm_š¡ªû_f32
;

4074 
¬m_lms_nÜm_f32
(

4075 
¬m_lms_nÜm_š¡ªû_f32
 * 
S
,

4076 
æßt32_t
 * 
pSrc
,

4077 
æßt32_t
 * 
pRef
,

4078 
æßt32_t
 * 
pOut
,

4079 
æßt32_t
 * 
pE¼
,

4080 
ušt32_t
 
blockSize
);

4093 
¬m_lms_nÜm_š™_f32
(

4094 
¬m_lms_nÜm_š¡ªû_f32
 * 
S
,

4095 
ušt16_t
 
numT­s
,

4096 
æßt32_t
 * 
pCÛffs
,

4097 
æßt32_t
 * 
pS‹
,

4098 
æßt32_t
 
mu
,

4099 
ušt32_t
 
blockSize
);

4107 
ušt16_t
 
numT­s
;

4108 
q31_t
 *
pS‹
;

4109 
q31_t
 *
pCÛffs
;

4110 
q31_t
 
mu
;

4111 
ušt8_t
 
po¡Shiá
;

4112 
q31_t
 *
»cTabË
;

4113 
q31_t
 
’”gy
;

4114 
q31_t
 
x0
;

4115 } 
	t¬m_lms_nÜm_š¡ªû_q31
;

4128 
¬m_lms_nÜm_q31
(

4129 
¬m_lms_nÜm_š¡ªû_q31
 * 
S
,

4130 
q31_t
 * 
pSrc
,

4131 
q31_t
 * 
pRef
,

4132 
q31_t
 * 
pOut
,

4133 
q31_t
 * 
pE¼
,

4134 
ušt32_t
 
blockSize
);

4148 
¬m_lms_nÜm_š™_q31
(

4149 
¬m_lms_nÜm_š¡ªû_q31
 * 
S
,

4150 
ušt16_t
 
numT­s
,

4151 
q31_t
 * 
pCÛffs
,

4152 
q31_t
 * 
pS‹
,

4153 
q31_t
 
mu
,

4154 
ušt32_t
 
blockSize
,

4155 
ušt8_t
 
po¡Shiá
);

4163 
ušt16_t
 
numT­s
;

4164 
q15_t
 *
pS‹
;

4165 
q15_t
 *
pCÛffs
;

4166 
q15_t
 
mu
;

4167 
ušt8_t
 
po¡Shiá
;

4168 
q15_t
 *
»cTabË
;

4169 
q15_t
 
’”gy
;

4170 
q15_t
 
x0
;

4171 } 
	t¬m_lms_nÜm_š¡ªû_q15
;

4184 
¬m_lms_nÜm_q15
(

4185 
¬m_lms_nÜm_š¡ªû_q15
 * 
S
,

4186 
q15_t
 * 
pSrc
,

4187 
q15_t
 * 
pRef
,

4188 
q15_t
 * 
pOut
,

4189 
q15_t
 * 
pE¼
,

4190 
ušt32_t
 
blockSize
);

4205 
¬m_lms_nÜm_š™_q15
(

4206 
¬m_lms_nÜm_š¡ªû_q15
 * 
S
,

4207 
ušt16_t
 
numT­s
,

4208 
q15_t
 * 
pCÛffs
,

4209 
q15_t
 * 
pS‹
,

4210 
q15_t
 
mu
,

4211 
ušt32_t
 
blockSize
,

4212 
ušt8_t
 
po¡Shiá
);

4224 
¬m_cÜ»Ï‹_f32
(

4225 
æßt32_t
 * 
pSrcA
,

4226 
ušt32_t
 
¤cAL’
,

4227 
æßt32_t
 * 
pSrcB
,

4228 
ušt32_t
 
¤cBL’
,

4229 
æßt32_t
 * 
pD¡
);

4241 
¬m_cÜ»Ï‹_q15
(

4242 
q15_t
 * 
pSrcA
,

4243 
ušt32_t
 
¤cAL’
,

4244 
q15_t
 * 
pSrcB
,

4245 
ušt32_t
 
¤cBL’
,

4246 
q15_t
 * 
pD¡
);

4258 
¬m_cÜ»Ï‹_ç¡_q15
(

4259 
q15_t
 * 
pSrcA
,

4260 
ušt32_t
 
¤cAL’
,

4261 
q15_t
 * 
pSrcB
,

4262 
ušt32_t
 
¤cBL’
,

4263 
q15_t
 * 
pD¡
);

4275 
¬m_cÜ»Ï‹_q31
(

4276 
q31_t
 * 
pSrcA
,

4277 
ušt32_t
 
¤cAL’
,

4278 
q31_t
 * 
pSrcB
,

4279 
ušt32_t
 
¤cBL’
,

4280 
q31_t
 * 
pD¡
);

4292 
¬m_cÜ»Ï‹_ç¡_q31
(

4293 
q31_t
 * 
pSrcA
,

4294 
ušt32_t
 
¤cAL’
,

4295 
q31_t
 * 
pSrcB
,

4296 
ušt32_t
 
¤cBL’
,

4297 
q31_t
 * 
pD¡
);

4309 
¬m_cÜ»Ï‹_q7
(

4310 
q7_t
 * 
pSrcA
,

4311 
ušt32_t
 
¤cAL’
,

4312 
q7_t
 * 
pSrcB
,

4313 
ušt32_t
 
¤cBL’
,

4314 
q7_t
 * 
pD¡
);

4321 
ušt16_t
 
numT­s
;

4322 
ušt16_t
 
¡©eIndex
;

4323 
æßt32_t
 *
pS‹
;

4324 
æßt32_t
 *
pCÛffs
;

4325 
ušt16_t
 
maxD–ay
;

4326 
št32_t
 *
pT­D–ay
;

4327 } 
	t¬m_fœ_¥¬£_š¡ªû_f32
;

4335 
ušt16_t
 
numT­s
;

4336 
ušt16_t
 
¡©eIndex
;

4337 
q31_t
 *
pS‹
;

4338 
q31_t
 *
pCÛffs
;

4339 
ušt16_t
 
maxD–ay
;

4340 
št32_t
 *
pT­D–ay
;

4341 } 
	t¬m_fœ_¥¬£_š¡ªû_q31
;

4349 
ušt16_t
 
numT­s
;

4350 
ušt16_t
 
¡©eIndex
;

4351 
q15_t
 *
pS‹
;

4352 
q15_t
 *
pCÛffs
;

4353 
ušt16_t
 
maxD–ay
;

4354 
št32_t
 *
pT­D–ay
;

4355 } 
	t¬m_fœ_¥¬£_š¡ªû_q15
;

4363 
ušt16_t
 
numT­s
;

4364 
ušt16_t
 
¡©eIndex
;

4365 
q7_t
 *
pS‹
;

4366 
q7_t
 *
pCÛffs
;

4367 
ušt16_t
 
maxD–ay
;

4368 
št32_t
 *
pT­D–ay
;

4369 } 
	t¬m_fœ_¥¬£_š¡ªû_q7
;

4381 
¬m_fœ_¥¬£_f32
(

4382 
¬m_fœ_¥¬£_š¡ªû_f32
 * 
S
,

4383 
æßt32_t
 * 
pSrc
,

4384 
æßt32_t
 * 
pD¡
,

4385 
æßt32_t
 * 
pSü©chIn
,

4386 
ušt32_t
 
blockSize
);

4400 
¬m_fœ_¥¬£_š™_f32
(

4401 
¬m_fœ_¥¬£_š¡ªû_f32
 * 
S
,

4402 
ušt16_t
 
numT­s
,

4403 
æßt32_t
 * 
pCÛffs
,

4404 
æßt32_t
 * 
pS‹
,

4405 
št32_t
 * 
pT­D–ay
,

4406 
ušt16_t
 
maxD–ay
,

4407 
ušt32_t
 
blockSize
);

4419 
¬m_fœ_¥¬£_q31
(

4420 
¬m_fœ_¥¬£_š¡ªû_q31
 * 
S
,

4421 
q31_t
 * 
pSrc
,

4422 
q31_t
 * 
pD¡
,

4423 
q31_t
 * 
pSü©chIn
,

4424 
ušt32_t
 
blockSize
);

4438 
¬m_fœ_¥¬£_š™_q31
(

4439 
¬m_fœ_¥¬£_š¡ªû_q31
 * 
S
,

4440 
ušt16_t
 
numT­s
,

4441 
q31_t
 * 
pCÛffs
,

4442 
q31_t
 * 
pS‹
,

4443 
št32_t
 * 
pT­D–ay
,

4444 
ušt16_t
 
maxD–ay
,

4445 
ušt32_t
 
blockSize
);

4458 
¬m_fœ_¥¬£_q15
(

4459 
¬m_fœ_¥¬£_š¡ªû_q15
 * 
S
,

4460 
q15_t
 * 
pSrc
,

4461 
q15_t
 * 
pD¡
,

4462 
q15_t
 * 
pSü©chIn
,

4463 
q31_t
 * 
pSü©chOut
,

4464 
ušt32_t
 
blockSize
);

4479 
¬m_fœ_¥¬£_š™_q15
(

4480 
¬m_fœ_¥¬£_š¡ªû_q15
 * 
S
,

4481 
ušt16_t
 
numT­s
,

4482 
q15_t
 * 
pCÛffs
,

4483 
q15_t
 * 
pS‹
,

4484 
št32_t
 * 
pT­D–ay
,

4485 
ušt16_t
 
maxD–ay
,

4486 
ušt32_t
 
blockSize
);

4499 
¬m_fœ_¥¬£_q7
(

4500 
¬m_fœ_¥¬£_š¡ªû_q7
 * 
S
,

4501 
q7_t
 * 
pSrc
,

4502 
q7_t
 * 
pD¡
,

4503 
q7_t
 * 
pSü©chIn
,

4504 
q31_t
 * 
pSü©chOut
,

4505 
ušt32_t
 
blockSize
);

4519 
¬m_fœ_¥¬£_š™_q7
(

4520 
¬m_fœ_¥¬£_š¡ªû_q7
 * 
S
,

4521 
ušt16_t
 
numT­s
,

4522 
q7_t
 * 
pCÛffs
,

4523 
q7_t
 * 
pS‹
,

4524 
št32_t
 *
pT­D–ay
,

4525 
ušt16_t
 
maxD–ay
,

4526 
ušt32_t
 
blockSize
);

4537 
¬m_sš_cos_f32
(

4538 
æßt32_t
 
th‘a
,

4539 
æßt32_t
 *
pSšV®
,

4540 
æßt32_t
 *
pCcosV®
);

4550 
¬m_sš_cos_q31
(

4551 
q31_t
 
th‘a
,

4552 
q31_t
 *
pSšV®
,

4553 
q31_t
 *
pCosV®
);

4564 
¬m_cm¶x_cÚj_f32
(

4565 
æßt32_t
 * 
pSrc
,

4566 
æßt32_t
 * 
pD¡
,

4567 
ušt32_t
 
numSam¶es
);

4577 
¬m_cm¶x_cÚj_q31
(

4578 
q31_t
 * 
pSrc
,

4579 
q31_t
 * 
pD¡
,

4580 
ušt32_t
 
numSam¶es
);

4590 
¬m_cm¶x_cÚj_q15
(

4591 
q15_t
 * 
pSrc
,

4592 
q15_t
 * 
pD¡
,

4593 
ušt32_t
 
numSam¶es
);

4605 
¬m_cm¶x_mag_squ¬ed_f32
(

4606 
æßt32_t
 * 
pSrc
,

4607 
æßt32_t
 * 
pD¡
,

4608 
ušt32_t
 
numSam¶es
);

4618 
¬m_cm¶x_mag_squ¬ed_q31
(

4619 
q31_t
 * 
pSrc
,

4620 
q31_t
 * 
pD¡
,

4621 
ušt32_t
 
numSam¶es
);

4631 
¬m_cm¶x_mag_squ¬ed_q15
(

4632 
q15_t
 * 
pSrc
,

4633 
q15_t
 * 
pD¡
,

4634 
ušt32_t
 
numSam¶es
);

4711 
__INLINE
 
æßt32_t
 
¬m_pid_f32
(

4712 
¬m_pid_š¡ªû_f32
 * 
S
,

4713 
æßt32_t
 
š
)

4715 
æßt32_t
 
out
;

4718 
out
 = (
S
->
A0
 * 
š
) +

4719 (
S
->
A1
 * S->
¡©e
[0]è+ (S->
A2
 * S->state[1]) + (S->state[2]);

4722 
S
->
¡©e
[1] = S->state[0];

4723 
S
->
¡©e
[0] = 
š
;

4724 
S
->
¡©e
[2] = 
out
;

4727  (
out
);

4746 
__INLINE
 
q31_t
 
¬m_pid_q31
(

4747 
¬m_pid_š¡ªû_q31
 * 
S
,

4748 
q31_t
 
š
)

4750 
q63_t
 
acc
;

4751 
q31_t
 
out
;

4754 
acc
 = (
q63_t
è
S
->
A0
 * 
š
;

4757 
acc
 +ð(
q63_t
è
S
->
A1
 * S->
¡©e
[0];

4760 
acc
 +ð(
q63_t
è
S
->
A2
 * S->
¡©e
[1];

4763 
out
 = (
q31_t
è(
acc
 >> 31u);

4766 
out
 +ð
S
->
¡©e
[2];

4769 
S
->
¡©e
[1] = S->state[0];

4770 
S
->
¡©e
[0] = 
š
;

4771 
S
->
¡©e
[2] = 
out
;

4774  (
out
);

4794 
__INLINE
 
q15_t
 
¬m_pid_q15
(

4795 
¬m_pid_š¡ªû_q15
 * 
S
,

4796 
q15_t
 
š
)

4798 
q63_t
 
acc
;

4799 
q15_t
 
out
;

4803 #ifdeà
ARM_MATH_CM0


4806 
acc
 = ((
q31_t
è
S
->
A0
 )* 
š
 ;

4811 
acc
 = (
q31_t
è
__SMUAD
(
S
->
A0
, 
š
);

4815 #ifdeà
ARM_MATH_CM0


4818 
acc
 +ð(
q31_t
è
S
->
A1
 * S->
¡©e
[0] ;

4819 
acc
 +ð(
q31_t
è
S
->
A2
 * S->
¡©e
[1] ;

4824 
acc
 = 
__SMLALD
(
S
->
A1
, (
q31_t
)
__SIMD32
(S->
¡©e
),‡cc);

4829 
acc
 +ð(
q31_t
è
S
->
¡©e
[2] << 15;

4832 
out
 = (
q15_t
è(
__SSAT
((
acc
 >> 15), 16));

4835 
S
->
¡©e
[1] = S->state[0];

4836 
S
->
¡©e
[0] = 
š
;

4837 
S
->
¡©e
[2] = 
out
;

4840  (
out
);

4857 
¬m_¡©us
 
¬m_m©_šv”£_f32
(

4858 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
¤c
,

4859 
¬m_m©rix_š¡ªû_f32
 * 
d¡
);

4905 
__INLINE
 
¬m_þ¬ke_f32
(

4906 
æßt32_t
 
Ia
,

4907 
æßt32_t
 
Ib
,

4908 
æßt32_t
 * 
pI®pha
,

4909 
æßt32_t
 * 
pIb‘a
)

4912 *
pI®pha
 = 
Ia
;

4915 *
pIb‘a
 = ((
æßt32_t
è0.57735026919 * 
Ia
 + (æßt32_tè1.15470053838 * 
Ib
);

4934 
__INLINE
 
¬m_þ¬ke_q31
(

4935 
q31_t
 
Ia
,

4936 
q31_t
 
Ib
,

4937 
q31_t
 * 
pI®pha
,

4938 
q31_t
 * 
pIb‘a
)

4940 
q31_t
 
´oduù1
, 
´oduù2
;

4943 *
pI®pha
 = 
Ia
;

4946 
´oduù1
 = (
q31_t
è(((
q63_t
è
Ia
 * 0x24F34E8B) >> 30);

4949 
´oduù2
 = (
q31_t
è(((
q63_t
è
Ib
 * 0x49E69D16) >> 30);

4952 *
pIb‘a
 = 
__QADD
(
´oduù1
, 
´oduù2
);

4966 
¬m_q7_to_q31
(

4967 
q7_t
 * 
pSrc
,

4968 
q31_t
 * 
pD¡
,

4969 
ušt32_t
 
blockSize
);

5009 
__INLINE
 
¬m_šv_þ¬ke_f32
(

5010 
æßt32_t
 
I®pha
,

5011 
æßt32_t
 
Ib‘a
,

5012 
æßt32_t
 * 
pIa
,

5013 
æßt32_t
 * 
pIb
)

5016 *
pIa
 = 
I®pha
;

5019 *
pIb
 = -0.5 * 
I®pha
 + (
æßt32_t
è0.8660254039 *
Ib‘a
;

5038 
__INLINE
 
¬m_šv_þ¬ke_q31
(

5039 
q31_t
 
I®pha
,

5040 
q31_t
 
Ib‘a
,

5041 
q31_t
 * 
pIa
,

5042 
q31_t
 * 
pIb
)

5044 
q31_t
 
´oduù1
, 
´oduù2
;

5047 *
pIa
 = 
I®pha
;

5050 
´oduù1
 = (
q31_t
è(((
q63_t
è(
I®pha
) * (0x40000000)) >> 31);

5053 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Ib‘a
) * (0x6ED9EBA1)) >> 31);

5056 *
pIb
 = 
__QSUB
(
´oduù2
, 
´oduù1
);

5071 
¬m_q7_to_q15
(

5072 
q7_t
 * 
pSrc
,

5073 
q15_t
 * 
pD¡
,

5074 
ušt32_t
 
blockSize
);

5125 
__INLINE
 
¬m_·rk_f32
(

5126 
æßt32_t
 
I®pha
,

5127 
æßt32_t
 
Ib‘a
,

5128 
æßt32_t
 * 
pId
,

5129 
æßt32_t
 * 
pIq
,

5130 
æßt32_t
 
sšV®
,

5131 
æßt32_t
 
cosV®
)

5134 *
pId
 = 
I®pha
 * 
cosV®
 + 
Ib‘a
 * 
sšV®
;

5137 *
pIq
 = -
I®pha
 * 
sšV®
 + 
Ib‘a
 * 
cosV®
;

5159 
__INLINE
 
¬m_·rk_q31
(

5160 
q31_t
 
I®pha
,

5161 
q31_t
 
Ib‘a
,

5162 
q31_t
 * 
pId
,

5163 
q31_t
 * 
pIq
,

5164 
q31_t
 
sšV®
,

5165 
q31_t
 
cosV®
)

5167 
q31_t
 
´oduù1
, 
´oduù2
;

5168 
q31_t
 
´oduù3
, 
´oduù4
;

5171 
´oduù1
 = (
q31_t
è(((
q63_t
è(
I®pha
è* (
cosV®
)) >> 31);

5174 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Ib‘a
è* (
sšV®
)) >> 31);

5178 
´oduù3
 = (
q31_t
è(((
q63_t
è(
I®pha
è* (
sšV®
)) >> 31);

5181 
´oduù4
 = (
q31_t
è(((
q63_t
è(
Ib‘a
è* (
cosV®
)) >> 31);

5184 *
pId
 = 
__QADD
(
´oduù1
, 
´oduù2
);

5187 *
pIq
 = 
__QSUB
(
´oduù4
, 
´oduù3
);

5201 
¬m_q7_to_æßt
(

5202 
q7_t
 * 
pSrc
,

5203 
æßt32_t
 * 
pD¡
,

5204 
ušt32_t
 
blockSize
);

5244 
__INLINE
 
¬m_šv_·rk_f32
(

5245 
æßt32_t
 
Id
,

5246 
æßt32_t
 
Iq
,

5247 
æßt32_t
 * 
pI®pha
,

5248 
æßt32_t
 * 
pIb‘a
,

5249 
æßt32_t
 
sšV®
,

5250 
æßt32_t
 
cosV®
)

5253 *
pI®pha
 = 
Id
 * 
cosV®
 - 
Iq
 * 
sšV®
;

5256 *
pIb‘a
 = 
Id
 * 
sšV®
 + 
Iq
 * 
cosV®
;

5279 
__INLINE
 
¬m_šv_·rk_q31
(

5280 
q31_t
 
Id
,

5281 
q31_t
 
Iq
,

5282 
q31_t
 * 
pI®pha
,

5283 
q31_t
 * 
pIb‘a
,

5284 
q31_t
 
sšV®
,

5285 
q31_t
 
cosV®
)

5287 
q31_t
 
´oduù1
, 
´oduù2
;

5288 
q31_t
 
´oduù3
, 
´oduù4
;

5291 
´oduù1
 = (
q31_t
è(((
q63_t
è(
Id
è* (
cosV®
)) >> 31);

5294 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Iq
è* (
sšV®
)) >> 31);

5298 
´oduù3
 = (
q31_t
è(((
q63_t
è(
Id
è* (
sšV®
)) >> 31);

5301 
´oduù4
 = (
q31_t
è(((
q63_t
è(
Iq
è* (
cosV®
)) >> 31);

5304 *
pI®pha
 = 
__QSUB
(
´oduù1
, 
´oduù2
);

5307 *
pIb‘a
 = 
__QADD
(
´oduù4
, 
´oduù3
);

5323 
¬m_q31_to_æßt
(

5324 
q31_t
 * 
pSrc
,

5325 
æßt32_t
 * 
pD¡
,

5326 
ušt32_t
 
blockSize
);

5377 
__INLINE
 
æßt32_t
 
¬m_lš—r_š‹½_f32
(

5378 
¬m_lš—r_š‹½_š¡ªû_f32
 * 
S
,

5379 
æßt32_t
 
x
)

5382 
æßt32_t
 
y
;

5383 
æßt32_t
 
x0
, 
x1
;

5384 
æßt32_t
 
y0
, 
y1
;

5385 
æßt32_t
 
xS·cšg
 = 
S
->xSpacing;

5386 
št32_t
 
i
;

5387 
æßt32_t
 *
pYD©a
 = 
S
->pYData;

5390 
i
 = (
x
 - 
S
->
x1
è/ 
xS·cšg
;

5392 if(
i
 < 0)

5395 
y
 = 
pYD©a
[0];

5397 if(
i
 >ð
S
->
nV®ues
)

5400 
y
 = 
pYD©a
[
S
->
nV®ues
-1];

5405 
x0
 = 
S
->
x1
 + 
i
 * 
xS·cšg
;

5406 
x1
 = 
S
->x1 + (
i
 +1è* 
xS·cšg
;

5409 
y0
 = 
pYD©a
[
i
];

5410 
y1
 = 
pYD©a
[
i
 + 1];

5413 
y
 = 
y0
 + (
x
 - 
x0
è* ((
y1
 - y0)/(
x1
-x0));

5418  (
y
);

5436 
__INLINE
 
q31_t
 
¬m_lš—r_š‹½_q31
(q31_ˆ*
pYD©a
,

5437 
q31_t
 
x
, 
ušt32_t
 
nV®ues
)

5439 
q31_t
 
y
;

5440 
q31_t
 
y0
, 
y1
;

5441 
q31_t
 
äaù
;

5442 
št32_t
 
šdex
;

5447 
šdex
 = ((
x
 & 0xFFF00000) >> 20);

5449 if(
šdex
 >ð(
nV®ues
 - 1))

5451 (
pYD©a
[
nV®ues
 - 1]);

5453 if(
šdex
 < 0)

5455 (
pYD©a
[0]);

5462 
äaù
 = (
x
 & 0x000FFFFF) << 11;

5465 
y0
 = 
pYD©a
[
šdex
];

5466 
y1
 = 
pYD©a
[
šdex
 + 1u];

5469 
y
 = ((
q31_t
è((
q63_t
è
y0
 * (0x7FFFFFFF - 
äaù
) >> 32));

5472 
y
 +ð((
q31_t
è(((
q63_t
è
y1
 * 
äaù
) >> 32));

5475  (
y
 << 1u);

5496 
__INLINE
 
q15_t
 
¬m_lš—r_š‹½_q15
(q15_ˆ*
pYD©a
, 
q31_t
 
x
, 
ušt32_t
 
nV®ues
)

5498 
q63_t
 
y
;

5499 
q15_t
 
y0
, 
y1
;

5500 
q31_t
 
äaù
;

5501 
št32_t
 
šdex
;

5506 
šdex
 = ((
x
 & 0xFFF00000) >> 20u);

5508 if(
šdex
 >ð(
nV®ues
 - 1))

5510 (
pYD©a
[
nV®ues
 - 1]);

5512 if(
šdex
 < 0)

5514 (
pYD©a
[0]);

5520 
äaù
 = (
x
 & 0x000FFFFF);

5523 
y0
 = 
pYD©a
[
šdex
];

5524 
y1
 = 
pYD©a
[
šdex
 + 1u];

5527 
y
 = ((
q63_t
è
y0
 * (0xFFFFF - 
äaù
));

5530 
y
 +ð((
q63_t
è
y1
 * (
äaù
));

5533  (
y
 >> 20);

5553 
__INLINE
 
q7_t
 
¬m_lš—r_š‹½_q7
(q7_ˆ*
pYD©a
, 
q31_t
 
x
, 
ušt32_t
 
nV®ues
)

5555 
q31_t
 
y
;

5556 
q7_t
 
y0
, 
y1
;

5557 
q31_t
 
äaù
;

5558 
št32_t
 
šdex
;

5563 
šdex
 = ((
x
 & 0xFFF00000) >> 20u);

5566 if(
šdex
 >ð(
nV®ues
 - 1))

5568 (
pYD©a
[
nV®ues
 - 1]);

5570 if(
šdex
 < 0)

5572 (
pYD©a
[0]);

5579 
äaù
 = (
x
 & 0x000FFFFF);

5582 
y0
 = 
pYD©a
[
šdex
];

5583 
y1
 = 
pYD©a
[
šdex
 + 1u];

5586 
y
 = ((
y0
 * (0xFFFFF - 
äaù
)));

5589 
y
 +ð(
y1
 * 
äaù
);

5592  (
y
 >> 20u);

5607 
æßt32_t
 
¬m_sš_f32
(

5608 
æßt32_t
 
x
);

5616 
q31_t
 
¬m_sš_q31
(

5617 
q31_t
 
x
);

5625 
q15_t
 
¬m_sš_q15
(

5626 
q15_t
 
x
);

5634 
æßt32_t
 
¬m_cos_f32
(

5635 
æßt32_t
 
x
);

5643 
q31_t
 
¬m_cos_q31
(

5644 
q31_t
 
x
);

5652 
q15_t
 
¬m_cos_q15
(

5653 
q15_t
 
x
);

5695 
__INLINE
 
¬m_¡©us
 
¬m_sq¹_f32
(

5696 
æßt32_t
 
š
, flßt32_ˆ*
pOut
)

5698 if(
š
 > 0)

5702 #ià(
__FPU_USED
 =ð1è&& 
defšed
 ( 
__CC_ARM
 )

5703 *
pOut
 = 
__sq¹f
(
š
);

5705 *
pOut
 = 
sq¹f
(
š
);

5708  (
ARM_MATH_SUCCESS
);

5712 *
pOut
 = 0.0f;

5713  (
ARM_MATH_ARGUMENT_ERROR
);

5726 
¬m_¡©us
 
¬m_sq¹_q31
(

5727 
q31_t
 
š
, q31_ˆ*
pOut
);

5736 
¬m_¡©us
 
¬m_sq¹_q15
(

5737 
q15_t
 
š
, q15_ˆ*
pOut
);

5752 
__INLINE
 
¬m_cœcuÏrWr™e_f32
(

5753 
št32_t
 * 
cœcBufãr
,

5754 
št32_t
 
L
,

5755 
ušt16_t
 * 
wr™eOff£t
,

5756 
št32_t
 
bufãrInc
,

5757 cÚ¡ 
št32_t
 * 
¤c
,

5758 
št32_t
 
¤cInc
,

5759 
ušt32_t
 
blockSize
)

5761 
ušt32_t
 
i
 = 0u;

5762 
št32_t
 
wOff£t
;

5766 
wOff£t
 = *
wr™eOff£t
;

5769 
i
 = 
blockSize
;

5771 
i
 > 0u)

5774 
cœcBufãr
[
wOff£t
] = *
¤c
;

5777 
¤c
 +ð
¤cInc
;

5780 
wOff£t
 +ð
bufãrInc
;

5781 if(
wOff£t
 >ð
L
)

5782 
wOff£t
 -ð
L
;

5785 
i
--;

5789 *
wr™eOff£t
 = 
wOff£t
;

5797 
__INLINE
 
¬m_cœcuÏrR—d_f32
(

5798 
št32_t
 * 
cœcBufãr
,

5799 
št32_t
 
L
,

5800 
št32_t
 * 
»adOff£t
,

5801 
št32_t
 
bufãrInc
,

5802 
št32_t
 * 
d¡
,

5803 
št32_t
 * 
d¡_ba£
,

5804 
št32_t
 
d¡_Ëngth
,

5805 
št32_t
 
d¡Inc
,

5806 
ušt32_t
 
blockSize
)

5808 
ušt32_t
 
i
 = 0u;

5809 
št32_t
 
rOff£t
, 
d¡_’d
;

5813 
rOff£t
 = *
»adOff£t
;

5814 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

5817 
i
 = 
blockSize
;

5819 
i
 > 0u)

5822 *
d¡
 = 
cœcBufãr
[
rOff£t
];

5825 
d¡
 +ð
d¡Inc
;

5827 if(
d¡
 =ð(
št32_t
 *è
d¡_’d
)

5829 
d¡
 = 
d¡_ba£
;

5833 
rOff£t
 +ð
bufãrInc
;

5835 if(
rOff£t
 >ð
L
)

5837 
rOff£t
 -ð
L
;

5841 
i
--;

5845 *
»adOff£t
 = 
rOff£t
;

5852 
__INLINE
 
¬m_cœcuÏrWr™e_q15
(

5853 
q15_t
 * 
cœcBufãr
,

5854 
št32_t
 
L
,

5855 
ušt16_t
 * 
wr™eOff£t
,

5856 
št32_t
 
bufãrInc
,

5857 cÚ¡ 
q15_t
 * 
¤c
,

5858 
št32_t
 
¤cInc
,

5859 
ušt32_t
 
blockSize
)

5861 
ušt32_t
 
i
 = 0u;

5862 
št32_t
 
wOff£t
;

5866 
wOff£t
 = *
wr™eOff£t
;

5869 
i
 = 
blockSize
;

5871 
i
 > 0u)

5874 
cœcBufãr
[
wOff£t
] = *
¤c
;

5877 
¤c
 +ð
¤cInc
;

5880 
wOff£t
 +ð
bufãrInc
;

5881 if(
wOff£t
 >ð
L
)

5882 
wOff£t
 -ð
L
;

5885 
i
--;

5889 *
wr™eOff£t
 = 
wOff£t
;

5897 
__INLINE
 
¬m_cœcuÏrR—d_q15
(

5898 
q15_t
 * 
cœcBufãr
,

5899 
št32_t
 
L
,

5900 
št32_t
 * 
»adOff£t
,

5901 
št32_t
 
bufãrInc
,

5902 
q15_t
 * 
d¡
,

5903 
q15_t
 * 
d¡_ba£
,

5904 
št32_t
 
d¡_Ëngth
,

5905 
št32_t
 
d¡Inc
,

5906 
ušt32_t
 
blockSize
)

5908 
ušt32_t
 
i
 = 0;

5909 
št32_t
 
rOff£t
, 
d¡_’d
;

5913 
rOff£t
 = *
»adOff£t
;

5915 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

5918 
i
 = 
blockSize
;

5920 
i
 > 0u)

5923 *
d¡
 = 
cœcBufãr
[
rOff£t
];

5926 
d¡
 +ð
d¡Inc
;

5928 if(
d¡
 =ð(
q15_t
 *è
d¡_’d
)

5930 
d¡
 = 
d¡_ba£
;

5934 
rOff£t
 +ð
bufãrInc
;

5936 if(
rOff£t
 >ð
L
)

5938 
rOff£t
 -ð
L
;

5942 
i
--;

5946 *
»adOff£t
 = 
rOff£t
;

5954 
__INLINE
 
¬m_cœcuÏrWr™e_q7
(

5955 
q7_t
 * 
cœcBufãr
,

5956 
št32_t
 
L
,

5957 
ušt16_t
 * 
wr™eOff£t
,

5958 
št32_t
 
bufãrInc
,

5959 cÚ¡ 
q7_t
 * 
¤c
,

5960 
št32_t
 
¤cInc
,

5961 
ušt32_t
 
blockSize
)

5963 
ušt32_t
 
i
 = 0u;

5964 
št32_t
 
wOff£t
;

5968 
wOff£t
 = *
wr™eOff£t
;

5971 
i
 = 
blockSize
;

5973 
i
 > 0u)

5976 
cœcBufãr
[
wOff£t
] = *
¤c
;

5979 
¤c
 +ð
¤cInc
;

5982 
wOff£t
 +ð
bufãrInc
;

5983 if(
wOff£t
 >ð
L
)

5984 
wOff£t
 -ð
L
;

5987 
i
--;

5991 *
wr™eOff£t
 = 
wOff£t
;

5999 
__INLINE
 
¬m_cœcuÏrR—d_q7
(

6000 
q7_t
 * 
cœcBufãr
,

6001 
št32_t
 
L
,

6002 
št32_t
 * 
»adOff£t
,

6003 
št32_t
 
bufãrInc
,

6004 
q7_t
 * 
d¡
,

6005 
q7_t
 * 
d¡_ba£
,

6006 
št32_t
 
d¡_Ëngth
,

6007 
št32_t
 
d¡Inc
,

6008 
ušt32_t
 
blockSize
)

6010 
ušt32_t
 
i
 = 0;

6011 
št32_t
 
rOff£t
, 
d¡_’d
;

6015 
rOff£t
 = *
»adOff£t
;

6017 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

6020 
i
 = 
blockSize
;

6022 
i
 > 0u)

6025 *
d¡
 = 
cœcBufãr
[
rOff£t
];

6028 
d¡
 +ð
d¡Inc
;

6030 if(
d¡
 =ð(
q7_t
 *è
d¡_’d
)

6032 
d¡
 = 
d¡_ba£
;

6036 
rOff£t
 +ð
bufãrInc
;

6038 if(
rOff£t
 >ð
L
)

6040 
rOff£t
 -ð
L
;

6044 
i
--;

6048 *
»adOff£t
 = 
rOff£t
;

6060 
¬m_pow”_q31
(

6061 
q31_t
 * 
pSrc
,

6062 
ušt32_t
 
blockSize
,

6063 
q63_t
 * 
pResuÉ
);

6073 
¬m_pow”_f32
(

6074 
æßt32_t
 * 
pSrc
,

6075 
ušt32_t
 
blockSize
,

6076 
æßt32_t
 * 
pResuÉ
);

6086 
¬m_pow”_q15
(

6087 
q15_t
 * 
pSrc
,

6088 
ušt32_t
 
blockSize
,

6089 
q63_t
 * 
pResuÉ
);

6099 
¬m_pow”_q7
(

6100 
q7_t
 * 
pSrc
,

6101 
ušt32_t
 
blockSize
,

6102 
q31_t
 * 
pResuÉ
);

6112 
¬m_m—n_q7
(

6113 
q7_t
 * 
pSrc
,

6114 
ušt32_t
 
blockSize
,

6115 
q7_t
 * 
pResuÉ
);

6124 
¬m_m—n_q15
(

6125 
q15_t
 * 
pSrc
,

6126 
ušt32_t
 
blockSize
,

6127 
q15_t
 * 
pResuÉ
);

6136 
¬m_m—n_q31
(

6137 
q31_t
 * 
pSrc
,

6138 
ušt32_t
 
blockSize
,

6139 
q31_t
 * 
pResuÉ
);

6148 
¬m_m—n_f32
(

6149 
æßt32_t
 * 
pSrc
,

6150 
ušt32_t
 
blockSize
,

6151 
æßt32_t
 * 
pResuÉ
);

6161 
¬m_v¬_f32
(

6162 
æßt32_t
 * 
pSrc
,

6163 
ušt32_t
 
blockSize
,

6164 
æßt32_t
 * 
pResuÉ
);

6174 
¬m_v¬_q31
(

6175 
q31_t
 * 
pSrc
,

6176 
ušt32_t
 
blockSize
,

6177 
q63_t
 * 
pResuÉ
);

6187 
¬m_v¬_q15
(

6188 
q15_t
 * 
pSrc
,

6189 
ušt32_t
 
blockSize
,

6190 
q31_t
 * 
pResuÉ
);

6200 
¬m_rms_f32
(

6201 
æßt32_t
 * 
pSrc
,

6202 
ušt32_t
 
blockSize
,

6203 
æßt32_t
 * 
pResuÉ
);

6213 
¬m_rms_q31
(

6214 
q31_t
 * 
pSrc
,

6215 
ušt32_t
 
blockSize
,

6216 
q31_t
 * 
pResuÉ
);

6226 
¬m_rms_q15
(

6227 
q15_t
 * 
pSrc
,

6228 
ušt32_t
 
blockSize
,

6229 
q15_t
 * 
pResuÉ
);

6239 
¬m_¡d_f32
(

6240 
æßt32_t
 * 
pSrc
,

6241 
ušt32_t
 
blockSize
,

6242 
æßt32_t
 * 
pResuÉ
);

6252 
¬m_¡d_q31
(

6253 
q31_t
 * 
pSrc
,

6254 
ušt32_t
 
blockSize
,

6255 
q31_t
 * 
pResuÉ
);

6265 
¬m_¡d_q15
(

6266 
q15_t
 * 
pSrc
,

6267 
ušt32_t
 
blockSize
,

6268 
q15_t
 * 
pResuÉ
);

6278 
¬m_cm¶x_mag_f32
(

6279 
æßt32_t
 * 
pSrc
,

6280 
æßt32_t
 * 
pD¡
,

6281 
ušt32_t
 
numSam¶es
);

6291 
¬m_cm¶x_mag_q31
(

6292 
q31_t
 * 
pSrc
,

6293 
q31_t
 * 
pD¡
,

6294 
ušt32_t
 
numSam¶es
);

6304 
¬m_cm¶x_mag_q15
(

6305 
q15_t
 * 
pSrc
,

6306 
q15_t
 * 
pD¡
,

6307 
ušt32_t
 
numSam¶es
);

6319 
¬m_cm¶x_dÙ_´od_q15
(

6320 
q15_t
 * 
pSrcA
,

6321 
q15_t
 * 
pSrcB
,

6322 
ušt32_t
 
numSam¶es
,

6323 
q31_t
 * 
»®ResuÉ
,

6324 
q31_t
 * 
imagResuÉ
);

6336 
¬m_cm¶x_dÙ_´od_q31
(

6337 
q31_t
 * 
pSrcA
,

6338 
q31_t
 * 
pSrcB
,

6339 
ušt32_t
 
numSam¶es
,

6340 
q63_t
 * 
»®ResuÉ
,

6341 
q63_t
 * 
imagResuÉ
);

6353 
¬m_cm¶x_dÙ_´od_f32
(

6354 
æßt32_t
 * 
pSrcA
,

6355 
æßt32_t
 * 
pSrcB
,

6356 
ušt32_t
 
numSam¶es
,

6357 
æßt32_t
 * 
»®ResuÉ
,

6358 
æßt32_t
 * 
imagResuÉ
);

6369 
¬m_cm¶x_muÉ_»®_q15
(

6370 
q15_t
 * 
pSrcCm¶x
,

6371 
q15_t
 * 
pSrcR—l
,

6372 
q15_t
 * 
pCm¶xD¡
,

6373 
ušt32_t
 
numSam¶es
);

6384 
¬m_cm¶x_muÉ_»®_q31
(

6385 
q31_t
 * 
pSrcCm¶x
,

6386 
q31_t
 * 
pSrcR—l
,

6387 
q31_t
 * 
pCm¶xD¡
,

6388 
ušt32_t
 
numSam¶es
);

6399 
¬m_cm¶x_muÉ_»®_f32
(

6400 
æßt32_t
 * 
pSrcCm¶x
,

6401 
æßt32_t
 * 
pSrcR—l
,

6402 
æßt32_t
 * 
pCm¶xD¡
,

6403 
ušt32_t
 
numSam¶es
);

6414 
¬m_mš_q7
(

6415 
q7_t
 * 
pSrc
,

6416 
ušt32_t
 
blockSize
,

6417 
q7_t
 * 
»suÉ
,

6418 
ušt32_t
 * 
šdex
);

6429 
¬m_mš_q15
(

6430 
q15_t
 * 
pSrc
,

6431 
ušt32_t
 
blockSize
,

6432 
q15_t
 * 
pResuÉ
,

6433 
ušt32_t
 * 
pIndex
);

6443 
¬m_mš_q31
(

6444 
q31_t
 * 
pSrc
,

6445 
ušt32_t
 
blockSize
,

6446 
q31_t
 * 
pResuÉ
,

6447 
ušt32_t
 * 
pIndex
);

6458 
¬m_mš_f32
(

6459 
æßt32_t
 * 
pSrc
,

6460 
ušt32_t
 
blockSize
,

6461 
æßt32_t
 * 
pResuÉ
,

6462 
ušt32_t
 * 
pIndex
);

6473 
¬m_max_q7
(

6474 
q7_t
 * 
pSrc
,

6475 
ušt32_t
 
blockSize
,

6476 
q7_t
 * 
pResuÉ
,

6477 
ušt32_t
 * 
pIndex
);

6488 
¬m_max_q15
(

6489 
q15_t
 * 
pSrc
,

6490 
ušt32_t
 
blockSize
,

6491 
q15_t
 * 
pResuÉ
,

6492 
ušt32_t
 * 
pIndex
);

6503 
¬m_max_q31
(

6504 
q31_t
 * 
pSrc
,

6505 
ušt32_t
 
blockSize
,

6506 
q31_t
 * 
pResuÉ
,

6507 
ušt32_t
 * 
pIndex
);

6518 
¬m_max_f32
(

6519 
æßt32_t
 * 
pSrc
,

6520 
ušt32_t
 
blockSize
,

6521 
æßt32_t
 * 
pResuÉ
,

6522 
ušt32_t
 * 
pIndex
);

6533 
¬m_cm¶x_muÉ_cm¶x_q15
(

6534 
q15_t
 * 
pSrcA
,

6535 
q15_t
 * 
pSrcB
,

6536 
q15_t
 * 
pD¡
,

6537 
ušt32_t
 
numSam¶es
);

6548 
¬m_cm¶x_muÉ_cm¶x_q31
(

6549 
q31_t
 * 
pSrcA
,

6550 
q31_t
 * 
pSrcB
,

6551 
q31_t
 * 
pD¡
,

6552 
ušt32_t
 
numSam¶es
);

6563 
¬m_cm¶x_muÉ_cm¶x_f32
(

6564 
æßt32_t
 * 
pSrcA
,

6565 
æßt32_t
 * 
pSrcB
,

6566 
æßt32_t
 * 
pD¡
,

6567 
ušt32_t
 
numSam¶es
);

6576 
¬m_æßt_to_q31
(

6577 
æßt32_t
 * 
pSrc
,

6578 
q31_t
 * 
pD¡
,

6579 
ušt32_t
 
blockSize
);

6588 
¬m_æßt_to_q15
(

6589 
æßt32_t
 * 
pSrc
,

6590 
q15_t
 * 
pD¡
,

6591 
ušt32_t
 
blockSize
);

6600 
¬m_æßt_to_q7
(

6601 
æßt32_t
 * 
pSrc
,

6602 
q7_t
 * 
pD¡
,

6603 
ušt32_t
 
blockSize
);

6613 
¬m_q31_to_q15
(

6614 
q31_t
 * 
pSrc
,

6615 
q15_t
 * 
pD¡
,

6616 
ušt32_t
 
blockSize
);

6625 
¬m_q31_to_q7
(

6626 
q31_t
 * 
pSrc
,

6627 
q7_t
 * 
pD¡
,

6628 
ušt32_t
 
blockSize
);

6637 
¬m_q15_to_æßt
(

6638 
q15_t
 * 
pSrc
,

6639 
æßt32_t
 * 
pD¡
,

6640 
ušt32_t
 
blockSize
);

6650 
¬m_q15_to_q31
(

6651 
q15_t
 * 
pSrc
,

6652 
q31_t
 * 
pD¡
,

6653 
ušt32_t
 
blockSize
);

6663 
¬m_q15_to_q7
(

6664 
q15_t
 * 
pSrc
,

6665 
q7_t
 * 
pD¡
,

6666 
ušt32_t
 
blockSize
);

6740 
__INLINE
 
æßt32_t
 
¬m_bžš—r_š‹½_f32
(

6741 cÚ¡ 
¬m_bžš—r_š‹½_š¡ªû_f32
 * 
S
,

6742 
æßt32_t
 
X
,

6743 
æßt32_t
 
Y
)

6745 
æßt32_t
 
out
;

6746 
æßt32_t
 
f00
, 
f01
, 
f10
, 
f11
;

6747 
æßt32_t
 *
pD©a
 = 
S
->pData;

6748 
št32_t
 
xIndex
, 
yIndex
, 
šdex
;

6749 
æßt32_t
 
xdiff
, 
ydiff
;

6750 
æßt32_t
 
b1
, 
b2
, 
b3
, 
b4
;

6752 
xIndex
 = (
št32_t
è
X
;

6753 
yIndex
 = (
št32_t
è
Y
;

6757 if(
xIndex
 < 0 || xIndex > (
S
->
numRows
-1è|| 
yIndex
 < 0 || yIndex > ( S->
numCÞs
-1))

6763 
šdex
 = (
xIndex
 - 1è+ (
yIndex
-1è* 
S
->
numCÞs
 ;

6767 
f00
 = 
pD©a
[
šdex
];

6768 
f01
 = 
pD©a
[
šdex
 + 1];

6771 
šdex
 = (
xIndex
-1è+ (
yIndex
è* 
S
->
numCÞs
;

6775 
f10
 = 
pD©a
[
šdex
];

6776 
f11
 = 
pD©a
[
šdex
 + 1];

6779 
b1
 = 
f00
;

6780 
b2
 = 
f01
 - 
f00
;

6781 
b3
 = 
f10
 - 
f00
;

6782 
b4
 = 
f00
 - 
f01
 - 
f10
 + 
f11
;

6785 
xdiff
 = 
X
 - 
xIndex
;

6788 
ydiff
 = 
Y
 - 
yIndex
;

6791 
out
 = 
b1
 + 
b2
 * 
xdiff
 + 
b3
 * 
ydiff
 + 
b4
 * xdiff * ydiff;

6794  (
out
);

6807 
__INLINE
 
q31_t
 
¬m_bžš—r_š‹½_q31
(

6808 
¬m_bžš—r_š‹½_š¡ªû_q31
 * 
S
,

6809 
q31_t
 
X
,

6810 
q31_t
 
Y
)

6812 
q31_t
 
out
;

6813 
q31_t
 
acc
 = 0;

6814 
q31_t
 
xäaù
, 
yäaù
;

6815 
q31_t
 
x1
, 
x2
, 
y1
, 
y2
;

6816 
št32_t
 
rI
, 
cI
;

6817 
q31_t
 *
pYD©a
 = 
S
->
pD©a
;

6818 
ušt32_t
 
nCÞs
 = 
S
->
numCÞs
;

6824 
rI
 = ((
X
 & 0xFFF00000) >> 20u);

6829 
cI
 = ((
Y
 & 0xFFF00000) >> 20u);

6833 if(
rI
 < 0 ||„I > (
S
->
numRows
-1è|| 
cI
 < 0 || cI > ( S->
numCÞs
-1))

6840 
xäaù
 = (
X
 & 0x000FFFFF) << 11u;

6843 
x1
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
)];

6844 
x2
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
) + 1u];

6848 
yäaù
 = (
Y
 & 0x000FFFFF) << 11u;

6851 
y1
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
 + 1)];

6852 
y2
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
 + 1) + 1u];

6855 
out
 = ((
q31_t
è(((
q63_t
è
x1
 * (0x7FFFFFFF - 
xäaù
)) >> 32));

6856 
acc
 = ((
q31_t
è(((
q63_t
è
out
 * (0x7FFFFFFF - 
yäaù
)) >> 32));

6859 
out
 = ((
q31_t
è((
q63_t
è
x2
 * (0x7FFFFFFF - 
yäaù
) >> 32));

6860 
acc
 +ð((
q31_t
è((
q63_t
è
out
 * (
xäaù
) >> 32));

6863 
out
 = ((
q31_t
è((
q63_t
è
y1
 * (0x7FFFFFFF - 
xäaù
) >> 32));

6864 
acc
 +ð((
q31_t
è((
q63_t
è
out
 * (
yäaù
) >> 32));

6867 
out
 = ((
q31_t
è((
q63_t
è
y2
 * (
xäaù
) >> 32));

6868 
acc
 +ð((
q31_t
è((
q63_t
è
out
 * (
yäaù
) >> 32));

6871  (
acc
 << 2u);

6883 
__INLINE
 
q15_t
 
¬m_bžš—r_š‹½_q15
(

6884 
¬m_bžš—r_š‹½_š¡ªû_q15
 * 
S
,

6885 
q31_t
 
X
,

6886 
q31_t
 
Y
)

6888 
q63_t
 
acc
 = 0;

6889 
q31_t
 
out
;

6890 
q15_t
 
x1
, 
x2
, 
y1
, 
y2
;

6891 
q31_t
 
xäaù
, 
yäaù
;

6892 
št32_t
 
rI
, 
cI
;

6893 
q15_t
 *
pYD©a
 = 
S
->
pD©a
;

6894 
ušt32_t
 
nCÞs
 = 
S
->
numCÞs
;

6899 
rI
 = ((
X
 & 0xFFF00000) >> 20);

6904 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

6908 if(
rI
 < 0 ||„I > (
S
->
numRows
-1è|| 
cI
 < 0 || cI > ( S->
numCÞs
-1))

6915 
xäaù
 = (
X
 & 0x000FFFFF);

6918 
x1
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
)];

6919 
x2
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
) + 1u];

6924 
yäaù
 = (
Y
 & 0x000FFFFF);

6927 
y1
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
 + 1)];

6928 
y2
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
 + 1) + 1u];

6934 
out
 = (
q31_t
è(((
q63_t
è
x1
 * (0xFFFFF - 
xäaù
)) >> 4u);

6935 
acc
 = ((
q63_t
è
out
 * (0xFFFFF - 
yäaù
));

6938 
out
 = (
q31_t
è(((
q63_t
è
x2
 * (0xFFFFF - 
yäaù
)) >> 4u);

6939 
acc
 +ð((
q63_t
è
out
 * (
xäaù
));

6942 
out
 = (
q31_t
è(((
q63_t
è
y1
 * (0xFFFFF - 
xäaù
)) >> 4u);

6943 
acc
 +ð((
q63_t
è
out
 * (
yäaù
));

6946 
out
 = (
q31_t
è(((
q63_t
è
y2
 * (
xäaù
)) >> 4u);

6947 
acc
 +ð((
q63_t
è
out
 * (
yäaù
));

6951  (
acc
 >> 36);

6963 
__INLINE
 
q7_t
 
¬m_bžš—r_š‹½_q7
(

6964 
¬m_bžš—r_š‹½_š¡ªû_q7
 * 
S
,

6965 
q31_t
 
X
,

6966 
q31_t
 
Y
)

6968 
q63_t
 
acc
 = 0;

6969 
q31_t
 
out
;

6970 
q31_t
 
xäaù
, 
yäaù
;

6971 
q7_t
 
x1
, 
x2
, 
y1
, 
y2
;

6972 
št32_t
 
rI
, 
cI
;

6973 
q7_t
 *
pYD©a
 = 
S
->
pD©a
;

6974 
ušt32_t
 
nCÞs
 = 
S
->
numCÞs
;

6979 
rI
 = ((
X
 & 0xFFF00000) >> 20);

6984 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

6988 if(
rI
 < 0 ||„I > (
S
->
numRows
-1è|| 
cI
 < 0 || cI > ( S->
numCÞs
-1))

6995 
xäaù
 = (
X
 & 0x000FFFFF);

6998 
x1
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
)];

6999 
x2
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
) + 1u];

7004 
yäaù
 = (
Y
 & 0x000FFFFF);

7007 
y1
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
 + 1)];

7008 
y2
 = 
pYD©a
[(
rI
è+ 
nCÞs
 * (
cI
 + 1) + 1u];

7011 
out
 = ((
x1
 * (0xFFFFF - 
xäaù
)));

7012 
acc
 = (((
q63_t
è
out
 * (0xFFFFF - 
yäaù
)));

7015 
out
 = ((
x2
 * (0xFFFFF - 
yäaù
)));

7016 
acc
 +ð(((
q63_t
è
out
 * (
xäaù
)));

7019 
out
 = ((
y1
 * (0xFFFFF - 
xäaù
)));

7020 
acc
 +ð(((
q63_t
è
out
 * (
yäaù
)));

7023 
out
 = ((
y2
 * (
yäaù
)));

7024 
acc
 +ð(((
q63_t
è
out
 * (
xäaù
)));

7027  (
acc
 >> 40);

7040 #ifdef 
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\cmsis\core_cm4.h

23 #ià
defšed
 ( 
__ICCARM__
 )

24 #´agm¨
sy¡em_šþude


27 #ifdeà
__ýlu¥lus


31 #iâdeà
__CORE_CM4_H_GENERIC


32 
	#__CORE_CM4_H_GENERIC


	)

76 
	#__CM4_CMSIS_VERSION_MAIN
 (0x02è

	)

77 
	#__CM4_CMSIS_VERSION_SUB
 (0x10è

	)

78 
	#__CM4_CMSIS_VERSION
 ((
__CM4_CMSIS_VERSION_MAIN
 << 16è| 
__CM4_CMSIS_VERSION_SUB
è

	)

80 
	#__CORTEX_M
 (0x04è

	)

83 #ià 
defšed
 ( 
__CC_ARM
 )

84 
	#__ASM
 
__asm


	)

85 
	#__INLINE
 
__šlše


	)

87 #–ià
defšed
 ( 
__ICCARM__
 )

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
šlše


	)

91 #–ià
defšed
 ( 
__GNUC__
 )

92 
	#__ASM
 
__asm


	)

93 
	#__INLINE
 
šlše


	)

95 #–ià
defšed
 ( 
__TASKING__
 )

96 
	#__ASM
 
__asm


	)

97 
	#__INLINE
 
šlše


	)

102 #ià
defšed
 ( 
__CC_ARM
 )

103 #ià
defšed
 
__TARGET_FPU_VFP


104 #ià(
__FPU_PRESENT
 == 1)

105 
	#__FPU_USED
 1

	)

108 
	#__FPU_USED
 0

	)

111 
	#__FPU_USED
 0

	)

114 #–ià
defšed
 ( 
__ICCARM__
 )

115 #ià
defšed
 
__ARMVFP__


116 #ià(
__FPU_PRESENT
 == 1)

117 
	#__FPU_USED
 1

	)

120 
	#__FPU_USED
 0

	)

123 
	#__FPU_USED
 0

	)

126 #–ià
defšed
 ( 
__GNUC__
 )

127 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

128 #ià(
__FPU_PRESENT
 == 1)

129 
	#__FPU_USED
 1

	)

132 
	#__FPU_USED
 0

	)

135 
	#__FPU_USED
 0

	)

138 #–ià
defšed
 ( 
__TASKING__
 )

140 
	#__FPU_USED
 0

	)

143 
	~<¡dšt.h
>

144 
	~<cÜe_cmIn¡r.h
>

145 
	~<cÜe_cmFunc.h
>

146 
	~<cÜe_cm4_simd.h
>

150 #iâdeà
__CMSIS_GENERIC


152 #iâdeà
__CORE_CM4_H_DEPENDANT


153 
	#__CORE_CM4_H_DEPENDANT


	)

156 #ià
defšed
 
__CHECK_DEVICE_DEFINES


157 #iâdeà
__CM4_REV


158 
	#__CM4_REV
 0x0000

	)

162 #iâdeà
__FPU_PRESENT


163 
	#__FPU_PRESENT
 0

	)

167 #iâdeà
__MPU_PRESENT


168 
	#__MPU_PRESENT
 0

	)

172 #iâdeà
__NVIC_PRIO_BITS


173 
	#__NVIC_PRIO_BITS
 4

	)

177 #iâdeà
__V’dÜ_SysTickCÚfig


178 
	#__V’dÜ_SysTickCÚfig
 0

	)

184 #ifdeà
__ýlu¥lus


185 
	#__I
 vÞ©ž

	)

187 
	#__I
 vÞ©žcÚ¡

	)

189 
	#__O
 vÞ©ž

	)

190 
	#__IO
 vÞ©ž

	)

222 #ià(
__CORTEX_M
 != 0x04)

223 
ušt32_t
 
_»£rved0
:27;

225 
ušt32_t
 
_»£rved0
:16;

226 
ušt32_t
 
GE
:4;

227 
ušt32_t
 
_»£rved1
:7;

229 
ušt32_t
 
Q
:1;

230 
ušt32_t
 
V
:1;

231 
ušt32_t
 
C
:1;

232 
ušt32_t
 
Z
:1;

233 
ušt32_t
 
N
:1;

234 } 
b
;

235 
ušt32_t
 
w
;

236 } 
	tAPSR_Ty³
;

245 
ušt32_t
 
ISR
:9;

246 
ušt32_t
 
_»£rved0
:23;

247 } 
b
;

248 
ušt32_t
 
w
;

249 } 
	tIPSR_Ty³
;

258 
ušt32_t
 
ISR
:9;

259 #ià(
__CORTEX_M
 != 0x04)

260 
ušt32_t
 
_»£rved0
:15;

262 
ušt32_t
 
_»£rved0
:7;

263 
ušt32_t
 
GE
:4;

264 
ušt32_t
 
_»£rved1
:4;

266 
ušt32_t
 
T
:1;

267 
ušt32_t
 
IT
:2;

268 
ušt32_t
 
Q
:1;

269 
ušt32_t
 
V
:1;

270 
ušt32_t
 
C
:1;

271 
ušt32_t
 
Z
:1;

272 
ušt32_t
 
N
:1;

273 } 
b
;

274 
ušt32_t
 
w
;

275 } 
	txPSR_Ty³
;

284 
ušt32_t
 
nPRIV
:1;

285 
ušt32_t
 
SPSEL
:1;

286 
ušt32_t
 
FPCA
:1;

287 
ušt32_t
 
_»£rved0
:29;

288 } 
b
;

289 
ušt32_t
 
w
;

290 } 
	tCONTROL_Ty³
;

305 
__IO
 
ušt32_t
 
ISER
[8];

306 
ušt32_t
 
RESERVED0
[24];

307 
__IO
 
ušt32_t
 
ICER
[8];

308 
ušt32_t
 
RSERVED1
[24];

309 
__IO
 
ušt32_t
 
ISPR
[8];

310 
ušt32_t
 
RESERVED2
[24];

311 
__IO
 
ušt32_t
 
ICPR
[8];

312 
ušt32_t
 
RESERVED3
[24];

313 
__IO
 
ušt32_t
 
IABR
[8];

314 
ušt32_t
 
RESERVED4
[56];

315 
__IO
 
ušt8_t
 
IP
[240];

316 
ušt32_t
 
RESERVED5
[644];

317 
__O
 
ušt32_t
 
STIR
;

318 } 
	tNVIC_Ty³
;

321 
	#NVIC_STIR_INTID_Pos
 0

	)

322 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL << 
NVIC_STIR_INTID_Pos
è

	)

337 
__I
 
ušt32_t
 
CPUID
;

338 
__IO
 
ušt32_t
 
ICSR
;

339 
__IO
 
ušt32_t
 
VTOR
;

340 
__IO
 
ušt32_t
 
AIRCR
;

341 
__IO
 
ušt32_t
 
SCR
;

342 
__IO
 
ušt32_t
 
CCR
;

343 
__IO
 
ušt8_t
 
SHP
[12];

344 
__IO
 
ušt32_t
 
SHCSR
;

345 
__IO
 
ušt32_t
 
CFSR
;

346 
__IO
 
ušt32_t
 
HFSR
;

347 
__IO
 
ušt32_t
 
DFSR
;

348 
__IO
 
ušt32_t
 
MMFAR
;

349 
__IO
 
ušt32_t
 
BFAR
;

350 
__IO
 
ušt32_t
 
AFSR
;

351 
__I
 
ušt32_t
 
PFR
[2];

352 
__I
 
ušt32_t
 
DFR
;

353 
__I
 
ušt32_t
 
ADR
;

354 
__I
 
ušt32_t
 
MMFR
[4];

355 
__I
 
ušt32_t
 
ISAR
[5];

356 
ušt32_t
 
RESERVED0
[5];

357 
__IO
 
ušt32_t
 
CPACR
;

358 } 
	tSCB_Ty³
;

361 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

362 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

364 
	#SCB_CPUID_VARIANT_Pos
 20

	)

365 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

367 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

368 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

370 
	#SCB_CPUID_PARTNO_Pos
 4

	)

371 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

373 
	#SCB_CPUID_REVISION_Pos
 0

	)

374 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos
è

	)

377 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

378 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

380 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

381 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

383 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

384 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

386 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

387 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

389 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

390 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

392 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

393 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

395 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

396 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

398 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

399 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

401 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

402 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

404 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

405 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos
è

	)

408 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

409 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

412 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

413 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

415 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

416 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

418 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

419 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

421 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

422 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

424 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

425 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

427 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

428 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

430 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

431 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL << 
SCB_AIRCR_VECTRESET_Pos
è

	)

434 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

435 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

437 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

438 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

440 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

441 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

444 
	#SCB_CCR_STKALIGN_Pos
 9

	)

445 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

447 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

448 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

450 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

451 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

453 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

454 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

456 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

457 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

459 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

460 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL << 
SCB_CCR_NONBASETHRDENA_Pos
è

	)

463 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

464 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

466 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

467 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

469 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

470 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

472 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

473 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

475 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

476 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

478 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

479 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

481 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

482 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

484 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

485 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

487 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

488 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

490 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

491 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

493 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

494 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

496 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

497 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

499 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

500 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

502 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

503 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTACT_Pos
è

	)

506 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

507 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

509 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

510 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

512 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

513 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_MEMFAULTSR_Pos
è

	)

516 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

517 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

519 
	#SCB_HFSR_FORCED_Pos
 30

	)

520 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

522 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

523 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

526 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

527 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

529 
	#SCB_DFSR_VCATCH_Pos
 3

	)

530 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

532 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

533 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

535 
	#SCB_DFSR_BKPT_Pos
 1

	)

536 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

538 
	#SCB_DFSR_HALTED_Pos
 0

	)

539 
	#SCB_DFSR_HALTED_Msk
 (1UL << 
SCB_DFSR_HALTED_Pos
è

	)

554 
ušt32_t
 
RESERVED0
[1];

555 
__I
 
ušt32_t
 
ICTR
;

556 
__IO
 
ušt32_t
 
ACTLR
;

557 } 
	tSCnSCB_Ty³
;

560 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

561 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL << 
SCnSCB_ICTR_INTLINESNUM_Pos
è

	)

564 
	#SCnSCB_ACTLR_DISOOFP_Pos
 9

	)

565 
	#SCnSCB_ACTLR_DISOOFP_Msk
 (1UL << 
SCnSCB_ACTLR_DISOOFP_Pos
è

	)

567 
	#SCnSCB_ACTLR_DISFPCA_Pos
 8

	)

568 
	#SCnSCB_ACTLR_DISFPCA_Msk
 (1UL << 
SCnSCB_ACTLR_DISFPCA_Pos
è

	)

570 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2

	)

571 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

573 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1

	)

574 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
è

	)

576 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

577 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL << 
SCnSCB_ACTLR_DISMCYCINT_Pos
è

	)

592 
__IO
 
ušt32_t
 
CTRL
;

593 
__IO
 
ušt32_t
 
LOAD
;

594 
__IO
 
ušt32_t
 
VAL
;

595 
__I
 
ušt32_t
 
CALIB
;

596 } 
	tSysTick_Ty³
;

599 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

600 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

602 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

603 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

605 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

606 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

608 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

609 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos
è

	)

612 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

613 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos
è

	)

616 
	#SysTick_VAL_CURRENT_Pos
 0

	)

617 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
è

	)

620 
	#SysTick_CALIB_NOREF_Pos
 31

	)

621 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

623 
	#SysTick_CALIB_SKEW_Pos
 30

	)

624 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

626 
	#SysTick_CALIB_TENMS_Pos
 0

	)

627 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
è

	)

642 
__O
 union

644 
__O
 
ušt8_t
 
u8
;

645 
__O
 
ušt16_t
 
u16
;

646 
__O
 
ušt32_t
 
u32
;

647 } 
PORT
 [32];

648 
ušt32_t
 
RESERVED0
[864];

649 
__IO
 
ušt32_t
 
TER
;

650 
ušt32_t
 
RESERVED1
[15];

651 
__IO
 
ušt32_t
 
TPR
;

652 
ušt32_t
 
RESERVED2
[15];

653 
__IO
 
ušt32_t
 
TCR
;

654 } 
	tITM_Ty³
;

657 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

658 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL << 
ITM_TPR_PRIVMASK_Pos
è

	)

661 
	#ITM_TCR_BUSY_Pos
 23

	)

662 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

664 
	#ITM_TCR_T¿ûBusID_Pos
 16

	)

665 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

667 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

668 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

670 
	#ITM_TCR_TSP»sÿË_Pos
 8

	)

671 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

673 
	#ITM_TCR_SWOENA_Pos
 4

	)

674 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

676 
	#ITM_TCR_TXENA_Pos
 3

	)

677 
	#ITM_TCR_TXENA_Msk
 (1UL << 
ITM_TCR_TXENA_Pos
è

	)

679 
	#ITM_TCR_SYNCENA_Pos
 2

	)

680 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

682 
	#ITM_TCR_TSENA_Pos
 1

	)

683 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

685 
	#ITM_TCR_ITMENA_Pos
 0

	)

686 
	#ITM_TCR_ITMENA_Msk
 (1UL << 
ITM_TCR_ITMENA_Pos
è

	)

691 #ià(
__MPU_PRESENT
 == 1)

702 
__I
 
ušt32_t
 
TYPE
;

703 
__IO
 
ušt32_t
 
CTRL
;

704 
__IO
 
ušt32_t
 
RNR
;

705 
__IO
 
ušt32_t
 
RBAR
;

706 
__IO
 
ušt32_t
 
RASR
;

707 
__IO
 
ušt32_t
 
RBAR_A1
;

708 
__IO
 
ušt32_t
 
RASR_A1
;

709 
__IO
 
ušt32_t
 
RBAR_A2
;

710 
__IO
 
ušt32_t
 
RASR_A2
;

711 
__IO
 
ušt32_t
 
RBAR_A3
;

712 
__IO
 
ušt32_t
 
RASR_A3
;

713 } 
	tMPU_Ty³
;

716 
	#MPU_TYPE_IREGION_Pos
 16

	)

717 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

719 
	#MPU_TYPE_DREGION_Pos
 8

	)

720 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

722 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

723 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos
è

	)

726 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

727 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

729 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

730 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

732 
	#MPU_CTRL_ENABLE_Pos
 0

	)

733 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos
è

	)

736 
	#MPU_RNR_REGION_Pos
 0

	)

737 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos
è

	)

740 
	#MPU_RBAR_ADDR_Pos
 5

	)

741 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

743 
	#MPU_RBAR_VALID_Pos
 4

	)

744 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

746 
	#MPU_RBAR_REGION_Pos
 0

	)

747 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos
è

	)

750 
	#MPU_RASR_ATTRS_Pos
 16

	)

751 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

753 
	#MPU_RASR_SRD_Pos
 8

	)

754 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

756 
	#MPU_RASR_SIZE_Pos
 1

	)

757 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

759 
	#MPU_RASR_ENABLE_Pos
 0

	)

760 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos
è

	)

766 #ià(
__FPU_PRESENT
 == 1)

777 
ušt32_t
 
RESERVED0
[1];

778 
__IO
 
ušt32_t
 
FPCCR
;

779 
__IO
 
ušt32_t
 
FPCAR
;

780 
__IO
 
ušt32_t
 
FPDSCR
;

781 
__I
 
ušt32_t
 
MVFR0
;

782 
__I
 
ušt32_t
 
MVFR1
;

783 } 
	tFPU_Ty³
;

786 
	#FPU_FPCCR_ASPEN_Pos
 31

	)

787 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos
è

	)

789 
	#FPU_FPCCR_LSPEN_Pos
 30

	)

790 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos
è

	)

792 
	#FPU_FPCCR_MONRDY_Pos
 8

	)

793 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos
è

	)

795 
	#FPU_FPCCR_BFRDY_Pos
 6

	)

796 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos
è

	)

798 
	#FPU_FPCCR_MMRDY_Pos
 5

	)

799 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos
è

	)

801 
	#FPU_FPCCR_HFRDY_Pos
 4

	)

802 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos
è

	)

804 
	#FPU_FPCCR_THREAD_Pos
 3

	)

805 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos
è

	)

807 
	#FPU_FPCCR_USER_Pos
 1

	)

808 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos
è

	)

810 
	#FPU_FPCCR_LSPACT_Pos
 0

	)

811 
	#FPU_FPCCR_LSPACT_Msk
 (1UL << 
FPU_FPCCR_LSPACT_Pos
è

	)

814 
	#FPU_FPCAR_ADDRESS_Pos
 3

	)

815 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos
è

	)

818 
	#FPU_FPDSCR_AHP_Pos
 26

	)

819 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos
è

	)

821 
	#FPU_FPDSCR_DN_Pos
 25

	)

822 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos
è

	)

824 
	#FPU_FPDSCR_FZ_Pos
 24

	)

825 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos
è

	)

827 
	#FPU_FPDSCR_RMode_Pos
 22

	)

828 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos
è

	)

831 
	#FPU_MVFR0_FP_roundšg_modes_Pos
 28

	)

832 
	#FPU_MVFR0_FP_roundšg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundšg_modes_Pos
è

	)

834 
	#FPU_MVFR0_ShÜt_veùÜs_Pos
 24

	)

835 
	#FPU_MVFR0_ShÜt_veùÜs_Msk
 (0xFUL << 
FPU_MVFR0_ShÜt_veùÜs_Pos
è

	)

837 
	#FPU_MVFR0_Squ¬e_roÙ_Pos
 20

	)

838 
	#FPU_MVFR0_Squ¬e_roÙ_Msk
 (0xFUL << 
FPU_MVFR0_Squ¬e_roÙ_Pos
è

	)

840 
	#FPU_MVFR0_Divide_Pos
 16

	)

841 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos
è

	)

843 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Pos
 12

	)

844 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exûp_Œ­pšg_Pos
è

	)

846 
	#FPU_MVFR0_DoubË_´ecisiÚ_Pos
 8

	)

847 
	#FPU_MVFR0_DoubË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_DoubË_´ecisiÚ_Pos
è

	)

849 
	#FPU_MVFR0_SšgË_´ecisiÚ_Pos
 4

	)

850 
	#FPU_MVFR0_SšgË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_SšgË_´ecisiÚ_Pos
è

	)

852 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Pos
 0

	)

853 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Msk
 (0xFUL << 
FPU_MVFR0_A_SIMD_»gi¡”s_Pos
è

	)

856 
	#FPU_MVFR1_FP_fu£d_MAC_Pos
 28

	)

857 
	#FPU_MVFR1_FP_fu£d_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fu£d_MAC_Pos
è

	)

859 
	#FPU_MVFR1_FP_HPFP_Pos
 24

	)

860 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos
è

	)

862 
	#FPU_MVFR1_D_NaN_mode_Pos
 4

	)

863 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos
è

	)

865 
	#FPU_MVFR1_FtZ_mode_Pos
 0

	)

866 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL << 
FPU_MVFR1_FtZ_mode_Pos
è

	)

882 
__IO
 
ušt32_t
 
DHCSR
;

883 
__O
 
ušt32_t
 
DCRSR
;

884 
__IO
 
ušt32_t
 
DCRDR
;

885 
__IO
 
ušt32_t
 
DEMCR
;

886 } 
	tCÜeDebug_Ty³
;

889 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16

	)

890 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

892 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25

	)

893 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

895 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

896 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

898 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19

	)

899 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

901 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18

	)

902 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

904 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17

	)

905 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

907 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16

	)

908 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

910 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

911 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

913 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3

	)

914 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

916 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2

	)

917 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

919 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1

	)

920 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

922 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

923 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL << 
CÜeDebug_DHCSR_C_DEBUGEN_Pos
è

	)

926 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16

	)

927 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

929 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0

	)

930 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL << 
CÜeDebug_DCRSR_REGSEL_Pos
è

	)

933 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24

	)

934 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

936 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19

	)

937 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

939 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18

	)

940 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

942 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17

	)

943 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

945 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16

	)

946 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

948 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10

	)

949 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

951 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9

	)

952 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

954 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8

	)

955 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

957 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7

	)

958 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

960 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6

	)

961 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

963 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

964 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

966 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4

	)

967 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

969 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0

	)

970 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CORERESET_Pos
è

	)

980 
	#SCS_BASE
 (0xE000E000ULè

	)

981 
	#ITM_BASE
 (0xE0000000ULè

	)

982 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

983 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

984 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

985 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

987 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

988 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

989 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

990 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

991 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

992 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

994 #ià(
__MPU_PRESENT
 == 1)

995 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

996 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

999 #ià(
__FPU_PRESENT
 == 1)

1000 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30ULè

	)

1001 
	#FPU
 ((
FPU_Ty³
 *è
FPU_BASE
 )

	)

1037 
__INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1039 
ušt32_t
 
»g_v®ue
;

1040 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07);

1042 
»g_v®ue
 = 
SCB
->
AIRCR
;

1043 
»g_v®ue
 &ð~(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
);

1044 
»g_v®ue
 = (reg_value |

1045 ((
ušt32_t
)0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1046 (
PriÜ™yGroupTmp
 << 8));

1047 
SCB
->
AIRCR
 = 
»g_v®ue
;

1058 
__INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1060  ((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
);

1071 
__INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1074 
NVIC
->
ISER
[(
ušt32_t
)((
št32_t
)
IRQn
) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F));

1085 
__INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1087 
NVIC
->
ICER
[((
ušt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1100 
__INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1102 ((
ušt32_t
è((
NVIC
->
ISPR
[(ušt32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1113 
__INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1115 
NVIC
->
ISPR
[((
ušt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1126 
__INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1128 
NVIC
->
ICPR
[((
ušt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1139 
__INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1141 ((
ušt32_t
)((
NVIC
->
IABR
[(ušt32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1156 
__INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1158 if(
IRQn
 < 0) {

1159 
SCB
->
SHP
[((
ušt32_t
)(
IRQn
è& 0xF)-4] = ((
´iÜ™y
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1161 
NVIC
->
IP
[(
ušt32_t
)(
IRQn
)] = ((
´iÜ™y
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1177 
__INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1180 if(
IRQn
 < 0) {

1181 ((
ušt32_t
)(
SCB
->
SHP
[((ušt32_t)(
IRQn
è& 0xF)-4] >> (8 - 
__NVIC_PRIO_BITS
))); }

1183 ((
ušt32_t
)(
NVIC
->
IP
[(ušt32_t)(
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
))); }

1201 
__INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1203 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & 0x07);

1204 
ušt32_t
 
P»em±PriÜ™yB™s
;

1205 
ušt32_t
 
SubPriÜ™yB™s
;

1207 
P»em±PriÜ™yB™s
 = ((7 - 
PriÜ™yGroupTmp
è> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1208 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1211 ((
P»em±PriÜ™y
 & ((1 << (
P»em±PriÜ™yB™s
)è- 1)è<< 
SubPriÜ™yB™s
) |

1212 ((
SubPriÜ™y
 & ((1 << (
SubPriÜ™yB™s
 )) - 1)))

1231 
__INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* 
pP»em±PriÜ™y
, ušt32_t* 
pSubPriÜ™y
)

1233 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & 0x07);

1234 
ušt32_t
 
P»em±PriÜ™yB™s
;

1235 
ušt32_t
 
SubPriÜ™yB™s
;

1237 
P»em±PriÜ™yB™s
 = ((7 - 
PriÜ™yGroupTmp
è> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1238 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1240 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& ((1 << (
P»em±PriÜ™yB™s
)) - 1);

1241 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & ((1 << (
SubPriÜ™yB™s
 )) - 1);

1249 
__INLINE
 
NVIC_Sy¡emRe£t
()

1251 
__DSB
();

1253 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1254 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1255 
SCB_AIRCR_SYSRESETREQ_Msk
);

1256 
__DSB
();

1270 #ià(
__V’dÜ_SysTickCÚfig
 == 0)

1281 
__INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1283 ià(
ticks
 > 
SysTick_LOAD_RELOAD_Msk
)  (1);

1285 
SysTick
->
LOAD
 = (
ticks
 & 
SysTick_LOAD_RELOAD_Msk
) - 1;

1286 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

1287 
SysTick
->
VAL
 = 0;

1288 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1289 
SysTick_CTRL_TICKINT_Msk
 |

1290 
SysTick_CTRL_ENABLE_Msk
;

1306 vÞ©ž
št32_t
 
ITM_RxBufãr
;

1307 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1319 
__INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

1321 ià((
	gCÜeDebug
->
	gDEMCR
 & 
	gCÜeDebug_DEMCR_TRCENA_Msk
) &&

1322 (
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) &&

1323 (
	gITM
->
	gTER
 & (1UL << 0) ) )

1325 
	gITM
->
	gPORT
[0].
	gu32
 == 0);

1326 
	gITM
->
	gPORT
[0].
	gu8
 = (
ušt8_t
è
ch
;

1328  (
	gch
);

1341 
__INLINE
 
št32_t
 
ITM_ReûiveCh¬
 () {

1342 
št32_t
 
	gch
 = -1;

1344 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
) {

1345 
ch
 = 
ITM_RxBufãr
;

1346 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

1349  (
	gch
);

1361 
__INLINE
 
št32_t
 
ITM_CheckCh¬
 () {

1363 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
) {

1376 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\cmsis\core_cm4_simd.h

24 #ifdeà
__ýlu¥lus


28 #iâdeà
__CORE_CM4_SIMD_H


29 
	#__CORE_CM4_SIMD_H


	)

43 #ià 
defšed
 ( 
__CC_ARM
 )

47 
	#__SADD8
 
__§dd8


	)

48 
	#__QADD8
 
__qadd8


	)

49 
	#__SHADD8
 
__shadd8


	)

50 
	#__UADD8
 
__uadd8


	)

51 
	#__UQADD8
 
__uqadd8


	)

52 
	#__UHADD8
 
__uhadd8


	)

53 
	#__SSUB8
 
__ssub8


	)

54 
	#__QSUB8
 
__qsub8


	)

55 
	#__SHSUB8
 
__shsub8


	)

56 
	#__USUB8
 
__usub8


	)

57 
	#__UQSUB8
 
__uqsub8


	)

58 
	#__UHSUB8
 
__uhsub8


	)

59 
	#__SADD16
 
__§dd16


	)

60 
	#__QADD16
 
__qadd16


	)

61 
	#__SHADD16
 
__shadd16


	)

62 
	#__UADD16
 
__uadd16


	)

63 
	#__UQADD16
 
__uqadd16


	)

64 
	#__UHADD16
 
__uhadd16


	)

65 
	#__SSUB16
 
__ssub16


	)

66 
	#__QSUB16
 
__qsub16


	)

67 
	#__SHSUB16
 
__shsub16


	)

68 
	#__USUB16
 
__usub16


	)

69 
	#__UQSUB16
 
__uqsub16


	)

70 
	#__UHSUB16
 
__uhsub16


	)

71 
	#__SASX
 
__§sx


	)

72 
	#__QASX
 
__qasx


	)

73 
	#__SHASX
 
__shasx


	)

74 
	#__UASX
 
__uasx


	)

75 
	#__UQASX
 
__uqasx


	)

76 
	#__UHASX
 
__uhasx


	)

77 
	#__SSAX
 
__s§x


	)

78 
	#__QSAX
 
__q§x


	)

79 
	#__SHSAX
 
__sh§x


	)

80 
	#__USAX
 
__u§x


	)

81 
	#__UQSAX
 
__uq§x


	)

82 
	#__UHSAX
 
__uh§x


	)

83 
	#__USAD8
 
__u§d8


	)

84 
	#__USADA8
 
__u§da8


	)

85 
	#__SSAT16
 
__s§t16


	)

86 
	#__USAT16
 
__u§t16


	)

87 
	#__UXTB16
 
__uxtb16


	)

88 
	#__UXTAB16
 
__uxb16


	)

89 
	#__SXTB16
 
__sxtb16


	)

90 
	#__SXTAB16
 
__sxb16


	)

91 
	#__SMUAD
 
__smuad


	)

92 
	#__SMUADX
 
__smuadx


	)

93 
	#__SMLAD
 
__smÏd


	)

94 
	#__SMLADX
 
__smÏdx


	)

95 
	#__SMLALD
 
__smÏld


	)

96 
	#__SMLALDX
 
__smÏldx


	)

97 
	#__SMUSD
 
__smusd


	)

98 
	#__SMUSDX
 
__smusdx


	)

99 
	#__SMLSD
 
__smlsd


	)

100 
	#__SMLSDX
 
__smlsdx


	)

101 
	#__SMLSLD
 
__sml¦d


	)

102 
	#__SMLSLDX
 
__sml¦dx


	)

103 
	#__SEL
 
__£l


	)

104 
	#__QADD
 
__qadd


	)

105 
	#__QSUB
 
__qsub


	)

107 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
èÐ((((
ušt32_t
)(ARG1)) ) & 0x0000FFFFUL) | \

108 ((((
ušt32_t
)(
ARG2
)è<< (
ARG3
)è& 0xFFFF0000ULè)

	)

110 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
èÐ((((
ušt32_t
)(ARG1)) ) & 0xFFFF0000UL) | \

111 ((((
ušt32_t
)(
ARG2
)è>> (
ARG3
)è& 0x0000FFFFULè)

	)

118 #–ià
defšed
 ( 
__ICCARM__
 )

121 
	~<cmsis_Ÿr.h
>

190 #–ià
defšed
 ( 
__GNUC__
 )

194 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

196 
ušt32_t
 
»suÉ
;

198 
__ASM
 vÞ©ž("§dd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

199 (
»suÉ
);

200 
	}
}

202 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

204 
ušt32_t
 
»suÉ
;

206 
__ASM
 vÞ©ž("qadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

207 (
»suÉ
);

208 
	}
}

210 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

212 
ušt32_t
 
»suÉ
;

214 
__ASM
 vÞ©ž("shadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

215 (
»suÉ
);

216 
	}
}

218 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

220 
ušt32_t
 
»suÉ
;

222 
__ASM
 vÞ©ž("uadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

223 (
»suÉ
);

224 
	}
}

226 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UQADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

228 
ušt32_t
 
»suÉ
;

230 
__ASM
 vÞ©ž("uqadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

231 (
»suÉ
);

232 
	}
}

234 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

236 
ušt32_t
 
»suÉ
;

238 
__ASM
 vÞ©ž("uhadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

239 (
»suÉ
);

240 
	}
}

243 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

245 
ušt32_t
 
»suÉ
;

247 
__ASM
 vÞ©ž("ssub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

248 (
»suÉ
);

249 
	}
}

251 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

253 
ušt32_t
 
»suÉ
;

255 
__ASM
 vÞ©ž("qsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

256 (
»suÉ
);

257 
	}
}

259 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

261 
ušt32_t
 
»suÉ
;

263 
__ASM
 vÞ©ž("shsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

264 (
»suÉ
);

265 
	}
}

267 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__USUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

269 
ušt32_t
 
»suÉ
;

271 
__ASM
 vÞ©ž("usub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

272 (
»suÉ
);

273 
	}
}

275 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UQSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

277 
ušt32_t
 
»suÉ
;

279 
__ASM
 vÞ©ž("uqsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

280 (
»suÉ
);

281 
	}
}

283 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

285 
ušt32_t
 
»suÉ
;

287 
__ASM
 vÞ©ž("uhsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

288 (
»suÉ
);

289 
	}
}

292 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

294 
ušt32_t
 
»suÉ
;

296 
__ASM
 vÞ©ž("§dd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

297 (
»suÉ
);

298 
	}
}

300 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

302 
ušt32_t
 
»suÉ
;

304 
__ASM
 vÞ©ž("qadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

305 (
»suÉ
);

306 
	}
}

308 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

310 
ušt32_t
 
»suÉ
;

312 
__ASM
 vÞ©ž("shadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

313 (
»suÉ
);

314 
	}
}

316 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

318 
ušt32_t
 
»suÉ
;

320 
__ASM
 vÞ©ž("uadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

321 (
»suÉ
);

322 
	}
}

324 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UQADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

326 
ušt32_t
 
»suÉ
;

328 
__ASM
 vÞ©ž("uqadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

329 (
»suÉ
);

330 
	}
}

332 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

334 
ušt32_t
 
»suÉ
;

336 
__ASM
 vÞ©ž("uhadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

337 (
»suÉ
);

338 
	}
}

340 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

342 
ušt32_t
 
»suÉ
;

344 
__ASM
 vÞ©ž("ssub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

345 (
»suÉ
);

346 
	}
}

348 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

350 
ušt32_t
 
»suÉ
;

352 
__ASM
 vÞ©ž("qsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

353 (
»suÉ
);

354 
	}
}

356 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

358 
ušt32_t
 
»suÉ
;

360 
__ASM
 vÞ©ž("shsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

361 (
»suÉ
);

362 
	}
}

364 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__USUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

366 
ušt32_t
 
»suÉ
;

368 
__ASM
 vÞ©ž("usub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

369 (
»suÉ
);

370 
	}
}

372 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UQSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

374 
ušt32_t
 
»suÉ
;

376 
__ASM
 vÞ©ž("uqsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

377 (
»suÉ
);

378 
	}
}

380 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

382 
ušt32_t
 
»suÉ
;

384 
__ASM
 vÞ©ž("uhsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

385 (
»suÉ
);

386 
	}
}

388 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

390 
ušt32_t
 
»suÉ
;

392 
__ASM
 vÞ©ž("§sx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

393 (
»suÉ
);

394 
	}
}

396 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

398 
ušt32_t
 
»suÉ
;

400 
__ASM
 vÞ©ž("qasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

401 (
»suÉ
);

402 
	}
}

404 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

406 
ušt32_t
 
»suÉ
;

408 
__ASM
 vÞ©ž("shasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

409 (
»suÉ
);

410 
	}
}

412 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

414 
ušt32_t
 
»suÉ
;

416 
__ASM
 vÞ©ž("uasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

417 (
»suÉ
);

418 
	}
}

420 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UQASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

422 
ušt32_t
 
»suÉ
;

424 
__ASM
 vÞ©ž("uqasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

425 (
»suÉ
);

426 
	}
}

428 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

430 
ušt32_t
 
»suÉ
;

432 
__ASM
 vÞ©ž("uhasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

433 (
»suÉ
);

434 
	}
}

436 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

438 
ušt32_t
 
»suÉ
;

440 
__ASM
 vÞ©ž("s§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

441 (
»suÉ
);

442 
	}
}

444 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

446 
ušt32_t
 
»suÉ
;

448 
__ASM
 vÞ©ž("q§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

449 (
»suÉ
);

450 
	}
}

452 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

454 
ušt32_t
 
»suÉ
;

456 
__ASM
 vÞ©ž("sh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

457 (
»suÉ
);

458 
	}
}

460 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__USAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

462 
ušt32_t
 
»suÉ
;

464 
__ASM
 vÞ©ž("u§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

465 (
»suÉ
);

466 
	}
}

468 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UQSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

470 
ušt32_t
 
»suÉ
;

472 
__ASM
 vÞ©ž("uq§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

473 (
»suÉ
);

474 
	}
}

476 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

478 
ušt32_t
 
»suÉ
;

480 
__ASM
 vÞ©ž("uh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

481 (
»suÉ
);

482 
	}
}

484 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__USAD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

486 
ušt32_t
 
»suÉ
;

488 
__ASM
 vÞ©ž("u§d8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

489 (
»suÉ
);

490 
	}
}

492 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__USADA8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

494 
ušt32_t
 
»suÉ
;

496 
__ASM
 vÞ©ž("u§da8 %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

497 (
»suÉ
);

498 
	}
}

500 
	#__SSAT16
(
ARG1
,
ARG2
) \

502 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

503 
	`__ASM
 ("s§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

504 
__RES
; \

505 })

	)

507 
	#__USAT16
(
ARG1
,
ARG2
) \

509 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

510 
	`__ASM
 ("u§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

511 
__RES
; \

512 })

	)

514 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UXTB16
(
ušt32_t
 
Ý1
)

516 
ušt32_t
 
»suÉ
;

518 
__ASM
 vÞ©ž("uxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

519 (
»suÉ
);

520 
	}
}

522 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__UXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

524 
ušt32_t
 
»suÉ
;

526 
__ASM
 vÞ©ž("uxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

527 (
»suÉ
);

528 
	}
}

530 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SXTB16
(
ušt32_t
 
Ý1
)

532 
ušt32_t
 
»suÉ
;

534 
__ASM
 vÞ©ž("sxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

535 (
»suÉ
);

536 
	}
}

538 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

540 
ušt32_t
 
»suÉ
;

542 
__ASM
 vÞ©ž("sxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

543 (
»suÉ
);

544 
	}
}

546 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMUAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

548 
ušt32_t
 
»suÉ
;

550 
__ASM
 vÞ©ž("smuad %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

551 (
»suÉ
);

552 
	}
}

554 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMUADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

556 
ušt32_t
 
»suÉ
;

558 
__ASM
 vÞ©ž("smuadx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

559 (
»suÉ
);

560 
	}
}

562 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMLAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

564 
ušt32_t
 
»suÉ
;

566 
__ASM
 vÞ©ž("smÏd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

567 (
»suÉ
);

568 
	}
}

570 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMLADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

572 
ušt32_t
 
»suÉ
;

574 
__ASM
 vÞ©ž("smÏdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

575 (
»suÉ
);

576 
	}
}

578 
	#__SMLALD
(
ARG1
,
ARG2
,
ARG3
) \

580 
ušt32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ušt32_t)((
ušt64_t
)(
ARG3
è>> 32), 
__ARG3_L
 = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \

581 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
__ARG3_L
), "ô" (
__ARG3_H
è: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

582 (
ušt64_t
)(((ušt64_t)
__ARG3_H
 << 32è| 
__ARG3_L
); \

583 })

	)

585 
	#__SMLALDX
(
ARG1
,
ARG2
,
ARG3
) \

587 
ušt32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ušt32_t)((
ušt64_t
)(
ARG3
è>> 32), 
__ARG3_L
 = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \

588 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
__ARG3_L
), "ô" (
__ARG3_H
è: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

589 (
ušt64_t
)(((ušt64_t)
__ARG3_H
 << 32è| 
__ARG3_L
); \

590 })

	)

592 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMUSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

594 
ušt32_t
 
»suÉ
;

596 
__ASM
 vÞ©ž("smusd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

597 (
»suÉ
);

598 
	}
}

600 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMUSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

602 
ušt32_t
 
»suÉ
;

604 
__ASM
 vÞ©ž("smusdx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

605 (
»suÉ
);

606 
	}
}

608 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMLSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

610 
ušt32_t
 
»suÉ
;

612 
__ASM
 vÞ©ž("smlsd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

613 (
»suÉ
);

614 
	}
}

616 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SMLSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

618 
ušt32_t
 
»suÉ
;

620 
__ASM
 vÞ©ž("smlsdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

621 (
»suÉ
);

622 
	}
}

624 
	#__SMLSLD
(
ARG1
,
ARG2
,
ARG3
) \

626 
ušt32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ušt32_t)((
ARG3
è>> 32), 
__ARG3_L
 = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \

627 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
__ARG3_L
), "ô" (
__ARG3_H
è: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

628 (
ušt64_t
)(((ušt64_t)
__ARG3_H
 << 32è| 
__ARG3_L
); \

629 })

	)

631 
	#__SMLSLDX
(
ARG1
,
ARG2
,
ARG3
) \

633 
ušt32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ušt32_t)((
ARG3
è>> 32), 
__ARG3_L
 = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \

634 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
__ARG3_L
), "ô" (
__ARG3_H
è: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

635 (
ušt64_t
)(((ušt64_t)
__ARG3_H
 << 32è| 
__ARG3_L
); \

636 })

	)

638 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__SEL
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

640 
ušt32_t
 
»suÉ
;

642 
__ASM
 vÞ©ž("£È%0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

643 (
»suÉ
);

644 
	}
}

646 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QADD
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

648 
ušt32_t
 
»suÉ
;

650 
__ASM
 vÞ©ž("qadd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

651 (
»suÉ
);

652 
	}
}

654 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__QSUB
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

656 
ušt32_t
 
»suÉ
;

658 
__ASM
 vÞ©ž("qsub %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

659 (
»suÉ
);

660 
	}
}

662 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
) \

664 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

665 
	`__ASM
 ("pkhbˆ%0, %1, %2,†¦ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

666 
__RES
; \

667 })

	)

669 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
) \

671 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

672 ià(
ARG3
 == 0) \

673 
	`__ASM
 ("pkhtb %0, %1, %2" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
) ); \

675 
	`__ASM
 ("pkhtb %0, %1, %2,‡¤ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

676 
__RES
; \

677 })

	)

683 #–ià
defšed
 ( 
__TASKING__
 )

699 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\cmsis\core_cmFunc.h

24 #iâdeà
__CORE_CMFUNC_H


25 
	#__CORE_CMFUNC_H


	)

34 #ià 
defšed
 ( 
__CC_ARM
 )

37 #ià(
__ARMCC_VERSION
 < 400677)

50 
__INLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

52 
ušt32_t
 
__»gCÚŒÞ
 
	`__ASM
("control");

53 (
__»gCÚŒÞ
);

54 
	}
}

63 
__INLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

65 
ušt32_t
 
__»gCÚŒÞ
 
	`__ASM
("control");

66 
__»gCÚŒÞ
 = 
cÚŒÞ
;

67 
	}
}

76 
__INLINE
 
ušt32_t
 
	$__g‘_IPSR
()

78 
ušt32_t
 
__»gIPSR
 
	`__ASM
("ipsr");

79 (
__»gIPSR
);

80 
	}
}

89 
__INLINE
 
ušt32_t
 
	$__g‘_APSR
()

91 
ušt32_t
 
__»gAPSR
 
	`__ASM
("apsr");

92 (
__»gAPSR
);

93 
	}
}

102 
__INLINE
 
ušt32_t
 
	$__g‘_xPSR
()

104 
ušt32_t
 
__»gXPSR
 
	`__ASM
("xpsr");

105 (
__»gXPSR
);

106 
	}
}

115 
__INLINE
 
ušt32_t
 
	$__g‘_PSP
()

117 
ušt32_t
 
__»gProûssSckPoš‹r
 
	`__ASM
("psp");

118 (
__»gProûssSckPoš‹r
);

119 
	}
}

128 
__INLINE
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

130 
ušt32_t
 
__»gProûssSckPoš‹r
 
	`__ASM
("psp");

131 
__»gProûssSckPoš‹r
 = 
tÝOfProcSck
;

132 
	}
}

141 
__INLINE
 
ušt32_t
 
	$__g‘_MSP
()

143 
ušt32_t
 
__»gMašSckPoš‹r
 
	`__ASM
("msp");

144 (
__»gMašSckPoš‹r
);

145 
	}
}

154 
__INLINE
 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

156 
ušt32_t
 
__»gMašSckPoš‹r
 
	`__ASM
("msp");

157 
__»gMašSckPoš‹r
 = 
tÝOfMašSck
;

158 
	}
}

167 
__INLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

169 
ušt32_t
 
__»gPriMask
 
	`__ASM
("primask");

170 (
__»gPriMask
);

171 
	}
}

180 
__INLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

182 
ušt32_t
 
__»gPriMask
 
	`__ASM
("primask");

183 
__»gPriMask
 = (
´iMask
);

184 
	}
}

187 #ià (
__CORTEX_M
 >= 0x03)

194 
	#__’abË_çuÉ_œq
 
__’abË_fiq


	)

202 
	#__di§bË_çuÉ_œq
 
__di§bË_fiq


	)

211 
__INLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

213 
ušt32_t
 
__»gBa£Pri
 
	`__ASM
("basepri");

214 (
__»gBa£Pri
);

215 
	}
}

224 
__INLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
ba£Pri
)

226 
ušt32_t
 
__»gBa£Pri
 
	`__ASM
("basepri");

227 
__»gBa£Pri
 = (
ba£Pri
 & 0xff);

228 
	}
}

237 
__INLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

239 
ušt32_t
 
__»gFauÉMask
 
	`__ASM
("faultmask");

240 (
__»gFauÉMask
);

241 
	}
}

250 
__INLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

252 
ušt32_t
 
__»gFauÉMask
 
	`__ASM
("faultmask");

253 
__»gFauÉMask
 = (
çuÉMask
 & (
ušt32_t
)1);

254 
	}
}

259 #ià (
__CORTEX_M
 == 0x04)

267 
__INLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

269 #ià(
__FPU_PRESENT
 =ð1è&& (
__FPU_USED
 == 1)

270 
ušt32_t
 
__»gåsü
 
	`__ASM
("fpscr");

271 (
__»gåsü
);

275 
	}
}

284 
__INLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

286 #ià(
__FPU_PRESENT
 =ð1è&& (
__FPU_USED
 == 1)

287 
ušt32_t
 
__»gåsü
 
	`__ASM
("fpscr");

288 
__»gåsü
 = (
åsü
);

290 
	}
}

295 #–ià
defšed
 ( 
__ICCARM__
 )

298 
	~<cmsis_Ÿr.h
>

300 #–ià
defšed
 ( 
__GNUC__
 )

308 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__’abË_œq
()

310 
__ASM
 volatile ("cpsie i");

311 
	}
}

319 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__di§bË_œq
()

321 
__ASM
 volatile ("cpsid i");

322 
	}
}

331 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

333 
ušt32_t
 
»suÉ
;

335 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ" : "ô" (
»suÉ
) );

336 (
»suÉ
);

337 
	}
}

346 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

348 
__ASM
 vÞ©ž("MSR cÚŒÞ, %0" : : "r" (
cÚŒÞ
) );

349 
	}
}

358 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_IPSR
()

360 
ušt32_t
 
»suÉ
;

362 
__ASM
 vÞ©ž("MRS %0, ip¤" : "ô" (
»suÉ
) );

363 (
»suÉ
);

364 
	}
}

373 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_APSR
()

375 
ušt32_t
 
»suÉ
;

377 
__ASM
 vÞ©ž("MRS %0,‡p¤" : "ô" (
»suÉ
) );

378 (
»suÉ
);

379 
	}
}

388 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_xPSR
()

390 
ušt32_t
 
»suÉ
;

392 
__ASM
 vÞ©ž("MRS %0, xp¤" : "ô" (
»suÉ
) );

393 (
»suÉ
);

394 
	}
}

403 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_PSP
()

405 
ušt32_t
 
»suÉ
;

407 
__ASM
 vÞ©ž("MRS %0,…¥\n" : "ô" (
»suÉ
) );

408 (
»suÉ
);

409 
	}
}

418 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

420 
__ASM
 vÞ©ž("MSR…¥, %0\n" : : "r" (
tÝOfProcSck
) );

421 
	}
}

430 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_MSP
()

432 
ušt32_t
 
»suÉ
;

434 
__ASM
 vÞ©ž("MRS %0, m¥\n" : "ô" (
»suÉ
) );

435 (
»suÉ
);

436 
	}
}

445 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

447 
__ASM
 vÞ©ž("MSR m¥, %0\n" : : "r" (
tÝOfMašSck
) );

448 
	}
}

457 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

459 
ušt32_t
 
»suÉ
;

461 
__ASM
 vÞ©ž("MRS %0,…rimask" : "ô" (
»suÉ
) );

462 (
»suÉ
);

463 
	}
}

472 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

474 
__ASM
 vÞ©ž("MSR…rimask, %0" : : "r" (
´iMask
) );

475 
	}
}

478 #ià (
__CORTEX_M
 >= 0x03)

485 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__’abË_çuÉ_œq
()

487 
__ASM
 volatile ("cpsie f");

488 
	}
}

496 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__di§bË_çuÉ_œq
()

498 
__ASM
 volatile ("cpsid f");

499 
	}
}

508 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

510 
ušt32_t
 
»suÉ
;

512 
__ASM
 vÞ©ž("MRS %0, ba£´i_max" : "ô" (
»suÉ
) );

513 (
»suÉ
);

514 
	}
}

523 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
v®ue
)

525 
__ASM
 vÞ©ž("MSR ba£´i, %0" : : "r" (
v®ue
) );

526 
	}
}

535 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

537 
ušt32_t
 
»suÉ
;

539 
__ASM
 vÞ©ž("MRS %0, fauÉmask" : "ô" (
»suÉ
) );

540 (
»suÉ
);

541 
	}
}

550 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

552 
__ASM
 vÞ©ž("MSR fauÉmask, %0" : : "r" (
çuÉMask
) );

553 
	}
}

558 #ià (
__CORTEX_M
 == 0x04)

566 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

568 #ià(
__FPU_PRESENT
 =ð1è&& (
__FPU_USED
 == 1)

569 
ušt32_t
 
»suÉ
;

571 
__ASM
 vÞ©ž("VMRS %0, fpsü" : "ô" (
»suÉ
) );

572 (
»suÉ
);

576 
	}
}

585 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

587 #ià(
__FPU_PRESENT
 =ð1è&& (
__FPU_USED
 == 1)

588 
__ASM
 vÞ©ž("VMSR fpsü, %0" : : "r" (
åsü
) );

590 
	}
}

595 #–ià
defšed
 ( 
__TASKING__
 )

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\cmsis\core_cmInstr.h

24 #iâdeà
__CORE_CMINSTR_H


25 
	#__CORE_CMINSTR_H


	)

34 #ià 
defšed
 ( 
__CC_ARM
 )

37 #ià(
__ARMCC_VERSION
 < 400677)

46 
	#__NOP
 
__nÝ


	)

54 
	#__WFI
 
__wfi


	)

62 
	#__WFE
 
__wã


	)

69 
	#__SEV
 
__£v


	)

78 
	#__ISB
(è
	`__isb
(0xF)

	)

86 
	#__DSB
(è
	`__dsb
(0xF)

	)

94 
	#__DMB
(è
	`__dmb
(0xF)

	)

104 
	#__REV
 
__»v


	)

114 
__INLINE
 
__ASM
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

116 
»v16
 
r0
,„0

117 
bx
 
Ì


118 
	}
}

128 
__INLINE
 
__ASM
 
št32_t
 
	$__REVSH
(
št32_t
 
v®ue
)

130 
»vsh
 
r0
,„0

131 
bx
 
Ì


132 
	}
}

135 #ià (
__CORTEX_M
 >= 0x03)

144 
	#__RBIT
 
__rb™


	)

154 
	#__LDREXB
(
±r
è((
ušt8_t
 ) 
	`__ld»x
ÕŒ))

	)

164 
	#__LDREXH
(
±r
è((
ušt16_t
è
	`__ld»x
ÕŒ))

	)

174 
	#__LDREXW
(
±r
è((
ušt32_t
 ) 
	`__ld»x
ÕŒ))

	)

186 
	#__STREXB
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

198 
	#__STREXH
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

210 
	#__STREXW
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

218 
	#__CLREX
 
__þ»x


	)

229 
	#__SSAT
 
__s§t


	)

240 
	#__USAT
 
__u§t


	)

250 
	#__CLZ
 
__þz


	)

256 #–ià
defšed
 ( 
__ICCARM__
 )

259 
	~<cmsis_Ÿr.h
>

262 #–ià
defšed
 ( 
__GNUC__
 )

269 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__NOP
()

271 
__ASM
 volatile ("nop");

272 
	}
}

280 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__WFI
()

282 
__ASM
 volatile ("wfi");

283 
	}
}

291 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__WFE
()

293 
__ASM
 volatile ("wfe");

294 
	}
}

301 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__SEV
()

303 
__ASM
 volatile ("sev");

304 
	}
}

313 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__ISB
()

315 
__ASM
 volatile ("isb");

316 
	}
}

324 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__DSB
()

326 
__ASM
 volatile ("dsb");

327 
	}
}

335 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__DMB
()

337 
__ASM
 volatile ("dmb");

338 
	}
}

348 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__REV
(
ušt32_t
 
v®ue
)

350 
ušt32_t
 
»suÉ
;

352 
__ASM
 vÞ©ž("»v %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

353 (
»suÉ
);

354 
	}
}

364 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

366 
ušt32_t
 
»suÉ
;

368 
__ASM
 vÞ©ž("»v16 %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

369 (
»suÉ
);

370 
	}
}

380 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
št32_t
 
	$__REVSH
(
št32_t
 
v®ue
)

382 
ušt32_t
 
»suÉ
;

384 
__ASM
 vÞ©ž("»vsh %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

385 (
»suÉ
);

386 
	}
}

389 #ià (
__CORTEX_M
 >= 0x03)

398 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

400 
ušt32_t
 
»suÉ
;

402 
__ASM
 vÞ©ž("rb™ %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

403 (
»suÉ
);

404 
	}
}

414 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt8_t
 
	$__LDREXB
(vÞ©ž
ušt8_t
 *
addr
)

416 
ušt8_t
 
»suÉ
;

418 
__ASM
 vÞ©ž("ld»xb %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) );

419 (
»suÉ
);

420 
	}
}

430 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt16_t
 
	$__LDREXH
(vÞ©ž
ušt16_t
 *
addr
)

432 
ušt16_t
 
»suÉ
;

434 
__ASM
 vÞ©ž("ld»xh %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) );

435 (
»suÉ
);

436 
	}
}

446 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__LDREXW
(vÞ©ž
ušt32_t
 *
addr
)

448 
ušt32_t
 
»suÉ
;

450 
__ASM
 vÞ©ž("ld»x %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) );

451 (
»suÉ
);

452 
	}
}

464 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__STREXB
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
addr
)

466 
ušt32_t
 
»suÉ
;

468 
__ASM
 vÞ©ž("¡»xb %0, %2, [%1]" : "ô" (
»suÉ
è: "r" (
addr
), "r" (
v®ue
) );

469 (
»suÉ
);

470 
	}
}

482 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__STREXH
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
addr
)

484 
ušt32_t
 
»suÉ
;

486 
__ASM
 vÞ©ž("¡»xh %0, %2, [%1]" : "ô" (
»suÉ
è: "r" (
addr
), "r" (
v®ue
) );

487 (
»suÉ
);

488 
	}
}

500 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt32_t
 
	$__STREXW
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
addr
)

502 
ušt32_t
 
»suÉ
;

504 
__ASM
 vÞ©ž("¡»x %0, %2, [%1]" : "ô" (
»suÉ
è: "r" (
addr
), "r" (
v®ue
) );

505 (
»suÉ
);

506 
	}
}

514 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
	$__CLREX
()

516 
__ASM
 volatile ("clrex");

517 
	}
}

528 
	#__SSAT
(
ARG1
,
ARG2
) \

530 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

531 
	`__ASM
 ("s§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

532 
__RES
; \

533 })

	)

544 
	#__USAT
(
ARG1
,
ARG2
) \

546 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

547 
	`__ASM
 ("u§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

548 
__RES
; \

549 })

	)

559 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__INLINE
 
ušt8_t
 
	$__CLZ
(
ušt32_t
 
v®ue
)

561 
ušt8_t
 
»suÉ
;

563 
__ASM
 vÞ©ž("þz %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

564 (
»suÉ
);

565 
	}
}

572 #–ià
defšed
 ( 
__TASKING__
 )

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\inc\main.h

39 #iâdeà
__MAIN_H


40 
	#__MAIN_H


	)

43 
	~"¡m32f4xx_h®.h
"

44 
	~"¡m32f4xx_nuþeo.h
"

51 
	#TIMx
 
TIM3


	)

52 
	#TIMx_CLK_ENABLE
 
__HAL_RCC_TIM3_CLK_ENABLE


	)

55 
	#TIMx_CHANNEL_GPIO_PORT
(è
	`__HAL_RCC_GPIOB_CLK_ENABLE
()

	)

56 
	#GPIO_PIN_CHANNEL1
 
GPIO_PIN_4


	)

57 
	#GPIO_PIN_CHANNEL2
 
GPIO_PIN_5


	)

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\inc\stm32f401xe.h

52 #iâdeà
__STM32F401xE_H


53 
	#__STM32F401xE_H


	)

55 #ifdeà
__ýlu¥lus


67 
	#__CM4_REV
 0x0001

	)

68 
	#__MPU_PRESENT
 0

	)

69 
	#__NVIC_PRIO_BITS
 4

	)

70 
	#__V’dÜ_SysTickCÚfig
 0

	)

71 
	#__FPU_PRESENT
 1

	)

88 
NÚMaskabËIÁ_IRQn
 = -14,

89 
MemÜyMªagem’t_IRQn
 = -12,

90 
BusFauÉ_IRQn
 = -11,

91 
U§geFauÉ_IRQn
 = -10,

92 
SVC®l_IRQn
 = -5,

93 
DebugMÚ™Ü_IRQn
 = -4,

94 
P’dSV_IRQn
 = -2,

95 
SysTick_IRQn
 = -1,

97 
WWDG_IRQn
 = 0,

98 
PVD_IRQn
 = 1,

99 
TAMP_STAMP_IRQn
 = 2,

100 
RTC_WKUP_IRQn
 = 3,

101 
FLASH_IRQn
 = 4,

102 
RCC_IRQn
 = 5,

103 
EXTI0_IRQn
 = 6,

104 
EXTI1_IRQn
 = 7,

105 
EXTI2_IRQn
 = 8,

106 
EXTI3_IRQn
 = 9,

107 
EXTI4_IRQn
 = 10,

108 
DMA1_SŒ—m0_IRQn
 = 11,

109 
DMA1_SŒ—m1_IRQn
 = 12,

110 
DMA1_SŒ—m2_IRQn
 = 13,

111 
DMA1_SŒ—m3_IRQn
 = 14,

112 
DMA1_SŒ—m4_IRQn
 = 15,

113 
DMA1_SŒ—m5_IRQn
 = 16,

114 
DMA1_SŒ—m6_IRQn
 = 17,

115 
ADC_IRQn
 = 18,

116 
EXTI9_5_IRQn
 = 23,

117 
TIM1_BRK_TIM9_IRQn
 = 24,

118 
TIM1_UP_TIM10_IRQn
 = 25,

119 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

120 
TIM1_CC_IRQn
 = 27,

121 
TIM2_IRQn
 = 28,

122 
TIM3_IRQn
 = 29,

123 
TIM4_IRQn
 = 30,

124 
I2C1_EV_IRQn
 = 31,

125 
I2C1_ER_IRQn
 = 32,

126 
I2C2_EV_IRQn
 = 33,

127 
I2C2_ER_IRQn
 = 34,

128 
SPI1_IRQn
 = 35,

129 
SPI2_IRQn
 = 36,

130 
USART1_IRQn
 = 37,

131 
USART2_IRQn
 = 38,

132 
EXTI15_10_IRQn
 = 40,

133 
RTC_AÏrm_IRQn
 = 41,

134 
OTG_FS_WKUP_IRQn
 = 42,

135 
DMA1_SŒ—m7_IRQn
 = 47,

136 
SDIO_IRQn
 = 49,

137 
TIM5_IRQn
 = 50,

138 
SPI3_IRQn
 = 51,

139 
DMA2_SŒ—m0_IRQn
 = 56,

140 
DMA2_SŒ—m1_IRQn
 = 57,

141 
DMA2_SŒ—m2_IRQn
 = 58,

142 
DMA2_SŒ—m3_IRQn
 = 59,

143 
DMA2_SŒ—m4_IRQn
 = 60,

144 
OTG_FS_IRQn
 = 67,

145 
DMA2_SŒ—m5_IRQn
 = 68,

146 
DMA2_SŒ—m6_IRQn
 = 69,

147 
DMA2_SŒ—m7_IRQn
 = 70,

148 
USART6_IRQn
 = 71,

149 
I2C3_EV_IRQn
 = 72,

150 
I2C3_ER_IRQn
 = 73,

151 
FPU_IRQn
 = 81,

152 
SPI4_IRQn
 = 84

153 } 
	tIRQn_Ty³
;

159 
	~"cÜe_cm4.h
"

160 
	~"sy¡em_¡m32f4xx.h
"

161 
	~<¡dšt.h
>

173 
__IO
 
ušt32_t
 
SR
;

174 
__IO
 
ušt32_t
 
CR1
;

175 
__IO
 
ušt32_t
 
CR2
;

176 
__IO
 
ušt32_t
 
SMPR1
;

177 
__IO
 
ušt32_t
 
SMPR2
;

178 
__IO
 
ušt32_t
 
JOFR1
;

179 
__IO
 
ušt32_t
 
JOFR2
;

180 
__IO
 
ušt32_t
 
JOFR3
;

181 
__IO
 
ušt32_t
 
JOFR4
;

182 
__IO
 
ušt32_t
 
HTR
;

183 
__IO
 
ušt32_t
 
LTR
;

184 
__IO
 
ušt32_t
 
SQR1
;

185 
__IO
 
ušt32_t
 
SQR2
;

186 
__IO
 
ušt32_t
 
SQR3
;

187 
__IO
 
ušt32_t
 
JSQR
;

188 
__IO
 
ušt32_t
 
JDR1
;

189 
__IO
 
ušt32_t
 
JDR2
;

190 
__IO
 
ušt32_t
 
JDR3
;

191 
__IO
 
ušt32_t
 
JDR4
;

192 
__IO
 
ušt32_t
 
DR
;

193 } 
	tADC_Ty³Def
;

197 
__IO
 
ušt32_t
 
CSR
;

198 
__IO
 
ušt32_t
 
CCR
;

199 
__IO
 
ušt32_t
 
CDR
;

201 } 
	tADC_CommÚ_Ty³Def
;

209 
__IO
 
ušt32_t
 
DR
;

210 
__IO
 
ušt8_t
 
IDR
;

211 
ušt8_t
 
RESERVED0
;

212 
ušt16_t
 
RESERVED1
;

213 
__IO
 
ušt32_t
 
CR
;

214 } 
	tCRC_Ty³Def
;

222 
__IO
 
ušt32_t
 
IDCODE
;

223 
__IO
 
ušt32_t
 
CR
;

224 
__IO
 
ušt32_t
 
APB1FZ
;

225 
__IO
 
ušt32_t
 
APB2FZ
;

226 }
	tDBGMCU_Ty³Def
;

235 
__IO
 
ušt32_t
 
CR
;

236 
__IO
 
ušt32_t
 
NDTR
;

237 
__IO
 
ušt32_t
 
PAR
;

238 
__IO
 
ušt32_t
 
M0AR
;

239 
__IO
 
ušt32_t
 
M1AR
;

240 
__IO
 
ušt32_t
 
FCR
;

241 } 
	tDMA_SŒ—m_Ty³Def
;

245 
__IO
 
ušt32_t
 
LISR
;

246 
__IO
 
ušt32_t
 
HISR
;

247 
__IO
 
ušt32_t
 
LIFCR
;

248 
__IO
 
ušt32_t
 
HIFCR
;

249 } 
	tDMA_Ty³Def
;

258 
__IO
 
ušt32_t
 
IMR
;

259 
__IO
 
ušt32_t
 
EMR
;

260 
__IO
 
ušt32_t
 
RTSR
;

261 
__IO
 
ušt32_t
 
FTSR
;

262 
__IO
 
ušt32_t
 
SWIER
;

263 
__IO
 
ušt32_t
 
PR
;

264 } 
	tEXTI_Ty³Def
;

272 
__IO
 
ušt32_t
 
ACR
;

273 
__IO
 
ušt32_t
 
KEYR
;

274 
__IO
 
ušt32_t
 
OPTKEYR
;

275 
__IO
 
ušt32_t
 
SR
;

276 
__IO
 
ušt32_t
 
CR
;

277 
__IO
 
ušt32_t
 
OPTCR
;

278 
__IO
 
ušt32_t
 
OPTCR1
;

279 } 
	tFLASH_Ty³Def
;

287 
__IO
 
ušt32_t
 
MODER
;

288 
__IO
 
ušt32_t
 
OTYPER
;

289 
__IO
 
ušt32_t
 
OSPEEDR
;

290 
__IO
 
ušt32_t
 
PUPDR
;

291 
__IO
 
ušt32_t
 
IDR
;

292 
__IO
 
ušt32_t
 
ODR
;

293 
__IO
 
ušt32_t
 
BSRR
;

294 
__IO
 
ušt32_t
 
LCKR
;

295 
__IO
 
ušt32_t
 
AFR
[2];

296 } 
	tGPIO_Ty³Def
;

304 
__IO
 
ušt32_t
 
MEMRMP
;

305 
__IO
 
ušt32_t
 
PMC
;

306 
__IO
 
ušt32_t
 
EXTICR
[4];

307 
ušt32_t
 
RESERVED
[2];

308 
__IO
 
ušt32_t
 
CMPCR
;

309 } 
	tSYSCFG_Ty³Def
;

317 
__IO
 
ušt32_t
 
CR1
;

318 
__IO
 
ušt32_t
 
CR2
;

319 
__IO
 
ušt32_t
 
OAR1
;

320 
__IO
 
ušt32_t
 
OAR2
;

321 
__IO
 
ušt32_t
 
DR
;

322 
__IO
 
ušt32_t
 
SR1
;

323 
__IO
 
ušt32_t
 
SR2
;

324 
__IO
 
ušt32_t
 
CCR
;

325 
__IO
 
ušt32_t
 
TRISE
;

326 
__IO
 
ušt32_t
 
FLTR
;

327 } 
	tI2C_Ty³Def
;

335 
__IO
 
ušt32_t
 
KR
;

336 
__IO
 
ušt32_t
 
PR
;

337 
__IO
 
ušt32_t
 
RLR
;

338 
__IO
 
ušt32_t
 
SR
;

339 } 
	tIWDG_Ty³Def
;

347 
__IO
 
ušt32_t
 
CR
;

348 
__IO
 
ušt32_t
 
CSR
;

349 } 
	tPWR_Ty³Def
;

357 
__IO
 
ušt32_t
 
CR
;

358 
__IO
 
ušt32_t
 
PLLCFGR
;

359 
__IO
 
ušt32_t
 
CFGR
;

360 
__IO
 
ušt32_t
 
CIR
;

361 
__IO
 
ušt32_t
 
AHB1RSTR
;

362 
__IO
 
ušt32_t
 
AHB2RSTR
;

363 
__IO
 
ušt32_t
 
AHB3RSTR
;

364 
ušt32_t
 
RESERVED0
;

365 
__IO
 
ušt32_t
 
APB1RSTR
;

366 
__IO
 
ušt32_t
 
APB2RSTR
;

367 
ušt32_t
 
RESERVED1
[2];

368 
__IO
 
ušt32_t
 
AHB1ENR
;

369 
__IO
 
ušt32_t
 
AHB2ENR
;

370 
__IO
 
ušt32_t
 
AHB3ENR
;

371 
ušt32_t
 
RESERVED2
;

372 
__IO
 
ušt32_t
 
APB1ENR
;

373 
__IO
 
ušt32_t
 
APB2ENR
;

374 
ušt32_t
 
RESERVED3
[2];

375 
__IO
 
ušt32_t
 
AHB1LPENR
;

376 
__IO
 
ušt32_t
 
AHB2LPENR
;

377 
__IO
 
ušt32_t
 
AHB3LPENR
;

378 
ušt32_t
 
RESERVED4
;

379 
__IO
 
ušt32_t
 
APB1LPENR
;

380 
__IO
 
ušt32_t
 
APB2LPENR
;

381 
ušt32_t
 
RESERVED5
[2];

382 
__IO
 
ušt32_t
 
BDCR
;

383 
__IO
 
ušt32_t
 
CSR
;

384 
ušt32_t
 
RESERVED6
[2];

385 
__IO
 
ušt32_t
 
SSCGR
;

386 
__IO
 
ušt32_t
 
PLLI2SCFGR
;

388 } 
	tRCC_Ty³Def
;

396 
__IO
 
ušt32_t
 
TR
;

397 
__IO
 
ušt32_t
 
DR
;

398 
__IO
 
ušt32_t
 
CR
;

399 
__IO
 
ušt32_t
 
ISR
;

400 
__IO
 
ušt32_t
 
PRER
;

401 
__IO
 
ušt32_t
 
WUTR
;

402 
__IO
 
ušt32_t
 
CALIBR
;

403 
__IO
 
ušt32_t
 
ALRMAR
;

404 
__IO
 
ušt32_t
 
ALRMBR
;

405 
__IO
 
ušt32_t
 
WPR
;

406 
__IO
 
ušt32_t
 
SSR
;

407 
__IO
 
ušt32_t
 
SHIFTR
;

408 
__IO
 
ušt32_t
 
TSTR
;

409 
__IO
 
ušt32_t
 
TSDR
;

410 
__IO
 
ušt32_t
 
TSSSR
;

411 
__IO
 
ušt32_t
 
CALR
;

412 
__IO
 
ušt32_t
 
TAFCR
;

413 
__IO
 
ušt32_t
 
ALRMASSR
;

414 
__IO
 
ušt32_t
 
ALRMBSSR
;

415 
ušt32_t
 
RESERVED7
;

416 
__IO
 
ušt32_t
 
BKP0R
;

417 
__IO
 
ušt32_t
 
BKP1R
;

418 
__IO
 
ušt32_t
 
BKP2R
;

419 
__IO
 
ušt32_t
 
BKP3R
;

420 
__IO
 
ušt32_t
 
BKP4R
;

421 
__IO
 
ušt32_t
 
BKP5R
;

422 
__IO
 
ušt32_t
 
BKP6R
;

423 
__IO
 
ušt32_t
 
BKP7R
;

424 
__IO
 
ušt32_t
 
BKP8R
;

425 
__IO
 
ušt32_t
 
BKP9R
;

426 
__IO
 
ušt32_t
 
BKP10R
;

427 
__IO
 
ušt32_t
 
BKP11R
;

428 
__IO
 
ušt32_t
 
BKP12R
;

429 
__IO
 
ušt32_t
 
BKP13R
;

430 
__IO
 
ušt32_t
 
BKP14R
;

431 
__IO
 
ušt32_t
 
BKP15R
;

432 
__IO
 
ušt32_t
 
BKP16R
;

433 
__IO
 
ušt32_t
 
BKP17R
;

434 
__IO
 
ušt32_t
 
BKP18R
;

435 
__IO
 
ušt32_t
 
BKP19R
;

436 } 
	tRTC_Ty³Def
;

445 
__IO
 
ušt32_t
 
POWER
;

446 
__IO
 
ušt32_t
 
CLKCR
;

447 
__IO
 
ušt32_t
 
ARG
;

448 
__IO
 
ušt32_t
 
CMD
;

449 
__I
 
ušt32_t
 
RESPCMD
;

450 
__I
 
ušt32_t
 
RESP1
;

451 
__I
 
ušt32_t
 
RESP2
;

452 
__I
 
ušt32_t
 
RESP3
;

453 
__I
 
ušt32_t
 
RESP4
;

454 
__IO
 
ušt32_t
 
DTIMER
;

455 
__IO
 
ušt32_t
 
DLEN
;

456 
__IO
 
ušt32_t
 
DCTRL
;

457 
__I
 
ušt32_t
 
DCOUNT
;

458 
__I
 
ušt32_t
 
STA
;

459 
__IO
 
ušt32_t
 
ICR
;

460 
__IO
 
ušt32_t
 
MASK
;

461 
ušt32_t
 
RESERVED0
[2];

462 
__I
 
ušt32_t
 
FIFOCNT
;

463 
ušt32_t
 
RESERVED1
[13];

464 
__IO
 
ušt32_t
 
FIFO
;

465 } 
	tSDIO_Ty³Def
;

473 
__IO
 
ušt32_t
 
CR1
;

474 
__IO
 
ušt32_t
 
CR2
;

475 
__IO
 
ušt32_t
 
SR
;

476 
__IO
 
ušt32_t
 
DR
;

477 
__IO
 
ušt32_t
 
CRCPR
;

478 
__IO
 
ušt32_t
 
RXCRCR
;

479 
__IO
 
ušt32_t
 
TXCRCR
;

480 
__IO
 
ušt32_t
 
I2SCFGR
;

481 
__IO
 
ušt32_t
 
I2SPR
;

482 } 
	tSPI_Ty³Def
;

490 
__IO
 
ušt32_t
 
CR1
;

491 
__IO
 
ušt32_t
 
CR2
;

492 
__IO
 
ušt32_t
 
SMCR
;

493 
__IO
 
ušt32_t
 
DIER
;

494 
__IO
 
ušt32_t
 
SR
;

495 
__IO
 
ušt32_t
 
EGR
;

496 
__IO
 
ušt32_t
 
CCMR1
;

497 
__IO
 
ušt32_t
 
CCMR2
;

498 
__IO
 
ušt32_t
 
CCER
;

499 
__IO
 
ušt32_t
 
CNT
;

500 
__IO
 
ušt32_t
 
PSC
;

501 
__IO
 
ušt32_t
 
ARR
;

502 
__IO
 
ušt32_t
 
RCR
;

503 
__IO
 
ušt32_t
 
CCR1
;

504 
__IO
 
ušt32_t
 
CCR2
;

505 
__IO
 
ušt32_t
 
CCR3
;

506 
__IO
 
ušt32_t
 
CCR4
;

507 
__IO
 
ušt32_t
 
BDTR
;

508 
__IO
 
ušt32_t
 
DCR
;

509 
__IO
 
ušt32_t
 
DMAR
;

510 
__IO
 
ušt32_t
 
OR
;

511 } 
	tTIM_Ty³Def
;

519 
__IO
 
ušt32_t
 
SR
;

520 
__IO
 
ušt32_t
 
DR
;

521 
__IO
 
ušt32_t
 
BRR
;

522 
__IO
 
ušt32_t
 
CR1
;

523 
__IO
 
ušt32_t
 
CR2
;

524 
__IO
 
ušt32_t
 
CR3
;

525 
__IO
 
ušt32_t
 
GTPR
;

526 } 
	tUSART_Ty³Def
;

534 
__IO
 
ušt32_t
 
CR
;

535 
__IO
 
ušt32_t
 
CFR
;

536 
__IO
 
ušt32_t
 
SR
;

537 } 
	tWWDG_Ty³Def
;

544 
__IO
 
ušt32_t
 
GOTGCTL
;

545 
__IO
 
ušt32_t
 
GOTGINT
;

546 
__IO
 
ušt32_t
 
GAHBCFG
;

547 
__IO
 
ušt32_t
 
GUSBCFG
;

548 
__IO
 
ušt32_t
 
GRSTCTL
;

549 
__IO
 
ušt32_t
 
GINTSTS
;

550 
__IO
 
ušt32_t
 
GINTMSK
;

551 
__IO
 
ušt32_t
 
GRXSTSR
;

552 
__IO
 
ušt32_t
 
GRXSTSP
;

553 
__IO
 
ušt32_t
 
GRXFSIZ
;

554 
__IO
 
ušt32_t
 
DIEPTXF0_HNPTXFSIZ
;

555 
__IO
 
ušt32_t
 
HNPTXSTS
;

556 
ušt32_t
 
Re£rved30
[2];

557 
__IO
 
ušt32_t
 
GCCFG
;

558 
__IO
 
ušt32_t
 
CID
;

559 
ušt32_t
 
Re£rved40
[48];

560 
__IO
 
ušt32_t
 
HPTXFSIZ
;

561 
__IO
 
ušt32_t
 
DIEPTXF
[0x0F];

563 
	tUSB_OTG_Glob®Ty³Def
;

572 
__IO
 
ušt32_t
 
DCFG
;

573 
__IO
 
ušt32_t
 
DCTL
;

574 
__IO
 
ušt32_t
 
DSTS
;

575 
ušt32_t
 
Re£rved0C
;

576 
__IO
 
ušt32_t
 
DIEPMSK
;

577 
__IO
 
ušt32_t
 
DOEPMSK
;

578 
__IO
 
ušt32_t
 
DAINT
;

579 
__IO
 
ušt32_t
 
DAINTMSK
;

580 
ušt32_t
 
Re£rved20
;

581 
ušt32_t
 
Re£rved9
;

582 
__IO
 
ušt32_t
 
DVBUSDIS
;

583 
__IO
 
ušt32_t
 
DVBUSPULSE
;

584 
__IO
 
ušt32_t
 
DTHRCTL
;

585 
__IO
 
ušt32_t
 
DIEPEMPMSK
;

586 
__IO
 
ušt32_t
 
DEACHINT
;

587 
__IO
 
ušt32_t
 
DEACHMSK
;

588 
ušt32_t
 
Re£rved40
;

589 
__IO
 
ušt32_t
 
DINEP1MSK
;

590 
ušt32_t
 
Re£rved44
[15];

591 
__IO
 
ušt32_t
 
DOUTEP1MSK
;

593 
	tUSB_OTG_DeviûTy³Def
;

601 
__IO
 
ušt32_t
 
DIEPCTL
;

602 
ušt32_t
 
Re£rved04
;

603 
__IO
 
ušt32_t
 
DIEPINT
;

604 
ušt32_t
 
Re£rved0C
;

605 
__IO
 
ušt32_t
 
DIEPTSIZ
;

606 
__IO
 
ušt32_t
 
DIEPDMA
;

607 
__IO
 
ušt32_t
 
DTXFSTS
;

608 
ušt32_t
 
Re£rved18
;

610 
	tUSB_OTG_INEndpoštTy³Def
;

618 
__IO
 
ušt32_t
 
DOEPCTL
;

619 
ušt32_t
 
Re£rved04
;

620 
__IO
 
ušt32_t
 
DOEPINT
;

621 
ušt32_t
 
Re£rved0C
;

622 
__IO
 
ušt32_t
 
DOEPTSIZ
;

623 
__IO
 
ušt32_t
 
DOEPDMA
;

624 
ušt32_t
 
Re£rved18
[2];

626 
	tUSB_OTG_OUTEndpoštTy³Def
;

634 
__IO
 
ušt32_t
 
HCFG
;

635 
__IO
 
ušt32_t
 
HFIR
;

636 
__IO
 
ušt32_t
 
HFNUM
;

637 
ušt32_t
 
Re£rved40C
;

638 
__IO
 
ušt32_t
 
HPTXSTS
;

639 
__IO
 
ušt32_t
 
HAINT
;

640 
__IO
 
ušt32_t
 
HAINTMSK
;

642 
	tUSB_OTG_Ho¡Ty³Def
;

650 
__IO
 
ušt32_t
 
HCCHAR
;

651 
__IO
 
ušt32_t
 
HCSPLT
;

652 
__IO
 
ušt32_t
 
HCINT
;

653 
__IO
 
ušt32_t
 
HCINTMSK
;

654 
__IO
 
ušt32_t
 
HCTSIZ
;

655 
__IO
 
ušt32_t
 
HCDMA
;

656 
ušt32_t
 
Re£rved
[2];

658 
	tUSB_OTG_Ho¡ChªÃlTy³Def
;

664 
	#FLASH_BASE
 ((
ušt32_t
)0x08000000è

	)

665 
	#CCMDATARAM_BASE
 ((
ušt32_t
)0x10000000è

	)

666 
	#SRAM1_BASE
 ((
ušt32_t
)0x20000000è

	)

667 
	#SRAM2_BASE
 ((
ušt32_t
)0x2001C000è

	)

668 
	#PERIPH_BASE
 ((
ušt32_t
)0x40000000è

	)

669 
	#BKPSRAM_BASE
 ((
ušt32_t
)0x40024000è

	)

670 
	#SRAM1_BB_BASE
 ((
ušt32_t
)0x22000000è

	)

671 
	#SRAM2_BB_BASE
 ((
ušt32_t
)0x22380000è

	)

672 
	#PERIPH_BB_BASE
 ((
ušt32_t
)0x42000000è

	)

673 
	#BKPSRAM_BB_BASE
 ((
ušt32_t
)0x42480000è

	)

674 
	#FLASH_END
 ((
ušt32_t
)0x0807FFFFè

	)

677 
	#SRAM_BASE
 
SRAM1_BASE


	)

678 
	#SRAM_BB_BASE
 
SRAM1_BB_BASE


	)

682 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

683 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000)

	)

684 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

685 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000)

	)

688 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

689 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

690 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

691 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

692 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

693 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

694 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

695 
	#I2S2ext_BASE
 (
APB1PERIPH_BASE
 + 0x3400)

	)

696 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

697 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

698 
	#I2S3ext_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

699 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

700 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

701 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

702 
	#I2C3_BASE
 (
APB1PERIPH_BASE
 + 0x5C00)

	)

703 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

706 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

707 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

708 
	#USART6_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

709 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

710 
	#ADC_BASE
 (
APB2PERIPH_BASE
 + 0x2300)

	)

711 
	#SDIO_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

712 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

713 
	#SPI4_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

714 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

715 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

716 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

717 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

718 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

721 
	#GPIOA_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

722 
	#GPIOB_BASE
 (
AHB1PERIPH_BASE
 + 0x0400)

	)

723 
	#GPIOC_BASE
 (
AHB1PERIPH_BASE
 + 0x0800)

	)

724 
	#GPIOD_BASE
 (
AHB1PERIPH_BASE
 + 0x0C00)

	)

725 
	#GPIOE_BASE
 (
AHB1PERIPH_BASE
 + 0x1000)

	)

726 
	#GPIOH_BASE
 (
AHB1PERIPH_BASE
 + 0x1C00)

	)

727 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000)

	)

728 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x3800)

	)

729 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x3C00)

	)

730 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x6000)

	)

731 
	#DMA1_SŒ—m0_BASE
 (
DMA1_BASE
 + 0x010)

	)

732 
	#DMA1_SŒ—m1_BASE
 (
DMA1_BASE
 + 0x028)

	)

733 
	#DMA1_SŒ—m2_BASE
 (
DMA1_BASE
 + 0x040)

	)

734 
	#DMA1_SŒ—m3_BASE
 (
DMA1_BASE
 + 0x058)

	)

735 
	#DMA1_SŒ—m4_BASE
 (
DMA1_BASE
 + 0x070)

	)

736 
	#DMA1_SŒ—m5_BASE
 (
DMA1_BASE
 + 0x088)

	)

737 
	#DMA1_SŒ—m6_BASE
 (
DMA1_BASE
 + 0x0A0)

	)

738 
	#DMA1_SŒ—m7_BASE
 (
DMA1_BASE
 + 0x0B8)

	)

739 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x6400)

	)

740 
	#DMA2_SŒ—m0_BASE
 (
DMA2_BASE
 + 0x010)

	)

741 
	#DMA2_SŒ—m1_BASE
 (
DMA2_BASE
 + 0x028)

	)

742 
	#DMA2_SŒ—m2_BASE
 (
DMA2_BASE
 + 0x040)

	)

743 
	#DMA2_SŒ—m3_BASE
 (
DMA2_BASE
 + 0x058)

	)

744 
	#DMA2_SŒ—m4_BASE
 (
DMA2_BASE
 + 0x070)

	)

745 
	#DMA2_SŒ—m5_BASE
 (
DMA2_BASE
 + 0x088)

	)

746 
	#DMA2_SŒ—m6_BASE
 (
DMA2_BASE
 + 0x0A0)

	)

747 
	#DMA2_SŒ—m7_BASE
 (
DMA2_BASE
 + 0x0B8)

	)

750 
	#DBGMCU_BASE
 ((
ušt32_t
 )0xE0042000)

	)

753 
	#USB_OTG_FS_PERIPH_BASE
 ((
ušt32_t
 )0x50000000)

	)

755 
	#USB_OTG_GLOBAL_BASE
 ((
ušt32_t
 )0x000)

	)

756 
	#USB_OTG_DEVICE_BASE
 ((
ušt32_t
 )0x800)

	)

757 
	#USB_OTG_IN_ENDPOINT_BASE
 ((
ušt32_t
 )0x900)

	)

758 
	#USB_OTG_OUT_ENDPOINT_BASE
 ((
ušt32_t
 )0xB00)

	)

759 
	#USB_OTG_EP_REG_SIZE
 ((
ušt32_t
 )0x20)

	)

760 
	#USB_OTG_HOST_BASE
 ((
ušt32_t
 )0x400)

	)

761 
	#USB_OTG_HOST_PORT_BASE
 ((
ušt32_t
 )0x440)

	)

762 
	#USB_OTG_HOST_CHANNEL_BASE
 ((
ušt32_t
 )0x500)

	)

763 
	#USB_OTG_HOST_CHANNEL_SIZE
 ((
ušt32_t
 )0x20)

	)

764 
	#USB_OTG_PCGCCTL_BASE
 ((
ušt32_t
 )0xE00)

	)

765 
	#USB_OTG_FIFO_BASE
 ((
ušt32_t
 )0x1000)

	)

766 
	#USB_OTG_FIFO_SIZE
 ((
ušt32_t
 )0x1000)

	)

775 
	#TIM2
 ((
TIM_Ty³Def
 *è
TIM2_BASE
)

	)

776 
	#TIM3
 ((
TIM_Ty³Def
 *è
TIM3_BASE
)

	)

777 
	#TIM4
 ((
TIM_Ty³Def
 *è
TIM4_BASE
)

	)

778 
	#TIM5
 ((
TIM_Ty³Def
 *è
TIM5_BASE
)

	)

779 
	#RTC
 ((
RTC_Ty³Def
 *è
RTC_BASE
)

	)

780 
	#WWDG
 ((
WWDG_Ty³Def
 *è
WWDG_BASE
)

	)

781 
	#IWDG
 ((
IWDG_Ty³Def
 *è
IWDG_BASE
)

	)

782 
	#I2S2ext
 ((
SPI_Ty³Def
 *è
I2S2ext_BASE
)

	)

783 
	#SPI2
 ((
SPI_Ty³Def
 *è
SPI2_BASE
)

	)

784 
	#SPI3
 ((
SPI_Ty³Def
 *è
SPI3_BASE
)

	)

785 
	#I2S3ext
 ((
SPI_Ty³Def
 *è
I2S3ext_BASE
)

	)

786 
	#USART2
 ((
USART_Ty³Def
 *è
USART2_BASE
)

	)

787 
	#I2C1
 ((
I2C_Ty³Def
 *è
I2C1_BASE
)

	)

788 
	#I2C2
 ((
I2C_Ty³Def
 *è
I2C2_BASE
)

	)

789 
	#I2C3
 ((
I2C_Ty³Def
 *è
I2C3_BASE
)

	)

790 
	#PWR
 ((
PWR_Ty³Def
 *è
PWR_BASE
)

	)

791 
	#TIM1
 ((
TIM_Ty³Def
 *è
TIM1_BASE
)

	)

792 
	#USART1
 ((
USART_Ty³Def
 *è
USART1_BASE
)

	)

793 
	#USART6
 ((
USART_Ty³Def
 *è
USART6_BASE
)

	)

794 
	#ADC
 ((
ADC_CommÚ_Ty³Def
 *è
ADC_BASE
)

	)

795 
	#ADC1
 ((
ADC_Ty³Def
 *è
ADC1_BASE
)

	)

796 
	#SDIO
 ((
SDIO_Ty³Def
 *è
SDIO_BASE
)

	)

797 
	#SPI1
 ((
SPI_Ty³Def
 *è
SPI1_BASE
)

	)

798 
	#SPI4
 ((
SPI_Ty³Def
 *è
SPI4_BASE
)

	)

799 
	#SYSCFG
 ((
SYSCFG_Ty³Def
 *è
SYSCFG_BASE
)

	)

800 
	#EXTI
 ((
EXTI_Ty³Def
 *è
EXTI_BASE
)

	)

801 
	#TIM9
 ((
TIM_Ty³Def
 *è
TIM9_BASE
)

	)

802 
	#TIM10
 ((
TIM_Ty³Def
 *è
TIM10_BASE
)

	)

803 
	#TIM11
 ((
TIM_Ty³Def
 *è
TIM11_BASE
)

	)

804 
	#GPIOA
 ((
GPIO_Ty³Def
 *è
GPIOA_BASE
)

	)

805 
	#GPIOB
 ((
GPIO_Ty³Def
 *è
GPIOB_BASE
)

	)

806 
	#GPIOC
 ((
GPIO_Ty³Def
 *è
GPIOC_BASE
)

	)

807 
	#GPIOD
 ((
GPIO_Ty³Def
 *è
GPIOD_BASE
)

	)

808 
	#GPIOE
 ((
GPIO_Ty³Def
 *è
GPIOE_BASE
)

	)

809 
	#GPIOH
 ((
GPIO_Ty³Def
 *è
GPIOH_BASE
)

	)

810 
	#CRC
 ((
CRC_Ty³Def
 *è
CRC_BASE
)

	)

811 
	#RCC
 ((
RCC_Ty³Def
 *è
RCC_BASE
)

	)

812 
	#FLASH
 ((
FLASH_Ty³Def
 *è
FLASH_R_BASE
)

	)

813 
	#DMA1
 ((
DMA_Ty³Def
 *è
DMA1_BASE
)

	)

814 
	#DMA1_SŒ—m0
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m0_BASE
)

	)

815 
	#DMA1_SŒ—m1
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m1_BASE
)

	)

816 
	#DMA1_SŒ—m2
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m2_BASE
)

	)

817 
	#DMA1_SŒ—m3
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m3_BASE
)

	)

818 
	#DMA1_SŒ—m4
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m4_BASE
)

	)

819 
	#DMA1_SŒ—m5
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m5_BASE
)

	)

820 
	#DMA1_SŒ—m6
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m6_BASE
)

	)

821 
	#DMA1_SŒ—m7
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m7_BASE
)

	)

822 
	#DMA2
 ((
DMA_Ty³Def
 *è
DMA2_BASE
)

	)

823 
	#DMA2_SŒ—m0
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m0_BASE
)

	)

824 
	#DMA2_SŒ—m1
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m1_BASE
)

	)

825 
	#DMA2_SŒ—m2
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m2_BASE
)

	)

826 
	#DMA2_SŒ—m3
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m3_BASE
)

	)

827 
	#DMA2_SŒ—m4
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m4_BASE
)

	)

828 
	#DMA2_SŒ—m5
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m5_BASE
)

	)

829 
	#DMA2_SŒ—m6
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m6_BASE
)

	)

830 
	#DMA2_SŒ—m7
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m7_BASE
)

	)

832 
	#DBGMCU
 ((
DBGMCU_Ty³Def
 *è
DBGMCU_BASE
)

	)

834 
	#USB_OTG_FS
 ((
USB_OTG_Glob®Ty³Def
 *è
USB_OTG_FS_PERIPH_BASE
)

	)

858 
	#ADC_SR_AWD
 ((
ušt32_t
)0x00000001è

	)

859 
	#ADC_SR_EOC
 ((
ušt32_t
)0x00000002è

	)

860 
	#ADC_SR_JEOC
 ((
ušt32_t
)0x00000004è

	)

861 
	#ADC_SR_JSTRT
 ((
ušt32_t
)0x00000008è

	)

862 
	#ADC_SR_STRT
 ((
ušt32_t
)0x00000010è

	)

863 
	#ADC_SR_OVR
 ((
ušt32_t
)0x00000020è

	)

866 
	#ADC_CR1_AWDCH
 ((
ušt32_t
)0x0000001Fè

	)

867 
	#ADC_CR1_AWDCH_0
 ((
ušt32_t
)0x00000001è

	)

868 
	#ADC_CR1_AWDCH_1
 ((
ušt32_t
)0x00000002è

	)

869 
	#ADC_CR1_AWDCH_2
 ((
ušt32_t
)0x00000004è

	)

870 
	#ADC_CR1_AWDCH_3
 ((
ušt32_t
)0x00000008è

	)

871 
	#ADC_CR1_AWDCH_4
 ((
ušt32_t
)0x00000010è

	)

872 
	#ADC_CR1_EOCIE
 ((
ušt32_t
)0x00000020è

	)

873 
	#ADC_CR1_AWDIE
 ((
ušt32_t
)0x00000040è

	)

874 
	#ADC_CR1_JEOCIE
 ((
ušt32_t
)0x00000080è

	)

875 
	#ADC_CR1_SCAN
 ((
ušt32_t
)0x00000100è

	)

876 
	#ADC_CR1_AWDSGL
 ((
ušt32_t
)0x00000200è

	)

877 
	#ADC_CR1_JAUTO
 ((
ušt32_t
)0x00000400è

	)

878 
	#ADC_CR1_DISCEN
 ((
ušt32_t
)0x00000800è

	)

879 
	#ADC_CR1_JDISCEN
 ((
ušt32_t
)0x00001000è

	)

880 
	#ADC_CR1_DISCNUM
 ((
ušt32_t
)0x0000E000è

	)

881 
	#ADC_CR1_DISCNUM_0
 ((
ušt32_t
)0x00002000è

	)

882 
	#ADC_CR1_DISCNUM_1
 ((
ušt32_t
)0x00004000è

	)

883 
	#ADC_CR1_DISCNUM_2
 ((
ušt32_t
)0x00008000è

	)

884 
	#ADC_CR1_JAWDEN
 ((
ušt32_t
)0x00400000è

	)

885 
	#ADC_CR1_AWDEN
 ((
ušt32_t
)0x00800000è

	)

886 
	#ADC_CR1_RES
 ((
ušt32_t
)0x03000000è

	)

887 
	#ADC_CR1_RES_0
 ((
ušt32_t
)0x01000000è

	)

888 
	#ADC_CR1_RES_1
 ((
ušt32_t
)0x02000000è

	)

889 
	#ADC_CR1_OVRIE
 ((
ušt32_t
)0x04000000è

	)

892 
	#ADC_CR2_ADON
 ((
ušt32_t
)0x00000001è

	)

893 
	#ADC_CR2_CONT
 ((
ušt32_t
)0x00000002è

	)

894 
	#ADC_CR2_DMA
 ((
ušt32_t
)0x00000100è

	)

895 
	#ADC_CR2_DDS
 ((
ušt32_t
)0x00000200è

	)

896 
	#ADC_CR2_EOCS
 ((
ušt32_t
)0x00000400è

	)

897 
	#ADC_CR2_ALIGN
 ((
ušt32_t
)0x00000800è

	)

898 
	#ADC_CR2_JEXTSEL
 ((
ušt32_t
)0x000F0000è

	)

899 
	#ADC_CR2_JEXTSEL_0
 ((
ušt32_t
)0x00010000è

	)

900 
	#ADC_CR2_JEXTSEL_1
 ((
ušt32_t
)0x00020000è

	)

901 
	#ADC_CR2_JEXTSEL_2
 ((
ušt32_t
)0x00040000è

	)

902 
	#ADC_CR2_JEXTSEL_3
 ((
ušt32_t
)0x00080000è

	)

903 
	#ADC_CR2_JEXTEN
 ((
ušt32_t
)0x00300000è

	)

904 
	#ADC_CR2_JEXTEN_0
 ((
ušt32_t
)0x00100000è

	)

905 
	#ADC_CR2_JEXTEN_1
 ((
ušt32_t
)0x00200000è

	)

906 
	#ADC_CR2_JSWSTART
 ((
ušt32_t
)0x00400000è

	)

907 
	#ADC_CR2_EXTSEL
 ((
ušt32_t
)0x0F000000è

	)

908 
	#ADC_CR2_EXTSEL_0
 ((
ušt32_t
)0x01000000è

	)

909 
	#ADC_CR2_EXTSEL_1
 ((
ušt32_t
)0x02000000è

	)

910 
	#ADC_CR2_EXTSEL_2
 ((
ušt32_t
)0x04000000è

	)

911 
	#ADC_CR2_EXTSEL_3
 ((
ušt32_t
)0x08000000è

	)

912 
	#ADC_CR2_EXTEN
 ((
ušt32_t
)0x30000000è

	)

913 
	#ADC_CR2_EXTEN_0
 ((
ušt32_t
)0x10000000è

	)

914 
	#ADC_CR2_EXTEN_1
 ((
ušt32_t
)0x20000000è

	)

915 
	#ADC_CR2_SWSTART
 ((
ušt32_t
)0x40000000è

	)

918 
	#ADC_SMPR1_SMP10
 ((
ušt32_t
)0x00000007è

	)

919 
	#ADC_SMPR1_SMP10_0
 ((
ušt32_t
)0x00000001è

	)

920 
	#ADC_SMPR1_SMP10_1
 ((
ušt32_t
)0x00000002è

	)

921 
	#ADC_SMPR1_SMP10_2
 ((
ušt32_t
)0x00000004è

	)

922 
	#ADC_SMPR1_SMP11
 ((
ušt32_t
)0x00000038è

	)

923 
	#ADC_SMPR1_SMP11_0
 ((
ušt32_t
)0x00000008è

	)

924 
	#ADC_SMPR1_SMP11_1
 ((
ušt32_t
)0x00000010è

	)

925 
	#ADC_SMPR1_SMP11_2
 ((
ušt32_t
)0x00000020è

	)

926 
	#ADC_SMPR1_SMP12
 ((
ušt32_t
)0x000001C0è

	)

927 
	#ADC_SMPR1_SMP12_0
 ((
ušt32_t
)0x00000040è

	)

928 
	#ADC_SMPR1_SMP12_1
 ((
ušt32_t
)0x00000080è

	)

929 
	#ADC_SMPR1_SMP12_2
 ((
ušt32_t
)0x00000100è

	)

930 
	#ADC_SMPR1_SMP13
 ((
ušt32_t
)0x00000E00è

	)

931 
	#ADC_SMPR1_SMP13_0
 ((
ušt32_t
)0x00000200è

	)

932 
	#ADC_SMPR1_SMP13_1
 ((
ušt32_t
)0x00000400è

	)

933 
	#ADC_SMPR1_SMP13_2
 ((
ušt32_t
)0x00000800è

	)

934 
	#ADC_SMPR1_SMP14
 ((
ušt32_t
)0x00007000è

	)

935 
	#ADC_SMPR1_SMP14_0
 ((
ušt32_t
)0x00001000è

	)

936 
	#ADC_SMPR1_SMP14_1
 ((
ušt32_t
)0x00002000è

	)

937 
	#ADC_SMPR1_SMP14_2
 ((
ušt32_t
)0x00004000è

	)

938 
	#ADC_SMPR1_SMP15
 ((
ušt32_t
)0x00038000è

	)

939 
	#ADC_SMPR1_SMP15_0
 ((
ušt32_t
)0x00008000è

	)

940 
	#ADC_SMPR1_SMP15_1
 ((
ušt32_t
)0x00010000è

	)

941 
	#ADC_SMPR1_SMP15_2
 ((
ušt32_t
)0x00020000è

	)

942 
	#ADC_SMPR1_SMP16
 ((
ušt32_t
)0x001C0000è

	)

943 
	#ADC_SMPR1_SMP16_0
 ((
ušt32_t
)0x00040000è

	)

944 
	#ADC_SMPR1_SMP16_1
 ((
ušt32_t
)0x00080000è

	)

945 
	#ADC_SMPR1_SMP16_2
 ((
ušt32_t
)0x00100000è

	)

946 
	#ADC_SMPR1_SMP17
 ((
ušt32_t
)0x00E00000è

	)

947 
	#ADC_SMPR1_SMP17_0
 ((
ušt32_t
)0x00200000è

	)

948 
	#ADC_SMPR1_SMP17_1
 ((
ušt32_t
)0x00400000è

	)

949 
	#ADC_SMPR1_SMP17_2
 ((
ušt32_t
)0x00800000è

	)

950 
	#ADC_SMPR1_SMP18
 ((
ušt32_t
)0x07000000è

	)

951 
	#ADC_SMPR1_SMP18_0
 ((
ušt32_t
)0x01000000è

	)

952 
	#ADC_SMPR1_SMP18_1
 ((
ušt32_t
)0x02000000è

	)

953 
	#ADC_SMPR1_SMP18_2
 ((
ušt32_t
)0x04000000è

	)

956 
	#ADC_SMPR2_SMP0
 ((
ušt32_t
)0x00000007è

	)

957 
	#ADC_SMPR2_SMP0_0
 ((
ušt32_t
)0x00000001è

	)

958 
	#ADC_SMPR2_SMP0_1
 ((
ušt32_t
)0x00000002è

	)

959 
	#ADC_SMPR2_SMP0_2
 ((
ušt32_t
)0x00000004è

	)

960 
	#ADC_SMPR2_SMP1
 ((
ušt32_t
)0x00000038è

	)

961 
	#ADC_SMPR2_SMP1_0
 ((
ušt32_t
)0x00000008è

	)

962 
	#ADC_SMPR2_SMP1_1
 ((
ušt32_t
)0x00000010è

	)

963 
	#ADC_SMPR2_SMP1_2
 ((
ušt32_t
)0x00000020è

	)

964 
	#ADC_SMPR2_SMP2
 ((
ušt32_t
)0x000001C0è

	)

965 
	#ADC_SMPR2_SMP2_0
 ((
ušt32_t
)0x00000040è

	)

966 
	#ADC_SMPR2_SMP2_1
 ((
ušt32_t
)0x00000080è

	)

967 
	#ADC_SMPR2_SMP2_2
 ((
ušt32_t
)0x00000100è

	)

968 
	#ADC_SMPR2_SMP3
 ((
ušt32_t
)0x00000E00è

	)

969 
	#ADC_SMPR2_SMP3_0
 ((
ušt32_t
)0x00000200è

	)

970 
	#ADC_SMPR2_SMP3_1
 ((
ušt32_t
)0x00000400è

	)

971 
	#ADC_SMPR2_SMP3_2
 ((
ušt32_t
)0x00000800è

	)

972 
	#ADC_SMPR2_SMP4
 ((
ušt32_t
)0x00007000è

	)

973 
	#ADC_SMPR2_SMP4_0
 ((
ušt32_t
)0x00001000è

	)

974 
	#ADC_SMPR2_SMP4_1
 ((
ušt32_t
)0x00002000è

	)

975 
	#ADC_SMPR2_SMP4_2
 ((
ušt32_t
)0x00004000è

	)

976 
	#ADC_SMPR2_SMP5
 ((
ušt32_t
)0x00038000è

	)

977 
	#ADC_SMPR2_SMP5_0
 ((
ušt32_t
)0x00008000è

	)

978 
	#ADC_SMPR2_SMP5_1
 ((
ušt32_t
)0x00010000è

	)

979 
	#ADC_SMPR2_SMP5_2
 ((
ušt32_t
)0x00020000è

	)

980 
	#ADC_SMPR2_SMP6
 ((
ušt32_t
)0x001C0000è

	)

981 
	#ADC_SMPR2_SMP6_0
 ((
ušt32_t
)0x00040000è

	)

982 
	#ADC_SMPR2_SMP6_1
 ((
ušt32_t
)0x00080000è

	)

983 
	#ADC_SMPR2_SMP6_2
 ((
ušt32_t
)0x00100000è

	)

984 
	#ADC_SMPR2_SMP7
 ((
ušt32_t
)0x00E00000è

	)

985 
	#ADC_SMPR2_SMP7_0
 ((
ušt32_t
)0x00200000è

	)

986 
	#ADC_SMPR2_SMP7_1
 ((
ušt32_t
)0x00400000è

	)

987 
	#ADC_SMPR2_SMP7_2
 ((
ušt32_t
)0x00800000è

	)

988 
	#ADC_SMPR2_SMP8
 ((
ušt32_t
)0x07000000è

	)

989 
	#ADC_SMPR2_SMP8_0
 ((
ušt32_t
)0x01000000è

	)

990 
	#ADC_SMPR2_SMP8_1
 ((
ušt32_t
)0x02000000è

	)

991 
	#ADC_SMPR2_SMP8_2
 ((
ušt32_t
)0x04000000è

	)

992 
	#ADC_SMPR2_SMP9
 ((
ušt32_t
)0x38000000è

	)

993 
	#ADC_SMPR2_SMP9_0
 ((
ušt32_t
)0x08000000è

	)

994 
	#ADC_SMPR2_SMP9_1
 ((
ušt32_t
)0x10000000è

	)

995 
	#ADC_SMPR2_SMP9_2
 ((
ušt32_t
)0x20000000è

	)

998 
	#ADC_JOFR1_JOFFSET1
 ((
ušt32_t
)0x0FFFè

	)

1001 
	#ADC_JOFR2_JOFFSET2
 ((
ušt32_t
)0x0FFFè

	)

1004 
	#ADC_JOFR3_JOFFSET3
 ((
ušt32_t
)0x0FFFè

	)

1007 
	#ADC_JOFR4_JOFFSET4
 ((
ušt32_t
)0x0FFFè

	)

1010 
	#ADC_HTR_HT
 ((
ušt32_t
)0x0FFFè

	)

1013 
	#ADC_LTR_LT
 ((
ušt32_t
)0x0FFFè

	)

1016 
	#ADC_SQR1_SQ13
 ((
ušt32_t
)0x0000001Fè

	)

1017 
	#ADC_SQR1_SQ13_0
 ((
ušt32_t
)0x00000001è

	)

1018 
	#ADC_SQR1_SQ13_1
 ((
ušt32_t
)0x00000002è

	)

1019 
	#ADC_SQR1_SQ13_2
 ((
ušt32_t
)0x00000004è

	)

1020 
	#ADC_SQR1_SQ13_3
 ((
ušt32_t
)0x00000008è

	)

1021 
	#ADC_SQR1_SQ13_4
 ((
ušt32_t
)0x00000010è

	)

1022 
	#ADC_SQR1_SQ14
 ((
ušt32_t
)0x000003E0è

	)

1023 
	#ADC_SQR1_SQ14_0
 ((
ušt32_t
)0x00000020è

	)

1024 
	#ADC_SQR1_SQ14_1
 ((
ušt32_t
)0x00000040è

	)

1025 
	#ADC_SQR1_SQ14_2
 ((
ušt32_t
)0x00000080è

	)

1026 
	#ADC_SQR1_SQ14_3
 ((
ušt32_t
)0x00000100è

	)

1027 
	#ADC_SQR1_SQ14_4
 ((
ušt32_t
)0x00000200è

	)

1028 
	#ADC_SQR1_SQ15
 ((
ušt32_t
)0x00007C00è

	)

1029 
	#ADC_SQR1_SQ15_0
 ((
ušt32_t
)0x00000400è

	)

1030 
	#ADC_SQR1_SQ15_1
 ((
ušt32_t
)0x00000800è

	)

1031 
	#ADC_SQR1_SQ15_2
 ((
ušt32_t
)0x00001000è

	)

1032 
	#ADC_SQR1_SQ15_3
 ((
ušt32_t
)0x00002000è

	)

1033 
	#ADC_SQR1_SQ15_4
 ((
ušt32_t
)0x00004000è

	)

1034 
	#ADC_SQR1_SQ16
 ((
ušt32_t
)0x000F8000è

	)

1035 
	#ADC_SQR1_SQ16_0
 ((
ušt32_t
)0x00008000è

	)

1036 
	#ADC_SQR1_SQ16_1
 ((
ušt32_t
)0x00010000è

	)

1037 
	#ADC_SQR1_SQ16_2
 ((
ušt32_t
)0x00020000è

	)

1038 
	#ADC_SQR1_SQ16_3
 ((
ušt32_t
)0x00040000è

	)

1039 
	#ADC_SQR1_SQ16_4
 ((
ušt32_t
)0x00080000è

	)

1040 
	#ADC_SQR1_L
 ((
ušt32_t
)0x00F00000è

	)

1041 
	#ADC_SQR1_L_0
 ((
ušt32_t
)0x00100000è

	)

1042 
	#ADC_SQR1_L_1
 ((
ušt32_t
)0x00200000è

	)

1043 
	#ADC_SQR1_L_2
 ((
ušt32_t
)0x00400000è

	)

1044 
	#ADC_SQR1_L_3
 ((
ušt32_t
)0x00800000è

	)

1047 
	#ADC_SQR2_SQ7
 ((
ušt32_t
)0x0000001Fè

	)

1048 
	#ADC_SQR2_SQ7_0
 ((
ušt32_t
)0x00000001è

	)

1049 
	#ADC_SQR2_SQ7_1
 ((
ušt32_t
)0x00000002è

	)

1050 
	#ADC_SQR2_SQ7_2
 ((
ušt32_t
)0x00000004è

	)

1051 
	#ADC_SQR2_SQ7_3
 ((
ušt32_t
)0x00000008è

	)

1052 
	#ADC_SQR2_SQ7_4
 ((
ušt32_t
)0x00000010è

	)

1053 
	#ADC_SQR2_SQ8
 ((
ušt32_t
)0x000003E0è

	)

1054 
	#ADC_SQR2_SQ8_0
 ((
ušt32_t
)0x00000020è

	)

1055 
	#ADC_SQR2_SQ8_1
 ((
ušt32_t
)0x00000040è

	)

1056 
	#ADC_SQR2_SQ8_2
 ((
ušt32_t
)0x00000080è

	)

1057 
	#ADC_SQR2_SQ8_3
 ((
ušt32_t
)0x00000100è

	)

1058 
	#ADC_SQR2_SQ8_4
 ((
ušt32_t
)0x00000200è

	)

1059 
	#ADC_SQR2_SQ9
 ((
ušt32_t
)0x00007C00è

	)

1060 
	#ADC_SQR2_SQ9_0
 ((
ušt32_t
)0x00000400è

	)

1061 
	#ADC_SQR2_SQ9_1
 ((
ušt32_t
)0x00000800è

	)

1062 
	#ADC_SQR2_SQ9_2
 ((
ušt32_t
)0x00001000è

	)

1063 
	#ADC_SQR2_SQ9_3
 ((
ušt32_t
)0x00002000è

	)

1064 
	#ADC_SQR2_SQ9_4
 ((
ušt32_t
)0x00004000è

	)

1065 
	#ADC_SQR2_SQ10
 ((
ušt32_t
)0x000F8000è

	)

1066 
	#ADC_SQR2_SQ10_0
 ((
ušt32_t
)0x00008000è

	)

1067 
	#ADC_SQR2_SQ10_1
 ((
ušt32_t
)0x00010000è

	)

1068 
	#ADC_SQR2_SQ10_2
 ((
ušt32_t
)0x00020000è

	)

1069 
	#ADC_SQR2_SQ10_3
 ((
ušt32_t
)0x00040000è

	)

1070 
	#ADC_SQR2_SQ10_4
 ((
ušt32_t
)0x00080000è

	)

1071 
	#ADC_SQR2_SQ11
 ((
ušt32_t
)0x01F00000è

	)

1072 
	#ADC_SQR2_SQ11_0
 ((
ušt32_t
)0x00100000è

	)

1073 
	#ADC_SQR2_SQ11_1
 ((
ušt32_t
)0x00200000è

	)

1074 
	#ADC_SQR2_SQ11_2
 ((
ušt32_t
)0x00400000è

	)

1075 
	#ADC_SQR2_SQ11_3
 ((
ušt32_t
)0x00800000è

	)

1076 
	#ADC_SQR2_SQ11_4
 ((
ušt32_t
)0x01000000è

	)

1077 
	#ADC_SQR2_SQ12
 ((
ušt32_t
)0x3E000000è

	)

1078 
	#ADC_SQR2_SQ12_0
 ((
ušt32_t
)0x02000000è

	)

1079 
	#ADC_SQR2_SQ12_1
 ((
ušt32_t
)0x04000000è

	)

1080 
	#ADC_SQR2_SQ12_2
 ((
ušt32_t
)0x08000000è

	)

1081 
	#ADC_SQR2_SQ12_3
 ((
ušt32_t
)0x10000000è

	)

1082 
	#ADC_SQR2_SQ12_4
 ((
ušt32_t
)0x20000000è

	)

1085 
	#ADC_SQR3_SQ1
 ((
ušt32_t
)0x0000001Fè

	)

1086 
	#ADC_SQR3_SQ1_0
 ((
ušt32_t
)0x00000001è

	)

1087 
	#ADC_SQR3_SQ1_1
 ((
ušt32_t
)0x00000002è

	)

1088 
	#ADC_SQR3_SQ1_2
 ((
ušt32_t
)0x00000004è

	)

1089 
	#ADC_SQR3_SQ1_3
 ((
ušt32_t
)0x00000008è

	)

1090 
	#ADC_SQR3_SQ1_4
 ((
ušt32_t
)0x00000010è

	)

1091 
	#ADC_SQR3_SQ2
 ((
ušt32_t
)0x000003E0è

	)

1092 
	#ADC_SQR3_SQ2_0
 ((
ušt32_t
)0x00000020è

	)

1093 
	#ADC_SQR3_SQ2_1
 ((
ušt32_t
)0x00000040è

	)

1094 
	#ADC_SQR3_SQ2_2
 ((
ušt32_t
)0x00000080è

	)

1095 
	#ADC_SQR3_SQ2_3
 ((
ušt32_t
)0x00000100è

	)

1096 
	#ADC_SQR3_SQ2_4
 ((
ušt32_t
)0x00000200è

	)

1097 
	#ADC_SQR3_SQ3
 ((
ušt32_t
)0x00007C00è

	)

1098 
	#ADC_SQR3_SQ3_0
 ((
ušt32_t
)0x00000400è

	)

1099 
	#ADC_SQR3_SQ3_1
 ((
ušt32_t
)0x00000800è

	)

1100 
	#ADC_SQR3_SQ3_2
 ((
ušt32_t
)0x00001000è

	)

1101 
	#ADC_SQR3_SQ3_3
 ((
ušt32_t
)0x00002000è

	)

1102 
	#ADC_SQR3_SQ3_4
 ((
ušt32_t
)0x00004000è

	)

1103 
	#ADC_SQR3_SQ4
 ((
ušt32_t
)0x000F8000è

	)

1104 
	#ADC_SQR3_SQ4_0
 ((
ušt32_t
)0x00008000è

	)

1105 
	#ADC_SQR3_SQ4_1
 ((
ušt32_t
)0x00010000è

	)

1106 
	#ADC_SQR3_SQ4_2
 ((
ušt32_t
)0x00020000è

	)

1107 
	#ADC_SQR3_SQ4_3
 ((
ušt32_t
)0x00040000è

	)

1108 
	#ADC_SQR3_SQ4_4
 ((
ušt32_t
)0x00080000è

	)

1109 
	#ADC_SQR3_SQ5
 ((
ušt32_t
)0x01F00000è

	)

1110 
	#ADC_SQR3_SQ5_0
 ((
ušt32_t
)0x00100000è

	)

1111 
	#ADC_SQR3_SQ5_1
 ((
ušt32_t
)0x00200000è

	)

1112 
	#ADC_SQR3_SQ5_2
 ((
ušt32_t
)0x00400000è

	)

1113 
	#ADC_SQR3_SQ5_3
 ((
ušt32_t
)0x00800000è

	)

1114 
	#ADC_SQR3_SQ5_4
 ((
ušt32_t
)0x01000000è

	)

1115 
	#ADC_SQR3_SQ6
 ((
ušt32_t
)0x3E000000è

	)

1116 
	#ADC_SQR3_SQ6_0
 ((
ušt32_t
)0x02000000è

	)

1117 
	#ADC_SQR3_SQ6_1
 ((
ušt32_t
)0x04000000è

	)

1118 
	#ADC_SQR3_SQ6_2
 ((
ušt32_t
)0x08000000è

	)

1119 
	#ADC_SQR3_SQ6_3
 ((
ušt32_t
)0x10000000è

	)

1120 
	#ADC_SQR3_SQ6_4
 ((
ušt32_t
)0x20000000è

	)

1123 
	#ADC_JSQR_JSQ1
 ((
ušt32_t
)0x0000001Fè

	)

1124 
	#ADC_JSQR_JSQ1_0
 ((
ušt32_t
)0x00000001è

	)

1125 
	#ADC_JSQR_JSQ1_1
 ((
ušt32_t
)0x00000002è

	)

1126 
	#ADC_JSQR_JSQ1_2
 ((
ušt32_t
)0x00000004è

	)

1127 
	#ADC_JSQR_JSQ1_3
 ((
ušt32_t
)0x00000008è

	)

1128 
	#ADC_JSQR_JSQ1_4
 ((
ušt32_t
)0x00000010è

	)

1129 
	#ADC_JSQR_JSQ2
 ((
ušt32_t
)0x000003E0è

	)

1130 
	#ADC_JSQR_JSQ2_0
 ((
ušt32_t
)0x00000020è

	)

1131 
	#ADC_JSQR_JSQ2_1
 ((
ušt32_t
)0x00000040è

	)

1132 
	#ADC_JSQR_JSQ2_2
 ((
ušt32_t
)0x00000080è

	)

1133 
	#ADC_JSQR_JSQ2_3
 ((
ušt32_t
)0x00000100è

	)

1134 
	#ADC_JSQR_JSQ2_4
 ((
ušt32_t
)0x00000200è

	)

1135 
	#ADC_JSQR_JSQ3
 ((
ušt32_t
)0x00007C00è

	)

1136 
	#ADC_JSQR_JSQ3_0
 ((
ušt32_t
)0x00000400è

	)

1137 
	#ADC_JSQR_JSQ3_1
 ((
ušt32_t
)0x00000800è

	)

1138 
	#ADC_JSQR_JSQ3_2
 ((
ušt32_t
)0x00001000è

	)

1139 
	#ADC_JSQR_JSQ3_3
 ((
ušt32_t
)0x00002000è

	)

1140 
	#ADC_JSQR_JSQ3_4
 ((
ušt32_t
)0x00004000è

	)

1141 
	#ADC_JSQR_JSQ4
 ((
ušt32_t
)0x000F8000è

	)

1142 
	#ADC_JSQR_JSQ4_0
 ((
ušt32_t
)0x00008000è

	)

1143 
	#ADC_JSQR_JSQ4_1
 ((
ušt32_t
)0x00010000è

	)

1144 
	#ADC_JSQR_JSQ4_2
 ((
ušt32_t
)0x00020000è

	)

1145 
	#ADC_JSQR_JSQ4_3
 ((
ušt32_t
)0x00040000è

	)

1146 
	#ADC_JSQR_JSQ4_4
 ((
ušt32_t
)0x00080000è

	)

1147 
	#ADC_JSQR_JL
 ((
ušt32_t
)0x00300000è

	)

1148 
	#ADC_JSQR_JL_0
 ((
ušt32_t
)0x00100000è

	)

1149 
	#ADC_JSQR_JL_1
 ((
ušt32_t
)0x00200000è

	)

1152 
	#ADC_JDR1_JDATA
 ((
ušt32_t
)0xFFFFè

	)

1155 
	#ADC_JDR2_JDATA
 ((
ušt32_t
)0xFFFFè

	)

1158 
	#ADC_JDR3_JDATA
 ((
ušt32_t
)0xFFFFè

	)

1161 
	#ADC_JDR4_JDATA
 ((
ušt32_t
)0xFFFFè

	)

1164 
	#ADC_DR_DATA
 ((
ušt32_t
)0x0000FFFFè

	)

1165 
	#ADC_DR_ADC2DATA
 ((
ušt32_t
)0xFFFF0000è

	)

1168 
	#ADC_CSR_AWD1
 ((
ušt32_t
)0x00000001è

	)

1169 
	#ADC_CSR_EOC1
 ((
ušt32_t
)0x00000002è

	)

1170 
	#ADC_CSR_JEOC1
 ((
ušt32_t
)0x00000004è

	)

1171 
	#ADC_CSR_JSTRT1
 ((
ušt32_t
)0x00000008è

	)

1172 
	#ADC_CSR_STRT1
 ((
ušt32_t
)0x00000010è

	)

1173 
	#ADC_CSR_DOVR1
 ((
ušt32_t
)0x00000020è

	)

1174 
	#ADC_CSR_AWD2
 ((
ušt32_t
)0x00000100è

	)

1175 
	#ADC_CSR_EOC2
 ((
ušt32_t
)0x00000200è

	)

1176 
	#ADC_CSR_JEOC2
 ((
ušt32_t
)0x00000400è

	)

1177 
	#ADC_CSR_JSTRT2
 ((
ušt32_t
)0x00000800è

	)

1178 
	#ADC_CSR_STRT2
 ((
ušt32_t
)0x00001000è

	)

1179 
	#ADC_CSR_DOVR2
 ((
ušt32_t
)0x00002000è

	)

1180 
	#ADC_CSR_AWD3
 ((
ušt32_t
)0x00010000è

	)

1181 
	#ADC_CSR_EOC3
 ((
ušt32_t
)0x00020000è

	)

1182 
	#ADC_CSR_JEOC3
 ((
ušt32_t
)0x00040000è

	)

1183 
	#ADC_CSR_JSTRT3
 ((
ušt32_t
)0x00080000è

	)

1184 
	#ADC_CSR_STRT3
 ((
ušt32_t
)0x00100000è

	)

1185 
	#ADC_CSR_DOVR3
 ((
ušt32_t
)0x00200000è

	)

1188 
	#ADC_CCR_MULTI
 ((
ušt32_t
)0x0000001Fè

	)

1189 
	#ADC_CCR_MULTI_0
 ((
ušt32_t
)0x00000001è

	)

1190 
	#ADC_CCR_MULTI_1
 ((
ušt32_t
)0x00000002è

	)

1191 
	#ADC_CCR_MULTI_2
 ((
ušt32_t
)0x00000004è

	)

1192 
	#ADC_CCR_MULTI_3
 ((
ušt32_t
)0x00000008è

	)

1193 
	#ADC_CCR_MULTI_4
 ((
ušt32_t
)0x00000010è

	)

1194 
	#ADC_CCR_DELAY
 ((
ušt32_t
)0x00000F00è

	)

1195 
	#ADC_CCR_DELAY_0
 ((
ušt32_t
)0x00000100è

	)

1196 
	#ADC_CCR_DELAY_1
 ((
ušt32_t
)0x00000200è

	)

1197 
	#ADC_CCR_DELAY_2
 ((
ušt32_t
)0x00000400è

	)

1198 
	#ADC_CCR_DELAY_3
 ((
ušt32_t
)0x00000800è

	)

1199 
	#ADC_CCR_DDS
 ((
ušt32_t
)0x00002000è

	)

1200 
	#ADC_CCR_DMA
 ((
ušt32_t
)0x0000C000è

	)

1201 
	#ADC_CCR_DMA_0
 ((
ušt32_t
)0x00004000è

	)

1202 
	#ADC_CCR_DMA_1
 ((
ušt32_t
)0x00008000è

	)

1203 
	#ADC_CCR_ADCPRE
 ((
ušt32_t
)0x00030000è

	)

1204 
	#ADC_CCR_ADCPRE_0
 ((
ušt32_t
)0x00010000è

	)

1205 
	#ADC_CCR_ADCPRE_1
 ((
ušt32_t
)0x00020000è

	)

1206 
	#ADC_CCR_VBATE
 ((
ušt32_t
)0x00400000è

	)

1207 
	#ADC_CCR_TSVREFE
 ((
ušt32_t
)0x00800000è

	)

1210 
	#ADC_CDR_DATA1
 ((
ušt32_t
)0x0000FFFFè

	)

1211 
	#ADC_CDR_DATA2
 ((
ušt32_t
)0xFFFF0000è

	)

1219 
	#CRC_DR_DR
 ((
ušt32_t
)0xFFFFFFFFè

	)

1223 
	#CRC_IDR_IDR
 ((
ušt32_t
)0xFFè

	)

1227 
	#CRC_CR_RESET
 ((
ušt32_t
)0x01è

	)

1241 
	#DMA_SxCR_CHSEL
 ((
ušt32_t
)0x0E000000)

	)

1242 
	#DMA_SxCR_CHSEL_0
 ((
ušt32_t
)0x02000000)

	)

1243 
	#DMA_SxCR_CHSEL_1
 ((
ušt32_t
)0x04000000)

	)

1244 
	#DMA_SxCR_CHSEL_2
 ((
ušt32_t
)0x08000000)

	)

1245 
	#DMA_SxCR_MBURST
 ((
ušt32_t
)0x01800000)

	)

1246 
	#DMA_SxCR_MBURST_0
 ((
ušt32_t
)0x00800000)

	)

1247 
	#DMA_SxCR_MBURST_1
 ((
ušt32_t
)0x01000000)

	)

1248 
	#DMA_SxCR_PBURST
 ((
ušt32_t
)0x00600000)

	)

1249 
	#DMA_SxCR_PBURST_0
 ((
ušt32_t
)0x00200000)

	)

1250 
	#DMA_SxCR_PBURST_1
 ((
ušt32_t
)0x00400000)

	)

1251 
	#DMA_SxCR_ACK
 ((
ušt32_t
)0x00100000)

	)

1252 
	#DMA_SxCR_CT
 ((
ušt32_t
)0x00080000)

	)

1253 
	#DMA_SxCR_DBM
 ((
ušt32_t
)0x00040000)

	)

1254 
	#DMA_SxCR_PL
 ((
ušt32_t
)0x00030000)

	)

1255 
	#DMA_SxCR_PL_0
 ((
ušt32_t
)0x00010000)

	)

1256 
	#DMA_SxCR_PL_1
 ((
ušt32_t
)0x00020000)

	)

1257 
	#DMA_SxCR_PINCOS
 ((
ušt32_t
)0x00008000)

	)

1258 
	#DMA_SxCR_MSIZE
 ((
ušt32_t
)0x00006000)

	)

1259 
	#DMA_SxCR_MSIZE_0
 ((
ušt32_t
)0x00002000)

	)

1260 
	#DMA_SxCR_MSIZE_1
 ((
ušt32_t
)0x00004000)

	)

1261 
	#DMA_SxCR_PSIZE
 ((
ušt32_t
)0x00001800)

	)

1262 
	#DMA_SxCR_PSIZE_0
 ((
ušt32_t
)0x00000800)

	)

1263 
	#DMA_SxCR_PSIZE_1
 ((
ušt32_t
)0x00001000)

	)

1264 
	#DMA_SxCR_MINC
 ((
ušt32_t
)0x00000400)

	)

1265 
	#DMA_SxCR_PINC
 ((
ušt32_t
)0x00000200)

	)

1266 
	#DMA_SxCR_CIRC
 ((
ušt32_t
)0x00000100)

	)

1267 
	#DMA_SxCR_DIR
 ((
ušt32_t
)0x000000C0)

	)

1268 
	#DMA_SxCR_DIR_0
 ((
ušt32_t
)0x00000040)

	)

1269 
	#DMA_SxCR_DIR_1
 ((
ušt32_t
)0x00000080)

	)

1270 
	#DMA_SxCR_PFCTRL
 ((
ušt32_t
)0x00000020)

	)

1271 
	#DMA_SxCR_TCIE
 ((
ušt32_t
)0x00000010)

	)

1272 
	#DMA_SxCR_HTIE
 ((
ušt32_t
)0x00000008)

	)

1273 
	#DMA_SxCR_TEIE
 ((
ušt32_t
)0x00000004)

	)

1274 
	#DMA_SxCR_DMEIE
 ((
ušt32_t
)0x00000002)

	)

1275 
	#DMA_SxCR_EN
 ((
ušt32_t
)0x00000001)

	)

1278 
	#DMA_SxNDT
 ((
ušt32_t
)0x0000FFFF)

	)

1279 
	#DMA_SxNDT_0
 ((
ušt32_t
)0x00000001)

	)

1280 
	#DMA_SxNDT_1
 ((
ušt32_t
)0x00000002)

	)

1281 
	#DMA_SxNDT_2
 ((
ušt32_t
)0x00000004)

	)

1282 
	#DMA_SxNDT_3
 ((
ušt32_t
)0x00000008)

	)

1283 
	#DMA_SxNDT_4
 ((
ušt32_t
)0x00000010)

	)

1284 
	#DMA_SxNDT_5
 ((
ušt32_t
)0x00000020)

	)

1285 
	#DMA_SxNDT_6
 ((
ušt32_t
)0x00000040)

	)

1286 
	#DMA_SxNDT_7
 ((
ušt32_t
)0x00000080)

	)

1287 
	#DMA_SxNDT_8
 ((
ušt32_t
)0x00000100)

	)

1288 
	#DMA_SxNDT_9
 ((
ušt32_t
)0x00000200)

	)

1289 
	#DMA_SxNDT_10
 ((
ušt32_t
)0x00000400)

	)

1290 
	#DMA_SxNDT_11
 ((
ušt32_t
)0x00000800)

	)

1291 
	#DMA_SxNDT_12
 ((
ušt32_t
)0x00001000)

	)

1292 
	#DMA_SxNDT_13
 ((
ušt32_t
)0x00002000)

	)

1293 
	#DMA_SxNDT_14
 ((
ušt32_t
)0x00004000)

	)

1294 
	#DMA_SxNDT_15
 ((
ušt32_t
)0x00008000)

	)

1297 
	#DMA_SxFCR_FEIE
 ((
ušt32_t
)0x00000080)

	)

1298 
	#DMA_SxFCR_FS
 ((
ušt32_t
)0x00000038)

	)

1299 
	#DMA_SxFCR_FS_0
 ((
ušt32_t
)0x00000008)

	)

1300 
	#DMA_SxFCR_FS_1
 ((
ušt32_t
)0x00000010)

	)

1301 
	#DMA_SxFCR_FS_2
 ((
ušt32_t
)0x00000020)

	)

1302 
	#DMA_SxFCR_DMDIS
 ((
ušt32_t
)0x00000004)

	)

1303 
	#DMA_SxFCR_FTH
 ((
ušt32_t
)0x00000003)

	)

1304 
	#DMA_SxFCR_FTH_0
 ((
ušt32_t
)0x00000001)

	)

1305 
	#DMA_SxFCR_FTH_1
 ((
ušt32_t
)0x00000002)

	)

1308 
	#DMA_LISR_TCIF3
 ((
ušt32_t
)0x08000000)

	)

1309 
	#DMA_LISR_HTIF3
 ((
ušt32_t
)0x04000000)

	)

1310 
	#DMA_LISR_TEIF3
 ((
ušt32_t
)0x02000000)

	)

1311 
	#DMA_LISR_DMEIF3
 ((
ušt32_t
)0x01000000)

	)

1312 
	#DMA_LISR_FEIF3
 ((
ušt32_t
)0x00400000)

	)

1313 
	#DMA_LISR_TCIF2
 ((
ušt32_t
)0x00200000)

	)

1314 
	#DMA_LISR_HTIF2
 ((
ušt32_t
)0x00100000)

	)

1315 
	#DMA_LISR_TEIF2
 ((
ušt32_t
)0x00080000)

	)

1316 
	#DMA_LISR_DMEIF2
 ((
ušt32_t
)0x00040000)

	)

1317 
	#DMA_LISR_FEIF2
 ((
ušt32_t
)0x00010000)

	)

1318 
	#DMA_LISR_TCIF1
 ((
ušt32_t
)0x00000800)

	)

1319 
	#DMA_LISR_HTIF1
 ((
ušt32_t
)0x00000400)

	)

1320 
	#DMA_LISR_TEIF1
 ((
ušt32_t
)0x00000200)

	)

1321 
	#DMA_LISR_DMEIF1
 ((
ušt32_t
)0x00000100)

	)

1322 
	#DMA_LISR_FEIF1
 ((
ušt32_t
)0x00000040)

	)

1323 
	#DMA_LISR_TCIF0
 ((
ušt32_t
)0x00000020)

	)

1324 
	#DMA_LISR_HTIF0
 ((
ušt32_t
)0x00000010)

	)

1325 
	#DMA_LISR_TEIF0
 ((
ušt32_t
)0x00000008)

	)

1326 
	#DMA_LISR_DMEIF0
 ((
ušt32_t
)0x00000004)

	)

1327 
	#DMA_LISR_FEIF0
 ((
ušt32_t
)0x00000001)

	)

1330 
	#DMA_HISR_TCIF7
 ((
ušt32_t
)0x08000000)

	)

1331 
	#DMA_HISR_HTIF7
 ((
ušt32_t
)0x04000000)

	)

1332 
	#DMA_HISR_TEIF7
 ((
ušt32_t
)0x02000000)

	)

1333 
	#DMA_HISR_DMEIF7
 ((
ušt32_t
)0x01000000)

	)

1334 
	#DMA_HISR_FEIF7
 ((
ušt32_t
)0x00400000)

	)

1335 
	#DMA_HISR_TCIF6
 ((
ušt32_t
)0x00200000)

	)

1336 
	#DMA_HISR_HTIF6
 ((
ušt32_t
)0x00100000)

	)

1337 
	#DMA_HISR_TEIF6
 ((
ušt32_t
)0x00080000)

	)

1338 
	#DMA_HISR_DMEIF6
 ((
ušt32_t
)0x00040000)

	)

1339 
	#DMA_HISR_FEIF6
 ((
ušt32_t
)0x00010000)

	)

1340 
	#DMA_HISR_TCIF5
 ((
ušt32_t
)0x00000800)

	)

1341 
	#DMA_HISR_HTIF5
 ((
ušt32_t
)0x00000400)

	)

1342 
	#DMA_HISR_TEIF5
 ((
ušt32_t
)0x00000200)

	)

1343 
	#DMA_HISR_DMEIF5
 ((
ušt32_t
)0x00000100)

	)

1344 
	#DMA_HISR_FEIF5
 ((
ušt32_t
)0x00000040)

	)

1345 
	#DMA_HISR_TCIF4
 ((
ušt32_t
)0x00000020)

	)

1346 
	#DMA_HISR_HTIF4
 ((
ušt32_t
)0x00000010)

	)

1347 
	#DMA_HISR_TEIF4
 ((
ušt32_t
)0x00000008)

	)

1348 
	#DMA_HISR_DMEIF4
 ((
ušt32_t
)0x00000004)

	)

1349 
	#DMA_HISR_FEIF4
 ((
ušt32_t
)0x00000001)

	)

1352 
	#DMA_LIFCR_CTCIF3
 ((
ušt32_t
)0x08000000)

	)

1353 
	#DMA_LIFCR_CHTIF3
 ((
ušt32_t
)0x04000000)

	)

1354 
	#DMA_LIFCR_CTEIF3
 ((
ušt32_t
)0x02000000)

	)

1355 
	#DMA_LIFCR_CDMEIF3
 ((
ušt32_t
)0x01000000)

	)

1356 
	#DMA_LIFCR_CFEIF3
 ((
ušt32_t
)0x00400000)

	)

1357 
	#DMA_LIFCR_CTCIF2
 ((
ušt32_t
)0x00200000)

	)

1358 
	#DMA_LIFCR_CHTIF2
 ((
ušt32_t
)0x00100000)

	)

1359 
	#DMA_LIFCR_CTEIF2
 ((
ušt32_t
)0x00080000)

	)

1360 
	#DMA_LIFCR_CDMEIF2
 ((
ušt32_t
)0x00040000)

	)

1361 
	#DMA_LIFCR_CFEIF2
 ((
ušt32_t
)0x00010000)

	)

1362 
	#DMA_LIFCR_CTCIF1
 ((
ušt32_t
)0x00000800)

	)

1363 
	#DMA_LIFCR_CHTIF1
 ((
ušt32_t
)0x00000400)

	)

1364 
	#DMA_LIFCR_CTEIF1
 ((
ušt32_t
)0x00000200)

	)

1365 
	#DMA_LIFCR_CDMEIF1
 ((
ušt32_t
)0x00000100)

	)

1366 
	#DMA_LIFCR_CFEIF1
 ((
ušt32_t
)0x00000040)

	)

1367 
	#DMA_LIFCR_CTCIF0
 ((
ušt32_t
)0x00000020)

	)

1368 
	#DMA_LIFCR_CHTIF0
 ((
ušt32_t
)0x00000010)

	)

1369 
	#DMA_LIFCR_CTEIF0
 ((
ušt32_t
)0x00000008)

	)

1370 
	#DMA_LIFCR_CDMEIF0
 ((
ušt32_t
)0x00000004)

	)

1371 
	#DMA_LIFCR_CFEIF0
 ((
ušt32_t
)0x00000001)

	)

1374 
	#DMA_HIFCR_CTCIF7
 ((
ušt32_t
)0x08000000)

	)

1375 
	#DMA_HIFCR_CHTIF7
 ((
ušt32_t
)0x04000000)

	)

1376 
	#DMA_HIFCR_CTEIF7
 ((
ušt32_t
)0x02000000)

	)

1377 
	#DMA_HIFCR_CDMEIF7
 ((
ušt32_t
)0x01000000)

	)

1378 
	#DMA_HIFCR_CFEIF7
 ((
ušt32_t
)0x00400000)

	)

1379 
	#DMA_HIFCR_CTCIF6
 ((
ušt32_t
)0x00200000)

	)

1380 
	#DMA_HIFCR_CHTIF6
 ((
ušt32_t
)0x00100000)

	)

1381 
	#DMA_HIFCR_CTEIF6
 ((
ušt32_t
)0x00080000)

	)

1382 
	#DMA_HIFCR_CDMEIF6
 ((
ušt32_t
)0x00040000)

	)

1383 
	#DMA_HIFCR_CFEIF6
 ((
ušt32_t
)0x00010000)

	)

1384 
	#DMA_HIFCR_CTCIF5
 ((
ušt32_t
)0x00000800)

	)

1385 
	#DMA_HIFCR_CHTIF5
 ((
ušt32_t
)0x00000400)

	)

1386 
	#DMA_HIFCR_CTEIF5
 ((
ušt32_t
)0x00000200)

	)

1387 
	#DMA_HIFCR_CDMEIF5
 ((
ušt32_t
)0x00000100)

	)

1388 
	#DMA_HIFCR_CFEIF5
 ((
ušt32_t
)0x00000040)

	)

1389 
	#DMA_HIFCR_CTCIF4
 ((
ušt32_t
)0x00000020)

	)

1390 
	#DMA_HIFCR_CHTIF4
 ((
ušt32_t
)0x00000010)

	)

1391 
	#DMA_HIFCR_CTEIF4
 ((
ušt32_t
)0x00000008)

	)

1392 
	#DMA_HIFCR_CDMEIF4
 ((
ušt32_t
)0x00000004)

	)

1393 
	#DMA_HIFCR_CFEIF4
 ((
ušt32_t
)0x00000001)

	)

1402 
	#EXTI_IMR_MR0
 ((
ušt32_t
)0x00000001è

	)

1403 
	#EXTI_IMR_MR1
 ((
ušt32_t
)0x00000002è

	)

1404 
	#EXTI_IMR_MR2
 ((
ušt32_t
)0x00000004è

	)

1405 
	#EXTI_IMR_MR3
 ((
ušt32_t
)0x00000008è

	)

1406 
	#EXTI_IMR_MR4
 ((
ušt32_t
)0x00000010è

	)

1407 
	#EXTI_IMR_MR5
 ((
ušt32_t
)0x00000020è

	)

1408 
	#EXTI_IMR_MR6
 ((
ušt32_t
)0x00000040è

	)

1409 
	#EXTI_IMR_MR7
 ((
ušt32_t
)0x00000080è

	)

1410 
	#EXTI_IMR_MR8
 ((
ušt32_t
)0x00000100è

	)

1411 
	#EXTI_IMR_MR9
 ((
ušt32_t
)0x00000200è

	)

1412 
	#EXTI_IMR_MR10
 ((
ušt32_t
)0x00000400è

	)

1413 
	#EXTI_IMR_MR11
 ((
ušt32_t
)0x00000800è

	)

1414 
	#EXTI_IMR_MR12
 ((
ušt32_t
)0x00001000è

	)

1415 
	#EXTI_IMR_MR13
 ((
ušt32_t
)0x00002000è

	)

1416 
	#EXTI_IMR_MR14
 ((
ušt32_t
)0x00004000è

	)

1417 
	#EXTI_IMR_MR15
 ((
ušt32_t
)0x00008000è

	)

1418 
	#EXTI_IMR_MR16
 ((
ušt32_t
)0x00010000è

	)

1419 
	#EXTI_IMR_MR17
 ((
ušt32_t
)0x00020000è

	)

1420 
	#EXTI_IMR_MR18
 ((
ušt32_t
)0x00040000è

	)

1421 
	#EXTI_IMR_MR19
 ((
ušt32_t
)0x00080000è

	)

1422 
	#EXTI_IMR_MR20
 ((
ušt32_t
)0x00100000è

	)

1423 
	#EXTI_IMR_MR21
 ((
ušt32_t
)0x00200000è

	)

1424 
	#EXTI_IMR_MR22
 ((
ušt32_t
)0x00400000è

	)

1427 
	#EXTI_EMR_MR0
 ((
ušt32_t
)0x00000001è

	)

1428 
	#EXTI_EMR_MR1
 ((
ušt32_t
)0x00000002è

	)

1429 
	#EXTI_EMR_MR2
 ((
ušt32_t
)0x00000004è

	)

1430 
	#EXTI_EMR_MR3
 ((
ušt32_t
)0x00000008è

	)

1431 
	#EXTI_EMR_MR4
 ((
ušt32_t
)0x00000010è

	)

1432 
	#EXTI_EMR_MR5
 ((
ušt32_t
)0x00000020è

	)

1433 
	#EXTI_EMR_MR6
 ((
ušt32_t
)0x00000040è

	)

1434 
	#EXTI_EMR_MR7
 ((
ušt32_t
)0x00000080è

	)

1435 
	#EXTI_EMR_MR8
 ((
ušt32_t
)0x00000100è

	)

1436 
	#EXTI_EMR_MR9
 ((
ušt32_t
)0x00000200è

	)

1437 
	#EXTI_EMR_MR10
 ((
ušt32_t
)0x00000400è

	)

1438 
	#EXTI_EMR_MR11
 ((
ušt32_t
)0x00000800è

	)

1439 
	#EXTI_EMR_MR12
 ((
ušt32_t
)0x00001000è

	)

1440 
	#EXTI_EMR_MR13
 ((
ušt32_t
)0x00002000è

	)

1441 
	#EXTI_EMR_MR14
 ((
ušt32_t
)0x00004000è

	)

1442 
	#EXTI_EMR_MR15
 ((
ušt32_t
)0x00008000è

	)

1443 
	#EXTI_EMR_MR16
 ((
ušt32_t
)0x00010000è

	)

1444 
	#EXTI_EMR_MR17
 ((
ušt32_t
)0x00020000è

	)

1445 
	#EXTI_EMR_MR18
 ((
ušt32_t
)0x00040000è

	)

1446 
	#EXTI_EMR_MR19
 ((
ušt32_t
)0x00080000è

	)

1447 
	#EXTI_EMR_MR20
 ((
ušt32_t
)0x00100000è

	)

1448 
	#EXTI_EMR_MR21
 ((
ušt32_t
)0x00200000è

	)

1449 
	#EXTI_EMR_MR22
 ((
ušt32_t
)0x00400000è

	)

1452 
	#EXTI_RTSR_TR0
 ((
ušt32_t
)0x00000001è

	)

1453 
	#EXTI_RTSR_TR1
 ((
ušt32_t
)0x00000002è

	)

1454 
	#EXTI_RTSR_TR2
 ((
ušt32_t
)0x00000004è

	)

1455 
	#EXTI_RTSR_TR3
 ((
ušt32_t
)0x00000008è

	)

1456 
	#EXTI_RTSR_TR4
 ((
ušt32_t
)0x00000010è

	)

1457 
	#EXTI_RTSR_TR5
 ((
ušt32_t
)0x00000020è

	)

1458 
	#EXTI_RTSR_TR6
 ((
ušt32_t
)0x00000040è

	)

1459 
	#EXTI_RTSR_TR7
 ((
ušt32_t
)0x00000080è

	)

1460 
	#EXTI_RTSR_TR8
 ((
ušt32_t
)0x00000100è

	)

1461 
	#EXTI_RTSR_TR9
 ((
ušt32_t
)0x00000200è

	)

1462 
	#EXTI_RTSR_TR10
 ((
ušt32_t
)0x00000400è

	)

1463 
	#EXTI_RTSR_TR11
 ((
ušt32_t
)0x00000800è

	)

1464 
	#EXTI_RTSR_TR12
 ((
ušt32_t
)0x00001000è

	)

1465 
	#EXTI_RTSR_TR13
 ((
ušt32_t
)0x00002000è

	)

1466 
	#EXTI_RTSR_TR14
 ((
ušt32_t
)0x00004000è

	)

1467 
	#EXTI_RTSR_TR15
 ((
ušt32_t
)0x00008000è

	)

1468 
	#EXTI_RTSR_TR16
 ((
ušt32_t
)0x00010000è

	)

1469 
	#EXTI_RTSR_TR17
 ((
ušt32_t
)0x00020000è

	)

1470 
	#EXTI_RTSR_TR18
 ((
ušt32_t
)0x00040000è

	)

1471 
	#EXTI_RTSR_TR19
 ((
ušt32_t
)0x00080000è

	)

1472 
	#EXTI_RTSR_TR20
 ((
ušt32_t
)0x00100000è

	)

1473 
	#EXTI_RTSR_TR21
 ((
ušt32_t
)0x00200000è

	)

1474 
	#EXTI_RTSR_TR22
 ((
ušt32_t
)0x00400000è

	)

1477 
	#EXTI_FTSR_TR0
 ((
ušt32_t
)0x00000001è

	)

1478 
	#EXTI_FTSR_TR1
 ((
ušt32_t
)0x00000002è

	)

1479 
	#EXTI_FTSR_TR2
 ((
ušt32_t
)0x00000004è

	)

1480 
	#EXTI_FTSR_TR3
 ((
ušt32_t
)0x00000008è

	)

1481 
	#EXTI_FTSR_TR4
 ((
ušt32_t
)0x00000010è

	)

1482 
	#EXTI_FTSR_TR5
 ((
ušt32_t
)0x00000020è

	)

1483 
	#EXTI_FTSR_TR6
 ((
ušt32_t
)0x00000040è

	)

1484 
	#EXTI_FTSR_TR7
 ((
ušt32_t
)0x00000080è

	)

1485 
	#EXTI_FTSR_TR8
 ((
ušt32_t
)0x00000100è

	)

1486 
	#EXTI_FTSR_TR9
 ((
ušt32_t
)0x00000200è

	)

1487 
	#EXTI_FTSR_TR10
 ((
ušt32_t
)0x00000400è

	)

1488 
	#EXTI_FTSR_TR11
 ((
ušt32_t
)0x00000800è

	)

1489 
	#EXTI_FTSR_TR12
 ((
ušt32_t
)0x00001000è

	)

1490 
	#EXTI_FTSR_TR13
 ((
ušt32_t
)0x00002000è

	)

1491 
	#EXTI_FTSR_TR14
 ((
ušt32_t
)0x00004000è

	)

1492 
	#EXTI_FTSR_TR15
 ((
ušt32_t
)0x00008000è

	)

1493 
	#EXTI_FTSR_TR16
 ((
ušt32_t
)0x00010000è

	)

1494 
	#EXTI_FTSR_TR17
 ((
ušt32_t
)0x00020000è

	)

1495 
	#EXTI_FTSR_TR18
 ((
ušt32_t
)0x00040000è

	)

1496 
	#EXTI_FTSR_TR19
 ((
ušt32_t
)0x00080000è

	)

1497 
	#EXTI_FTSR_TR20
 ((
ušt32_t
)0x00100000è

	)

1498 
	#EXTI_FTSR_TR21
 ((
ušt32_t
)0x00200000è

	)

1499 
	#EXTI_FTSR_TR22
 ((
ušt32_t
)0x00400000è

	)

1502 
	#EXTI_SWIER_SWIER0
 ((
ušt32_t
)0x00000001è

	)

1503 
	#EXTI_SWIER_SWIER1
 ((
ušt32_t
)0x00000002è

	)

1504 
	#EXTI_SWIER_SWIER2
 ((
ušt32_t
)0x00000004è

	)

1505 
	#EXTI_SWIER_SWIER3
 ((
ušt32_t
)0x00000008è

	)

1506 
	#EXTI_SWIER_SWIER4
 ((
ušt32_t
)0x00000010è

	)

1507 
	#EXTI_SWIER_SWIER5
 ((
ušt32_t
)0x00000020è

	)

1508 
	#EXTI_SWIER_SWIER6
 ((
ušt32_t
)0x00000040è

	)

1509 
	#EXTI_SWIER_SWIER7
 ((
ušt32_t
)0x00000080è

	)

1510 
	#EXTI_SWIER_SWIER8
 ((
ušt32_t
)0x00000100è

	)

1511 
	#EXTI_SWIER_SWIER9
 ((
ušt32_t
)0x00000200è

	)

1512 
	#EXTI_SWIER_SWIER10
 ((
ušt32_t
)0x00000400è

	)

1513 
	#EXTI_SWIER_SWIER11
 ((
ušt32_t
)0x00000800è

	)

1514 
	#EXTI_SWIER_SWIER12
 ((
ušt32_t
)0x00001000è

	)

1515 
	#EXTI_SWIER_SWIER13
 ((
ušt32_t
)0x00002000è

	)

1516 
	#EXTI_SWIER_SWIER14
 ((
ušt32_t
)0x00004000è

	)

1517 
	#EXTI_SWIER_SWIER15
 ((
ušt32_t
)0x00008000è

	)

1518 
	#EXTI_SWIER_SWIER16
 ((
ušt32_t
)0x00010000è

	)

1519 
	#EXTI_SWIER_SWIER17
 ((
ušt32_t
)0x00020000è

	)

1520 
	#EXTI_SWIER_SWIER18
 ((
ušt32_t
)0x00040000è

	)

1521 
	#EXTI_SWIER_SWIER19
 ((
ušt32_t
)0x00080000è

	)

1522 
	#EXTI_SWIER_SWIER20
 ((
ušt32_t
)0x00100000è

	)

1523 
	#EXTI_SWIER_SWIER21
 ((
ušt32_t
)0x00200000è

	)

1524 
	#EXTI_SWIER_SWIER22
 ((
ušt32_t
)0x00400000è

	)

1527 
	#EXTI_PR_PR0
 ((
ušt32_t
)0x00000001è

	)

1528 
	#EXTI_PR_PR1
 ((
ušt32_t
)0x00000002è

	)

1529 
	#EXTI_PR_PR2
 ((
ušt32_t
)0x00000004è

	)

1530 
	#EXTI_PR_PR3
 ((
ušt32_t
)0x00000008è

	)

1531 
	#EXTI_PR_PR4
 ((
ušt32_t
)0x00000010è

	)

1532 
	#EXTI_PR_PR5
 ((
ušt32_t
)0x00000020è

	)

1533 
	#EXTI_PR_PR6
 ((
ušt32_t
)0x00000040è

	)

1534 
	#EXTI_PR_PR7
 ((
ušt32_t
)0x00000080è

	)

1535 
	#EXTI_PR_PR8
 ((
ušt32_t
)0x00000100è

	)

1536 
	#EXTI_PR_PR9
 ((
ušt32_t
)0x00000200è

	)

1537 
	#EXTI_PR_PR10
 ((
ušt32_t
)0x00000400è

	)

1538 
	#EXTI_PR_PR11
 ((
ušt32_t
)0x00000800è

	)

1539 
	#EXTI_PR_PR12
 ((
ušt32_t
)0x00001000è

	)

1540 
	#EXTI_PR_PR13
 ((
ušt32_t
)0x00002000è

	)

1541 
	#EXTI_PR_PR14
 ((
ušt32_t
)0x00004000è

	)

1542 
	#EXTI_PR_PR15
 ((
ušt32_t
)0x00008000è

	)

1543 
	#EXTI_PR_PR16
 ((
ušt32_t
)0x00010000è

	)

1544 
	#EXTI_PR_PR17
 ((
ušt32_t
)0x00020000è

	)

1545 
	#EXTI_PR_PR18
 ((
ušt32_t
)0x00040000è

	)

1546 
	#EXTI_PR_PR19
 ((
ušt32_t
)0x00080000è

	)

1547 
	#EXTI_PR_PR20
 ((
ušt32_t
)0x00100000è

	)

1548 
	#EXTI_PR_PR21
 ((
ušt32_t
)0x00200000è

	)

1549 
	#EXTI_PR_PR22
 ((
ušt32_t
)0x00400000è

	)

1557 
	#FLASH_ACR_LATENCY
 ((
ušt32_t
)0x0000000F)

	)

1558 
	#FLASH_ACR_LATENCY_0WS
 ((
ušt32_t
)0x00000000)

	)

1559 
	#FLASH_ACR_LATENCY_1WS
 ((
ušt32_t
)0x00000001)

	)

1560 
	#FLASH_ACR_LATENCY_2WS
 ((
ušt32_t
)0x00000002)

	)

1561 
	#FLASH_ACR_LATENCY_3WS
 ((
ušt32_t
)0x00000003)

	)

1562 
	#FLASH_ACR_LATENCY_4WS
 ((
ušt32_t
)0x00000004)

	)

1563 
	#FLASH_ACR_LATENCY_5WS
 ((
ušt32_t
)0x00000005)

	)

1564 
	#FLASH_ACR_LATENCY_6WS
 ((
ušt32_t
)0x00000006)

	)

1565 
	#FLASH_ACR_LATENCY_7WS
 ((
ušt32_t
)0x00000007)

	)

1567 
	#FLASH_ACR_PRFTEN
 ((
ušt32_t
)0x00000100)

	)

1568 
	#FLASH_ACR_ICEN
 ((
ušt32_t
)0x00000200)

	)

1569 
	#FLASH_ACR_DCEN
 ((
ušt32_t
)0x00000400)

	)

1570 
	#FLASH_ACR_ICRST
 ((
ušt32_t
)0x00000800)

	)

1571 
	#FLASH_ACR_DCRST
 ((
ušt32_t
)0x00001000)

	)

1572 
	#FLASH_ACR_BYTE0_ADDRESS
 ((
ušt32_t
)0x40023C00)

	)

1573 
	#FLASH_ACR_BYTE2_ADDRESS
 ((
ušt32_t
)0x40023C03)

	)

1576 
	#FLASH_SR_EOP
 ((
ušt32_t
)0x00000001)

	)

1577 
	#FLASH_SR_SOP
 ((
ušt32_t
)0x00000002)

	)

1578 
	#FLASH_SR_WRPERR
 ((
ušt32_t
)0x00000010)

	)

1579 
	#FLASH_SR_PGAERR
 ((
ušt32_t
)0x00000020)

	)

1580 
	#FLASH_SR_PGPERR
 ((
ušt32_t
)0x00000040)

	)

1581 
	#FLASH_SR_PGSERR
 ((
ušt32_t
)0x00000080)

	)

1582 
	#FLASH_SR_BSY
 ((
ušt32_t
)0x00010000)

	)

1585 
	#FLASH_CR_PG
 ((
ušt32_t
)0x00000001)

	)

1586 
	#FLASH_CR_SER
 ((
ušt32_t
)0x00000002)

	)

1587 
	#FLASH_CR_MER
 ((
ušt32_t
)0x00000004)

	)

1588 
	#FLASH_CR_SNB
 ((
ušt32_t
)0x000000F8)

	)

1589 
	#FLASH_CR_SNB_0
 ((
ušt32_t
)0x00000008)

	)

1590 
	#FLASH_CR_SNB_1
 ((
ušt32_t
)0x00000010)

	)

1591 
	#FLASH_CR_SNB_2
 ((
ušt32_t
)0x00000020)

	)

1592 
	#FLASH_CR_SNB_3
 ((
ušt32_t
)0x00000040)

	)

1593 
	#FLASH_CR_SNB_4
 ((
ušt32_t
)0x00000080)

	)

1594 
	#FLASH_CR_PSIZE
 ((
ušt32_t
)0x00000300)

	)

1595 
	#FLASH_CR_PSIZE_0
 ((
ušt32_t
)0x00000100)

	)

1596 
	#FLASH_CR_PSIZE_1
 ((
ušt32_t
)0x00000200)

	)

1597 
	#FLASH_CR_STRT
 ((
ušt32_t
)0x00010000)

	)

1598 
	#FLASH_CR_EOPIE
 ((
ušt32_t
)0x01000000)

	)

1599 
	#FLASH_CR_LOCK
 ((
ušt32_t
)0x80000000)

	)

1602 
	#FLASH_OPTCR_OPTLOCK
 ((
ušt32_t
)0x00000001)

	)

1603 
	#FLASH_OPTCR_OPTSTRT
 ((
ušt32_t
)0x00000002)

	)

1604 
	#FLASH_OPTCR_BOR_LEV_0
 ((
ušt32_t
)0x00000004)

	)

1605 
	#FLASH_OPTCR_BOR_LEV_1
 ((
ušt32_t
)0x00000008)

	)

1606 
	#FLASH_OPTCR_BOR_LEV
 ((
ušt32_t
)0x0000000C)

	)

1608 
	#FLASH_OPTCR_WDG_SW
 ((
ušt32_t
)0x00000020)

	)

1609 
	#FLASH_OPTCR_nRST_STOP
 ((
ušt32_t
)0x00000040)

	)

1610 
	#FLASH_OPTCR_nRST_STDBY
 ((
ušt32_t
)0x00000080)

	)

1611 
	#FLASH_OPTCR_RDP
 ((
ušt32_t
)0x0000FF00)

	)

1612 
	#FLASH_OPTCR_RDP_0
 ((
ušt32_t
)0x00000100)

	)

1613 
	#FLASH_OPTCR_RDP_1
 ((
ušt32_t
)0x00000200)

	)

1614 
	#FLASH_OPTCR_RDP_2
 ((
ušt32_t
)0x00000400)

	)

1615 
	#FLASH_OPTCR_RDP_3
 ((
ušt32_t
)0x00000800)

	)

1616 
	#FLASH_OPTCR_RDP_4
 ((
ušt32_t
)0x00001000)

	)

1617 
	#FLASH_OPTCR_RDP_5
 ((
ušt32_t
)0x00002000)

	)

1618 
	#FLASH_OPTCR_RDP_6
 ((
ušt32_t
)0x00004000)

	)

1619 
	#FLASH_OPTCR_RDP_7
 ((
ušt32_t
)0x00008000)

	)

1620 
	#FLASH_OPTCR_nWRP
 ((
ušt32_t
)0x0FFF0000)

	)

1621 
	#FLASH_OPTCR_nWRP_0
 ((
ušt32_t
)0x00010000)

	)

1622 
	#FLASH_OPTCR_nWRP_1
 ((
ušt32_t
)0x00020000)

	)

1623 
	#FLASH_OPTCR_nWRP_2
 ((
ušt32_t
)0x00040000)

	)

1624 
	#FLASH_OPTCR_nWRP_3
 ((
ušt32_t
)0x00080000)

	)

1625 
	#FLASH_OPTCR_nWRP_4
 ((
ušt32_t
)0x00100000)

	)

1626 
	#FLASH_OPTCR_nWRP_5
 ((
ušt32_t
)0x00200000)

	)

1627 
	#FLASH_OPTCR_nWRP_6
 ((
ušt32_t
)0x00400000)

	)

1628 
	#FLASH_OPTCR_nWRP_7
 ((
ušt32_t
)0x00800000)

	)

1629 
	#FLASH_OPTCR_nWRP_8
 ((
ušt32_t
)0x01000000)

	)

1630 
	#FLASH_OPTCR_nWRP_9
 ((
ušt32_t
)0x02000000)

	)

1631 
	#FLASH_OPTCR_nWRP_10
 ((
ušt32_t
)0x04000000)

	)

1632 
	#FLASH_OPTCR_nWRP_11
 ((
ušt32_t
)0x08000000)

	)

1635 
	#FLASH_OPTCR1_nWRP
 ((
ušt32_t
)0x0FFF0000)

	)

1636 
	#FLASH_OPTCR1_nWRP_0
 ((
ušt32_t
)0x00010000)

	)

1637 
	#FLASH_OPTCR1_nWRP_1
 ((
ušt32_t
)0x00020000)

	)

1638 
	#FLASH_OPTCR1_nWRP_2
 ((
ušt32_t
)0x00040000)

	)

1639 
	#FLASH_OPTCR1_nWRP_3
 ((
ušt32_t
)0x00080000)

	)

1640 
	#FLASH_OPTCR1_nWRP_4
 ((
ušt32_t
)0x00100000)

	)

1641 
	#FLASH_OPTCR1_nWRP_5
 ((
ušt32_t
)0x00200000)

	)

1642 
	#FLASH_OPTCR1_nWRP_6
 ((
ušt32_t
)0x00400000)

	)

1643 
	#FLASH_OPTCR1_nWRP_7
 ((
ušt32_t
)0x00800000)

	)

1644 
	#FLASH_OPTCR1_nWRP_8
 ((
ušt32_t
)0x01000000)

	)

1645 
	#FLASH_OPTCR1_nWRP_9
 ((
ušt32_t
)0x02000000)

	)

1646 
	#FLASH_OPTCR1_nWRP_10
 ((
ušt32_t
)0x04000000)

	)

1647 
	#FLASH_OPTCR1_nWRP_11
 ((
ušt32_t
)0x08000000)

	)

1655 
	#GPIO_MODER_MODER0
 ((
ušt32_t
)0x00000003)

	)

1656 
	#GPIO_MODER_MODER0_0
 ((
ušt32_t
)0x00000001)

	)

1657 
	#GPIO_MODER_MODER0_1
 ((
ušt32_t
)0x00000002)

	)

1659 
	#GPIO_MODER_MODER1
 ((
ušt32_t
)0x0000000C)

	)

1660 
	#GPIO_MODER_MODER1_0
 ((
ušt32_t
)0x00000004)

	)

1661 
	#GPIO_MODER_MODER1_1
 ((
ušt32_t
)0x00000008)

	)

1663 
	#GPIO_MODER_MODER2
 ((
ušt32_t
)0x00000030)

	)

1664 
	#GPIO_MODER_MODER2_0
 ((
ušt32_t
)0x00000010)

	)

1665 
	#GPIO_MODER_MODER2_1
 ((
ušt32_t
)0x00000020)

	)

1667 
	#GPIO_MODER_MODER3
 ((
ušt32_t
)0x000000C0)

	)

1668 
	#GPIO_MODER_MODER3_0
 ((
ušt32_t
)0x00000040)

	)

1669 
	#GPIO_MODER_MODER3_1
 ((
ušt32_t
)0x00000080)

	)

1671 
	#GPIO_MODER_MODER4
 ((
ušt32_t
)0x00000300)

	)

1672 
	#GPIO_MODER_MODER4_0
 ((
ušt32_t
)0x00000100)

	)

1673 
	#GPIO_MODER_MODER4_1
 ((
ušt32_t
)0x00000200)

	)

1675 
	#GPIO_MODER_MODER5
 ((
ušt32_t
)0x00000C00)

	)

1676 
	#GPIO_MODER_MODER5_0
 ((
ušt32_t
)0x00000400)

	)

1677 
	#GPIO_MODER_MODER5_1
 ((
ušt32_t
)0x00000800)

	)

1679 
	#GPIO_MODER_MODER6
 ((
ušt32_t
)0x00003000)

	)

1680 
	#GPIO_MODER_MODER6_0
 ((
ušt32_t
)0x00001000)

	)

1681 
	#GPIO_MODER_MODER6_1
 ((
ušt32_t
)0x00002000)

	)

1683 
	#GPIO_MODER_MODER7
 ((
ušt32_t
)0x0000C000)

	)

1684 
	#GPIO_MODER_MODER7_0
 ((
ušt32_t
)0x00004000)

	)

1685 
	#GPIO_MODER_MODER7_1
 ((
ušt32_t
)0x00008000)

	)

1687 
	#GPIO_MODER_MODER8
 ((
ušt32_t
)0x00030000)

	)

1688 
	#GPIO_MODER_MODER8_0
 ((
ušt32_t
)0x00010000)

	)

1689 
	#GPIO_MODER_MODER8_1
 ((
ušt32_t
)0x00020000)

	)

1691 
	#GPIO_MODER_MODER9
 ((
ušt32_t
)0x000C0000)

	)

1692 
	#GPIO_MODER_MODER9_0
 ((
ušt32_t
)0x00040000)

	)

1693 
	#GPIO_MODER_MODER9_1
 ((
ušt32_t
)0x00080000)

	)

1695 
	#GPIO_MODER_MODER10
 ((
ušt32_t
)0x00300000)

	)

1696 
	#GPIO_MODER_MODER10_0
 ((
ušt32_t
)0x00100000)

	)

1697 
	#GPIO_MODER_MODER10_1
 ((
ušt32_t
)0x00200000)

	)

1699 
	#GPIO_MODER_MODER11
 ((
ušt32_t
)0x00C00000)

	)

1700 
	#GPIO_MODER_MODER11_0
 ((
ušt32_t
)0x00400000)

	)

1701 
	#GPIO_MODER_MODER11_1
 ((
ušt32_t
)0x00800000)

	)

1703 
	#GPIO_MODER_MODER12
 ((
ušt32_t
)0x03000000)

	)

1704 
	#GPIO_MODER_MODER12_0
 ((
ušt32_t
)0x01000000)

	)

1705 
	#GPIO_MODER_MODER12_1
 ((
ušt32_t
)0x02000000)

	)

1707 
	#GPIO_MODER_MODER13
 ((
ušt32_t
)0x0C000000)

	)

1708 
	#GPIO_MODER_MODER13_0
 ((
ušt32_t
)0x04000000)

	)

1709 
	#GPIO_MODER_MODER13_1
 ((
ušt32_t
)0x08000000)

	)

1711 
	#GPIO_MODER_MODER14
 ((
ušt32_t
)0x30000000)

	)

1712 
	#GPIO_MODER_MODER14_0
 ((
ušt32_t
)0x10000000)

	)

1713 
	#GPIO_MODER_MODER14_1
 ((
ušt32_t
)0x20000000)

	)

1715 
	#GPIO_MODER_MODER15
 ((
ušt32_t
)0xC0000000)

	)

1716 
	#GPIO_MODER_MODER15_0
 ((
ušt32_t
)0x40000000)

	)

1717 
	#GPIO_MODER_MODER15_1
 ((
ušt32_t
)0x80000000)

	)

1720 
	#GPIO_OTYPER_OT_0
 ((
ušt32_t
)0x00000001)

	)

1721 
	#GPIO_OTYPER_OT_1
 ((
ušt32_t
)0x00000002)

	)

1722 
	#GPIO_OTYPER_OT_2
 ((
ušt32_t
)0x00000004)

	)

1723 
	#GPIO_OTYPER_OT_3
 ((
ušt32_t
)0x00000008)

	)

1724 
	#GPIO_OTYPER_OT_4
 ((
ušt32_t
)0x00000010)

	)

1725 
	#GPIO_OTYPER_OT_5
 ((
ušt32_t
)0x00000020)

	)

1726 
	#GPIO_OTYPER_OT_6
 ((
ušt32_t
)0x00000040)

	)

1727 
	#GPIO_OTYPER_OT_7
 ((
ušt32_t
)0x00000080)

	)

1728 
	#GPIO_OTYPER_OT_8
 ((
ušt32_t
)0x00000100)

	)

1729 
	#GPIO_OTYPER_OT_9
 ((
ušt32_t
)0x00000200)

	)

1730 
	#GPIO_OTYPER_OT_10
 ((
ušt32_t
)0x00000400)

	)

1731 
	#GPIO_OTYPER_OT_11
 ((
ušt32_t
)0x00000800)

	)

1732 
	#GPIO_OTYPER_OT_12
 ((
ušt32_t
)0x00001000)

	)

1733 
	#GPIO_OTYPER_OT_13
 ((
ušt32_t
)0x00002000)

	)

1734 
	#GPIO_OTYPER_OT_14
 ((
ušt32_t
)0x00004000)

	)

1735 
	#GPIO_OTYPER_OT_15
 ((
ušt32_t
)0x00008000)

	)

1738 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
ušt32_t
)0x00000003)

	)

1739 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
ušt32_t
)0x00000001)

	)

1740 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
ušt32_t
)0x00000002)

	)

1742 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
ušt32_t
)0x0000000C)

	)

1743 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
ušt32_t
)0x00000004)

	)

1744 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
ušt32_t
)0x00000008)

	)

1746 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
ušt32_t
)0x00000030)

	)

1747 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
ušt32_t
)0x00000010)

	)

1748 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
ušt32_t
)0x00000020)

	)

1750 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
ušt32_t
)0x000000C0)

	)

1751 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
ušt32_t
)0x00000040)

	)

1752 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
ušt32_t
)0x00000080)

	)

1754 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
ušt32_t
)0x00000300)

	)

1755 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
ušt32_t
)0x00000100)

	)

1756 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
ušt32_t
)0x00000200)

	)

1758 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
ušt32_t
)0x00000C00)

	)

1759 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
ušt32_t
)0x00000400)

	)

1760 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
ušt32_t
)0x00000800)

	)

1762 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
ušt32_t
)0x00003000)

	)

1763 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
ušt32_t
)0x00001000)

	)

1764 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
ušt32_t
)0x00002000)

	)

1766 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
ušt32_t
)0x0000C000)

	)

1767 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
ušt32_t
)0x00004000)

	)

1768 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
ušt32_t
)0x00008000)

	)

1770 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
ušt32_t
)0x00030000)

	)

1771 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
ušt32_t
)0x00010000)

	)

1772 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
ušt32_t
)0x00020000)

	)

1774 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
ušt32_t
)0x000C0000)

	)

1775 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
ušt32_t
)0x00040000)

	)

1776 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
ušt32_t
)0x00080000)

	)

1778 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
ušt32_t
)0x00300000)

	)

1779 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
ušt32_t
)0x00100000)

	)

1780 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
ušt32_t
)0x00200000)

	)

1782 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
ušt32_t
)0x00C00000)

	)

1783 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
ušt32_t
)0x00400000)

	)

1784 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
ušt32_t
)0x00800000)

	)

1786 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
ušt32_t
)0x03000000)

	)

1787 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
ušt32_t
)0x01000000)

	)

1788 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
ušt32_t
)0x02000000)

	)

1790 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
ušt32_t
)0x0C000000)

	)

1791 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
ušt32_t
)0x04000000)

	)

1792 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
ušt32_t
)0x08000000)

	)

1794 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
ušt32_t
)0x30000000)

	)

1795 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
ušt32_t
)0x10000000)

	)

1796 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
ušt32_t
)0x20000000)

	)

1798 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
ušt32_t
)0xC0000000)

	)

1799 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
ušt32_t
)0x40000000)

	)

1800 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
ušt32_t
)0x80000000)

	)

1803 
	#GPIO_PUPDR_PUPDR0
 ((
ušt32_t
)0x00000003)

	)

1804 
	#GPIO_PUPDR_PUPDR0_0
 ((
ušt32_t
)0x00000001)

	)

1805 
	#GPIO_PUPDR_PUPDR0_1
 ((
ušt32_t
)0x00000002)

	)

1807 
	#GPIO_PUPDR_PUPDR1
 ((
ušt32_t
)0x0000000C)

	)

1808 
	#GPIO_PUPDR_PUPDR1_0
 ((
ušt32_t
)0x00000004)

	)

1809 
	#GPIO_PUPDR_PUPDR1_1
 ((
ušt32_t
)0x00000008)

	)

1811 
	#GPIO_PUPDR_PUPDR2
 ((
ušt32_t
)0x00000030)

	)

1812 
	#GPIO_PUPDR_PUPDR2_0
 ((
ušt32_t
)0x00000010)

	)

1813 
	#GPIO_PUPDR_PUPDR2_1
 ((
ušt32_t
)0x00000020)

	)

1815 
	#GPIO_PUPDR_PUPDR3
 ((
ušt32_t
)0x000000C0)

	)

1816 
	#GPIO_PUPDR_PUPDR3_0
 ((
ušt32_t
)0x00000040)

	)

1817 
	#GPIO_PUPDR_PUPDR3_1
 ((
ušt32_t
)0x00000080)

	)

1819 
	#GPIO_PUPDR_PUPDR4
 ((
ušt32_t
)0x00000300)

	)

1820 
	#GPIO_PUPDR_PUPDR4_0
 ((
ušt32_t
)0x00000100)

	)

1821 
	#GPIO_PUPDR_PUPDR4_1
 ((
ušt32_t
)0x00000200)

	)

1823 
	#GPIO_PUPDR_PUPDR5
 ((
ušt32_t
)0x00000C00)

	)

1824 
	#GPIO_PUPDR_PUPDR5_0
 ((
ušt32_t
)0x00000400)

	)

1825 
	#GPIO_PUPDR_PUPDR5_1
 ((
ušt32_t
)0x00000800)

	)

1827 
	#GPIO_PUPDR_PUPDR6
 ((
ušt32_t
)0x00003000)

	)

1828 
	#GPIO_PUPDR_PUPDR6_0
 ((
ušt32_t
)0x00001000)

	)

1829 
	#GPIO_PUPDR_PUPDR6_1
 ((
ušt32_t
)0x00002000)

	)

1831 
	#GPIO_PUPDR_PUPDR7
 ((
ušt32_t
)0x0000C000)

	)

1832 
	#GPIO_PUPDR_PUPDR7_0
 ((
ušt32_t
)0x00004000)

	)

1833 
	#GPIO_PUPDR_PUPDR7_1
 ((
ušt32_t
)0x00008000)

	)

1835 
	#GPIO_PUPDR_PUPDR8
 ((
ušt32_t
)0x00030000)

	)

1836 
	#GPIO_PUPDR_PUPDR8_0
 ((
ušt32_t
)0x00010000)

	)

1837 
	#GPIO_PUPDR_PUPDR8_1
 ((
ušt32_t
)0x00020000)

	)

1839 
	#GPIO_PUPDR_PUPDR9
 ((
ušt32_t
)0x000C0000)

	)

1840 
	#GPIO_PUPDR_PUPDR9_0
 ((
ušt32_t
)0x00040000)

	)

1841 
	#GPIO_PUPDR_PUPDR9_1
 ((
ušt32_t
)0x00080000)

	)

1843 
	#GPIO_PUPDR_PUPDR10
 ((
ušt32_t
)0x00300000)

	)

1844 
	#GPIO_PUPDR_PUPDR10_0
 ((
ušt32_t
)0x00100000)

	)

1845 
	#GPIO_PUPDR_PUPDR10_1
 ((
ušt32_t
)0x00200000)

	)

1847 
	#GPIO_PUPDR_PUPDR11
 ((
ušt32_t
)0x00C00000)

	)

1848 
	#GPIO_PUPDR_PUPDR11_0
 ((
ušt32_t
)0x00400000)

	)

1849 
	#GPIO_PUPDR_PUPDR11_1
 ((
ušt32_t
)0x00800000)

	)

1851 
	#GPIO_PUPDR_PUPDR12
 ((
ušt32_t
)0x03000000)

	)

1852 
	#GPIO_PUPDR_PUPDR12_0
 ((
ušt32_t
)0x01000000)

	)

1853 
	#GPIO_PUPDR_PUPDR12_1
 ((
ušt32_t
)0x02000000)

	)

1855 
	#GPIO_PUPDR_PUPDR13
 ((
ušt32_t
)0x0C000000)

	)

1856 
	#GPIO_PUPDR_PUPDR13_0
 ((
ušt32_t
)0x04000000)

	)

1857 
	#GPIO_PUPDR_PUPDR13_1
 ((
ušt32_t
)0x08000000)

	)

1859 
	#GPIO_PUPDR_PUPDR14
 ((
ušt32_t
)0x30000000)

	)

1860 
	#GPIO_PUPDR_PUPDR14_0
 ((
ušt32_t
)0x10000000)

	)

1861 
	#GPIO_PUPDR_PUPDR14_1
 ((
ušt32_t
)0x20000000)

	)

1863 
	#GPIO_PUPDR_PUPDR15
 ((
ušt32_t
)0xC0000000)

	)

1864 
	#GPIO_PUPDR_PUPDR15_0
 ((
ušt32_t
)0x40000000)

	)

1865 
	#GPIO_PUPDR_PUPDR15_1
 ((
ušt32_t
)0x80000000)

	)

1868 
	#GPIO_IDR_IDR_0
 ((
ušt32_t
)0x00000001)

	)

1869 
	#GPIO_IDR_IDR_1
 ((
ušt32_t
)0x00000002)

	)

1870 
	#GPIO_IDR_IDR_2
 ((
ušt32_t
)0x00000004)

	)

1871 
	#GPIO_IDR_IDR_3
 ((
ušt32_t
)0x00000008)

	)

1872 
	#GPIO_IDR_IDR_4
 ((
ušt32_t
)0x00000010)

	)

1873 
	#GPIO_IDR_IDR_5
 ((
ušt32_t
)0x00000020)

	)

1874 
	#GPIO_IDR_IDR_6
 ((
ušt32_t
)0x00000040)

	)

1875 
	#GPIO_IDR_IDR_7
 ((
ušt32_t
)0x00000080)

	)

1876 
	#GPIO_IDR_IDR_8
 ((
ušt32_t
)0x00000100)

	)

1877 
	#GPIO_IDR_IDR_9
 ((
ušt32_t
)0x00000200)

	)

1878 
	#GPIO_IDR_IDR_10
 ((
ušt32_t
)0x00000400)

	)

1879 
	#GPIO_IDR_IDR_11
 ((
ušt32_t
)0x00000800)

	)

1880 
	#GPIO_IDR_IDR_12
 ((
ušt32_t
)0x00001000)

	)

1881 
	#GPIO_IDR_IDR_13
 ((
ušt32_t
)0x00002000)

	)

1882 
	#GPIO_IDR_IDR_14
 ((
ušt32_t
)0x00004000)

	)

1883 
	#GPIO_IDR_IDR_15
 ((
ušt32_t
)0x00008000)

	)

1885 
	#GPIO_OTYPER_IDR_0
 
GPIO_IDR_IDR_0


	)

1886 
	#GPIO_OTYPER_IDR_1
 
GPIO_IDR_IDR_1


	)

1887 
	#GPIO_OTYPER_IDR_2
 
GPIO_IDR_IDR_2


	)

1888 
	#GPIO_OTYPER_IDR_3
 
GPIO_IDR_IDR_3


	)

1889 
	#GPIO_OTYPER_IDR_4
 
GPIO_IDR_IDR_4


	)

1890 
	#GPIO_OTYPER_IDR_5
 
GPIO_IDR_IDR_5


	)

1891 
	#GPIO_OTYPER_IDR_6
 
GPIO_IDR_IDR_6


	)

1892 
	#GPIO_OTYPER_IDR_7
 
GPIO_IDR_IDR_7


	)

1893 
	#GPIO_OTYPER_IDR_8
 
GPIO_IDR_IDR_8


	)

1894 
	#GPIO_OTYPER_IDR_9
 
GPIO_IDR_IDR_9


	)

1895 
	#GPIO_OTYPER_IDR_10
 
GPIO_IDR_IDR_10


	)

1896 
	#GPIO_OTYPER_IDR_11
 
GPIO_IDR_IDR_11


	)

1897 
	#GPIO_OTYPER_IDR_12
 
GPIO_IDR_IDR_12


	)

1898 
	#GPIO_OTYPER_IDR_13
 
GPIO_IDR_IDR_13


	)

1899 
	#GPIO_OTYPER_IDR_14
 
GPIO_IDR_IDR_14


	)

1900 
	#GPIO_OTYPER_IDR_15
 
GPIO_IDR_IDR_15


	)

1903 
	#GPIO_ODR_ODR_0
 ((
ušt32_t
)0x00000001)

	)

1904 
	#GPIO_ODR_ODR_1
 ((
ušt32_t
)0x00000002)

	)

1905 
	#GPIO_ODR_ODR_2
 ((
ušt32_t
)0x00000004)

	)

1906 
	#GPIO_ODR_ODR_3
 ((
ušt32_t
)0x00000008)

	)

1907 
	#GPIO_ODR_ODR_4
 ((
ušt32_t
)0x00000010)

	)

1908 
	#GPIO_ODR_ODR_5
 ((
ušt32_t
)0x00000020)

	)

1909 
	#GPIO_ODR_ODR_6
 ((
ušt32_t
)0x00000040)

	)

1910 
	#GPIO_ODR_ODR_7
 ((
ušt32_t
)0x00000080)

	)

1911 
	#GPIO_ODR_ODR_8
 ((
ušt32_t
)0x00000100)

	)

1912 
	#GPIO_ODR_ODR_9
 ((
ušt32_t
)0x00000200)

	)

1913 
	#GPIO_ODR_ODR_10
 ((
ušt32_t
)0x00000400)

	)

1914 
	#GPIO_ODR_ODR_11
 ((
ušt32_t
)0x00000800)

	)

1915 
	#GPIO_ODR_ODR_12
 ((
ušt32_t
)0x00001000)

	)

1916 
	#GPIO_ODR_ODR_13
 ((
ušt32_t
)0x00002000)

	)

1917 
	#GPIO_ODR_ODR_14
 ((
ušt32_t
)0x00004000)

	)

1918 
	#GPIO_ODR_ODR_15
 ((
ušt32_t
)0x00008000)

	)

1920 
	#GPIO_OTYPER_ODR_0
 
GPIO_ODR_ODR_0


	)

1921 
	#GPIO_OTYPER_ODR_1
 
GPIO_ODR_ODR_1


	)

1922 
	#GPIO_OTYPER_ODR_2
 
GPIO_ODR_ODR_2


	)

1923 
	#GPIO_OTYPER_ODR_3
 
GPIO_ODR_ODR_3


	)

1924 
	#GPIO_OTYPER_ODR_4
 
GPIO_ODR_ODR_4


	)

1925 
	#GPIO_OTYPER_ODR_5
 
GPIO_ODR_ODR_5


	)

1926 
	#GPIO_OTYPER_ODR_6
 
GPIO_ODR_ODR_6


	)

1927 
	#GPIO_OTYPER_ODR_7
 
GPIO_ODR_ODR_7


	)

1928 
	#GPIO_OTYPER_ODR_8
 
GPIO_ODR_ODR_8


	)

1929 
	#GPIO_OTYPER_ODR_9
 
GPIO_ODR_ODR_9


	)

1930 
	#GPIO_OTYPER_ODR_10
 
GPIO_ODR_ODR_10


	)

1931 
	#GPIO_OTYPER_ODR_11
 
GPIO_ODR_ODR_11


	)

1932 
	#GPIO_OTYPER_ODR_12
 
GPIO_ODR_ODR_12


	)

1933 
	#GPIO_OTYPER_ODR_13
 
GPIO_ODR_ODR_13


	)

1934 
	#GPIO_OTYPER_ODR_14
 
GPIO_ODR_ODR_14


	)

1935 
	#GPIO_OTYPER_ODR_15
 
GPIO_ODR_ODR_15


	)

1938 
	#GPIO_BSRR_BS_0
 ((
ušt32_t
)0x00000001)

	)

1939 
	#GPIO_BSRR_BS_1
 ((
ušt32_t
)0x00000002)

	)

1940 
	#GPIO_BSRR_BS_2
 ((
ušt32_t
)0x00000004)

	)

1941 
	#GPIO_BSRR_BS_3
 ((
ušt32_t
)0x00000008)

	)

1942 
	#GPIO_BSRR_BS_4
 ((
ušt32_t
)0x00000010)

	)

1943 
	#GPIO_BSRR_BS_5
 ((
ušt32_t
)0x00000020)

	)

1944 
	#GPIO_BSRR_BS_6
 ((
ušt32_t
)0x00000040)

	)

1945 
	#GPIO_BSRR_BS_7
 ((
ušt32_t
)0x00000080)

	)

1946 
	#GPIO_BSRR_BS_8
 ((
ušt32_t
)0x00000100)

	)

1947 
	#GPIO_BSRR_BS_9
 ((
ušt32_t
)0x00000200)

	)

1948 
	#GPIO_BSRR_BS_10
 ((
ušt32_t
)0x00000400)

	)

1949 
	#GPIO_BSRR_BS_11
 ((
ušt32_t
)0x00000800)

	)

1950 
	#GPIO_BSRR_BS_12
 ((
ušt32_t
)0x00001000)

	)

1951 
	#GPIO_BSRR_BS_13
 ((
ušt32_t
)0x00002000)

	)

1952 
	#GPIO_BSRR_BS_14
 ((
ušt32_t
)0x00004000)

	)

1953 
	#GPIO_BSRR_BS_15
 ((
ušt32_t
)0x00008000)

	)

1954 
	#GPIO_BSRR_BR_0
 ((
ušt32_t
)0x00010000)

	)

1955 
	#GPIO_BSRR_BR_1
 ((
ušt32_t
)0x00020000)

	)

1956 
	#GPIO_BSRR_BR_2
 ((
ušt32_t
)0x00040000)

	)

1957 
	#GPIO_BSRR_BR_3
 ((
ušt32_t
)0x00080000)

	)

1958 
	#GPIO_BSRR_BR_4
 ((
ušt32_t
)0x00100000)

	)

1959 
	#GPIO_BSRR_BR_5
 ((
ušt32_t
)0x00200000)

	)

1960 
	#GPIO_BSRR_BR_6
 ((
ušt32_t
)0x00400000)

	)

1961 
	#GPIO_BSRR_BR_7
 ((
ušt32_t
)0x00800000)

	)

1962 
	#GPIO_BSRR_BR_8
 ((
ušt32_t
)0x01000000)

	)

1963 
	#GPIO_BSRR_BR_9
 ((
ušt32_t
)0x02000000)

	)

1964 
	#GPIO_BSRR_BR_10
 ((
ušt32_t
)0x04000000)

	)

1965 
	#GPIO_BSRR_BR_11
 ((
ušt32_t
)0x08000000)

	)

1966 
	#GPIO_BSRR_BR_12
 ((
ušt32_t
)0x10000000)

	)

1967 
	#GPIO_BSRR_BR_13
 ((
ušt32_t
)0x20000000)

	)

1968 
	#GPIO_BSRR_BR_14
 ((
ušt32_t
)0x40000000)

	)

1969 
	#GPIO_BSRR_BR_15
 ((
ušt32_t
)0x80000000)

	)

1972 
	#GPIO_LCKR_LCK0
 ((
ušt32_t
)0x00000001)

	)

1973 
	#GPIO_LCKR_LCK1
 ((
ušt32_t
)0x00000002)

	)

1974 
	#GPIO_LCKR_LCK2
 ((
ušt32_t
)0x00000004)

	)

1975 
	#GPIO_LCKR_LCK3
 ((
ušt32_t
)0x00000008)

	)

1976 
	#GPIO_LCKR_LCK4
 ((
ušt32_t
)0x00000010)

	)

1977 
	#GPIO_LCKR_LCK5
 ((
ušt32_t
)0x00000020)

	)

1978 
	#GPIO_LCKR_LCK6
 ((
ušt32_t
)0x00000040)

	)

1979 
	#GPIO_LCKR_LCK7
 ((
ušt32_t
)0x00000080)

	)

1980 
	#GPIO_LCKR_LCK8
 ((
ušt32_t
)0x00000100)

	)

1981 
	#GPIO_LCKR_LCK9
 ((
ušt32_t
)0x00000200)

	)

1982 
	#GPIO_LCKR_LCK10
 ((
ušt32_t
)0x00000400)

	)

1983 
	#GPIO_LCKR_LCK11
 ((
ušt32_t
)0x00000800)

	)

1984 
	#GPIO_LCKR_LCK12
 ((
ušt32_t
)0x00001000)

	)

1985 
	#GPIO_LCKR_LCK13
 ((
ušt32_t
)0x00002000)

	)

1986 
	#GPIO_LCKR_LCK14
 ((
ušt32_t
)0x00004000)

	)

1987 
	#GPIO_LCKR_LCK15
 ((
ušt32_t
)0x00008000)

	)

1988 
	#GPIO_LCKR_LCKK
 ((
ušt32_t
)0x00010000)

	)

1996 
	#I2C_CR1_PE
 ((
ušt32_t
)0x00000001è

	)

1997 
	#I2C_CR1_SMBUS
 ((
ušt32_t
)0x00000002è

	)

1998 
	#I2C_CR1_SMBTYPE
 ((
ušt32_t
)0x00000008è

	)

1999 
	#I2C_CR1_ENARP
 ((
ušt32_t
)0x00000010è

	)

2000 
	#I2C_CR1_ENPEC
 ((
ušt32_t
)0x00000020è

	)

2001 
	#I2C_CR1_ENGC
 ((
ušt32_t
)0x00000040è

	)

2002 
	#I2C_CR1_NOSTRETCH
 ((
ušt32_t
)0x00000080è

	)

2003 
	#I2C_CR1_START
 ((
ušt32_t
)0x00000100è

	)

2004 
	#I2C_CR1_STOP
 ((
ušt32_t
)0x00000200è

	)

2005 
	#I2C_CR1_ACK
 ((
ušt32_t
)0x00000400è

	)

2006 
	#I2C_CR1_POS
 ((
ušt32_t
)0x00000800è

	)

2007 
	#I2C_CR1_PEC
 ((
ušt32_t
)0x00001000è

	)

2008 
	#I2C_CR1_ALERT
 ((
ušt32_t
)0x00002000è

	)

2009 
	#I2C_CR1_SWRST
 ((
ušt32_t
)0x00008000è

	)

2012 
	#I2C_CR2_FREQ
 ((
ušt32_t
)0x0000003Fè

	)

2013 
	#I2C_CR2_FREQ_0
 ((
ušt32_t
)0x00000001è

	)

2014 
	#I2C_CR2_FREQ_1
 ((
ušt32_t
)0x00000002è

	)

2015 
	#I2C_CR2_FREQ_2
 ((
ušt32_t
)0x00000004è

	)

2016 
	#I2C_CR2_FREQ_3
 ((
ušt32_t
)0x00000008è

	)

2017 
	#I2C_CR2_FREQ_4
 ((
ušt32_t
)0x00000010è

	)

2018 
	#I2C_CR2_FREQ_5
 ((
ušt32_t
)0x00000020è

	)

2020 
	#I2C_CR2_ITERREN
 ((
ušt32_t
)0x00000100è

	)

2021 
	#I2C_CR2_ITEVTEN
 ((
ušt32_t
)0x00000200è

	)

2022 
	#I2C_CR2_ITBUFEN
 ((
ušt32_t
)0x00000400è

	)

2023 
	#I2C_CR2_DMAEN
 ((
ušt32_t
)0x00000800è

	)

2024 
	#I2C_CR2_LAST
 ((
ušt32_t
)0x00001000è

	)

2027 
	#I2C_OAR1_ADD1_7
 ((
ušt32_t
)0x000000FEè

	)

2028 
	#I2C_OAR1_ADD8_9
 ((
ušt32_t
)0x00000300è

	)

2030 
	#I2C_OAR1_ADD0
 ((
ušt32_t
)0x00000001è

	)

2031 
	#I2C_OAR1_ADD1
 ((
ušt32_t
)0x00000002è

	)

2032 
	#I2C_OAR1_ADD2
 ((
ušt32_t
)0x00000004è

	)

2033 
	#I2C_OAR1_ADD3
 ((
ušt32_t
)0x00000008è

	)

2034 
	#I2C_OAR1_ADD4
 ((
ušt32_t
)0x00000010è

	)

2035 
	#I2C_OAR1_ADD5
 ((
ušt32_t
)0x00000020è

	)

2036 
	#I2C_OAR1_ADD6
 ((
ušt32_t
)0x00000040è

	)

2037 
	#I2C_OAR1_ADD7
 ((
ušt32_t
)0x00000080è

	)

2038 
	#I2C_OAR1_ADD8
 ((
ušt32_t
)0x00000100è

	)

2039 
	#I2C_OAR1_ADD9
 ((
ušt32_t
)0x00000200è

	)

2041 
	#I2C_OAR1_ADDMODE
 ((
ušt32_t
)0x00008000è

	)

2044 
	#I2C_OAR2_ENDUAL
 ((
ušt32_t
)0x00000001è

	)

2045 
	#I2C_OAR2_ADD2
 ((
ušt32_t
)0x000000FEè

	)

2048 
	#I2C_DR_DR
 ((
ušt32_t
)0x000000FFè

	)

2051 
	#I2C_SR1_SB
 ((
ušt32_t
)0x00000001è

	)

2052 
	#I2C_SR1_ADDR
 ((
ušt32_t
)0x00000002è

	)

2053 
	#I2C_SR1_BTF
 ((
ušt32_t
)0x00000004è

	)

2054 
	#I2C_SR1_ADD10
 ((
ušt32_t
)0x00000008è

	)

2055 
	#I2C_SR1_STOPF
 ((
ušt32_t
)0x00000010è

	)

2056 
	#I2C_SR1_RXNE
 ((
ušt32_t
)0x00000040è

	)

2057 
	#I2C_SR1_TXE
 ((
ušt32_t
)0x00000080è

	)

2058 
	#I2C_SR1_BERR
 ((
ušt32_t
)0x00000100è

	)

2059 
	#I2C_SR1_ARLO
 ((
ušt32_t
)0x00000200è

	)

2060 
	#I2C_SR1_AF
 ((
ušt32_t
)0x00000400è

	)

2061 
	#I2C_SR1_OVR
 ((
ušt32_t
)0x00000800è

	)

2062 
	#I2C_SR1_PECERR
 ((
ušt32_t
)0x00001000è

	)

2063 
	#I2C_SR1_TIMEOUT
 ((
ušt32_t
)0x00004000è

	)

2064 
	#I2C_SR1_SMBALERT
 ((
ušt32_t
)0x00008000è

	)

2067 
	#I2C_SR2_MSL
 ((
ušt32_t
)0x00000001è

	)

2068 
	#I2C_SR2_BUSY
 ((
ušt32_t
)0x00000002è

	)

2069 
	#I2C_SR2_TRA
 ((
ušt32_t
)0x00000004è

	)

2070 
	#I2C_SR2_GENCALL
 ((
ušt32_t
)0x00000010è

	)

2071 
	#I2C_SR2_SMBDEFAULT
 ((
ušt32_t
)0x00000020è

	)

2072 
	#I2C_SR2_SMBHOST
 ((
ušt32_t
)0x00000040è

	)

2073 
	#I2C_SR2_DUALF
 ((
ušt32_t
)0x00000080è

	)

2074 
	#I2C_SR2_PEC
 ((
ušt32_t
)0x0000FF00è

	)

2077 
	#I2C_CCR_CCR
 ((
ušt32_t
)0x00000FFFè

	)

2078 
	#I2C_CCR_DUTY
 ((
ušt32_t
)0x00004000è

	)

2079 
	#I2C_CCR_FS
 ((
ušt32_t
)0x00008000è

	)

2082 
	#I2C_TRISE_TRISE
 ((
ušt32_t
)0x0000003Fè

	)

2085 
	#I2C_FLTR_DNF
 ((
ušt32_t
)0x0000000Fè

	)

2086 
	#I2C_FLTR_ANOFF
 ((
ušt32_t
)0x00000010è

	)

2094 
	#IWDG_KR_KEY
 ((
ušt32_t
)0xFFFFè

	)

2097 
	#IWDG_PR_PR
 ((
ušt32_t
)0x07è

	)

2098 
	#IWDG_PR_PR_0
 ((
ušt32_t
)0x01è

	)

2099 
	#IWDG_PR_PR_1
 ((
ušt32_t
)0x02è

	)

2100 
	#IWDG_PR_PR_2
 ((
ušt32_t
)0x04è

	)

2103 
	#IWDG_RLR_RL
 ((
ušt32_t
)0x0FFFè

	)

2106 
	#IWDG_SR_PVU
 ((
ušt32_t
)0x01è

	)

2107 
	#IWDG_SR_RVU
 ((
ušt32_t
)0x02è

	)

2116 
	#PWR_CR_LPDS
 ((
ušt32_t
)0x00000001è

	)

2117 
	#PWR_CR_PDDS
 ((
ušt32_t
)0x00000002è

	)

2118 
	#PWR_CR_CWUF
 ((
ušt32_t
)0x00000004è

	)

2119 
	#PWR_CR_CSBF
 ((
ušt32_t
)0x00000008è

	)

2120 
	#PWR_CR_PVDE
 ((
ušt32_t
)0x00000010è

	)

2122 
	#PWR_CR_PLS
 ((
ušt32_t
)0x000000E0è

	)

2123 
	#PWR_CR_PLS_0
 ((
ušt32_t
)0x00000020è

	)

2124 
	#PWR_CR_PLS_1
 ((
ušt32_t
)0x00000040è

	)

2125 
	#PWR_CR_PLS_2
 ((
ušt32_t
)0x00000080è

	)

2128 
	#PWR_CR_PLS_LEV0
 ((
ušt32_t
)0x00000000è

	)

2129 
	#PWR_CR_PLS_LEV1
 ((
ušt32_t
)0x00000020è

	)

2130 
	#PWR_CR_PLS_LEV2
 ((
ušt32_t
)0x00000040è

	)

2131 
	#PWR_CR_PLS_LEV3
 ((
ušt32_t
)0x00000060è

	)

2132 
	#PWR_CR_PLS_LEV4
 ((
ušt32_t
)0x00000080è

	)

2133 
	#PWR_CR_PLS_LEV5
 ((
ušt32_t
)0x000000A0è

	)

2134 
	#PWR_CR_PLS_LEV6
 ((
ušt32_t
)0x000000C0è

	)

2135 
	#PWR_CR_PLS_LEV7
 ((
ušt32_t
)0x000000E0è

	)

2137 
	#PWR_CR_DBP
 ((
ušt32_t
)0x00000100è

	)

2138 
	#PWR_CR_FPDS
 ((
ušt32_t
)0x00000200è

	)

2139 
	#PWR_CR_LPLVDS
 ((
ušt32_t
)0x00000400è

	)

2140 
	#PWR_CR_MRLVDS
 ((
ušt32_t
)0x00000800è

	)

2141 
	#PWR_CR_ADCDC1
 ((
ušt32_t
)0x00002000è

	)

2142 
	#PWR_CR_VOS
 ((
ušt32_t
)0x0000C000è

	)

2143 
	#PWR_CR_VOS_0
 ((
ušt32_t
)0x00004000è

	)

2144 
	#PWR_CR_VOS_1
 ((
ušt32_t
)0x00008000è

	)

2147 
	#PWR_CR_PMODE
 
PWR_CR_VOS


	)

2150 
	#PWR_CSR_WUF
 ((
ušt32_t
)0x00000001è

	)

2151 
	#PWR_CSR_SBF
 ((
ušt32_t
)0x00000002è

	)

2152 
	#PWR_CSR_PVDO
 ((
ušt32_t
)0x00000004è

	)

2153 
	#PWR_CSR_BRR
 ((
ušt32_t
)0x00000008è

	)

2154 
	#PWR_CSR_EWUP
 ((
ušt32_t
)0x00000100è

	)

2155 
	#PWR_CSR_BRE
 ((
ušt32_t
)0x00000200è

	)

2156 
	#PWR_CSR_VOSRDY
 ((
ušt32_t
)0x00004000è

	)

2159 
	#PWR_CSR_REGRDY
 
PWR_CSR_VOSRDY


	)

2167 
	#RCC_CR_HSION
 ((
ušt32_t
)0x00000001)

	)

2168 
	#RCC_CR_HSIRDY
 ((
ušt32_t
)0x00000002)

	)

2170 
	#RCC_CR_HSITRIM
 ((
ušt32_t
)0x000000F8)

	)

2171 
	#RCC_CR_HSITRIM_0
 ((
ušt32_t
)0x00000008)

	)

2172 
	#RCC_CR_HSITRIM_1
 ((
ušt32_t
)0x00000010)

	)

2173 
	#RCC_CR_HSITRIM_2
 ((
ušt32_t
)0x00000020)

	)

2174 
	#RCC_CR_HSITRIM_3
 ((
ušt32_t
)0x00000040)

	)

2175 
	#RCC_CR_HSITRIM_4
 ((
ušt32_t
)0x00000080)

	)

2177 
	#RCC_CR_HSICAL
 ((
ušt32_t
)0x0000FF00)

	)

2178 
	#RCC_CR_HSICAL_0
 ((
ušt32_t
)0x00000100)

	)

2179 
	#RCC_CR_HSICAL_1
 ((
ušt32_t
)0x00000200)

	)

2180 
	#RCC_CR_HSICAL_2
 ((
ušt32_t
)0x00000400)

	)

2181 
	#RCC_CR_HSICAL_3
 ((
ušt32_t
)0x00000800)

	)

2182 
	#RCC_CR_HSICAL_4
 ((
ušt32_t
)0x00001000)

	)

2183 
	#RCC_CR_HSICAL_5
 ((
ušt32_t
)0x00002000)

	)

2184 
	#RCC_CR_HSICAL_6
 ((
ušt32_t
)0x00004000)

	)

2185 
	#RCC_CR_HSICAL_7
 ((
ušt32_t
)0x00008000)

	)

2187 
	#RCC_CR_HSEON
 ((
ušt32_t
)0x00010000)

	)

2188 
	#RCC_CR_HSERDY
 ((
ušt32_t
)0x00020000)

	)

2189 
	#RCC_CR_HSEBYP
 ((
ušt32_t
)0x00040000)

	)

2190 
	#RCC_CR_CSSON
 ((
ušt32_t
)0x00080000)

	)

2191 
	#RCC_CR_PLLON
 ((
ušt32_t
)0x01000000)

	)

2192 
	#RCC_CR_PLLRDY
 ((
ušt32_t
)0x02000000)

	)

2193 
	#RCC_CR_PLLI2SON
 ((
ušt32_t
)0x04000000)

	)

2194 
	#RCC_CR_PLLI2SRDY
 ((
ušt32_t
)0x08000000)

	)

2197 
	#RCC_PLLCFGR_PLLM
 ((
ušt32_t
)0x0000003F)

	)

2198 
	#RCC_PLLCFGR_PLLM_0
 ((
ušt32_t
)0x00000001)

	)

2199 
	#RCC_PLLCFGR_PLLM_1
 ((
ušt32_t
)0x00000002)

	)

2200 
	#RCC_PLLCFGR_PLLM_2
 ((
ušt32_t
)0x00000004)

	)

2201 
	#RCC_PLLCFGR_PLLM_3
 ((
ušt32_t
)0x00000008)

	)

2202 
	#RCC_PLLCFGR_PLLM_4
 ((
ušt32_t
)0x00000010)

	)

2203 
	#RCC_PLLCFGR_PLLM_5
 ((
ušt32_t
)0x00000020)

	)

2205 
	#RCC_PLLCFGR_PLLN
 ((
ušt32_t
)0x00007FC0)

	)

2206 
	#RCC_PLLCFGR_PLLN_0
 ((
ušt32_t
)0x00000040)

	)

2207 
	#RCC_PLLCFGR_PLLN_1
 ((
ušt32_t
)0x00000080)

	)

2208 
	#RCC_PLLCFGR_PLLN_2
 ((
ušt32_t
)0x00000100)

	)

2209 
	#RCC_PLLCFGR_PLLN_3
 ((
ušt32_t
)0x00000200)

	)

2210 
	#RCC_PLLCFGR_PLLN_4
 ((
ušt32_t
)0x00000400)

	)

2211 
	#RCC_PLLCFGR_PLLN_5
 ((
ušt32_t
)0x00000800)

	)

2212 
	#RCC_PLLCFGR_PLLN_6
 ((
ušt32_t
)0x00001000)

	)

2213 
	#RCC_PLLCFGR_PLLN_7
 ((
ušt32_t
)0x00002000)

	)

2214 
	#RCC_PLLCFGR_PLLN_8
 ((
ušt32_t
)0x00004000)

	)

2216 
	#RCC_PLLCFGR_PLLP
 ((
ušt32_t
)0x00030000)

	)

2217 
	#RCC_PLLCFGR_PLLP_0
 ((
ušt32_t
)0x00010000)

	)

2218 
	#RCC_PLLCFGR_PLLP_1
 ((
ušt32_t
)0x00020000)

	)

2220 
	#RCC_PLLCFGR_PLLSRC
 ((
ušt32_t
)0x00400000)

	)

2221 
	#RCC_PLLCFGR_PLLSRC_HSE
 ((
ušt32_t
)0x00400000)

	)

2222 
	#RCC_PLLCFGR_PLLSRC_HSI
 ((
ušt32_t
)0x00000000)

	)

2224 
	#RCC_PLLCFGR_PLLQ
 ((
ušt32_t
)0x0F000000)

	)

2225 
	#RCC_PLLCFGR_PLLQ_0
 ((
ušt32_t
)0x01000000)

	)

2226 
	#RCC_PLLCFGR_PLLQ_1
 ((
ušt32_t
)0x02000000)

	)

2227 
	#RCC_PLLCFGR_PLLQ_2
 ((
ušt32_t
)0x04000000)

	)

2228 
	#RCC_PLLCFGR_PLLQ_3
 ((
ušt32_t
)0x08000000)

	)

2232 
	#RCC_CFGR_SW
 ((
ušt32_t
)0x00000003è

	)

2233 
	#RCC_CFGR_SW_0
 ((
ušt32_t
)0x00000001è

	)

2234 
	#RCC_CFGR_SW_1
 ((
ušt32_t
)0x00000002è

	)

2236 
	#RCC_CFGR_SW_HSI
 ((
ušt32_t
)0x00000000è

	)

2237 
	#RCC_CFGR_SW_HSE
 ((
ušt32_t
)0x00000001è

	)

2238 
	#RCC_CFGR_SW_PLL
 ((
ušt32_t
)0x00000002è

	)

2241 
	#RCC_CFGR_SWS
 ((
ušt32_t
)0x0000000Cè

	)

2242 
	#RCC_CFGR_SWS_0
 ((
ušt32_t
)0x00000004è

	)

2243 
	#RCC_CFGR_SWS_1
 ((
ušt32_t
)0x00000008è

	)

2245 
	#RCC_CFGR_SWS_HSI
 ((
ušt32_t
)0x00000000è

	)

2246 
	#RCC_CFGR_SWS_HSE
 ((
ušt32_t
)0x00000004è

	)

2247 
	#RCC_CFGR_SWS_PLL
 ((
ušt32_t
)0x00000008è

	)

2250 
	#RCC_CFGR_HPRE
 ((
ušt32_t
)0x000000F0è

	)

2251 
	#RCC_CFGR_HPRE_0
 ((
ušt32_t
)0x00000010è

	)

2252 
	#RCC_CFGR_HPRE_1
 ((
ušt32_t
)0x00000020è

	)

2253 
	#RCC_CFGR_HPRE_2
 ((
ušt32_t
)0x00000040è

	)

2254 
	#RCC_CFGR_HPRE_3
 ((
ušt32_t
)0x00000080è

	)

2256 
	#RCC_CFGR_HPRE_DIV1
 ((
ušt32_t
)0x00000000è

	)

2257 
	#RCC_CFGR_HPRE_DIV2
 ((
ušt32_t
)0x00000080è

	)

2258 
	#RCC_CFGR_HPRE_DIV4
 ((
ušt32_t
)0x00000090è

	)

2259 
	#RCC_CFGR_HPRE_DIV8
 ((
ušt32_t
)0x000000A0è

	)

2260 
	#RCC_CFGR_HPRE_DIV16
 ((
ušt32_t
)0x000000B0è

	)

2261 
	#RCC_CFGR_HPRE_DIV64
 ((
ušt32_t
)0x000000C0è

	)

2262 
	#RCC_CFGR_HPRE_DIV128
 ((
ušt32_t
)0x000000D0è

	)

2263 
	#RCC_CFGR_HPRE_DIV256
 ((
ušt32_t
)0x000000E0è

	)

2264 
	#RCC_CFGR_HPRE_DIV512
 ((
ušt32_t
)0x000000F0è

	)

2267 
	#RCC_CFGR_PPRE1
 ((
ušt32_t
)0x00001C00è

	)

2268 
	#RCC_CFGR_PPRE1_0
 ((
ušt32_t
)0x00000400è

	)

2269 
	#RCC_CFGR_PPRE1_1
 ((
ušt32_t
)0x00000800è

	)

2270 
	#RCC_CFGR_PPRE1_2
 ((
ušt32_t
)0x00001000è

	)

2272 
	#RCC_CFGR_PPRE1_DIV1
 ((
ušt32_t
)0x00000000è

	)

2273 
	#RCC_CFGR_PPRE1_DIV2
 ((
ušt32_t
)0x00001000è

	)

2274 
	#RCC_CFGR_PPRE1_DIV4
 ((
ušt32_t
)0x00001400è

	)

2275 
	#RCC_CFGR_PPRE1_DIV8
 ((
ušt32_t
)0x00001800è

	)

2276 
	#RCC_CFGR_PPRE1_DIV16
 ((
ušt32_t
)0x00001C00è

	)

2279 
	#RCC_CFGR_PPRE2
 ((
ušt32_t
)0x0000E000è

	)

2280 
	#RCC_CFGR_PPRE2_0
 ((
ušt32_t
)0x00002000è

	)

2281 
	#RCC_CFGR_PPRE2_1
 ((
ušt32_t
)0x00004000è

	)

2282 
	#RCC_CFGR_PPRE2_2
 ((
ušt32_t
)0x00008000è

	)

2284 
	#RCC_CFGR_PPRE2_DIV1
 ((
ušt32_t
)0x00000000è

	)

2285 
	#RCC_CFGR_PPRE2_DIV2
 ((
ušt32_t
)0x00008000è

	)

2286 
	#RCC_CFGR_PPRE2_DIV4
 ((
ušt32_t
)0x0000A000è

	)

2287 
	#RCC_CFGR_PPRE2_DIV8
 ((
ušt32_t
)0x0000C000è

	)

2288 
	#RCC_CFGR_PPRE2_DIV16
 ((
ušt32_t
)0x0000E000è

	)

2291 
	#RCC_CFGR_RTCPRE
 ((
ušt32_t
)0x001F0000)

	)

2292 
	#RCC_CFGR_RTCPRE_0
 ((
ušt32_t
)0x00010000)

	)

2293 
	#RCC_CFGR_RTCPRE_1
 ((
ušt32_t
)0x00020000)

	)

2294 
	#RCC_CFGR_RTCPRE_2
 ((
ušt32_t
)0x00040000)

	)

2295 
	#RCC_CFGR_RTCPRE_3
 ((
ušt32_t
)0x00080000)

	)

2296 
	#RCC_CFGR_RTCPRE_4
 ((
ušt32_t
)0x00100000)

	)

2299 
	#RCC_CFGR_MCO1
 ((
ušt32_t
)0x00600000)

	)

2300 
	#RCC_CFGR_MCO1_0
 ((
ušt32_t
)0x00200000)

	)

2301 
	#RCC_CFGR_MCO1_1
 ((
ušt32_t
)0x00400000)

	)

2303 
	#RCC_CFGR_I2SSRC
 ((
ušt32_t
)0x00800000)

	)

2305 
	#RCC_CFGR_MCO1PRE
 ((
ušt32_t
)0x07000000)

	)

2306 
	#RCC_CFGR_MCO1PRE_0
 ((
ušt32_t
)0x01000000)

	)

2307 
	#RCC_CFGR_MCO1PRE_1
 ((
ušt32_t
)0x02000000)

	)

2308 
	#RCC_CFGR_MCO1PRE_2
 ((
ušt32_t
)0x04000000)

	)

2310 
	#RCC_CFGR_MCO2PRE
 ((
ušt32_t
)0x38000000)

	)

2311 
	#RCC_CFGR_MCO2PRE_0
 ((
ušt32_t
)0x08000000)

	)

2312 
	#RCC_CFGR_MCO2PRE_1
 ((
ušt32_t
)0x10000000)

	)

2313 
	#RCC_CFGR_MCO2PRE_2
 ((
ušt32_t
)0x20000000)

	)

2315 
	#RCC_CFGR_MCO2
 ((
ušt32_t
)0xC0000000)

	)

2316 
	#RCC_CFGR_MCO2_0
 ((
ušt32_t
)0x40000000)

	)

2317 
	#RCC_CFGR_MCO2_1
 ((
ušt32_t
)0x80000000)

	)

2320 
	#RCC_CIR_LSIRDYF
 ((
ušt32_t
)0x00000001)

	)

2321 
	#RCC_CIR_LSERDYF
 ((
ušt32_t
)0x00000002)

	)

2322 
	#RCC_CIR_HSIRDYF
 ((
ušt32_t
)0x00000004)

	)

2323 
	#RCC_CIR_HSERDYF
 ((
ušt32_t
)0x00000008)

	)

2324 
	#RCC_CIR_PLLRDYF
 ((
ušt32_t
)0x00000010)

	)

2325 
	#RCC_CIR_PLLI2SRDYF
 ((
ušt32_t
)0x00000020)

	)

2327 
	#RCC_CIR_CSSF
 ((
ušt32_t
)0x00000080)

	)

2328 
	#RCC_CIR_LSIRDYIE
 ((
ušt32_t
)0x00000100)

	)

2329 
	#RCC_CIR_LSERDYIE
 ((
ušt32_t
)0x00000200)

	)

2330 
	#RCC_CIR_HSIRDYIE
 ((
ušt32_t
)0x00000400)

	)

2331 
	#RCC_CIR_HSERDYIE
 ((
ušt32_t
)0x00000800)

	)

2332 
	#RCC_CIR_PLLRDYIE
 ((
ušt32_t
)0x00001000)

	)

2333 
	#RCC_CIR_PLLI2SRDYIE
 ((
ušt32_t
)0x00002000)

	)

2335 
	#RCC_CIR_LSIRDYC
 ((
ušt32_t
)0x00010000)

	)

2336 
	#RCC_CIR_LSERDYC
 ((
ušt32_t
)0x00020000)

	)

2337 
	#RCC_CIR_HSIRDYC
 ((
ušt32_t
)0x00040000)

	)

2338 
	#RCC_CIR_HSERDYC
 ((
ušt32_t
)0x00080000)

	)

2339 
	#RCC_CIR_PLLRDYC
 ((
ušt32_t
)0x00100000)

	)

2340 
	#RCC_CIR_PLLI2SRDYC
 ((
ušt32_t
)0x00200000)

	)

2342 
	#RCC_CIR_CSSC
 ((
ušt32_t
)0x00800000)

	)

2345 
	#RCC_AHB1RSTR_GPIOARST
 ((
ušt32_t
)0x00000001)

	)

2346 
	#RCC_AHB1RSTR_GPIOBRST
 ((
ušt32_t
)0x00000002)

	)

2347 
	#RCC_AHB1RSTR_GPIOCRST
 ((
ušt32_t
)0x00000004)

	)

2348 
	#RCC_AHB1RSTR_GPIODRST
 ((
ušt32_t
)0x00000008)

	)

2349 
	#RCC_AHB1RSTR_GPIOERST
 ((
ušt32_t
)0x00000010)

	)

2350 
	#RCC_AHB1RSTR_GPIOHRST
 ((
ušt32_t
)0x00000080)

	)

2351 
	#RCC_AHB1RSTR_CRCRST
 ((
ušt32_t
)0x00001000)

	)

2352 
	#RCC_AHB1RSTR_DMA1RST
 ((
ušt32_t
)0x00200000)

	)

2353 
	#RCC_AHB1RSTR_DMA2RST
 ((
ušt32_t
)0x00400000)

	)

2356 
	#RCC_AHB2RSTR_OTGFSRST
 ((
ušt32_t
)0x00000080)

	)

2361 
	#RCC_APB1RSTR_TIM2RST
 ((
ušt32_t
)0x00000001)

	)

2362 
	#RCC_APB1RSTR_TIM3RST
 ((
ušt32_t
)0x00000002)

	)

2363 
	#RCC_APB1RSTR_TIM4RST
 ((
ušt32_t
)0x00000004)

	)

2364 
	#RCC_APB1RSTR_TIM5RST
 ((
ušt32_t
)0x00000008)

	)

2365 
	#RCC_APB1RSTR_WWDGRST
 ((
ušt32_t
)0x00000800)

	)

2366 
	#RCC_APB1RSTR_SPI2RST
 ((
ušt32_t
)0x00004000)

	)

2367 
	#RCC_APB1RSTR_SPI3RST
 ((
ušt32_t
)0x00008000)

	)

2368 
	#RCC_APB1RSTR_USART2RST
 ((
ušt32_t
)0x00020000)

	)

2369 
	#RCC_APB1RSTR_I2C1RST
 ((
ušt32_t
)0x00200000)

	)

2370 
	#RCC_APB1RSTR_I2C2RST
 ((
ušt32_t
)0x00400000)

	)

2371 
	#RCC_APB1RSTR_I2C3RST
 ((
ušt32_t
)0x00800000)

	)

2372 
	#RCC_APB1RSTR_PWRRST
 ((
ušt32_t
)0x10000000)

	)

2375 
	#RCC_APB2RSTR_TIM1RST
 ((
ušt32_t
)0x00000001)

	)

2376 
	#RCC_APB2RSTR_USART1RST
 ((
ušt32_t
)0x00000010)

	)

2377 
	#RCC_APB2RSTR_USART6RST
 ((
ušt32_t
)0x00000020)

	)

2378 
	#RCC_APB2RSTR_ADCRST
 ((
ušt32_t
)0x00000100)

	)

2379 
	#RCC_APB2RSTR_SDIORST
 ((
ušt32_t
)0x00000800)

	)

2380 
	#RCC_APB2RSTR_SPI1RST
 ((
ušt32_t
)0x00001000)

	)

2381 
	#RCC_APB2RSTR_SPI4RST
 ((
ušt32_t
)0x00002000)

	)

2382 
	#RCC_APB2RSTR_SYSCFGRST
 ((
ušt32_t
)0x00004000)

	)

2383 
	#RCC_APB2RSTR_TIM9RST
 ((
ušt32_t
)0x00010000)

	)

2384 
	#RCC_APB2RSTR_TIM10RST
 ((
ušt32_t
)0x00020000)

	)

2385 
	#RCC_APB2RSTR_TIM11RST
 ((
ušt32_t
)0x00040000)

	)

2388 
	#RCC_APB2RSTR_SPI1
 
RCC_APB2RSTR_SPI1RST


	)

2391 
	#RCC_AHB1ENR_GPIOAEN
 ((
ušt32_t
)0x00000001)

	)

2392 
	#RCC_AHB1ENR_GPIOBEN
 ((
ušt32_t
)0x00000002)

	)

2393 
	#RCC_AHB1ENR_GPIOCEN
 ((
ušt32_t
)0x00000004)

	)

2394 
	#RCC_AHB1ENR_GPIODEN
 ((
ušt32_t
)0x00000008)

	)

2395 
	#RCC_AHB1ENR_GPIOEEN
 ((
ušt32_t
)0x00000010)

	)

2396 
	#RCC_AHB1ENR_GPIOHEN
 ((
ušt32_t
)0x00000080)

	)

2397 
	#RCC_AHB1ENR_CRCEN
 ((
ušt32_t
)0x00001000)

	)

2398 
	#RCC_AHB1ENR_BKPSRAMEN
 ((
ušt32_t
)0x00040000)

	)

2399 
	#RCC_AHB1ENR_CCMDATARAMEN
 ((
ušt32_t
)0x00100000)

	)

2400 
	#RCC_AHB1ENR_DMA1EN
 ((
ušt32_t
)0x00200000)

	)

2401 
	#RCC_AHB1ENR_DMA2EN
 ((
ušt32_t
)0x00400000)

	)

2404 
	#RCC_AHB2ENR_OTGFSEN
 ((
ušt32_t
)0x00000080)

	)

2409 
	#RCC_APB1ENR_TIM2EN
 ((
ušt32_t
)0x00000001)

	)

2410 
	#RCC_APB1ENR_TIM3EN
 ((
ušt32_t
)0x00000002)

	)

2411 
	#RCC_APB1ENR_TIM4EN
 ((
ušt32_t
)0x00000004)

	)

2412 
	#RCC_APB1ENR_TIM5EN
 ((
ušt32_t
)0x00000008)

	)

2413 
	#RCC_APB1ENR_WWDGEN
 ((
ušt32_t
)0x00000800)

	)

2414 
	#RCC_APB1ENR_SPI2EN
 ((
ušt32_t
)0x00004000)

	)

2415 
	#RCC_APB1ENR_SPI3EN
 ((
ušt32_t
)0x00008000)

	)

2416 
	#RCC_APB1ENR_USART2EN
 ((
ušt32_t
)0x00020000)

	)

2417 
	#RCC_APB1ENR_I2C1EN
 ((
ušt32_t
)0x00200000)

	)

2418 
	#RCC_APB1ENR_I2C2EN
 ((
ušt32_t
)0x00400000)

	)

2419 
	#RCC_APB1ENR_I2C3EN
 ((
ušt32_t
)0x00800000)

	)

2420 
	#RCC_APB1ENR_PWREN
 ((
ušt32_t
)0x10000000)

	)

2423 
	#RCC_APB2ENR_TIM1EN
 ((
ušt32_t
)0x00000001)

	)

2424 
	#RCC_APB2ENR_USART1EN
 ((
ušt32_t
)0x00000010)

	)

2425 
	#RCC_APB2ENR_USART6EN
 ((
ušt32_t
)0x00000020)

	)

2426 
	#RCC_APB2ENR_ADC1EN
 ((
ušt32_t
)0x00000100)

	)

2427 
	#RCC_APB2ENR_SDIOEN
 ((
ušt32_t
)0x00000800)

	)

2428 
	#RCC_APB2ENR_SPI1EN
 ((
ušt32_t
)0x00001000)

	)

2429 
	#RCC_APB2ENR_SPI4EN
 ((
ušt32_t
)0x00002000)

	)

2430 
	#RCC_APB2ENR_SYSCFGEN
 ((
ušt32_t
)0x00004000)

	)

2431 
	#RCC_APB2ENR_TIM9EN
 ((
ušt32_t
)0x00010000)

	)

2432 
	#RCC_APB2ENR_TIM10EN
 ((
ušt32_t
)0x00020000)

	)

2433 
	#RCC_APB2ENR_TIM11EN
 ((
ušt32_t
)0x00040000)

	)

2436 
	#RCC_AHB1LPENR_GPIOALPEN
 ((
ušt32_t
)0x00000001)

	)

2437 
	#RCC_AHB1LPENR_GPIOBLPEN
 ((
ušt32_t
)0x00000002)

	)

2438 
	#RCC_AHB1LPENR_GPIOCLPEN
 ((
ušt32_t
)0x00000004)

	)

2439 
	#RCC_AHB1LPENR_GPIODLPEN
 ((
ušt32_t
)0x00000008)

	)

2440 
	#RCC_AHB1LPENR_GPIOELPEN
 ((
ušt32_t
)0x00000010)

	)

2441 
	#RCC_AHB1LPENR_GPIOHLPEN
 ((
ušt32_t
)0x00000080)

	)

2442 
	#RCC_AHB1LPENR_CRCLPEN
 ((
ušt32_t
)0x00001000)

	)

2443 
	#RCC_AHB1LPENR_FLITFLPEN
 ((
ušt32_t
)0x00008000)

	)

2444 
	#RCC_AHB1LPENR_SRAM1LPEN
 ((
ušt32_t
)0x00010000)

	)

2445 
	#RCC_AHB1LPENR_SRAM2LPEN
 ((
ušt32_t
)0x00020000)

	)

2446 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 ((
ušt32_t
)0x00040000)

	)

2447 
	#RCC_AHB1LPENR_DMA1LPEN
 ((
ušt32_t
)0x00200000)

	)

2448 
	#RCC_AHB1LPENR_DMA2LPEN
 ((
ušt32_t
)0x00400000)

	)

2451 
	#RCC_AHB2LPENR_OTGFSLPEN
 ((
ušt32_t
)0x00000080)

	)

2456 
	#RCC_APB1LPENR_TIM2LPEN
 ((
ušt32_t
)0x00000001)

	)

2457 
	#RCC_APB1LPENR_TIM3LPEN
 ((
ušt32_t
)0x00000002)

	)

2458 
	#RCC_APB1LPENR_TIM4LPEN
 ((
ušt32_t
)0x00000004)

	)

2459 
	#RCC_APB1LPENR_TIM5LPEN
 ((
ušt32_t
)0x00000008)

	)

2460 
	#RCC_APB1LPENR_WWDGLPEN
 ((
ušt32_t
)0x00000800)

	)

2461 
	#RCC_APB1LPENR_SPI2LPEN
 ((
ušt32_t
)0x00004000)

	)

2462 
	#RCC_APB1LPENR_SPI3LPEN
 ((
ušt32_t
)0x00008000)

	)

2463 
	#RCC_APB1LPENR_USART2LPEN
 ((
ušt32_t
)0x00020000)

	)

2464 
	#RCC_APB1LPENR_I2C1LPEN
 ((
ušt32_t
)0x00200000)

	)

2465 
	#RCC_APB1LPENR_I2C2LPEN
 ((
ušt32_t
)0x00400000)

	)

2466 
	#RCC_APB1LPENR_I2C3LPEN
 ((
ušt32_t
)0x00800000)

	)

2467 
	#RCC_APB1LPENR_PWRLPEN
 ((
ušt32_t
)0x10000000)

	)

2468 
	#RCC_APB1LPENR_DACLPEN
 ((
ušt32_t
)0x20000000)

	)

2471 
	#RCC_APB2LPENR_TIM1LPEN
 ((
ušt32_t
)0x00000001)

	)

2472 
	#RCC_APB2LPENR_USART1LPEN
 ((
ušt32_t
)0x00000010)

	)

2473 
	#RCC_APB2LPENR_USART6LPEN
 ((
ušt32_t
)0x00000020)

	)

2474 
	#RCC_APB2LPENR_ADC1LPEN
 ((
ušt32_t
)0x00000100)

	)

2475 
	#RCC_APB2LPENR_SDIOLPEN
 ((
ušt32_t
)0x00000800)

	)

2476 
	#RCC_APB2LPENR_SPI1LPEN
 ((
ušt32_t
)0x00001000)

	)

2477 
	#RCC_APB2LPENR_SPI4LPEN
 ((
ušt32_t
)0x00002000)

	)

2478 
	#RCC_APB2LPENR_SYSCFGLPEN
 ((
ušt32_t
)0x00004000)

	)

2479 
	#RCC_APB2LPENR_TIM9LPEN
 ((
ušt32_t
)0x00010000)

	)

2480 
	#RCC_APB2LPENR_TIM10LPEN
 ((
ušt32_t
)0x00020000)

	)

2481 
	#RCC_APB2LPENR_TIM11LPEN
 ((
ušt32_t
)0x00040000)

	)

2484 
	#RCC_BDCR_LSEON
 ((
ušt32_t
)0x00000001)

	)

2485 
	#RCC_BDCR_LSERDY
 ((
ušt32_t
)0x00000002)

	)

2486 
	#RCC_BDCR_LSEBYP
 ((
ušt32_t
)0x00000004)

	)

2488 
	#RCC_BDCR_RTCSEL
 ((
ušt32_t
)0x00000300)

	)

2489 
	#RCC_BDCR_RTCSEL_0
 ((
ušt32_t
)0x00000100)

	)

2490 
	#RCC_BDCR_RTCSEL_1
 ((
ušt32_t
)0x00000200)

	)

2492 
	#RCC_BDCR_RTCEN
 ((
ušt32_t
)0x00008000)

	)

2493 
	#RCC_BDCR_BDRST
 ((
ušt32_t
)0x00010000)

	)

2496 
	#RCC_CSR_LSION
 ((
ušt32_t
)0x00000001)

	)

2497 
	#RCC_CSR_LSIRDY
 ((
ušt32_t
)0x00000002)

	)

2498 
	#RCC_CSR_RMVF
 ((
ušt32_t
)0x01000000)

	)

2499 
	#RCC_CSR_BORRSTF
 ((
ušt32_t
)0x02000000)

	)

2500 
	#RCC_CSR_PADRSTF
 ((
ušt32_t
)0x04000000)

	)

2501 
	#RCC_CSR_PORRSTF
 ((
ušt32_t
)0x08000000)

	)

2502 
	#RCC_CSR_SFTRSTF
 ((
ušt32_t
)0x10000000)

	)

2503 
	#RCC_CSR_WDGRSTF
 ((
ušt32_t
)0x20000000)

	)

2504 
	#RCC_CSR_WWDGRSTF
 ((
ušt32_t
)0x40000000)

	)

2505 
	#RCC_CSR_LPWRRSTF
 ((
ušt32_t
)0x80000000)

	)

2508 
	#RCC_SSCGR_MODPER
 ((
ušt32_t
)0x00001FFF)

	)

2509 
	#RCC_SSCGR_INCSTEP
 ((
ušt32_t
)0x0FFFE000)

	)

2510 
	#RCC_SSCGR_SPREADSEL
 ((
ušt32_t
)0x40000000)

	)

2511 
	#RCC_SSCGR_SSCGEN
 ((
ušt32_t
)0x80000000)

	)

2514 
	#RCC_PLLI2SCFGR_PLLI2SN
 ((
ušt32_t
)0x00007FC0)

	)

2515 
	#RCC_PLLI2SCFGR_PLLI2SN_0
 ((
ušt32_t
)0x00000040)

	)

2516 
	#RCC_PLLI2SCFGR_PLLI2SN_1
 ((
ušt32_t
)0x00000080)

	)

2517 
	#RCC_PLLI2SCFGR_PLLI2SN_2
 ((
ušt32_t
)0x00000100)

	)

2518 
	#RCC_PLLI2SCFGR_PLLI2SN_3
 ((
ušt32_t
)0x00000200)

	)

2519 
	#RCC_PLLI2SCFGR_PLLI2SN_4
 ((
ušt32_t
)0x00000400)

	)

2520 
	#RCC_PLLI2SCFGR_PLLI2SN_5
 ((
ušt32_t
)0x00000800)

	)

2521 
	#RCC_PLLI2SCFGR_PLLI2SN_6
 ((
ušt32_t
)0x00001000)

	)

2522 
	#RCC_PLLI2SCFGR_PLLI2SN_7
 ((
ušt32_t
)0x00002000)

	)

2523 
	#RCC_PLLI2SCFGR_PLLI2SN_8
 ((
ušt32_t
)0x00004000)

	)

2525 
	#RCC_PLLI2SCFGR_PLLI2SR
 ((
ušt32_t
)0x70000000)

	)

2526 
	#RCC_PLLI2SCFGR_PLLI2SR_0
 ((
ušt32_t
)0x10000000)

	)

2527 
	#RCC_PLLI2SCFGR_PLLI2SR_1
 ((
ušt32_t
)0x20000000)

	)

2528 
	#RCC_PLLI2SCFGR_PLLI2SR_2
 ((
ušt32_t
)0x40000000)

	)

2536 
	#RTC_TR_PM
 ((
ušt32_t
)0x00400000)

	)

2537 
	#RTC_TR_HT
 ((
ušt32_t
)0x00300000)

	)

2538 
	#RTC_TR_HT_0
 ((
ušt32_t
)0x00100000)

	)

2539 
	#RTC_TR_HT_1
 ((
ušt32_t
)0x00200000)

	)

2540 
	#RTC_TR_HU
 ((
ušt32_t
)0x000F0000)

	)

2541 
	#RTC_TR_HU_0
 ((
ušt32_t
)0x00010000)

	)

2542 
	#RTC_TR_HU_1
 ((
ušt32_t
)0x00020000)

	)

2543 
	#RTC_TR_HU_2
 ((
ušt32_t
)0x00040000)

	)

2544 
	#RTC_TR_HU_3
 ((
ušt32_t
)0x00080000)

	)

2545 
	#RTC_TR_MNT
 ((
ušt32_t
)0x00007000)

	)

2546 
	#RTC_TR_MNT_0
 ((
ušt32_t
)0x00001000)

	)

2547 
	#RTC_TR_MNT_1
 ((
ušt32_t
)0x00002000)

	)

2548 
	#RTC_TR_MNT_2
 ((
ušt32_t
)0x00004000)

	)

2549 
	#RTC_TR_MNU
 ((
ušt32_t
)0x00000F00)

	)

2550 
	#RTC_TR_MNU_0
 ((
ušt32_t
)0x00000100)

	)

2551 
	#RTC_TR_MNU_1
 ((
ušt32_t
)0x00000200)

	)

2552 
	#RTC_TR_MNU_2
 ((
ušt32_t
)0x00000400)

	)

2553 
	#RTC_TR_MNU_3
 ((
ušt32_t
)0x00000800)

	)

2554 
	#RTC_TR_ST
 ((
ušt32_t
)0x00000070)

	)

2555 
	#RTC_TR_ST_0
 ((
ušt32_t
)0x00000010)

	)

2556 
	#RTC_TR_ST_1
 ((
ušt32_t
)0x00000020)

	)

2557 
	#RTC_TR_ST_2
 ((
ušt32_t
)0x00000040)

	)

2558 
	#RTC_TR_SU
 ((
ušt32_t
)0x0000000F)

	)

2559 
	#RTC_TR_SU_0
 ((
ušt32_t
)0x00000001)

	)

2560 
	#RTC_TR_SU_1
 ((
ušt32_t
)0x00000002)

	)

2561 
	#RTC_TR_SU_2
 ((
ušt32_t
)0x00000004)

	)

2562 
	#RTC_TR_SU_3
 ((
ušt32_t
)0x00000008)

	)

2565 
	#RTC_DR_YT
 ((
ušt32_t
)0x00F00000)

	)

2566 
	#RTC_DR_YT_0
 ((
ušt32_t
)0x00100000)

	)

2567 
	#RTC_DR_YT_1
 ((
ušt32_t
)0x00200000)

	)

2568 
	#RTC_DR_YT_2
 ((
ušt32_t
)0x00400000)

	)

2569 
	#RTC_DR_YT_3
 ((
ušt32_t
)0x00800000)

	)

2570 
	#RTC_DR_YU
 ((
ušt32_t
)0x000F0000)

	)

2571 
	#RTC_DR_YU_0
 ((
ušt32_t
)0x00010000)

	)

2572 
	#RTC_DR_YU_1
 ((
ušt32_t
)0x00020000)

	)

2573 
	#RTC_DR_YU_2
 ((
ušt32_t
)0x00040000)

	)

2574 
	#RTC_DR_YU_3
 ((
ušt32_t
)0x00080000)

	)

2575 
	#RTC_DR_WDU
 ((
ušt32_t
)0x0000E000)

	)

2576 
	#RTC_DR_WDU_0
 ((
ušt32_t
)0x00002000)

	)

2577 
	#RTC_DR_WDU_1
 ((
ušt32_t
)0x00004000)

	)

2578 
	#RTC_DR_WDU_2
 ((
ušt32_t
)0x00008000)

	)

2579 
	#RTC_DR_MT
 ((
ušt32_t
)0x00001000)

	)

2580 
	#RTC_DR_MU
 ((
ušt32_t
)0x00000F00)

	)

2581 
	#RTC_DR_MU_0
 ((
ušt32_t
)0x00000100)

	)

2582 
	#RTC_DR_MU_1
 ((
ušt32_t
)0x00000200)

	)

2583 
	#RTC_DR_MU_2
 ((
ušt32_t
)0x00000400)

	)

2584 
	#RTC_DR_MU_3
 ((
ušt32_t
)0x00000800)

	)

2585 
	#RTC_DR_DT
 ((
ušt32_t
)0x00000030)

	)

2586 
	#RTC_DR_DT_0
 ((
ušt32_t
)0x00000010)

	)

2587 
	#RTC_DR_DT_1
 ((
ušt32_t
)0x00000020)

	)

2588 
	#RTC_DR_DU
 ((
ušt32_t
)0x0000000F)

	)

2589 
	#RTC_DR_DU_0
 ((
ušt32_t
)0x00000001)

	)

2590 
	#RTC_DR_DU_1
 ((
ušt32_t
)0x00000002)

	)

2591 
	#RTC_DR_DU_2
 ((
ušt32_t
)0x00000004)

	)

2592 
	#RTC_DR_DU_3
 ((
ušt32_t
)0x00000008)

	)

2595 
	#RTC_CR_COE
 ((
ušt32_t
)0x00800000)

	)

2596 
	#RTC_CR_OSEL
 ((
ušt32_t
)0x00600000)

	)

2597 
	#RTC_CR_OSEL_0
 ((
ušt32_t
)0x00200000)

	)

2598 
	#RTC_CR_OSEL_1
 ((
ušt32_t
)0x00400000)

	)

2599 
	#RTC_CR_POL
 ((
ušt32_t
)0x00100000)

	)

2600 
	#RTC_CR_COSEL
 ((
ušt32_t
)0x00080000)

	)

2601 
	#RTC_CR_BCK
 ((
ušt32_t
)0x00040000)

	)

2602 
	#RTC_CR_SUB1H
 ((
ušt32_t
)0x00020000)

	)

2603 
	#RTC_CR_ADD1H
 ((
ušt32_t
)0x00010000)

	)

2604 
	#RTC_CR_TSIE
 ((
ušt32_t
)0x00008000)

	)

2605 
	#RTC_CR_WUTIE
 ((
ušt32_t
)0x00004000)

	)

2606 
	#RTC_CR_ALRBIE
 ((
ušt32_t
)0x00002000)

	)

2607 
	#RTC_CR_ALRAIE
 ((
ušt32_t
)0x00001000)

	)

2608 
	#RTC_CR_TSE
 ((
ušt32_t
)0x00000800)

	)

2609 
	#RTC_CR_WUTE
 ((
ušt32_t
)0x00000400)

	)

2610 
	#RTC_CR_ALRBE
 ((
ušt32_t
)0x00000200)

	)

2611 
	#RTC_CR_ALRAE
 ((
ušt32_t
)0x00000100)

	)

2612 
	#RTC_CR_DCE
 ((
ušt32_t
)0x00000080)

	)

2613 
	#RTC_CR_FMT
 ((
ušt32_t
)0x00000040)

	)

2614 
	#RTC_CR_BYPSHAD
 ((
ušt32_t
)0x00000020)

	)

2615 
	#RTC_CR_REFCKON
 ((
ušt32_t
)0x00000010)

	)

2616 
	#RTC_CR_TSEDGE
 ((
ušt32_t
)0x00000008)

	)

2617 
	#RTC_CR_WUCKSEL
 ((
ušt32_t
)0x00000007)

	)

2618 
	#RTC_CR_WUCKSEL_0
 ((
ušt32_t
)0x00000001)

	)

2619 
	#RTC_CR_WUCKSEL_1
 ((
ušt32_t
)0x00000002)

	)

2620 
	#RTC_CR_WUCKSEL_2
 ((
ušt32_t
)0x00000004)

	)

2623 
	#RTC_ISR_RECALPF
 ((
ušt32_t
)0x00010000)

	)

2624 
	#RTC_ISR_TAMP1F
 ((
ušt32_t
)0x00002000)

	)

2625 
	#RTC_ISR_TAMP2F
 ((
ušt32_t
)0x00004000)

	)

2626 
	#RTC_ISR_TSOVF
 ((
ušt32_t
)0x00001000)

	)

2627 
	#RTC_ISR_TSF
 ((
ušt32_t
)0x00000800)

	)

2628 
	#RTC_ISR_WUTF
 ((
ušt32_t
)0x00000400)

	)

2629 
	#RTC_ISR_ALRBF
 ((
ušt32_t
)0x00000200)

	)

2630 
	#RTC_ISR_ALRAF
 ((
ušt32_t
)0x00000100)

	)

2631 
	#RTC_ISR_INIT
 ((
ušt32_t
)0x00000080)

	)

2632 
	#RTC_ISR_INITF
 ((
ušt32_t
)0x00000040)

	)

2633 
	#RTC_ISR_RSF
 ((
ušt32_t
)0x00000020)

	)

2634 
	#RTC_ISR_INITS
 ((
ušt32_t
)0x00000010)

	)

2635 
	#RTC_ISR_SHPF
 ((
ušt32_t
)0x00000008)

	)

2636 
	#RTC_ISR_WUTWF
 ((
ušt32_t
)0x00000004)

	)

2637 
	#RTC_ISR_ALRBWF
 ((
ušt32_t
)0x00000002)

	)

2638 
	#RTC_ISR_ALRAWF
 ((
ušt32_t
)0x00000001)

	)

2641 
	#RTC_PRER_PREDIV_A
 ((
ušt32_t
)0x007F0000)

	)

2642 
	#RTC_PRER_PREDIV_S
 ((
ušt32_t
)0x00007FFF)

	)

2645 
	#RTC_WUTR_WUT
 ((
ušt32_t
)0x0000FFFF)

	)

2648 
	#RTC_CALIBR_DCS
 ((
ušt32_t
)0x00000080)

	)

2649 
	#RTC_CALIBR_DC
 ((
ušt32_t
)0x0000001F)

	)

2652 
	#RTC_ALRMAR_MSK4
 ((
ušt32_t
)0x80000000)

	)

2653 
	#RTC_ALRMAR_WDSEL
 ((
ušt32_t
)0x40000000)

	)

2654 
	#RTC_ALRMAR_DT
 ((
ušt32_t
)0x30000000)

	)

2655 
	#RTC_ALRMAR_DT_0
 ((
ušt32_t
)0x10000000)

	)

2656 
	#RTC_ALRMAR_DT_1
 ((
ušt32_t
)0x20000000)

	)

2657 
	#RTC_ALRMAR_DU
 ((
ušt32_t
)0x0F000000)

	)

2658 
	#RTC_ALRMAR_DU_0
 ((
ušt32_t
)0x01000000)

	)

2659 
	#RTC_ALRMAR_DU_1
 ((
ušt32_t
)0x02000000)

	)

2660 
	#RTC_ALRMAR_DU_2
 ((
ušt32_t
)0x04000000)

	)

2661 
	#RTC_ALRMAR_DU_3
 ((
ušt32_t
)0x08000000)

	)

2662 
	#RTC_ALRMAR_MSK3
 ((
ušt32_t
)0x00800000)

	)

2663 
	#RTC_ALRMAR_PM
 ((
ušt32_t
)0x00400000)

	)

2664 
	#RTC_ALRMAR_HT
 ((
ušt32_t
)0x00300000)

	)

2665 
	#RTC_ALRMAR_HT_0
 ((
ušt32_t
)0x00100000)

	)

2666 
	#RTC_ALRMAR_HT_1
 ((
ušt32_t
)0x00200000)

	)

2667 
	#RTC_ALRMAR_HU
 ((
ušt32_t
)0x000F0000)

	)

2668 
	#RTC_ALRMAR_HU_0
 ((
ušt32_t
)0x00010000)

	)

2669 
	#RTC_ALRMAR_HU_1
 ((
ušt32_t
)0x00020000)

	)

2670 
	#RTC_ALRMAR_HU_2
 ((
ušt32_t
)0x00040000)

	)

2671 
	#RTC_ALRMAR_HU_3
 ((
ušt32_t
)0x00080000)

	)

2672 
	#RTC_ALRMAR_MSK2
 ((
ušt32_t
)0x00008000)

	)

2673 
	#RTC_ALRMAR_MNT
 ((
ušt32_t
)0x00007000)

	)

2674 
	#RTC_ALRMAR_MNT_0
 ((
ušt32_t
)0x00001000)

	)

2675 
	#RTC_ALRMAR_MNT_1
 ((
ušt32_t
)0x00002000)

	)

2676 
	#RTC_ALRMAR_MNT_2
 ((
ušt32_t
)0x00004000)

	)

2677 
	#RTC_ALRMAR_MNU
 ((
ušt32_t
)0x00000F00)

	)

2678 
	#RTC_ALRMAR_MNU_0
 ((
ušt32_t
)0x00000100)

	)

2679 
	#RTC_ALRMAR_MNU_1
 ((
ušt32_t
)0x00000200)

	)

2680 
	#RTC_ALRMAR_MNU_2
 ((
ušt32_t
)0x00000400)

	)

2681 
	#RTC_ALRMAR_MNU_3
 ((
ušt32_t
)0x00000800)

	)

2682 
	#RTC_ALRMAR_MSK1
 ((
ušt32_t
)0x00000080)

	)

2683 
	#RTC_ALRMAR_ST
 ((
ušt32_t
)0x00000070)

	)

2684 
	#RTC_ALRMAR_ST_0
 ((
ušt32_t
)0x00000010)

	)

2685 
	#RTC_ALRMAR_ST_1
 ((
ušt32_t
)0x00000020)

	)

2686 
	#RTC_ALRMAR_ST_2
 ((
ušt32_t
)0x00000040)

	)

2687 
	#RTC_ALRMAR_SU
 ((
ušt32_t
)0x0000000F)

	)

2688 
	#RTC_ALRMAR_SU_0
 ((
ušt32_t
)0x00000001)

	)

2689 
	#RTC_ALRMAR_SU_1
 ((
ušt32_t
)0x00000002)

	)

2690 
	#RTC_ALRMAR_SU_2
 ((
ušt32_t
)0x00000004)

	)

2691 
	#RTC_ALRMAR_SU_3
 ((
ušt32_t
)0x00000008)

	)

2694 
	#RTC_ALRMBR_MSK4
 ((
ušt32_t
)0x80000000)

	)

2695 
	#RTC_ALRMBR_WDSEL
 ((
ušt32_t
)0x40000000)

	)

2696 
	#RTC_ALRMBR_DT
 ((
ušt32_t
)0x30000000)

	)

2697 
	#RTC_ALRMBR_DT_0
 ((
ušt32_t
)0x10000000)

	)

2698 
	#RTC_ALRMBR_DT_1
 ((
ušt32_t
)0x20000000)

	)

2699 
	#RTC_ALRMBR_DU
 ((
ušt32_t
)0x0F000000)

	)

2700 
	#RTC_ALRMBR_DU_0
 ((
ušt32_t
)0x01000000)

	)

2701 
	#RTC_ALRMBR_DU_1
 ((
ušt32_t
)0x02000000)

	)

2702 
	#RTC_ALRMBR_DU_2
 ((
ušt32_t
)0x04000000)

	)

2703 
	#RTC_ALRMBR_DU_3
 ((
ušt32_t
)0x08000000)

	)

2704 
	#RTC_ALRMBR_MSK3
 ((
ušt32_t
)0x00800000)

	)

2705 
	#RTC_ALRMBR_PM
 ((
ušt32_t
)0x00400000)

	)

2706 
	#RTC_ALRMBR_HT
 ((
ušt32_t
)0x00300000)

	)

2707 
	#RTC_ALRMBR_HT_0
 ((
ušt32_t
)0x00100000)

	)

2708 
	#RTC_ALRMBR_HT_1
 ((
ušt32_t
)0x00200000)

	)

2709 
	#RTC_ALRMBR_HU
 ((
ušt32_t
)0x000F0000)

	)

2710 
	#RTC_ALRMBR_HU_0
 ((
ušt32_t
)0x00010000)

	)

2711 
	#RTC_ALRMBR_HU_1
 ((
ušt32_t
)0x00020000)

	)

2712 
	#RTC_ALRMBR_HU_2
 ((
ušt32_t
)0x00040000)

	)

2713 
	#RTC_ALRMBR_HU_3
 ((
ušt32_t
)0x00080000)

	)

2714 
	#RTC_ALRMBR_MSK2
 ((
ušt32_t
)0x00008000)

	)

2715 
	#RTC_ALRMBR_MNT
 ((
ušt32_t
)0x00007000)

	)

2716 
	#RTC_ALRMBR_MNT_0
 ((
ušt32_t
)0x00001000)

	)

2717 
	#RTC_ALRMBR_MNT_1
 ((
ušt32_t
)0x00002000)

	)

2718 
	#RTC_ALRMBR_MNT_2
 ((
ušt32_t
)0x00004000)

	)

2719 
	#RTC_ALRMBR_MNU
 ((
ušt32_t
)0x00000F00)

	)

2720 
	#RTC_ALRMBR_MNU_0
 ((
ušt32_t
)0x00000100)

	)

2721 
	#RTC_ALRMBR_MNU_1
 ((
ušt32_t
)0x00000200)

	)

2722 
	#RTC_ALRMBR_MNU_2
 ((
ušt32_t
)0x00000400)

	)

2723 
	#RTC_ALRMBR_MNU_3
 ((
ušt32_t
)0x00000800)

	)

2724 
	#RTC_ALRMBR_MSK1
 ((
ušt32_t
)0x00000080)

	)

2725 
	#RTC_ALRMBR_ST
 ((
ušt32_t
)0x00000070)

	)

2726 
	#RTC_ALRMBR_ST_0
 ((
ušt32_t
)0x00000010)

	)

2727 
	#RTC_ALRMBR_ST_1
 ((
ušt32_t
)0x00000020)

	)

2728 
	#RTC_ALRMBR_ST_2
 ((
ušt32_t
)0x00000040)

	)

2729 
	#RTC_ALRMBR_SU
 ((
ušt32_t
)0x0000000F)

	)

2730 
	#RTC_ALRMBR_SU_0
 ((
ušt32_t
)0x00000001)

	)

2731 
	#RTC_ALRMBR_SU_1
 ((
ušt32_t
)0x00000002)

	)

2732 
	#RTC_ALRMBR_SU_2
 ((
ušt32_t
)0x00000004)

	)

2733 
	#RTC_ALRMBR_SU_3
 ((
ušt32_t
)0x00000008)

	)

2736 
	#RTC_WPR_KEY
 ((
ušt32_t
)0x000000FF)

	)

2739 
	#RTC_SSR_SS
 ((
ušt32_t
)0x0000FFFF)

	)

2742 
	#RTC_SHIFTR_SUBFS
 ((
ušt32_t
)0x00007FFF)

	)

2743 
	#RTC_SHIFTR_ADD1S
 ((
ušt32_t
)0x80000000)

	)

2746 
	#RTC_TSTR_PM
 ((
ušt32_t
)0x00400000)

	)

2747 
	#RTC_TSTR_HT
 ((
ušt32_t
)0x00300000)

	)

2748 
	#RTC_TSTR_HT_0
 ((
ušt32_t
)0x00100000)

	)

2749 
	#RTC_TSTR_HT_1
 ((
ušt32_t
)0x00200000)

	)

2750 
	#RTC_TSTR_HU
 ((
ušt32_t
)0x000F0000)

	)

2751 
	#RTC_TSTR_HU_0
 ((
ušt32_t
)0x00010000)

	)

2752 
	#RTC_TSTR_HU_1
 ((
ušt32_t
)0x00020000)

	)

2753 
	#RTC_TSTR_HU_2
 ((
ušt32_t
)0x00040000)

	)

2754 
	#RTC_TSTR_HU_3
 ((
ušt32_t
)0x00080000)

	)

2755 
	#RTC_TSTR_MNT
 ((
ušt32_t
)0x00007000)

	)

2756 
	#RTC_TSTR_MNT_0
 ((
ušt32_t
)0x00001000)

	)

2757 
	#RTC_TSTR_MNT_1
 ((
ušt32_t
)0x00002000)

	)

2758 
	#RTC_TSTR_MNT_2
 ((
ušt32_t
)0x00004000)

	)

2759 
	#RTC_TSTR_MNU
 ((
ušt32_t
)0x00000F00)

	)

2760 
	#RTC_TSTR_MNU_0
 ((
ušt32_t
)0x00000100)

	)

2761 
	#RTC_TSTR_MNU_1
 ((
ušt32_t
)0x00000200)

	)

2762 
	#RTC_TSTR_MNU_2
 ((
ušt32_t
)0x00000400)

	)

2763 
	#RTC_TSTR_MNU_3
 ((
ušt32_t
)0x00000800)

	)

2764 
	#RTC_TSTR_ST
 ((
ušt32_t
)0x00000070)

	)

2765 
	#RTC_TSTR_ST_0
 ((
ušt32_t
)0x00000010)

	)

2766 
	#RTC_TSTR_ST_1
 ((
ušt32_t
)0x00000020)

	)

2767 
	#RTC_TSTR_ST_2
 ((
ušt32_t
)0x00000040)

	)

2768 
	#RTC_TSTR_SU
 ((
ušt32_t
)0x0000000F)

	)

2769 
	#RTC_TSTR_SU_0
 ((
ušt32_t
)0x00000001)

	)

2770 
	#RTC_TSTR_SU_1
 ((
ušt32_t
)0x00000002)

	)

2771 
	#RTC_TSTR_SU_2
 ((
ušt32_t
)0x00000004)

	)

2772 
	#RTC_TSTR_SU_3
 ((
ušt32_t
)0x00000008)

	)

2775 
	#RTC_TSDR_WDU
 ((
ušt32_t
)0x0000E000)

	)

2776 
	#RTC_TSDR_WDU_0
 ((
ušt32_t
)0x00002000)

	)

2777 
	#RTC_TSDR_WDU_1
 ((
ušt32_t
)0x00004000)

	)

2778 
	#RTC_TSDR_WDU_2
 ((
ušt32_t
)0x00008000)

	)

2779 
	#RTC_TSDR_MT
 ((
ušt32_t
)0x00001000)

	)

2780 
	#RTC_TSDR_MU
 ((
ušt32_t
)0x00000F00)

	)

2781 
	#RTC_TSDR_MU_0
 ((
ušt32_t
)0x00000100)

	)

2782 
	#RTC_TSDR_MU_1
 ((
ušt32_t
)0x00000200)

	)

2783 
	#RTC_TSDR_MU_2
 ((
ušt32_t
)0x00000400)

	)

2784 
	#RTC_TSDR_MU_3
 ((
ušt32_t
)0x00000800)

	)

2785 
	#RTC_TSDR_DT
 ((
ušt32_t
)0x00000030)

	)

2786 
	#RTC_TSDR_DT_0
 ((
ušt32_t
)0x00000010)

	)

2787 
	#RTC_TSDR_DT_1
 ((
ušt32_t
)0x00000020)

	)

2788 
	#RTC_TSDR_DU
 ((
ušt32_t
)0x0000000F)

	)

2789 
	#RTC_TSDR_DU_0
 ((
ušt32_t
)0x00000001)

	)

2790 
	#RTC_TSDR_DU_1
 ((
ušt32_t
)0x00000002)

	)

2791 
	#RTC_TSDR_DU_2
 ((
ušt32_t
)0x00000004)

	)

2792 
	#RTC_TSDR_DU_3
 ((
ušt32_t
)0x00000008)

	)

2795 
	#RTC_TSSSR_SS
 ((
ušt32_t
)0x0000FFFF)

	)

2798 
	#RTC_CALR_CALP
 ((
ušt32_t
)0x00008000)

	)

2799 
	#RTC_CALR_CALW8
 ((
ušt32_t
)0x00004000)

	)

2800 
	#RTC_CALR_CALW16
 ((
ušt32_t
)0x00002000)

	)

2801 
	#RTC_CALR_CALM
 ((
ušt32_t
)0x000001FF)

	)

2802 
	#RTC_CALR_CALM_0
 ((
ušt32_t
)0x00000001)

	)

2803 
	#RTC_CALR_CALM_1
 ((
ušt32_t
)0x00000002)

	)

2804 
	#RTC_CALR_CALM_2
 ((
ušt32_t
)0x00000004)

	)

2805 
	#RTC_CALR_CALM_3
 ((
ušt32_t
)0x00000008)

	)

2806 
	#RTC_CALR_CALM_4
 ((
ušt32_t
)0x00000010)

	)

2807 
	#RTC_CALR_CALM_5
 ((
ušt32_t
)0x00000020)

	)

2808 
	#RTC_CALR_CALM_6
 ((
ušt32_t
)0x00000040)

	)

2809 
	#RTC_CALR_CALM_7
 ((
ušt32_t
)0x00000080)

	)

2810 
	#RTC_CALR_CALM_8
 ((
ušt32_t
)0x00000100)

	)

2813 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
ušt32_t
)0x00040000)

	)

2814 
	#RTC_TAFCR_TSINSEL
 ((
ušt32_t
)0x00020000)

	)

2815 
	#RTC_TAFCR_TAMPINSEL
 ((
ušt32_t
)0x00010000)

	)

2816 
	#RTC_TAFCR_TAMPPUDIS
 ((
ušt32_t
)0x00008000)

	)

2817 
	#RTC_TAFCR_TAMPPRCH
 ((
ušt32_t
)0x00006000)

	)

2818 
	#RTC_TAFCR_TAMPPRCH_0
 ((
ušt32_t
)0x00002000)

	)

2819 
	#RTC_TAFCR_TAMPPRCH_1
 ((
ušt32_t
)0x00004000)

	)

2820 
	#RTC_TAFCR_TAMPFLT
 ((
ušt32_t
)0x00001800)

	)

2821 
	#RTC_TAFCR_TAMPFLT_0
 ((
ušt32_t
)0x00000800)

	)

2822 
	#RTC_TAFCR_TAMPFLT_1
 ((
ušt32_t
)0x00001000)

	)

2823 
	#RTC_TAFCR_TAMPFREQ
 ((
ušt32_t
)0x00000700)

	)

2824 
	#RTC_TAFCR_TAMPFREQ_0
 ((
ušt32_t
)0x00000100)

	)

2825 
	#RTC_TAFCR_TAMPFREQ_1
 ((
ušt32_t
)0x00000200)

	)

2826 
	#RTC_TAFCR_TAMPFREQ_2
 ((
ušt32_t
)0x00000400)

	)

2827 
	#RTC_TAFCR_TAMPTS
 ((
ušt32_t
)0x00000080)

	)

2828 
	#RTC_TAFCR_TAMP2TRG
 ((
ušt32_t
)0x00000010)

	)

2829 
	#RTC_TAFCR_TAMP2E
 ((
ušt32_t
)0x00000008)

	)

2830 
	#RTC_TAFCR_TAMPIE
 ((
ušt32_t
)0x00000004)

	)

2831 
	#RTC_TAFCR_TAMP1TRG
 ((
ušt32_t
)0x00000002)

	)

2832 
	#RTC_TAFCR_TAMP1E
 ((
ušt32_t
)0x00000001)

	)

2835 
	#RTC_ALRMASSR_MASKSS
 ((
ušt32_t
)0x0F000000)

	)

2836 
	#RTC_ALRMASSR_MASKSS_0
 ((
ušt32_t
)0x01000000)

	)

2837 
	#RTC_ALRMASSR_MASKSS_1
 ((
ušt32_t
)0x02000000)

	)

2838 
	#RTC_ALRMASSR_MASKSS_2
 ((
ušt32_t
)0x04000000)

	)

2839 
	#RTC_ALRMASSR_MASKSS_3
 ((
ušt32_t
)0x08000000)

	)

2840 
	#RTC_ALRMASSR_SS
 ((
ušt32_t
)0x00007FFF)

	)

2843 
	#RTC_ALRMBSSR_MASKSS
 ((
ušt32_t
)0x0F000000)

	)

2844 
	#RTC_ALRMBSSR_MASKSS_0
 ((
ušt32_t
)0x01000000)

	)

2845 
	#RTC_ALRMBSSR_MASKSS_1
 ((
ušt32_t
)0x02000000)

	)

2846 
	#RTC_ALRMBSSR_MASKSS_2
 ((
ušt32_t
)0x04000000)

	)

2847 
	#RTC_ALRMBSSR_MASKSS_3
 ((
ušt32_t
)0x08000000)

	)

2848 
	#RTC_ALRMBSSR_SS
 ((
ušt32_t
)0x00007FFF)

	)

2851 
	#RTC_BKP0R
 ((
ušt32_t
)0xFFFFFFFF)

	)

2854 
	#RTC_BKP1R
 ((
ušt32_t
)0xFFFFFFFF)

	)

2857 
	#RTC_BKP2R
 ((
ušt32_t
)0xFFFFFFFF)

	)

2860 
	#RTC_BKP3R
 ((
ušt32_t
)0xFFFFFFFF)

	)

2863 
	#RTC_BKP4R
 ((
ušt32_t
)0xFFFFFFFF)

	)

2866 
	#RTC_BKP5R
 ((
ušt32_t
)0xFFFFFFFF)

	)

2869 
	#RTC_BKP6R
 ((
ušt32_t
)0xFFFFFFFF)

	)

2872 
	#RTC_BKP7R
 ((
ušt32_t
)0xFFFFFFFF)

	)

2875 
	#RTC_BKP8R
 ((
ušt32_t
)0xFFFFFFFF)

	)

2878 
	#RTC_BKP9R
 ((
ušt32_t
)0xFFFFFFFF)

	)

2881 
	#RTC_BKP10R
 ((
ušt32_t
)0xFFFFFFFF)

	)

2884 
	#RTC_BKP11R
 ((
ušt32_t
)0xFFFFFFFF)

	)

2887 
	#RTC_BKP12R
 ((
ušt32_t
)0xFFFFFFFF)

	)

2890 
	#RTC_BKP13R
 ((
ušt32_t
)0xFFFFFFFF)

	)

2893 
	#RTC_BKP14R
 ((
ušt32_t
)0xFFFFFFFF)

	)

2896 
	#RTC_BKP15R
 ((
ušt32_t
)0xFFFFFFFF)

	)

2899 
	#RTC_BKP16R
 ((
ušt32_t
)0xFFFFFFFF)

	)

2902 
	#RTC_BKP17R
 ((
ušt32_t
)0xFFFFFFFF)

	)

2905 
	#RTC_BKP18R
 ((
ušt32_t
)0xFFFFFFFF)

	)

2908 
	#RTC_BKP19R
 ((
ušt32_t
)0xFFFFFFFF)

	)

2918 
	#SDIO_POWER_PWRCTRL
 ((
ušt32_t
)0x03è

	)

2919 
	#SDIO_POWER_PWRCTRL_0
 ((
ušt32_t
)0x01è

	)

2920 
	#SDIO_POWER_PWRCTRL_1
 ((
ušt32_t
)0x02è

	)

2923 
	#SDIO_CLKCR_CLKDIV
 ((
ušt32_t
)0x00FFè

	)

2924 
	#SDIO_CLKCR_CLKEN
 ((
ušt32_t
)0x0100è

	)

2925 
	#SDIO_CLKCR_PWRSAV
 ((
ušt32_t
)0x0200è

	)

2926 
	#SDIO_CLKCR_BYPASS
 ((
ušt32_t
)0x0400è

	)

2928 
	#SDIO_CLKCR_WIDBUS
 ((
ušt32_t
)0x1800è

	)

2929 
	#SDIO_CLKCR_WIDBUS_0
 ((
ušt32_t
)0x0800è

	)

2930 
	#SDIO_CLKCR_WIDBUS_1
 ((
ušt32_t
)0x1000è

	)

2932 
	#SDIO_CLKCR_NEGEDGE
 ((
ušt32_t
)0x2000è

	)

2933 
	#SDIO_CLKCR_HWFC_EN
 ((
ušt32_t
)0x4000è

	)

2936 
	#SDIO_ARG_CMDARG
 ((
ušt32_t
)0xFFFFFFFFè

	)

2939 
	#SDIO_CMD_CMDINDEX
 ((
ušt32_t
)0x003Fè

	)

2941 
	#SDIO_CMD_WAITRESP
 ((
ušt32_t
)0x00C0è

	)

2942 
	#SDIO_CMD_WAITRESP_0
 ((
ušt32_t
)0x0040è

	)

2943 
	#SDIO_CMD_WAITRESP_1
 ((
ušt32_t
)0x0080è

	)

2945 
	#SDIO_CMD_WAITINT
 ((
ušt32_t
)0x0100è

	)

2946 
	#SDIO_CMD_WAITPEND
 ((
ušt32_t
)0x0200è

	)

2947 
	#SDIO_CMD_CPSMEN
 ((
ušt32_t
)0x0400è

	)

2948 
	#SDIO_CMD_SDIOSUSPEND
 ((
ušt32_t
)0x0800è

	)

2949 
	#SDIO_CMD_ENCMDCOMPL
 ((
ušt32_t
)0x1000è

	)

2950 
	#SDIO_CMD_NIEN
 ((
ušt32_t
)0x2000è

	)

2951 
	#SDIO_CMD_CEATACMD
 ((
ušt32_t
)0x4000è

	)

2954 
	#SDIO_RESPCMD_RESPCMD
 ((
ušt32_t
)0x3Fè

	)

2957 
	#SDIO_RESP0_CARDSTATUS0
 ((
ušt32_t
)0xFFFFFFFFè

	)

2960 
	#SDIO_RESP1_CARDSTATUS1
 ((
ušt32_t
)0xFFFFFFFFè

	)

2963 
	#SDIO_RESP2_CARDSTATUS2
 ((
ušt32_t
)0xFFFFFFFFè

	)

2966 
	#SDIO_RESP3_CARDSTATUS3
 ((
ušt32_t
)0xFFFFFFFFè

	)

2969 
	#SDIO_RESP4_CARDSTATUS4
 ((
ušt32_t
)0xFFFFFFFFè

	)

2972 
	#SDIO_DTIMER_DATATIME
 ((
ušt32_t
)0xFFFFFFFFè

	)

2975 
	#SDIO_DLEN_DATALENGTH
 ((
ušt32_t
)0x01FFFFFFè

	)

2978 
	#SDIO_DCTRL_DTEN
 ((
ušt32_t
)0x0001è

	)

2979 
	#SDIO_DCTRL_DTDIR
 ((
ušt32_t
)0x0002è

	)

2980 
	#SDIO_DCTRL_DTMODE
 ((
ušt32_t
)0x0004è

	)

2981 
	#SDIO_DCTRL_DMAEN
 ((
ušt32_t
)0x0008è

	)

2983 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
ušt32_t
)0x00F0è

	)

2984 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
ušt32_t
)0x0010è

	)

2985 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
ušt32_t
)0x0020è

	)

2986 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
ušt32_t
)0x0040è

	)

2987 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
ušt32_t
)0x0080è

	)

2989 
	#SDIO_DCTRL_RWSTART
 ((
ušt32_t
)0x0100è

	)

2990 
	#SDIO_DCTRL_RWSTOP
 ((
ušt32_t
)0x0200è

	)

2991 
	#SDIO_DCTRL_RWMOD
 ((
ušt32_t
)0x0400è

	)

2992 
	#SDIO_DCTRL_SDIOEN
 ((
ušt32_t
)0x0800è

	)

2995 
	#SDIO_DCOUNT_DATACOUNT
 ((
ušt32_t
)0x01FFFFFFè

	)

2998 
	#SDIO_STA_CCRCFAIL
 ((
ušt32_t
)0x00000001è

	)

2999 
	#SDIO_STA_DCRCFAIL
 ((
ušt32_t
)0x00000002è

	)

3000 
	#SDIO_STA_CTIMEOUT
 ((
ušt32_t
)0x00000004è

	)

3001 
	#SDIO_STA_DTIMEOUT
 ((
ušt32_t
)0x00000008è

	)

3002 
	#SDIO_STA_TXUNDERR
 ((
ušt32_t
)0x00000010è

	)

3003 
	#SDIO_STA_RXOVERR
 ((
ušt32_t
)0x00000020è

	)

3004 
	#SDIO_STA_CMDREND
 ((
ušt32_t
)0x00000040è

	)

3005 
	#SDIO_STA_CMDSENT
 ((
ušt32_t
)0x00000080è

	)

3006 
	#SDIO_STA_DATAEND
 ((
ušt32_t
)0x00000100è

	)

3007 
	#SDIO_STA_STBITERR
 ((
ušt32_t
)0x00000200è

	)

3008 
	#SDIO_STA_DBCKEND
 ((
ušt32_t
)0x00000400è

	)

3009 
	#SDIO_STA_CMDACT
 ((
ušt32_t
)0x00000800è

	)

3010 
	#SDIO_STA_TXACT
 ((
ušt32_t
)0x00001000è

	)

3011 
	#SDIO_STA_RXACT
 ((
ušt32_t
)0x00002000è

	)

3012 
	#SDIO_STA_TXFIFOHE
 ((
ušt32_t
)0x00004000è

	)

3013 
	#SDIO_STA_RXFIFOHF
 ((
ušt32_t
)0x00008000è

	)

3014 
	#SDIO_STA_TXFIFOF
 ((
ušt32_t
)0x00010000è

	)

3015 
	#SDIO_STA_RXFIFOF
 ((
ušt32_t
)0x00020000è

	)

3016 
	#SDIO_STA_TXFIFOE
 ((
ušt32_t
)0x00040000è

	)

3017 
	#SDIO_STA_RXFIFOE
 ((
ušt32_t
)0x00080000è

	)

3018 
	#SDIO_STA_TXDAVL
 ((
ušt32_t
)0x00100000è

	)

3019 
	#SDIO_STA_RXDAVL
 ((
ušt32_t
)0x00200000è

	)

3020 
	#SDIO_STA_SDIOIT
 ((
ušt32_t
)0x00400000è

	)

3021 
	#SDIO_STA_CEATAEND
 ((
ušt32_t
)0x00800000è

	)

3024 
	#SDIO_ICR_CCRCFAILC
 ((
ušt32_t
)0x00000001è

	)

3025 
	#SDIO_ICR_DCRCFAILC
 ((
ušt32_t
)0x00000002è

	)

3026 
	#SDIO_ICR_CTIMEOUTC
 ((
ušt32_t
)0x00000004è

	)

3027 
	#SDIO_ICR_DTIMEOUTC
 ((
ušt32_t
)0x00000008è

	)

3028 
	#SDIO_ICR_TXUNDERRC
 ((
ušt32_t
)0x00000010è

	)

3029 
	#SDIO_ICR_RXOVERRC
 ((
ušt32_t
)0x00000020è

	)

3030 
	#SDIO_ICR_CMDRENDC
 ((
ušt32_t
)0x00000040è

	)

3031 
	#SDIO_ICR_CMDSENTC
 ((
ušt32_t
)0x00000080è

	)

3032 
	#SDIO_ICR_DATAENDC
 ((
ušt32_t
)0x00000100è

	)

3033 
	#SDIO_ICR_STBITERRC
 ((
ušt32_t
)0x00000200è

	)

3034 
	#SDIO_ICR_DBCKENDC
 ((
ušt32_t
)0x00000400è

	)

3035 
	#SDIO_ICR_SDIOITC
 ((
ušt32_t
)0x00400000è

	)

3036 
	#SDIO_ICR_CEATAENDC
 ((
ušt32_t
)0x00800000è

	)

3039 
	#SDIO_MASK_CCRCFAILIE
 ((
ušt32_t
)0x00000001è

	)

3040 
	#SDIO_MASK_DCRCFAILIE
 ((
ušt32_t
)0x00000002è

	)

3041 
	#SDIO_MASK_CTIMEOUTIE
 ((
ušt32_t
)0x00000004è

	)

3042 
	#SDIO_MASK_DTIMEOUTIE
 ((
ušt32_t
)0x00000008è

	)

3043 
	#SDIO_MASK_TXUNDERRIE
 ((
ušt32_t
)0x00000010è

	)

3044 
	#SDIO_MASK_RXOVERRIE
 ((
ušt32_t
)0x00000020è

	)

3045 
	#SDIO_MASK_CMDRENDIE
 ((
ušt32_t
)0x00000040è

	)

3046 
	#SDIO_MASK_CMDSENTIE
 ((
ušt32_t
)0x00000080è

	)

3047 
	#SDIO_MASK_DATAENDIE
 ((
ušt32_t
)0x00000100è

	)

3048 
	#SDIO_MASK_STBITERRIE
 ((
ušt32_t
)0x00000200è

	)

3049 
	#SDIO_MASK_DBCKENDIE
 ((
ušt32_t
)0x00000400è

	)

3050 
	#SDIO_MASK_CMDACTIE
 ((
ušt32_t
)0x00000800è

	)

3051 
	#SDIO_MASK_TXACTIE
 ((
ušt32_t
)0x00001000è

	)

3052 
	#SDIO_MASK_RXACTIE
 ((
ušt32_t
)0x00002000è

	)

3053 
	#SDIO_MASK_TXFIFOHEIE
 ((
ušt32_t
)0x00004000è

	)

3054 
	#SDIO_MASK_RXFIFOHFIE
 ((
ušt32_t
)0x00008000è

	)

3055 
	#SDIO_MASK_TXFIFOFIE
 ((
ušt32_t
)0x00010000è

	)

3056 
	#SDIO_MASK_RXFIFOFIE
 ((
ušt32_t
)0x00020000è

	)

3057 
	#SDIO_MASK_TXFIFOEIE
 ((
ušt32_t
)0x00040000è

	)

3058 
	#SDIO_MASK_RXFIFOEIE
 ((
ušt32_t
)0x00080000è

	)

3059 
	#SDIO_MASK_TXDAVLIE
 ((
ušt32_t
)0x00100000è

	)

3060 
	#SDIO_MASK_RXDAVLIE
 ((
ušt32_t
)0x00200000è

	)

3061 
	#SDIO_MASK_SDIOITIE
 ((
ušt32_t
)0x00400000è

	)

3062 
	#SDIO_MASK_CEATAENDIE
 ((
ušt32_t
)0x00800000è

	)

3065 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
ušt32_t
)0x00FFFFFFè

	)

3068 
	#SDIO_FIFO_FIFODATA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3076 
	#SPI_CR1_CPHA
 ((
ušt32_t
)0x00000001è

	)

3077 
	#SPI_CR1_CPOL
 ((
ušt32_t
)0x00000002è

	)

3078 
	#SPI_CR1_MSTR
 ((
ušt32_t
)0x00000004è

	)

3080 
	#SPI_CR1_BR
 ((
ušt32_t
)0x00000038è

	)

3081 
	#SPI_CR1_BR_0
 ((
ušt32_t
)0x00000008è

	)

3082 
	#SPI_CR1_BR_1
 ((
ušt32_t
)0x00000010è

	)

3083 
	#SPI_CR1_BR_2
 ((
ušt32_t
)0x00000020è

	)

3085 
	#SPI_CR1_SPE
 ((
ušt32_t
)0x00000040è

	)

3086 
	#SPI_CR1_LSBFIRST
 ((
ušt32_t
)0x00000080è

	)

3087 
	#SPI_CR1_SSI
 ((
ušt32_t
)0x00000100è

	)

3088 
	#SPI_CR1_SSM
 ((
ušt32_t
)0x00000200è

	)

3089 
	#SPI_CR1_RXONLY
 ((
ušt32_t
)0x00000400è

	)

3090 
	#SPI_CR1_DFF
 ((
ušt32_t
)0x00000800è

	)

3091 
	#SPI_CR1_CRCNEXT
 ((
ušt32_t
)0x00001000è

	)

3092 
	#SPI_CR1_CRCEN
 ((
ušt32_t
)0x00002000è

	)

3093 
	#SPI_CR1_BIDIOE
 ((
ušt32_t
)0x00004000è

	)

3094 
	#SPI_CR1_BIDIMODE
 ((
ušt32_t
)0x00008000è

	)

3097 
	#SPI_CR2_RXDMAEN
 ((
ušt32_t
)0x00000001è

	)

3098 
	#SPI_CR2_TXDMAEN
 ((
ušt32_t
)0x00000002è

	)

3099 
	#SPI_CR2_SSOE
 ((
ušt32_t
)0x00000004è

	)

3100 
	#SPI_CR2_FRF
 ((
ušt32_t
)0x00000010è

	)

3101 
	#SPI_CR2_ERRIE
 ((
ušt32_t
)0x00000020è

	)

3102 
	#SPI_CR2_RXNEIE
 ((
ušt32_t
)0x00000040è

	)

3103 
	#SPI_CR2_TXEIE
 ((
ušt32_t
)0x00000080è

	)

3106 
	#SPI_SR_RXNE
 ((
ušt32_t
)0x00000001è

	)

3107 
	#SPI_SR_TXE
 ((
ušt32_t
)0x00000002è

	)

3108 
	#SPI_SR_CHSIDE
 ((
ušt32_t
)0x00000004è

	)

3109 
	#SPI_SR_UDR
 ((
ušt32_t
)0x00000008è

	)

3110 
	#SPI_SR_CRCERR
 ((
ušt32_t
)0x00000010è

	)

3111 
	#SPI_SR_MODF
 ((
ušt32_t
)0x00000020è

	)

3112 
	#SPI_SR_OVR
 ((
ušt32_t
)0x00000040è

	)

3113 
	#SPI_SR_BSY
 ((
ušt32_t
)0x00000080è

	)

3114 
	#SPI_SR_FRE
 ((
ušt32_t
)0x00000100è

	)

3117 
	#SPI_DR_DR
 ((
ušt32_t
)0x0000FFFFè

	)

3120 
	#SPI_CRCPR_CRCPOLY
 ((
ušt32_t
)0x0000FFFFè

	)

3123 
	#SPI_RXCRCR_RXCRC
 ((
ušt32_t
)0x0000FFFFè

	)

3126 
	#SPI_TXCRCR_TXCRC
 ((
ušt32_t
)0x0000FFFFè

	)

3129 
	#SPI_I2SCFGR_CHLEN
 ((
ušt32_t
)0x00000001è

	)

3131 
	#SPI_I2SCFGR_DATLEN
 ((
ušt32_t
)0x00000006è

	)

3132 
	#SPI_I2SCFGR_DATLEN_0
 ((
ušt32_t
)0x00000002è

	)

3133 
	#SPI_I2SCFGR_DATLEN_1
 ((
ušt32_t
)0x00000004è

	)

3135 
	#SPI_I2SCFGR_CKPOL
 ((
ušt32_t
)0x00000008è

	)

3137 
	#SPI_I2SCFGR_I2SSTD
 ((
ušt32_t
)0x00000030è

	)

3138 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ušt32_t
)0x00000010è

	)

3139 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ušt32_t
)0x00000020è

	)

3141 
	#SPI_I2SCFGR_PCMSYNC
 ((
ušt32_t
)0x00000080è

	)

3143 
	#SPI_I2SCFGR_I2SCFG
 ((
ušt32_t
)0x00000300è

	)

3144 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ušt32_t
)0x00000100è

	)

3145 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ušt32_t
)0x00000200è

	)

3147 
	#SPI_I2SCFGR_I2SE
 ((
ušt32_t
)0x00000400è

	)

3148 
	#SPI_I2SCFGR_I2SMOD
 ((
ušt32_t
)0x00000800è

	)

3151 
	#SPI_I2SPR_I2SDIV
 ((
ušt32_t
)0x000000FFè

	)

3152 
	#SPI_I2SPR_ODD
 ((
ušt32_t
)0x00000100è

	)

3153 
	#SPI_I2SPR_MCKOE
 ((
ušt32_t
)0x00000200è

	)

3161 
	#SYSCFG_MEMRMP_MEM_MODE
 ((
ušt32_t
)0x00000007è

	)

3162 
	#SYSCFG_MEMRMP_MEM_MODE_0
 ((
ušt32_t
)0x00000001)

	)

3163 
	#SYSCFG_MEMRMP_MEM_MODE_1
 ((
ušt32_t
)0x00000002)

	)

3164 
	#SYSCFG_MEMRMP_MEM_MODE_2
 ((
ušt32_t
)0x00000004)

	)

3167 
	#SYSCFG_PMC_ADC1DC2
 ((
ušt32_t
)0x00010000è

	)

3170 
	#SYSCFG_EXTICR1_EXTI0
 ((
ušt32_t
)0x000Fè

	)

3171 
	#SYSCFG_EXTICR1_EXTI1
 ((
ušt32_t
)0x00F0è

	)

3172 
	#SYSCFG_EXTICR1_EXTI2
 ((
ušt32_t
)0x0F00è

	)

3173 
	#SYSCFG_EXTICR1_EXTI3
 ((
ušt32_t
)0xF000è

	)

3177 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
ušt32_t
)0x0000è

	)

3178 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
ušt32_t
)0x0001è

	)

3179 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
ušt32_t
)0x0002è

	)

3180 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
ušt32_t
)0x0003è

	)

3181 
	#SYSCFG_EXTICR1_EXTI0_PE
 ((
ušt32_t
)0x0004è

	)

3182 
	#SYSCFG_EXTICR1_EXTI0_PH
 ((
ušt32_t
)0x0007è

	)

3187 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
ušt32_t
)0x0000è

	)

3188 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
ušt32_t
)0x0010è

	)

3189 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
ušt32_t
)0x0020è

	)

3190 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
ušt32_t
)0x0030è

	)

3191 
	#SYSCFG_EXTICR1_EXTI1_PE
 ((
ušt32_t
)0x0040è

	)

3192 
	#SYSCFG_EXTICR1_EXTI1_PH
 ((
ušt32_t
)0x0070è

	)

3197 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
ušt32_t
)0x0000è

	)

3198 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
ušt32_t
)0x0100è

	)

3199 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
ušt32_t
)0x0200è

	)

3200 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
ušt32_t
)0x0300è

	)

3201 
	#SYSCFG_EXTICR1_EXTI2_PE
 ((
ušt32_t
)0x0400è

	)

3202 
	#SYSCFG_EXTICR1_EXTI2_PH
 ((
ušt32_t
)0x0700è

	)

3207 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
ušt32_t
)0x0000è

	)

3208 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
ušt32_t
)0x1000è

	)

3209 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
ušt32_t
)0x2000è

	)

3210 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
ušt32_t
)0x3000è

	)

3211 
	#SYSCFG_EXTICR1_EXTI3_PE
 ((
ušt32_t
)0x4000è

	)

3212 
	#SYSCFG_EXTICR1_EXTI3_PH
 ((
ušt32_t
)0x7000è

	)

3215 
	#SYSCFG_EXTICR2_EXTI4
 ((
ušt32_t
)0x000Fè

	)

3216 
	#SYSCFG_EXTICR2_EXTI5
 ((
ušt32_t
)0x00F0è

	)

3217 
	#SYSCFG_EXTICR2_EXTI6
 ((
ušt32_t
)0x0F00è

	)

3218 
	#SYSCFG_EXTICR2_EXTI7
 ((
ušt32_t
)0xF000è

	)

3222 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
ušt32_t
)0x0000è

	)

3223 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
ušt32_t
)0x0001è

	)

3224 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
ušt32_t
)0x0002è

	)

3225 
	#SYSCFG_EXTICR2_EXTI4_PD
 ((
ušt32_t
)0x0003è

	)

3226 
	#SYSCFG_EXTICR2_EXTI4_PE
 ((
ušt32_t
)0x0004è

	)

3227 
	#SYSCFG_EXTICR2_EXTI4_PH
 ((
ušt32_t
)0x0007è

	)

3232 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
ušt32_t
)0x0000è

	)

3233 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
ušt32_t
)0x0010è

	)

3234 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
ušt32_t
)0x0020è

	)

3235 
	#SYSCFG_EXTICR2_EXTI5_PD
 ((
ušt32_t
)0x0030è

	)

3236 
	#SYSCFG_EXTICR2_EXTI5_PE
 ((
ušt32_t
)0x0040è

	)

3237 
	#SYSCFG_EXTICR2_EXTI5_PH
 ((
ušt32_t
)0x0070è

	)

3242 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
ušt32_t
)0x0000è

	)

3243 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
ušt32_t
)0x0100è

	)

3244 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
ušt32_t
)0x0200è

	)

3245 
	#SYSCFG_EXTICR2_EXTI6_PD
 ((
ušt32_t
)0x0300è

	)

3246 
	#SYSCFG_EXTICR2_EXTI6_PE
 ((
ušt32_t
)0x0400è

	)

3247 
	#SYSCFG_EXTICR2_EXTI6_PH
 ((
ušt32_t
)0x0700è

	)

3252 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
ušt32_t
)0x0000è

	)

3253 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
ušt32_t
)0x1000è

	)

3254 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
ušt32_t
)0x2000è

	)

3255 
	#SYSCFG_EXTICR2_EXTI7_PD
 ((
ušt32_t
)0x3000è

	)

3256 
	#SYSCFG_EXTICR2_EXTI7_PE
 ((
ušt32_t
)0x4000è

	)

3257 
	#SYSCFG_EXTICR2_EXTI7_PH
 ((
ušt32_t
)0x7000è

	)

3261 
	#SYSCFG_EXTICR3_EXTI8
 ((
ušt32_t
)0x000Fè

	)

3262 
	#SYSCFG_EXTICR3_EXTI9
 ((
ušt32_t
)0x00F0è

	)

3263 
	#SYSCFG_EXTICR3_EXTI10
 ((
ušt32_t
)0x0F00è

	)

3264 
	#SYSCFG_EXTICR3_EXTI11
 ((
ušt32_t
)0xF000è

	)

3269 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
ušt32_t
)0x0000è

	)

3270 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
ušt32_t
)0x0001è

	)

3271 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
ušt32_t
)0x0002è

	)

3272 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
ušt32_t
)0x0003è

	)

3273 
	#SYSCFG_EXTICR3_EXTI8_PE
 ((
ušt32_t
)0x0004è

	)

3274 
	#SYSCFG_EXTICR3_EXTI8_PH
 ((
ušt32_t
)0x0007è

	)

3279 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
ušt32_t
)0x0000è

	)

3280 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
ušt32_t
)0x0010è

	)

3281 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
ušt32_t
)0x0020è

	)

3282 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
ušt32_t
)0x0030è

	)

3283 
	#SYSCFG_EXTICR3_EXTI9_PE
 ((
ušt32_t
)0x0040è

	)

3284 
	#SYSCFG_EXTICR3_EXTI9_PH
 ((
ušt32_t
)0x0070è

	)

3289 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
ušt32_t
)0x0000è

	)

3290 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
ušt32_t
)0x0100è

	)

3291 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
ušt32_t
)0x0200è

	)

3292 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
ušt32_t
)0x0300è

	)

3293 
	#SYSCFG_EXTICR3_EXTI10_PE
 ((
ušt32_t
)0x0400è

	)

3294 
	#SYSCFG_EXTICR3_EXTI10_PH
 ((
ušt32_t
)0x0700è

	)

3299 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
ušt32_t
)0x0000è

	)

3300 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
ušt32_t
)0x1000è

	)

3301 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
ušt32_t
)0x2000è

	)

3302 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
ušt32_t
)0x3000è

	)

3303 
	#SYSCFG_EXTICR3_EXTI11_PE
 ((
ušt32_t
)0x4000è

	)

3304 
	#SYSCFG_EXTICR3_EXTI11_PH
 ((
ušt32_t
)0x7000è

	)

3307 
	#SYSCFG_EXTICR4_EXTI12
 ((
ušt32_t
)0x000Fè

	)

3308 
	#SYSCFG_EXTICR4_EXTI13
 ((
ušt32_t
)0x00F0è

	)

3309 
	#SYSCFG_EXTICR4_EXTI14
 ((
ušt32_t
)0x0F00è

	)

3310 
	#SYSCFG_EXTICR4_EXTI15
 ((
ušt32_t
)0xF000è

	)

3314 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
ušt32_t
)0x0000è

	)

3315 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
ušt32_t
)0x0001è

	)

3316 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
ušt32_t
)0x0002è

	)

3317 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
ušt32_t
)0x0003è

	)

3318 
	#SYSCFG_EXTICR4_EXTI12_PE
 ((
ušt32_t
)0x0004è

	)

3319 
	#SYSCFG_EXTICR4_EXTI12_PH
 ((
ušt32_t
)0x0007è

	)

3324 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
ušt32_t
)0x0000è

	)

3325 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
ušt32_t
)0x0010è

	)

3326 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
ušt32_t
)0x0020è

	)

3327 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
ušt32_t
)0x0030è

	)

3328 
	#SYSCFG_EXTICR4_EXTI13_PE
 ((
ušt32_t
)0x0040è

	)

3329 
	#SYSCFG_EXTICR4_EXTI13_PH
 ((
ušt32_t
)0x0070è

	)

3334 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
ušt32_t
)0x0000è

	)

3335 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
ušt32_t
)0x0100è

	)

3336 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
ušt32_t
)0x0200è

	)

3337 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
ušt32_t
)0x0300è

	)

3338 
	#SYSCFG_EXTICR4_EXTI14_PE
 ((
ušt32_t
)0x0400è

	)

3339 
	#SYSCFG_EXTICR4_EXTI14_PH
 ((
ušt32_t
)0x0700è

	)

3344 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
ušt32_t
)0x0000è

	)

3345 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
ušt32_t
)0x1000è

	)

3346 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
ušt32_t
)0x2000è

	)

3347 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
ušt32_t
)0x3000è

	)

3348 
	#SYSCFG_EXTICR4_EXTI15_PE
 ((
ušt32_t
)0x4000è

	)

3349 
	#SYSCFG_EXTICR4_EXTI15_PH
 ((
ušt32_t
)0x7000è

	)

3352 
	#SYSCFG_CMPCR_CMP_PD
 ((
ušt32_t
)0x00000001è

	)

3353 
	#SYSCFG_CMPCR_READY
 ((
ušt32_t
)0x00000100è

	)

3361 
	#TIM_CR1_CEN
 ((
ušt32_t
)0x0001è

	)

3362 
	#TIM_CR1_UDIS
 ((
ušt32_t
)0x0002è

	)

3363 
	#TIM_CR1_URS
 ((
ušt32_t
)0x0004è

	)

3364 
	#TIM_CR1_OPM
 ((
ušt32_t
)0x0008è

	)

3365 
	#TIM_CR1_DIR
 ((
ušt32_t
)0x0010è

	)

3367 
	#TIM_CR1_CMS
 ((
ušt32_t
)0x0060è

	)

3368 
	#TIM_CR1_CMS_0
 ((
ušt32_t
)0x0020è

	)

3369 
	#TIM_CR1_CMS_1
 ((
ušt32_t
)0x0040è

	)

3371 
	#TIM_CR1_ARPE
 ((
ušt32_t
)0x0080è

	)

3373 
	#TIM_CR1_CKD
 ((
ušt32_t
)0x0300è

	)

3374 
	#TIM_CR1_CKD_0
 ((
ušt32_t
)0x0100è

	)

3375 
	#TIM_CR1_CKD_1
 ((
ušt32_t
)0x0200è

	)

3378 
	#TIM_CR2_CCPC
 ((
ušt32_t
)0x0001è

	)

3379 
	#TIM_CR2_CCUS
 ((
ušt32_t
)0x0004è

	)

3380 
	#TIM_CR2_CCDS
 ((
ušt32_t
)0x0008è

	)

3382 
	#TIM_CR2_MMS
 ((
ušt32_t
)0x0070è

	)

3383 
	#TIM_CR2_MMS_0
 ((
ušt32_t
)0x0010è

	)

3384 
	#TIM_CR2_MMS_1
 ((
ušt32_t
)0x0020è

	)

3385 
	#TIM_CR2_MMS_2
 ((
ušt32_t
)0x0040è

	)

3387 
	#TIM_CR2_TI1S
 ((
ušt32_t
)0x0080è

	)

3388 
	#TIM_CR2_OIS1
 ((
ušt32_t
)0x0100è

	)

3389 
	#TIM_CR2_OIS1N
 ((
ušt32_t
)0x0200è

	)

3390 
	#TIM_CR2_OIS2
 ((
ušt32_t
)0x0400è

	)

3391 
	#TIM_CR2_OIS2N
 ((
ušt32_t
)0x0800è

	)

3392 
	#TIM_CR2_OIS3
 ((
ušt32_t
)0x1000è

	)

3393 
	#TIM_CR2_OIS3N
 ((
ušt32_t
)0x2000è

	)

3394 
	#TIM_CR2_OIS4
 ((
ušt32_t
)0x4000è

	)

3397 
	#TIM_SMCR_SMS
 ((
ušt32_t
)0x0007è

	)

3398 
	#TIM_SMCR_SMS_0
 ((
ušt32_t
)0x0001è

	)

3399 
	#TIM_SMCR_SMS_1
 ((
ušt32_t
)0x0002è

	)

3400 
	#TIM_SMCR_SMS_2
 ((
ušt32_t
)0x0004è

	)

3402 
	#TIM_SMCR_TS
 ((
ušt32_t
)0x0070è

	)

3403 
	#TIM_SMCR_TS_0
 ((
ušt32_t
)0x0010è

	)

3404 
	#TIM_SMCR_TS_1
 ((
ušt32_t
)0x0020è

	)

3405 
	#TIM_SMCR_TS_2
 ((
ušt32_t
)0x0040è

	)

3407 
	#TIM_SMCR_MSM
 ((
ušt32_t
)0x0080è

	)

3409 
	#TIM_SMCR_ETF
 ((
ušt32_t
)0x0F00è

	)

3410 
	#TIM_SMCR_ETF_0
 ((
ušt32_t
)0x0100è

	)

3411 
	#TIM_SMCR_ETF_1
 ((
ušt32_t
)0x0200è

	)

3412 
	#TIM_SMCR_ETF_2
 ((
ušt32_t
)0x0400è

	)

3413 
	#TIM_SMCR_ETF_3
 ((
ušt32_t
)0x0800è

	)

3415 
	#TIM_SMCR_ETPS
 ((
ušt32_t
)0x3000è

	)

3416 
	#TIM_SMCR_ETPS_0
 ((
ušt32_t
)0x1000è

	)

3417 
	#TIM_SMCR_ETPS_1
 ((
ušt32_t
)0x2000è

	)

3419 
	#TIM_SMCR_ECE
 ((
ušt32_t
)0x4000è

	)

3420 
	#TIM_SMCR_ETP
 ((
ušt32_t
)0x8000è

	)

3423 
	#TIM_DIER_UIE
 ((
ušt32_t
)0x0001è

	)

3424 
	#TIM_DIER_CC1IE
 ((
ušt32_t
)0x0002è

	)

3425 
	#TIM_DIER_CC2IE
 ((
ušt32_t
)0x0004è

	)

3426 
	#TIM_DIER_CC3IE
 ((
ušt32_t
)0x0008è

	)

3427 
	#TIM_DIER_CC4IE
 ((
ušt32_t
)0x0010è

	)

3428 
	#TIM_DIER_COMIE
 ((
ušt32_t
)0x0020è

	)

3429 
	#TIM_DIER_TIE
 ((
ušt32_t
)0x0040è

	)

3430 
	#TIM_DIER_BIE
 ((
ušt32_t
)0x0080è

	)

3431 
	#TIM_DIER_UDE
 ((
ušt32_t
)0x0100è

	)

3432 
	#TIM_DIER_CC1DE
 ((
ušt32_t
)0x0200è

	)

3433 
	#TIM_DIER_CC2DE
 ((
ušt32_t
)0x0400è

	)

3434 
	#TIM_DIER_CC3DE
 ((
ušt32_t
)0x0800è

	)

3435 
	#TIM_DIER_CC4DE
 ((
ušt32_t
)0x1000è

	)

3436 
	#TIM_DIER_COMDE
 ((
ušt32_t
)0x2000è

	)

3437 
	#TIM_DIER_TDE
 ((
ušt32_t
)0x4000è

	)

3440 
	#TIM_SR_UIF
 ((
ušt32_t
)0x0001è

	)

3441 
	#TIM_SR_CC1IF
 ((
ušt32_t
)0x0002è

	)

3442 
	#TIM_SR_CC2IF
 ((
ušt32_t
)0x0004è

	)

3443 
	#TIM_SR_CC3IF
 ((
ušt32_t
)0x0008è

	)

3444 
	#TIM_SR_CC4IF
 ((
ušt32_t
)0x0010è

	)

3445 
	#TIM_SR_COMIF
 ((
ušt32_t
)0x0020è

	)

3446 
	#TIM_SR_TIF
 ((
ušt32_t
)0x0040è

	)

3447 
	#TIM_SR_BIF
 ((
ušt32_t
)0x0080è

	)

3448 
	#TIM_SR_CC1OF
 ((
ušt32_t
)0x0200è

	)

3449 
	#TIM_SR_CC2OF
 ((
ušt32_t
)0x0400è

	)

3450 
	#TIM_SR_CC3OF
 ((
ušt32_t
)0x0800è

	)

3451 
	#TIM_SR_CC4OF
 ((
ušt32_t
)0x1000è

	)

3454 
	#TIM_EGR_UG
 ((
ušt32_t
)0x01è

	)

3455 
	#TIM_EGR_CC1G
 ((
ušt32_t
)0x02è

	)

3456 
	#TIM_EGR_CC2G
 ((
ušt32_t
)0x04è

	)

3457 
	#TIM_EGR_CC3G
 ((
ušt32_t
)0x08è

	)

3458 
	#TIM_EGR_CC4G
 ((
ušt32_t
)0x10è

	)

3459 
	#TIM_EGR_COMG
 ((
ušt32_t
)0x20è

	)

3460 
	#TIM_EGR_TG
 ((
ušt32_t
)0x40è

	)

3461 
	#TIM_EGR_BG
 ((
ušt32_t
)0x80è

	)

3464 
	#TIM_CCMR1_CC1S
 ((
ušt32_t
)0x0003è

	)

3465 
	#TIM_CCMR1_CC1S_0
 ((
ušt32_t
)0x0001è

	)

3466 
	#TIM_CCMR1_CC1S_1
 ((
ušt32_t
)0x0002è

	)

3468 
	#TIM_CCMR1_OC1FE
 ((
ušt32_t
)0x0004è

	)

3469 
	#TIM_CCMR1_OC1PE
 ((
ušt32_t
)0x0008è

	)

3471 
	#TIM_CCMR1_OC1M
 ((
ušt32_t
)0x0070è

	)

3472 
	#TIM_CCMR1_OC1M_0
 ((
ušt32_t
)0x0010è

	)

3473 
	#TIM_CCMR1_OC1M_1
 ((
ušt32_t
)0x0020è

	)

3474 
	#TIM_CCMR1_OC1M_2
 ((
ušt32_t
)0x0040è

	)

3476 
	#TIM_CCMR1_OC1CE
 ((
ušt32_t
)0x0080è

	)

3478 
	#TIM_CCMR1_CC2S
 ((
ušt32_t
)0x0300è

	)

3479 
	#TIM_CCMR1_CC2S_0
 ((
ušt32_t
)0x0100è

	)

3480 
	#TIM_CCMR1_CC2S_1
 ((
ušt32_t
)0x0200è

	)

3482 
	#TIM_CCMR1_OC2FE
 ((
ušt32_t
)0x0400è

	)

3483 
	#TIM_CCMR1_OC2PE
 ((
ušt32_t
)0x0800è

	)

3485 
	#TIM_CCMR1_OC2M
 ((
ušt32_t
)0x7000è

	)

3486 
	#TIM_CCMR1_OC2M_0
 ((
ušt32_t
)0x1000è

	)

3487 
	#TIM_CCMR1_OC2M_1
 ((
ušt32_t
)0x2000è

	)

3488 
	#TIM_CCMR1_OC2M_2
 ((
ušt32_t
)0x4000è

	)

3490 
	#TIM_CCMR1_OC2CE
 ((
ušt32_t
)0x8000è

	)

3494 
	#TIM_CCMR1_IC1PSC
 ((
ušt32_t
)0x000Cè

	)

3495 
	#TIM_CCMR1_IC1PSC_0
 ((
ušt32_t
)0x0004è

	)

3496 
	#TIM_CCMR1_IC1PSC_1
 ((
ušt32_t
)0x0008è

	)

3498 
	#TIM_CCMR1_IC1F
 ((
ušt32_t
)0x00F0è

	)

3499 
	#TIM_CCMR1_IC1F_0
 ((
ušt32_t
)0x0010è

	)

3500 
	#TIM_CCMR1_IC1F_1
 ((
ušt32_t
)0x0020è

	)

3501 
	#TIM_CCMR1_IC1F_2
 ((
ušt32_t
)0x0040è

	)

3502 
	#TIM_CCMR1_IC1F_3
 ((
ušt32_t
)0x0080è

	)

3504 
	#TIM_CCMR1_IC2PSC
 ((
ušt32_t
)0x0C00è

	)

3505 
	#TIM_CCMR1_IC2PSC_0
 ((
ušt32_t
)0x0400è

	)

3506 
	#TIM_CCMR1_IC2PSC_1
 ((
ušt32_t
)0x0800è

	)

3508 
	#TIM_CCMR1_IC2F
 ((
ušt32_t
)0xF000è

	)

3509 
	#TIM_CCMR1_IC2F_0
 ((
ušt32_t
)0x1000è

	)

3510 
	#TIM_CCMR1_IC2F_1
 ((
ušt32_t
)0x2000è

	)

3511 
	#TIM_CCMR1_IC2F_2
 ((
ušt32_t
)0x4000è

	)

3512 
	#TIM_CCMR1_IC2F_3
 ((
ušt32_t
)0x8000è

	)

3515 
	#TIM_CCMR2_CC3S
 ((
ušt32_t
)0x0003è

	)

3516 
	#TIM_CCMR2_CC3S_0
 ((
ušt32_t
)0x0001è

	)

3517 
	#TIM_CCMR2_CC3S_1
 ((
ušt32_t
)0x0002è

	)

3519 
	#TIM_CCMR2_OC3FE
 ((
ušt32_t
)0x0004è

	)

3520 
	#TIM_CCMR2_OC3PE
 ((
ušt32_t
)0x0008è

	)

3522 
	#TIM_CCMR2_OC3M
 ((
ušt32_t
)0x0070è

	)

3523 
	#TIM_CCMR2_OC3M_0
 ((
ušt32_t
)0x0010è

	)

3524 
	#TIM_CCMR2_OC3M_1
 ((
ušt32_t
)0x0020è

	)

3525 
	#TIM_CCMR2_OC3M_2
 ((
ušt32_t
)0x0040è

	)

3527 
	#TIM_CCMR2_OC3CE
 ((
ušt32_t
)0x0080è

	)

3529 
	#TIM_CCMR2_CC4S
 ((
ušt32_t
)0x0300è

	)

3530 
	#TIM_CCMR2_CC4S_0
 ((
ušt32_t
)0x0100è

	)

3531 
	#TIM_CCMR2_CC4S_1
 ((
ušt32_t
)0x0200è

	)

3533 
	#TIM_CCMR2_OC4FE
 ((
ušt32_t
)0x0400è

	)

3534 
	#TIM_CCMR2_OC4PE
 ((
ušt32_t
)0x0800è

	)

3536 
	#TIM_CCMR2_OC4M
 ((
ušt32_t
)0x7000è

	)

3537 
	#TIM_CCMR2_OC4M_0
 ((
ušt32_t
)0x1000è

	)

3538 
	#TIM_CCMR2_OC4M_1
 ((
ušt32_t
)0x2000è

	)

3539 
	#TIM_CCMR2_OC4M_2
 ((
ušt32_t
)0x4000è

	)

3541 
	#TIM_CCMR2_OC4CE
 ((
ušt32_t
)0x8000è

	)

3545 
	#TIM_CCMR2_IC3PSC
 ((
ušt32_t
)0x000Cè

	)

3546 
	#TIM_CCMR2_IC3PSC_0
 ((
ušt32_t
)0x0004è

	)

3547 
	#TIM_CCMR2_IC3PSC_1
 ((
ušt32_t
)0x0008è

	)

3549 
	#TIM_CCMR2_IC3F
 ((
ušt32_t
)0x00F0è

	)

3550 
	#TIM_CCMR2_IC3F_0
 ((
ušt32_t
)0x0010è

	)

3551 
	#TIM_CCMR2_IC3F_1
 ((
ušt32_t
)0x0020è

	)

3552 
	#TIM_CCMR2_IC3F_2
 ((
ušt32_t
)0x0040è

	)

3553 
	#TIM_CCMR2_IC3F_3
 ((
ušt32_t
)0x0080è

	)

3555 
	#TIM_CCMR2_IC4PSC
 ((
ušt32_t
)0x0C00è

	)

3556 
	#TIM_CCMR2_IC4PSC_0
 ((
ušt32_t
)0x0400è

	)

3557 
	#TIM_CCMR2_IC4PSC_1
 ((
ušt32_t
)0x0800è

	)

3559 
	#TIM_CCMR2_IC4F
 ((
ušt32_t
)0xF000è

	)

3560 
	#TIM_CCMR2_IC4F_0
 ((
ušt32_t
)0x1000è

	)

3561 
	#TIM_CCMR2_IC4F_1
 ((
ušt32_t
)0x2000è

	)

3562 
	#TIM_CCMR2_IC4F_2
 ((
ušt32_t
)0x4000è

	)

3563 
	#TIM_CCMR2_IC4F_3
 ((
ušt32_t
)0x8000è

	)

3566 
	#TIM_CCER_CC1E
 ((
ušt32_t
)0x0001è

	)

3567 
	#TIM_CCER_CC1P
 ((
ušt32_t
)0x0002è

	)

3568 
	#TIM_CCER_CC1NE
 ((
ušt32_t
)0x0004è

	)

3569 
	#TIM_CCER_CC1NP
 ((
ušt32_t
)0x0008è

	)

3570 
	#TIM_CCER_CC2E
 ((
ušt32_t
)0x0010è

	)

3571 
	#TIM_CCER_CC2P
 ((
ušt32_t
)0x0020è

	)

3572 
	#TIM_CCER_CC2NE
 ((
ušt32_t
)0x0040è

	)

3573 
	#TIM_CCER_CC2NP
 ((
ušt32_t
)0x0080è

	)

3574 
	#TIM_CCER_CC3E
 ((
ušt32_t
)0x0100è

	)

3575 
	#TIM_CCER_CC3P
 ((
ušt32_t
)0x0200è

	)

3576 
	#TIM_CCER_CC3NE
 ((
ušt32_t
)0x0400è

	)

3577 
	#TIM_CCER_CC3NP
 ((
ušt32_t
)0x0800è

	)

3578 
	#TIM_CCER_CC4E
 ((
ušt32_t
)0x1000è

	)

3579 
	#TIM_CCER_CC4P
 ((
ušt32_t
)0x2000è

	)

3580 
	#TIM_CCER_CC4NP
 ((
ušt32_t
)0x8000è

	)

3583 
	#TIM_CNT_CNT
 ((
ušt32_t
)0xFFFFè

	)

3586 
	#TIM_PSC_PSC
 ((
ušt32_t
)0xFFFFè

	)

3589 
	#TIM_ARR_ARR
 ((
ušt32_t
)0xFFFFè

	)

3592 
	#TIM_RCR_REP
 ((
ušt32_t
)0xFFè

	)

3595 
	#TIM_CCR1_CCR1
 ((
ušt32_t
)0xFFFFè

	)

3598 
	#TIM_CCR2_CCR2
 ((
ušt32_t
)0xFFFFè

	)

3601 
	#TIM_CCR3_CCR3
 ((
ušt32_t
)0xFFFFè

	)

3604 
	#TIM_CCR4_CCR4
 ((
ušt32_t
)0xFFFFè

	)

3607 
	#TIM_BDTR_DTG
 ((
ušt32_t
)0x00FFè

	)

3608 
	#TIM_BDTR_DTG_0
 ((
ušt32_t
)0x0001è

	)

3609 
	#TIM_BDTR_DTG_1
 ((
ušt32_t
)0x0002è

	)

3610 
	#TIM_BDTR_DTG_2
 ((
ušt32_t
)0x0004è

	)

3611 
	#TIM_BDTR_DTG_3
 ((
ušt32_t
)0x0008è

	)

3612 
	#TIM_BDTR_DTG_4
 ((
ušt32_t
)0x0010è

	)

3613 
	#TIM_BDTR_DTG_5
 ((
ušt32_t
)0x0020è

	)

3614 
	#TIM_BDTR_DTG_6
 ((
ušt32_t
)0x0040è

	)

3615 
	#TIM_BDTR_DTG_7
 ((
ušt32_t
)0x0080è

	)

3617 
	#TIM_BDTR_LOCK
 ((
ušt32_t
)0x0300è

	)

3618 
	#TIM_BDTR_LOCK_0
 ((
ušt32_t
)0x0100è

	)

3619 
	#TIM_BDTR_LOCK_1
 ((
ušt32_t
)0x0200è

	)

3621 
	#TIM_BDTR_OSSI
 ((
ušt32_t
)0x0400è

	)

3622 
	#TIM_BDTR_OSSR
 ((
ušt32_t
)0x0800è

	)

3623 
	#TIM_BDTR_BKE
 ((
ušt32_t
)0x1000è

	)

3624 
	#TIM_BDTR_BKP
 ((
ušt32_t
)0x2000è

	)

3625 
	#TIM_BDTR_AOE
 ((
ušt32_t
)0x4000è

	)

3626 
	#TIM_BDTR_MOE
 ((
ušt32_t
)0x8000è

	)

3629 
	#TIM_DCR_DBA
 ((
ušt32_t
)0x001Fè

	)

3630 
	#TIM_DCR_DBA_0
 ((
ušt32_t
)0x0001è

	)

3631 
	#TIM_DCR_DBA_1
 ((
ušt32_t
)0x0002è

	)

3632 
	#TIM_DCR_DBA_2
 ((
ušt32_t
)0x0004è

	)

3633 
	#TIM_DCR_DBA_3
 ((
ušt32_t
)0x0008è

	)

3634 
	#TIM_DCR_DBA_4
 ((
ušt32_t
)0x0010è

	)

3636 
	#TIM_DCR_DBL
 ((
ušt32_t
)0x1F00è

	)

3637 
	#TIM_DCR_DBL_0
 ((
ušt32_t
)0x0100è

	)

3638 
	#TIM_DCR_DBL_1
 ((
ušt32_t
)0x0200è

	)

3639 
	#TIM_DCR_DBL_2
 ((
ušt32_t
)0x0400è

	)

3640 
	#TIM_DCR_DBL_3
 ((
ušt32_t
)0x0800è

	)

3641 
	#TIM_DCR_DBL_4
 ((
ušt32_t
)0x1000è

	)

3644 
	#TIM_DMAR_DMAB
 ((
ušt32_t
)0xFFFFè

	)

3647 
	#TIM_OR_TI4_RMP
 ((
ušt32_t
)0x00C0è

	)

3648 
	#TIM_OR_TI4_RMP_0
 ((
ušt32_t
)0x0040è

	)

3649 
	#TIM_OR_TI4_RMP_1
 ((
ušt32_t
)0x0080è

	)

3650 
	#TIM_OR_ITR1_RMP
 ((
ušt32_t
)0x0C00è

	)

3651 
	#TIM_OR_ITR1_RMP_0
 ((
ušt32_t
)0x0400è

	)

3652 
	#TIM_OR_ITR1_RMP_1
 ((
ušt32_t
)0x0800è

	)

3661 
	#USART_SR_PE
 ((
ušt32_t
)0x0001è

	)

3662 
	#USART_SR_FE
 ((
ušt32_t
)0x0002è

	)

3663 
	#USART_SR_NE
 ((
ušt32_t
)0x0004è

	)

3664 
	#USART_SR_ORE
 ((
ušt32_t
)0x0008è

	)

3665 
	#USART_SR_IDLE
 ((
ušt32_t
)0x0010è

	)

3666 
	#USART_SR_RXNE
 ((
ušt32_t
)0x0020è

	)

3667 
	#USART_SR_TC
 ((
ušt32_t
)0x0040è

	)

3668 
	#USART_SR_TXE
 ((
ušt32_t
)0x0080è

	)

3669 
	#USART_SR_LBD
 ((
ušt32_t
)0x0100è

	)

3670 
	#USART_SR_CTS
 ((
ušt32_t
)0x0200è

	)

3673 
	#USART_DR_DR
 ((
ušt32_t
)0x01FFè

	)

3676 
	#USART_BRR_DIV_F¿ùiÚ
 ((
ušt32_t
)0x000Fè

	)

3677 
	#USART_BRR_DIV_Mªtis§
 ((
ušt32_t
)0xFFF0è

	)

3680 
	#USART_CR1_SBK
 ((
ušt32_t
)0x0001è

	)

3681 
	#USART_CR1_RWU
 ((
ušt32_t
)0x0002è

	)

3682 
	#USART_CR1_RE
 ((
ušt32_t
)0x0004è

	)

3683 
	#USART_CR1_TE
 ((
ušt32_t
)0x0008è

	)

3684 
	#USART_CR1_IDLEIE
 ((
ušt32_t
)0x0010è

	)

3685 
	#USART_CR1_RXNEIE
 ((
ušt32_t
)0x0020è

	)

3686 
	#USART_CR1_TCIE
 ((
ušt32_t
)0x0040è

	)

3687 
	#USART_CR1_TXEIE
 ((
ušt32_t
)0x0080è

	)

3688 
	#USART_CR1_PEIE
 ((
ušt32_t
)0x0100è

	)

3689 
	#USART_CR1_PS
 ((
ušt32_t
)0x0200è

	)

3690 
	#USART_CR1_PCE
 ((
ušt32_t
)0x0400è

	)

3691 
	#USART_CR1_WAKE
 ((
ušt32_t
)0x0800è

	)

3692 
	#USART_CR1_M
 ((
ušt32_t
)0x1000è

	)

3693 
	#USART_CR1_UE
 ((
ušt32_t
)0x2000è

	)

3694 
	#USART_CR1_OVER8
 ((
ušt32_t
)0x8000è

	)

3697 
	#USART_CR2_ADD
 ((
ušt32_t
)0x000Fè

	)

3698 
	#USART_CR2_LBDL
 ((
ušt32_t
)0x0020è

	)

3699 
	#USART_CR2_LBDIE
 ((
ušt32_t
)0x0040è

	)

3700 
	#USART_CR2_LBCL
 ((
ušt32_t
)0x0100è

	)

3701 
	#USART_CR2_CPHA
 ((
ušt32_t
)0x0200è

	)

3702 
	#USART_CR2_CPOL
 ((
ušt32_t
)0x0400è

	)

3703 
	#USART_CR2_CLKEN
 ((
ušt32_t
)0x0800è

	)

3705 
	#USART_CR2_STOP
 ((
ušt32_t
)0x3000è

	)

3706 
	#USART_CR2_STOP_0
 ((
ušt32_t
)0x1000è

	)

3707 
	#USART_CR2_STOP_1
 ((
ušt32_t
)0x2000è

	)

3709 
	#USART_CR2_LINEN
 ((
ušt32_t
)0x4000è

	)

3712 
	#USART_CR3_EIE
 ((
ušt32_t
)0x0001è

	)

3713 
	#USART_CR3_IREN
 ((
ušt32_t
)0x0002è

	)

3714 
	#USART_CR3_IRLP
 ((
ušt32_t
)0x0004è

	)

3715 
	#USART_CR3_HDSEL
 ((
ušt32_t
)0x0008è

	)

3716 
	#USART_CR3_NACK
 ((
ušt32_t
)0x0010è

	)

3717 
	#USART_CR3_SCEN
 ((
ušt32_t
)0x0020è

	)

3718 
	#USART_CR3_DMAR
 ((
ušt32_t
)0x0040è

	)

3719 
	#USART_CR3_DMAT
 ((
ušt32_t
)0x0080è

	)

3720 
	#USART_CR3_RTSE
 ((
ušt32_t
)0x0100è

	)

3721 
	#USART_CR3_CTSE
 ((
ušt32_t
)0x0200è

	)

3722 
	#USART_CR3_CTSIE
 ((
ušt32_t
)0x0400è

	)

3723 
	#USART_CR3_ONEBIT
 ((
ušt32_t
)0x0800è

	)

3726 
	#USART_GTPR_PSC
 ((
ušt32_t
)0x00FFè

	)

3727 
	#USART_GTPR_PSC_0
 ((
ušt32_t
)0x0001è

	)

3728 
	#USART_GTPR_PSC_1
 ((
ušt32_t
)0x0002è

	)

3729 
	#USART_GTPR_PSC_2
 ((
ušt32_t
)0x0004è

	)

3730 
	#USART_GTPR_PSC_3
 ((
ušt32_t
)0x0008è

	)

3731 
	#USART_GTPR_PSC_4
 ((
ušt32_t
)0x0010è

	)

3732 
	#USART_GTPR_PSC_5
 ((
ušt32_t
)0x0020è

	)

3733 
	#USART_GTPR_PSC_6
 ((
ušt32_t
)0x0040è

	)

3734 
	#USART_GTPR_PSC_7
 ((
ušt32_t
)0x0080è

	)

3736 
	#USART_GTPR_GT
 ((
ušt32_t
)0xFF00è

	)

3744 
	#WWDG_CR_T
 ((
ušt32_t
)0x7Fè

	)

3745 
	#WWDG_CR_T0
 ((
ušt32_t
)0x01è

	)

3746 
	#WWDG_CR_T1
 ((
ušt32_t
)0x02è

	)

3747 
	#WWDG_CR_T2
 ((
ušt32_t
)0x04è

	)

3748 
	#WWDG_CR_T3
 ((
ušt32_t
)0x08è

	)

3749 
	#WWDG_CR_T4
 ((
ušt32_t
)0x10è

	)

3750 
	#WWDG_CR_T5
 ((
ušt32_t
)0x20è

	)

3751 
	#WWDG_CR_T6
 ((
ušt32_t
)0x40è

	)

3753 
	#WWDG_CR_WDGA
 ((
ušt32_t
)0x80è

	)

3756 
	#WWDG_CFR_W
 ((
ušt32_t
)0x007Fè

	)

3757 
	#WWDG_CFR_W0
 ((
ušt32_t
)0x0001è

	)

3758 
	#WWDG_CFR_W1
 ((
ušt32_t
)0x0002è

	)

3759 
	#WWDG_CFR_W2
 ((
ušt32_t
)0x0004è

	)

3760 
	#WWDG_CFR_W3
 ((
ušt32_t
)0x0008è

	)

3761 
	#WWDG_CFR_W4
 ((
ušt32_t
)0x0010è

	)

3762 
	#WWDG_CFR_W5
 ((
ušt32_t
)0x0020è

	)

3763 
	#WWDG_CFR_W6
 ((
ušt32_t
)0x0040è

	)

3765 
	#WWDG_CFR_WDGTB
 ((
ušt32_t
)0x0180è

	)

3766 
	#WWDG_CFR_WDGTB0
 ((
ušt32_t
)0x0080è

	)

3767 
	#WWDG_CFR_WDGTB1
 ((
ušt32_t
)0x0100è

	)

3769 
	#WWDG_CFR_EWI
 ((
ušt32_t
)0x0200è

	)

3772 
	#WWDG_SR_EWIF
 ((
ušt32_t
)0x01è

	)

3781 
	#DBGMCU_IDCODE_DEV_ID
 ((
ušt32_t
)0x00000FFF)

	)

3782 
	#DBGMCU_IDCODE_REV_ID
 ((
ušt32_t
)0xFFFF0000)

	)

3785 
	#DBGMCU_CR_DBG_SLEEP
 ((
ušt32_t
)0x00000001)

	)

3786 
	#DBGMCU_CR_DBG_STOP
 ((
ušt32_t
)0x00000002)

	)

3787 
	#DBGMCU_CR_DBG_STANDBY
 ((
ušt32_t
)0x00000004)

	)

3788 
	#DBGMCU_CR_TRACE_IOEN
 ((
ušt32_t
)0x00000020)

	)

3790 
	#DBGMCU_CR_TRACE_MODE
 ((
ušt32_t
)0x000000C0)

	)

3791 
	#DBGMCU_CR_TRACE_MODE_0
 ((
ušt32_t
)0x00000040)

	)

3792 
	#DBGMCU_CR_TRACE_MODE_1
 ((
ušt32_t
)0x00000080)

	)

3795 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
ušt32_t
)0x00000001)

	)

3796 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
ušt32_t
)0x00000002)

	)

3797 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 ((
ušt32_t
)0x00000004)

	)

3798 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP
 ((
ušt32_t
)0x00000008)

	)

3799 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
ušt32_t
)0x00000010)

	)

3800 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 ((
ušt32_t
)0x00000020)

	)

3801 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP
 ((
ušt32_t
)0x00000040)

	)

3802 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP
 ((
ušt32_t
)0x00000080)

	)

3803 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
ušt32_t
)0x00000100)

	)

3804 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
ušt32_t
)0x00000400)

	)

3805 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
ušt32_t
)0x00000800)

	)

3806 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
ušt32_t
)0x00001000)

	)

3807 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00200000)

	)

3808 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00400000)

	)

3809 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00800000)

	)

3810 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 ((
ušt32_t
)0x02000000)

	)

3811 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP
 ((
ušt32_t
)0x04000000)

	)

3813 
	#DBGMCU_APB1_FZ_DBG_IWDEG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

3816 
	#DBGMCU_APB2_FZ_DBG_TIM1_STOP
 ((
ušt32_t
)0x00000001)

	)

3817 
	#DBGMCU_APB2_FZ_DBG_TIM8_STOP
 ((
ušt32_t
)0x00000002)

	)

3818 
	#DBGMCU_APB2_FZ_DBG_TIM9_STOP
 ((
ušt32_t
)0x00010000)

	)

3819 
	#DBGMCU_APB2_FZ_DBG_TIM10_STOP
 ((
ušt32_t
)0x00020000)

	)

3820 
	#DBGMCU_APB2_FZ_DBG_TIM11_STOP
 ((
ušt32_t
)0x00040000)

	)

3828 
	#USB_OTG_GOTGCTL_SRQSCS
 ((
ušt32_t
)0x00000001è

	)

3829 
	#USB_OTG_GOTGCTL_SRQ
 ((
ušt32_t
)0x00000002è

	)

3830 
	#USB_OTG_GOTGCTL_HNGSCS
 ((
ušt32_t
)0x00000100è

	)

3831 
	#USB_OTG_GOTGCTL_HNPRQ
 ((
ušt32_t
)0x00000200è

	)

3832 
	#USB_OTG_GOTGCTL_HSHNPEN
 ((
ušt32_t
)0x00000400è

	)

3833 
	#USB_OTG_GOTGCTL_DHNPEN
 ((
ušt32_t
)0x00000800è

	)

3834 
	#USB_OTG_GOTGCTL_CIDSTS
 ((
ušt32_t
)0x00010000è

	)

3835 
	#USB_OTG_GOTGCTL_DBCT
 ((
ušt32_t
)0x00020000è

	)

3836 
	#USB_OTG_GOTGCTL_ASVLD
 ((
ušt32_t
)0x00040000è

	)

3837 
	#USB_OTG_GOTGCTL_BSVLD
 ((
ušt32_t
)0x00080000è

	)

3841 
	#USB_OTG_HCFG_FSLSPCS
 ((
ušt32_t
)0x00000003è

	)

3842 
	#USB_OTG_HCFG_FSLSPCS_0
 ((
ušt32_t
)0x00000001è

	)

3843 
	#USB_OTG_HCFG_FSLSPCS_1
 ((
ušt32_t
)0x00000002è

	)

3844 
	#USB_OTG_HCFG_FSLSS
 ((
ušt32_t
)0x00000004è

	)

3848 
	#USB_OTG_DCFG_DSPD
 ((
ušt32_t
)0x00000003è

	)

3849 
	#USB_OTG_DCFG_DSPD_0
 ((
ušt32_t
)0x00000001è

	)

3850 
	#USB_OTG_DCFG_DSPD_1
 ((
ušt32_t
)0x00000002è

	)

3851 
	#USB_OTG_DCFG_NZLSOHSK
 ((
ušt32_t
)0x00000004è

	)

3853 
	#USB_OTG_DCFG_DAD
 ((
ušt32_t
)0x000007F0è

	)

3854 
	#USB_OTG_DCFG_DAD_0
 ((
ušt32_t
)0x00000010è

	)

3855 
	#USB_OTG_DCFG_DAD_1
 ((
ušt32_t
)0x00000020è

	)

3856 
	#USB_OTG_DCFG_DAD_2
 ((
ušt32_t
)0x00000040è

	)

3857 
	#USB_OTG_DCFG_DAD_3
 ((
ušt32_t
)0x00000080è

	)

3858 
	#USB_OTG_DCFG_DAD_4
 ((
ušt32_t
)0x00000100è

	)

3859 
	#USB_OTG_DCFG_DAD_5
 ((
ušt32_t
)0x00000200è

	)

3860 
	#USB_OTG_DCFG_DAD_6
 ((
ušt32_t
)0x00000400è

	)

3862 
	#USB_OTG_DCFG_PFIVL
 ((
ušt32_t
)0x00001800è

	)

3863 
	#USB_OTG_DCFG_PFIVL_0
 ((
ušt32_t
)0x00000800è

	)

3864 
	#USB_OTG_DCFG_PFIVL_1
 ((
ušt32_t
)0x00001000è

	)

3866 
	#USB_OTG_DCFG_PERSCHIVL
 ((
ušt32_t
)0x03000000è

	)

3867 
	#USB_OTG_DCFG_PERSCHIVL_0
 ((
ušt32_t
)0x01000000è

	)

3868 
	#USB_OTG_DCFG_PERSCHIVL_1
 ((
ušt32_t
)0x02000000è

	)

3871 
	#USB_OTG_PCGCR_STPPCLK
 ((
ušt32_t
)0x00000001è

	)

3872 
	#USB_OTG_PCGCR_GATEHCLK
 ((
ušt32_t
)0x00000002è

	)

3873 
	#USB_OTG_PCGCR_PHYSUSP
 ((
ušt32_t
)0x00000010è

	)

3876 
	#USB_OTG_GOTGINT_SEDET
 ((
ušt32_t
)0x00000004è

	)

3877 
	#USB_OTG_GOTGINT_SRSSCHG
 ((
ušt32_t
)0x00000100è

	)

3878 
	#USB_OTG_GOTGINT_HNSSCHG
 ((
ušt32_t
)0x00000200è

	)

3879 
	#USB_OTG_GOTGINT_HNGDET
 ((
ušt32_t
)0x00020000è

	)

3880 
	#USB_OTG_GOTGINT_ADTOCHG
 ((
ušt32_t
)0x00040000è

	)

3881 
	#USB_OTG_GOTGINT_DBCDNE
 ((
ušt32_t
)0x00080000è

	)

3884 
	#USB_OTG_DCTL_RWUSIG
 ((
ušt32_t
)0x00000001è

	)

3885 
	#USB_OTG_DCTL_SDIS
 ((
ušt32_t
)0x00000002è

	)

3886 
	#USB_OTG_DCTL_GINSTS
 ((
ušt32_t
)0x00000004è

	)

3887 
	#USB_OTG_DCTL_GONSTS
 ((
ušt32_t
)0x00000008è

	)

3889 
	#USB_OTG_DCTL_TCTL
 ((
ušt32_t
)0x00000070è

	)

3890 
	#USB_OTG_DCTL_TCTL_0
 ((
ušt32_t
)0x00000010è

	)

3891 
	#USB_OTG_DCTL_TCTL_1
 ((
ušt32_t
)0x00000020è

	)

3892 
	#USB_OTG_DCTL_TCTL_2
 ((
ušt32_t
)0x00000040è

	)

3893 
	#USB_OTG_DCTL_SGINAK
 ((
ušt32_t
)0x00000080è

	)

3894 
	#USB_OTG_DCTL_CGINAK
 ((
ušt32_t
)0x00000100è

	)

3895 
	#USB_OTG_DCTL_SGONAK
 ((
ušt32_t
)0x00000200è

	)

3896 
	#USB_OTG_DCTL_CGONAK
 ((
ušt32_t
)0x00000400è

	)

3897 
	#USB_OTG_DCTL_POPRGDNE
 ((
ušt32_t
)0x00000800è

	)

3900 
	#USB_OTG_HFIR_FRIVL
 ((
ušt32_t
)0x0000FFFFè

	)

3903 
	#USB_OTG_HFNUM_FRNUM
 ((
ušt32_t
)0x0000FFFFè

	)

3904 
	#USB_OTG_HFNUM_FTREM
 ((
ušt32_t
)0xFFFF0000è

	)

3907 
	#USB_OTG_DSTS_SUSPSTS
 ((
ušt32_t
)0x00000001è

	)

3909 
	#USB_OTG_DSTS_ENUMSPD
 ((
ušt32_t
)0x00000006è

	)

3910 
	#USB_OTG_DSTS_ENUMSPD_0
 ((
ušt32_t
)0x00000002è

	)

3911 
	#USB_OTG_DSTS_ENUMSPD_1
 ((
ušt32_t
)0x00000004è

	)

3912 
	#USB_OTG_DSTS_EERR
 ((
ušt32_t
)0x00000008è

	)

3913 
	#USB_OTG_DSTS_FNSOF
 ((
ušt32_t
)0x003FFF00è

	)

3916 
	#USB_OTG_GAHBCFG_GINT
 ((
ušt32_t
)0x00000001è

	)

3918 
	#USB_OTG_GAHBCFG_HBSTLEN
 ((
ušt32_t
)0x0000001Eè

	)

3919 
	#USB_OTG_GAHBCFG_HBSTLEN_0
 ((
ušt32_t
)0x00000002è

	)

3920 
	#USB_OTG_GAHBCFG_HBSTLEN_1
 ((
ušt32_t
)0x00000004è

	)

3921 
	#USB_OTG_GAHBCFG_HBSTLEN_2
 ((
ušt32_t
)0x00000008è

	)

3922 
	#USB_OTG_GAHBCFG_HBSTLEN_3
 ((
ušt32_t
)0x00000010è

	)

3923 
	#USB_OTG_GAHBCFG_DMAEN
 ((
ušt32_t
)0x00000020è

	)

3924 
	#USB_OTG_GAHBCFG_TXFELVL
 ((
ušt32_t
)0x00000080è

	)

3925 
	#USB_OTG_GAHBCFG_PTXFELVL
 ((
ušt32_t
)0x00000100è

	)

3929 
	#USB_OTG_GUSBCFG_TOCAL
 ((
ušt32_t
)0x00000007è

	)

3930 
	#USB_OTG_GUSBCFG_TOCAL_0
 ((
ušt32_t
)0x00000001è

	)

3931 
	#USB_OTG_GUSBCFG_TOCAL_1
 ((
ušt32_t
)0x00000002è

	)

3932 
	#USB_OTG_GUSBCFG_TOCAL_2
 ((
ušt32_t
)0x00000004è

	)

3933 
	#USB_OTG_GUSBCFG_PHYSEL
 ((
ušt32_t
)0x00000040è

	)

3934 
	#USB_OTG_GUSBCFG_SRPCAP
 ((
ušt32_t
)0x00000100è

	)

3935 
	#USB_OTG_GUSBCFG_HNPCAP
 ((
ušt32_t
)0x00000200è

	)

3937 
	#USB_OTG_GUSBCFG_TRDT
 ((
ušt32_t
)0x00003C00è

	)

3938 
	#USB_OTG_GUSBCFG_TRDT_0
 ((
ušt32_t
)0x00000400è

	)

3939 
	#USB_OTG_GUSBCFG_TRDT_1
 ((
ušt32_t
)0x00000800è

	)

3940 
	#USB_OTG_GUSBCFG_TRDT_2
 ((
ušt32_t
)0x00001000è

	)

3941 
	#USB_OTG_GUSBCFG_TRDT_3
 ((
ušt32_t
)0x00002000è

	)

3942 
	#USB_OTG_GUSBCFG_PHYLPCS
 ((
ušt32_t
)0x00008000è

	)

3943 
	#USB_OTG_GUSBCFG_ULPIFSLS
 ((
ušt32_t
)0x00020000è

	)

3944 
	#USB_OTG_GUSBCFG_ULPIAR
 ((
ušt32_t
)0x00040000è

	)

3945 
	#USB_OTG_GUSBCFG_ULPICSM
 ((
ušt32_t
)0x00080000è

	)

3946 
	#USB_OTG_GUSBCFG_ULPIEVBUSD
 ((
ušt32_t
)0x00100000è

	)

3947 
	#USB_OTG_GUSBCFG_ULPIEVBUSI
 ((
ušt32_t
)0x00200000è

	)

3948 
	#USB_OTG_GUSBCFG_TSDPS
 ((
ušt32_t
)0x00400000è

	)

3949 
	#USB_OTG_GUSBCFG_PCCI
 ((
ušt32_t
)0x00800000è

	)

3950 
	#USB_OTG_GUSBCFG_PTCI
 ((
ušt32_t
)0x01000000è

	)

3951 
	#USB_OTG_GUSBCFG_ULPIIPD
 ((
ušt32_t
)0x02000000è

	)

3952 
	#USB_OTG_GUSBCFG_FHMOD
 ((
ušt32_t
)0x20000000è

	)

3953 
	#USB_OTG_GUSBCFG_FDMOD
 ((
ušt32_t
)0x40000000è

	)

3954 
	#USB_OTG_GUSBCFG_CTXPKT
 ((
ušt32_t
)0x80000000è

	)

3957 
	#USB_OTG_GRSTCTL_CSRST
 ((
ušt32_t
)0x00000001è

	)

3958 
	#USB_OTG_GRSTCTL_HSRST
 ((
ušt32_t
)0x00000002è

	)

3959 
	#USB_OTG_GRSTCTL_FCRST
 ((
ušt32_t
)0x00000004è

	)

3960 
	#USB_OTG_GRSTCTL_RXFFLSH
 ((
ušt32_t
)0x00000010è

	)

3961 
	#USB_OTG_GRSTCTL_TXFFLSH
 ((
ušt32_t
)0x00000020è

	)

3963 
	#USB_OTG_GRSTCTL_TXFNUM
 ((
ušt32_t
)0x000007C0è

	)

3964 
	#USB_OTG_GRSTCTL_TXFNUM_0
 ((
ušt32_t
)0x00000040è

	)

3965 
	#USB_OTG_GRSTCTL_TXFNUM_1
 ((
ušt32_t
)0x00000080è

	)

3966 
	#USB_OTG_GRSTCTL_TXFNUM_2
 ((
ušt32_t
)0x00000100è

	)

3967 
	#USB_OTG_GRSTCTL_TXFNUM_3
 ((
ušt32_t
)0x00000200è

	)

3968 
	#USB_OTG_GRSTCTL_TXFNUM_4
 ((
ušt32_t
)0x00000400è

	)

3969 
	#USB_OTG_GRSTCTL_DMAREQ
 ((
ušt32_t
)0x40000000è

	)

3970 
	#USB_OTG_GRSTCTL_AHBIDL
 ((
ušt32_t
)0x80000000è

	)

3973 
	#USB_OTG_DIEPMSK_XFRCM
 ((
ušt32_t
)0x00000001è

	)

3974 
	#USB_OTG_DIEPMSK_EPDM
 ((
ušt32_t
)0x00000002è

	)

3975 
	#USB_OTG_DIEPMSK_TOM
 ((
ušt32_t
)0x00000008è

	)

3976 
	#USB_OTG_DIEPMSK_ITTXFEMSK
 ((
ušt32_t
)0x00000010è

	)

3977 
	#USB_OTG_DIEPMSK_INEPNMM
 ((
ušt32_t
)0x00000020è

	)

3978 
	#USB_OTG_DIEPMSK_INEPNEM
 ((
ušt32_t
)0x00000040è

	)

3979 
	#USB_OTG_DIEPMSK_TXFURM
 ((
ušt32_t
)0x00000100è

	)

3980 
	#USB_OTG_DIEPMSK_BIM
 ((
ušt32_t
)0x00000200è

	)

3983 
	#USB_OTG_HPTXSTS_PTXFSAVL
 ((
ušt32_t
)0x0000FFFFè

	)

3985 
	#USB_OTG_HPTXSTS_PTXQSAV
 ((
ušt32_t
)0x00FF0000è

	)

3986 
	#USB_OTG_HPTXSTS_PTXQSAV_0
 ((
ušt32_t
)0x00010000è

	)

3987 
	#USB_OTG_HPTXSTS_PTXQSAV_1
 ((
ušt32_t
)0x00020000è

	)

3988 
	#USB_OTG_HPTXSTS_PTXQSAV_2
 ((
ušt32_t
)0x00040000è

	)

3989 
	#USB_OTG_HPTXSTS_PTXQSAV_3
 ((
ušt32_t
)0x00080000è

	)

3990 
	#USB_OTG_HPTXSTS_PTXQSAV_4
 ((
ušt32_t
)0x00100000è

	)

3991 
	#USB_OTG_HPTXSTS_PTXQSAV_5
 ((
ušt32_t
)0x00200000è

	)

3992 
	#USB_OTG_HPTXSTS_PTXQSAV_6
 ((
ušt32_t
)0x00400000è

	)

3993 
	#USB_OTG_HPTXSTS_PTXQSAV_7
 ((
ušt32_t
)0x00800000è

	)

3995 
	#USB_OTG_HPTXSTS_PTXQTOP
 ((
ušt32_t
)0xFF000000è

	)

3996 
	#USB_OTG_HPTXSTS_PTXQTOP_0
 ((
ušt32_t
)0x01000000è

	)

3997 
	#USB_OTG_HPTXSTS_PTXQTOP_1
 ((
ušt32_t
)0x02000000è

	)

3998 
	#USB_OTG_HPTXSTS_PTXQTOP_2
 ((
ušt32_t
)0x04000000è

	)

3999 
	#USB_OTG_HPTXSTS_PTXQTOP_3
 ((
ušt32_t
)0x08000000è

	)

4000 
	#USB_OTG_HPTXSTS_PTXQTOP_4
 ((
ušt32_t
)0x10000000è

	)

4001 
	#USB_OTG_HPTXSTS_PTXQTOP_5
 ((
ušt32_t
)0x20000000è

	)

4002 
	#USB_OTG_HPTXSTS_PTXQTOP_6
 ((
ušt32_t
)0x40000000è

	)

4003 
	#USB_OTG_HPTXSTS_PTXQTOP_7
 ((
ušt32_t
)0x80000000è

	)

4006 
	#USB_OTG_HAINT_HAINT
 ((
ušt32_t
)0x0000FFFFè

	)

4009 
	#USB_OTG_DOEPMSK_XFRCM
 ((
ušt32_t
)0x00000001è

	)

4010 
	#USB_OTG_DOEPMSK_EPDM
 ((
ušt32_t
)0x00000002è

	)

4011 
	#USB_OTG_DOEPMSK_STUPM
 ((
ušt32_t
)0x00000008è

	)

4012 
	#USB_OTG_DOEPMSK_OTEPDM
 ((
ušt32_t
)0x00000010è

	)

4013 
	#USB_OTG_DOEPMSK_B2BSTUP
 ((
ušt32_t
)0x00000040è

	)

4014 
	#USB_OTG_DOEPMSK_OPEM
 ((
ušt32_t
)0x00000100è

	)

4015 
	#USB_OTG_DOEPMSK_BOIM
 ((
ušt32_t
)0x00000200è

	)

4018 
	#USB_OTG_GINTSTS_CMOD
 ((
ušt32_t
)0x00000001è

	)

4019 
	#USB_OTG_GINTSTS_MMIS
 ((
ušt32_t
)0x00000002è

	)

4020 
	#USB_OTG_GINTSTS_OTGINT
 ((
ušt32_t
)0x00000004è

	)

4021 
	#USB_OTG_GINTSTS_SOF
 ((
ušt32_t
)0x00000008è

	)

4022 
	#USB_OTG_GINTSTS_RXFLVL
 ((
ušt32_t
)0x00000010è

	)

4023 
	#USB_OTG_GINTSTS_NPTXFE
 ((
ušt32_t
)0x00000020è

	)

4024 
	#USB_OTG_GINTSTS_GINAKEFF
 ((
ušt32_t
)0x00000040è

	)

4025 
	#USB_OTG_GINTSTS_BOUTNAKEFF
 ((
ušt32_t
)0x00000080è

	)

4026 
	#USB_OTG_GINTSTS_ESUSP
 ((
ušt32_t
)0x00000400è

	)

4027 
	#USB_OTG_GINTSTS_USBSUSP
 ((
ušt32_t
)0x00000800è

	)

4028 
	#USB_OTG_GINTSTS_USBRST
 ((
ušt32_t
)0x00001000è

	)

4029 
	#USB_OTG_GINTSTS_ENUMDNE
 ((
ušt32_t
)0x00002000è

	)

4030 
	#USB_OTG_GINTSTS_ISOODRP
 ((
ušt32_t
)0x00004000è

	)

4031 
	#USB_OTG_GINTSTS_EOPF
 ((
ušt32_t
)0x00008000è

	)

4032 
	#USB_OTG_GINTSTS_IEPINT
 ((
ušt32_t
)0x00040000è

	)

4033 
	#USB_OTG_GINTSTS_OEPINT
 ((
ušt32_t
)0x00080000è

	)

4034 
	#USB_OTG_GINTSTS_IISOIXFR
 ((
ušt32_t
)0x00100000è

	)

4035 
	#USB_OTG_GINTSTS_PXFR_INCOMPISOOUT
 ((
ušt32_t
)0x00200000è

	)

4036 
	#USB_OTG_GINTSTS_DATAFSUSP
 ((
ušt32_t
)0x00400000è

	)

4037 
	#USB_OTG_GINTSTS_HPRTINT
 ((
ušt32_t
)0x01000000è

	)

4038 
	#USB_OTG_GINTSTS_HCINT
 ((
ušt32_t
)0x02000000è

	)

4039 
	#USB_OTG_GINTSTS_PTXFE
 ((
ušt32_t
)0x04000000è

	)

4040 
	#USB_OTG_GINTSTS_CIDSCHG
 ((
ušt32_t
)0x10000000è

	)

4041 
	#USB_OTG_GINTSTS_DISCINT
 ((
ušt32_t
)0x20000000è

	)

4042 
	#USB_OTG_GINTSTS_SRQINT
 ((
ušt32_t
)0x40000000è

	)

4043 
	#USB_OTG_GINTSTS_WKUINT
 ((
ušt32_t
)0x80000000è

	)

4046 
	#USB_OTG_GINTMSK_MMISM
 ((
ušt32_t
)0x00000002è

	)

4047 
	#USB_OTG_GINTMSK_OTGINT
 ((
ušt32_t
)0x00000004è

	)

4048 
	#USB_OTG_GINTMSK_SOFM
 ((
ušt32_t
)0x00000008è

	)

4049 
	#USB_OTG_GINTMSK_RXFLVLM
 ((
ušt32_t
)0x00000010è

	)

4050 
	#USB_OTG_GINTMSK_NPTXFEM
 ((
ušt32_t
)0x00000020è

	)

4051 
	#USB_OTG_GINTMSK_GINAKEFFM
 ((
ušt32_t
)0x00000040è

	)

4052 
	#USB_OTG_GINTMSK_GONAKEFFM
 ((
ušt32_t
)0x00000080è

	)

4053 
	#USB_OTG_GINTMSK_ESUSPM
 ((
ušt32_t
)0x00000400è

	)

4054 
	#USB_OTG_GINTMSK_USBSUSPM
 ((
ušt32_t
)0x00000800è

	)

4055 
	#USB_OTG_GINTMSK_USBRST
 ((
ušt32_t
)0x00001000è

	)

4056 
	#USB_OTG_GINTMSK_ENUMDNEM
 ((
ušt32_t
)0x00002000è

	)

4057 
	#USB_OTG_GINTMSK_ISOODRPM
 ((
ušt32_t
)0x00004000è

	)

4058 
	#USB_OTG_GINTMSK_EOPFM
 ((
ušt32_t
)0x00008000è

	)

4059 
	#USB_OTG_GINTMSK_EPMISM
 ((
ušt32_t
)0x00020000è

	)

4060 
	#USB_OTG_GINTMSK_IEPINT
 ((
ušt32_t
)0x00040000è

	)

4061 
	#USB_OTG_GINTMSK_OEPINT
 ((
ušt32_t
)0x00080000è

	)

4062 
	#USB_OTG_GINTMSK_IISOIXFRM
 ((
ušt32_t
)0x00100000è

	)

4063 
	#USB_OTG_GINTMSK_PXFRM_IISOOXFRM
 ((
ušt32_t
)0x00200000è

	)

4064 
	#USB_OTG_GINTMSK_FSUSPM
 ((
ušt32_t
)0x00400000è

	)

4065 
	#USB_OTG_GINTMSK_PRTIM
 ((
ušt32_t
)0x01000000è

	)

4066 
	#USB_OTG_GINTMSK_HCIM
 ((
ušt32_t
)0x02000000è

	)

4067 
	#USB_OTG_GINTMSK_PTXFEM
 ((
ušt32_t
)0x04000000è

	)

4068 
	#USB_OTG_GINTMSK_CIDSCHGM
 ((
ušt32_t
)0x10000000è

	)

4069 
	#USB_OTG_GINTMSK_DISCINT
 ((
ušt32_t
)0x20000000è

	)

4070 
	#USB_OTG_GINTMSK_SRQIM
 ((
ušt32_t
)0x40000000è

	)

4071 
	#USB_OTG_GINTMSK_WUIM
 ((
ušt32_t
)0x80000000è

	)

4074 
	#USB_OTG_DAINT_IEPINT
 ((
ušt32_t
)0x0000FFFFè

	)

4075 
	#USB_OTG_DAINT_OEPINT
 ((
ušt32_t
)0xFFFF0000è

	)

4078 
	#USB_OTG_HAINTMSK_HAINTM
 ((
ušt32_t
)0x0000FFFFè

	)

4081 
	#USB_OTG_GRXSTSP_EPNUM
 ((
ušt32_t
)0x0000000Fè

	)

4082 
	#USB_OTG_GRXSTSP_BCNT
 ((
ušt32_t
)0x00007FF0è

	)

4083 
	#USB_OTG_GRXSTSP_DPID
 ((
ušt32_t
)0x00018000è

	)

4084 
	#USB_OTG_GRXSTSP_PKTSTS
 ((
ušt32_t
)0x001E0000è

	)

4087 
	#USB_OTG_DAINTMSK_IEPM
 ((
ušt32_t
)0x0000FFFFè

	)

4088 
	#USB_OTG_DAINTMSK_OEPM
 ((
ušt32_t
)0xFFFF0000è

	)

4092 
	#USB_OTG_CHNUM
 ((
ušt32_t
)0x0000000Fè

	)

4093 
	#USB_OTG_CHNUM_0
 ((
ušt32_t
)0x00000001è

	)

4094 
	#USB_OTG_CHNUM_1
 ((
ušt32_t
)0x00000002è

	)

4095 
	#USB_OTG_CHNUM_2
 ((
ušt32_t
)0x00000004è

	)

4096 
	#USB_OTG_CHNUM_3
 ((
ušt32_t
)0x00000008è

	)

4097 
	#USB_OTG_BCNT
 ((
ušt32_t
)0x00007FF0è

	)

4099 
	#USB_OTG_DPID
 ((
ušt32_t
)0x00018000è

	)

4100 
	#USB_OTG_DPID_0
 ((
ušt32_t
)0x00008000è

	)

4101 
	#USB_OTG_DPID_1
 ((
ušt32_t
)0x00010000è

	)

4103 
	#USB_OTG_PKTSTS
 ((
ušt32_t
)0x001E0000è

	)

4104 
	#USB_OTG_PKTSTS_0
 ((
ušt32_t
)0x00020000è

	)

4105 
	#USB_OTG_PKTSTS_1
 ((
ušt32_t
)0x00040000è

	)

4106 
	#USB_OTG_PKTSTS_2
 ((
ušt32_t
)0x00080000è

	)

4107 
	#USB_OTG_PKTSTS_3
 ((
ušt32_t
)0x00100000è

	)

4109 
	#USB_OTG_EPNUM
 ((
ušt32_t
)0x0000000Fè

	)

4110 
	#USB_OTG_EPNUM_0
 ((
ušt32_t
)0x00000001è

	)

4111 
	#USB_OTG_EPNUM_1
 ((
ušt32_t
)0x00000002è

	)

4112 
	#USB_OTG_EPNUM_2
 ((
ušt32_t
)0x00000004è

	)

4113 
	#USB_OTG_EPNUM_3
 ((
ušt32_t
)0x00000008è

	)

4115 
	#USB_OTG_FRMNUM
 ((
ušt32_t
)0x01E00000è

	)

4116 
	#USB_OTG_FRMNUM_0
 ((
ušt32_t
)0x00200000è

	)

4117 
	#USB_OTG_FRMNUM_1
 ((
ušt32_t
)0x00400000è

	)

4118 
	#USB_OTG_FRMNUM_2
 ((
ušt32_t
)0x00800000è

	)

4119 
	#USB_OTG_FRMNUM_3
 ((
ušt32_t
)0x01000000è

	)

4123 
	#USB_OTG_CHNUM
 ((
ušt32_t
)0x0000000Fè

	)

4124 
	#USB_OTG_CHNUM_0
 ((
ušt32_t
)0x00000001è

	)

4125 
	#USB_OTG_CHNUM_1
 ((
ušt32_t
)0x00000002è

	)

4126 
	#USB_OTG_CHNUM_2
 ((
ušt32_t
)0x00000004è

	)

4127 
	#USB_OTG_CHNUM_3
 ((
ušt32_t
)0x00000008è

	)

4128 
	#USB_OTG_BCNT
 ((
ušt32_t
)0x00007FF0è

	)

4130 
	#USB_OTG_DPID
 ((
ušt32_t
)0x00018000è

	)

4131 
	#USB_OTG_DPID_0
 ((
ušt32_t
)0x00008000è

	)

4132 
	#USB_OTG_DPID_1
 ((
ušt32_t
)0x00010000è

	)

4134 
	#USB_OTG_PKTSTS
 ((
ušt32_t
)0x001E0000è

	)

4135 
	#USB_OTG_PKTSTS_0
 ((
ušt32_t
)0x00020000è

	)

4136 
	#USB_OTG_PKTSTS_1
 ((
ušt32_t
)0x00040000è

	)

4137 
	#USB_OTG_PKTSTS_2
 ((
ušt32_t
)0x00080000è

	)

4138 
	#USB_OTG_PKTSTS_3
 ((
ušt32_t
)0x00100000è

	)

4140 
	#USB_OTG_EPNUM
 ((
ušt32_t
)0x0000000Fè

	)

4141 
	#USB_OTG_EPNUM_0
 ((
ušt32_t
)0x00000001è

	)

4142 
	#USB_OTG_EPNUM_1
 ((
ušt32_t
)0x00000002è

	)

4143 
	#USB_OTG_EPNUM_2
 ((
ušt32_t
)0x00000004è

	)

4144 
	#USB_OTG_EPNUM_3
 ((
ušt32_t
)0x00000008è

	)

4146 
	#USB_OTG_FRMNUM
 ((
ušt32_t
)0x01E00000è

	)

4147 
	#USB_OTG_FRMNUM_0
 ((
ušt32_t
)0x00200000è

	)

4148 
	#USB_OTG_FRMNUM_1
 ((
ušt32_t
)0x00400000è

	)

4149 
	#USB_OTG_FRMNUM_2
 ((
ušt32_t
)0x00800000è

	)

4150 
	#USB_OTG_FRMNUM_3
 ((
ušt32_t
)0x01000000è

	)

4153 
	#USB_OTG_GRXFSIZ_RXFD
 ((
ušt32_t
)0x0000FFFFè

	)

4156 
	#USB_OTG_DVBUSDIS_VBUSDT
 ((
ušt32_t
)0x0000FFFFè

	)

4159 
	#USB_OTG_NPTXFSA
 ((
ušt32_t
)0x0000FFFFè

	)

4160 
	#USB_OTG_NPTXFD
 ((
ušt32_t
)0xFFFF0000è

	)

4161 
	#USB_OTG_TX0FSA
 ((
ušt32_t
)0x0000FFFFè

	)

4162 
	#USB_OTG_TX0FD
 ((
ušt32_t
)0xFFFF0000è

	)

4165 
	#USB_OTG_DVBUSPULSE_DVBUSP
 ((
ušt32_t
)0x00000FFFè

	)

4168 
	#USB_OTG_GNPTXSTS_NPTXFSAV
 ((
ušt32_t
)0x0000FFFFè

	)

4170 
	#USB_OTG_GNPTXSTS_NPTQXSAV
 ((
ušt32_t
)0x00FF0000è

	)

4171 
	#USB_OTG_GNPTXSTS_NPTQXSAV_0
 ((
ušt32_t
)0x00010000è

	)

4172 
	#USB_OTG_GNPTXSTS_NPTQXSAV_1
 ((
ušt32_t
)0x00020000è

	)

4173 
	#USB_OTG_GNPTXSTS_NPTQXSAV_2
 ((
ušt32_t
)0x00040000è

	)

4174 
	#USB_OTG_GNPTXSTS_NPTQXSAV_3
 ((
ušt32_t
)0x00080000è

	)

4175 
	#USB_OTG_GNPTXSTS_NPTQXSAV_4
 ((
ušt32_t
)0x00100000è

	)

4176 
	#USB_OTG_GNPTXSTS_NPTQXSAV_5
 ((
ušt32_t
)0x00200000è

	)

4177 
	#USB_OTG_GNPTXSTS_NPTQXSAV_6
 ((
ušt32_t
)0x00400000è

	)

4178 
	#USB_OTG_GNPTXSTS_NPTQXSAV_7
 ((
ušt32_t
)0x00800000è

	)

4180 
	#USB_OTG_GNPTXSTS_NPTXQTOP
 ((
ušt32_t
)0x7F000000è

	)

4181 
	#USB_OTG_GNPTXSTS_NPTXQTOP_0
 ((
ušt32_t
)0x01000000è

	)

4182 
	#USB_OTG_GNPTXSTS_NPTXQTOP_1
 ((
ušt32_t
)0x02000000è

	)

4183 
	#USB_OTG_GNPTXSTS_NPTXQTOP_2
 ((
ušt32_t
)0x04000000è

	)

4184 
	#USB_OTG_GNPTXSTS_NPTXQTOP_3
 ((
ušt32_t
)0x08000000è

	)

4185 
	#USB_OTG_GNPTXSTS_NPTXQTOP_4
 ((
ušt32_t
)0x10000000è

	)

4186 
	#USB_OTG_GNPTXSTS_NPTXQTOP_5
 ((
ušt32_t
)0x20000000è

	)

4187 
	#USB_OTG_GNPTXSTS_NPTXQTOP_6
 ((
ušt32_t
)0x40000000è

	)

4190 
	#USB_OTG_DTHRCTL_NONISOTHREN
 ((
ušt32_t
)0x00000001è

	)

4191 
	#USB_OTG_DTHRCTL_ISOTHREN
 ((
ušt32_t
)0x00000002è

	)

4193 
	#USB_OTG_DTHRCTL_TXTHRLEN
 ((
ušt32_t
)0x000007FCè

	)

4194 
	#USB_OTG_DTHRCTL_TXTHRLEN_0
 ((
ušt32_t
)0x00000004è

	)

4195 
	#USB_OTG_DTHRCTL_TXTHRLEN_1
 ((
ušt32_t
)0x00000008è

	)

4196 
	#USB_OTG_DTHRCTL_TXTHRLEN_2
 ((
ušt32_t
)0x00000010è

	)

4197 
	#USB_OTG_DTHRCTL_TXTHRLEN_3
 ((
ušt32_t
)0x00000020è

	)

4198 
	#USB_OTG_DTHRCTL_TXTHRLEN_4
 ((
ušt32_t
)0x00000040è

	)

4199 
	#USB_OTG_DTHRCTL_TXTHRLEN_5
 ((
ušt32_t
)0x00000080è

	)

4200 
	#USB_OTG_DTHRCTL_TXTHRLEN_6
 ((
ušt32_t
)0x00000100è

	)

4201 
	#USB_OTG_DTHRCTL_TXTHRLEN_7
 ((
ušt32_t
)0x00000200è

	)

4202 
	#USB_OTG_DTHRCTL_TXTHRLEN_8
 ((
ušt32_t
)0x00000400è

	)

4203 
	#USB_OTG_DTHRCTL_RXTHREN
 ((
ušt32_t
)0x00010000è

	)

4205 
	#USB_OTG_DTHRCTL_RXTHRLEN
 ((
ušt32_t
)0x03FE0000è

	)

4206 
	#USB_OTG_DTHRCTL_RXTHRLEN_0
 ((
ušt32_t
)0x00020000è

	)

4207 
	#USB_OTG_DTHRCTL_RXTHRLEN_1
 ((
ušt32_t
)0x00040000è

	)

4208 
	#USB_OTG_DTHRCTL_RXTHRLEN_2
 ((
ušt32_t
)0x00080000è

	)

4209 
	#USB_OTG_DTHRCTL_RXTHRLEN_3
 ((
ušt32_t
)0x00100000è

	)

4210 
	#USB_OTG_DTHRCTL_RXTHRLEN_4
 ((
ušt32_t
)0x00200000è

	)

4211 
	#USB_OTG_DTHRCTL_RXTHRLEN_5
 ((
ušt32_t
)0x00400000è

	)

4212 
	#USB_OTG_DTHRCTL_RXTHRLEN_6
 ((
ušt32_t
)0x00800000è

	)

4213 
	#USB_OTG_DTHRCTL_RXTHRLEN_7
 ((
ušt32_t
)0x01000000è

	)

4214 
	#USB_OTG_DTHRCTL_RXTHRLEN_8
 ((
ušt32_t
)0x02000000è

	)

4215 
	#USB_OTG_DTHRCTL_ARPEN
 ((
ušt32_t
)0x08000000è

	)

4218 
	#USB_OTG_DIEPEMPMSK_INEPTXFEM
 ((
ušt32_t
)0x0000FFFFè

	)

4221 
	#USB_OTG_DEACHINT_IEP1INT
 ((
ušt32_t
)0x00000002è

	)

4222 
	#USB_OTG_DEACHINT_OEP1INT
 ((
ušt32_t
)0x00020000è

	)

4225 
	#USB_OTG_GCCFG_PWRDWN
 ((
ušt32_t
)0x00010000è

	)

4226 
	#USB_OTG_GCCFG_I2CPADEN
 ((
ušt32_t
)0x00020000è

	)

4227 
	#USB_OTG_GCCFG_VBUSASEN
 ((
ušt32_t
)0x00040000è

	)

4228 
	#USB_OTG_GCCFG_VBUSBSEN
 ((
ušt32_t
)0x00080000è

	)

4229 
	#USB_OTG_GCCFG_SOFOUTEN
 ((
ušt32_t
)0x00100000è

	)

4230 
	#USB_OTG_GCCFG_NOVBUSSENS
 ((
ušt32_t
)0x00200000è

	)

4233 
	#USB_OTG_DEACHINTMSK_IEP1INTM
 ((
ušt32_t
)0x00000002è

	)

4234 
	#USB_OTG_DEACHINTMSK_OEP1INTM
 ((
ušt32_t
)0x00020000è

	)

4237 
	#USB_OTG_CID_PRODUCT_ID
 ((
ušt32_t
)0xFFFFFFFFè

	)

4240 
	#USB_OTG_DIEPEACHMSK1_XFRCM
 ((
ušt32_t
)0x00000001è

	)

4241 
	#USB_OTG_DIEPEACHMSK1_EPDM
 ((
ušt32_t
)0x00000002è

	)

4242 
	#USB_OTG_DIEPEACHMSK1_TOM
 ((
ušt32_t
)0x00000008è

	)

4243 
	#USB_OTG_DIEPEACHMSK1_ITTXFEMSK
 ((
ušt32_t
)0x00000010è

	)

4244 
	#USB_OTG_DIEPEACHMSK1_INEPNMM
 ((
ušt32_t
)0x00000020è

	)

4245 
	#USB_OTG_DIEPEACHMSK1_INEPNEM
 ((
ušt32_t
)0x00000040è

	)

4246 
	#USB_OTG_DIEPEACHMSK1_TXFURM
 ((
ušt32_t
)0x00000100è

	)

4247 
	#USB_OTG_DIEPEACHMSK1_BIM
 ((
ušt32_t
)0x00000200è

	)

4248 
	#USB_OTG_DIEPEACHMSK1_NAKM
 ((
ušt32_t
)0x00002000è

	)

4251 
	#USB_OTG_HPRT_PCSTS
 ((
ušt32_t
)0x00000001è

	)

4252 
	#USB_OTG_HPRT_PCDET
 ((
ušt32_t
)0x00000002è

	)

4253 
	#USB_OTG_HPRT_PENA
 ((
ušt32_t
)0x00000004è

	)

4254 
	#USB_OTG_HPRT_PENCHNG
 ((
ušt32_t
)0x00000008è

	)

4255 
	#USB_OTG_HPRT_POCA
 ((
ušt32_t
)0x00000010è

	)

4256 
	#USB_OTG_HPRT_POCCHNG
 ((
ušt32_t
)0x00000020è

	)

4257 
	#USB_OTG_HPRT_PRES
 ((
ušt32_t
)0x00000040è

	)

4258 
	#USB_OTG_HPRT_PSUSP
 ((
ušt32_t
)0x00000080è

	)

4259 
	#USB_OTG_HPRT_PRST
 ((
ušt32_t
)0x00000100è

	)

4261 
	#USB_OTG_HPRT_PLSTS
 ((
ušt32_t
)0x00000C00è

	)

4262 
	#USB_OTG_HPRT_PLSTS_0
 ((
ušt32_t
)0x00000400è

	)

4263 
	#USB_OTG_HPRT_PLSTS_1
 ((
ušt32_t
)0x00000800è

	)

4264 
	#USB_OTG_HPRT_PPWR
 ((
ušt32_t
)0x00001000è

	)

4266 
	#USB_OTG_HPRT_PTCTL
 ((
ušt32_t
)0x0001E000è

	)

4267 
	#USB_OTG_HPRT_PTCTL_0
 ((
ušt32_t
)0x00002000è

	)

4268 
	#USB_OTG_HPRT_PTCTL_1
 ((
ušt32_t
)0x00004000è

	)

4269 
	#USB_OTG_HPRT_PTCTL_2
 ((
ušt32_t
)0x00008000è

	)

4270 
	#USB_OTG_HPRT_PTCTL_3
 ((
ušt32_t
)0x00010000è

	)

4272 
	#USB_OTG_HPRT_PSPD
 ((
ušt32_t
)0x00060000è

	)

4273 
	#USB_OTG_HPRT_PSPD_0
 ((
ušt32_t
)0x00020000è

	)

4274 
	#USB_OTG_HPRT_PSPD_1
 ((
ušt32_t
)0x00040000è

	)

4277 
	#USB_OTG_DOEPEACHMSK1_XFRCM
 ((
ušt32_t
)0x00000001è

	)

4278 
	#USB_OTG_DOEPEACHMSK1_EPDM
 ((
ušt32_t
)0x00000002è

	)

4279 
	#USB_OTG_DOEPEACHMSK1_TOM
 ((
ušt32_t
)0x00000008è

	)

4280 
	#USB_OTG_DOEPEACHMSK1_ITTXFEMSK
 ((
ušt32_t
)0x00000010è

	)

4281 
	#USB_OTG_DOEPEACHMSK1_INEPNMM
 ((
ušt32_t
)0x00000020è

	)

4282 
	#USB_OTG_DOEPEACHMSK1_INEPNEM
 ((
ušt32_t
)0x00000040è

	)

4283 
	#USB_OTG_DOEPEACHMSK1_TXFURM
 ((
ušt32_t
)0x00000100è

	)

4284 
	#USB_OTG_DOEPEACHMSK1_BIM
 ((
ušt32_t
)0x00000200è

	)

4285 
	#USB_OTG_DOEPEACHMSK1_BERRM
 ((
ušt32_t
)0x00001000è

	)

4286 
	#USB_OTG_DOEPEACHMSK1_NAKM
 ((
ušt32_t
)0x00002000è

	)

4287 
	#USB_OTG_DOEPEACHMSK1_NYETM
 ((
ušt32_t
)0x00004000è

	)

4290 
	#USB_OTG_HPTXFSIZ_PTXSA
 ((
ušt32_t
)0x0000FFFFè

	)

4291 
	#USB_OTG_HPTXFSIZ_PTXFD
 ((
ušt32_t
)0xFFFF0000è

	)

4294 
	#USB_OTG_DIEPCTL_MPSIZ
 ((
ušt32_t
)0x000007FFè

	)

4295 
	#USB_OTG_DIEPCTL_USBAEP
 ((
ušt32_t
)0x00008000è

	)

4296 
	#USB_OTG_DIEPCTL_EONUM_DPID
 ((
ušt32_t
)0x00010000è

	)

4297 
	#USB_OTG_DIEPCTL_NAKSTS
 ((
ušt32_t
)0x00020000è

	)

4299 
	#USB_OTG_DIEPCTL_EPTYP
 ((
ušt32_t
)0x000C0000è

	)

4300 
	#USB_OTG_DIEPCTL_EPTYP_0
 ((
ušt32_t
)0x00040000è

	)

4301 
	#USB_OTG_DIEPCTL_EPTYP_1
 ((
ušt32_t
)0x00080000è

	)

4302 
	#USB_OTG_DIEPCTL_STALL
 ((
ušt32_t
)0x00200000è

	)

4304 
	#USB_OTG_DIEPCTL_TXFNUM
 ((
ušt32_t
)0x03C00000è

	)

4305 
	#USB_OTG_DIEPCTL_TXFNUM_0
 ((
ušt32_t
)0x00400000è

	)

4306 
	#USB_OTG_DIEPCTL_TXFNUM_1
 ((
ušt32_t
)0x00800000è

	)

4307 
	#USB_OTG_DIEPCTL_TXFNUM_2
 ((
ušt32_t
)0x01000000è

	)

4308 
	#USB_OTG_DIEPCTL_TXFNUM_3
 ((
ušt32_t
)0x02000000è

	)

4309 
	#USB_OTG_DIEPCTL_CNAK
 ((
ušt32_t
)0x04000000è

	)

4310 
	#USB_OTG_DIEPCTL_SNAK
 ((
ušt32_t
)0x08000000è

	)

4311 
	#USB_OTG_DIEPCTL_SD0PID_SEVNFRM
 ((
ušt32_t
)0x10000000è

	)

4312 
	#USB_OTG_DIEPCTL_SODDFRM
 ((
ušt32_t
)0x20000000è

	)

4313 
	#USB_OTG_DIEPCTL_EPDIS
 ((
ušt32_t
)0x40000000è

	)

4314 
	#USB_OTG_DIEPCTL_EPENA
 ((
ušt32_t
)0x80000000è

	)

4317 
	#USB_OTG_HCCHAR_MPSIZ
 ((
ušt32_t
)0x000007FFè

	)

4319 
	#USB_OTG_HCCHAR_EPNUM
 ((
ušt32_t
)0x00007800è

	)

4320 
	#USB_OTG_HCCHAR_EPNUM_0
 ((
ušt32_t
)0x00000800è

	)

4321 
	#USB_OTG_HCCHAR_EPNUM_1
 ((
ušt32_t
)0x00001000è

	)

4322 
	#USB_OTG_HCCHAR_EPNUM_2
 ((
ušt32_t
)0x00002000è

	)

4323 
	#USB_OTG_HCCHAR_EPNUM_3
 ((
ušt32_t
)0x00004000è

	)

4324 
	#USB_OTG_HCCHAR_EPDIR
 ((
ušt32_t
)0x00008000è

	)

4325 
	#USB_OTG_HCCHAR_LSDEV
 ((
ušt32_t
)0x00020000è

	)

4327 
	#USB_OTG_HCCHAR_EPTYP
 ((
ušt32_t
)0x000C0000è

	)

4328 
	#USB_OTG_HCCHAR_EPTYP_0
 ((
ušt32_t
)0x00040000è

	)

4329 
	#USB_OTG_HCCHAR_EPTYP_1
 ((
ušt32_t
)0x00080000è

	)

4331 
	#USB_OTG_HCCHAR_MC
 ((
ušt32_t
)0x00300000è

	)

4332 
	#USB_OTG_HCCHAR_MC_0
 ((
ušt32_t
)0x00100000è

	)

4333 
	#USB_OTG_HCCHAR_MC_1
 ((
ušt32_t
)0x00200000è

	)

4335 
	#USB_OTG_HCCHAR_DAD
 ((
ušt32_t
)0x1FC00000è

	)

4336 
	#USB_OTG_HCCHAR_DAD_0
 ((
ušt32_t
)0x00400000è

	)

4337 
	#USB_OTG_HCCHAR_DAD_1
 ((
ušt32_t
)0x00800000è

	)

4338 
	#USB_OTG_HCCHAR_DAD_2
 ((
ušt32_t
)0x01000000è

	)

4339 
	#USB_OTG_HCCHAR_DAD_3
 ((
ušt32_t
)0x02000000è

	)

4340 
	#USB_OTG_HCCHAR_DAD_4
 ((
ušt32_t
)0x04000000è

	)

4341 
	#USB_OTG_HCCHAR_DAD_5
 ((
ušt32_t
)0x08000000è

	)

4342 
	#USB_OTG_HCCHAR_DAD_6
 ((
ušt32_t
)0x10000000è

	)

4343 
	#USB_OTG_HCCHAR_ODDFRM
 ((
ušt32_t
)0x20000000è

	)

4344 
	#USB_OTG_HCCHAR_CHDIS
 ((
ušt32_t
)0x40000000è

	)

4345 
	#USB_OTG_HCCHAR_CHENA
 ((
ušt32_t
)0x80000000è

	)

4349 
	#USB_OTG_HCSPLT_PRTADDR
 ((
ušt32_t
)0x0000007Fè

	)

4350 
	#USB_OTG_HCSPLT_PRTADDR_0
 ((
ušt32_t
)0x00000001è

	)

4351 
	#USB_OTG_HCSPLT_PRTADDR_1
 ((
ušt32_t
)0x00000002è

	)

4352 
	#USB_OTG_HCSPLT_PRTADDR_2
 ((
ušt32_t
)0x00000004è

	)

4353 
	#USB_OTG_HCSPLT_PRTADDR_3
 ((
ušt32_t
)0x00000008è

	)

4354 
	#USB_OTG_HCSPLT_PRTADDR_4
 ((
ušt32_t
)0x00000010è

	)

4355 
	#USB_OTG_HCSPLT_PRTADDR_5
 ((
ušt32_t
)0x00000020è

	)

4356 
	#USB_OTG_HCSPLT_PRTADDR_6
 ((
ušt32_t
)0x00000040è

	)

4358 
	#USB_OTG_HCSPLT_HUBADDR
 ((
ušt32_t
)0x00003F80è

	)

4359 
	#USB_OTG_HCSPLT_HUBADDR_0
 ((
ušt32_t
)0x00000080è

	)

4360 
	#USB_OTG_HCSPLT_HUBADDR_1
 ((
ušt32_t
)0x00000100è

	)

4361 
	#USB_OTG_HCSPLT_HUBADDR_2
 ((
ušt32_t
)0x00000200è

	)

4362 
	#USB_OTG_HCSPLT_HUBADDR_3
 ((
ušt32_t
)0x00000400è

	)

4363 
	#USB_OTG_HCSPLT_HUBADDR_4
 ((
ušt32_t
)0x00000800è

	)

4364 
	#USB_OTG_HCSPLT_HUBADDR_5
 ((
ušt32_t
)0x00001000è

	)

4365 
	#USB_OTG_HCSPLT_HUBADDR_6
 ((
ušt32_t
)0x00002000è

	)

4367 
	#USB_OTG_HCSPLT_XACTPOS
 ((
ušt32_t
)0x0000C000è

	)

4368 
	#USB_OTG_HCSPLT_XACTPOS_0
 ((
ušt32_t
)0x00004000è

	)

4369 
	#USB_OTG_HCSPLT_XACTPOS_1
 ((
ušt32_t
)0x00008000è

	)

4370 
	#USB_OTG_HCSPLT_COMPLSPLT
 ((
ušt32_t
)0x00010000è

	)

4371 
	#USB_OTG_HCSPLT_SPLITEN
 ((
ušt32_t
)0x80000000è

	)

4374 
	#USB_OTG_HCINT_XFRC
 ((
ušt32_t
)0x00000001è

	)

4375 
	#USB_OTG_HCINT_CHH
 ((
ušt32_t
)0x00000002è

	)

4376 
	#USB_OTG_HCINT_AHBERR
 ((
ušt32_t
)0x00000004è

	)

4377 
	#USB_OTG_HCINT_STALL
 ((
ušt32_t
)0x00000008è

	)

4378 
	#USB_OTG_HCINT_NAK
 ((
ušt32_t
)0x00000010è

	)

4379 
	#USB_OTG_HCINT_ACK
 ((
ušt32_t
)0x00000020è

	)

4380 
	#USB_OTG_HCINT_NYET
 ((
ušt32_t
)0x00000040è

	)

4381 
	#USB_OTG_HCINT_TXERR
 ((
ušt32_t
)0x00000080è

	)

4382 
	#USB_OTG_HCINT_BBERR
 ((
ušt32_t
)0x00000100è

	)

4383 
	#USB_OTG_HCINT_FRMOR
 ((
ušt32_t
)0x00000200è

	)

4384 
	#USB_OTG_HCINT_DTERR
 ((
ušt32_t
)0x00000400è

	)

4387 
	#USB_OTG_DIEPINT_XFRC
 ((
ušt32_t
)0x00000001è

	)

4388 
	#USB_OTG_DIEPINT_EPDISD
 ((
ušt32_t
)0x00000002è

	)

4389 
	#USB_OTG_DIEPINT_TOC
 ((
ušt32_t
)0x00000008è

	)

4390 
	#USB_OTG_DIEPINT_ITTXFE
 ((
ušt32_t
)0x00000010è

	)

4391 
	#USB_OTG_DIEPINT_INEPNE
 ((
ušt32_t
)0x00000040è

	)

4392 
	#USB_OTG_DIEPINT_TXFE
 ((
ušt32_t
)0x00000080è

	)

4393 
	#USB_OTG_DIEPINT_TXFIFOUDRN
 ((
ušt32_t
)0x00000100è

	)

4394 
	#USB_OTG_DIEPINT_BNA
 ((
ušt32_t
)0x00000200è

	)

4395 
	#USB_OTG_DIEPINT_PKTDRPSTS
 ((
ušt32_t
)0x00000800è

	)

4396 
	#USB_OTG_DIEPINT_BERR
 ((
ušt32_t
)0x00001000è

	)

4397 
	#USB_OTG_DIEPINT_NAK
 ((
ušt32_t
)0x00002000è

	)

4400 
	#USB_OTG_HCINTMSK_XFRCM
 ((
ušt32_t
)0x00000001è

	)

4401 
	#USB_OTG_HCINTMSK_CHHM
 ((
ušt32_t
)0x00000002è

	)

4402 
	#USB_OTG_HCINTMSK_AHBERR
 ((
ušt32_t
)0x00000004è

	)

4403 
	#USB_OTG_HCINTMSK_STALLM
 ((
ušt32_t
)0x00000008è

	)

4404 
	#USB_OTG_HCINTMSK_NAKM
 ((
ušt32_t
)0x00000010è

	)

4405 
	#USB_OTG_HCINTMSK_ACKM
 ((
ušt32_t
)0x00000020è

	)

4406 
	#USB_OTG_HCINTMSK_NYET
 ((
ušt32_t
)0x00000040è

	)

4407 
	#USB_OTG_HCINTMSK_TXERRM
 ((
ušt32_t
)0x00000080è

	)

4408 
	#USB_OTG_HCINTMSK_BBERRM
 ((
ušt32_t
)0x00000100è

	)

4409 
	#USB_OTG_HCINTMSK_FRMORM
 ((
ušt32_t
)0x00000200è

	)

4410 
	#USB_OTG_HCINTMSK_DTERRM
 ((
ušt32_t
)0x00000400è

	)

4414 
	#USB_OTG_DIEPTSIZ_XFRSIZ
 ((
ušt32_t
)0x0007FFFFè

	)

4415 
	#USB_OTG_DIEPTSIZ_PKTCNT
 ((
ušt32_t
)0x1FF80000è

	)

4416 
	#USB_OTG_DIEPTSIZ_MULCNT
 ((
ušt32_t
)0x60000000è

	)

4418 
	#USB_OTG_HCTSIZ_XFRSIZ
 ((
ušt32_t
)0x0007FFFFè

	)

4419 
	#USB_OTG_HCTSIZ_PKTCNT
 ((
ušt32_t
)0x1FF80000è

	)

4420 
	#USB_OTG_HCTSIZ_DOPING
 ((
ušt32_t
)0x80000000è

	)

4421 
	#USB_OTG_HCTSIZ_DPID
 ((
ušt32_t
)0x60000000è

	)

4422 
	#USB_OTG_HCTSIZ_DPID_0
 ((
ušt32_t
)0x20000000è

	)

4423 
	#USB_OTG_HCTSIZ_DPID_1
 ((
ušt32_t
)0x40000000è

	)

4426 
	#USB_OTG_DIEPDMA_DMAADDR
 ((
ušt32_t
)0xFFFFFFFFè

	)

4429 
	#USB_OTG_HCDMA_DMAADDR
 ((
ušt32_t
)0xFFFFFFFFè

	)

4432 
	#USB_OTG_DTXFSTS_INEPTFSAV
 ((
ušt32_t
)0x0000FFFFè

	)

4435 
	#USB_OTG_DIEPTXF_INEPTXSA
 ((
ušt32_t
)0x0000FFFFè

	)

4436 
	#USB_OTG_DIEPTXF_INEPTXFD
 ((
ušt32_t
)0xFFFF0000è

	)

4440 
	#USB_OTG_DOEPCTL_MPSIZ
 ((
ušt32_t
)0x000007FFè

	)

4441 
	#USB_OTG_DOEPCTL_USBAEP
 ((
ušt32_t
)0x00008000è

	)

4442 
	#USB_OTG_DOEPCTL_NAKSTS
 ((
ušt32_t
)0x00020000è

	)

4443 
	#USB_OTG_DOEPCTL_SD0PID_SEVNFRM
 ((
ušt32_t
)0x10000000è

	)

4444 
	#USB_OTG_DOEPCTL_SODDFRM
 ((
ušt32_t
)0x20000000è

	)

4445 
	#USB_OTG_DOEPCTL_EPTYP
 ((
ušt32_t
)0x000C0000è

	)

4446 
	#USB_OTG_DOEPCTL_EPTYP_0
 ((
ušt32_t
)0x00040000è

	)

4447 
	#USB_OTG_DOEPCTL_EPTYP_1
 ((
ušt32_t
)0x00080000è

	)

4448 
	#USB_OTG_DOEPCTL_SNPM
 ((
ušt32_t
)0x00100000è

	)

4449 
	#USB_OTG_DOEPCTL_STALL
 ((
ušt32_t
)0x00200000è

	)

4450 
	#USB_OTG_DOEPCTL_CNAK
 ((
ušt32_t
)0x04000000è

	)

4451 
	#USB_OTG_DOEPCTL_SNAK
 ((
ušt32_t
)0x08000000è

	)

4452 
	#USB_OTG_DOEPCTL_EPDIS
 ((
ušt32_t
)0x40000000è

	)

4453 
	#USB_OTG_DOEPCTL_EPENA
 ((
ušt32_t
)0x80000000è

	)

4456 
	#USB_OTG_DOEPINT_XFRC
 ((
ušt32_t
)0x00000001è

	)

4457 
	#USB_OTG_DOEPINT_EPDISD
 ((
ušt32_t
)0x00000002è

	)

4458 
	#USB_OTG_DOEPINT_STUP
 ((
ušt32_t
)0x00000008è

	)

4459 
	#USB_OTG_DOEPINT_OTEPDIS
 ((
ušt32_t
)0x00000010è

	)

4460 
	#USB_OTG_DOEPINT_B2BSTUP
 ((
ušt32_t
)0x00000040è

	)

4461 
	#USB_OTG_DOEPINT_NYET
 ((
ušt32_t
)0x00004000è

	)

4465 
	#USB_OTG_DOEPTSIZ_XFRSIZ
 ((
ušt32_t
)0x0007FFFFè

	)

4466 
	#USB_OTG_DOEPTSIZ_PKTCNT
 ((
ušt32_t
)0x1FF80000è

	)

4468 
	#USB_OTG_DOEPTSIZ_STUPCNT
 ((
ušt32_t
)0x60000000è

	)

4469 
	#USB_OTG_DOEPTSIZ_STUPCNT_0
 ((
ušt32_t
)0x20000000è

	)

4470 
	#USB_OTG_DOEPTSIZ_STUPCNT_1
 ((
ušt32_t
)0x40000000è

	)

4473 
	#USB_OTG_PCGCCTL_STOPCLK
 ((
ušt32_t
)0x00000001è

	)

4474 
	#USB_OTG_PCGCCTL_GATECLK
 ((
ušt32_t
)0x00000002è

	)

4475 
	#USB_OTG_PCGCCTL_PHYSUSP
 ((
ušt32_t
)0x00000010è

	)

4490 
	#IS_ADC_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
ADC1
)

	)

4493 
	#IS_CRC_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
CRC
)

	)

4496 
	#IS_DMA_STREAM_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
DMA1_SŒ—m0
) || \

4497 ((
INSTANCE
è=ð
DMA1_SŒ—m1
) || \

4498 ((
INSTANCE
è=ð
DMA1_SŒ—m2
) || \

4499 ((
INSTANCE
è=ð
DMA1_SŒ—m3
) || \

4500 ((
INSTANCE
è=ð
DMA1_SŒ—m4
) || \

4501 ((
INSTANCE
è=ð
DMA1_SŒ—m5
) || \

4502 ((
INSTANCE
è=ð
DMA1_SŒ—m6
) || \

4503 ((
INSTANCE
è=ð
DMA1_SŒ—m7
) || \

4504 ((
INSTANCE
è=ð
DMA2_SŒ—m0
) || \

4505 ((
INSTANCE
è=ð
DMA2_SŒ—m1
) || \

4506 ((
INSTANCE
è=ð
DMA2_SŒ—m2
) || \

4507 ((
INSTANCE
è=ð
DMA2_SŒ—m3
) || \

4508 ((
INSTANCE
è=ð
DMA2_SŒ—m4
) || \

4509 ((
INSTANCE
è=ð
DMA2_SŒ—m5
) || \

4510 ((
INSTANCE
è=ð
DMA2_SŒ—m6
) || \

4511 ((
INSTANCE
è=ð
DMA2_SŒ—m7
))

	)

4514 
	#IS_GPIO_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
GPIOA
) || \

4515 ((
INSTANCE
è=ð
GPIOB
) || \

4516 ((
INSTANCE
è=ð
GPIOC
) || \

4517 ((
INSTANCE
è=ð
GPIOD
) || \

4518 ((
INSTANCE
è=ð
GPIOE
) || \

4519 ((
INSTANCE
è=ð
GPIOH
))

	)

4522 
	#IS_I2C_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
I2C1
) || \

4523 ((
INSTANCE
è=ð
I2C2
) || \

4524 ((
INSTANCE
è=ð
I2C3
))

	)

4527 
	#IS_I2S_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
SPI2
) || \

4528 ((
INSTANCE
è=ð
SPI3
))

	)

4531 
	#IS_I2S_ALL_INSTANCE_EXT
(
PERIPH
è(((
INSTANCE
è=ð
SPI2
) || \

4532 ((
INSTANCE
è=ð
SPI3
) || \

4533 ((
INSTANCE
è=ð
I2S2ext
) || \

4534 ((
INSTANCE
è=ð
I2S3ext
))

	)

4537 
	#IS_RTC_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
RTC
)

	)

4540 
	#IS_SPI_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
SPI1
) || \

4541 ((
INSTANCE
è=ð
SPI2
) || \

4542 ((
INSTANCE
è=ð
SPI3
) || \

4543 ((
INSTANCE
è=ð
SPI4
))

	)

4546 
	#IS_SPI_ALL_INSTANCE_EXT
(
INSTANCE
è(((INSTANCEè=ð
SPI1
) || \

4547 ((
INSTANCE
è=ð
SPI2
) || \

4548 ((
INSTANCE
è=ð
SPI3
) || \

4549 ((
INSTANCE
è=ð
I2S2ext
) || \

4550 ((
INSTANCE
è=ð
I2S3ext
))

	)

4553 
	#IS_TIM_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

4554 ((
INSTANCE
è=ð
TIM2
) || \

4555 ((
INSTANCE
è=ð
TIM3
) || \

4556 ((
INSTANCE
è=ð
TIM4
) || \

4557 ((
INSTANCE
è=ð
TIM5
) || \

4558 ((
INSTANCE
è=ð
TIM9
) || \

4559 ((
INSTANCE
è=ð
TIM10
) || \

4560 ((
INSTANCE
è=ð
TIM11
))

	)

4563 
	#IS_TIM_CC1_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

4564 ((
INSTANCE
è=ð
TIM2
) || \

4565 ((
INSTANCE
è=ð
TIM3
) || \

4566 ((
INSTANCE
è=ð
TIM4
) || \

4567 ((
INSTANCE
è=ð
TIM5
) || \

4568 ((
INSTANCE
è=ð
TIM9
) || \

4569 ((
INSTANCE
è=ð
TIM10
) || \

4570 ((
INSTANCE
è=ð
TIM11
))

	)

4573 
	#IS_TIM_CC2_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

4574 ((
INSTANCE
è=ð
TIM2
) || \

4575 ((
INSTANCE
è=ð
TIM3
) || \

4576 ((
INSTANCE
è=ð
TIM4
) || \

4577 ((
INSTANCE
è=ð
TIM5
) || \

4578 ((
INSTANCE
è=ð
TIM9
))

	)

4581 
	#IS_TIM_CC3_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

4582 ((
INSTANCE
è=ð
TIM2
) || \

4583 ((
INSTANCE
è=ð
TIM3
) || \

4584 ((
INSTANCE
è=ð
TIM4
) || \

4585 ((
INSTANCE
è=ð
TIM5
))

	)

4588 
	#IS_TIM_CC4_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

4589 ((
INSTANCE
è=ð
TIM2
) || \

4590 ((
INSTANCE
è=ð
TIM3
) || \

4591 ((
INSTANCE
è=ð
TIM4
) || \

4592 ((
INSTANCE
è=ð
TIM5
))

	)

4595 
	#IS_TIM_ADVANCED_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
TIM1
)

	)

4598 
	#IS_TIM_XOR_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

4599 ((
INSTANCE
è=ð
TIM2
) || \

4600 ((
INSTANCE
è=ð
TIM3
) || \

4601 ((
INSTANCE
è=ð
TIM4
) || \

4602 ((
INSTANCE
è=ð
TIM5
))

	)

4605 
	#IS_TIM_DMA_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

4606 ((
INSTANCE
è=ð
TIM2
) || \

4607 ((
INSTANCE
è=ð
TIM3
) || \

4608 ((
INSTANCE
è=ð
TIM4
) || \

4609 ((
INSTANCE
è=ð
TIM5
))

	)

4612 
	#IS_TIM_DMA_CC_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

4613 ((
INSTANCE
è=ð
TIM2
) || \

4614 ((
INSTANCE
è=ð
TIM3
) || \

4615 ((
INSTANCE
è=ð
TIM4
) || \

4616 ((
INSTANCE
è=ð
TIM5
))

	)

4619 
	#IS_TIM_CCDMA_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

4620 ((
INSTANCE
è=ð
TIM2
) || \

4621 ((
INSTANCE
è=ð
TIM3
) || \

4622 ((
INSTANCE
è=ð
TIM4
) || \

4623 ((
INSTANCE
è=ð
TIM5
))

	)

4626 
	#IS_TIM_DMABURST_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

4627 ((
INSTANCE
è=ð
TIM2
) || \

4628 ((
INSTANCE
è=ð
TIM3
) || \

4629 ((
INSTANCE
è=ð
TIM4
) || \

4630 ((
INSTANCE
è=ð
TIM5
))

	)

4633 
	#IS_TIM_MASTER_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

4634 ((
INSTANCE
è=ð
TIM2
) || \

4635 ((
INSTANCE
è=ð
TIM3
) || \

4636 ((
INSTANCE
è=ð
TIM4
) || \

4637 ((
INSTANCE
è=ð
TIM5
) || \

4638 ((
INSTANCE
è=ð
TIM9
))

	)

4641 
	#IS_TIM_SLAVE_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

4642 ((
INSTANCE
è=ð
TIM2
) || \

4643 ((
INSTANCE
è=ð
TIM3
) || \

4644 ((
INSTANCE
è=ð
TIM4
) || \

4645 ((
INSTANCE
è=ð
TIM5
) || \

4646 ((
INSTANCE
è=ð
TIM9
))

	)

4649 
	#IS_TIM_32B_COUNTER_INSTANCE
(
INSTANCE
)(((INSTANCEè=ð
TIM2
) || \

4650 ((
INSTANCE
è=ð
TIM5
))

	)

4653 
	#IS_TIM_ETR_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

4654 ((
INSTANCE
è=ð
TIM2
) || \

4655 ((
INSTANCE
è=ð
TIM3
) || \

4656 ((
INSTANCE
è=ð
TIM4
) || \

4657 ((
INSTANCE
è=ð
TIM5
))

	)

4660 
	#IS_TIM_REMAP_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM2
) || \

4661 ((
INSTANCE
è=ð
TIM5
) || \

4662 ((
INSTANCE
è=ð
TIM11
))

	)

4665 
	#IS_TIM_CCX_INSTANCE
(
INSTANCE
, 
CHANNEL
) \

4666 ((((
INSTANCE
è=ð
TIM1
) && \

4667 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

4668 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

4669 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

4670 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

4672 (((
INSTANCE
è=ð
TIM2
) && \

4673 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

4674 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

4675 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

4676 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

4678 (((
INSTANCE
è=ð
TIM3
) && \

4679 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

4680 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

4681 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

4682 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

4684 (((
INSTANCE
è=ð
TIM4
) && \

4685 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

4686 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

4687 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

4688 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

4690 (((
INSTANCE
è=ð
TIM5
) && \

4691 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

4692 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

4693 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

4694 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

4696 (((
INSTANCE
è=ð
TIM9
) && \

4697 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

4698 ((
CHANNEL
è=ð
TIM_CHANNEL_2
))) \

4700 (((
INSTANCE
è=ð
TIM10
) && \

4701 (((
CHANNEL
è=ð
TIM_CHANNEL_1
))) \

4703 (((
INSTANCE
è=ð
TIM11
) && \

4704 (((
CHANNEL
è=ð
TIM_CHANNEL_1
))))

	)

4707 
	#IS_TIM_CCXN_INSTANCE
(
INSTANCE
, 
CHANNEL
) \

4708 ((((
INSTANCE
è=ð
TIM1
) && \

4709 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

4710 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

4711 ((
CHANNEL
è=ð
TIM_CHANNEL_3
))))

	)

4714 
	#IS_USART_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

4715 ((
INSTANCE
è=ð
USART2
) || \

4716 ((
INSTANCE
è=ð
USART6
))

	)

4719 
	#IS_UART_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

4720 ((
INSTANCE
è=ð
USART2
) || \

4721 ((
INSTANCE
è=ð
USART6
))

	)

4724 
	#IS_UART_HWFLOW_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

4725 ((
INSTANCE
è=ð
USART2
) || \

4726 ((
INSTANCE
è=ð
USART6
))

	)

4729 
	#IS_SMARTCARD_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

4730 ((
INSTANCE
è=ð
USART2
) || \

4731 ((
INSTANCE
è=ð
USART6
))

	)

4734 
	#IS_IRDA_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

4735 ((
INSTANCE
è=ð
USART2
) || \

4736 ((
INSTANCE
è=ð
USART6
))

	)

4739 
	#IS_IWDG_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
IWDG
)

	)

4742 
	#IS_WWDG_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
WWDG
)

	)

4745 
	#IS_SDIO_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
SDIO
)

	)

4748 
	#USB_OTG_FS_HOST_MAX_CHANNEL_NBR
 8

	)

4749 
	#USB_OTG_FS_MAX_IN_ENDPOINTS
 4

	)

4750 
	#USB_OTG_FS_MAX_OUT_ENDPOINTS
 4

	)

4751 
	#USB_OTG_FS_TOTAL_FIFO_SIZE
 1280

	)

4765 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\inc\stm32f4xx.h

56 #iâdeà
__STM32F4xx_H


57 
	#__STM32F4xx_H


	)

59 #ifdeà
__ýlu¥lus


70 #ià!
defšed
 (
STM32F4
)

71 
	#STM32F4


	)

77 #ià!
defšed
 (
STM32F405xx
è&& !defšed (
STM32F415xx
è&& !defšed (
STM32F407xx
è&& !defšed (
STM32F417xx
) && \

78 !
defšed
 (
STM32F427xx
è&& !defšed (
STM32F437xx
è&& !defšed (
STM32F429xx
è&& !defšed (
STM32F439xx
) && \

79 !
defšed
 (
STM32F401xC
è&& !defšed (
STM32F401xE
è&& !defšed (
STM32F410Tx
è&& !defšed (
STM32F410Cx
) && \

80 !
defšed
 (
STM32F410Rx
è&& !defšed (
STM32F411xE
è&& !defšed (
STM32F446xx
è&& !defšed (
STM32F469xx
) && \

81 !
	$defšed
 (
STM32F479xx
)

109 #ià!
	`defšed
 (
USE_HAL_DRIVER
)

121 
	#__STM32F4xx_CMSIS_DEVICE_VERSION_MAIN
 (0x02è

	)

122 
	#__STM32F4xx_CMSIS_DEVICE_VERSION_SUB1
 (0x04è

	)

123 
	#__STM32F4xx_CMSIS_DEVICE_VERSION_SUB2
 (0x00è

	)

124 
	#__STM32F4xx_CMSIS_DEVICE_VERSION_RC
 (0x00è

	)

125 
	#__STM32F4xx_CMSIS_DEVICE_VERSION
 ((
__STM32F4xx_CMSIS_DEVICE_VERSION_MAIN
 << 24)\

126 |(
__STM32F4xx_CMSIS_DEVICE_VERSION_SUB1
 << 16)\

127 |(
__STM32F4xx_CMSIS_DEVICE_VERSION_SUB2
 << 8 )\

128 |(
__STM32F4xx_CMSIS_DEVICE_VERSION
))

	)

138 #ià
	`defšed
(
STM32F405xx
)

139 
	~"¡m32f405xx.h
"

140 #–ià
	`defšed
(
STM32F415xx
)

141 
	~"¡m32f415xx.h
"

142 #–ià
	`defšed
(
STM32F407xx
)

143 
	~"¡m32f407xx.h
"

144 #–ià
	`defšed
(
STM32F417xx
)

145 
	~"¡m32f417xx.h
"

146 #–ià
	`defšed
(
STM32F427xx
)

147 
	~"¡m32f427xx.h
"

148 #–ià
	`defšed
(
STM32F437xx
)

149 
	~"¡m32f437xx.h
"

150 #–ià
	`defšed
(
STM32F429xx
)

151 
	~"¡m32f429xx.h
"

152 #–ià
	`defšed
(
STM32F439xx
)

153 
	~"¡m32f439xx.h
"

154 #–ià
	`defšed
(
STM32F401xC
)

155 
	~"¡m32f401xc.h
"

156 #–ià
	`defšed
(
STM32F401xE
)

157 
	~"¡m32f401xe.h
"

158 #–ià
	`defšed
(
STM32F410Tx
)

159 
	~"¡m32f410tx.h
"

160 #–ià
	`defšed
(
STM32F410Cx
)

161 
	~"¡m32f410cx.h
"

162 #–ià
	`defšed
(
STM32F410Rx
)

163 
	~"¡m32f410rx.h
"

164 #–ià
	`defšed
(
STM32F411xE
)

165 
	~"¡m32f411xe.h
"

166 #–ià
	`defšed
(
STM32F446xx
)

167 
	~"¡m32f446xx.h
"

168 #–ià
	`defšed
(
STM32F469xx
)

169 
	~"¡m32f469xx.h
"

170 #–ià
	`defšed
(
STM32F479xx
)

171 
	~"¡m32f479xx.h
"

185 
RESET
 = 0,

186 
SET
 = !
RESET


187 } 
	tFÏgStus
, 
	tITStus
;

191 
DISABLE
 = 0,

192 
ENABLE
 = !
DISABLE


193 } 
	tFunùiÚ®S‹
;

194 
	#IS_FUNCTIONAL_STATE
(
STATE
è(((STATEè=ð
DISABLE
è|| ((STATEè=ð
ENABLE
))

	)

198 
ERROR
 = 0,

199 
SUCCESS
 = !
ERROR


200 } 
	tE¼ÜStus
;

210 
	#SET_BIT
(
REG
, 
BIT
è((REGè|ð(BIT))

	)

212 
	#CLEAR_BIT
(
REG
, 
BIT
è((REGè&ð~(BIT))

	)

214 
	#READ_BIT
(
REG
, 
BIT
è((REGè& (BIT))

	)

216 
	#CLEAR_REG
(
REG
è((REGèð(0x0))

	)

218 
	#WRITE_REG
(
REG
, 
VAL
è((REGèð(VAL))

	)

220 
	#READ_REG
(
REG
è((REG))

	)

222 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
è
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)è& (~(CLEARMASK))è| (SETMASK)))

	)

224 
	#POSITION_VAL
(
VAL
è(
	`__CLZ
(
	`__RBIT
(VAL)))

	)

231 #ià
	`defšed
 (
USE_HAL_DRIVER
)

232 
	~"¡m32f4xx_h®.h
"

235 #ifdeà
__ýlu¥lus


236 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\inc\stm32f4xx_hal_conf.h

39 #iâdeà
__STM32F4xx_HAL_CONF_H


40 
	#__STM32F4xx_HAL_CONF_H


	)

42 #ifdeà
__ýlu¥lus


46 
	~"cÜe_cm4.h
"

56 
	#HAL_MODULE_ENABLED


	)

57 
	#HAL_ADC_MODULE_ENABLED


	)

63 
	#HAL_DMA_MODULE_ENABLED


	)

66 
	#HAL_FLASH_MODULE_ENABLED


	)

73 
	#HAL_GPIO_MODULE_ENABLED


	)

78 
	#HAL_PWR_MODULE_ENABLED


	)

79 
	#HAL_RCC_MODULE_ENABLED


	)

84 
	#HAL_SPI_MODULE_ENABLED


	)

85 
	#HAL_TIM_MODULE_ENABLED


	)

91 
	#HAL_CORTEX_MODULE_ENABLED


	)

102 #ià!
defšed
 (
HSE_VALUE
)

103 
	#HSE_VALUE
 ((
ušt32_t
)8000000è

	)

106 #ià!
defšed
 (
HSE_STARTUP_TIMEOUT
)

107 
	#HSE_STARTUP_TIMEOUT
 ((
ušt32_t
)5000è

	)

115 #ià!
defšed
 (
HSI_VALUE
)

116 
	#HSI_VALUE
 ((
ušt32_t
)16000000è

	)

122 #ià!
defšed
 (
LSI_VALUE
)

123 
	#LSI_VALUE
 ((
ušt32_t
)32000)

	)

125 
The
 
»®
 
v®ue
 
may
 
v¬y
 
d•’dšg
 
Ú
 
the
 
v¬ŸtiÚs


126 
š
 
vÞge
 
ªd
 
‹m³¿tu»
. */

130 #ià!
defšed
 (
LSE_VALUE
)

131 
	#LSE_VALUE
 ((
ušt32_t
)32768è

	)

139 #ià!
defšed
 (
EXTERNAL_CLOCK_VALUE
)

140 
	#EXTERNAL_CLOCK_VALUE
 ((
ušt32_t
)12288000è

	)

150 
	#VDD_VALUE
 ((
ušt32_t
)3300è

	)

151 
	#TICK_INT_PRIORITY
 ((
ušt32_t
)0x0Fè

	)

152 
	#USE_RTOS
 0

	)

153 
	#PREFETCH_ENABLE
 1

	)

154 
	#INSTRUCTION_CACHE_ENABLE
 1

	)

155 
	#DATA_CACHE_ENABLE
 1

	)

169 
	#MAC_ADDR0
 2

	)

170 
	#MAC_ADDR1
 0

	)

171 
	#MAC_ADDR2
 0

	)

172 
	#MAC_ADDR3
 0

	)

173 
	#MAC_ADDR4
 0

	)

174 
	#MAC_ADDR5
 0

	)

177 
	#ETH_RX_BUF_SIZE
 
ETH_MAX_PACKET_SIZE


	)

178 
	#ETH_TX_BUF_SIZE
 
ETH_MAX_PACKET_SIZE


	)

179 
	#ETH_RXBUFNB
 ((
ušt32_t
)4è

	)

180 
	#ETH_TXBUFNB
 ((
ušt32_t
)4è

	)

185 
	#DP83848_PHY_ADDRESS
 0x01

	)

187 
	#PHY_RESET_DELAY
 ((
ušt32_t
)0x000000FF)

	)

189 
	#PHY_CONFIG_DELAY
 ((
ušt32_t
)0x00000FFF)

	)

191 
	#PHY_READ_TO
 ((
ušt32_t
)0x0000FFFF)

	)

192 
	#PHY_WRITE_TO
 ((
ušt32_t
)0x0000FFFF)

	)

196 
	#PHY_BCR
 ((
ušt16_t
)0x00è

	)

197 
	#PHY_BSR
 ((
ušt16_t
)0x01è

	)

199 
	#PHY_RESET
 ((
ušt16_t
)0x8000è

	)

200 
	#PHY_LOOPBACK
 ((
ušt16_t
)0x4000è

	)

201 
	#PHY_FULLDUPLEX_100M
 ((
ušt16_t
)0x2100è

	)

202 
	#PHY_HALFDUPLEX_100M
 ((
ušt16_t
)0x2000è

	)

203 
	#PHY_FULLDUPLEX_10M
 ((
ušt16_t
)0x0100è

	)

204 
	#PHY_HALFDUPLEX_10M
 ((
ušt16_t
)0x0000è

	)

205 
	#PHY_AUTONEGOTIATION
 ((
ušt16_t
)0x1000è

	)

206 
	#PHY_RESTART_AUTONEGOTIATION
 ((
ušt16_t
)0x0200è

	)

207 
	#PHY_POWERDOWN
 ((
ušt16_t
)0x0800è

	)

208 
	#PHY_ISOLATE
 ((
ušt16_t
)0x0400è

	)

210 
	#PHY_AUTONEGO_COMPLETE
 ((
ušt16_t
)0x0020è

	)

211 
	#PHY_LINKED_STATUS
 ((
ušt16_t
)0x0004è

	)

212 
	#PHY_JABBER_DETECTION
 ((
ušt16_t
)0x0002è

	)

216 
	#PHY_SR
 ((
ušt16_t
)0x10è

	)

217 
	#PHY_MICR
 ((
ušt16_t
)0x11è

	)

218 
	#PHY_MISR
 ((
ušt16_t
)0x12è

	)

220 
	#PHY_LINK_STATUS
 ((
ušt16_t
)0x0001è

	)

221 
	#PHY_SPEED_STATUS
 ((
ušt16_t
)0x0002è

	)

222 
	#PHY_DUPLEX_STATUS
 ((
ušt16_t
)0x0004è

	)

224 
	#PHY_MICR_INT_EN
 ((
ušt16_t
)0x0002è

	)

225 
	#PHY_MICR_INT_OE
 ((
ušt16_t
)0x0001è

	)

227 
	#PHY_MISR_LINK_INT_EN
 ((
ušt16_t
)0x0020è

	)

228 
	#PHY_LINK_INTERRUPT
 ((
ušt16_t
)0x2000è

	)

235 #ifdeà
HAL_RCC_MODULE_ENABLED


236 
	~"¡m32f4xx_h®_rcc.h
"

239 #ifdeà
HAL_GPIO_MODULE_ENABLED


240 
	~"¡m32f4xx_h®_gpio.h
"

243 #ifdeà
HAL_DMA_MODULE_ENABLED


244 
	~"¡m32f4xx_h®_dma.h
"

247 #ifdeà
HAL_CORTEX_MODULE_ENABLED


248 
	~"¡m32f4xx_h®_cÜ‹x.h
"

251 #ifdeà
HAL_ADC_MODULE_ENABLED


252 
	~"¡m32f4xx_h®_adc.h
"

255 #ifdeà
HAL_CAN_MODULE_ENABLED


256 
	~"¡m32f4xx_h®_ÿn.h
"

259 #ifdeà
HAL_CRC_MODULE_ENABLED


260 
	~"¡m32f4xx_h®_üc.h
"

263 #ifdeà
HAL_CRYP_MODULE_ENABLED


264 
	~"¡m32f4xx_h®_üyp.h
"

267 #ifdeà
HAL_DMA2D_MODULE_ENABLED


268 
	~"¡m32f4xx_h®_dma2d.h
"

271 #ifdeà
HAL_DAC_MODULE_ENABLED


272 
	~"¡m32f4xx_h®_dac.h
"

275 #ifdeà
HAL_DCMI_MODULE_ENABLED


276 
	~"¡m32f4xx_h®_dcmi.h
"

279 #ifdeà
HAL_ETH_MODULE_ENABLED


280 
	~"¡m32f4xx_h®_‘h.h
"

283 #ifdeà
HAL_FLASH_MODULE_ENABLED


284 
	~"¡m32f4xx_h®_æash.h
"

287 #ifdeà
HAL_SRAM_MODULE_ENABLED


288 
	~"¡m32f4xx_h®_¤am.h
"

291 #ifdeà
HAL_NOR_MODULE_ENABLED


292 
	~"¡m32f4xx_h®_nÜ.h
"

295 #ifdeà
HAL_NAND_MODULE_ENABLED


296 
	~"¡m32f4xx_h®_Çnd.h
"

299 #ifdeà
HAL_PCCARD_MODULE_ENABLED


300 
	~"¡m32f4xx_h®_pcÿrd.h
"

303 #ifdeà
HAL_SDRAM_MODULE_ENABLED


304 
	~"¡m32f4xx_h®_sd¿m.h
"

307 #ifdeà
HAL_HASH_MODULE_ENABLED


308 
	~"¡m32f4xx_h®_hash.h
"

311 #ifdeà
HAL_I2C_MODULE_ENABLED


312 
	~"¡m32f4xx_h®_i2c.h
"

315 #ifdeà
HAL_I2S_MODULE_ENABLED


316 
	~"¡m32f4xx_h®_i2s.h
"

319 #ifdeà
HAL_IWDG_MODULE_ENABLED


320 
	~"¡m32f4xx_h®_iwdg.h
"

323 #ifdeà
HAL_LTDC_MODULE_ENABLED


324 
	~"¡m32f4xx_h®_Édc.h
"

327 #ifdeà
HAL_PWR_MODULE_ENABLED


328 
	~"¡m32f4xx_h®_pwr.h
"

331 #ifdeà
HAL_RNG_MODULE_ENABLED


332 
	~"¡m32f4xx_h®_ºg.h
"

335 #ifdeà
HAL_RTC_MODULE_ENABLED


336 
	~"¡m32f4xx_h®_¹c.h
"

339 #ifdeà
HAL_SAI_MODULE_ENABLED


340 
	~"¡m32f4xx_h®_§i.h
"

343 #ifdeà
HAL_SD_MODULE_ENABLED


344 
	~"¡m32f4xx_h®_sd.h
"

347 #ifdeà
HAL_SPI_MODULE_ENABLED


348 
	~"¡m32f4xx_h®_¥i.h
"

351 #ifdeà
HAL_TIM_MODULE_ENABLED


352 
	~"¡m32f4xx_h®_tim.h
"

355 #ifdeà
HAL_UART_MODULE_ENABLED


356 
	~"¡m32f4xx_h®_u¬t.h
"

359 #ifdeà
HAL_USART_MODULE_ENABLED


360 
	~"¡m32f4xx_h®_u§¹.h
"

363 #ifdeà
HAL_IRDA_MODULE_ENABLED


364 
	~"¡m32f4xx_h®_œda.h
"

367 #ifdeà
HAL_SMARTCARD_MODULE_ENABLED


368 
	~"¡m32f4xx_h®_sm¬tÿrd.h
"

371 #ifdeà
HAL_WWDG_MODULE_ENABLED


372 
	~"¡m32f4xx_h®_wwdg.h
"

375 #ifdeà
HAL_PCD_MODULE_ENABLED


376 
	~"¡m32f4xx_h®_pcd.h
"

379 #ifdeà
HAL_HCD_MODULE_ENABLED


380 
	~"¡m32f4xx_h®_hcd.h
"

384 #ifdeà 
USE_FULL_ASSERT


393 
	#as£¹_·¿m
(
ex´
è(Óx´è? ()0 : 
	`as£¹_çžed
((
ušt8_t
 *)
__FILE__
, 
__LINE__
))

	)

395 
as£¹_çžed
(
ušt8_t
* 
fže
, 
ušt32_t
 
lše
);

397 
	#as£¹_·¿m
(
ex´
è(()0)

	)

401 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\inc\stm32f4xx_it.h

39 #iâdeà
__STM32F4xx_IT_H


40 
	#__STM32F4xx_IT_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"maš.h
"

54 
NMI_HªdËr
();

55 
H¬dFauÉ_HªdËr
();

56 
MemMªage_HªdËr
();

57 
BusFauÉ_HªdËr
();

58 
U§geFauÉ_HªdËr
();

59 
SVC_HªdËr
();

60 
DebugMÚ_HªdËr
();

61 
P’dSV_HªdËr
();

62 
SysTick_HªdËr
();

63 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\inc\system_stm32f4xx.h

33 #iâdeà
__SYSTEM_STM32F4XX_H


34 
	#__SYSTEM_STM32F4XX_H


	)

36 #ifdeà
__ýlu¥lus


53 
ušt32_t
 
Sy¡emCÜeClock
;

80 
Sy¡emIn™
();

81 
Sy¡emCÜeClockUpd©e
();

86 #ifdeà
__ýlu¥lus


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\readme.txt

1 
You
 
have
 
to
 
£t
 
the
 
cÜ»ù
 
memÜy
 
Ïyout
 
your
 
deviû
 
š
h
lšk”
 
	gsüt
.

2 
PËa£
 
check
 
the
 
FLASH
 
ªd
 
SRAM
 
	gËngth
.

4 
	ge
.
	gg
.

7 
	gMEMORY


9 
FLASH
 (
rx
è: 
ORIGIN
 = 0x08000000, 
	gLENGTH
 = 0x08000

10 
RAM
 (
rwx
è: 
ORIGIN
 = 0x20000000, 
	gLENGTH
 = 0x01000

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\src\main.c

40 
	~"maš.h
"

51 
	#PERIOD_VALUE
 (1800 - 1è

	)

52 
	#PULSE1_VALUE
 1350

	)

53 
	#PULSE2_VALUE
 900

	)

54 
	#PULSE3_VALUE
 600

	)

55 
	#PULSE4_VALUE
 5

	)

61 
TIM_HªdËTy³Def
 
	gTimHªdË
;

64 
TIM_OC_In™Ty³Def
 
	gsCÚfig
;

67 
ušt32_t
 
	guwP»sÿËrV®ue
 = 0;

70 
Sy¡emClock_CÚfig
();

71 
E¼Ü_HªdËr
();

80 
	$maš
()

82 
ušt16_t
 
u16PwmWe™h
 = 0;

83 
št8_t
 
s8Inüem’t
 = 100;

91 
	`HAL_In™
();

94 
	`Sy¡emClock_CÚfig
();

97 
uwP»sÿËrV®ue
 = ((
Sy¡emCÜeClock
 /2) / 18000000) - 1;

107 
TimHªdË
.
In¡ªû
 = 
TIMx
;

109 
TimHªdË
.
In™
.
P»sÿËr
 = 
uwP»sÿËrV®ue
;

110 
TimHªdË
.
In™
.
P”iod
 = 
PERIOD_VALUE
;

111 
TimHªdË
.
In™
.
ClockDivisiÚ
 = 0;

112 
TimHªdË
.
In™
.
CouÁ”Mode
 = 
TIM_COUNTERMODE_UP
;

113 if(
	`HAL_TIM_PWM_In™
(&
TimHªdË
è!ð
HAL_OK
)

116 
	`E¼Ü_HªdËr
();

121 
sCÚfig
.
OCMode
 = 
TIM_OCMODE_PWM1
;

122 
sCÚfig
.
OCPÞ¬™y
 = 
TIM_OCPOLARITY_LOW
;

123 
sCÚfig
.
OCFa¡Mode
 = 
TIM_OCFAST_DISABLE
;

126 
sCÚfig
.
Pul£
 = 
PULSE1_VALUE
;

127 if(
	`HAL_TIM_PWM_CÚfigChªÃl
(&
TimHªdË
, &
sCÚfig
, 
TIM_CHANNEL_1
è!ð
HAL_OK
)

130 
	`E¼Ü_HªdËr
();

134 
sCÚfig
.
Pul£
 = 
PULSE4_VALUE
;

135 if(
	`HAL_TIM_PWM_CÚfigChªÃl
(&
TimHªdË
, &
sCÚfig
, 
TIM_CHANNEL_2
è!ð
HAL_OK
)

138 
	`E¼Ü_HªdËr
();

143 if(
	`HAL_TIM_PWM_S¹
(&
TimHªdË
, 
TIM_CHANNEL_1
è!ð
HAL_OK
)

146 
	`E¼Ü_HªdËr
();

149 if(
	`HAL_TIM_PWM_S¹
(&
TimHªdË
, 
TIM_CHANNEL_2
è!ð
HAL_OK
)

152 
	`E¼Ü_HªdËr
();

160 if((0 !ð
u16PwmWe™h
è&& (u16PwmWe™h < 
s8Inüem’t
))

162 
u16PwmWe™h
 = 0;

166 
u16PwmWe™h
 +ð
s8Inüem’t
;

169 if(
PERIOD_VALUE
 <ð
u16PwmWe™h
)

171 
u16PwmWe™h
 = 
PERIOD_VALUE
;

172 
s8Inüem’t
 = -100;

174 if(0 =ð
u16PwmWe™h
)

176 
s8Inüem’t
 = 100;

179 
sCÚfig
.
Pul£
 = 
u16PwmWe™h
;

180 
	`HAL_TIM_PWM_ChªgePul£We™h
(&
TimHªdË
, &
sCÚfig
, 
TIM_CHANNEL_1
);

181 
	`HAL_TIM_PWM_ChªgePul£We™h
(&
TimHªdË
, &
sCÚfig
, 
TIM_CHANNEL_2
);

183 
	`HAL_D–ay
(100);

185 
	}
}

207 
	$Sy¡emClock_CÚfig
()

209 
RCC_ClkIn™Ty³Def
 
RCC_ClkIn™SŒuù
;

210 
RCC_OscIn™Ty³Def
 
RCC_OscIn™SŒuù
;

213 
	`__HAL_RCC_PWR_CLK_ENABLE
();

218 
	`__HAL_PWR_VOLTAGESCALING_CONFIG
(
PWR_REGULATOR_VOLTAGE_SCALE2
);

221 
RCC_OscIn™SŒuù
.
OscžÏtÜTy³
 = 
RCC_OSCILLATORTYPE_HSI
;

222 
RCC_OscIn™SŒuù
.
HSIS‹
 = 
RCC_HSI_ON
;

223 
RCC_OscIn™SŒuù
.
HSIC®ib¿tiÚV®ue
 = 0x10;

224 
RCC_OscIn™SŒuù
.
PLL
.
PLLS‹
 = 
RCC_PLL_ON
;

225 
RCC_OscIn™SŒuù
.
PLL
.
PLLSourû
 = 
RCC_PLLSOURCE_HSI
;

226 
RCC_OscIn™SŒuù
.
PLL
.
PLLM
 = 16;

227 
RCC_OscIn™SŒuù
.
PLL
.
PLLN
 = 336;

228 
RCC_OscIn™SŒuù
.
PLL
.
PLLP
 = 
RCC_PLLP_DIV4
;

229 
RCC_OscIn™SŒuù
.
PLL
.
PLLQ
 = 7;

230 if(
	`HAL_RCC_OscCÚfig
(&
RCC_OscIn™SŒuù
è!ð
HAL_OK
)

232 
	`E¼Ü_HªdËr
();

237 
RCC_ClkIn™SŒuù
.
ClockTy³
 = (
RCC_CLOCKTYPE_SYSCLK
 | 
RCC_CLOCKTYPE_HCLK
 | 
RCC_CLOCKTYPE_PCLK1
 | 
RCC_CLOCKTYPE_PCLK2
);

238 
RCC_ClkIn™SŒuù
.
SYSCLKSourû
 = 
RCC_SYSCLKSOURCE_PLLCLK
;

239 
RCC_ClkIn™SŒuù
.
AHBCLKDivid”
 = 
RCC_SYSCLK_DIV1
;

240 
RCC_ClkIn™SŒuù
.
APB1CLKDivid”
 = 
RCC_HCLK_DIV2
;

241 
RCC_ClkIn™SŒuù
.
APB2CLKDivid”
 = 
RCC_HCLK_DIV1
;

242 if(
	`HAL_RCC_ClockCÚfig
(&
RCC_ClkIn™SŒuù
, 
FLASH_LATENCY_2
è!ð
HAL_OK
)

244 
	`E¼Ü_HªdËr
();

246 
	}
}

253 
	$E¼Ü_HªdËr
()

258 
	}
}

260 #ifdeà 
USE_FULL_ASSERT


268 
	$as£¹_çžed
(
ušt8_t
* 
fže
, 
ušt32_t
 
lše
)

277 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\src\startup_stm32f4xx.S

32 .
syÁax
 
	gunif›d


33 .
¬ch
 
	g¬mv7
-
	gm


35 .
	g£ùiÚ
 .
	g¡ack


36 .
	g®ign
 3

37 #ifdeà
__STACK_SIZE


38 .
equ
 
	gSck_Size
, 
	g__STACK_SIZE


40 .
equ
 
	gSck_Size
, 0x400

42 .
globl
 
	g__SckTÝ


43 .
globl
 
__SckLim™


44 
	g__SckLim™
:

45 .
¥aû
 
Sck_Size


46 .
size
 
__SckLim™
, . - __StackLimit

47 
	g__SckTÝ
:

48 .
size
 
__SckTÝ
, . - 
	g__SckTÝ


50 .
	g£ùiÚ
 .
	gh—p


51 .
	g®ign
 3

52 #ifdeà
__HEAP_SIZE


53 .
equ
 
	gH—p_Size
, 
	g__HEAP_SIZE


55 .
equ
 
	gH—p_Size
, 0xC00

57 .
globl
 
	g__H—pBa£


58 .
globl
 
__H—pLim™


59 
	g__H—pBa£
:

60 .
H—p_Size


61 .
¥aû
 
H—p_Size


62 .
’dif


63 .
size
 
__H—pBa£
, . - __HeapBase

64 
	g__H—pLim™
:

65 .
size
 
__H—pLim™
, . - 
	g__H—pLim™


67 .
	g£ùiÚ
 .
	gi¤_veùÜ


68 .
	g®ign
 2

69 .
globl
 
__i¤_veùÜ


70 
	g__i¤_veùÜ
:

71 .
__SckTÝ


72 .
Re£t_HªdËr


73 .
NMI_HªdËr


74 .
H¬dFauÉ_HªdËr


75 .
MemMªage_HªdËr


76 .
BusFauÉ_HªdËr


77 .
U§geFauÉ_HªdËr


82 .
SVC_HªdËr


83 .
DebugMÚ_HªdËr


85 .
P’dSV_HªdËr


86 .
SysTick_HªdËr


89 .
WWDG_IRQHªdËr


90 .
PVD_IRQHªdËr


91 .
TAMP_STAMP_IRQHªdËr


92 .
RTC_WKUP_IRQHªdËr


93 .
FLASH_IRQHªdËr


94 .
RCC_IRQHªdËr


95 .
EXTI0_IRQHªdËr


96 .
EXTI1_IRQHªdËr


97 .
EXTI2_IRQHªdËr


98 .
EXTI3_IRQHªdËr


99 .
EXTI4_IRQHªdËr


100 .
DMA1_SŒ—m0_IRQHªdËr


101 .
DMA1_SŒ—m1_IRQHªdËr


102 .
DMA1_SŒ—m2_IRQHªdËr


103 .
DMA1_SŒ—m3_IRQHªdËr


104 .
DMA1_SŒ—m4_IRQHªdËr


105 .
DMA1_SŒ—m5_IRQHªdËr


106 .
DMA1_SŒ—m6_IRQHªdËr


107 .
ADC_IRQHªdËr


108 .
CAN1_TX_IRQHªdËr


109 .
CAN1_RX0_IRQHªdËr


110 .
CAN1_RX1_IRQHªdËr


111 .
CAN1_SCE_IRQHªdËr


112 .
EXTI9_5_IRQHªdËr


113 .
TIM1_BRK_TIM9_IRQHªdËr


114 .
TIM1_UP_TIM10_IRQHªdËr


115 .
TIM1_TRG_COM_TIM11_IRQHªdËr


116 .
TIM1_CC_IRQHªdËr


117 .
TIM2_IRQHªdËr


118 .
TIM3_IRQHªdËr


119 .
TIM4_IRQHªdËr


120 .
I2C1_EV_IRQHªdËr


121 .
I2C1_ER_IRQHªdËr


122 .
I2C2_EV_IRQHªdËr


123 .
I2C2_ER_IRQHªdËr


124 .
SPI1_IRQHªdËr


125 .
SPI2_IRQHªdËr


126 .
USART1_IRQHªdËr


127 .
USART2_IRQHªdËr


128 .
USART3_IRQHªdËr


129 .
EXTI15_10_IRQHªdËr


130 .
RTC_AÏrm_IRQHªdËr


131 .
OTG_FS_WKUP_IRQHªdËr


132 .
TIM8_BRK_TIM12_IRQHªdËr


133 .
TIM8_UP_TIM13_IRQHªdËr


134 .
TIM8_TRG_COM_TIM14_IRQHªdËr


135 .
TIM8_CC_IRQHªdËr


136 .
DMA1_SŒ—m7_IRQHªdËr


137 .
FSMC_IRQHªdËr


138 .
SDIO_IRQHªdËr


139 .
TIM5_IRQHªdËr


140 .
SPI3_IRQHªdËr


141 .
UART4_IRQHªdËr


142 .
UART5_IRQHªdËr


143 .
TIM6_DAC_IRQHªdËr


144 .
TIM7_IRQHªdËr


145 .
DMA2_SŒ—m0_IRQHªdËr


146 .
DMA2_SŒ—m1_IRQHªdËr


147 .
DMA2_SŒ—m2_IRQHªdËr


148 .
DMA2_SŒ—m3_IRQHªdËr


149 .
DMA2_SŒ—m4_IRQHªdËr


150 .
ETH_IRQHªdËr


151 .
ETH_WKUP_IRQHªdËr


152 .
CAN2_TX_IRQHªdËr


153 .
CAN2_RX0_IRQHªdËr


154 .
CAN2_RX1_IRQHªdËr


155 .
CAN2_SCE_IRQHªdËr


156 .
OTG_FS_IRQHªdËr


157 .
DMA2_SŒ—m5_IRQHªdËr


158 .
DMA2_SŒ—m6_IRQHªdËr


159 .
DMA2_SŒ—m7_IRQHªdËr


160 .
USART6_IRQHªdËr


161 .
I2C3_EV_IRQHªdËr


162 .
I2C3_ER_IRQHªdËr


163 .
OTG_HS_EP1_OUT_IRQHªdËr


164 .
OTG_HS_EP1_IN_IRQHªdËr


165 .
OTG_HS_WKUP_IRQHªdËr


166 .
OTG_HS_IRQHªdËr


167 .
DCMI_IRQHªdËr


168 .
CRYP_IRQHªdËr


169 .
HASH_RNG_IRQHªdËr


170 .
FPU_IRQHªdËr


172 .
size
 
__i¤_veùÜ
, . - 
	g__i¤_veùÜ


174 .
	g‹xt


175 .
	gthumb


176 .
	gthumb_func


177 .
	g®ign
 2

178 .
globl
 
	gRe£t_HªdËr


179 .
ty³
 
	gRe£t_HªdËr
, %
funùiÚ


180 
	gRe£t_HªdËr
:

188 
ldr
 
r1
, =
__‘ext


189 
ldr
 
r2
, =
__d©a_¡¬t__


190 
ldr
 
r3
, =
__d©a_’d__


196 .
æash_to_¿m_loÝ
:

197 
cmp
 
r2
, 
r3


198 
™‰
 
É


199 
ld¾t
 
	gr0
, [
r1
], #4

200 
¡¾t
 
	gr0
, [
r2
], #4

201 
	gbÉ
 .
	gæash_to_¿m_loÝ


203 
subs
 
	gr3
, 
r2


204 
	gbË
 .
	gæash_to_¿m_loÝ_’d


205 .
	gæash_to_¿m_loÝ
:

206 
subs
 
r3
, #4

207 
ldr
 
	gr0
, [
r1
, 
r3
]

208 
¡r
 
	gr0
, [
r2
, 
r3
]

209 
	gbgt
 .
	gæash_to_¿m_loÝ


210 .
	gæash_to_¿m_loÝ_’d
:

213 #iâdeà
__NO_SYSTEM_INIT


214 
ldr
 
r0
, =
Sy¡emIn™


215 
blx
 
r0


218 
ldr
 
r0
, =
_¡¬t


219 
bx
 
r0


220 .
poÞ


221 .
size
 
Re£t_HªdËr
, . - 
	gRe£t_HªdËr


226 .
	g®ign
 1

227 .
	gthumb_func


228 .
w—k
 
	g_¡¬t


229 .
ty³
 
	g_¡¬t
, %
funùiÚ


230 
	g_¡¬t
:

233 
ldr
 
r1
, = 
__bss_¡¬t__


234 
ldr
 
r2
, = 
__bss_’d__


235 
movs
 
r3
, #0

236 
	gb
 .
	gfžl_z”o_bss


237 .
	gloÝ_z”o_bss
:

238 
¡r
 
r3
, [
r1
], #4

240 .
	gfžl_z”o_bss
:

241 
cmp
 
r1
, 
r2


242 
	gbcc
 .
loÝ_z”o_bss


245 
bl
 
maš


246 
	gb
 .

247 .
size
 
	g_¡¬t
, . - _start

252 .
maüo
 
def_œq_hªdËr
 
	ghªdËr_Çme


253 .
	g®ign
 1

254 .
	gthumb_func


255 .
	gw—k
 \
	ghªdËr_Çme


256 .
	gty³
 \
	ghªdËr_Çme
, %
	gfunùiÚ


257 \
	ghªdËr_Çme
 :

258 
b
 .

259 .
size
 \
hªdËr_Çme
, . - \
	ghªdËr_Çme


260 .
’dm


262 
def_œq_hªdËr
 
NMI_HªdËr


263 
def_œq_hªdËr
 
H¬dFauÉ_HªdËr


264 
def_œq_hªdËr
 
MemMªage_HªdËr


265 
def_œq_hªdËr
 
BusFauÉ_HªdËr


266 
def_œq_hªdËr
 
U§geFauÉ_HªdËr


267 
def_œq_hªdËr
 
SVC_HªdËr


268 
def_œq_hªdËr
 
DebugMÚ_HªdËr


269 
def_œq_hªdËr
 
P’dSV_HªdËr


270 
def_œq_hªdËr
 
SysTick_HªdËr


271 
def_œq_hªdËr
 
DeçuÉ_HªdËr


274 
def_œq_hªdËr
 
WWDG_IRQHªdËr


275 
def_œq_hªdËr
 
PVD_IRQHªdËr


276 
def_œq_hªdËr
 
TAMP_STAMP_IRQHªdËr


277 
def_œq_hªdËr
 
RTC_WKUP_IRQHªdËr


278 
def_œq_hªdËr
 
FLASH_IRQHªdËr


279 
def_œq_hªdËr
 
RCC_IRQHªdËr


280 
def_œq_hªdËr
 
EXTI0_IRQHªdËr


281 
def_œq_hªdËr
 
EXTI1_IRQHªdËr


282 
def_œq_hªdËr
 
EXTI2_IRQHªdËr


283 
def_œq_hªdËr
 
EXTI3_IRQHªdËr


284 
def_œq_hªdËr
 
EXTI4_IRQHªdËr


285 
def_œq_hªdËr
 
DMA1_SŒ—m0_IRQHªdËr


286 
def_œq_hªdËr
 
DMA1_SŒ—m1_IRQHªdËr


287 
def_œq_hªdËr
 
DMA1_SŒ—m2_IRQHªdËr


288 
def_œq_hªdËr
 
DMA1_SŒ—m3_IRQHªdËr


289 
def_œq_hªdËr
 
DMA1_SŒ—m4_IRQHªdËr


290 
def_œq_hªdËr
 
DMA1_SŒ—m5_IRQHªdËr


291 
def_œq_hªdËr
 
DMA1_SŒ—m6_IRQHªdËr


292 
def_œq_hªdËr
 
ADC_IRQHªdËr


293 
def_œq_hªdËr
 
CAN1_TX_IRQHªdËr


294 
def_œq_hªdËr
 
CAN1_RX0_IRQHªdËr


295 
def_œq_hªdËr
 
CAN1_RX1_IRQHªdËr


296 
def_œq_hªdËr
 
CAN1_SCE_IRQHªdËr


297 
def_œq_hªdËr
 
EXTI9_5_IRQHªdËr


298 
def_œq_hªdËr
 
TIM1_BRK_TIM9_IRQHªdËr


299 
def_œq_hªdËr
 
TIM1_UP_TIM10_IRQHªdËr


300 
def_œq_hªdËr
 
TIM1_TRG_COM_TIM11_IRQHªdËr


301 
def_œq_hªdËr
 
TIM1_CC_IRQHªdËr


302 
def_œq_hªdËr
 
TIM2_IRQHªdËr


303 
def_œq_hªdËr
 
TIM3_IRQHªdËr


304 
def_œq_hªdËr
 
TIM4_IRQHªdËr


305 
def_œq_hªdËr
 
I2C1_EV_IRQHªdËr


306 
def_œq_hªdËr
 
I2C1_ER_IRQHªdËr


307 
def_œq_hªdËr
 
I2C2_EV_IRQHªdËr


308 
def_œq_hªdËr
 
I2C2_ER_IRQHªdËr


309 
def_œq_hªdËr
 
SPI1_IRQHªdËr


310 
def_œq_hªdËr
 
SPI2_IRQHªdËr


311 
def_œq_hªdËr
 
USART1_IRQHªdËr


312 
def_œq_hªdËr
 
USART2_IRQHªdËr


313 
def_œq_hªdËr
 
USART3_IRQHªdËr


314 
def_œq_hªdËr
 
EXTI15_10_IRQHªdËr


315 
def_œq_hªdËr
 
RTC_AÏrm_IRQHªdËr


316 
def_œq_hªdËr
 
OTG_FS_WKUP_IRQHªdËr


317 
def_œq_hªdËr
 
TIM8_BRK_TIM12_IRQHªdËr


318 
def_œq_hªdËr
 
TIM8_UP_TIM13_IRQHªdËr


319 
def_œq_hªdËr
 
TIM8_TRG_COM_TIM14_IRQHªdËr


320 
def_œq_hªdËr
 
TIM8_CC_IRQHªdËr


321 
def_œq_hªdËr
 
DMA1_SŒ—m7_IRQHªdËr


322 
def_œq_hªdËr
 
FSMC_IRQHªdËr


323 
def_œq_hªdËr
 
SDIO_IRQHªdËr


324 
def_œq_hªdËr
 
TIM5_IRQHªdËr


325 
def_œq_hªdËr
 
SPI3_IRQHªdËr


326 
def_œq_hªdËr
 
UART4_IRQHªdËr


327 
def_œq_hªdËr
 
UART5_IRQHªdËr


328 
def_œq_hªdËr
 
TIM6_DAC_IRQHªdËr


329 
def_œq_hªdËr
 
TIM7_IRQHªdËr


330 
def_œq_hªdËr
 
DMA2_SŒ—m0_IRQHªdËr


331 
def_œq_hªdËr
 
DMA2_SŒ—m1_IRQHªdËr


332 
def_œq_hªdËr
 
DMA2_SŒ—m2_IRQHªdËr


333 
def_œq_hªdËr
 
DMA2_SŒ—m3_IRQHªdËr


334 
def_œq_hªdËr
 
DMA2_SŒ—m4_IRQHªdËr


335 
def_œq_hªdËr
 
ETH_IRQHªdËr


336 
def_œq_hªdËr
 
ETH_WKUP_IRQHªdËr


337 
def_œq_hªdËr
 
CAN2_TX_IRQHªdËr


338 
def_œq_hªdËr
 
CAN2_RX0_IRQHªdËr


339 
def_œq_hªdËr
 
CAN2_RX1_IRQHªdËr


340 
def_œq_hªdËr
 
CAN2_SCE_IRQHªdËr


341 
def_œq_hªdËr
 
OTG_FS_IRQHªdËr


342 
def_œq_hªdËr
 
DMA2_SŒ—m5_IRQHªdËr


343 
def_œq_hªdËr
 
DMA2_SŒ—m6_IRQHªdËr


344 
def_œq_hªdËr
 
DMA2_SŒ—m7_IRQHªdËr


345 
def_œq_hªdËr
 
USART6_IRQHªdËr


346 
def_œq_hªdËr
 
I2C3_EV_IRQHªdËr


347 
def_œq_hªdËr
 
I2C3_ER_IRQHªdËr


348 
def_œq_hªdËr
 
OTG_HS_EP1_OUT_IRQHªdËr


349 
def_œq_hªdËr
 
OTG_HS_EP1_IN_IRQHªdËr


350 
def_œq_hªdËr
 
OTG_HS_WKUP_IRQHªdËr


351 
def_œq_hªdËr
 
OTG_HS_IRQHªdËr


352 
def_œq_hªdËr
 
DCMI_IRQHªdËr


353 
def_œq_hªdËr
 
CRYP_IRQHªdËr


354 
def_œq_hªdËr
 
HASH_RNG_IRQHªdËr


355 
def_œq_hªdËr
 
	gFPU_IRQHªdËr


357 .
	g’d


	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\src\stm32f4xx_hal_msp.c

39 
	~"maš.h
"

70 
	$HAL_TIM_PWM_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

72 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

76 
	`TIMx_CLK_ENABLE
();

79 
	`TIMx_CHANNEL_GPIO_PORT
();

86 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

87 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_PULLUP
;

88 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_HIGH
;

89 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF2_TIM3
;

91 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_CHANNEL1
;

92 
	`HAL_GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuù
);

94 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_CHANNEL2
;

95 
	`HAL_GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuù
);

96 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\src\stm32f4xx_it.c

41 
	~"maš.h
"

42 
	~"¡m32f4xx_™.h
"

69 
	$NMI_HªdËr
()

71 
	}
}

78 
	$H¬dFauÉ_HªdËr
()

84 
	}
}

91 
	$MemMªage_HªdËr
()

97 
	}
}

104 
	$BusFauÉ_HªdËr
()

110 
	}
}

117 
	$U§geFauÉ_HªdËr
()

123 
	}
}

130 
	$SVC_HªdËr
()

132 
	}
}

139 
	$DebugMÚ_HªdËr
()

141 
	}
}

148 
	$P’dSV_HªdËr
()

150 
	}
}

157 
	$SysTick_HªdËr
()

159 
	`HAL_IncTick
();

160 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\src\system_stm32f4xx.c

66 
	~"¡m32f4xx.h
"

68 #ià!
defšed
 (
HSE_VALUE
)

69 
	#HSE_VALUE
 ((
ušt32_t
)8000000è

	)

72 #ià!
defšed
 (
HSI_VALUE
)

73 
	#HSI_VALUE
 ((
ušt32_t
)16000000è

	)

97 
	#VECT_TAB_OFFSET
 0x00

	)

124 
ušt32_t
 
	gSy¡emCÜeClock
 = 16000000;

125 
__I
 
ušt8_t
 
	gAHBP»scTabË
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

150 
	$Sy¡emIn™
()

153 #ià(
__FPU_PRESENT
 =ð1è&& (
__FPU_USED
 == 1)

154 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

158 
RCC
->
CR
 |ð(
ušt32_t
)0x00000001;

161 
RCC
->
CFGR
 = 0x00000000;

164 
RCC
->
CR
 &ð(
ušt32_t
)0xFEF6FFFF;

167 
RCC
->
PLLCFGR
 = 0x24003010;

170 
RCC
->
CR
 &ð(
ušt32_t
)0xFFFBFFFF;

173 
RCC
->
CIR
 = 0x00000000;

176 #ifdeà
VECT_TAB_SRAM


177 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

179 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

181 
	}
}

219 
	$Sy¡emCÜeClockUpd©e
()

221 
ušt32_t
 
tmp
 = 0, 
¶lvco
 = 0, 
¶Í
 = 2, 
¶lsourû
 = 0, 
¶lm
 = 2;

224 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

226 
tmp
)

229 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

232 
Sy¡emCÜeClock
 = 
HSE_VALUE
;

239 
¶lsourû
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

240 
¶lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

242 ià(
¶lsourû
 != 0)

245 
¶lvco
 = (
HSE_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

250 
¶lvco
 = (
HSI_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

253 
¶Í
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

254 
Sy¡emCÜeClock
 = 
¶lvco
/
¶Í
;

257 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

262 
tmp
 = 
AHBP»scTabË
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

264 
Sy¡emCÜeClock
 >>ð
tmp
;

265 
	}
}

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\stm32f401re_flash.ld

33 
OUTPUT_FORMAT
("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")

34 
	$OUTPUT_ARCH
(
¬m
)

35 
	$SEARCH_DIR
(.)

38 
MEMORY


40 
	`ROM
 (
rx
è: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 512
K


41 
	`RAM
 (
rwx
è: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 96
K


42 
	}
}

72 
	gSECTIONS


74 .
	g‹xt
 :

76 
KEEP
(*(.
i¤_veùÜ
))

77 *(.
‹xt
*)

79 
KEEP
(*(.
š™
))

80 
KEEP
(*(.
fši
))

83 *
ütbegš
.
o
(.
ùÜs
)

84 *
ütbegš
?.
o
(.
ùÜs
)

85 *(
EXCLUDE_FILE
(*
ü‹nd
?.
o
 *ü‹nd.oè.
ùÜs
)

86 *(
SORT
(.
ùÜs
.*))

87 *(.
ùÜs
)

90 *
ütbegš
.
o
(.
dtÜs
)

91 *
ütbegš
?.
o
(.
dtÜs
)

92 *(
EXCLUDE_FILE
(*
ü‹nd
?.
o
 *ü‹nd.oè.
dtÜs
)

93 *(
SORT
(.
dtÜs
.*))

94 *(.
dtÜs
)

96 *(.
rod©a
*)

98 
KEEP
(*(.
eh_äame
*))

99 } > 
ROM


101 .
ARM
.
exb
 :

103 *(.
ARM
.
exb
* .
gnu
.
lškÚû
.
¬mexb
.*)

104 } > 
ROM


106 
__exidx_¡¬t
 = .;

107 .
	gARM
.
	gexidx
 :

109 *(.
ARM
.
exidx
* .
gnu
.
lškÚû
.
¬mexidx
.*)

110 } > 
ROM


111 
__exidx_’d
 = .;

113 
	g__‘ext
 = .;

115 .
	gd©a
 : 
AT
 (
__‘ext
)

117 
__d©a_¡¬t__
 = .;

118 *(
	gvbË
)

119 *(.
	gd©a
*)

121 . = 
ALIGN
(4);

123 
PROVIDE_HIDDEN
 (
__´eš™_¬¿y_¡¬t
 = .);

124 
KEEP
(*(.
´eš™_¬¿y
))

125 
PROVIDE_HIDDEN
 (
__´eš™_¬¿y_’d
 = .);

127 . = 
ALIGN
(4);

129 
PROVIDE_HIDDEN
 (
__š™_¬¿y_¡¬t
 = .);

130 
KEEP
(*(
SORT
(.
š™_¬¿y
.*)))

131 
KEEP
(*(.
š™_¬¿y
))

132 
PROVIDE_HIDDEN
 (
__š™_¬¿y_’d
 = .);

135 . = 
ALIGN
(4);

137 
PROVIDE_HIDDEN
 (
__fši_¬¿y_¡¬t
 = .);

138 
KEEP
(*(
SORT
(.
fši_¬¿y
.*)))

139 
KEEP
(*(.
fši_¬¿y
))

140 
PROVIDE_HIDDEN
 (
__fši_¬¿y_’d
 = .);

142 . = 
ALIGN
(4);

144 
	g__d©a_’d__
 = .;

146 } > 
	gRAM


148 .
bss
 (
NOLOAD
):

150 
__bss_¡¬t__
 = .;

151 *(.
	gbss
*)

152 *(
	gCOMMON
)

153 
	g__bss_’d__
 = .;

154 } > 
	gRAM


156 .
h—p
 (
NOLOAD
):

158 
__’d__
 = .;

159 
	g’d
 = 
__’d__
;

160 *(.
	gh—p
*)

161 
	g__H—pLim™
 = .;

162 } > 
	gRAM


167 .
¡ack_dummy
 (
NOLOAD
):

169 *(.
¡ack
)

170 } > 
RAM


174 
__SckTÝ
 = 
ORIGIN
(
RAM
è+ 
LENGTH
(RAM);

175 
	g__SckLim™
 = 
__SckTÝ
 - 
SIZEOF
(.
¡ack_dummy
);

176 
PROVIDE
(
__¡ack
 = 
__SckTÝ
);

179 
ASSERT
(
__SckLim™
 >ð
__H—pLim™
, "region RAM overflowed with stack")

	@C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\stm32f401re_sram.ld

33 
OUTPUT_FORMAT
("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")

34 
	$OUTPUT_ARCH
(
¬m
)

35 
	$SEARCH_DIR
(.)

38 
MEMORY


40 
	`ROM
 (
rx
è: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 512
K


41 
	`RAM
 (
rwx
è: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 96
K


42 
	}
}

72 
	gSECTIONS


74 .
	g‹xt
 :

76 
KEEP
(*(.
i¤_veùÜ
))

77 *(.
‹xt
*)

79 
KEEP
(*(.
š™
))

80 
KEEP
(*(.
fši
))

83 *
ütbegš
.
o
(.
ùÜs
)

84 *
ütbegš
?.
o
(.
ùÜs
)

85 *(
EXCLUDE_FILE
(*
ü‹nd
?.
o
 *ü‹nd.oè.
ùÜs
)

86 *(
SORT
(.
ùÜs
.*))

87 *(.
ùÜs
)

90 *
ütbegš
.
o
(.
dtÜs
)

91 *
ütbegš
?.
o
(.
dtÜs
)

92 *(
EXCLUDE_FILE
(*
ü‹nd
?.
o
 *ü‹nd.oè.
dtÜs
)

93 *(
SORT
(.
dtÜs
.*))

94 *(.
dtÜs
)

96 *(.
rod©a
*)

98 
KEEP
(*(.
eh_äame
*))

99 } > 
RAM


101 .
ARM
.
exb
 :

103 *(.
ARM
.
exb
* .
gnu
.
lškÚû
.
¬mexb
.*)

104 } > 
RAM


106 
__exidx_¡¬t
 = .;

107 .
	gARM
.
	gexidx
 :

109 *(.
ARM
.
exidx
* .
gnu
.
lškÚû
.
¬mexidx
.*)

110 } > 
RAM


111 
__exidx_’d
 = .;

113 
	g__‘ext
 = .;

115 .
	gd©a
 : 
AT
 (
__‘ext
)

117 
__d©a_¡¬t__
 = .;

118 *(
	gvbË
)

119 *(.
	gd©a
*)

121 . = 
ALIGN
(4);

123 
PROVIDE_HIDDEN
 (
__´eš™_¬¿y_¡¬t
 = .);

124 
KEEP
(*(.
´eš™_¬¿y
))

125 
PROVIDE_HIDDEN
 (
__´eš™_¬¿y_’d
 = .);

127 . = 
ALIGN
(4);

129 
PROVIDE_HIDDEN
 (
__š™_¬¿y_¡¬t
 = .);

130 
KEEP
(*(
SORT
(.
š™_¬¿y
.*)))

131 
KEEP
(*(.
š™_¬¿y
))

132 
PROVIDE_HIDDEN
 (
__š™_¬¿y_’d
 = .);

135 . = 
ALIGN
(4);

137 
PROVIDE_HIDDEN
 (
__fši_¬¿y_¡¬t
 = .);

138 
KEEP
(*(
SORT
(.
fši_¬¿y
.*)))

139 
KEEP
(*(.
fši_¬¿y
))

140 
PROVIDE_HIDDEN
 (
__fši_¬¿y_’d
 = .);

142 . = 
ALIGN
(4);

144 
	g__d©a_’d__
 = .;

146 } > 
	gRAM


148 .
bss
 (
NOLOAD
):

150 
__bss_¡¬t__
 = .;

151 *(.
	gbss
*)

152 *(
	gCOMMON
)

153 
	g__bss_’d__
 = .;

154 } > 
	gRAM


156 .
h—p
 (
NOLOAD
):

158 
__’d__
 = .;

159 
	g’d
 = 
__’d__
;

160 *(.
	gh—p
*)

161 
	g__H—pLim™
 = .;

162 } > 
	gRAM


167 .
¡ack_dummy
 (
NOLOAD
):

169 . = 
ALIGN
(8);

170 *(.
	g¡ack
)

171 } > 
RAM


175 
	g__SckTÝ
 = 
ORIGIN
(
RAM
è+ 
LENGTH
(RAM);

176 
	g__SckLim™
 = 
__SckTÝ
 - 
SIZEOF
(.
¡ack_dummy
);

177 
PROVIDE
(
__¡ack
 = 
__SckTÝ
);

180 
ASSERT
(
__SckLim™
 >ð
__H—pLim™
, "region RAM overflowed with stack")

	@
1
.
0
159
14470
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\BSP\stm32f4xx_nucleo.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\BSP\stm32f4xx_nucleo.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\Legacy\stm32_hal_legacy.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_adc.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_adc_ex.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_can.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_cec.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_conf_template.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_cortex.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_crc.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_cryp.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_cryp_ex.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dac.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dac_ex.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dcmi.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dcmi_ex.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_def.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dma.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dma2d.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dma_ex.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dsi.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_eth.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_flash.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_flash_ex.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_flash_ramfunc.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_fmpi2c.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_fmpi2c_ex.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_gpio.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_gpio_ex.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_hash.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_hash_ex.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_hcd.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_i2c.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_i2c_ex.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_i2s.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_i2s_ex.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_irda.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_iwdg.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_lptim.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_ltdc.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_ltdc_ex.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_nand.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_nor.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pccard.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pcd.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pcd_ex.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pwr.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pwr_ex.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_qspi.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rcc.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rcc_ex.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rng.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rtc.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rtc_ex.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_sai.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_sai_ex.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_sd.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_sdram.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_smartcard.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_spdifrx.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_spi.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_sram.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_tim.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_tim_ex.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_uart.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_usart.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_wwdg.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_fmc.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_fsmc.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_sdmmc.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_usb.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_adc.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_adc_ex.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_can.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_cec.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_cortex.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_crc.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_cryp.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_cryp_ex.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dac.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dac_ex.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dcmi.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dcmi_ex.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma2d.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma_ex.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dsi.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_eth.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ex.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ramfunc.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_fmpi2c.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_fmpi2c_ex.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_gpio.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_hash.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_hash_ex.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_hcd.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_i2c.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_i2c_ex.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_i2s.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_i2s_ex.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_irda.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_iwdg.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_lptim.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_ltdc.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_ltdc_ex.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_msp_template.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_nand.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_nor.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pccard.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pcd.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pcd_ex.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr_ex.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_qspi.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc_ex.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rng.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rtc.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rtc_ex.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_sai.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_sai_ex.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_sd.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_sdram.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_smartcard.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_spdifrx.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_spi.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_sram.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim_ex.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_uart.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_usart.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_wwdg.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_ll_fmc.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_ll_fsmc.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_ll_sdmmc.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\STM32F4xx_HAL_Driver\Src\stm32f4xx_ll_usb.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\cmsis\arm_common_tables.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\cmsis\arm_math.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\cmsis\core_cm4.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\cmsis\core_cm4_simd.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\cmsis\core_cmFunc.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\cmsis\core_cmInstr.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\inc\main.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\inc\stm32f401xe.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\inc\stm32f4xx.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\inc\stm32f4xx_hal_conf.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\inc\stm32f4xx_it.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\inc\system_stm32f4xx.h
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\readme.txt
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\src\main.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\src\startup_stm32f4xx.S
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\src\stm32f4xx_hal_msp.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\src\stm32f4xx_it.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\src\system_stm32f4xx.c
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\stm32f401re_flash.ld
C:\Projects\Nucleo\BareMetal_test\BareMetal_PWM\stm32f401re_sram.ld
