AArch64 SB+dmb.stlp+dmb.sypa
"DMB.STdWRLP Fre DMB.SYdWRPA FreAL"
Cycle=Fre DMB.SYdWRPA FreAL DMB.STdWRLP
Relax=
Safe=Fre DMB.STdWR DMB.SYdWR FreAL
Prefetch=0:x=F,0:y=T,1:y=F,1:x=T
Com=Fr Fr
Orig=DMB.STdWRLP Fre DMB.SYdWRPA FreAL
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
}
 P0           | P1           ;
 MOV W0,#1    | MOV W0,#1    ;
 STLR W0,[X1] | STR W0,[X1]  ;
 DMB ST       | DMB SY       ;
 LDR W2,[X3]  | LDAR W2,[X3] ;
exists
(0:X2=0 /\ 1:X2=0)
