{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694227457522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694227457523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  8 20:44:17 2023 " "Processing started: Fri Sep  8 20:44:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694227457523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1694227457523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1694227457523 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1694227459042 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1694227459042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit " "Found entity 1: full_adder_1bit" {  } { { "full_adder_1bit.sv" "" { Text "C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/full_adder_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694227475779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694227475779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit_tb " "Found entity 1: full_adder_1bit_tb" {  } { { "full_adder_1bit_tb.sv" "" { Text "C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/full_adder_1bit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694227475794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694227475794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_adder " "Found entity 1: n_bit_adder" {  } { { "n_bit_adder.sv" "" { Text "C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/n_bit_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694227475802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694227475802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_adder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_adder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_adder_tb " "Found entity 1: n_bit_adder_tb" {  } { { "n_bit_adder_tb.sv" "" { Text "C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/n_bit_adder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694227475817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694227475817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_subtractor " "Found entity 1: n_bit_subtractor" {  } { { "n_bit_subtractor.sv" "" { Text "C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/n_bit_subtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694227475824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694227475824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_subtractor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_subtractor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_subtractor_tb " "Found entity 1: n_bit_subtractor_tb" {  } { { "n_bit_subtractor_tb.sv" "" { Text "C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/n_bit_subtractor_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694227475838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694227475838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file bit_comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_comparator " "Found entity 1: bit_comparator" {  } { { "bit_comparator.sv" "" { Text "C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/bit_comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694227475849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694227475849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694227475858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694227475858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_tb " "Found entity 1: comparator_tb" {  } { { "comparator_tb.sv" "" { Text "C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/comparator_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694227475866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694227475866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_comparator_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file bit_comparator_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_comparator_tb " "Found entity 1: bit_comparator_tb" {  } { { "bit_comparator_tb.sv" "" { Text "C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/bit_comparator_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694227475873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694227475873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.sv" "" { Text "C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694227475875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694227475875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file divider_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divider_tb " "Found entity 1: divider_tb" {  } { { "divider_tb.sv" "" { Text "C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/divider_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694227475886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694227475886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divider " "Elaborating entity \"divider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1694227475935 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "temp_numerator\[3\] numerator\[3\] divider.sv(14) " "Net \"temp_numerator\[3\]\" at divider.sv(14) is already driven by input port \"numerator\[3\]\", and cannot be driven by another signal" {  } { { "divider.sv" "" { Text "C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/divider.sv" 14 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Design Software" 0 -1 1694227475937 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "numerator\[3\] divider.sv(2) " "\"numerator\[3\]\" was declared at divider.sv(2)" {  } { { "divider.sv" "" { Text "C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/divider.sv" 2 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Design Software" 0 -1 1694227475937 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "temp_numerator\[2\] numerator\[2\] divider.sv(14) " "Net \"temp_numerator\[2\]\" at divider.sv(14) is already driven by input port \"numerator\[2\]\", and cannot be driven by another signal" {  } { { "divider.sv" "" { Text "C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/divider.sv" 14 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Design Software" 0 -1 1694227475937 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "numerator\[2\] divider.sv(2) " "\"numerator\[2\]\" was declared at divider.sv(2)" {  } { { "divider.sv" "" { Text "C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/divider.sv" 2 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Design Software" 0 -1 1694227475937 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "temp_numerator\[1\] numerator\[1\] divider.sv(14) " "Net \"temp_numerator\[1\]\" at divider.sv(14) is already driven by input port \"numerator\[1\]\", and cannot be driven by another signal" {  } { { "divider.sv" "" { Text "C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/divider.sv" 14 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Design Software" 0 -1 1694227475937 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "numerator\[1\] divider.sv(2) " "\"numerator\[1\]\" was declared at divider.sv(2)" {  } { { "divider.sv" "" { Text "C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/divider.sv" 2 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Design Software" 0 -1 1694227475937 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "temp_quotient\[0\] divider.sv(22) " "Can't resolve multiple constant drivers for net \"temp_quotient\[0\]\" at divider.sv(22)" {  } { { "divider.sv" "" { Text "C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/divider.sv" 22 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1694227475937 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "divider.sv(11) " "Constant driver at divider.sv(11)" {  } { { "divider.sv" "" { Text "C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Laboratorio3/Problema1/divider.sv" 11 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Design Software" 0 -1 1694227475937 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1694227475938 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 9 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694227475980 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep  8 20:44:35 2023 " "Processing ended: Fri Sep  8 20:44:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694227475980 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694227475980 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694227475980 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1694227475980 ""}
