// Seed: 3360434102
module module_0;
  always @(negedge id_1) begin : LABEL_0
    id_1 = id_1;
  end
  assign id_1 = id_1;
  wire  id_2;
  uwire id_3;
  assign id_3 = 1;
endmodule
module module_1 (
    output logic id_0,
    output tri   id_1,
    output tri   id_2,
    output uwire id_3,
    output tri0  id_4,
    input  logic id_5,
    input  tri1  id_6,
    output wire  id_7,
    output tri0  id_8
);
  wire id_10;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    if (1) $display;
    id_0 <= #1 id_5;
  end
  assign id_0 = 1 == "";
  wire id_11;
endmodule
