Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jun 25 21:03:20 2024
| Host         : DESKTOP-1Z07TFJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file summer_design_wrapper_control_sets_placed.rpt
| Design       : summer_design_wrapper
| Device       : xczu28dr
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   768 |
|    Minimum number of control sets                        |   768 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   816 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   768 |
| >= 0 to < 4        |   165 |
| >= 4 to < 6        |   132 |
| >= 6 to < 8        |    55 |
| >= 8 to < 10       |    40 |
| >= 10 to < 12      |    23 |
| >= 12 to < 14      |    24 |
| >= 14 to < 16      |    22 |
| >= 16              |   307 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8033 |         1628 |
| No           | No                    | Yes                    |             151 |           35 |
| No           | Yes                   | No                     |            1605 |          560 |
| Yes          | No                    | No                     |            4166 |          790 |
| Yes          | No                    | Yes                    |             131 |           23 |
| Yes          | Yes                   | No                     |            5162 |          985 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                  Clock Signal                                                 |                                                                                                                                                   Enable Signal                                                                                                                                                  |                                                                                                                                                  Set/Reset Signal                                                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                                     |                1 |              1 |         1.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                        | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                                |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                       | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                       | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                       | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                        | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                                            | summer_design_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                       | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                                           | summer_design_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                                           | summer_design_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                                     |                1 |              1 |         1.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                       | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                                |                1 |              1 |         1.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                        | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                       | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_4[0]                                                                                                                                                                                           | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpen_por_i_i_1_n_0                                                                                                                                                           | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_reset_i                                                                                                                                                               |                2 |              2 |         1.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                    | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_18[0]                                                                                                                                                                                          | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/fg_cal_en_i_1_n_0                                                                                                                                                             | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/adc0_reset_i                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r[0]_i_2_n_0                                                                                                                                                      | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r0                                                                                                                                                                 |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                                                                         |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                   | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_5[0]                                                                                                                                                                                           | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_7[0]                                                                                                                                                                                           | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_12[0]                                                                                                                                                                                          | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                                 | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpen_por_i_i_1_n_0                                                                                                                                                           | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/adc0_reset_i                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_2[0]                                                                                                                                                                                           | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_den_i_1__0_n_0                                                                                                                                                             | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/adc0_bgt_reset_i                                                                                                                                                                |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/signal_high_adc0[1]_i_1_n_0                                                                                                                                               | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                              |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                |                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                  | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_wren_reg_0[0]                                                                                                                                                                            | summer_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/status[3]_i_1__1_n_0                                                                                                                                                 | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_5_in                                                                                                                                                                |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/drpen_por_i_1__1_n_0                                                                                                                                                 | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_5_in                                                                                                                                                                |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_23[0]                                                                                                                                                                                          | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_14[0]                                                                                                                                                                                          | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                              |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/status[3]_i_1__0_n_0                                                                                                                                                 | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/p_4_in                                                                                                                                                                |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_11[0]                                                                                                                                                                                          | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                                                                         |                2 |              2 |         1.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/drpen_por_i_1__0_n_0                                                                                                                                                 | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/p_4_in                                                                                                                                                                |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/status[3]_i_1_n_0                                                                                                                                                    | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_3_in                                                                                                                                                                |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/drpen_por_i_1_n_0                                                                                                                                                    | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_3_in                                                                                                                                                                |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/sm_count[1]_i_1_n_0                                                                                                                                                            | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/adc0_bgt_reset_i                                                                                                                                                                |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpen_por_i_i_1_n_0                                                                                                                                                           | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/p_8_in                                                                                                                                                                     |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/fg_cal_en_i_1_n_0                                                                                                                                                             | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/p_8_in                                                                                                                                                                     |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[13]                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[3]                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ctl_reg_reg[17]_0[0]                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[13]                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[1]                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_2                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                                                    | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/ld_btt_cntr_reg10                                                                                                                     |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg_1                                                                                  |                                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_state_n_0                                                                                                                                                                              | summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/SR[0]                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/src_state_inferred__0/i__n_0                                                                                                                                                                | summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/SR[0]                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[13]                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[2]                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/src_state_inferred__0/i__n_0                                                                                                                                                                | summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/SR[0]                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_state_n_0                                                                                                                                                                               | summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/SR[0]                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_state_n_0                                                                                                                                                                              | summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/SR[0]                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_state_n_0                                                                                                                                                                              | summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/SR[0]                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_6[0]                                                                                                                                                                                           | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_state_n_0                                                                                                                                                                              | summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/SR[0]                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/src_state_inferred__0/i__n_0                                                                                                                                                                | summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/SR[0]                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/src_state_inferred__0/i__n_0                                                                                                                                                                | summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/SR[0]                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_state_n_0                                                                                                                                                                               | summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/SR[0]                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[13]                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[0]                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/src_state_inferred__0/i__n_0                                                                                                                                                                 | summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[3]_0[0]                                                                                                                                                                      |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/dest_state_n_0                                                                                                                                                                              | summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[3]_0[0]                                                                                                                                                                      |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/dest_state_n_0                                                                                                                                                                              | summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[3]_0[0]                                                                                                                                                                      |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/src_state_inferred__0/i__n_0                                                                                                                                                                | summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[3]_0[0]                                                                                                                                                                      |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/src_state_inferred__0/i__n_0                                                                                                                                                                | summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[3]_0[0]                                                                                                                                                                      |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/src_state_inferred__0/i__n_0                                                                                                                                                                 | summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[3]_0[0]                                                                                                                                                                      |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/cs_ce_ld_enable_i                                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/dest_state_n_0                                                                                                                                                                              | summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[3]_0[0]                                                                                                                                                                      |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/dest_state_n_0                                                                                                                                                                              | summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[3]_0[0]                                                                                                                                                                      |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_wren_reg_0[0]                                                                                                                                                                            | summer_design_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/timer_125ns_count[3]_i_1__0_n_0                                                                                                                                                | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/dac0_bgt_reset_i                                                                                                                                                                |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                |                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                     | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                    |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                                     | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |                2 |              2 |         1.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[0]                                                                                                                                                                                                         | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_den_i_1__1_n_0                                                                                                                                                             | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/dac0_bgt_reset_i                                                                                                                                                                |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_13                                                                                                                                                                                             | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[1]                                                                                                                                                                                                         | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                   | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[8]                                                                                                                                                                                                        | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/sm_count[1]_i_1__0_n_0                                                                                                                                                         | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/dac0_bgt_reset_i                                                                                                                                                                |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                  | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/p_1_in                                                                                                                                                                         | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/timer_125ns_count[1]_i_1__0_n_0                                                                                                                                                 |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[1]                                                                                                                                                                                                         | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/timer_125ns_count[3]_i_1_n_0                                                                                                                                                   | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/adc0_bgt_reset_i                                                                                                                                                                |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/p_1_in                                                                                                                                                                         | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/timer_125ns_count[1]_i_1_n_0                                                                                                                                                    |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[0]                                                                                                                                                                                                         | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[1]                                                                                                                                                                                                        | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                                                    | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/ld_btt_cntr_reg10                                                                                                                     |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_12[0]                                                                                                                                                                                          | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg_1                                                                                  |                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_15[0]                                                                                                                                                                                          | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                                     | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |                1 |              2 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/fg_cal_en_i_1_n_0                                                                                                                                                             | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_reset_i                                                                                                                                                               |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                     | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                    |                1 |              2 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.rdy_i_1_n_0                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_addr[10]_i_1__0_n_0                                                                                                                                                        | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/dac0_bgt_reset_i                                                                                                                                                                |                2 |              3 |         1.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                                                 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/status_sm_state                                                                                                                                                               | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/adc0_reset_i                                                                                                                                                                                |                1 |              3 |         3.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.rdy_i_1_n_0                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/pll_state_machine.drpaddr_status[10]_i_1_n_0                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/adc0_reset_i                                                                                                                                                                                |                1 |              3 |         3.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                2 |              3 |         1.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/rst                                                                             |                2 |              3 |         1.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                      |                1 |              3 |         3.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                      |                1 |              3 |         3.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                1 |              3 |         3.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/rst                                                                             |                1 |              3 |         3.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                2 |              3 |         1.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                           |                1 |              3 |         3.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                    |                2 |              3 |         1.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/FSM_sequential_const_sm_state_adc0[2]_i_1_n_0                                                                                                                             | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                              |                1 |              3 |         3.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc0[2]_i_1_n_0                                                                                                                                               | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                              |                1 |              3 |         3.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_3[0]                                                                                                                                                                                           | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                           |                1 |              3 |         3.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_9[0]                                                                                                                                                                                           | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/mu_adc0[3]_i_1_n_0                                                                                                                                                        | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                              |                2 |              3 |         1.50 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_index_adc0[2]_i_1_n_0                                                                                                                                              | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                              |                1 |              3 |         3.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                                                 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_4[0]                                                                                                                                                                                           | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_0                                                                                                                                                                               | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                    |                1 |              3 |         3.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_19[0]                                                                                                                                                                                          | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_addr[10]_i_1_n_0                                                                                                                                                           | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/adc0_bgt_reset_i                                                                                                                                                                |                2 |              3 |         1.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_0                                                                                                                                                                               | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_15[0]                                                                                                                                                                                          | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[11]                                                                                                                                                                                                       | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                   | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_req_ack/read_ack_tog_reg_0                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/pll_state_machine.drpaddr_status[10]_i_1_n_0                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/p_8_in                                                                                                                                                                     |                2 |              3 |         1.50 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_start_val[22]_i_1_n_0                                                                                                                                               | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_start_val[4]_i_1_n_0                                                                                                                                                 |                1 |              3 |         3.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/status_sm_state                                                                                                                                                               | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/p_8_in                                                                                                                                                                     |                2 |              3 |         1.50 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/FSM_sequential_tc_sm_state_reg[0][0]                                                                                                                                       | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                           |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                           |                1 |              3 |         3.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[1]                                                                                                                                                                                                        | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/mem_addr[3]_i_1_n_0                                                                                                                                                           | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_reset_i                                                                                                                                                               |                2 |              4 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_9[0]                                                                                                                                                                                           | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_eop_sent_reg_reg[0]                                                                                                                |                2 |              4 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_8[0]                                                                                                                                                                                           | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_20[0]                                                                                                                                                                                          | summer_design_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_sm_state                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/p_8_in                                                                                                                                                                     |                3 |              4 |         1.33 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                   | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                               | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[19]_i_1_n_0                                                                                                               |                1 |              4 |         4.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_20[0]                                                                                                                                                                                          | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0[4]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/master_reset_reg[0]                                                                                                                                                                                                    | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[1]                                                                                                                                                                                                         | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[5]                                                                                                                                                                                                        | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/master_reset_reg_0[0]                                                                                                                                                                                                  | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[6]                                                                                                                                                                                                        | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cal_enables[3]_i_1_n_0                                                                                                                                                        | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/adc0_reset_i                                                                                                                                                                                |                2 |              4 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[3]                                                                                                                                                                                                        | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_eop_sent_reg_reg[0]                                                                                                                |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                                                               |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[0]                                                                                                                                                                                                        | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[0]                                                                                                                                                                                                        | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_10[0]                                                                                                                                                                                          | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[1]                                                                                                                                                                                                        | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[4]                                                                                                                                                                                                        | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                                                               |                2 |              4 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                                       | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/rst                                                                             |                2 |              4 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                            | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_sm_state                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/adc0_reset_i                                                                                                                                                                                |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                        | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                                       | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                        | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                            | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_10[0]                                                                                                                                                                                          | summer_design_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/user_drp_drdy_i_1__3_n_0                                                                                                                                                   |                4 |              4 |         1.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/user_drp_drdy_i_1__2_n_0                                                                                                                                                   |                2 |              4 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                                       | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/rst                                                                             |                2 |              4 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[0]                                                                                                                                                                                                         | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                             |                2 |              4 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_1                                                                                                                                                                              |                2 |              4 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ctl_reg_reg[17]_3[0]                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ctl_reg_reg[17]_1[0]                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                   | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ctl_reg_reg[17]_2[0]                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_21[0]                                                                                                                                                                                          | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_9[0]                                                                                                                                                                                           | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                               | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[19]_i_1_n_0                                                                                                               |                1 |              4 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                   | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_sm_state                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_reset_i                                                                                                                                                               |                3 |              4 |         1.33 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cal_enables[3]_i_1_n_0                                                                                                                                                        | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/p_8_in                                                                                                                                                                     |                2 |              4 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc0[3]_i_1_n_0                                                                                                                                               | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                              |                2 |              5 |         2.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/rd_en                                                                                                                                | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[12]_i_1_n_0                                                                                                                                                                    |                1 |              5 |         5.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_enables_adc0[3]_i_1_n_0                                                                                                                                             | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                              |                2 |              5 |         2.50 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_11                                                                                                                                                                                             | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                   | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                1 |              5 |         5.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/FSM_sequential_bgt_sm_state[4]_i_2__0_n_0                                                                                                                                      | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/dac0_bgt_reset_i                                                                                                                                                                |                3 |              5 |         1.67 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_3                                                                                                                                                                                              | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                4 |              5 |         1.25 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[2]                                                                                                                                                                                                        | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                4 |              5 |         1.25 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/rst                                                                             |                2 |              5 |         2.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                              | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_22                                                                                                                                                                                             | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                4 |              5 |         1.25 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc0_drp_control/FSM_onehot_state[4]_i_1__0_n_0                                                                                                                                                                                                 | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                                                  | summer_design_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc1_drp_control/FSM_onehot_state[4]_i_1__1_n_0                                                                                                                                                                                                 | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_dac1_drp_control/FSM_onehot_state[4]_i_1_n_0                                                                                                                                                                                                    | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/rst                                                                             |                3 |              5 |         1.67 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                            | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              5 |         1.67 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                             | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc3_drp_control/FSM_onehot_state[4]_i_1__3_n_0                                                                                                                                                                                                 | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[4]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              5 |         1.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ctl_reg_reg[17][0]                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/dac0_bgt_reset_i                                                                                                                                                                |                4 |              5 |         1.25 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_dac0_drp_control/FSM_onehot_state[4]_i_2__0_n_0                                                                                                                                                                                                 | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_13                                                                                                                                                                                             | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/FSM_sequential_bgt_sm_state[4]_i_2_n_0                                                                                                                                         | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/adc0_bgt_reset_i                                                                                                                                                                |                3 |              5 |         1.67 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/adc0_bgt_reset_i                                                                                                                                                                |                3 |              5 |         1.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                              | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                              |                4 |              5 |         1.25 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpaddr_por[10]_i_1_n_0                                                                                                                                                       | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_reset_i                                                                                                                                                               |                3 |              5 |         1.67 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc2_drp_control/FSM_onehot_state[4]_i_1__2_n_0                                                                                                                                                                                                 | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/rd_en                                                                                                                                | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[12]_i_1_n_0                                                                                                                                                                    |                1 |              5 |         5.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_10                                                                                                                                                                                             | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                5 |              5 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                              | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/mem_addr[5]_i_1_n_0                                                                                                                                                           | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/p_8_in                                                                                                                                                                     |                4 |              6 |         1.50 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                             |                4 |              6 |         1.50 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/clock_en_count[5]_i_1_n_0                                                                                                                                                      |                1 |              6 |         6.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/trim_code[5]_i_1__0_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/clock_en_count[5]_i_1_n_0                                                                                                                                                      |                1 |              6 |         6.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/proc_sys_reset_2/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                               | summer_design_i/proc_sys_reset_2/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/drp_req_adc0_i_1_n_0                                                                                                                                                           | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                                                                                         |                1 |              6 |         6.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/trim_code[5]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/vbg_ctrl[6]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                                                                                      |                4 |              6 |         1.50 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/clock_en_count[5]_i_1__1_n_0                                                                                                                                          |                1 |              6 |         6.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/clock_en_count[5]_i_1__0_n_0                                                                                                                                          |                1 |              6 |         6.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/clock_en_count[5]_i_1_n_0                                                                                                                                             |                1 |              6 |         6.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 | summer_design_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                               | summer_design_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                               | summer_design_i/proc_sys_reset_1/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/clock_en_count[5]_i_1_n_0                                                                                                                                                      |                1 |              6 |         6.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_3                                                                                                                                                                         |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                4 |              6 |         1.50 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[15]_i_1_n_0                                                                                                                                               | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[19]_i_1_n_0                                                                                                                                                |                1 |              6 |         6.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_3                                                                                                                                                                         |                3 |              6 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/vbg_ctrl[6]_i_1__0_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                6 |              6 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel_5                                                                                                                                                                                                                                    | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                4 |              7 |         1.75 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/rdata_ctrl[15]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |                4 |              7 |         1.75 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                                                           | summer_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                         | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/mem_addr[5]                                                                                                                                                                    |                4 |              7 |         1.75 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr[6]_i_1_n_0                                                                                                                                                           | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/adc0_reset_i                                                                                                                                                                                |                4 |              7 |         1.75 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                             | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[15]_i_1_n_0                                                                                                                                               | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[22]_i_1_n_0                                                                                                                                                |                1 |              7 |         7.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel_11                                                                                                                                                                                                                                   | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/sel_3                                                                                                                                                                                                                                                        | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank0_write[0]                                                                                                                                                                                                         | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                7 |              7 |         1.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                                                           | summer_design_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel_9                                                                                                                                                                                                                                    | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                         | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/rdata_ctrl[15]_i_1__0_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                         | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              8 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                  | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                                                                                  |                1 |              8 |         8.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/rd_en                                                                                                                                | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[7]_i_1_n_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                              |                2 |              8 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb           | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              8 |         2.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/rd_en                                                                                                                                | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                                                                |                1 |              8 |         8.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/rd_en                                                                                                                                | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[7]_i_1_n_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                                          | summer_design_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_1[0]                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/rd_en                                                                                                                                | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                                                                |                1 |              8 |         8.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[0]                                                                                                                                                                                                        | summer_design_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                  | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                                                                                  |                1 |              8 |         8.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              8 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb           | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              8 |         2.67 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/adc0_restart_reg_n_0                                                                                                                                                                                                                                                | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/dac0_restart_reg_n_0                                                                                                                                                                                                                                                | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/dac1_restart_reg_n_0                                                                                                                                                                                                                                                | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                                          | summer_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_1[0]                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_3[0]                                                                                                                                                                                           | summer_design_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_2[0]                                                                                                                                                                                           | summer_design_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_14[0]                                                                                                                                                                                          | summer_design_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_dac1_reset_count/count0                                                                                                                                                                                                                                           | summer_design_i/usp_rf_data_converter_0/inst/i_dac1_reset_count/count[7]_i_1_n_0                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_adc0_reset_count/count0                                                                                                                                                                                                                                           | summer_design_i/usp_rf_data_converter_0/inst/i_adc0_reset_count/count[7]_i_1__0_n_0                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                              |                1 |              8 |         8.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                      | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                       | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                       | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                      | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/const_operation[9]_i_1_n_0                                                                                                                                                    | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/adc0_reset_i                                                                                                                                                                                |                5 |              9 |         1.80 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                    | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                1 |              9 |         9.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                    | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                2 |              9 |         4.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                          | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                              | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                3 |              9 |         3.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                              | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                2 |              9 |         4.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                      | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                              | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                3 |              9 |         3.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                      | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr[6]                                                                                                                                                                    |                5 |              9 |         1.80 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                                       | summer_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                                                              |                3 |             10 |         3.33 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/mem_addr[3]                                                                                                                                                                    |                2 |             10 |         5.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpaddr_por[10]_i_1_n_0                                                                                                                                                       | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/p_8_in                                                                                                                                                                     |                4 |             10 |         2.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                                                                                      |                2 |             10 |         5.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpaddr_por[10]_i_1_n_0                                                                                                                                                       | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/adc0_reset_i                                                                                                                                                                                |                3 |             10 |         3.33 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                                                                                      |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                              |                2 |             10 |         5.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                                       | summer_design_i/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                               | summer_design_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                               | summer_design_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/SR[0]                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/SR[0]                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc0[10]_i_1_n_0                                                                                                                                               | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                              |                4 |             11 |         2.75 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                              |                6 |             11 |         1.83 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_sm_reset                                                                                                                                                                                                    |                5 |             11 |         2.20 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                7 |             12 |         1.71 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[3]_0[0]                                                                                                                                                                      |                5 |             12 |         2.40 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/por_sm_state                                                                                                                                                         | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_3_in                                                                                                                                                                |                4 |             12 |         3.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[3]_0[0]                                                                                                                                                                      |                5 |             12 |         2.40 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                8 |             12 |         1.50 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/por_sm_state                                                                                                                                                         | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/p_4_in                                                                                                                                                                |                3 |             12 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/counter_en_reg_reg                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                              |                1 |             12 |        12.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/por_sm_state                                                                                                                                                         | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_5_in                                                                                                                                                                |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                              |                2 |             12 |         6.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                     |                6 |             13 |         2.17 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[2]                                                                                                                                                                                                                   |                6 |             13 |         2.17 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[1]                                                                                                                                                                                                                   |                8 |             13 |         1.62 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[0]                                                                                                                                                                                                                   |                6 |             13 |         2.17 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[3]                                                                                                                                                                                                                   |                5 |             13 |         2.60 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                                          | summer_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |                7 |             13 |         1.86 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                3 |             13 |         4.33 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                                          | summer_design_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |                6 |             13 |         2.17 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                              | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                3 |             13 |         4.33 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                           | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                |                3 |             14 |         4.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                           | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                          |                3 |             14 |         4.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                6 |             14 |         2.33 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                5 |             14 |         2.80 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                6 |             14 |         2.33 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                           | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                          |                3 |             14 |         4.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                           | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                |                3 |             14 |         4.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                   |                7 |             14 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                   |                3 |             14 |         4.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                   |                6 |             14 |         2.33 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/E[0]                                                                                                                                                                       | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                                                                                         |                2 |             14 |         7.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                           | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                          |                3 |             14 |         4.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                           | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                |                3 |             14 |         4.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                    | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                2 |             15 |         7.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                              |                                                                                                                                                                                                                                                                                                                   |                2 |             15 |         7.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                              |                                                                                                                                                                                                                                                                                                                   |                2 |             15 |         7.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                    | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                5 |             15 |         3.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                   |                4 |             15 |         3.75 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                2 |             15 |         7.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                9 |             15 |         1.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                2 |             15 |         7.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                                       | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |                2 |             16 |         8.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                                                       | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |                4 |             16 |         4.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_3_in                                                                                                                                                                |                5 |             16 |         3.20 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/p_4_in                                                                                                                                                                |               11 |             16 |         1.45 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_di[15]_i_1_n_0                                                                                                                                                             | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/adc0_bgt_reset_i                                                                                                                                                                |                9 |             16 |         1.78 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |               14 |             16 |         1.14 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_5_in                                                                                                                                                                |               12 |             16 |         1.33 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |               11 |             16 |         1.45 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |               11 |             16 |         1.45 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                        |                                                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_di[15]_i_1__0_n_0                                                                                                                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/dac0_bgt_reset_i                                                                                                                                                                |                6 |             16 |         2.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                              |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                |                                                                                                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                         |                                                                                                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                   |               12 |             16 |         1.33 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |               11 |             16 |         1.45 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |               11 |             16 |         1.45 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                                                       | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |                4 |             16 |         4.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[7]                                                                                                                                                                                                        | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                                       | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |                2 |             16 |         8.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |               11 |             16 |         1.45 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_11[0]                                                                                                                                                                                          | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_6[0]                                                                                                                                                                                           | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_19[0]                                                                                                                                                                                          | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_7[0]                                                                                                                                                                                           | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_16[0]                                                                                                                                                                                          | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_8[0]                                                                                                                                                                                           | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc1/E[0]                                                                                                                                                                      | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_3_in                                                                                                                                                                |                5 |             16 |         3.20 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/E[0]                                                                                                                                                                      | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/p_4_in                                                                                                                                                                |               11 |             16 |         1.45 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc3/E[0]                                                                                                                                                                      | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_5_in                                                                                                                                                                |               12 |             16 |         1.33 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                              |                2 |             16 |         8.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpdi_por_i[15]_i_1_n_0                                                                                                                                                       | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/adc0_reset_i                                                                                                                                                                                |                8 |             16 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |               11 |             16 |         1.45 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/rdata[15]_i_1_n_0                                                                                                                                                             | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/adc0_reset_i                                                                                                                                                                                |                5 |             16 |         3.20 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por_i[15]_i_1_n_0                                                                                                                                                       | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_reset_i                                                                                                                                                               |                6 |             16 |         2.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata[15]_i_1_n_0                                                                                                                                                             | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_reset_i                                                                                                                                                               |                6 |             16 |         2.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpdi_por_i[15]_i_1_n_0                                                                                                                                                       | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/p_8_in                                                                                                                                                                     |                9 |             16 |         1.78 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |               11 |             16 |         1.45 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/rdata[15]_i_1_n_0                                                                                                                                                             | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/p_8_in                                                                                                                                                                     |               11 |             16 |         1.45 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                        | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                7 |             17 |         2.43 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup3                                                                                                                     | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                6 |             17 |         2.83 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                            | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                7 |             17 |         2.43 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out                                                                                                                      | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                9 |             17 |         1.89 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                            | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                9 |             17 |         1.89 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                4 |             17 |         4.25 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                           |                3 |             17 |         5.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                        | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                9 |             17 |         1.89 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]_0                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                           |                3 |             17 |         5.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                   | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                6 |             17 |         2.83 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                              |                2 |             18 |         9.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                  | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                                                          |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                           |                2 |             18 |         9.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                  | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                                                          |                3 |             18 |         6.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                    |                                                                                                                                                                                                                                                                                                                   |                2 |             18 |         9.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                           |                4 |             18 |         4.50 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                    |                                                                                                                                                                                                                                                                                                                   |                2 |             18 |         9.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                              |                3 |             18 |         6.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_3_in                                                                                                                                                                |                6 |             19 |         3.17 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_5_in                                                                                                                                                                |                7 |             19 |         2.71 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                6 |             19 |         3.17 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                5 |             19 |         3.80 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/p_4_in                                                                                                                                                                |                8 |             19 |         2.38 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                        |                                                                                                                                                                                                                                                                                                                   |                2 |             20 |        10.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_start_val[22]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                6 |             20 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                        |                                                                                                                                                                                                                                                                                                                   |                2 |             20 |        10.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                                                                         | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg_0                                                                                   |                4 |             20 |         5.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                                                                         | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg_0                                                                                   |                5 |             20 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                   | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                7 |             20 |         2.86 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                4 |             20 |         5.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                  | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                8 |             21 |         2.62 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                  | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                7 |             21 |         3.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                              | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                6 |             22 |         3.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb           |                                                                                                                                                                                                                                                                                                                   |                2 |             23 |        11.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb           |                                                                                                                                                                                                                                                                                                                   |                2 |             23 |        11.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             23 |         3.83 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             23 |         4.60 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/status_timer_count[0]_i_1_n_0                                                                                                                                                 | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/p_8_in                                                                                                                                                                     |                3 |             24 |         8.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_count[0]_i_1_n_0                                                                                                                                                    | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/adc0_reset_i                                                                                                                                                                                |                3 |             24 |         8.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/status_timer_count[0]_i_1_n_0                                                                                                                                                 | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/adc0_reset_i                                                                                                                                                                                |                3 |             24 |         8.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_count[0]_i_1_n_0                                                                                                                                                    | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_reset_i                                                                                                                                                               |                3 |             24 |         8.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_count[0]_i_1_n_0                                                                                                                                                    | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/p_8_in                                                                                                                                                                     |                3 |             24 |         8.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/por_timer_count[0]_i_1__1_n_0                                                                                                                                        | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_5_in                                                                                                                                                                |                3 |             24 |         8.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/por_timer_count[0]_i_1__0_n_0                                                                                                                                        | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/p_4_in                                                                                                                                                                |                3 |             24 |         8.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                2 |             24 |        12.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/por_timer_count[0]_i_1_n_0                                                                                                                                           | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_3_in                                                                                                                                                                |                3 |             24 |         8.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                8 |             25 |         3.12 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                8 |             25 |         3.12 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                3 |             25 |         8.33 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |               10 |             25 |         2.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                6 |             25 |         4.17 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                8 |             25 |         3.12 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                8 |             25 |         3.12 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                9 |             25 |         2.78 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                8 |             25 |         3.12 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                8 |             25 |         3.12 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                8 |             25 |         3.12 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc0_drpaddr[10]_i_1_n_0                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                              |               13 |             25 |         1.92 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                   |                6 |             25 |         4.17 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                                                              |                5 |             25 |         5.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                8 |             25 |         3.12 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                                                              |                5 |             25 |         5.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                                                                  | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |                4 |             26 |         6.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                                          | summer_design_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |                7 |             26 |         3.71 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/adc2axis_IQ_0/inst/E[0]                                                                                                                                                                                                                                                                          | summer_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_prmry_reset_out_n                                                                                                                                                                                                                       |                5 |             26 |         5.20 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                                                                  | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |                4 |             26 |         6.50 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |               11 |             26 |         2.36 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                9 |             26 |         2.89 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                                          | summer_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |                8 |             26 |         3.25 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup3                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                7 |             27 |         3.86 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                           |                3 |             28 |         9.33 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                    |                8 |             28 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                           |                2 |             28 |        14.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                                                    |                                                                                                                                                                                                                                                                                                                   |                2 |             29 |        14.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                          |                                                                                                                                                                                                                                                                                                                   |                3 |             29 |         9.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                                                    |                                                                                                                                                                                                                                                                                                                   |                2 |             29 |        14.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                          |                                                                                                                                                                                                                                                                                                                   |                3 |             29 |         9.67 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_reset_i                                                                                                                                                               |               15 |             30 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                  | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                       |                6 |             31 |         5.17 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                5 |             31 |         6.20 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                7 |             31 |         4.43 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                  | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                       |                7 |             31 |         4.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                            |                6 |             31 |         5.17 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_16[0]                                                                                                                                                                                          | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[10]                                                                                                                                                                                                       | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                             | summer_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                             | summer_design_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_8[0]                                                                                                                                                                                           | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                           | summer_design_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                           | summer_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_17[0]                                                                                                                                                                                          | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_4[0]                                                                                                                                                                                           | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_17[0]                                                                                                                                                                                          | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_18[0]                                                                                                                                                                                          | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_6[0]                                                                                                                                                                                           | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] |                                                                                                                                                                                                                                                                                                                   |                2 |             32 |        16.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   |               23 |             32 |         1.39 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_5[0]                                                                                                                                                                                           | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |               22 |             32 |         1.45 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_5[0]                                                                                                                                                                                           | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_7[0]                                                                                                                                                                                           | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[9]                                                                                                                                                                                                        | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] |                                                                                                                                                                                                                                                                                                                   |                2 |             32 |        16.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                9 |             33 |         3.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                   |                8 |             33 |         4.12 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                                                 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                                                                                              |                4 |             33 |         8.25 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                                                 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                                                                                              |                4 |             33 |         8.25 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |               10 |             33 |         3.30 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                    | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                9 |             33 |         3.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |               18 |             33 |         1.83 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                         |               10 |             33 |         3.30 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |               10 |             33 |         3.30 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |               12 |             34 |         2.83 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |               11 |             34 |         3.09 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                               |                6 |             34 |         5.67 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   |                5 |             34 |         6.80 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |               10 |             35 |         3.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                           |               13 |             35 |         2.69 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup2                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                6 |             36 |         6.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup4                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                7 |             36 |         5.14 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                      | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                                                      |                6 |             36 |         6.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                      | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                                                      |                8 |             36 |         4.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |               21 |             37 |         1.76 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |               20 |             37 |         1.85 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |               14 |             37 |         2.64 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup4                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                8 |             40 |         5.00 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                |               14 |             40 |         2.86 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                 | summer_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                     |               17 |             40 |         2.35 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/p_8_in                                                                                                                                                                     |               18 |             42 |         2.33 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                3 |             43 |        14.33 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                3 |             43 |        14.33 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                           | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                        |                9 |             44 |         4.89 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                           | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                        |                9 |             44 |         4.89 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup2                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |               10 |             45 |         4.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |               13 |             46 |         3.54 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                             | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                        |                4 |             46 |        11.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |               11 |             46 |         4.18 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                             | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                        |                5 |             46 |         9.20 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                                                  | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                                                      |               10 |             47 |         4.70 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                                                  | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                                                      |               11 |             47 |         4.27 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                |               14 |             48 |         3.43 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |               11 |             51 |         4.64 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                9 |             51 |         5.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                |               17 |             52 |         3.06 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                  | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                                                   |                7 |             52 |         7.43 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                  | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                                                   |                9 |             52 |         5.78 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               30 |             58 |         1.93 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               28 |             58 |         2.07 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                                                     | summer_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |               16 |             59 |         3.69 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                                                     | summer_design_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |               13 |             59 |         4.54 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                                         | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               13 |             60 |         4.62 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                                         | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               12 |             60 |         5.00 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/adc0_reset_i                                                                                                                                                                                |               29 |             62 |         2.14 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |               20 |             68 |         3.40 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |               20 |             68 |         3.40 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |               19 |             68 |         3.58 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          | summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |               21 |             68 |         3.24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       |                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |               29 |             69 |         2.38 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |               21 |            103 |         4.90 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |               27 |            103 |         3.81 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |               20 |            103 |         5.15 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |               25 |            103 |         4.12 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                   |               23 |            128 |         5.57 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |               23 |            128 |         5.57 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                   |               23 |            128 |         5.57 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |               25 |            128 |         5.12 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |               22 |            128 |         5.82 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |               23 |            128 |         5.57 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                           | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               40 |            145 |         3.62 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |               17 |            145 |         8.53 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |               13 |            145 |        11.15 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                                 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                                          |               40 |            145 |         3.62 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                           | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               40 |            145 |         3.62 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |               20 |            145 |         7.25 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |               15 |            145 |         9.67 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                                 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                                          |               40 |            145 |         3.62 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                   | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               30 |            151 |         5.03 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                       | summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               30 |            151 |         5.03 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                   | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               31 |            151 |         4.87 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                       | summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               32 |            151 |         4.72 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  | summer_design_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                         |               58 |            172 |         2.97 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |               26 |            273 |        10.50 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 | summer_design_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                   |               23 |            273 |        11.87 |
|  summer_design_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG                                                          |                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |              231 |            824 |         3.57 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 |                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |              210 |           2398 |        11.42 |
|  summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0 |                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |             1170 |           5839 |         4.99 |
+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


