{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679943479962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679943479968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 12:57:59 2023 " "Processing started: Mon Mar 27 12:57:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679943479968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943479968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off servomotor -c servomotor " "Command: quartus_map --read_settings_files=on --write_settings_files=off servomotor -c servomotor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943479968 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679943480424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679943480425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servomotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servomotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servomotor-arq_servomotor " "Found design unit 1: servomotor-arq_servomotor" {  } { { "servomotor.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/servomotor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679943491272 ""} { "Info" "ISGN_ENTITY_NAME" "1 servomotor " "Found entity 1: servomotor" {  } { { "servomotor.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/servomotor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679943491272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943491272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file senal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senal-arq_senal " "Found design unit 1: senal-arq_senal" {  } { { "senal.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/senal.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679943491275 ""} { "Info" "ISGN_ENTITY_NAME" "1 senal " "Found entity 1: senal" {  } { { "senal.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/senal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679943491275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943491275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divf-arq_divf " "Found design unit 1: divf-arq_divf" {  } { { "divf.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/divf.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679943491277 ""} { "Info" "ISGN_ENTITY_NAME" "1 divf " "Found entity 1: divf" {  } { { "divf.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/divf.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679943491277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943491277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movimiento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file movimiento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movimiento-arq_movimiento " "Found design unit 1: movimiento-arq_movimiento" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679943491280 ""} { "Info" "ISGN_ENTITY_NAME" "1 movimiento " "Found entity 1: movimiento" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679943491280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943491280 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "servomotor " "Elaborating entity \"servomotor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679943491324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divf divf:ul A:arq_divf " "Elaborating entity \"divf\" using architecture \"A:arq_divf\" for hierarchy \"divf:ul\"" {  } { { "servomotor.vhd" "ul" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/servomotor.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679943491326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "senal senal:u2 A:arq_senal " "Elaborating entity \"senal\" using architecture \"A:arq_senal\" for hierarchy \"senal:u2\"" {  } { { "servomotor.vhd" "u2" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/servomotor.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679943491328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "movimiento movimiento:u3 A:arq_movimiento " "Elaborating entity \"movimiento\" using architecture \"A:arq_movimiento\" for hierarchy \"movimiento:u3\"" {  } { { "servomotor.vhd" "u3" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/servomotor.vhd" 18 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679943491330 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst movimiento.vhd(16) " "VHDL Process Statement warning at movimiento.vhd(16): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679943491331 "|servomotor|movimiento:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor movimiento.vhd(22) " "VHDL Process Statement warning at movimiento.vhd(22): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679943491331 "|servomotor|movimiento:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor movimiento.vhd(23) " "VHDL Process Statement warning at movimiento.vhd(23): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679943491331 "|servomotor|movimiento:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor movimiento.vhd(24) " "VHDL Process Statement warning at movimiento.vhd(24): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679943491331 "|servomotor|movimiento:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor movimiento.vhd(25) " "VHDL Process Statement warning at movimiento.vhd(25): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679943491331 "|servomotor|movimiento:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor movimiento.vhd(28) " "VHDL Process Statement warning at movimiento.vhd(28): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679943491331 "|servomotor|movimiento:u3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "valor movimiento.vhd(14) " "VHDL Process Statement warning at movimiento.vhd(14): inferring latch(es) for signal or variable \"valor\", which holds its previous value in one or more paths through the process" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1679943491331 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[0\] movimiento.vhd(14) " "Inferred latch for \"valor\[0\]\" at movimiento.vhd(14)" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943491331 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[1\] movimiento.vhd(14) " "Inferred latch for \"valor\[1\]\" at movimiento.vhd(14)" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943491331 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[2\] movimiento.vhd(14) " "Inferred latch for \"valor\[2\]\" at movimiento.vhd(14)" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943491331 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[3\] movimiento.vhd(14) " "Inferred latch for \"valor\[3\]\" at movimiento.vhd(14)" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943491331 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[4\] movimiento.vhd(14) " "Inferred latch for \"valor\[4\]\" at movimiento.vhd(14)" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943491331 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[5\] movimiento.vhd(14) " "Inferred latch for \"valor\[5\]\" at movimiento.vhd(14)" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943491331 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[6\] movimiento.vhd(14) " "Inferred latch for \"valor\[6\]\" at movimiento.vhd(14)" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943491331 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[7\] movimiento.vhd(14) " "Inferred latch for \"valor\[7\]\" at movimiento.vhd(14)" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943491331 "|servomotor|movimiento:u3"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679943491904 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679943492348 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679943492348 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679943492379 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679943492379 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679943492379 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679943492379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679943492392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 12:58:12 2023 " "Processing ended: Mon Mar 27 12:58:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679943492392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679943492392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679943492392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943492392 ""}
