<dec f='llvm/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h' l='129' type='bool'/>
<use f='llvm/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h' l='168' u='w' c='_ZN4llvm3mca9SchedulerC1ESt10unique_ptrINS0_15ResourceManagerESt14default_deleteIS3_EERNS0_10LSUnitBaseES2_INS0_17SchedulerStrategyES4_IS9_EE'/>
<use f='llvm/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h' l='261' u='r' c='_ZNK4llvm3mca9Scheduler13hadTokenStallEv'/>
<offset>1120</offset>
<doc f='llvm/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h' l='127'>// True if the previous pipeline Stage was unable to dispatch a full group of
  // opcodes because scheduler buffers (or LS queues) were unavailable.</doc>
<use f='llvm/llvm/lib/MCA/HardwareUnits/Scheduler.cpp' l='43' u='w' c='_ZN4llvm3mca9Scheduler11isAvailableERKNS0_7InstRefE'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/Scheduler.cpp' l='56' u='w' c='_ZN4llvm3mca9Scheduler11isAvailableERKNS0_7InstRefE'/>
