PPA Report for spi_clock_divider.v (Module: spi_clock_divider)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 125
FF Count: 141
IO Count: 57
Cell Count: 468

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 408.50 MHz
Reg-to-Reg Critical Path Delay: 2.172 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
