#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f176e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f17870 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x1f069e0 .functor NOT 1, L_0x1f50820, C4<0>, C4<0>, C4<0>;
L_0x1f50580 .functor XOR 4, L_0x1f50440, L_0x1f504e0, C4<0000>, C4<0000>;
L_0x1f50710 .functor XOR 4, L_0x1f50580, L_0x1f50640, C4<0000>, C4<0000>;
v0x1f4d070_0 .net *"_ivl_10", 3 0, L_0x1f50640;  1 drivers
v0x1f4d170_0 .net *"_ivl_12", 3 0, L_0x1f50710;  1 drivers
v0x1f4d250_0 .net *"_ivl_2", 3 0, L_0x1f4f450;  1 drivers
v0x1f4d310_0 .net *"_ivl_4", 3 0, L_0x1f50440;  1 drivers
v0x1f4d3f0_0 .net *"_ivl_6", 3 0, L_0x1f504e0;  1 drivers
v0x1f4d520_0 .net *"_ivl_8", 3 0, L_0x1f50580;  1 drivers
v0x1f4d600_0 .net "c", 0 0, v0x1f4a1d0_0;  1 drivers
v0x1f4d6a0_0 .var "clk", 0 0;
v0x1f4d740_0 .net "d", 0 0, v0x1f4a310_0;  1 drivers
v0x1f4d7e0_0 .net "mux_in_dut", 3 0, L_0x1f4f190;  1 drivers
v0x1f4d880_0 .net "mux_in_ref", 3 0, L_0x1f4df60;  1 drivers
v0x1f4d920_0 .var/2u "stats1", 159 0;
v0x1f4d9e0_0 .var/2u "strobe", 0 0;
v0x1f4daa0_0 .net "tb_match", 0 0, L_0x1f50820;  1 drivers
v0x1f4db60_0 .net "tb_mismatch", 0 0, L_0x1f069e0;  1 drivers
v0x1f4dc20_0 .net "wavedrom_enable", 0 0, v0x1f4a3b0_0;  1 drivers
v0x1f4dcf0_0 .net "wavedrom_title", 511 0, v0x1f4a450_0;  1 drivers
L_0x1f4f450 .concat [ 4 0 0 0], L_0x1f4df60;
L_0x1f50440 .concat [ 4 0 0 0], L_0x1f4df60;
L_0x1f504e0 .concat [ 4 0 0 0], L_0x1f4f190;
L_0x1f50640 .concat [ 4 0 0 0], L_0x1f4df60;
L_0x1f50820 .cmp/eeq 4, L_0x1f4f450, L_0x1f50710;
S_0x1f1bc40 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x1f17870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x1f06ce0 .functor OR 1, v0x1f4a1d0_0, v0x1f4a310_0, C4<0>, C4<0>;
L_0x1f07020 .functor NOT 1, v0x1f4a310_0, C4<0>, C4<0>, C4<0>;
L_0x1f1c6d0 .functor AND 1, v0x1f4a1d0_0, v0x1f4a310_0, C4<1>, C4<1>;
v0x1f26790_0 .net *"_ivl_10", 0 0, L_0x1f07020;  1 drivers
v0x1f26830_0 .net *"_ivl_15", 0 0, L_0x1f1c6d0;  1 drivers
v0x1f067a0_0 .net *"_ivl_2", 0 0, L_0x1f06ce0;  1 drivers
L_0x7f8b2ed86018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f06ab0_0 .net/2s *"_ivl_6", 0 0, L_0x7f8b2ed86018;  1 drivers
v0x1f06df0_0 .net "c", 0 0, v0x1f4a1d0_0;  alias, 1 drivers
v0x1f07130_0 .net "d", 0 0, v0x1f4a310_0;  alias, 1 drivers
v0x1f49880_0 .net "mux_in", 3 0, L_0x1f4df60;  alias, 1 drivers
L_0x1f4df60 .concat8 [ 1 1 1 1], L_0x1f06ce0, L_0x7f8b2ed86018, L_0x1f07020, L_0x1f1c6d0;
S_0x1f499e0 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x1f17870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1f4a1d0_0 .var "c", 0 0;
v0x1f4a270_0 .net "clk", 0 0, v0x1f4d6a0_0;  1 drivers
v0x1f4a310_0 .var "d", 0 0;
v0x1f4a3b0_0 .var "wavedrom_enable", 0 0;
v0x1f4a450_0 .var "wavedrom_title", 511 0;
E_0x1f162c0/0 .event negedge, v0x1f4a270_0;
E_0x1f162c0/1 .event posedge, v0x1f4a270_0;
E_0x1f162c0 .event/or E_0x1f162c0/0, E_0x1f162c0/1;
E_0x1f16530 .event negedge, v0x1f4a270_0;
E_0x1f168d0 .event posedge, v0x1f4a270_0;
S_0x1f49cd0 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x1f499e0;
 .timescale -12 -12;
v0x1f49ed0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f49fd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x1f499e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f4a600 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1f17870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x1f26590 .functor NOT 1, v0x1f4a1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f4e0f0 .functor NOT 1, v0x1f4a310_0, C4<0>, C4<0>, C4<0>;
L_0x1f4e180 .functor AND 1, L_0x1f26590, L_0x1f4e0f0, C4<1>, C4<1>;
L_0x7f8b2ed86060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1f4e290 .functor AND 1, L_0x1f4e180, L_0x7f8b2ed86060, C4<1>, C4<1>;
L_0x1f4e3d0 .functor NOT 1, v0x1f4a310_0, C4<0>, C4<0>, C4<0>;
L_0x1f4e550 .functor AND 1, v0x1f4a1d0_0, L_0x1f4e3d0, C4<1>, C4<1>;
L_0x7f8b2ed860a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1f4e650 .functor AND 1, L_0x1f4e550, L_0x7f8b2ed860a8, C4<1>, C4<1>;
L_0x1f4e760 .functor OR 1, L_0x1f4e290, L_0x1f4e650, C4<0>, C4<0>;
L_0x1f4e8c0 .functor AND 1, v0x1f4a1d0_0, v0x1f4a310_0, C4<1>, C4<1>;
L_0x7f8b2ed860f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1f4ea40 .functor AND 1, L_0x1f4e8c0, L_0x7f8b2ed860f0, C4<1>, C4<1>;
L_0x1f4ebb0 .functor OR 1, L_0x1f4e760, L_0x1f4ea40, C4<0>, C4<0>;
L_0x1f4ec70 .functor NOT 1, v0x1f4a1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f4ed50 .functor AND 1, L_0x1f4ec70, v0x1f4a310_0, C4<1>, C4<1>;
L_0x7f8b2ed86138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1f4ee60 .functor AND 1, L_0x1f4ed50, L_0x7f8b2ed86138, C4<1>, C4<1>;
L_0x1f4ece0 .functor OR 1, L_0x1f4ebb0, L_0x1f4ee60, C4<0>, C4<0>;
L_0x1f4f090 .functor AND 1, v0x1f4a1d0_0, v0x1f4a310_0, C4<1>, C4<1>;
L_0x1f4f370 .functor NOT 1, v0x1f4a1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f4f3e0 .functor NOT 1, v0x1f4a310_0, C4<0>, C4<0>, C4<0>;
L_0x1f4f4f0 .functor AND 1, L_0x1f4f370, L_0x1f4f3e0, C4<1>, C4<1>;
L_0x1f4f600 .functor NOT 1, v0x1f4a310_0, C4<0>, C4<0>, C4<0>;
L_0x1f4f720 .functor AND 1, v0x1f4a1d0_0, L_0x1f4f600, C4<1>, C4<1>;
L_0x7f8b2ed861c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1f4f7e0 .functor AND 1, L_0x1f4f720, L_0x7f8b2ed861c8, C4<1>, C4<1>;
L_0x1f4f9b0 .functor OR 1, L_0x1f4f4f0, L_0x1f4f7e0, C4<0>, C4<0>;
L_0x1f4fac0 .functor AND 1, v0x1f4a1d0_0, v0x1f4a310_0, C4<1>, C4<1>;
L_0x7f8b2ed86210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1f4fc00 .functor AND 1, L_0x1f4fac0, L_0x7f8b2ed86210, C4<1>, C4<1>;
L_0x1f4fd10 .functor OR 1, L_0x1f4f9b0, L_0x1f4fc00, C4<0>, C4<0>;
L_0x1f4ff00 .functor NOT 1, v0x1f4a1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f4ff70 .functor AND 1, L_0x1f4ff00, v0x1f4a310_0, C4<1>, C4<1>;
L_0x7f8b2ed86258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1f50120 .functor AND 1, L_0x1f4ff70, L_0x7f8b2ed86258, C4<1>, C4<1>;
L_0x1f501e0 .functor OR 1, L_0x1f4fd10, L_0x1f50120, C4<0>, C4<0>;
v0x1f4a7e0_0 .net *"_ivl_10", 0 0, L_0x1f4e290;  1 drivers
v0x1f4a8e0_0 .net *"_ivl_12", 0 0, L_0x1f4e3d0;  1 drivers
v0x1f4a9c0_0 .net *"_ivl_14", 0 0, L_0x1f4e550;  1 drivers
v0x1f4aa80_0 .net/2u *"_ivl_16", 0 0, L_0x7f8b2ed860a8;  1 drivers
v0x1f4ab60_0 .net *"_ivl_18", 0 0, L_0x1f4e650;  1 drivers
v0x1f4ac90_0 .net *"_ivl_2", 0 0, L_0x1f26590;  1 drivers
v0x1f4ad70_0 .net *"_ivl_20", 0 0, L_0x1f4e760;  1 drivers
v0x1f4ae50_0 .net *"_ivl_22", 0 0, L_0x1f4e8c0;  1 drivers
v0x1f4af30_0 .net/2u *"_ivl_24", 0 0, L_0x7f8b2ed860f0;  1 drivers
v0x1f4b010_0 .net *"_ivl_26", 0 0, L_0x1f4ea40;  1 drivers
v0x1f4b0f0_0 .net *"_ivl_28", 0 0, L_0x1f4ebb0;  1 drivers
v0x1f4b1d0_0 .net *"_ivl_30", 0 0, L_0x1f4ec70;  1 drivers
v0x1f4b2b0_0 .net *"_ivl_32", 0 0, L_0x1f4ed50;  1 drivers
v0x1f4b390_0 .net/2u *"_ivl_34", 0 0, L_0x7f8b2ed86138;  1 drivers
v0x1f4b470_0 .net *"_ivl_36", 0 0, L_0x1f4ee60;  1 drivers
v0x1f4b550_0 .net *"_ivl_38", 0 0, L_0x1f4ece0;  1 drivers
v0x1f4b630_0 .net *"_ivl_4", 0 0, L_0x1f4e0f0;  1 drivers
L_0x7f8b2ed86180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f4b710_0 .net/2u *"_ivl_42", 0 0, L_0x7f8b2ed86180;  1 drivers
v0x1f4b7f0_0 .net *"_ivl_46", 0 0, L_0x1f4f090;  1 drivers
v0x1f4b8d0_0 .net *"_ivl_51", 0 0, L_0x1f4f370;  1 drivers
v0x1f4b9b0_0 .net *"_ivl_53", 0 0, L_0x1f4f3e0;  1 drivers
v0x1f4ba90_0 .net *"_ivl_55", 0 0, L_0x1f4f4f0;  1 drivers
v0x1f4bb70_0 .net *"_ivl_57", 0 0, L_0x1f4f600;  1 drivers
v0x1f4bc50_0 .net *"_ivl_59", 0 0, L_0x1f4f720;  1 drivers
v0x1f4bd30_0 .net *"_ivl_6", 0 0, L_0x1f4e180;  1 drivers
v0x1f4be10_0 .net/2u *"_ivl_61", 0 0, L_0x7f8b2ed861c8;  1 drivers
v0x1f4bef0_0 .net *"_ivl_63", 0 0, L_0x1f4f7e0;  1 drivers
v0x1f4bfd0_0 .net *"_ivl_65", 0 0, L_0x1f4f9b0;  1 drivers
v0x1f4c0b0_0 .net *"_ivl_67", 0 0, L_0x1f4fac0;  1 drivers
v0x1f4c190_0 .net/2u *"_ivl_69", 0 0, L_0x7f8b2ed86210;  1 drivers
v0x1f4c270_0 .net *"_ivl_71", 0 0, L_0x1f4fc00;  1 drivers
v0x1f4c350_0 .net *"_ivl_73", 0 0, L_0x1f4fd10;  1 drivers
v0x1f4c430_0 .net *"_ivl_75", 0 0, L_0x1f4ff00;  1 drivers
v0x1f4c720_0 .net *"_ivl_77", 0 0, L_0x1f4ff70;  1 drivers
v0x1f4c800_0 .net/2u *"_ivl_79", 0 0, L_0x7f8b2ed86258;  1 drivers
v0x1f4c8e0_0 .net/2u *"_ivl_8", 0 0, L_0x7f8b2ed86060;  1 drivers
v0x1f4c9c0_0 .net *"_ivl_81", 0 0, L_0x1f50120;  1 drivers
v0x1f4caa0_0 .net *"_ivl_83", 0 0, L_0x1f501e0;  1 drivers
v0x1f4cb80_0 .net "c", 0 0, v0x1f4a1d0_0;  alias, 1 drivers
v0x1f4cc20_0 .net "d", 0 0, v0x1f4a310_0;  alias, 1 drivers
v0x1f4cd10_0 .net "mux_in", 3 0, L_0x1f4f190;  alias, 1 drivers
L_0x1f4f190 .concat8 [ 1 1 1 1], L_0x1f4ece0, L_0x7f8b2ed86180, L_0x1f4f090, L_0x1f501e0;
S_0x1f4ce70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x1f17870;
 .timescale -12 -12;
E_0x1f009f0 .event anyedge, v0x1f4d9e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f4d9e0_0;
    %nor/r;
    %assign/vec4 v0x1f4d9e0_0, 0;
    %wait E_0x1f009f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f499e0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f4a310_0, 0;
    %assign/vec4 v0x1f4a1d0_0, 0;
    %wait E_0x1f16530;
    %wait E_0x1f168d0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f4a310_0, 0;
    %assign/vec4 v0x1f4a1d0_0, 0;
    %wait E_0x1f168d0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f4a310_0, 0;
    %assign/vec4 v0x1f4a1d0_0, 0;
    %wait E_0x1f168d0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f4a310_0, 0;
    %assign/vec4 v0x1f4a1d0_0, 0;
    %wait E_0x1f168d0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f4a310_0, 0;
    %assign/vec4 v0x1f4a1d0_0, 0;
    %wait E_0x1f16530;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f49fd0;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f162c0;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1f4a310_0, 0;
    %assign/vec4 v0x1f4a1d0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1f17870;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f4d6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f4d9e0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1f17870;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f4d6a0_0;
    %inv;
    %store/vec4 v0x1f4d6a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1f17870;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f4a270_0, v0x1f4db60_0, v0x1f4d600_0, v0x1f4d740_0, v0x1f4d880_0, v0x1f4d7e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1f17870;
T_7 ;
    %load/vec4 v0x1f4d920_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1f4d920_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f4d920_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1f4d920_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f4d920_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f4d920_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f4d920_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1f17870;
T_8 ;
    %wait E_0x1f162c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f4d920_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4d920_0, 4, 32;
    %load/vec4 v0x1f4daa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1f4d920_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4d920_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f4d920_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4d920_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1f4d880_0;
    %load/vec4 v0x1f4d880_0;
    %load/vec4 v0x1f4d7e0_0;
    %xor;
    %load/vec4 v0x1f4d880_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1f4d920_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4d920_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1f4d920_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4d920_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2014_q3/iter0/response12/top_module.sv";
