rom_stage1_twiddle_re.v,verilog,xil_defaultlib,../../../../radix_2_module.gen/sources_1/ip/rom_stage1_twiddle_re/sim/rom_stage1_twiddle_re.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
