
nucleo-i2c-slave.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000059e0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08005b68  08005b68  00015b68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005ba0  08005ba0  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08005ba0  08005ba0  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005ba0  08005ba0  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ba0  08005ba0  00015ba0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005ba4  08005ba4  00015ba4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08005ba8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000194  20000010  08005bb8  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001a4  08005bb8  000201a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ef13  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001c2e  00000000  00000000  0002ef53  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b70  00000000  00000000  00030b88  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ab8  00000000  00000000  000316f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001afaf  00000000  00000000  000321b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b16e  00000000  00000000  0004d15f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009fc87  00000000  00000000  000582cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f7f54  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f18  00000000  00000000  000f7fd0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005b50 	.word	0x08005b50

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08005b50 	.word	0x08005b50

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001cc:	f000 fcaa 	bl	8000b24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d0:	f000 f8bc 	bl	800034c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d4:	f000 f9fe 	bl	80005d4 <MX_GPIO_Init>
  MX_DMA_Init();
 80001d8:	f000 f9de 	bl	8000598 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80001dc:	f000 f9ac 	bl	8000538 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80001e0:	f000 f96a 	bl	80004b8 <MX_I2C1_Init>
  MX_ADC1_Init();
 80001e4:	f000 f90c 	bl	8000400 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_DMA(&huart2, uart_rx_buff, 1);
 80001e8:	2201      	movs	r2, #1
 80001ea:	494f      	ldr	r1, [pc, #316]	; (8000328 <main+0x160>)
 80001ec:	484f      	ldr	r0, [pc, #316]	; (800032c <main+0x164>)
 80001ee:	f004 ff19 	bl	8005024 <HAL_UART_Receive_DMA>
  HAL_I2C_EnableListen_IT(&hi2c1);
 80001f2:	484f      	ldr	r0, [pc, #316]	; (8000330 <main+0x168>)
 80001f4:	f002 f9b4 	bl	8002560 <HAL_I2C_EnableListen_IT>
  HAL_ADC_Start(&hadc1);
 80001f8:	484e      	ldr	r0, [pc, #312]	; (8000334 <main+0x16c>)
 80001fa:	f000 fe7f 	bl	8000efc <HAL_ADC_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80001fe:	f04f 31ff 	mov.w	r1, #4294967295
 8000202:	484c      	ldr	r0, [pc, #304]	; (8000334 <main+0x16c>)
 8000204:	f000 fee8 	bl	8000fd8 <HAL_ADC_PollForConversion>
	adc_raw_value = HAL_ADC_GetValue(&hadc1);
 8000208:	484a      	ldr	r0, [pc, #296]	; (8000334 <main+0x16c>)
 800020a:	f000 ffa3 	bl	8001154 <HAL_ADC_GetValue>
 800020e:	4603      	mov	r3, r0
 8000210:	b2da      	uxtb	r2, r3
 8000212:	4b49      	ldr	r3, [pc, #292]	; (8000338 <main+0x170>)
 8000214:	701a      	strb	r2, [r3, #0]

	if (transferRequested){
 8000216:	4b49      	ldr	r3, [pc, #292]	; (800033c <main+0x174>)
 8000218:	781b      	ldrb	r3, [r3, #0]
 800021a:	b2db      	uxtb	r3, r3
 800021c:	2b00      	cmp	r3, #0
 800021e:	d0ee      	beq.n	80001fe <main+0x36>
		// Static data for now
		switch (receive_buff){
 8000220:	4b47      	ldr	r3, [pc, #284]	; (8000340 <main+0x178>)
 8000222:	781b      	ldrb	r3, [r3, #0]
 8000224:	3b10      	subs	r3, #16
 8000226:	2b18      	cmp	r3, #24
 8000228:	d862      	bhi.n	80002f0 <main+0x128>
 800022a:	a201      	add	r2, pc, #4	; (adr r2, 8000230 <main+0x68>)
 800022c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000230:	08000295 	.word	0x08000295
 8000234:	080002f1 	.word	0x080002f1
 8000238:	080002f1 	.word	0x080002f1
 800023c:	080002f1 	.word	0x080002f1
 8000240:	080002f1 	.word	0x080002f1
 8000244:	080002f1 	.word	0x080002f1
 8000248:	080002f1 	.word	0x080002f1
 800024c:	080002f1 	.word	0x080002f1
 8000250:	080002f1 	.word	0x080002f1
 8000254:	080002f1 	.word	0x080002f1
 8000258:	080002f1 	.word	0x080002f1
 800025c:	080002f1 	.word	0x080002f1
 8000260:	080002f1 	.word	0x080002f1
 8000264:	080002f1 	.word	0x080002f1
 8000268:	080002f1 	.word	0x080002f1
 800026c:	080002f1 	.word	0x080002f1
 8000270:	080002f1 	.word	0x080002f1
 8000274:	0800029d 	.word	0x0800029d
 8000278:	080002a9 	.word	0x080002a9
 800027c:	080002b9 	.word	0x080002b9
 8000280:	080002c1 	.word	0x080002c1
 8000284:	080002c9 	.word	0x080002c9
 8000288:	080002d1 	.word	0x080002d1
 800028c:	080002d9 	.word	0x080002d9
 8000290:	080002e5 	.word	0x080002e5
			case WHO_AM_I:
				data = 0xEE;
 8000294:	4b2b      	ldr	r3, [pc, #172]	; (8000344 <main+0x17c>)
 8000296:	22ee      	movs	r2, #238	; 0xee
 8000298:	701a      	strb	r2, [r3, #0]
				break;
 800029a:	e02d      	b.n	80002f8 <main+0x130>
			case OUT_X_L:
				data = adc_raw_value;
 800029c:	4b26      	ldr	r3, [pc, #152]	; (8000338 <main+0x170>)
 800029e:	781b      	ldrb	r3, [r3, #0]
 80002a0:	b2da      	uxtb	r2, r3
 80002a2:	4b28      	ldr	r3, [pc, #160]	; (8000344 <main+0x17c>)
 80002a4:	701a      	strb	r2, [r3, #0]
				break;
 80002a6:	e027      	b.n	80002f8 <main+0x130>
			case OUT_X_H:
				data = 255 - adc_raw_value;
 80002a8:	4b23      	ldr	r3, [pc, #140]	; (8000338 <main+0x170>)
 80002aa:	781b      	ldrb	r3, [r3, #0]
 80002ac:	b2db      	uxtb	r3, r3
 80002ae:	43db      	mvns	r3, r3
 80002b0:	b2da      	uxtb	r2, r3
 80002b2:	4b24      	ldr	r3, [pc, #144]	; (8000344 <main+0x17c>)
 80002b4:	701a      	strb	r2, [r3, #0]
				break;
 80002b6:	e01f      	b.n	80002f8 <main+0x130>
			case OUT_Y_L:
				data = 0xb8;
 80002b8:	4b22      	ldr	r3, [pc, #136]	; (8000344 <main+0x17c>)
 80002ba:	22b8      	movs	r2, #184	; 0xb8
 80002bc:	701a      	strb	r2, [r3, #0]
				break;
 80002be:	e01b      	b.n	80002f8 <main+0x130>
			case OUT_Y_H:
				data = 0xb8;
 80002c0:	4b20      	ldr	r3, [pc, #128]	; (8000344 <main+0x17c>)
 80002c2:	22b8      	movs	r2, #184	; 0xb8
 80002c4:	701a      	strb	r2, [r3, #0]
				break;
 80002c6:	e017      	b.n	80002f8 <main+0x130>
			case OUT_Z_L:
				data = 0xc7;
 80002c8:	4b1e      	ldr	r3, [pc, #120]	; (8000344 <main+0x17c>)
 80002ca:	22c7      	movs	r2, #199	; 0xc7
 80002cc:	701a      	strb	r2, [r3, #0]
				break;
 80002ce:	e013      	b.n	80002f8 <main+0x130>
			case OUT_Z_H:
				data = 0xc7;
 80002d0:	4b1c      	ldr	r3, [pc, #112]	; (8000344 <main+0x17c>)
 80002d2:	22c7      	movs	r2, #199	; 0xc7
 80002d4:	701a      	strb	r2, [r3, #0]
				break;
 80002d6:	e00f      	b.n	80002f8 <main+0x130>
			case OUT_TEMP_L:
				data = adc_raw_value;
 80002d8:	4b17      	ldr	r3, [pc, #92]	; (8000338 <main+0x170>)
 80002da:	781b      	ldrb	r3, [r3, #0]
 80002dc:	b2da      	uxtb	r2, r3
 80002de:	4b19      	ldr	r3, [pc, #100]	; (8000344 <main+0x17c>)
 80002e0:	701a      	strb	r2, [r3, #0]
				break;
 80002e2:	e009      	b.n	80002f8 <main+0x130>
			case OUT_TEMP_H:
				data = adc_raw_value;
 80002e4:	4b14      	ldr	r3, [pc, #80]	; (8000338 <main+0x170>)
 80002e6:	781b      	ldrb	r3, [r3, #0]
 80002e8:	b2da      	uxtb	r2, r3
 80002ea:	4b16      	ldr	r3, [pc, #88]	; (8000344 <main+0x17c>)
 80002ec:	701a      	strb	r2, [r3, #0]
				break;
 80002ee:	e003      	b.n	80002f8 <main+0x130>
			default:
				data = 0xf9;
 80002f0:	4b14      	ldr	r3, [pc, #80]	; (8000344 <main+0x17c>)
 80002f2:	22f9      	movs	r2, #249	; 0xf9
 80002f4:	701a      	strb	r2, [r3, #0]
				break;
 80002f6:	bf00      	nop
		}
		// Receiving
		if( transferDirection == I2C_DIRECTION_TRANSMIT )
 80002f8:	4b13      	ldr	r3, [pc, #76]	; (8000348 <main+0x180>)
 80002fa:	781b      	ldrb	r3, [r3, #0]
 80002fc:	b2db      	uxtb	r3, r3
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d107      	bne.n	8000312 <main+0x14a>
		{
			HAL_I2C_Slave_Seq_Receive_IT(&hi2c1, &receive_buff, 1, I2C_NEXT_FRAME);
 8000302:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000306:	2201      	movs	r2, #1
 8000308:	490d      	ldr	r1, [pc, #52]	; (8000340 <main+0x178>)
 800030a:	4809      	ldr	r0, [pc, #36]	; (8000330 <main+0x168>)
 800030c:	f002 f884 	bl	8002418 <HAL_I2C_Slave_Seq_Receive_IT>
 8000310:	e006      	b.n	8000320 <main+0x158>

		}
		// Transmitting
		else
		{
			HAL_I2C_Slave_Seq_Transmit_IT(&hi2c1, &data, 1, I2C_NEXT_FRAME);
 8000312:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000316:	2201      	movs	r2, #1
 8000318:	490a      	ldr	r1, [pc, #40]	; (8000344 <main+0x17c>)
 800031a:	4805      	ldr	r0, [pc, #20]	; (8000330 <main+0x168>)
 800031c:	f001 ffd8 	bl	80022d0 <HAL_I2C_Slave_Seq_Transmit_IT>
		}
		transferRequested = 0;
 8000320:	4b06      	ldr	r3, [pc, #24]	; (800033c <main+0x174>)
 8000322:	2200      	movs	r2, #0
 8000324:	701a      	strb	r2, [r3, #0]
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000326:	e76a      	b.n	80001fe <main+0x36>
 8000328:	2000019c 	.word	0x2000019c
 800032c:	20000118 	.word	0x20000118
 8000330:	20000078 	.word	0x20000078
 8000334:	200000c4 	.word	0x200000c4
 8000338:	2000002d 	.word	0x2000002d
 800033c:	2000002c 	.word	0x2000002c
 8000340:	20000074 	.word	0x20000074
 8000344:	20000000 	.word	0x20000000
 8000348:	20000114 	.word	0x20000114

0800034c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	b09c      	sub	sp, #112	; 0x70
 8000350:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000352:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000356:	2228      	movs	r2, #40	; 0x28
 8000358:	2100      	movs	r1, #0
 800035a:	4618      	mov	r0, r3
 800035c:	f005 fbf0 	bl	8005b40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000360:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000364:	2200      	movs	r2, #0
 8000366:	601a      	str	r2, [r3, #0]
 8000368:	605a      	str	r2, [r3, #4]
 800036a:	609a      	str	r2, [r3, #8]
 800036c:	60da      	str	r2, [r3, #12]
 800036e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000370:	463b      	mov	r3, r7
 8000372:	2234      	movs	r2, #52	; 0x34
 8000374:	2100      	movs	r1, #0
 8000376:	4618      	mov	r0, r3
 8000378:	f005 fbe2 	bl	8005b40 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800037c:	2302      	movs	r3, #2
 800037e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000380:	2301      	movs	r3, #1
 8000382:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000384:	2310      	movs	r3, #16
 8000386:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000388:	2302      	movs	r3, #2
 800038a:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800038c:	2300      	movs	r3, #0
 800038e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000390:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000394:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000396:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800039a:	4618      	mov	r0, r3
 800039c:	f003 fa90 	bl	80038c0 <HAL_RCC_OscConfig>
 80003a0:	4603      	mov	r3, r0
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d001      	beq.n	80003aa <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80003a6:	f000 fa0d 	bl	80007c4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003aa:	230f      	movs	r3, #15
 80003ac:	637b      	str	r3, [r7, #52]	; 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003ae:	2302      	movs	r3, #2
 80003b0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003b2:	2300      	movs	r3, #0
 80003b4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003ba:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003bc:	2300      	movs	r3, #0
 80003be:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003c0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80003c4:	2102      	movs	r1, #2
 80003c6:	4618      	mov	r0, r3
 80003c8:	f004 f982 	bl	80046d0 <HAL_RCC_ClockConfig>
 80003cc:	4603      	mov	r3, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d001      	beq.n	80003d6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80003d2:	f000 f9f7 	bl	80007c4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_ADC1;
 80003d6:	23a0      	movs	r3, #160	; 0xa0
 80003d8:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80003da:	2300      	movs	r3, #0
 80003dc:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Adc1ClockSelection = RCC_ADC1PLLCLK_DIV1;
 80003de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80003e2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003e4:	463b      	mov	r3, r7
 80003e6:	4618      	mov	r0, r3
 80003e8:	f004 fba8 	bl	8004b3c <HAL_RCCEx_PeriphCLKConfig>
 80003ec:	4603      	mov	r3, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d001      	beq.n	80003f6 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80003f2:	f000 f9e7 	bl	80007c4 <Error_Handler>
  }
}
 80003f6:	bf00      	nop
 80003f8:	3770      	adds	r7, #112	; 0x70
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bd80      	pop	{r7, pc}
	...

08000400 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b086      	sub	sp, #24
 8000404:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000406:	463b      	mov	r3, r7
 8000408:	2200      	movs	r2, #0
 800040a:	601a      	str	r2, [r3, #0]
 800040c:	605a      	str	r2, [r3, #4]
 800040e:	609a      	str	r2, [r3, #8]
 8000410:	60da      	str	r2, [r3, #12]
 8000412:	611a      	str	r2, [r3, #16]
 8000414:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000416:	4b27      	ldr	r3, [pc, #156]	; (80004b4 <MX_ADC1_Init+0xb4>)
 8000418:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800041c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800041e:	4b25      	ldr	r3, [pc, #148]	; (80004b4 <MX_ADC1_Init+0xb4>)
 8000420:	2200      	movs	r2, #0
 8000422:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8000424:	4b23      	ldr	r3, [pc, #140]	; (80004b4 <MX_ADC1_Init+0xb4>)
 8000426:	2210      	movs	r2, #16
 8000428:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800042a:	4b22      	ldr	r3, [pc, #136]	; (80004b4 <MX_ADC1_Init+0xb4>)
 800042c:	2200      	movs	r2, #0
 800042e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000430:	4b20      	ldr	r3, [pc, #128]	; (80004b4 <MX_ADC1_Init+0xb4>)
 8000432:	2201      	movs	r2, #1
 8000434:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000436:	4b1f      	ldr	r3, [pc, #124]	; (80004b4 <MX_ADC1_Init+0xb4>)
 8000438:	2200      	movs	r2, #0
 800043a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800043e:	4b1d      	ldr	r3, [pc, #116]	; (80004b4 <MX_ADC1_Init+0xb4>)
 8000440:	2200      	movs	r2, #0
 8000442:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000444:	4b1b      	ldr	r3, [pc, #108]	; (80004b4 <MX_ADC1_Init+0xb4>)
 8000446:	2201      	movs	r2, #1
 8000448:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800044a:	4b1a      	ldr	r3, [pc, #104]	; (80004b4 <MX_ADC1_Init+0xb4>)
 800044c:	2200      	movs	r2, #0
 800044e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000450:	4b18      	ldr	r3, [pc, #96]	; (80004b4 <MX_ADC1_Init+0xb4>)
 8000452:	2201      	movs	r2, #1
 8000454:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000456:	4b17      	ldr	r3, [pc, #92]	; (80004b4 <MX_ADC1_Init+0xb4>)
 8000458:	2200      	movs	r2, #0
 800045a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800045e:	4b15      	ldr	r3, [pc, #84]	; (80004b4 <MX_ADC1_Init+0xb4>)
 8000460:	2204      	movs	r2, #4
 8000462:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000464:	4b13      	ldr	r3, [pc, #76]	; (80004b4 <MX_ADC1_Init+0xb4>)
 8000466:	2200      	movs	r2, #0
 8000468:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800046a:	4b12      	ldr	r3, [pc, #72]	; (80004b4 <MX_ADC1_Init+0xb4>)
 800046c:	2200      	movs	r2, #0
 800046e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000470:	4810      	ldr	r0, [pc, #64]	; (80004b4 <MX_ADC1_Init+0xb4>)
 8000472:	f000 fbbd 	bl	8000bf0 <HAL_ADC_Init>
 8000476:	4603      	mov	r3, r0
 8000478:	2b00      	cmp	r3, #0
 800047a:	d001      	beq.n	8000480 <MX_ADC1_Init+0x80>
  {
    Error_Handler();
 800047c:	f000 f9a2 	bl	80007c4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000480:	2301      	movs	r3, #1
 8000482:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000484:	2301      	movs	r3, #1
 8000486:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000488:	2300      	movs	r3, #0
 800048a:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800048c:	2300      	movs	r3, #0
 800048e:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000490:	2300      	movs	r3, #0
 8000492:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000494:	2300      	movs	r3, #0
 8000496:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000498:	463b      	mov	r3, r7
 800049a:	4619      	mov	r1, r3
 800049c:	4805      	ldr	r0, [pc, #20]	; (80004b4 <MX_ADC1_Init+0xb4>)
 800049e:	f000 fe67 	bl	8001170 <HAL_ADC_ConfigChannel>
 80004a2:	4603      	mov	r3, r0
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d001      	beq.n	80004ac <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80004a8:	f000 f98c 	bl	80007c4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80004ac:	bf00      	nop
 80004ae:	3718      	adds	r7, #24
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bd80      	pop	{r7, pc}
 80004b4:	200000c4 	.word	0x200000c4

080004b8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80004bc:	4b1b      	ldr	r3, [pc, #108]	; (800052c <MX_I2C1_Init+0x74>)
 80004be:	4a1c      	ldr	r2, [pc, #112]	; (8000530 <MX_I2C1_Init+0x78>)
 80004c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80004c2:	4b1a      	ldr	r3, [pc, #104]	; (800052c <MX_I2C1_Init+0x74>)
 80004c4:	4a1b      	ldr	r2, [pc, #108]	; (8000534 <MX_I2C1_Init+0x7c>)
 80004c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 64;
 80004c8:	4b18      	ldr	r3, [pc, #96]	; (800052c <MX_I2C1_Init+0x74>)
 80004ca:	2240      	movs	r2, #64	; 0x40
 80004cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80004ce:	4b17      	ldr	r3, [pc, #92]	; (800052c <MX_I2C1_Init+0x74>)
 80004d0:	2201      	movs	r2, #1
 80004d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80004d4:	4b15      	ldr	r3, [pc, #84]	; (800052c <MX_I2C1_Init+0x74>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80004da:	4b14      	ldr	r3, [pc, #80]	; (800052c <MX_I2C1_Init+0x74>)
 80004dc:	2200      	movs	r2, #0
 80004de:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80004e0:	4b12      	ldr	r3, [pc, #72]	; (800052c <MX_I2C1_Init+0x74>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80004e6:	4b11      	ldr	r3, [pc, #68]	; (800052c <MX_I2C1_Init+0x74>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80004ec:	4b0f      	ldr	r3, [pc, #60]	; (800052c <MX_I2C1_Init+0x74>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80004f2:	480e      	ldr	r0, [pc, #56]	; (800052c <MX_I2C1_Init+0x74>)
 80004f4:	f001 fe5d 	bl	80021b2 <HAL_I2C_Init>
 80004f8:	4603      	mov	r3, r0
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d001      	beq.n	8000502 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80004fe:	f000 f961 	bl	80007c4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000502:	2100      	movs	r1, #0
 8000504:	4809      	ldr	r0, [pc, #36]	; (800052c <MX_I2C1_Init+0x74>)
 8000506:	f003 f943 	bl	8003790 <HAL_I2CEx_ConfigAnalogFilter>
 800050a:	4603      	mov	r3, r0
 800050c:	2b00      	cmp	r3, #0
 800050e:	d001      	beq.n	8000514 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000510:	f000 f958 	bl	80007c4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000514:	2100      	movs	r1, #0
 8000516:	4805      	ldr	r0, [pc, #20]	; (800052c <MX_I2C1_Init+0x74>)
 8000518:	f003 f985 	bl	8003826 <HAL_I2CEx_ConfigDigitalFilter>
 800051c:	4603      	mov	r3, r0
 800051e:	2b00      	cmp	r3, #0
 8000520:	d001      	beq.n	8000526 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000522:	f000 f94f 	bl	80007c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000526:	bf00      	nop
 8000528:	bd80      	pop	{r7, pc}
 800052a:	bf00      	nop
 800052c:	20000078 	.word	0x20000078
 8000530:	40005400 	.word	0x40005400
 8000534:	2000090e 	.word	0x2000090e

08000538 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800053c:	4b14      	ldr	r3, [pc, #80]	; (8000590 <MX_USART2_UART_Init+0x58>)
 800053e:	4a15      	ldr	r2, [pc, #84]	; (8000594 <MX_USART2_UART_Init+0x5c>)
 8000540:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 57600;
 8000542:	4b13      	ldr	r3, [pc, #76]	; (8000590 <MX_USART2_UART_Init+0x58>)
 8000544:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8000548:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800054a:	4b11      	ldr	r3, [pc, #68]	; (8000590 <MX_USART2_UART_Init+0x58>)
 800054c:	2200      	movs	r2, #0
 800054e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000550:	4b0f      	ldr	r3, [pc, #60]	; (8000590 <MX_USART2_UART_Init+0x58>)
 8000552:	2200      	movs	r2, #0
 8000554:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000556:	4b0e      	ldr	r3, [pc, #56]	; (8000590 <MX_USART2_UART_Init+0x58>)
 8000558:	2200      	movs	r2, #0
 800055a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800055c:	4b0c      	ldr	r3, [pc, #48]	; (8000590 <MX_USART2_UART_Init+0x58>)
 800055e:	220c      	movs	r2, #12
 8000560:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000562:	4b0b      	ldr	r3, [pc, #44]	; (8000590 <MX_USART2_UART_Init+0x58>)
 8000564:	2200      	movs	r2, #0
 8000566:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000568:	4b09      	ldr	r3, [pc, #36]	; (8000590 <MX_USART2_UART_Init+0x58>)
 800056a:	2200      	movs	r2, #0
 800056c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800056e:	4b08      	ldr	r3, [pc, #32]	; (8000590 <MX_USART2_UART_Init+0x58>)
 8000570:	2200      	movs	r2, #0
 8000572:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000574:	4b06      	ldr	r3, [pc, #24]	; (8000590 <MX_USART2_UART_Init+0x58>)
 8000576:	2200      	movs	r2, #0
 8000578:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800057a:	4805      	ldr	r0, [pc, #20]	; (8000590 <MX_USART2_UART_Init+0x58>)
 800057c:	f004 fc70 	bl	8004e60 <HAL_UART_Init>
 8000580:	4603      	mov	r3, r0
 8000582:	2b00      	cmp	r3, #0
 8000584:	d001      	beq.n	800058a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000586:	f000 f91d 	bl	80007c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800058a:	bf00      	nop
 800058c:	bd80      	pop	{r7, pc}
 800058e:	bf00      	nop
 8000590:	20000118 	.word	0x20000118
 8000594:	40004400 	.word	0x40004400

08000598 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b082      	sub	sp, #8
 800059c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800059e:	4b0c      	ldr	r3, [pc, #48]	; (80005d0 <MX_DMA_Init+0x38>)
 80005a0:	695b      	ldr	r3, [r3, #20]
 80005a2:	4a0b      	ldr	r2, [pc, #44]	; (80005d0 <MX_DMA_Init+0x38>)
 80005a4:	f043 0301 	orr.w	r3, r3, #1
 80005a8:	6153      	str	r3, [r2, #20]
 80005aa:	4b09      	ldr	r3, [pc, #36]	; (80005d0 <MX_DMA_Init+0x38>)
 80005ac:	695b      	ldr	r3, [r3, #20]
 80005ae:	f003 0301 	and.w	r3, r3, #1
 80005b2:	607b      	str	r3, [r7, #4]
 80005b4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80005b6:	2200      	movs	r2, #0
 80005b8:	2100      	movs	r1, #0
 80005ba:	2010      	movs	r0, #16
 80005bc:	f001 fa33 	bl	8001a26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80005c0:	2010      	movs	r0, #16
 80005c2:	f001 fa4c 	bl	8001a5e <HAL_NVIC_EnableIRQ>

}
 80005c6:	bf00      	nop
 80005c8:	3708      	adds	r7, #8
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	40021000 	.word	0x40021000

080005d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b08a      	sub	sp, #40	; 0x28
 80005d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005da:	f107 0314 	add.w	r3, r7, #20
 80005de:	2200      	movs	r2, #0
 80005e0:	601a      	str	r2, [r3, #0]
 80005e2:	605a      	str	r2, [r3, #4]
 80005e4:	609a      	str	r2, [r3, #8]
 80005e6:	60da      	str	r2, [r3, #12]
 80005e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005ea:	4b3b      	ldr	r3, [pc, #236]	; (80006d8 <MX_GPIO_Init+0x104>)
 80005ec:	695b      	ldr	r3, [r3, #20]
 80005ee:	4a3a      	ldr	r2, [pc, #232]	; (80006d8 <MX_GPIO_Init+0x104>)
 80005f0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80005f4:	6153      	str	r3, [r2, #20]
 80005f6:	4b38      	ldr	r3, [pc, #224]	; (80006d8 <MX_GPIO_Init+0x104>)
 80005f8:	695b      	ldr	r3, [r3, #20]
 80005fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80005fe:	613b      	str	r3, [r7, #16]
 8000600:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000602:	4b35      	ldr	r3, [pc, #212]	; (80006d8 <MX_GPIO_Init+0x104>)
 8000604:	695b      	ldr	r3, [r3, #20]
 8000606:	4a34      	ldr	r2, [pc, #208]	; (80006d8 <MX_GPIO_Init+0x104>)
 8000608:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800060c:	6153      	str	r3, [r2, #20]
 800060e:	4b32      	ldr	r3, [pc, #200]	; (80006d8 <MX_GPIO_Init+0x104>)
 8000610:	695b      	ldr	r3, [r3, #20]
 8000612:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000616:	60fb      	str	r3, [r7, #12]
 8000618:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800061a:	4b2f      	ldr	r3, [pc, #188]	; (80006d8 <MX_GPIO_Init+0x104>)
 800061c:	695b      	ldr	r3, [r3, #20]
 800061e:	4a2e      	ldr	r2, [pc, #184]	; (80006d8 <MX_GPIO_Init+0x104>)
 8000620:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000624:	6153      	str	r3, [r2, #20]
 8000626:	4b2c      	ldr	r3, [pc, #176]	; (80006d8 <MX_GPIO_Init+0x104>)
 8000628:	695b      	ldr	r3, [r3, #20]
 800062a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800062e:	60bb      	str	r3, [r7, #8]
 8000630:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000632:	4b29      	ldr	r3, [pc, #164]	; (80006d8 <MX_GPIO_Init+0x104>)
 8000634:	695b      	ldr	r3, [r3, #20]
 8000636:	4a28      	ldr	r2, [pc, #160]	; (80006d8 <MX_GPIO_Init+0x104>)
 8000638:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800063c:	6153      	str	r3, [r2, #20]
 800063e:	4b26      	ldr	r3, [pc, #152]	; (80006d8 <MX_GPIO_Init+0x104>)
 8000640:	695b      	ldr	r3, [r3, #20]
 8000642:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000646:	607b      	str	r3, [r7, #4]
 8000648:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LDR2_Pin|LD2_Pin|LDG2_Pin|LDR1_Pin, GPIO_PIN_RESET);
 800064a:	2200      	movs	r2, #0
 800064c:	f242 4130 	movw	r1, #9264	; 0x2430
 8000650:	4822      	ldr	r0, [pc, #136]	; (80006dc <MX_GPIO_Init+0x108>)
 8000652:	f001 fd73 	bl	800213c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LDG1_GPIO_Port, LDG1_Pin, GPIO_PIN_RESET);
 8000656:	2200      	movs	r2, #0
 8000658:	f44f 7180 	mov.w	r1, #256	; 0x100
 800065c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000660:	f001 fd6c 	bl	800213c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000664:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000668:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800066a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800066e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000670:	2300      	movs	r3, #0
 8000672:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000674:	f107 0314 	add.w	r3, r7, #20
 8000678:	4619      	mov	r1, r3
 800067a:	4819      	ldr	r0, [pc, #100]	; (80006e0 <MX_GPIO_Init+0x10c>)
 800067c:	f001 fbec 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : LDR2_Pin LD2_Pin LDG2_Pin LDR1_Pin */
  GPIO_InitStruct.Pin = LDR2_Pin|LD2_Pin|LDG2_Pin|LDR1_Pin;
 8000680:	f242 4330 	movw	r3, #9264	; 0x2430
 8000684:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000686:	2301      	movs	r3, #1
 8000688:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068a:	2300      	movs	r3, #0
 800068c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800068e:	2300      	movs	r3, #0
 8000690:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000692:	f107 0314 	add.w	r3, r7, #20
 8000696:	4619      	mov	r1, r3
 8000698:	4810      	ldr	r0, [pc, #64]	; (80006dc <MX_GPIO_Init+0x108>)
 800069a:	f001 fbdd 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pin : LDG1_Pin */
  GPIO_InitStruct.Pin = LDG1_Pin;
 800069e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006a4:	2301      	movs	r3, #1
 80006a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a8:	2300      	movs	r3, #0
 80006aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ac:	2300      	movs	r3, #0
 80006ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LDG1_GPIO_Port, &GPIO_InitStruct);
 80006b0:	f107 0314 	add.w	r3, r7, #20
 80006b4:	4619      	mov	r1, r3
 80006b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006ba:	f001 fbcd 	bl	8001e58 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80006be:	2200      	movs	r2, #0
 80006c0:	2100      	movs	r1, #0
 80006c2:	2028      	movs	r0, #40	; 0x28
 80006c4:	f001 f9af 	bl	8001a26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80006c8:	2028      	movs	r0, #40	; 0x28
 80006ca:	f001 f9c8 	bl	8001a5e <HAL_NVIC_EnableIRQ>

}
 80006ce:	bf00      	nop
 80006d0:	3728      	adds	r7, #40	; 0x28
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	40021000 	.word	0x40021000
 80006dc:	48000400 	.word	0x48000400
 80006e0:	48000800 	.word	0x48000800

080006e4 <HAL_I2C_AddrCallback>:


#ifdef SLAVE_WORKING

void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b083      	sub	sp, #12
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
 80006ec:	460b      	mov	r3, r1
 80006ee:	70fb      	strb	r3, [r7, #3]
 80006f0:	4613      	mov	r3, r2
 80006f2:	803b      	strh	r3, [r7, #0]
	transferRequested = 1;
 80006f4:	4b05      	ldr	r3, [pc, #20]	; (800070c <HAL_I2C_AddrCallback+0x28>)
 80006f6:	2201      	movs	r2, #1
 80006f8:	701a      	strb	r2, [r3, #0]
	transferDirection = TransferDirection;
 80006fa:	4a05      	ldr	r2, [pc, #20]	; (8000710 <HAL_I2C_AddrCallback+0x2c>)
 80006fc:	78fb      	ldrb	r3, [r7, #3]
 80006fe:	7013      	strb	r3, [r2, #0]
}
 8000700:	bf00      	nop
 8000702:	370c      	adds	r7, #12
 8000704:	46bd      	mov	sp, r7
 8000706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070a:	4770      	bx	lr
 800070c:	2000002c 	.word	0x2000002c
 8000710:	20000114 	.word	0x20000114

08000714 <HAL_I2C_SlaveRxCpltCallback>:

void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000714:	b480      	push	{r7}
 8000716:	b083      	sub	sp, #12
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]

}
 800071c:	bf00      	nop
 800071e:	370c      	adds	r7, #12
 8000720:	46bd      	mov	sp, r7
 8000722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000726:	4770      	bx	lr

08000728 <HAL_I2C_SlaveTxCpltCallback>:

void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
	HAL_I2C_Slave_Seq_Transmit_IT(hi2c, &data, 1, I2C_NEXT_FRAME);
 8000730:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000734:	2201      	movs	r2, #1
 8000736:	4904      	ldr	r1, [pc, #16]	; (8000748 <HAL_I2C_SlaveTxCpltCallback+0x20>)
 8000738:	6878      	ldr	r0, [r7, #4]
 800073a:	f001 fdc9 	bl	80022d0 <HAL_I2C_Slave_Seq_Transmit_IT>

}
 800073e:	bf00      	nop
 8000740:	3708      	adds	r7, #8
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	20000000 	.word	0x20000000

0800074c <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
	if( HAL_I2C_GetError(hi2c) != HAL_I2C_ERROR_AF )
 8000754:	6878      	ldr	r0, [r7, #4]
 8000756:	f001 ffc6 	bl	80026e6 <HAL_I2C_GetError>
 800075a:	4603      	mov	r3, r0
 800075c:	2b04      	cmp	r3, #4
 800075e:	d002      	beq.n	8000766 <HAL_I2C_ErrorCallback+0x1a>
	{
		HAL_I2C_GetError(hi2c);
 8000760:	6878      	ldr	r0, [r7, #4]
 8000762:	f001 ffc0 	bl	80026e6 <HAL_I2C_GetError>
	}
}
 8000766:	bf00      	nop
 8000768:	3708      	adds	r7, #8
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}

0800076e <HAL_I2C_ListenCpltCallback>:

void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800076e:	b580      	push	{r7, lr}
 8000770:	b082      	sub	sp, #8
 8000772:	af00      	add	r7, sp, #0
 8000774:	6078      	str	r0, [r7, #4]
	HAL_I2C_EnableListen_IT(hi2c);
 8000776:	6878      	ldr	r0, [r7, #4]
 8000778:	f001 fef2 	bl	8002560 <HAL_I2C_EnableListen_IT>

}
 800077c:	bf00      	nop
 800077e:	3708      	adds	r7, #8
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}

08000784 <HAL_I2C_AbortCpltCallback>:

void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000784:	b480      	push	{r7}
 8000786:	b083      	sub	sp, #12
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]

}
 800078c:	bf00      	nop
 800078e:	370c      	adds	r7, #12
 8000790:	46bd      	mov	sp, r7
 8000792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000796:	4770      	bx	lr

08000798 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000798:	b580      	push	{r7, lr}
 800079a:	b084      	sub	sp, #16
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]

	UNUSED(huart);

	// Receive
	uint8_t buff = uart_rx_buff[0];
 80007a0:	4b06      	ldr	r3, [pc, #24]	; (80007bc <HAL_UART_RxCpltCallback+0x24>)
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	73fb      	strb	r3, [r7, #15]

	HAL_UART_Transmit(&huart2, uart_rx_buff, 1, HAL_MAX_DELAY);
 80007a6:	f04f 33ff 	mov.w	r3, #4294967295
 80007aa:	2201      	movs	r2, #1
 80007ac:	4903      	ldr	r1, [pc, #12]	; (80007bc <HAL_UART_RxCpltCallback+0x24>)
 80007ae:	4804      	ldr	r0, [pc, #16]	; (80007c0 <HAL_UART_RxCpltCallback+0x28>)
 80007b0:	f004 fba4 	bl	8004efc <HAL_UART_Transmit>

}
 80007b4:	bf00      	nop
 80007b6:	3710      	adds	r7, #16
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	2000019c 	.word	0x2000019c
 80007c0:	20000118 	.word	0x20000118

080007c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007c4:	b480      	push	{r7}
 80007c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007c8:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007ca:	e7fe      	b.n	80007ca <Error_Handler+0x6>

080007cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b082      	sub	sp, #8
 80007d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007d2:	4b0f      	ldr	r3, [pc, #60]	; (8000810 <HAL_MspInit+0x44>)
 80007d4:	699b      	ldr	r3, [r3, #24]
 80007d6:	4a0e      	ldr	r2, [pc, #56]	; (8000810 <HAL_MspInit+0x44>)
 80007d8:	f043 0301 	orr.w	r3, r3, #1
 80007dc:	6193      	str	r3, [r2, #24]
 80007de:	4b0c      	ldr	r3, [pc, #48]	; (8000810 <HAL_MspInit+0x44>)
 80007e0:	699b      	ldr	r3, [r3, #24]
 80007e2:	f003 0301 	and.w	r3, r3, #1
 80007e6:	607b      	str	r3, [r7, #4]
 80007e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ea:	4b09      	ldr	r3, [pc, #36]	; (8000810 <HAL_MspInit+0x44>)
 80007ec:	69db      	ldr	r3, [r3, #28]
 80007ee:	4a08      	ldr	r2, [pc, #32]	; (8000810 <HAL_MspInit+0x44>)
 80007f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007f4:	61d3      	str	r3, [r2, #28]
 80007f6:	4b06      	ldr	r3, [pc, #24]	; (8000810 <HAL_MspInit+0x44>)
 80007f8:	69db      	ldr	r3, [r3, #28]
 80007fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007fe:	603b      	str	r3, [r7, #0]
 8000800:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000802:	2007      	movs	r0, #7
 8000804:	f001 f904 	bl	8001a10 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000808:	bf00      	nop
 800080a:	3708      	adds	r7, #8
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}
 8000810:	40021000 	.word	0x40021000

08000814 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b08a      	sub	sp, #40	; 0x28
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081c:	f107 0314 	add.w	r3, r7, #20
 8000820:	2200      	movs	r2, #0
 8000822:	601a      	str	r2, [r3, #0]
 8000824:	605a      	str	r2, [r3, #4]
 8000826:	609a      	str	r2, [r3, #8]
 8000828:	60da      	str	r2, [r3, #12]
 800082a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000834:	d124      	bne.n	8000880 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000836:	4b14      	ldr	r3, [pc, #80]	; (8000888 <HAL_ADC_MspInit+0x74>)
 8000838:	695b      	ldr	r3, [r3, #20]
 800083a:	4a13      	ldr	r2, [pc, #76]	; (8000888 <HAL_ADC_MspInit+0x74>)
 800083c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000840:	6153      	str	r3, [r2, #20]
 8000842:	4b11      	ldr	r3, [pc, #68]	; (8000888 <HAL_ADC_MspInit+0x74>)
 8000844:	695b      	ldr	r3, [r3, #20]
 8000846:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800084a:	613b      	str	r3, [r7, #16]
 800084c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800084e:	4b0e      	ldr	r3, [pc, #56]	; (8000888 <HAL_ADC_MspInit+0x74>)
 8000850:	695b      	ldr	r3, [r3, #20]
 8000852:	4a0d      	ldr	r2, [pc, #52]	; (8000888 <HAL_ADC_MspInit+0x74>)
 8000854:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000858:	6153      	str	r3, [r2, #20]
 800085a:	4b0b      	ldr	r3, [pc, #44]	; (8000888 <HAL_ADC_MspInit+0x74>)
 800085c:	695b      	ldr	r3, [r3, #20]
 800085e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000862:	60fb      	str	r3, [r7, #12]
 8000864:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000866:	2301      	movs	r3, #1
 8000868:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800086a:	2303      	movs	r3, #3
 800086c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086e:	2300      	movs	r3, #0
 8000870:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000872:	f107 0314 	add.w	r3, r7, #20
 8000876:	4619      	mov	r1, r3
 8000878:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800087c:	f001 faec 	bl	8001e58 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000880:	bf00      	nop
 8000882:	3728      	adds	r7, #40	; 0x28
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	40021000 	.word	0x40021000

0800088c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b08a      	sub	sp, #40	; 0x28
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000894:	f107 0314 	add.w	r3, r7, #20
 8000898:	2200      	movs	r2, #0
 800089a:	601a      	str	r2, [r3, #0]
 800089c:	605a      	str	r2, [r3, #4]
 800089e:	609a      	str	r2, [r3, #8]
 80008a0:	60da      	str	r2, [r3, #12]
 80008a2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	4a1f      	ldr	r2, [pc, #124]	; (8000928 <HAL_I2C_MspInit+0x9c>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d138      	bne.n	8000920 <HAL_I2C_MspInit+0x94>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ae:	4b1f      	ldr	r3, [pc, #124]	; (800092c <HAL_I2C_MspInit+0xa0>)
 80008b0:	695b      	ldr	r3, [r3, #20]
 80008b2:	4a1e      	ldr	r2, [pc, #120]	; (800092c <HAL_I2C_MspInit+0xa0>)
 80008b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80008b8:	6153      	str	r3, [r2, #20]
 80008ba:	4b1c      	ldr	r3, [pc, #112]	; (800092c <HAL_I2C_MspInit+0xa0>)
 80008bc:	695b      	ldr	r3, [r3, #20]
 80008be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80008c2:	613b      	str	r3, [r7, #16]
 80008c4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80008c6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80008ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008cc:	2312      	movs	r3, #18
 80008ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008d0:	2301      	movs	r3, #1
 80008d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008d4:	2303      	movs	r3, #3
 80008d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80008d8:	2304      	movs	r3, #4
 80008da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008dc:	f107 0314 	add.w	r3, r7, #20
 80008e0:	4619      	mov	r1, r3
 80008e2:	4813      	ldr	r0, [pc, #76]	; (8000930 <HAL_I2C_MspInit+0xa4>)
 80008e4:	f001 fab8 	bl	8001e58 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80008e8:	4b10      	ldr	r3, [pc, #64]	; (800092c <HAL_I2C_MspInit+0xa0>)
 80008ea:	69db      	ldr	r3, [r3, #28]
 80008ec:	4a0f      	ldr	r2, [pc, #60]	; (800092c <HAL_I2C_MspInit+0xa0>)
 80008ee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80008f2:	61d3      	str	r3, [r2, #28]
 80008f4:	4b0d      	ldr	r3, [pc, #52]	; (800092c <HAL_I2C_MspInit+0xa0>)
 80008f6:	69db      	ldr	r3, [r3, #28]
 80008f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80008fc:	60fb      	str	r3, [r7, #12]
 80008fe:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8000900:	2200      	movs	r2, #0
 8000902:	2100      	movs	r1, #0
 8000904:	201f      	movs	r0, #31
 8000906:	f001 f88e 	bl	8001a26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800090a:	201f      	movs	r0, #31
 800090c:	f001 f8a7 	bl	8001a5e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8000910:	2200      	movs	r2, #0
 8000912:	2100      	movs	r1, #0
 8000914:	2020      	movs	r0, #32
 8000916:	f001 f886 	bl	8001a26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800091a:	2020      	movs	r0, #32
 800091c:	f001 f89f 	bl	8001a5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000920:	bf00      	nop
 8000922:	3728      	adds	r7, #40	; 0x28
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	40005400 	.word	0x40005400
 800092c:	40021000 	.word	0x40021000
 8000930:	48000400 	.word	0x48000400

08000934 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b08a      	sub	sp, #40	; 0x28
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800093c:	f107 0314 	add.w	r3, r7, #20
 8000940:	2200      	movs	r2, #0
 8000942:	601a      	str	r2, [r3, #0]
 8000944:	605a      	str	r2, [r3, #4]
 8000946:	609a      	str	r2, [r3, #8]
 8000948:	60da      	str	r2, [r3, #12]
 800094a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	4a2a      	ldr	r2, [pc, #168]	; (80009fc <HAL_UART_MspInit+0xc8>)
 8000952:	4293      	cmp	r3, r2
 8000954:	d14e      	bne.n	80009f4 <HAL_UART_MspInit+0xc0>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000956:	4b2a      	ldr	r3, [pc, #168]	; (8000a00 <HAL_UART_MspInit+0xcc>)
 8000958:	69db      	ldr	r3, [r3, #28]
 800095a:	4a29      	ldr	r2, [pc, #164]	; (8000a00 <HAL_UART_MspInit+0xcc>)
 800095c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000960:	61d3      	str	r3, [r2, #28]
 8000962:	4b27      	ldr	r3, [pc, #156]	; (8000a00 <HAL_UART_MspInit+0xcc>)
 8000964:	69db      	ldr	r3, [r3, #28]
 8000966:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800096a:	613b      	str	r3, [r7, #16]
 800096c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800096e:	4b24      	ldr	r3, [pc, #144]	; (8000a00 <HAL_UART_MspInit+0xcc>)
 8000970:	695b      	ldr	r3, [r3, #20]
 8000972:	4a23      	ldr	r2, [pc, #140]	; (8000a00 <HAL_UART_MspInit+0xcc>)
 8000974:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000978:	6153      	str	r3, [r2, #20]
 800097a:	4b21      	ldr	r3, [pc, #132]	; (8000a00 <HAL_UART_MspInit+0xcc>)
 800097c:	695b      	ldr	r3, [r3, #20]
 800097e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000982:	60fb      	str	r3, [r7, #12]
 8000984:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000986:	230c      	movs	r3, #12
 8000988:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098a:	2302      	movs	r3, #2
 800098c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098e:	2300      	movs	r3, #0
 8000990:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000992:	2300      	movs	r3, #0
 8000994:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000996:	2307      	movs	r3, #7
 8000998:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800099a:	f107 0314 	add.w	r3, r7, #20
 800099e:	4619      	mov	r1, r3
 80009a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009a4:	f001 fa58 	bl	8001e58 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80009a8:	4b16      	ldr	r3, [pc, #88]	; (8000a04 <HAL_UART_MspInit+0xd0>)
 80009aa:	4a17      	ldr	r2, [pc, #92]	; (8000a08 <HAL_UART_MspInit+0xd4>)
 80009ac:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80009ae:	4b15      	ldr	r3, [pc, #84]	; (8000a04 <HAL_UART_MspInit+0xd0>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80009b4:	4b13      	ldr	r3, [pc, #76]	; (8000a04 <HAL_UART_MspInit+0xd0>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80009ba:	4b12      	ldr	r3, [pc, #72]	; (8000a04 <HAL_UART_MspInit+0xd0>)
 80009bc:	2280      	movs	r2, #128	; 0x80
 80009be:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80009c0:	4b10      	ldr	r3, [pc, #64]	; (8000a04 <HAL_UART_MspInit+0xd0>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80009c6:	4b0f      	ldr	r3, [pc, #60]	; (8000a04 <HAL_UART_MspInit+0xd0>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80009cc:	4b0d      	ldr	r3, [pc, #52]	; (8000a04 <HAL_UART_MspInit+0xd0>)
 80009ce:	2220      	movs	r2, #32
 80009d0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80009d2:	4b0c      	ldr	r3, [pc, #48]	; (8000a04 <HAL_UART_MspInit+0xd0>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80009d8:	480a      	ldr	r0, [pc, #40]	; (8000a04 <HAL_UART_MspInit+0xd0>)
 80009da:	f001 f85a 	bl	8001a92 <HAL_DMA_Init>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d001      	beq.n	80009e8 <HAL_UART_MspInit+0xb4>
    {
      Error_Handler();
 80009e4:	f7ff feee 	bl	80007c4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	4a06      	ldr	r2, [pc, #24]	; (8000a04 <HAL_UART_MspInit+0xd0>)
 80009ec:	671a      	str	r2, [r3, #112]	; 0x70
 80009ee:	4a05      	ldr	r2, [pc, #20]	; (8000a04 <HAL_UART_MspInit+0xd0>)
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80009f4:	bf00      	nop
 80009f6:	3728      	adds	r7, #40	; 0x28
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	40004400 	.word	0x40004400
 8000a00:	40021000 	.word	0x40021000
 8000a04:	20000030 	.word	0x20000030
 8000a08:	4002006c 	.word	0x4002006c

08000a0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a10:	e7fe      	b.n	8000a10 <NMI_Handler+0x4>

08000a12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a12:	b480      	push	{r7}
 8000a14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a16:	e7fe      	b.n	8000a16 <HardFault_Handler+0x4>

08000a18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a1c:	e7fe      	b.n	8000a1c <MemManage_Handler+0x4>

08000a1e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a1e:	b480      	push	{r7}
 8000a20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a22:	e7fe      	b.n	8000a22 <BusFault_Handler+0x4>

08000a24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a28:	e7fe      	b.n	8000a28 <UsageFault_Handler+0x4>

08000a2a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a2a:	b480      	push	{r7}
 8000a2c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a2e:	bf00      	nop
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr

08000a38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a3c:	bf00      	nop
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr

08000a46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a46:	b480      	push	{r7}
 8000a48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a4a:	bf00      	nop
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr

08000a54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a58:	f000 f8aa 	bl	8000bb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a5c:	bf00      	nop
 8000a5e:	bd80      	pop	{r7, pc}

08000a60 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000a64:	4802      	ldr	r0, [pc, #8]	; (8000a70 <DMA1_Channel6_IRQHandler+0x10>)
 8000a66:	f001 f8f8 	bl	8001c5a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8000a6a:	bf00      	nop
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	20000030 	.word	0x20000030

08000a74 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8000a78:	4802      	ldr	r0, [pc, #8]	; (8000a84 <I2C1_EV_IRQHandler+0x10>)
 8000a7a:	f001 fd91 	bl	80025a0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8000a7e:	bf00      	nop
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	20000078 	.word	0x20000078

08000a88 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8000a8c:	4802      	ldr	r0, [pc, #8]	; (8000a98 <I2C1_ER_IRQHandler+0x10>)
 8000a8e:	f001 fda1 	bl	80025d4 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8000a92:	bf00      	nop
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	20000078 	.word	0x20000078

08000a9c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000aa0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000aa4:	f001 fb62 	bl	800216c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000aa8:	bf00      	nop
 8000aaa:	bd80      	pop	{r7, pc}

08000aac <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ab0:	4b06      	ldr	r3, [pc, #24]	; (8000acc <SystemInit+0x20>)
 8000ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ab6:	4a05      	ldr	r2, [pc, #20]	; (8000acc <SystemInit+0x20>)
 8000ab8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000abc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ac0:	bf00      	nop
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop
 8000acc:	e000ed00 	.word	0xe000ed00

08000ad0 <Reset_Handler>:
 8000ad0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b08 <LoopForever+0x2>
 8000ad4:	480d      	ldr	r0, [pc, #52]	; (8000b0c <LoopForever+0x6>)
 8000ad6:	490e      	ldr	r1, [pc, #56]	; (8000b10 <LoopForever+0xa>)
 8000ad8:	4a0e      	ldr	r2, [pc, #56]	; (8000b14 <LoopForever+0xe>)
 8000ada:	2300      	movs	r3, #0
 8000adc:	e002      	b.n	8000ae4 <LoopCopyDataInit>

08000ade <CopyDataInit>:
 8000ade:	58d4      	ldr	r4, [r2, r3]
 8000ae0:	50c4      	str	r4, [r0, r3]
 8000ae2:	3304      	adds	r3, #4

08000ae4 <LoopCopyDataInit>:
 8000ae4:	18c4      	adds	r4, r0, r3
 8000ae6:	428c      	cmp	r4, r1
 8000ae8:	d3f9      	bcc.n	8000ade <CopyDataInit>
 8000aea:	4a0b      	ldr	r2, [pc, #44]	; (8000b18 <LoopForever+0x12>)
 8000aec:	4c0b      	ldr	r4, [pc, #44]	; (8000b1c <LoopForever+0x16>)
 8000aee:	2300      	movs	r3, #0
 8000af0:	e001      	b.n	8000af6 <LoopFillZerobss>

08000af2 <FillZerobss>:
 8000af2:	6013      	str	r3, [r2, #0]
 8000af4:	3204      	adds	r2, #4

08000af6 <LoopFillZerobss>:
 8000af6:	42a2      	cmp	r2, r4
 8000af8:	d3fb      	bcc.n	8000af2 <FillZerobss>
 8000afa:	f7ff ffd7 	bl	8000aac <SystemInit>
 8000afe:	f004 fffb 	bl	8005af8 <__libc_init_array>
 8000b02:	f7ff fb61 	bl	80001c8 <main>

08000b06 <LoopForever>:
 8000b06:	e7fe      	b.n	8000b06 <LoopForever>
 8000b08:	20004000 	.word	0x20004000
 8000b0c:	20000000 	.word	0x20000000
 8000b10:	20000010 	.word	0x20000010
 8000b14:	08005ba8 	.word	0x08005ba8
 8000b18:	20000010 	.word	0x20000010
 8000b1c:	200001a4 	.word	0x200001a4

08000b20 <ADC1_IRQHandler>:
 8000b20:	e7fe      	b.n	8000b20 <ADC1_IRQHandler>
	...

08000b24 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b28:	4b08      	ldr	r3, [pc, #32]	; (8000b4c <HAL_Init+0x28>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a07      	ldr	r2, [pc, #28]	; (8000b4c <HAL_Init+0x28>)
 8000b2e:	f043 0310 	orr.w	r3, r3, #16
 8000b32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b34:	2003      	movs	r0, #3
 8000b36:	f000 ff6b 	bl	8001a10 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b3a:	2000      	movs	r0, #0
 8000b3c:	f000 f808 	bl	8000b50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b40:	f7ff fe44 	bl	80007cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b44:	2300      	movs	r3, #0
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	40022000 	.word	0x40022000

08000b50 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b58:	4b12      	ldr	r3, [pc, #72]	; (8000ba4 <HAL_InitTick+0x54>)
 8000b5a:	681a      	ldr	r2, [r3, #0]
 8000b5c:	4b12      	ldr	r3, [pc, #72]	; (8000ba8 <HAL_InitTick+0x58>)
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	4619      	mov	r1, r3
 8000b62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b66:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f000 ff83 	bl	8001a7a <HAL_SYSTICK_Config>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	e00e      	b.n	8000b9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	2b0f      	cmp	r3, #15
 8000b82:	d80a      	bhi.n	8000b9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b84:	2200      	movs	r2, #0
 8000b86:	6879      	ldr	r1, [r7, #4]
 8000b88:	f04f 30ff 	mov.w	r0, #4294967295
 8000b8c:	f000 ff4b 	bl	8001a26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b90:	4a06      	ldr	r2, [pc, #24]	; (8000bac <HAL_InitTick+0x5c>)
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000b96:	2300      	movs	r3, #0
 8000b98:	e000      	b.n	8000b9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b9a:	2301      	movs	r3, #1
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	3708      	adds	r7, #8
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	20000004 	.word	0x20000004
 8000ba8:	2000000c 	.word	0x2000000c
 8000bac:	20000008 	.word	0x20000008

08000bb0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bb4:	4b06      	ldr	r3, [pc, #24]	; (8000bd0 <HAL_IncTick+0x20>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	461a      	mov	r2, r3
 8000bba:	4b06      	ldr	r3, [pc, #24]	; (8000bd4 <HAL_IncTick+0x24>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	4413      	add	r3, r2
 8000bc0:	4a04      	ldr	r2, [pc, #16]	; (8000bd4 <HAL_IncTick+0x24>)
 8000bc2:	6013      	str	r3, [r2, #0]
}
 8000bc4:	bf00      	nop
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop
 8000bd0:	2000000c 	.word	0x2000000c
 8000bd4:	200001a0 	.word	0x200001a0

08000bd8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
  return uwTick;  
 8000bdc:	4b03      	ldr	r3, [pc, #12]	; (8000bec <HAL_GetTick+0x14>)
 8000bde:	681b      	ldr	r3, [r3, #0]
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	46bd      	mov	sp, r7
 8000be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop
 8000bec:	200001a0 	.word	0x200001a0

08000bf0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b09a      	sub	sp, #104	; 0x68
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8000c02:	2300      	movs	r3, #0
 8000c04:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d101      	bne.n	8000c10 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	e169      	b.n	8000ee4 <HAL_ADC_Init+0x2f4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	691b      	ldr	r3, [r3, #16]
 8000c14:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c1a:	f003 0310 	and.w	r3, r3, #16
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d176      	bne.n	8000d10 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d152      	bne.n	8000cd0 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	2200      	movs	r2, #0
 8000c34:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	2200      	movs	r2, #0
 8000c3a:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	2200      	movs	r2, #0
 8000c40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000c44:	6878      	ldr	r0, [r7, #4]
 8000c46:	f7ff fde5 	bl	8000814 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	689b      	ldr	r3, [r3, #8]
 8000c50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d13b      	bne.n	8000cd0 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8000c58:	6878      	ldr	r0, [r7, #4]
 8000c5a:	f000 fda3 	bl	80017a4 <ADC_Disable>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c68:	f003 0310 	and.w	r3, r3, #16
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d12f      	bne.n	8000cd0 <HAL_ADC_Init+0xe0>
 8000c70:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d12b      	bne.n	8000cd0 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c7c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000c80:	f023 0302 	bic.w	r3, r3, #2
 8000c84:	f043 0202 	orr.w	r2, r3, #2
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	689a      	ldr	r2, [r3, #8]
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000c9a:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	689a      	ldr	r2, [r3, #8]
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000caa:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000cac:	4b8f      	ldr	r3, [pc, #572]	; (8000eec <HAL_ADC_Init+0x2fc>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a8f      	ldr	r2, [pc, #572]	; (8000ef0 <HAL_ADC_Init+0x300>)
 8000cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8000cb6:	0c9a      	lsrs	r2, r3, #18
 8000cb8:	4613      	mov	r3, r2
 8000cba:	009b      	lsls	r3, r3, #2
 8000cbc:	4413      	add	r3, r2
 8000cbe:	005b      	lsls	r3, r3, #1
 8000cc0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000cc2:	e002      	b.n	8000cca <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000cc4:	68bb      	ldr	r3, [r7, #8]
 8000cc6:	3b01      	subs	r3, #1
 8000cc8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000cca:	68bb      	ldr	r3, [r7, #8]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d1f9      	bne.n	8000cc4 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	689b      	ldr	r3, [r3, #8]
 8000cd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d007      	beq.n	8000cee <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	689b      	ldr	r3, [r3, #8]
 8000ce4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000ce8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000cec:	d110      	bne.n	8000d10 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cf2:	f023 0312 	bic.w	r3, r3, #18
 8000cf6:	f043 0210 	orr.w	r2, r3, #16
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d02:	f043 0201 	orr.w	r2, r3, #1
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d14:	f003 0310 	and.w	r3, r3, #16
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	f040 80d6 	bne.w	8000eca <HAL_ADC_Init+0x2da>
 8000d1e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	f040 80d1 	bne.w	8000eca <HAL_ADC_Init+0x2da>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	689b      	ldr	r3, [r3, #8]
 8000d2e:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	f040 80c9 	bne.w	8000eca <HAL_ADC_Init+0x2da>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d3c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000d40:	f043 0202 	orr.w	r2, r3, #2
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000d48:	4b6a      	ldr	r3, [pc, #424]	; (8000ef4 <HAL_ADC_Init+0x304>)
 8000d4a:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	689b      	ldr	r3, [r3, #8]
 8000d56:	f003 0303 	and.w	r3, r3, #3
 8000d5a:	2b01      	cmp	r3, #1
 8000d5c:	d108      	bne.n	8000d70 <HAL_ADC_Init+0x180>
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	f003 0301 	and.w	r3, r3, #1
 8000d68:	2b01      	cmp	r3, #1
 8000d6a:	d101      	bne.n	8000d70 <HAL_ADC_Init+0x180>
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	e000      	b.n	8000d72 <HAL_ADC_Init+0x182>
 8000d70:	2300      	movs	r3, #0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d11c      	bne.n	8000db0 <HAL_ADC_Init+0x1c0>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000d76:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d010      	beq.n	8000d9e <HAL_ADC_Init+0x1ae>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	689b      	ldr	r3, [r3, #8]
 8000d80:	f003 0303 	and.w	r3, r3, #3
 8000d84:	2b01      	cmp	r3, #1
 8000d86:	d107      	bne.n	8000d98 <HAL_ADC_Init+0x1a8>
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	f003 0301 	and.w	r3, r3, #1
 8000d90:	2b01      	cmp	r3, #1
 8000d92:	d101      	bne.n	8000d98 <HAL_ADC_Init+0x1a8>
 8000d94:	2301      	movs	r3, #1
 8000d96:	e000      	b.n	8000d9a <HAL_ADC_Init+0x1aa>
 8000d98:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d108      	bne.n	8000db0 <HAL_ADC_Init+0x1c0>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000d9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000da0:	689b      	ldr	r3, [r3, #8]
 8000da2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	431a      	orrs	r2, r3
 8000dac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000dae:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	7e5b      	ldrb	r3, [r3, #25]
 8000db4:	035b      	lsls	r3, r3, #13
 8000db6:	687a      	ldr	r2, [r7, #4]
 8000db8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000dba:	2a01      	cmp	r2, #1
 8000dbc:	d002      	beq.n	8000dc4 <HAL_ADC_Init+0x1d4>
 8000dbe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000dc2:	e000      	b.n	8000dc6 <HAL_ADC_Init+0x1d6>
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	431a      	orrs	r2, r3
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	68db      	ldr	r3, [r3, #12]
 8000dcc:	431a      	orrs	r2, r3
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	689b      	ldr	r3, [r3, #8]
 8000dd2:	4313      	orrs	r3, r2
 8000dd4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000dd6:	4313      	orrs	r3, r2
 8000dd8:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000de0:	2b01      	cmp	r3, #1
 8000de2:	d11b      	bne.n	8000e1c <HAL_ADC_Init+0x22c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	7e5b      	ldrb	r3, [r3, #25]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d109      	bne.n	8000e00 <HAL_ADC_Init+0x210>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000df0:	3b01      	subs	r3, #1
 8000df2:	045a      	lsls	r2, r3, #17
 8000df4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000df6:	4313      	orrs	r3, r2
 8000df8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dfc:	663b      	str	r3, [r7, #96]	; 0x60
 8000dfe:	e00d      	b.n	8000e1c <HAL_ADC_Init+0x22c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e04:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8000e08:	f043 0220 	orr.w	r2, r3, #32
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e14:	f043 0201 	orr.w	r2, r3, #1
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e20:	2b01      	cmp	r3, #1
 8000e22:	d007      	beq.n	8000e34 <HAL_ADC_Init+0x244>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e2c:	4313      	orrs	r3, r2
 8000e2e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000e30:	4313      	orrs	r3, r2
 8000e32:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	689b      	ldr	r3, [r3, #8]
 8000e3a:	f003 030c 	and.w	r3, r3, #12
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d114      	bne.n	8000e6c <HAL_ADC_Init+0x27c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	68db      	ldr	r3, [r3, #12]
 8000e48:	687a      	ldr	r2, [r7, #4]
 8000e4a:	6812      	ldr	r2, [r2, #0]
 8000e4c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000e50:	f023 0302 	bic.w	r3, r3, #2
 8000e54:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	7e1b      	ldrb	r3, [r3, #24]
 8000e5a:	039a      	lsls	r2, r3, #14
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000e62:	005b      	lsls	r3, r3, #1
 8000e64:	4313      	orrs	r3, r2
 8000e66:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000e68:	4313      	orrs	r3, r2
 8000e6a:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	68da      	ldr	r2, [r3, #12]
 8000e72:	4b21      	ldr	r3, [pc, #132]	; (8000ef8 <HAL_ADC_Init+0x308>)
 8000e74:	4013      	ands	r3, r2
 8000e76:	687a      	ldr	r2, [r7, #4]
 8000e78:	6812      	ldr	r2, [r2, #0]
 8000e7a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8000e7c:	430b      	orrs	r3, r1
 8000e7e:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	691b      	ldr	r3, [r3, #16]
 8000e84:	2b01      	cmp	r3, #1
 8000e86:	d10c      	bne.n	8000ea2 <HAL_ADC_Init+0x2b2>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e8e:	f023 010f 	bic.w	r1, r3, #15
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	69db      	ldr	r3, [r3, #28]
 8000e96:	1e5a      	subs	r2, r3, #1
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	430a      	orrs	r2, r1
 8000e9e:	631a      	str	r2, [r3, #48]	; 0x30
 8000ea0:	e007      	b.n	8000eb2 <HAL_ADC_Init+0x2c2>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f022 020f 	bic.w	r2, r2, #15
 8000eb0:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ebc:	f023 0303 	bic.w	r3, r3, #3
 8000ec0:	f043 0201 	orr.w	r2, r3, #1
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	641a      	str	r2, [r3, #64]	; 0x40
 8000ec8:	e00a      	b.n	8000ee0 <HAL_ADC_Init+0x2f0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ece:	f023 0312 	bic.w	r3, r3, #18
 8000ed2:	f043 0210 	orr.w	r2, r3, #16
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8000eda:	2301      	movs	r3, #1
 8000edc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8000ee0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	3768      	adds	r7, #104	; 0x68
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	20000004 	.word	0x20000004
 8000ef0:	431bde83 	.word	0x431bde83
 8000ef4:	50000300 	.word	0x50000300
 8000ef8:	fff0c007 	.word	0xfff0c007

08000efc <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b084      	sub	sp, #16
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f04:	2300      	movs	r3, #0
 8000f06:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	689b      	ldr	r3, [r3, #8]
 8000f0e:	f003 0304 	and.w	r3, r3, #4
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d158      	bne.n	8000fc8 <HAL_ADC_Start+0xcc>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000f1c:	2b01      	cmp	r3, #1
 8000f1e:	d101      	bne.n	8000f24 <HAL_ADC_Start+0x28>
 8000f20:	2302      	movs	r3, #2
 8000f22:	e054      	b.n	8000fce <HAL_ADC_Start+0xd2>
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	2201      	movs	r2, #1
 8000f28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000f2c:	6878      	ldr	r0, [r7, #4]
 8000f2e:	f000 fbd5 	bl	80016dc <ADC_Enable>
 8000f32:	4603      	mov	r3, r0
 8000f34:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000f36:	7bfb      	ldrb	r3, [r7, #15]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d140      	bne.n	8000fbe <HAL_ADC_Start+0xc2>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f40:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000f44:	f023 0301 	bic.w	r3, r3, #1
 8000f48:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	641a      	str	r2, [r3, #64]	; 0x40
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f54:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	68db      	ldr	r3, [r3, #12]
 8000f62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d007      	beq.n	8000f7a <HAL_ADC_Start+0x7e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f6e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000f72:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	641a      	str	r2, [r3, #64]	; 0x40
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f7e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000f86:	d106      	bne.n	8000f96 <HAL_ADC_Start+0x9a>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f8c:	f023 0206 	bic.w	r2, r3, #6
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	645a      	str	r2, [r3, #68]	; 0x44
 8000f94:	e002      	b.n	8000f9c <HAL_ADC_Start+0xa0>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	2200      	movs	r2, #0
 8000f9a:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	221c      	movs	r2, #28
 8000faa:	601a      	str	r2, [r3, #0]
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	689a      	ldr	r2, [r3, #8]
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f042 0204 	orr.w	r2, r2, #4
 8000fba:	609a      	str	r2, [r3, #8]
 8000fbc:	e006      	b.n	8000fcc <HAL_ADC_Start+0xd0>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8000fc6:	e001      	b.n	8000fcc <HAL_ADC_Start+0xd0>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000fc8:	2302      	movs	r3, #2
 8000fca:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000fcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3710      	adds	r7, #16
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
	...

08000fd8 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b086      	sub	sp, #24
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
 8000fe0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	695b      	ldr	r3, [r3, #20]
 8000fea:	2b08      	cmp	r3, #8
 8000fec:	d102      	bne.n	8000ff4 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8000fee:	2308      	movs	r3, #8
 8000ff0:	617b      	str	r3, [r7, #20]
 8000ff2:	e02e      	b.n	8001052 <HAL_ADC_PollForConversion+0x7a>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000ff4:	4b56      	ldr	r3, [pc, #344]	; (8001150 <HAL_ADC_PollForConversion+0x178>)
 8000ff6:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	689b      	ldr	r3, [r3, #8]
 8000ffc:	f003 031f 	and.w	r3, r3, #31
 8001000:	2b00      	cmp	r3, #0
 8001002:	d112      	bne.n	800102a <HAL_ADC_PollForConversion+0x52>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	68db      	ldr	r3, [r3, #12]
 800100a:	f003 0301 	and.w	r3, r3, #1
 800100e:	2b01      	cmp	r3, #1
 8001010:	d11d      	bne.n	800104e <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001016:	f043 0220 	orr.w	r2, r3, #32
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	2200      	movs	r2, #0
 8001022:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8001026:	2301      	movs	r3, #1
 8001028:	e08d      	b.n	8001146 <HAL_ADC_PollForConversion+0x16e>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	689b      	ldr	r3, [r3, #8]
 800102e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001032:	2b00      	cmp	r3, #0
 8001034:	d00b      	beq.n	800104e <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800103a:	f043 0220 	orr.w	r2, r3, #32
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2200      	movs	r2, #0
 8001046:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 800104a:	2301      	movs	r3, #1
 800104c:	e07b      	b.n	8001146 <HAL_ADC_PollForConversion+0x16e>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 800104e:	230c      	movs	r3, #12
 8001050:	617b      	str	r3, [r7, #20]
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	68db      	ldr	r3, [r3, #12]
 8001058:	613b      	str	r3, [r7, #16]
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 800105a:	f7ff fdbd 	bl	8000bd8 <HAL_GetTick>
 800105e:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001060:	e021      	b.n	80010a6 <HAL_ADC_PollForConversion+0xce>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001068:	d01d      	beq.n	80010a6 <HAL_ADC_PollForConversion+0xce>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d007      	beq.n	8001080 <HAL_ADC_PollForConversion+0xa8>
 8001070:	f7ff fdb2 	bl	8000bd8 <HAL_GetTick>
 8001074:	4602      	mov	r2, r0
 8001076:	68bb      	ldr	r3, [r7, #8]
 8001078:	1ad3      	subs	r3, r2, r3
 800107a:	683a      	ldr	r2, [r7, #0]
 800107c:	429a      	cmp	r2, r3
 800107e:	d212      	bcs.n	80010a6 <HAL_ADC_PollForConversion+0xce>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	4013      	ands	r3, r2
 800108a:	2b00      	cmp	r3, #0
 800108c:	d10b      	bne.n	80010a6 <HAL_ADC_PollForConversion+0xce>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001092:	f043 0204 	orr.w	r2, r3, #4
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	2200      	movs	r2, #0
 800109e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 80010a2:	2303      	movs	r3, #3
 80010a4:	e04f      	b.n	8001146 <HAL_ADC_PollForConversion+0x16e>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	681a      	ldr	r2, [r3, #0]
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	4013      	ands	r3, r2
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d0d6      	beq.n	8001062 <HAL_ADC_PollForConversion+0x8a>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	68db      	ldr	r3, [r3, #12]
 80010c6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d131      	bne.n	8001132 <HAL_ADC_PollForConversion+0x15a>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 80010ce:	693b      	ldr	r3, [r7, #16]
 80010d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d12c      	bne.n	8001132 <HAL_ADC_PollForConversion+0x15a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f003 0308 	and.w	r3, r3, #8
 80010e2:	2b08      	cmp	r3, #8
 80010e4:	d125      	bne.n	8001132 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	689b      	ldr	r3, [r3, #8]
 80010ec:	f003 0304 	and.w	r3, r3, #4
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d112      	bne.n	800111a <HAL_ADC_PollForConversion+0x142>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001104:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001108:	2b00      	cmp	r3, #0
 800110a:	d112      	bne.n	8001132 <HAL_ADC_PollForConversion+0x15a>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001110:	f043 0201 	orr.w	r2, r3, #1
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	641a      	str	r2, [r3, #64]	; 0x40
 8001118:	e00b      	b.n	8001132 <HAL_ADC_PollForConversion+0x15a>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800111e:	f043 0220 	orr.w	r2, r3, #32
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800112a:	f043 0201 	orr.w	r2, r3, #1
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001138:	2b00      	cmp	r3, #0
 800113a:	d103      	bne.n	8001144 <HAL_ADC_PollForConversion+0x16c>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	697a      	ldr	r2, [r7, #20]
 8001142:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001144:	2300      	movs	r3, #0
}
 8001146:	4618      	mov	r0, r3
 8001148:	3718      	adds	r7, #24
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	50000300 	.word	0x50000300

08001154 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001162:	4618      	mov	r0, r3
 8001164:	370c      	adds	r7, #12
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
	...

08001170 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001170:	b480      	push	{r7}
 8001172:	b09b      	sub	sp, #108	; 0x6c
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
 8001178:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800117a:	2300      	movs	r3, #0
 800117c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001180:	2300      	movs	r3, #0
 8001182:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800118a:	2b01      	cmp	r3, #1
 800118c:	d101      	bne.n	8001192 <HAL_ADC_ConfigChannel+0x22>
 800118e:	2302      	movs	r3, #2
 8001190:	e299      	b.n	80016c6 <HAL_ADC_ConfigChannel+0x556>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	2201      	movs	r2, #1
 8001196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	689b      	ldr	r3, [r3, #8]
 80011a0:	f003 0304 	and.w	r3, r3, #4
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	f040 827d 	bne.w	80016a4 <HAL_ADC_ConfigChannel+0x534>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	2b04      	cmp	r3, #4
 80011b0:	d81c      	bhi.n	80011ec <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	685a      	ldr	r2, [r3, #4]
 80011bc:	4613      	mov	r3, r2
 80011be:	005b      	lsls	r3, r3, #1
 80011c0:	4413      	add	r3, r2
 80011c2:	005b      	lsls	r3, r3, #1
 80011c4:	461a      	mov	r2, r3
 80011c6:	231f      	movs	r3, #31
 80011c8:	4093      	lsls	r3, r2
 80011ca:	43db      	mvns	r3, r3
 80011cc:	4019      	ands	r1, r3
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	6818      	ldr	r0, [r3, #0]
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	685a      	ldr	r2, [r3, #4]
 80011d6:	4613      	mov	r3, r2
 80011d8:	005b      	lsls	r3, r3, #1
 80011da:	4413      	add	r3, r2
 80011dc:	005b      	lsls	r3, r3, #1
 80011de:	fa00 f203 	lsl.w	r2, r0, r3
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	430a      	orrs	r2, r1
 80011e8:	631a      	str	r2, [r3, #48]	; 0x30
 80011ea:	e063      	b.n	80012b4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	2b09      	cmp	r3, #9
 80011f2:	d81e      	bhi.n	8001232 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	685a      	ldr	r2, [r3, #4]
 80011fe:	4613      	mov	r3, r2
 8001200:	005b      	lsls	r3, r3, #1
 8001202:	4413      	add	r3, r2
 8001204:	005b      	lsls	r3, r3, #1
 8001206:	3b1e      	subs	r3, #30
 8001208:	221f      	movs	r2, #31
 800120a:	fa02 f303 	lsl.w	r3, r2, r3
 800120e:	43db      	mvns	r3, r3
 8001210:	4019      	ands	r1, r3
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	6818      	ldr	r0, [r3, #0]
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	685a      	ldr	r2, [r3, #4]
 800121a:	4613      	mov	r3, r2
 800121c:	005b      	lsls	r3, r3, #1
 800121e:	4413      	add	r3, r2
 8001220:	005b      	lsls	r3, r3, #1
 8001222:	3b1e      	subs	r3, #30
 8001224:	fa00 f203 	lsl.w	r2, r0, r3
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	430a      	orrs	r2, r1
 800122e:	635a      	str	r2, [r3, #52]	; 0x34
 8001230:	e040      	b.n	80012b4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	2b0e      	cmp	r3, #14
 8001238:	d81e      	bhi.n	8001278 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	685a      	ldr	r2, [r3, #4]
 8001244:	4613      	mov	r3, r2
 8001246:	005b      	lsls	r3, r3, #1
 8001248:	4413      	add	r3, r2
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	3b3c      	subs	r3, #60	; 0x3c
 800124e:	221f      	movs	r2, #31
 8001250:	fa02 f303 	lsl.w	r3, r2, r3
 8001254:	43db      	mvns	r3, r3
 8001256:	4019      	ands	r1, r3
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	6818      	ldr	r0, [r3, #0]
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	685a      	ldr	r2, [r3, #4]
 8001260:	4613      	mov	r3, r2
 8001262:	005b      	lsls	r3, r3, #1
 8001264:	4413      	add	r3, r2
 8001266:	005b      	lsls	r3, r3, #1
 8001268:	3b3c      	subs	r3, #60	; 0x3c
 800126a:	fa00 f203 	lsl.w	r2, r0, r3
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	430a      	orrs	r2, r1
 8001274:	639a      	str	r2, [r3, #56]	; 0x38
 8001276:	e01d      	b.n	80012b4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	685a      	ldr	r2, [r3, #4]
 8001282:	4613      	mov	r3, r2
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	4413      	add	r3, r2
 8001288:	005b      	lsls	r3, r3, #1
 800128a:	3b5a      	subs	r3, #90	; 0x5a
 800128c:	221f      	movs	r2, #31
 800128e:	fa02 f303 	lsl.w	r3, r2, r3
 8001292:	43db      	mvns	r3, r3
 8001294:	4019      	ands	r1, r3
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	6818      	ldr	r0, [r3, #0]
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	685a      	ldr	r2, [r3, #4]
 800129e:	4613      	mov	r3, r2
 80012a0:	005b      	lsls	r3, r3, #1
 80012a2:	4413      	add	r3, r2
 80012a4:	005b      	lsls	r3, r3, #1
 80012a6:	3b5a      	subs	r3, #90	; 0x5a
 80012a8:	fa00 f203 	lsl.w	r2, r0, r3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	430a      	orrs	r2, r1
 80012b2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	689b      	ldr	r3, [r3, #8]
 80012ba:	f003 030c 	and.w	r3, r3, #12
 80012be:	2b00      	cmp	r3, #0
 80012c0:	f040 80e5 	bne.w	800148e <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	2b09      	cmp	r3, #9
 80012ca:	d91c      	bls.n	8001306 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	6999      	ldr	r1, [r3, #24]
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	681a      	ldr	r2, [r3, #0]
 80012d6:	4613      	mov	r3, r2
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	4413      	add	r3, r2
 80012dc:	3b1e      	subs	r3, #30
 80012de:	2207      	movs	r2, #7
 80012e0:	fa02 f303 	lsl.w	r3, r2, r3
 80012e4:	43db      	mvns	r3, r3
 80012e6:	4019      	ands	r1, r3
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	6898      	ldr	r0, [r3, #8]
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	681a      	ldr	r2, [r3, #0]
 80012f0:	4613      	mov	r3, r2
 80012f2:	005b      	lsls	r3, r3, #1
 80012f4:	4413      	add	r3, r2
 80012f6:	3b1e      	subs	r3, #30
 80012f8:	fa00 f203 	lsl.w	r2, r0, r3
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	430a      	orrs	r2, r1
 8001302:	619a      	str	r2, [r3, #24]
 8001304:	e019      	b.n	800133a <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	6959      	ldr	r1, [r3, #20]
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	681a      	ldr	r2, [r3, #0]
 8001310:	4613      	mov	r3, r2
 8001312:	005b      	lsls	r3, r3, #1
 8001314:	4413      	add	r3, r2
 8001316:	2207      	movs	r2, #7
 8001318:	fa02 f303 	lsl.w	r3, r2, r3
 800131c:	43db      	mvns	r3, r3
 800131e:	4019      	ands	r1, r3
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	6898      	ldr	r0, [r3, #8]
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	4613      	mov	r3, r2
 800132a:	005b      	lsls	r3, r3, #1
 800132c:	4413      	add	r3, r2
 800132e:	fa00 f203 	lsl.w	r2, r0, r3
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	430a      	orrs	r2, r1
 8001338:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	695a      	ldr	r2, [r3, #20]
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	68db      	ldr	r3, [r3, #12]
 8001344:	08db      	lsrs	r3, r3, #3
 8001346:	f003 0303 	and.w	r3, r3, #3
 800134a:	005b      	lsls	r3, r3, #1
 800134c:	fa02 f303 	lsl.w	r3, r2, r3
 8001350:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	691b      	ldr	r3, [r3, #16]
 8001356:	3b01      	subs	r3, #1
 8001358:	2b03      	cmp	r3, #3
 800135a:	d84f      	bhi.n	80013fc <HAL_ADC_ConfigChannel+0x28c>
 800135c:	a201      	add	r2, pc, #4	; (adr r2, 8001364 <HAL_ADC_ConfigChannel+0x1f4>)
 800135e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001362:	bf00      	nop
 8001364:	08001375 	.word	0x08001375
 8001368:	08001397 	.word	0x08001397
 800136c:	080013b9 	.word	0x080013b9
 8001370:	080013db 	.word	0x080013db
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800137a:	4b99      	ldr	r3, [pc, #612]	; (80015e0 <HAL_ADC_ConfigChannel+0x470>)
 800137c:	4013      	ands	r3, r2
 800137e:	683a      	ldr	r2, [r7, #0]
 8001380:	6812      	ldr	r2, [r2, #0]
 8001382:	0691      	lsls	r1, r2, #26
 8001384:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001386:	430a      	orrs	r2, r1
 8001388:	431a      	orrs	r2, r3
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001392:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001394:	e07e      	b.n	8001494 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800139c:	4b90      	ldr	r3, [pc, #576]	; (80015e0 <HAL_ADC_ConfigChannel+0x470>)
 800139e:	4013      	ands	r3, r2
 80013a0:	683a      	ldr	r2, [r7, #0]
 80013a2:	6812      	ldr	r2, [r2, #0]
 80013a4:	0691      	lsls	r1, r2, #26
 80013a6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80013a8:	430a      	orrs	r2, r1
 80013aa:	431a      	orrs	r2, r3
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80013b4:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80013b6:	e06d      	b.n	8001494 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80013be:	4b88      	ldr	r3, [pc, #544]	; (80015e0 <HAL_ADC_ConfigChannel+0x470>)
 80013c0:	4013      	ands	r3, r2
 80013c2:	683a      	ldr	r2, [r7, #0]
 80013c4:	6812      	ldr	r2, [r2, #0]
 80013c6:	0691      	lsls	r1, r2, #26
 80013c8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80013ca:	430a      	orrs	r2, r1
 80013cc:	431a      	orrs	r2, r3
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80013d6:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80013d8:	e05c      	b.n	8001494 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80013e0:	4b7f      	ldr	r3, [pc, #508]	; (80015e0 <HAL_ADC_ConfigChannel+0x470>)
 80013e2:	4013      	ands	r3, r2
 80013e4:	683a      	ldr	r2, [r7, #0]
 80013e6:	6812      	ldr	r2, [r2, #0]
 80013e8:	0691      	lsls	r1, r2, #26
 80013ea:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80013ec:	430a      	orrs	r2, r1
 80013ee:	431a      	orrs	r2, r3
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80013f8:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80013fa:	e04b      	b.n	8001494 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001402:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	069b      	lsls	r3, r3, #26
 800140c:	429a      	cmp	r2, r3
 800140e:	d107      	bne.n	8001420 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800141e:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001426:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	069b      	lsls	r3, r3, #26
 8001430:	429a      	cmp	r2, r3
 8001432:	d107      	bne.n	8001444 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001442:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800144a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	069b      	lsls	r3, r3, #26
 8001454:	429a      	cmp	r2, r3
 8001456:	d107      	bne.n	8001468 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001466:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800146e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	069b      	lsls	r3, r3, #26
 8001478:	429a      	cmp	r2, r3
 800147a:	d10a      	bne.n	8001492 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800148a:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 800148c:	e001      	b.n	8001492 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 800148e:	bf00      	nop
 8001490:	e000      	b.n	8001494 <HAL_ADC_ConfigChannel+0x324>
      break;
 8001492:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	689b      	ldr	r3, [r3, #8]
 800149a:	f003 0303 	and.w	r3, r3, #3
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d108      	bne.n	80014b4 <HAL_ADC_ConfigChannel+0x344>
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f003 0301 	and.w	r3, r3, #1
 80014ac:	2b01      	cmp	r3, #1
 80014ae:	d101      	bne.n	80014b4 <HAL_ADC_ConfigChannel+0x344>
 80014b0:	2301      	movs	r3, #1
 80014b2:	e000      	b.n	80014b6 <HAL_ADC_ConfigChannel+0x346>
 80014b4:	2300      	movs	r3, #0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	f040 80ff 	bne.w	80016ba <HAL_ADC_ConfigChannel+0x54a>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	68db      	ldr	r3, [r3, #12]
 80014c0:	2b01      	cmp	r3, #1
 80014c2:	d00f      	beq.n	80014e4 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	2201      	movs	r2, #1
 80014d2:	fa02 f303 	lsl.w	r3, r2, r3
 80014d6:	43da      	mvns	r2, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	400a      	ands	r2, r1
 80014de:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80014e2:	e049      	b.n	8001578 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	2201      	movs	r2, #1
 80014f2:	409a      	lsls	r2, r3
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	430a      	orrs	r2, r1
 80014fa:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	2b09      	cmp	r3, #9
 8001504:	d91c      	bls.n	8001540 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	6999      	ldr	r1, [r3, #24]
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	4613      	mov	r3, r2
 8001512:	005b      	lsls	r3, r3, #1
 8001514:	4413      	add	r3, r2
 8001516:	3b1b      	subs	r3, #27
 8001518:	2207      	movs	r2, #7
 800151a:	fa02 f303 	lsl.w	r3, r2, r3
 800151e:	43db      	mvns	r3, r3
 8001520:	4019      	ands	r1, r3
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	6898      	ldr	r0, [r3, #8]
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	4613      	mov	r3, r2
 800152c:	005b      	lsls	r3, r3, #1
 800152e:	4413      	add	r3, r2
 8001530:	3b1b      	subs	r3, #27
 8001532:	fa00 f203 	lsl.w	r2, r0, r3
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	430a      	orrs	r2, r1
 800153c:	619a      	str	r2, [r3, #24]
 800153e:	e01b      	b.n	8001578 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	6959      	ldr	r1, [r3, #20]
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	1c5a      	adds	r2, r3, #1
 800154c:	4613      	mov	r3, r2
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	4413      	add	r3, r2
 8001552:	2207      	movs	r2, #7
 8001554:	fa02 f303 	lsl.w	r3, r2, r3
 8001558:	43db      	mvns	r3, r3
 800155a:	4019      	ands	r1, r3
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	6898      	ldr	r0, [r3, #8]
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	1c5a      	adds	r2, r3, #1
 8001566:	4613      	mov	r3, r2
 8001568:	005b      	lsls	r3, r3, #1
 800156a:	4413      	add	r3, r2
 800156c:	fa00 f203 	lsl.w	r2, r0, r3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	430a      	orrs	r2, r1
 8001576:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001578:	4b1a      	ldr	r3, [pc, #104]	; (80015e4 <HAL_ADC_ConfigChannel+0x474>)
 800157a:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	2b10      	cmp	r3, #16
 8001582:	d105      	bne.n	8001590 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001584:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800158c:	2b00      	cmp	r3, #0
 800158e:	d014      	beq.n	80015ba <HAL_ADC_ConfigChannel+0x44a>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001594:	2b11      	cmp	r3, #17
 8001596:	d105      	bne.n	80015a4 <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001598:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800159a:	689b      	ldr	r3, [r3, #8]
 800159c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d00a      	beq.n	80015ba <HAL_ADC_ConfigChannel+0x44a>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80015a8:	2b12      	cmp	r3, #18
 80015aa:	f040 8086 	bne.w	80016ba <HAL_ADC_ConfigChannel+0x54a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80015ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80015b0:	689b      	ldr	r3, [r3, #8]
 80015b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d17f      	bne.n	80016ba <HAL_ADC_ConfigChannel+0x54a>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80015ba:	2300      	movs	r3, #0
 80015bc:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	f003 0303 	and.w	r3, r3, #3
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	d10d      	bne.n	80015e8 <HAL_ADC_ConfigChannel+0x478>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f003 0301 	and.w	r3, r3, #1
 80015d6:	2b01      	cmp	r3, #1
 80015d8:	d106      	bne.n	80015e8 <HAL_ADC_ConfigChannel+0x478>
 80015da:	2301      	movs	r3, #1
 80015dc:	e005      	b.n	80015ea <HAL_ADC_ConfigChannel+0x47a>
 80015de:	bf00      	nop
 80015e0:	83fff000 	.word	0x83fff000
 80015e4:	50000300 	.word	0x50000300
 80015e8:	2300      	movs	r3, #0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d150      	bne.n	8001690 <HAL_ADC_ConfigChannel+0x520>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80015ee:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d010      	beq.n	8001616 <HAL_ADC_ConfigChannel+0x4a6>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	689b      	ldr	r3, [r3, #8]
 80015f8:	f003 0303 	and.w	r3, r3, #3
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	d107      	bne.n	8001610 <HAL_ADC_ConfigChannel+0x4a0>
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f003 0301 	and.w	r3, r3, #1
 8001608:	2b01      	cmp	r3, #1
 800160a:	d101      	bne.n	8001610 <HAL_ADC_ConfigChannel+0x4a0>
 800160c:	2301      	movs	r3, #1
 800160e:	e000      	b.n	8001612 <HAL_ADC_ConfigChannel+0x4a2>
 8001610:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001612:	2b00      	cmp	r3, #0
 8001614:	d13c      	bne.n	8001690 <HAL_ADC_ConfigChannel+0x520>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	2b10      	cmp	r3, #16
 800161c:	d11d      	bne.n	800165a <HAL_ADC_ConfigChannel+0x4ea>
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001626:	d118      	bne.n	800165a <HAL_ADC_ConfigChannel+0x4ea>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001628:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001630:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001632:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001634:	4b27      	ldr	r3, [pc, #156]	; (80016d4 <HAL_ADC_ConfigChannel+0x564>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a27      	ldr	r2, [pc, #156]	; (80016d8 <HAL_ADC_ConfigChannel+0x568>)
 800163a:	fba2 2303 	umull	r2, r3, r2, r3
 800163e:	0c9a      	lsrs	r2, r3, #18
 8001640:	4613      	mov	r3, r2
 8001642:	009b      	lsls	r3, r3, #2
 8001644:	4413      	add	r3, r2
 8001646:	005b      	lsls	r3, r3, #1
 8001648:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800164a:	e002      	b.n	8001652 <HAL_ADC_ConfigChannel+0x4e2>
          {
            wait_loop_index--;
 800164c:	68bb      	ldr	r3, [r7, #8]
 800164e:	3b01      	subs	r3, #1
 8001650:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001652:	68bb      	ldr	r3, [r7, #8]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d1f9      	bne.n	800164c <HAL_ADC_ConfigChannel+0x4dc>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001658:	e02e      	b.n	80016b8 <HAL_ADC_ConfigChannel+0x548>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	2b11      	cmp	r3, #17
 8001660:	d10b      	bne.n	800167a <HAL_ADC_ConfigChannel+0x50a>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800166a:	d106      	bne.n	800167a <HAL_ADC_ConfigChannel+0x50a>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800166c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8001674:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001676:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001678:	e01e      	b.n	80016b8 <HAL_ADC_ConfigChannel+0x548>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	2b12      	cmp	r3, #18
 8001680:	d11a      	bne.n	80016b8 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001682:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800168a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800168c:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800168e:	e013      	b.n	80016b8 <HAL_ADC_ConfigChannel+0x548>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001694:	f043 0220 	orr.w	r2, r3, #32
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 800169c:	2301      	movs	r3, #1
 800169e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80016a2:	e00a      	b.n	80016ba <HAL_ADC_ConfigChannel+0x54a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a8:	f043 0220 	orr.w	r2, r3, #32
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80016b0:	2301      	movs	r3, #1
 80016b2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80016b6:	e000      	b.n	80016ba <HAL_ADC_ConfigChannel+0x54a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80016b8:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2200      	movs	r2, #0
 80016be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80016c2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	376c      	adds	r7, #108	; 0x6c
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	20000004 	.word	0x20000004
 80016d8:	431bde83 	.word	0x431bde83

080016dc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80016e4:	2300      	movs	r3, #0
 80016e6:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	689b      	ldr	r3, [r3, #8]
 80016ee:	f003 0303 	and.w	r3, r3, #3
 80016f2:	2b01      	cmp	r3, #1
 80016f4:	d108      	bne.n	8001708 <ADC_Enable+0x2c>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f003 0301 	and.w	r3, r3, #1
 8001700:	2b01      	cmp	r3, #1
 8001702:	d101      	bne.n	8001708 <ADC_Enable+0x2c>
 8001704:	2301      	movs	r3, #1
 8001706:	e000      	b.n	800170a <ADC_Enable+0x2e>
 8001708:	2300      	movs	r3, #0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d143      	bne.n	8001796 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	689a      	ldr	r2, [r3, #8]
 8001714:	4b22      	ldr	r3, [pc, #136]	; (80017a0 <ADC_Enable+0xc4>)
 8001716:	4013      	ands	r3, r2
 8001718:	2b00      	cmp	r3, #0
 800171a:	d00d      	beq.n	8001738 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001720:	f043 0210 	orr.w	r2, r3, #16
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800172c:	f043 0201 	orr.w	r2, r3, #1
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8001734:	2301      	movs	r3, #1
 8001736:	e02f      	b.n	8001798 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	689a      	ldr	r2, [r3, #8]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f042 0201 	orr.w	r2, r2, #1
 8001746:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8001748:	f7ff fa46 	bl	8000bd8 <HAL_GetTick>
 800174c:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800174e:	e01b      	b.n	8001788 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001750:	f7ff fa42 	bl	8000bd8 <HAL_GetTick>
 8001754:	4602      	mov	r2, r0
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	2b02      	cmp	r3, #2
 800175c:	d914      	bls.n	8001788 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f003 0301 	and.w	r3, r3, #1
 8001768:	2b01      	cmp	r3, #1
 800176a:	d00d      	beq.n	8001788 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001770:	f043 0210 	orr.w	r2, r3, #16
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800177c:	f043 0201 	orr.w	r2, r3, #1
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8001784:	2301      	movs	r3, #1
 8001786:	e007      	b.n	8001798 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f003 0301 	and.w	r3, r3, #1
 8001792:	2b01      	cmp	r3, #1
 8001794:	d1dc      	bne.n	8001750 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001796:	2300      	movs	r3, #0
}
 8001798:	4618      	mov	r0, r3
 800179a:	3710      	adds	r7, #16
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	8000003f 	.word	0x8000003f

080017a4 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b084      	sub	sp, #16
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80017ac:	2300      	movs	r3, #0
 80017ae:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	689b      	ldr	r3, [r3, #8]
 80017b6:	f003 0303 	and.w	r3, r3, #3
 80017ba:	2b01      	cmp	r3, #1
 80017bc:	d108      	bne.n	80017d0 <ADC_Disable+0x2c>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f003 0301 	and.w	r3, r3, #1
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d101      	bne.n	80017d0 <ADC_Disable+0x2c>
 80017cc:	2301      	movs	r3, #1
 80017ce:	e000      	b.n	80017d2 <ADC_Disable+0x2e>
 80017d0:	2300      	movs	r3, #0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d047      	beq.n	8001866 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	f003 030d 	and.w	r3, r3, #13
 80017e0:	2b01      	cmp	r3, #1
 80017e2:	d10f      	bne.n	8001804 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	689a      	ldr	r2, [r3, #8]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f042 0202 	orr.w	r2, r2, #2
 80017f2:	609a      	str	r2, [r3, #8]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	2203      	movs	r2, #3
 80017fa:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80017fc:	f7ff f9ec 	bl	8000bd8 <HAL_GetTick>
 8001800:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001802:	e029      	b.n	8001858 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001808:	f043 0210 	orr.w	r2, r3, #16
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001814:	f043 0201 	orr.w	r2, r3, #1
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 800181c:	2301      	movs	r3, #1
 800181e:	e023      	b.n	8001868 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001820:	f7ff f9da 	bl	8000bd8 <HAL_GetTick>
 8001824:	4602      	mov	r2, r0
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	2b02      	cmp	r3, #2
 800182c:	d914      	bls.n	8001858 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	f003 0301 	and.w	r3, r3, #1
 8001838:	2b01      	cmp	r3, #1
 800183a:	d10d      	bne.n	8001858 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001840:	f043 0210 	orr.w	r2, r3, #16
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800184c:	f043 0201 	orr.w	r2, r3, #1
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8001854:	2301      	movs	r3, #1
 8001856:	e007      	b.n	8001868 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	689b      	ldr	r3, [r3, #8]
 800185e:	f003 0301 	and.w	r3, r3, #1
 8001862:	2b01      	cmp	r3, #1
 8001864:	d0dc      	beq.n	8001820 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001866:	2300      	movs	r3, #0
}
 8001868:	4618      	mov	r0, r3
 800186a:	3710      	adds	r7, #16
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}

08001870 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001870:	b480      	push	{r7}
 8001872:	b085      	sub	sp, #20
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	f003 0307 	and.w	r3, r3, #7
 800187e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001880:	4b0c      	ldr	r3, [pc, #48]	; (80018b4 <__NVIC_SetPriorityGrouping+0x44>)
 8001882:	68db      	ldr	r3, [r3, #12]
 8001884:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001886:	68ba      	ldr	r2, [r7, #8]
 8001888:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800188c:	4013      	ands	r3, r2
 800188e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001898:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800189c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018a2:	4a04      	ldr	r2, [pc, #16]	; (80018b4 <__NVIC_SetPriorityGrouping+0x44>)
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	60d3      	str	r3, [r2, #12]
}
 80018a8:	bf00      	nop
 80018aa:	3714      	adds	r7, #20
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr
 80018b4:	e000ed00 	.word	0xe000ed00

080018b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018bc:	4b04      	ldr	r3, [pc, #16]	; (80018d0 <__NVIC_GetPriorityGrouping+0x18>)
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	0a1b      	lsrs	r3, r3, #8
 80018c2:	f003 0307 	and.w	r3, r3, #7
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr
 80018d0:	e000ed00 	.word	0xe000ed00

080018d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	4603      	mov	r3, r0
 80018dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	db0b      	blt.n	80018fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018e6:	79fb      	ldrb	r3, [r7, #7]
 80018e8:	f003 021f 	and.w	r2, r3, #31
 80018ec:	4907      	ldr	r1, [pc, #28]	; (800190c <__NVIC_EnableIRQ+0x38>)
 80018ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018f2:	095b      	lsrs	r3, r3, #5
 80018f4:	2001      	movs	r0, #1
 80018f6:	fa00 f202 	lsl.w	r2, r0, r2
 80018fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018fe:	bf00      	nop
 8001900:	370c      	adds	r7, #12
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	e000e100 	.word	0xe000e100

08001910 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
 8001916:	4603      	mov	r3, r0
 8001918:	6039      	str	r1, [r7, #0]
 800191a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800191c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001920:	2b00      	cmp	r3, #0
 8001922:	db0a      	blt.n	800193a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	b2da      	uxtb	r2, r3
 8001928:	490c      	ldr	r1, [pc, #48]	; (800195c <__NVIC_SetPriority+0x4c>)
 800192a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800192e:	0112      	lsls	r2, r2, #4
 8001930:	b2d2      	uxtb	r2, r2
 8001932:	440b      	add	r3, r1
 8001934:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001938:	e00a      	b.n	8001950 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	b2da      	uxtb	r2, r3
 800193e:	4908      	ldr	r1, [pc, #32]	; (8001960 <__NVIC_SetPriority+0x50>)
 8001940:	79fb      	ldrb	r3, [r7, #7]
 8001942:	f003 030f 	and.w	r3, r3, #15
 8001946:	3b04      	subs	r3, #4
 8001948:	0112      	lsls	r2, r2, #4
 800194a:	b2d2      	uxtb	r2, r2
 800194c:	440b      	add	r3, r1
 800194e:	761a      	strb	r2, [r3, #24]
}
 8001950:	bf00      	nop
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr
 800195c:	e000e100 	.word	0xe000e100
 8001960:	e000ed00 	.word	0xe000ed00

08001964 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001964:	b480      	push	{r7}
 8001966:	b089      	sub	sp, #36	; 0x24
 8001968:	af00      	add	r7, sp, #0
 800196a:	60f8      	str	r0, [r7, #12]
 800196c:	60b9      	str	r1, [r7, #8]
 800196e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	f003 0307 	and.w	r3, r3, #7
 8001976:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	f1c3 0307 	rsb	r3, r3, #7
 800197e:	2b04      	cmp	r3, #4
 8001980:	bf28      	it	cs
 8001982:	2304      	movcs	r3, #4
 8001984:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001986:	69fb      	ldr	r3, [r7, #28]
 8001988:	3304      	adds	r3, #4
 800198a:	2b06      	cmp	r3, #6
 800198c:	d902      	bls.n	8001994 <NVIC_EncodePriority+0x30>
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	3b03      	subs	r3, #3
 8001992:	e000      	b.n	8001996 <NVIC_EncodePriority+0x32>
 8001994:	2300      	movs	r3, #0
 8001996:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001998:	f04f 32ff 	mov.w	r2, #4294967295
 800199c:	69bb      	ldr	r3, [r7, #24]
 800199e:	fa02 f303 	lsl.w	r3, r2, r3
 80019a2:	43da      	mvns	r2, r3
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	401a      	ands	r2, r3
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019ac:	f04f 31ff 	mov.w	r1, #4294967295
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	fa01 f303 	lsl.w	r3, r1, r3
 80019b6:	43d9      	mvns	r1, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019bc:	4313      	orrs	r3, r2
         );
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3724      	adds	r7, #36	; 0x24
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
	...

080019cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	3b01      	subs	r3, #1
 80019d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019dc:	d301      	bcc.n	80019e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019de:	2301      	movs	r3, #1
 80019e0:	e00f      	b.n	8001a02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019e2:	4a0a      	ldr	r2, [pc, #40]	; (8001a0c <SysTick_Config+0x40>)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	3b01      	subs	r3, #1
 80019e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019ea:	210f      	movs	r1, #15
 80019ec:	f04f 30ff 	mov.w	r0, #4294967295
 80019f0:	f7ff ff8e 	bl	8001910 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019f4:	4b05      	ldr	r3, [pc, #20]	; (8001a0c <SysTick_Config+0x40>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019fa:	4b04      	ldr	r3, [pc, #16]	; (8001a0c <SysTick_Config+0x40>)
 80019fc:	2207      	movs	r2, #7
 80019fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a00:	2300      	movs	r3, #0
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	3708      	adds	r7, #8
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	e000e010 	.word	0xe000e010

08001a10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a18:	6878      	ldr	r0, [r7, #4]
 8001a1a:	f7ff ff29 	bl	8001870 <__NVIC_SetPriorityGrouping>
}
 8001a1e:	bf00      	nop
 8001a20:	3708      	adds	r7, #8
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}

08001a26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a26:	b580      	push	{r7, lr}
 8001a28:	b086      	sub	sp, #24
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	60b9      	str	r1, [r7, #8]
 8001a30:	607a      	str	r2, [r7, #4]
 8001a32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a34:	2300      	movs	r3, #0
 8001a36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a38:	f7ff ff3e 	bl	80018b8 <__NVIC_GetPriorityGrouping>
 8001a3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a3e:	687a      	ldr	r2, [r7, #4]
 8001a40:	68b9      	ldr	r1, [r7, #8]
 8001a42:	6978      	ldr	r0, [r7, #20]
 8001a44:	f7ff ff8e 	bl	8001964 <NVIC_EncodePriority>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a4e:	4611      	mov	r1, r2
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7ff ff5d 	bl	8001910 <__NVIC_SetPriority>
}
 8001a56:	bf00      	nop
 8001a58:	3718      	adds	r7, #24
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b082      	sub	sp, #8
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	4603      	mov	r3, r0
 8001a66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f7ff ff31 	bl	80018d4 <__NVIC_EnableIRQ>
}
 8001a72:	bf00      	nop
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	b082      	sub	sp, #8
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a82:	6878      	ldr	r0, [r7, #4]
 8001a84:	f7ff ffa2 	bl	80019cc <SysTick_Config>
 8001a88:	4603      	mov	r3, r0
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	3708      	adds	r7, #8
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}

08001a92 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001a92:	b580      	push	{r7, lr}
 8001a94:	b084      	sub	sp, #16
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d101      	bne.n	8001aa8 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	e037      	b.n	8001b18 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2202      	movs	r2, #2
 8001aac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001abe:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001ac2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001acc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	68db      	ldr	r3, [r3, #12]
 8001ad2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ad8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	695b      	ldr	r3, [r3, #20]
 8001ade:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ae4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	69db      	ldr	r3, [r3, #28]
 8001aea:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001aec:	68fa      	ldr	r2, [r7, #12]
 8001aee:	4313      	orrs	r3, r2
 8001af0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	68fa      	ldr	r2, [r7, #12]
 8001af8:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	f000 f98c 	bl	8001e18 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2200      	movs	r2, #0
 8001b04:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2201      	movs	r2, #1
 8001b0a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2200      	movs	r2, #0
 8001b12:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8001b16:	2300      	movs	r3, #0
}  
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3710      	adds	r7, #16
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b086      	sub	sp, #24
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	60f8      	str	r0, [r7, #12]
 8001b28:	60b9      	str	r1, [r7, #8]
 8001b2a:	607a      	str	r2, [r7, #4]
 8001b2c:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	d101      	bne.n	8001b40 <HAL_DMA_Start_IT+0x20>
 8001b3c:	2302      	movs	r3, #2
 8001b3e:	e04a      	b.n	8001bd6 <HAL_DMA_Start_IT+0xb6>
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	2201      	movs	r2, #1
 8001b44:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d13a      	bne.n	8001bc8 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	2202      	movs	r2, #2
 8001b56:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f022 0201 	bic.w	r2, r2, #1
 8001b6e:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	68b9      	ldr	r1, [r7, #8]
 8001b76:	68f8      	ldr	r0, [r7, #12]
 8001b78:	f000 f91f 	bl	8001dba <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d008      	beq.n	8001b96 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f042 020e 	orr.w	r2, r2, #14
 8001b92:	601a      	str	r2, [r3, #0]
 8001b94:	e00f      	b.n	8001bb6 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	681a      	ldr	r2, [r3, #0]
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f042 020a 	orr.w	r2, r2, #10
 8001ba4:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f022 0204 	bic.w	r2, r2, #4
 8001bb4:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f042 0201 	orr.w	r2, r2, #1
 8001bc4:	601a      	str	r2, [r3, #0]
 8001bc6:	e005      	b.n	8001bd4 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	2200      	movs	r2, #0
 8001bcc:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8001bd0:	2302      	movs	r3, #2
 8001bd2:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8001bd4:	7dfb      	ldrb	r3, [r7, #23]
} 
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3718      	adds	r7, #24
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}

08001bde <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001bde:	b580      	push	{r7, lr}
 8001be0:	b084      	sub	sp, #16
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001be6:	2300      	movs	r3, #0
 8001be8:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d005      	beq.n	8001c00 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2204      	movs	r2, #4
 8001bf8:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	73fb      	strb	r3, [r7, #15]
 8001bfe:	e027      	b.n	8001c50 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f022 020e 	bic.w	r2, r2, #14
 8001c0e:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f022 0201 	bic.w	r2, r2, #1
 8001c1e:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c28:	2101      	movs	r1, #1
 8001c2a:	fa01 f202 	lsl.w	r2, r1, r2
 8001c2e:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2201      	movs	r2, #1
 8001c34:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d003      	beq.n	8001c50 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c4c:	6878      	ldr	r0, [r7, #4]
 8001c4e:	4798      	blx	r3
    } 
  }
  return status;
 8001c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3710      	adds	r7, #16
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}

08001c5a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c5a:	b580      	push	{r7, lr}
 8001c5c:	b084      	sub	sp, #16
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c76:	2204      	movs	r2, #4
 8001c78:	409a      	lsls	r2, r3
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d024      	beq.n	8001ccc <HAL_DMA_IRQHandler+0x72>
 8001c82:	68bb      	ldr	r3, [r7, #8]
 8001c84:	f003 0304 	and.w	r3, r3, #4
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d01f      	beq.n	8001ccc <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f003 0320 	and.w	r3, r3, #32
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d107      	bne.n	8001caa <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f022 0204 	bic.w	r2, r2, #4
 8001ca8:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cb2:	2104      	movs	r1, #4
 8001cb4:	fa01 f202 	lsl.w	r2, r1, r2
 8001cb8:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d06a      	beq.n	8001d98 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cc6:	6878      	ldr	r0, [r7, #4]
 8001cc8:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8001cca:	e065      	b.n	8001d98 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd0:	2202      	movs	r2, #2
 8001cd2:	409a      	lsls	r2, r3
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d02c      	beq.n	8001d36 <HAL_DMA_IRQHandler+0xdc>
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	f003 0302 	and.w	r3, r3, #2
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d027      	beq.n	8001d36 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f003 0320 	and.w	r3, r3, #32
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d10b      	bne.n	8001d0c <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f022 020a 	bic.w	r2, r2, #10
 8001d02:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2201      	movs	r2, #1
 8001d08:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d14:	2102      	movs	r1, #2
 8001d16:	fa01 f202 	lsl.w	r2, r1, r2
 8001d1a:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2200      	movs	r2, #0
 8001d20:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d035      	beq.n	8001d98 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d30:	6878      	ldr	r0, [r7, #4]
 8001d32:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8001d34:	e030      	b.n	8001d98 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3a:	2208      	movs	r2, #8
 8001d3c:	409a      	lsls	r2, r3
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	4013      	ands	r3, r2
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d028      	beq.n	8001d98 <HAL_DMA_IRQHandler+0x13e>
 8001d46:	68bb      	ldr	r3, [r7, #8]
 8001d48:	f003 0308 	and.w	r3, r3, #8
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d023      	beq.n	8001d98 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f022 020e 	bic.w	r2, r2, #14
 8001d5e:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d68:	2101      	movs	r1, #1
 8001d6a:	fa01 f202 	lsl.w	r2, r1, r2
 8001d6e:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2201      	movs	r2, #1
 8001d74:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2201      	movs	r2, #1
 8001d7a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2200      	movs	r2, #0
 8001d82:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d004      	beq.n	8001d98 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	4798      	blx	r3
    }
  }
}  
 8001d96:	e7ff      	b.n	8001d98 <HAL_DMA_IRQHandler+0x13e>
 8001d98:	bf00      	nop
 8001d9a:	3710      	adds	r7, #16
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}

08001da0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	370c      	adds	r7, #12
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr

08001dba <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001dba:	b480      	push	{r7}
 8001dbc:	b085      	sub	sp, #20
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	60f8      	str	r0, [r7, #12]
 8001dc2:	60b9      	str	r1, [r7, #8]
 8001dc4:	607a      	str	r2, [r7, #4]
 8001dc6:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dd0:	2101      	movs	r1, #1
 8001dd2:	fa01 f202 	lsl.w	r2, r1, r2
 8001dd6:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	683a      	ldr	r2, [r7, #0]
 8001dde:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	2b10      	cmp	r3, #16
 8001de6:	d108      	bne.n	8001dfa <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	687a      	ldr	r2, [r7, #4]
 8001dee:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	68ba      	ldr	r2, [r7, #8]
 8001df6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001df8:	e007      	b.n	8001e0a <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	68ba      	ldr	r2, [r7, #8]
 8001e00:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	687a      	ldr	r2, [r7, #4]
 8001e08:	60da      	str	r2, [r3, #12]
}
 8001e0a:	bf00      	nop
 8001e0c:	3714      	adds	r7, #20
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
	...

08001e18 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	461a      	mov	r2, r3
 8001e26:	4b09      	ldr	r3, [pc, #36]	; (8001e4c <DMA_CalcBaseAndBitshift+0x34>)
 8001e28:	4413      	add	r3, r2
 8001e2a:	4a09      	ldr	r2, [pc, #36]	; (8001e50 <DMA_CalcBaseAndBitshift+0x38>)
 8001e2c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e30:	091b      	lsrs	r3, r3, #4
 8001e32:	009a      	lsls	r2, r3, #2
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	4a06      	ldr	r2, [pc, #24]	; (8001e54 <DMA_CalcBaseAndBitshift+0x3c>)
 8001e3c:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001e3e:	bf00      	nop
 8001e40:	370c      	adds	r7, #12
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr
 8001e4a:	bf00      	nop
 8001e4c:	bffdfff8 	.word	0xbffdfff8
 8001e50:	cccccccd 	.word	0xcccccccd
 8001e54:	40020000 	.word	0x40020000

08001e58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b087      	sub	sp, #28
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e62:	2300      	movs	r3, #0
 8001e64:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e66:	e14e      	b.n	8002106 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	2101      	movs	r1, #1
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	fa01 f303 	lsl.w	r3, r1, r3
 8001e74:	4013      	ands	r3, r2
 8001e76:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	f000 8140 	beq.w	8002100 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f003 0303 	and.w	r3, r3, #3
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d005      	beq.n	8001e98 <HAL_GPIO_Init+0x40>
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f003 0303 	and.w	r3, r3, #3
 8001e94:	2b02      	cmp	r3, #2
 8001e96:	d130      	bne.n	8001efa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	005b      	lsls	r3, r3, #1
 8001ea2:	2203      	movs	r2, #3
 8001ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea8:	43db      	mvns	r3, r3
 8001eaa:	693a      	ldr	r2, [r7, #16]
 8001eac:	4013      	ands	r3, r2
 8001eae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	68da      	ldr	r2, [r3, #12]
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	005b      	lsls	r3, r3, #1
 8001eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebc:	693a      	ldr	r2, [r7, #16]
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	693a      	ldr	r2, [r7, #16]
 8001ec6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ece:	2201      	movs	r2, #1
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed6:	43db      	mvns	r3, r3
 8001ed8:	693a      	ldr	r2, [r7, #16]
 8001eda:	4013      	ands	r3, r2
 8001edc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	091b      	lsrs	r3, r3, #4
 8001ee4:	f003 0201 	and.w	r2, r3, #1
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	fa02 f303 	lsl.w	r3, r2, r3
 8001eee:	693a      	ldr	r2, [r7, #16]
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	693a      	ldr	r2, [r7, #16]
 8001ef8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	f003 0303 	and.w	r3, r3, #3
 8001f02:	2b03      	cmp	r3, #3
 8001f04:	d017      	beq.n	8001f36 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	68db      	ldr	r3, [r3, #12]
 8001f0a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	005b      	lsls	r3, r3, #1
 8001f10:	2203      	movs	r2, #3
 8001f12:	fa02 f303 	lsl.w	r3, r2, r3
 8001f16:	43db      	mvns	r3, r3
 8001f18:	693a      	ldr	r2, [r7, #16]
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	689a      	ldr	r2, [r3, #8]
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	005b      	lsls	r3, r3, #1
 8001f26:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2a:	693a      	ldr	r2, [r7, #16]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	693a      	ldr	r2, [r7, #16]
 8001f34:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	f003 0303 	and.w	r3, r3, #3
 8001f3e:	2b02      	cmp	r3, #2
 8001f40:	d123      	bne.n	8001f8a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f42:	697b      	ldr	r3, [r7, #20]
 8001f44:	08da      	lsrs	r2, r3, #3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	3208      	adds	r2, #8
 8001f4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f4e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	f003 0307 	and.w	r3, r3, #7
 8001f56:	009b      	lsls	r3, r3, #2
 8001f58:	220f      	movs	r2, #15
 8001f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5e:	43db      	mvns	r3, r3
 8001f60:	693a      	ldr	r2, [r7, #16]
 8001f62:	4013      	ands	r3, r2
 8001f64:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	691a      	ldr	r2, [r3, #16]
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	f003 0307 	and.w	r3, r3, #7
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	fa02 f303 	lsl.w	r3, r2, r3
 8001f76:	693a      	ldr	r2, [r7, #16]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	08da      	lsrs	r2, r3, #3
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	3208      	adds	r2, #8
 8001f84:	6939      	ldr	r1, [r7, #16]
 8001f86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	005b      	lsls	r3, r3, #1
 8001f94:	2203      	movs	r2, #3
 8001f96:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9a:	43db      	mvns	r3, r3
 8001f9c:	693a      	ldr	r2, [r7, #16]
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f003 0203 	and.w	r2, r3, #3
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	005b      	lsls	r3, r3, #1
 8001fae:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb2:	693a      	ldr	r2, [r7, #16]
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	693a      	ldr	r2, [r7, #16]
 8001fbc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	f000 809a 	beq.w	8002100 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fcc:	4b55      	ldr	r3, [pc, #340]	; (8002124 <HAL_GPIO_Init+0x2cc>)
 8001fce:	699b      	ldr	r3, [r3, #24]
 8001fd0:	4a54      	ldr	r2, [pc, #336]	; (8002124 <HAL_GPIO_Init+0x2cc>)
 8001fd2:	f043 0301 	orr.w	r3, r3, #1
 8001fd6:	6193      	str	r3, [r2, #24]
 8001fd8:	4b52      	ldr	r3, [pc, #328]	; (8002124 <HAL_GPIO_Init+0x2cc>)
 8001fda:	699b      	ldr	r3, [r3, #24]
 8001fdc:	f003 0301 	and.w	r3, r3, #1
 8001fe0:	60bb      	str	r3, [r7, #8]
 8001fe2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001fe4:	4a50      	ldr	r2, [pc, #320]	; (8002128 <HAL_GPIO_Init+0x2d0>)
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	089b      	lsrs	r3, r3, #2
 8001fea:	3302      	adds	r3, #2
 8001fec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ff0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	f003 0303 	and.w	r3, r3, #3
 8001ff8:	009b      	lsls	r3, r3, #2
 8001ffa:	220f      	movs	r2, #15
 8001ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8002000:	43db      	mvns	r3, r3
 8002002:	693a      	ldr	r2, [r7, #16]
 8002004:	4013      	ands	r3, r2
 8002006:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800200e:	d013      	beq.n	8002038 <HAL_GPIO_Init+0x1e0>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	4a46      	ldr	r2, [pc, #280]	; (800212c <HAL_GPIO_Init+0x2d4>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d00d      	beq.n	8002034 <HAL_GPIO_Init+0x1dc>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	4a45      	ldr	r2, [pc, #276]	; (8002130 <HAL_GPIO_Init+0x2d8>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d007      	beq.n	8002030 <HAL_GPIO_Init+0x1d8>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	4a44      	ldr	r2, [pc, #272]	; (8002134 <HAL_GPIO_Init+0x2dc>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d101      	bne.n	800202c <HAL_GPIO_Init+0x1d4>
 8002028:	2303      	movs	r3, #3
 800202a:	e006      	b.n	800203a <HAL_GPIO_Init+0x1e2>
 800202c:	2305      	movs	r3, #5
 800202e:	e004      	b.n	800203a <HAL_GPIO_Init+0x1e2>
 8002030:	2302      	movs	r3, #2
 8002032:	e002      	b.n	800203a <HAL_GPIO_Init+0x1e2>
 8002034:	2301      	movs	r3, #1
 8002036:	e000      	b.n	800203a <HAL_GPIO_Init+0x1e2>
 8002038:	2300      	movs	r3, #0
 800203a:	697a      	ldr	r2, [r7, #20]
 800203c:	f002 0203 	and.w	r2, r2, #3
 8002040:	0092      	lsls	r2, r2, #2
 8002042:	4093      	lsls	r3, r2
 8002044:	693a      	ldr	r2, [r7, #16]
 8002046:	4313      	orrs	r3, r2
 8002048:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800204a:	4937      	ldr	r1, [pc, #220]	; (8002128 <HAL_GPIO_Init+0x2d0>)
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	089b      	lsrs	r3, r3, #2
 8002050:	3302      	adds	r3, #2
 8002052:	693a      	ldr	r2, [r7, #16]
 8002054:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002058:	4b37      	ldr	r3, [pc, #220]	; (8002138 <HAL_GPIO_Init+0x2e0>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	43db      	mvns	r3, r3
 8002062:	693a      	ldr	r2, [r7, #16]
 8002064:	4013      	ands	r3, r2
 8002066:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002070:	2b00      	cmp	r3, #0
 8002072:	d003      	beq.n	800207c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8002074:	693a      	ldr	r2, [r7, #16]
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	4313      	orrs	r3, r2
 800207a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800207c:	4a2e      	ldr	r2, [pc, #184]	; (8002138 <HAL_GPIO_Init+0x2e0>)
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002082:	4b2d      	ldr	r3, [pc, #180]	; (8002138 <HAL_GPIO_Init+0x2e0>)
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	43db      	mvns	r3, r3
 800208c:	693a      	ldr	r2, [r7, #16]
 800208e:	4013      	ands	r3, r2
 8002090:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d003      	beq.n	80020a6 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800209e:	693a      	ldr	r2, [r7, #16]
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	4313      	orrs	r3, r2
 80020a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80020a6:	4a24      	ldr	r2, [pc, #144]	; (8002138 <HAL_GPIO_Init+0x2e0>)
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020ac:	4b22      	ldr	r3, [pc, #136]	; (8002138 <HAL_GPIO_Init+0x2e0>)
 80020ae:	689b      	ldr	r3, [r3, #8]
 80020b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	43db      	mvns	r3, r3
 80020b6:	693a      	ldr	r2, [r7, #16]
 80020b8:	4013      	ands	r3, r2
 80020ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d003      	beq.n	80020d0 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80020c8:	693a      	ldr	r2, [r7, #16]
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	4313      	orrs	r3, r2
 80020ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80020d0:	4a19      	ldr	r2, [pc, #100]	; (8002138 <HAL_GPIO_Init+0x2e0>)
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80020d6:	4b18      	ldr	r3, [pc, #96]	; (8002138 <HAL_GPIO_Init+0x2e0>)
 80020d8:	68db      	ldr	r3, [r3, #12]
 80020da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	43db      	mvns	r3, r3
 80020e0:	693a      	ldr	r2, [r7, #16]
 80020e2:	4013      	ands	r3, r2
 80020e4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d003      	beq.n	80020fa <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80020f2:	693a      	ldr	r2, [r7, #16]
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	4313      	orrs	r3, r2
 80020f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80020fa:	4a0f      	ldr	r2, [pc, #60]	; (8002138 <HAL_GPIO_Init+0x2e0>)
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	3301      	adds	r3, #1
 8002104:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	fa22 f303 	lsr.w	r3, r2, r3
 8002110:	2b00      	cmp	r3, #0
 8002112:	f47f aea9 	bne.w	8001e68 <HAL_GPIO_Init+0x10>
  }
}
 8002116:	bf00      	nop
 8002118:	371c      	adds	r7, #28
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	40021000 	.word	0x40021000
 8002128:	40010000 	.word	0x40010000
 800212c:	48000400 	.word	0x48000400
 8002130:	48000800 	.word	0x48000800
 8002134:	48000c00 	.word	0x48000c00
 8002138:	40010400 	.word	0x40010400

0800213c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800213c:	b480      	push	{r7}
 800213e:	b083      	sub	sp, #12
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
 8002144:	460b      	mov	r3, r1
 8002146:	807b      	strh	r3, [r7, #2]
 8002148:	4613      	mov	r3, r2
 800214a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800214c:	787b      	ldrb	r3, [r7, #1]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d003      	beq.n	800215a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002152:	887a      	ldrh	r2, [r7, #2]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002158:	e002      	b.n	8002160 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800215a:	887a      	ldrh	r2, [r7, #2]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002160:	bf00      	nop
 8002162:	370c      	adds	r7, #12
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	4603      	mov	r3, r0
 8002174:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002176:	4b08      	ldr	r3, [pc, #32]	; (8002198 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002178:	695a      	ldr	r2, [r3, #20]
 800217a:	88fb      	ldrh	r3, [r7, #6]
 800217c:	4013      	ands	r3, r2
 800217e:	2b00      	cmp	r3, #0
 8002180:	d006      	beq.n	8002190 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002182:	4a05      	ldr	r2, [pc, #20]	; (8002198 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002184:	88fb      	ldrh	r3, [r7, #6]
 8002186:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002188:	88fb      	ldrh	r3, [r7, #6]
 800218a:	4618      	mov	r0, r3
 800218c:	f000 f806 	bl	800219c <HAL_GPIO_EXTI_Callback>
  }
}
 8002190:	bf00      	nop
 8002192:	3708      	adds	r7, #8
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}
 8002198:	40010400 	.word	0x40010400

0800219c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	4603      	mov	r3, r0
 80021a4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80021a6:	bf00      	nop
 80021a8:	370c      	adds	r7, #12
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr

080021b2 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80021b2:	b580      	push	{r7, lr}
 80021b4:	b082      	sub	sp, #8
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d101      	bne.n	80021c4 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80021c0:	2301      	movs	r3, #1
 80021c2:	e081      	b.n	80022c8 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d106      	bne.n	80021de <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2200      	movs	r2, #0
 80021d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	f7fe fb57 	bl	800088c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2224      	movs	r2, #36	; 0x24
 80021e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f022 0201 	bic.w	r2, r2, #1
 80021f4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	685a      	ldr	r2, [r3, #4]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002202:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	689a      	ldr	r2, [r3, #8]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002212:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	2b01      	cmp	r3, #1
 800221a:	d107      	bne.n	800222c <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	689a      	ldr	r2, [r3, #8]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002228:	609a      	str	r2, [r3, #8]
 800222a:	e006      	b.n	800223a <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	689a      	ldr	r2, [r3, #8]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002238:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	68db      	ldr	r3, [r3, #12]
 800223e:	2b02      	cmp	r3, #2
 8002240:	d104      	bne.n	800224c <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800224a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	687a      	ldr	r2, [r7, #4]
 8002254:	6812      	ldr	r2, [r2, #0]
 8002256:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800225a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800225e:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	68da      	ldr	r2, [r3, #12]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800226e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	691a      	ldr	r2, [r3, #16]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	695b      	ldr	r3, [r3, #20]
 8002278:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	699b      	ldr	r3, [r3, #24]
 8002280:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	430a      	orrs	r2, r1
 8002288:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	69d9      	ldr	r1, [r3, #28]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6a1a      	ldr	r2, [r3, #32]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	430a      	orrs	r2, r1
 8002298:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	681a      	ldr	r2, [r3, #0]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f042 0201 	orr.w	r2, r2, #1
 80022a8:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2200      	movs	r2, #0
 80022ae:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2220      	movs	r2, #32
 80022b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2200      	movs	r2, #0
 80022bc:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2200      	movs	r2, #0
 80022c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80022c6:	2300      	movs	r3, #0
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	3708      	adds	r7, #8
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}

080022d0 <HAL_I2C_Slave_Seq_Transmit_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                                uint32_t XferOptions)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b084      	sub	sp, #16
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	60f8      	str	r0, [r7, #12]
 80022d8:	60b9      	str	r1, [r7, #8]
 80022da:	603b      	str	r3, [r7, #0]
 80022dc:	4613      	mov	r3, r2
 80022de:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80022ec:	2b28      	cmp	r3, #40	; 0x28
 80022ee:	f040 808a 	bne.w	8002406 <HAL_I2C_Slave_Seq_Transmit_IT+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 80022f2:	68bb      	ldr	r3, [r7, #8]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d002      	beq.n	80022fe <HAL_I2C_Slave_Seq_Transmit_IT+0x2e>
 80022f8:	88fb      	ldrh	r3, [r7, #6]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d105      	bne.n	800230a <HAL_I2C_Slave_Seq_Transmit_IT+0x3a>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002304:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	e07e      	b.n	8002408 <HAL_I2C_Slave_Seq_Transmit_IT+0x138>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800230a:	f248 0101 	movw	r1, #32769	; 0x8001
 800230e:	68f8      	ldr	r0, [r7, #12]
 8002310:	f001 f9e0 	bl	80036d4 <I2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800231a:	2b01      	cmp	r3, #1
 800231c:	d101      	bne.n	8002322 <HAL_I2C_Slave_Seq_Transmit_IT+0x52>
 800231e:	2302      	movs	r3, #2
 8002320:	e072      	b.n	8002408 <HAL_I2C_Slave_Seq_Transmit_IT+0x138>
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	2201      	movs	r2, #1
 8002326:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave RX state to TX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002330:	b2db      	uxtb	r3, r3
 8002332:	2b2a      	cmp	r3, #42	; 0x2a
 8002334:	d12a      	bne.n	800238c <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
    {
      /* Disable associated Interrupts */
      I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002336:	2102      	movs	r1, #2
 8002338:	68f8      	ldr	r0, [r7, #12]
 800233a:	f001 f9cb 	bl	80036d4 <I2C_Disable_IRQ>

      /* Abort DMA Xfer if any */
      if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002348:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800234c:	d11e      	bne.n	800238c <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
      {
        hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800235c:	601a      	str	r2, [r3, #0]

        if (hi2c->hdmarx != NULL)
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002362:	2b00      	cmp	r3, #0
 8002364:	d012      	beq.n	800238c <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800236a:	4a29      	ldr	r2, [pc, #164]	; (8002410 <HAL_I2C_Slave_Seq_Transmit_IT+0x140>)
 800236c:	635a      	str	r2, [r3, #52]	; 0x34

          /* Abort DMA RX */
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002372:	4618      	mov	r0, r3
 8002374:	f7ff fc33 	bl	8001bde <HAL_DMA_Abort_IT>
 8002378:	4603      	mov	r3, r0
 800237a:	2b00      	cmp	r3, #0
 800237c:	d006      	beq.n	800238c <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002382:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002384:	68fa      	ldr	r2, [r7, #12]
 8002386:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002388:	4610      	mov	r0, r2
 800238a:	4798      	blx	r3
          }
        }
      }
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	2229      	movs	r2, #41	; 0x29
 8002390:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	2220      	movs	r2, #32
 8002398:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2200      	movs	r2, #0
 80023a0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	685a      	ldr	r2, [r3, #4]
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80023b0:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	68ba      	ldr	r2, [r7, #8]
 80023b6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	88fa      	ldrh	r2, [r7, #6]
 80023bc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023c2:	b29a      	uxth	r2, r3
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	683a      	ldr	r2, [r7, #0]
 80023cc:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	4a10      	ldr	r2, [pc, #64]	; (8002414 <HAL_I2C_Slave_Seq_Transmit_IT+0x144>)
 80023d2:	635a      	str	r2, [r3, #52]	; 0x34

    if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	699b      	ldr	r3, [r3, #24]
 80023da:	0c1b      	lsrs	r3, r3, #16
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	f003 0301 	and.w	r3, r3, #1
 80023e2:	b2db      	uxtb	r3, r3
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d103      	bne.n	80023f0 <HAL_I2C_Slave_Seq_Transmit_IT+0x120>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2208      	movs	r2, #8
 80023ee:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	2200      	movs	r2, #0
 80023f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
 80023f8:	f248 0101 	movw	r1, #32769	; 0x8001
 80023fc:	68f8      	ldr	r0, [r7, #12]
 80023fe:	f001 f905 	bl	800360c <I2C_Enable_IRQ>

    return HAL_OK;
 8002402:	2300      	movs	r3, #0
 8002404:	e000      	b.n	8002408 <HAL_I2C_Slave_Seq_Transmit_IT+0x138>
  }
  else
  {
    return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
  }
}
 8002408:	4618      	mov	r0, r3
 800240a:	3710      	adds	r7, #16
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	08003573 	.word	0x08003573
 8002414:	080026ff 	.word	0x080026ff

08002418 <HAL_I2C_Slave_Seq_Receive_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                               uint32_t XferOptions)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	60f8      	str	r0, [r7, #12]
 8002420:	60b9      	str	r1, [r7, #8]
 8002422:	603b      	str	r3, [r7, #0]
 8002424:	4613      	mov	r3, r2
 8002426:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800242e:	b2db      	uxtb	r3, r3
 8002430:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8002434:	2b28      	cmp	r3, #40	; 0x28
 8002436:	f040 808a 	bne.w	800254e <HAL_I2C_Slave_Seq_Receive_IT+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d002      	beq.n	8002446 <HAL_I2C_Slave_Seq_Receive_IT+0x2e>
 8002440:	88fb      	ldrh	r3, [r7, #6]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d105      	bne.n	8002452 <HAL_I2C_Slave_Seq_Receive_IT+0x3a>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	f44f 7200 	mov.w	r2, #512	; 0x200
 800244c:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	e07e      	b.n	8002550 <HAL_I2C_Slave_Seq_Receive_IT+0x138>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8002452:	f248 0102 	movw	r1, #32770	; 0x8002
 8002456:	68f8      	ldr	r0, [r7, #12]
 8002458:	f001 f93c 	bl	80036d4 <I2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002462:	2b01      	cmp	r3, #1
 8002464:	d101      	bne.n	800246a <HAL_I2C_Slave_Seq_Receive_IT+0x52>
 8002466:	2302      	movs	r3, #2
 8002468:	e072      	b.n	8002550 <HAL_I2C_Slave_Seq_Receive_IT+0x138>
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	2201      	movs	r2, #1
 800246e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave TX state to RX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002478:	b2db      	uxtb	r3, r3
 800247a:	2b29      	cmp	r3, #41	; 0x29
 800247c:	d12a      	bne.n	80024d4 <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
    {
      /* Disable associated Interrupts */
      I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800247e:	2101      	movs	r1, #1
 8002480:	68f8      	ldr	r0, [r7, #12]
 8002482:	f001 f927 	bl	80036d4 <I2C_Disable_IRQ>

      if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002490:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002494:	d11e      	bne.n	80024d4 <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
      {
        hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80024a4:	601a      	str	r2, [r3, #0]

        /* Abort DMA Xfer if any */
        if (hi2c->hdmatx != NULL)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d012      	beq.n	80024d4 <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024b2:	4a29      	ldr	r2, [pc, #164]	; (8002558 <HAL_I2C_Slave_Seq_Receive_IT+0x140>)
 80024b4:	635a      	str	r2, [r3, #52]	; 0x34

          /* Abort DMA TX */
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024ba:	4618      	mov	r0, r3
 80024bc:	f7ff fb8f 	bl	8001bde <HAL_DMA_Abort_IT>
 80024c0:	4603      	mov	r3, r0
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d006      	beq.n	80024d4 <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024cc:	68fa      	ldr	r2, [r7, #12]
 80024ce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80024d0:	4610      	mov	r0, r2
 80024d2:	4798      	blx	r3
          }
        }
      }
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	222a      	movs	r2, #42	; 0x2a
 80024d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	2220      	movs	r2, #32
 80024e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2200      	movs	r2, #0
 80024e8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	685a      	ldr	r2, [r3, #4]
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80024f8:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	68ba      	ldr	r2, [r7, #8]
 80024fe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	88fa      	ldrh	r2, [r7, #6]
 8002504:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800250a:	b29a      	uxth	r2, r3
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	683a      	ldr	r2, [r7, #0]
 8002514:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	4a10      	ldr	r2, [pc, #64]	; (800255c <HAL_I2C_Slave_Seq_Receive_IT+0x144>)
 800251a:	635a      	str	r2, [r3, #52]	; 0x34

    if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT)
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	699b      	ldr	r3, [r3, #24]
 8002522:	0c1b      	lsrs	r3, r3, #16
 8002524:	b2db      	uxtb	r3, r3
 8002526:	f003 0301 	and.w	r3, r3, #1
 800252a:	b2db      	uxtb	r3, r3
 800252c:	2b00      	cmp	r3, #0
 800252e:	d103      	bne.n	8002538 <HAL_I2C_Slave_Seq_Receive_IT+0x120>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2208      	movs	r2, #8
 8002536:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2200      	movs	r2, #0
 800253c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
 8002540:	f248 0102 	movw	r1, #32770	; 0x8002
 8002544:	68f8      	ldr	r0, [r7, #12]
 8002546:	f001 f861 	bl	800360c <I2C_Enable_IRQ>

    return HAL_OK;
 800254a:	2300      	movs	r3, #0
 800254c:	e000      	b.n	8002550 <HAL_I2C_Slave_Seq_Receive_IT+0x138>
  }
  else
  {
    return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
  }
}
 8002550:	4618      	mov	r0, r3
 8002552:	3710      	adds	r7, #16
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	08003573 	.word	0x08003573
 800255c:	080026ff 	.word	0x080026ff

08002560 <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800256e:	b2db      	uxtb	r3, r3
 8002570:	2b20      	cmp	r3, #32
 8002572:	d10d      	bne.n	8002590 <HAL_I2C_EnableListen_IT+0x30>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2228      	movs	r2, #40	; 0x28
 8002578:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR = I2C_Slave_ISR_IT;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	4a07      	ldr	r2, [pc, #28]	; (800259c <HAL_I2C_EnableListen_IT+0x3c>)
 8002580:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the Address Match interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002582:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f001 f840 	bl	800360c <I2C_Enable_IRQ>

    return HAL_OK;
 800258c:	2300      	movs	r3, #0
 800258e:	e000      	b.n	8002592 <HAL_I2C_EnableListen_IT+0x32>
  }
  else
  {
    return HAL_BUSY;
 8002590:	2302      	movs	r3, #2
  }
}
 8002592:	4618      	mov	r0, r3
 8002594:	3708      	adds	r7, #8
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	080026ff 	.word	0x080026ff

080025a0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b084      	sub	sp, #16
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	699b      	ldr	r3, [r3, #24]
 80025ae:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d005      	beq.n	80025cc <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025c4:	68ba      	ldr	r2, [r7, #8]
 80025c6:	68f9      	ldr	r1, [r7, #12]
 80025c8:	6878      	ldr	r0, [r7, #4]
 80025ca:	4798      	blx	r3
  }
}
 80025cc:	bf00      	nop
 80025ce:	3710      	adds	r7, #16
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}

080025d4 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b086      	sub	sp, #24
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	699b      	ldr	r3, [r3, #24]
 80025e2:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	0a1b      	lsrs	r3, r3, #8
 80025f0:	f003 0301 	and.w	r3, r3, #1
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d010      	beq.n	800261a <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	09db      	lsrs	r3, r3, #7
 80025fc:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002600:	2b00      	cmp	r3, #0
 8002602:	d00a      	beq.n	800261a <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002608:	f043 0201 	orr.w	r2, r3, #1
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002618:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	0a9b      	lsrs	r3, r3, #10
 800261e:	f003 0301 	and.w	r3, r3, #1
 8002622:	2b00      	cmp	r3, #0
 8002624:	d010      	beq.n	8002648 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	09db      	lsrs	r3, r3, #7
 800262a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800262e:	2b00      	cmp	r3, #0
 8002630:	d00a      	beq.n	8002648 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002636:	f043 0208 	orr.w	r2, r3, #8
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002646:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	0a5b      	lsrs	r3, r3, #9
 800264c:	f003 0301 	and.w	r3, r3, #1
 8002650:	2b00      	cmp	r3, #0
 8002652:	d010      	beq.n	8002676 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	09db      	lsrs	r3, r3, #7
 8002658:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800265c:	2b00      	cmp	r3, #0
 800265e:	d00a      	beq.n	8002676 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002664:	f043 0202 	orr.w	r2, r3, #2
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002674:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800267a:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	f003 030b 	and.w	r3, r3, #11
 8002682:	2b00      	cmp	r3, #0
 8002684:	d003      	beq.n	800268e <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8002686:	68f9      	ldr	r1, [r7, #12]
 8002688:	6878      	ldr	r0, [r7, #4]
 800268a:	f000 fe57 	bl	800333c <I2C_ITError>
  }
}
 800268e:	bf00      	nop
 8002690:	3718      	adds	r7, #24
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}

08002696 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002696:	b480      	push	{r7}
 8002698:	b083      	sub	sp, #12
 800269a:	af00      	add	r7, sp, #0
 800269c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800269e:	bf00      	nop
 80026a0:	370c      	adds	r7, #12
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr

080026aa <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80026aa:	b480      	push	{r7}
 80026ac:	b083      	sub	sp, #12
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80026b2:	bf00      	nop
 80026b4:	370c      	adds	r7, #12
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr

080026be <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80026be:	b480      	push	{r7}
 80026c0:	b083      	sub	sp, #12
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80026c6:	bf00      	nop
 80026c8:	370c      	adds	r7, #12
 80026ca:	46bd      	mov	sp, r7
 80026cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d0:	4770      	bx	lr

080026d2 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80026d2:	b480      	push	{r7}
 80026d4:	b083      	sub	sp, #12
 80026d6:	af00      	add	r7, sp, #0
 80026d8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80026da:	bf00      	nop
 80026dc:	370c      	adds	r7, #12
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr

080026e6 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 80026e6:	b480      	push	{r7}
 80026e8:	b083      	sub	sp, #12
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	370c      	adds	r7, #12
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr

080026fe <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80026fe:	b580      	push	{r7, lr}
 8002700:	b086      	sub	sp, #24
 8002702:	af00      	add	r7, sp, #0
 8002704:	60f8      	str	r0, [r7, #12]
 8002706:	60b9      	str	r1, [r7, #8]
 8002708:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800270e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800271a:	2b01      	cmp	r3, #1
 800271c:	d101      	bne.n	8002722 <I2C_Slave_ISR_IT+0x24>
 800271e:	2302      	movs	r3, #2
 8002720:	e0ec      	b.n	80028fc <I2C_Slave_ISR_IT+0x1fe>
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	2201      	movs	r2, #1
 8002726:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	095b      	lsrs	r3, r3, #5
 800272e:	f003 0301 	and.w	r3, r3, #1
 8002732:	2b00      	cmp	r3, #0
 8002734:	d009      	beq.n	800274a <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	095b      	lsrs	r3, r3, #5
 800273a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800273e:	2b00      	cmp	r3, #0
 8002740:	d003      	beq.n	800274a <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8002742:	6939      	ldr	r1, [r7, #16]
 8002744:	68f8      	ldr	r0, [r7, #12]
 8002746:	f000 fc99 	bl	800307c <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	091b      	lsrs	r3, r3, #4
 800274e:	f003 0301 	and.w	r3, r3, #1
 8002752:	2b00      	cmp	r3, #0
 8002754:	d04d      	beq.n	80027f2 <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	091b      	lsrs	r3, r3, #4
 800275a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800275e:	2b00      	cmp	r3, #0
 8002760:	d047      	beq.n	80027f2 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002766:	b29b      	uxth	r3, r3
 8002768:	2b00      	cmp	r3, #0
 800276a:	d128      	bne.n	80027be <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002772:	b2db      	uxtb	r3, r3
 8002774:	2b28      	cmp	r3, #40	; 0x28
 8002776:	d108      	bne.n	800278a <I2C_Slave_ISR_IT+0x8c>
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800277e:	d104      	bne.n	800278a <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002780:	6939      	ldr	r1, [r7, #16]
 8002782:	68f8      	ldr	r0, [r7, #12]
 8002784:	f000 fd84 	bl	8003290 <I2C_ITListenCplt>
 8002788:	e032      	b.n	80027f0 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002790:	b2db      	uxtb	r3, r3
 8002792:	2b29      	cmp	r3, #41	; 0x29
 8002794:	d10e      	bne.n	80027b4 <I2C_Slave_ISR_IT+0xb6>
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800279c:	d00a      	beq.n	80027b4 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	2210      	movs	r2, #16
 80027a4:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80027a6:	68f8      	ldr	r0, [r7, #12]
 80027a8:	f000 febf 	bl	800352a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80027ac:	68f8      	ldr	r0, [r7, #12]
 80027ae:	f000 fb3d 	bl	8002e2c <I2C_ITSlaveSeqCplt>
 80027b2:	e01d      	b.n	80027f0 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2210      	movs	r2, #16
 80027ba:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80027bc:	e096      	b.n	80028ec <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	2210      	movs	r2, #16
 80027c4:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ca:	f043 0204 	orr.w	r2, r3, #4
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d004      	beq.n	80027e2 <I2C_Slave_ISR_IT+0xe4>
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027de:	f040 8085 	bne.w	80028ec <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027e6:	4619      	mov	r1, r3
 80027e8:	68f8      	ldr	r0, [r7, #12]
 80027ea:	f000 fda7 	bl	800333c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80027ee:	e07d      	b.n	80028ec <I2C_Slave_ISR_IT+0x1ee>
 80027f0:	e07c      	b.n	80028ec <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	089b      	lsrs	r3, r3, #2
 80027f6:	f003 0301 	and.w	r3, r3, #1
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d030      	beq.n	8002860 <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	089b      	lsrs	r3, r3, #2
 8002802:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002806:	2b00      	cmp	r3, #0
 8002808:	d02a      	beq.n	8002860 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800280e:	b29b      	uxth	r3, r3
 8002810:	2b00      	cmp	r3, #0
 8002812:	d018      	beq.n	8002846 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800281e:	b2d2      	uxtb	r2, r2
 8002820:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002826:	1c5a      	adds	r2, r3, #1
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002830:	3b01      	subs	r3, #1
 8002832:	b29a      	uxth	r2, r3
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800283c:	b29b      	uxth	r3, r3
 800283e:	3b01      	subs	r3, #1
 8002840:	b29a      	uxth	r2, r3
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800284a:	b29b      	uxth	r3, r3
 800284c:	2b00      	cmp	r3, #0
 800284e:	d14f      	bne.n	80028f0 <I2C_Slave_ISR_IT+0x1f2>
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002856:	d04b      	beq.n	80028f0 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8002858:	68f8      	ldr	r0, [r7, #12]
 800285a:	f000 fae7 	bl	8002e2c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800285e:	e047      	b.n	80028f0 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	08db      	lsrs	r3, r3, #3
 8002864:	f003 0301 	and.w	r3, r3, #1
 8002868:	2b00      	cmp	r3, #0
 800286a:	d00a      	beq.n	8002882 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	08db      	lsrs	r3, r3, #3
 8002870:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002874:	2b00      	cmp	r3, #0
 8002876:	d004      	beq.n	8002882 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8002878:	6939      	ldr	r1, [r7, #16]
 800287a:	68f8      	ldr	r0, [r7, #12]
 800287c:	f000 fa15 	bl	8002caa <I2C_ITAddrCplt>
 8002880:	e037      	b.n	80028f2 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	085b      	lsrs	r3, r3, #1
 8002886:	f003 0301 	and.w	r3, r3, #1
 800288a:	2b00      	cmp	r3, #0
 800288c:	d031      	beq.n	80028f2 <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	085b      	lsrs	r3, r3, #1
 8002892:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002896:	2b00      	cmp	r3, #0
 8002898:	d02b      	beq.n	80028f2 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800289e:	b29b      	uxth	r3, r3
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d018      	beq.n	80028d6 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028a8:	781a      	ldrb	r2, [r3, #0]
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b4:	1c5a      	adds	r2, r3, #1
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028be:	b29b      	uxth	r3, r3
 80028c0:	3b01      	subs	r3, #1
 80028c2:	b29a      	uxth	r2, r3
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028cc:	3b01      	subs	r3, #1
 80028ce:	b29a      	uxth	r2, r3
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	851a      	strh	r2, [r3, #40]	; 0x28
 80028d4:	e00d      	b.n	80028f2 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80028dc:	d002      	beq.n	80028e4 <I2C_Slave_ISR_IT+0x1e6>
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d106      	bne.n	80028f2 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80028e4:	68f8      	ldr	r0, [r7, #12]
 80028e6:	f000 faa1 	bl	8002e2c <I2C_ITSlaveSeqCplt>
 80028ea:	e002      	b.n	80028f2 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 80028ec:	bf00      	nop
 80028ee:	e000      	b.n	80028f2 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 80028f0:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2200      	movs	r2, #0
 80028f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80028fa:	2300      	movs	r3, #0
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	3718      	adds	r7, #24
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}

08002904 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b088      	sub	sp, #32
 8002908:	af02      	add	r7, sp, #8
 800290a:	60f8      	str	r0, [r7, #12]
 800290c:	60b9      	str	r1, [r7, #8]
 800290e:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002916:	2b01      	cmp	r3, #1
 8002918:	d101      	bne.n	800291e <I2C_Master_ISR_DMA+0x1a>
 800291a:	2302      	movs	r3, #2
 800291c:	e0e1      	b.n	8002ae2 <I2C_Master_ISR_DMA+0x1de>
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2201      	movs	r2, #1
 8002922:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	091b      	lsrs	r3, r3, #4
 800292a:	f003 0301 	and.w	r3, r3, #1
 800292e:	2b00      	cmp	r3, #0
 8002930:	d017      	beq.n	8002962 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	091b      	lsrs	r3, r3, #4
 8002936:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800293a:	2b00      	cmp	r3, #0
 800293c:	d011      	beq.n	8002962 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	2210      	movs	r2, #16
 8002944:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800294a:	f043 0204 	orr.w	r2, r3, #4
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8002952:	2120      	movs	r1, #32
 8002954:	68f8      	ldr	r0, [r7, #12]
 8002956:	f000 fe59 	bl	800360c <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800295a:	68f8      	ldr	r0, [r7, #12]
 800295c:	f000 fde5 	bl	800352a <I2C_Flush_TXDR>
 8002960:	e0ba      	b.n	8002ad8 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	09db      	lsrs	r3, r3, #7
 8002966:	f003 0301 	and.w	r3, r3, #1
 800296a:	2b00      	cmp	r3, #0
 800296c:	d072      	beq.n	8002a54 <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	099b      	lsrs	r3, r3, #6
 8002972:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8002976:	2b00      	cmp	r3, #0
 8002978:	d06c      	beq.n	8002a54 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002988:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800298e:	b29b      	uxth	r3, r3
 8002990:	2b00      	cmp	r3, #0
 8002992:	d04e      	beq.n	8002a32 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	b29b      	uxth	r3, r3
 800299c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029a0:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029a6:	b29b      	uxth	r3, r3
 80029a8:	2bff      	cmp	r3, #255	; 0xff
 80029aa:	d906      	bls.n	80029ba <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	22ff      	movs	r2, #255	; 0xff
 80029b0:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 80029b2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80029b6:	617b      	str	r3, [r7, #20]
 80029b8:	e010      	b.n	80029dc <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029be:	b29a      	uxth	r2, r3
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029c8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80029cc:	d003      	beq.n	80029d6 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d2:	617b      	str	r3, [r7, #20]
 80029d4:	e002      	b.n	80029dc <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80029d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80029da:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029e0:	b2da      	uxtb	r2, r3
 80029e2:	8a79      	ldrh	r1, [r7, #18]
 80029e4:	2300      	movs	r3, #0
 80029e6:	9300      	str	r3, [sp, #0]
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	68f8      	ldr	r0, [r7, #12]
 80029ec:	f000 fde0 	bl	80035b0 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029f4:	b29a      	uxth	r2, r3
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029fa:	1ad3      	subs	r3, r2, r3
 80029fc:	b29a      	uxth	r2, r3
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	2b22      	cmp	r3, #34	; 0x22
 8002a0c:	d108      	bne.n	8002a20 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002a1c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002a1e:	e05b      	b.n	8002ad8 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a2e:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002a30:	e052      	b.n	8002ad8 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a3c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002a40:	d003      	beq.n	8002a4a <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8002a42:	68f8      	ldr	r0, [r7, #12]
 8002a44:	f000 f9b5 	bl	8002db2 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8002a48:	e046      	b.n	8002ad8 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002a4a:	2140      	movs	r1, #64	; 0x40
 8002a4c:	68f8      	ldr	r0, [r7, #12]
 8002a4e:	f000 fc75 	bl	800333c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8002a52:	e041      	b.n	8002ad8 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	099b      	lsrs	r3, r3, #6
 8002a58:	f003 0301 	and.w	r3, r3, #1
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d029      	beq.n	8002ab4 <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	099b      	lsrs	r3, r3, #6
 8002a64:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d023      	beq.n	8002ab4 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a70:	b29b      	uxth	r3, r3
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d119      	bne.n	8002aaa <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a80:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002a84:	d027      	beq.n	8002ad6 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a8a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002a8e:	d108      	bne.n	8002aa2 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	685a      	ldr	r2, [r3, #4]
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a9e:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8002aa0:	e019      	b.n	8002ad6 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8002aa2:	68f8      	ldr	r0, [r7, #12]
 8002aa4:	f000 f985 	bl	8002db2 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8002aa8:	e015      	b.n	8002ad6 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002aaa:	2140      	movs	r1, #64	; 0x40
 8002aac:	68f8      	ldr	r0, [r7, #12]
 8002aae:	f000 fc45 	bl	800333c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8002ab2:	e010      	b.n	8002ad6 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	095b      	lsrs	r3, r3, #5
 8002ab8:	f003 0301 	and.w	r3, r3, #1
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d00b      	beq.n	8002ad8 <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	095b      	lsrs	r3, r3, #5
 8002ac4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d005      	beq.n	8002ad8 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8002acc:	68b9      	ldr	r1, [r7, #8]
 8002ace:	68f8      	ldr	r0, [r7, #12]
 8002ad0:	f000 fa0a 	bl	8002ee8 <I2C_ITMasterCplt>
 8002ad4:	e000      	b.n	8002ad8 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8002ad6:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	2200      	movs	r2, #0
 8002adc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8002ae0:	2300      	movs	r3, #0
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3718      	adds	r7, #24
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}

08002aea <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8002aea:	b580      	push	{r7, lr}
 8002aec:	b088      	sub	sp, #32
 8002aee:	af00      	add	r7, sp, #0
 8002af0:	60f8      	str	r0, [r7, #12]
 8002af2:	60b9      	str	r1, [r7, #8]
 8002af4:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002afa:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8002afc:	2300      	movs	r3, #0
 8002afe:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002b06:	2b01      	cmp	r3, #1
 8002b08:	d101      	bne.n	8002b0e <I2C_Slave_ISR_DMA+0x24>
 8002b0a:	2302      	movs	r3, #2
 8002b0c:	e0c9      	b.n	8002ca2 <I2C_Slave_ISR_DMA+0x1b8>
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2201      	movs	r2, #1
 8002b12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	095b      	lsrs	r3, r3, #5
 8002b1a:	f003 0301 	and.w	r3, r3, #1
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d009      	beq.n	8002b36 <I2C_Slave_ISR_DMA+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	095b      	lsrs	r3, r3, #5
 8002b26:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d003      	beq.n	8002b36 <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8002b2e:	68b9      	ldr	r1, [r7, #8]
 8002b30:	68f8      	ldr	r0, [r7, #12]
 8002b32:	f000 faa3 	bl	800307c <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	091b      	lsrs	r3, r3, #4
 8002b3a:	f003 0301 	and.w	r3, r3, #1
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	f000 809a 	beq.w	8002c78 <I2C_Slave_ISR_DMA+0x18e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	091b      	lsrs	r3, r3, #4
 8002b48:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	f000 8093 	beq.w	8002c78 <I2C_Slave_ISR_DMA+0x18e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	0b9b      	lsrs	r3, r3, #14
 8002b56:	f003 0301 	and.w	r3, r3, #1
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d105      	bne.n	8002b6a <I2C_Slave_ISR_DMA+0x80>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	0bdb      	lsrs	r3, r3, #15
 8002b62:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d07f      	beq.n	8002c6a <I2C_Slave_ISR_DMA+0x180>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d00d      	beq.n	8002b8e <I2C_Slave_ISR_DMA+0xa4>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	0bdb      	lsrs	r3, r3, #15
 8002b76:	f003 0301 	and.w	r3, r3, #1
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d007      	beq.n	8002b8e <I2C_Slave_ISR_DMA+0xa4>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d101      	bne.n	8002b8e <I2C_Slave_ISR_DMA+0xa4>
          {
            treatdmanack = 1U;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d00d      	beq.n	8002bb2 <I2C_Slave_ISR_DMA+0xc8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	0b9b      	lsrs	r3, r3, #14
 8002b9a:	f003 0301 	and.w	r3, r3, #1
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d007      	beq.n	8002bb2 <I2C_Slave_ISR_DMA+0xc8>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d101      	bne.n	8002bb2 <I2C_Slave_ISR_DMA+0xc8>
          {
            treatdmanack = 1U;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8002bb2:	69fb      	ldr	r3, [r7, #28]
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d128      	bne.n	8002c0a <I2C_Slave_ISR_DMA+0x120>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	2b28      	cmp	r3, #40	; 0x28
 8002bc2:	d108      	bne.n	8002bd6 <I2C_Slave_ISR_DMA+0xec>
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002bca:	d104      	bne.n	8002bd6 <I2C_Slave_ISR_DMA+0xec>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8002bcc:	68b9      	ldr	r1, [r7, #8]
 8002bce:	68f8      	ldr	r0, [r7, #12]
 8002bd0:	f000 fb5e 	bl	8003290 <I2C_ITListenCplt>
 8002bd4:	e048      	b.n	8002c68 <I2C_Slave_ISR_DMA+0x17e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	2b29      	cmp	r3, #41	; 0x29
 8002be0:	d10e      	bne.n	8002c00 <I2C_Slave_ISR_DMA+0x116>
 8002be2:	69bb      	ldr	r3, [r7, #24]
 8002be4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002be8:	d00a      	beq.n	8002c00 <I2C_Slave_ISR_DMA+0x116>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	2210      	movs	r2, #16
 8002bf0:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8002bf2:	68f8      	ldr	r0, [r7, #12]
 8002bf4:	f000 fc99 	bl	800352a <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8002bf8:	68f8      	ldr	r0, [r7, #12]
 8002bfa:	f000 f917 	bl	8002e2c <I2C_ITSlaveSeqCplt>
 8002bfe:	e033      	b.n	8002c68 <I2C_Slave_ISR_DMA+0x17e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	2210      	movs	r2, #16
 8002c06:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8002c08:	e034      	b.n	8002c74 <I2C_Slave_ISR_DMA+0x18a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2210      	movs	r2, #16
 8002c10:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c16:	f043 0204 	orr.w	r2, r3, #4
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c24:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002c26:	69bb      	ldr	r3, [r7, #24]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d003      	beq.n	8002c34 <I2C_Slave_ISR_DMA+0x14a>
 8002c2c:	69bb      	ldr	r3, [r7, #24]
 8002c2e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c32:	d11f      	bne.n	8002c74 <I2C_Slave_ISR_DMA+0x18a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002c34:	7dfb      	ldrb	r3, [r7, #23]
 8002c36:	2b21      	cmp	r3, #33	; 0x21
 8002c38:	d002      	beq.n	8002c40 <I2C_Slave_ISR_DMA+0x156>
 8002c3a:	7dfb      	ldrb	r3, [r7, #23]
 8002c3c:	2b29      	cmp	r3, #41	; 0x29
 8002c3e:	d103      	bne.n	8002c48 <I2C_Slave_ISR_DMA+0x15e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2221      	movs	r2, #33	; 0x21
 8002c44:	631a      	str	r2, [r3, #48]	; 0x30
 8002c46:	e008      	b.n	8002c5a <I2C_Slave_ISR_DMA+0x170>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002c48:	7dfb      	ldrb	r3, [r7, #23]
 8002c4a:	2b22      	cmp	r3, #34	; 0x22
 8002c4c:	d002      	beq.n	8002c54 <I2C_Slave_ISR_DMA+0x16a>
 8002c4e:	7dfb      	ldrb	r3, [r7, #23]
 8002c50:	2b2a      	cmp	r3, #42	; 0x2a
 8002c52:	d102      	bne.n	8002c5a <I2C_Slave_ISR_DMA+0x170>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	2222      	movs	r2, #34	; 0x22
 8002c58:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c5e:	4619      	mov	r1, r3
 8002c60:	68f8      	ldr	r0, [r7, #12]
 8002c62:	f000 fb6b 	bl	800333c <I2C_ITError>
      if (treatdmanack == 1U)
 8002c66:	e005      	b.n	8002c74 <I2C_Slave_ISR_DMA+0x18a>
 8002c68:	e004      	b.n	8002c74 <I2C_Slave_ISR_DMA+0x18a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	2210      	movs	r2, #16
 8002c70:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002c72:	e011      	b.n	8002c98 <I2C_Slave_ISR_DMA+0x1ae>
      if (treatdmanack == 1U)
 8002c74:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002c76:	e00f      	b.n	8002c98 <I2C_Slave_ISR_DMA+0x1ae>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	08db      	lsrs	r3, r3, #3
 8002c7c:	f003 0301 	and.w	r3, r3, #1
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d009      	beq.n	8002c98 <I2C_Slave_ISR_DMA+0x1ae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	08db      	lsrs	r3, r3, #3
 8002c88:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d003      	beq.n	8002c98 <I2C_Slave_ISR_DMA+0x1ae>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8002c90:	68b9      	ldr	r1, [r7, #8]
 8002c92:	68f8      	ldr	r0, [r7, #12]
 8002c94:	f000 f809 	bl	8002caa <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8002ca0:	2300      	movs	r3, #0
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3720      	adds	r7, #32
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}

08002caa <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002caa:	b580      	push	{r7, lr}
 8002cac:	b084      	sub	sp, #16
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]
 8002cb2:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8002cc0:	2b28      	cmp	r3, #40	; 0x28
 8002cc2:	d16a      	bne.n	8002d9a <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	699b      	ldr	r3, [r3, #24]
 8002cca:	0c1b      	lsrs	r3, r3, #16
 8002ccc:	b2db      	uxtb	r3, r3
 8002cce:	f003 0301 	and.w	r3, r3, #1
 8002cd2:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	699b      	ldr	r3, [r3, #24]
 8002cda:	0c1b      	lsrs	r3, r3, #16
 8002cdc:	b29b      	uxth	r3, r3
 8002cde:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8002ce2:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	b29b      	uxth	r3, r3
 8002cec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002cf0:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	68db      	ldr	r3, [r3, #12]
 8002cf8:	b29b      	uxth	r3, r3
 8002cfa:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8002cfe:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	2b02      	cmp	r3, #2
 8002d06:	d138      	bne.n	8002d7a <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8002d08:	897b      	ldrh	r3, [r7, #10]
 8002d0a:	09db      	lsrs	r3, r3, #7
 8002d0c:	b29a      	uxth	r2, r3
 8002d0e:	89bb      	ldrh	r3, [r7, #12]
 8002d10:	4053      	eors	r3, r2
 8002d12:	b29b      	uxth	r3, r3
 8002d14:	f003 0306 	and.w	r3, r3, #6
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d11c      	bne.n	8002d56 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8002d1c:	897b      	ldrh	r3, [r7, #10]
 8002d1e:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d24:	1c5a      	adds	r2, r3, #1
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d13b      	bne.n	8002daa <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2200      	movs	r2, #0
 8002d36:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	2208      	movs	r2, #8
 8002d3e:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2200      	movs	r2, #0
 8002d44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002d48:	89ba      	ldrh	r2, [r7, #12]
 8002d4a:	7bfb      	ldrb	r3, [r7, #15]
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f7fd fcc8 	bl	80006e4 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8002d54:	e029      	b.n	8002daa <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8002d56:	893b      	ldrh	r3, [r7, #8]
 8002d58:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002d5a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d5e:	6878      	ldr	r0, [r7, #4]
 8002d60:	f000 fcb8 	bl	80036d4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2200      	movs	r2, #0
 8002d68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002d6c:	89ba      	ldrh	r2, [r7, #12]
 8002d6e:	7bfb      	ldrb	r3, [r7, #15]
 8002d70:	4619      	mov	r1, r3
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f7fd fcb6 	bl	80006e4 <HAL_I2C_AddrCallback>
}
 8002d78:	e017      	b.n	8002daa <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002d7a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f000 fca8 	bl	80036d4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2200      	movs	r2, #0
 8002d88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002d8c:	89ba      	ldrh	r2, [r7, #12]
 8002d8e:	7bfb      	ldrb	r3, [r7, #15]
 8002d90:	4619      	mov	r1, r3
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	f7fd fca6 	bl	80006e4 <HAL_I2C_AddrCallback>
}
 8002d98:	e007      	b.n	8002daa <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	2208      	movs	r2, #8
 8002da0:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2200      	movs	r2, #0
 8002da6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8002daa:	bf00      	nop
 8002dac:	3710      	adds	r7, #16
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}

08002db2 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002db2:	b580      	push	{r7, lr}
 8002db4:	b082      	sub	sp, #8
 8002db6:	af00      	add	r7, sp, #0
 8002db8:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002dc8:	b2db      	uxtb	r3, r3
 8002dca:	2b21      	cmp	r3, #33	; 0x21
 8002dcc:	d115      	bne.n	8002dfa <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2220      	movs	r2, #32
 8002dd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2211      	movs	r2, #17
 8002dda:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2200      	movs	r2, #0
 8002de0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002de2:	2101      	movs	r1, #1
 8002de4:	6878      	ldr	r0, [r7, #4]
 8002de6:	f000 fc75 	bl	80036d4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2200      	movs	r2, #0
 8002dee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	f7ff fc4f 	bl	8002696 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002df8:	e014      	b.n	8002e24 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2220      	movs	r2, #32
 8002dfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2212      	movs	r2, #18
 8002e06:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002e0e:	2102      	movs	r1, #2
 8002e10:	6878      	ldr	r0, [r7, #4]
 8002e12:	f000 fc5f 	bl	80036d4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f7ff fc43 	bl	80026aa <HAL_I2C_MasterRxCpltCallback>
}
 8002e24:	bf00      	nop
 8002e26:	3708      	adds	r7, #8
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b084      	sub	sp, #16
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	0b9b      	lsrs	r3, r3, #14
 8002e48:	f003 0301 	and.w	r3, r3, #1
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d008      	beq.n	8002e62 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002e5e:	601a      	str	r2, [r3, #0]
 8002e60:	e00d      	b.n	8002e7e <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	0bdb      	lsrs	r3, r3, #15
 8002e66:	f003 0301 	and.w	r3, r3, #1
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d007      	beq.n	8002e7e <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e7c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	2b29      	cmp	r3, #41	; 0x29
 8002e88:	d112      	bne.n	8002eb0 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2228      	movs	r2, #40	; 0x28
 8002e8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2221      	movs	r2, #33	; 0x21
 8002e96:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002e98:	2101      	movs	r1, #1
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f000 fc1a 	bl	80036d4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002ea8:	6878      	ldr	r0, [r7, #4]
 8002eaa:	f7fd fc3d 	bl	8000728 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002eae:	e017      	b.n	8002ee0 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	2b2a      	cmp	r3, #42	; 0x2a
 8002eba:	d111      	bne.n	8002ee0 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2228      	movs	r2, #40	; 0x28
 8002ec0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2222      	movs	r2, #34	; 0x22
 8002ec8:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002eca:	2102      	movs	r1, #2
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	f000 fc01 	bl	80036d4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f7fd fc1a 	bl	8000714 <HAL_I2C_SlaveRxCpltCallback>
}
 8002ee0:	bf00      	nop
 8002ee2:	3710      	adds	r7, #16
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}

08002ee8 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b086      	sub	sp, #24
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
 8002ef0:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	2220      	movs	r2, #32
 8002efc:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	2b21      	cmp	r3, #33	; 0x21
 8002f08:	d107      	bne.n	8002f1a <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002f0a:	2101      	movs	r1, #1
 8002f0c:	6878      	ldr	r0, [r7, #4]
 8002f0e:	f000 fbe1 	bl	80036d4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2211      	movs	r2, #17
 8002f16:	631a      	str	r2, [r3, #48]	; 0x30
 8002f18:	e00c      	b.n	8002f34 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	2b22      	cmp	r3, #34	; 0x22
 8002f24:	d106      	bne.n	8002f34 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002f26:	2102      	movs	r1, #2
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	f000 fbd3 	bl	80036d4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2212      	movs	r2, #18
 8002f32:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	6859      	ldr	r1, [r3, #4]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681a      	ldr	r2, [r3, #0]
 8002f3e:	4b4d      	ldr	r3, [pc, #308]	; (8003074 <I2C_ITMasterCplt+0x18c>)
 8002f40:	400b      	ands	r3, r1
 8002f42:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2200      	movs	r2, #0
 8002f48:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	4a4a      	ldr	r2, [pc, #296]	; (8003078 <I2C_ITMasterCplt+0x190>)
 8002f4e:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	091b      	lsrs	r3, r3, #4
 8002f54:	f003 0301 	and.w	r3, r3, #1
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d009      	beq.n	8002f70 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	2210      	movs	r2, #16
 8002f62:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f68:	f043 0204 	orr.w	r2, r3, #4
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f76:	b2db      	uxtb	r3, r3
 8002f78:	2b60      	cmp	r3, #96	; 0x60
 8002f7a:	d10b      	bne.n	8002f94 <I2C_ITMasterCplt+0xac>
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	089b      	lsrs	r3, r3, #2
 8002f80:	f003 0301 	and.w	r3, r3, #1
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d005      	beq.n	8002f94 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8002f92:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8002f94:	6878      	ldr	r0, [r7, #4]
 8002f96:	f000 fac8 	bl	800352a <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f9e:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fa6:	b2db      	uxtb	r3, r3
 8002fa8:	2b60      	cmp	r3, #96	; 0x60
 8002faa:	d002      	beq.n	8002fb2 <I2C_ITMasterCplt+0xca>
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d006      	beq.n	8002fc0 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fb6:	4619      	mov	r1, r3
 8002fb8:	6878      	ldr	r0, [r7, #4]
 8002fba:	f000 f9bf 	bl	800333c <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002fbe:	e054      	b.n	800306a <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fc6:	b2db      	uxtb	r3, r3
 8002fc8:	2b21      	cmp	r3, #33	; 0x21
 8002fca:	d124      	bne.n	8003016 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2220      	movs	r2, #32
 8002fd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	2b40      	cmp	r3, #64	; 0x40
 8002fe4:	d10b      	bne.n	8002ffe <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f7ff fb61 	bl	80026be <HAL_I2C_MemTxCpltCallback>
}
 8002ffc:	e035      	b.n	800306a <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2200      	movs	r2, #0
 8003002:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2200      	movs	r2, #0
 800300a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800300e:	6878      	ldr	r0, [r7, #4]
 8003010:	f7ff fb41 	bl	8002696 <HAL_I2C_MasterTxCpltCallback>
}
 8003014:	e029      	b.n	800306a <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800301c:	b2db      	uxtb	r3, r3
 800301e:	2b22      	cmp	r3, #34	; 0x22
 8003020:	d123      	bne.n	800306a <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2220      	movs	r2, #32
 8003026:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003036:	b2db      	uxtb	r3, r3
 8003038:	2b40      	cmp	r3, #64	; 0x40
 800303a:	d10b      	bne.n	8003054 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2200      	movs	r2, #0
 8003040:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2200      	movs	r2, #0
 8003048:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 800304c:	6878      	ldr	r0, [r7, #4]
 800304e:	f7ff fb40 	bl	80026d2 <HAL_I2C_MemRxCpltCallback>
}
 8003052:	e00a      	b.n	800306a <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2200      	movs	r2, #0
 8003058:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2200      	movs	r2, #0
 8003060:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003064:	6878      	ldr	r0, [r7, #4]
 8003066:	f7ff fb20 	bl	80026aa <HAL_I2C_MasterRxCpltCallback>
}
 800306a:	bf00      	nop
 800306c:	3718      	adds	r7, #24
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	fe00e800 	.word	0xfe00e800
 8003078:	ffff0000 	.word	0xffff0000

0800307c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b086      	sub	sp, #24
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
 8003084:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003098:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	2220      	movs	r2, #32
 80030a0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80030a2:	7bfb      	ldrb	r3, [r7, #15]
 80030a4:	2b21      	cmp	r3, #33	; 0x21
 80030a6:	d002      	beq.n	80030ae <I2C_ITSlaveCplt+0x32>
 80030a8:	7bfb      	ldrb	r3, [r7, #15]
 80030aa:	2b29      	cmp	r3, #41	; 0x29
 80030ac:	d108      	bne.n	80030c0 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80030ae:	f248 0101 	movw	r1, #32769	; 0x8001
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	f000 fb0e 	bl	80036d4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2221      	movs	r2, #33	; 0x21
 80030bc:	631a      	str	r2, [r3, #48]	; 0x30
 80030be:	e00d      	b.n	80030dc <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80030c0:	7bfb      	ldrb	r3, [r7, #15]
 80030c2:	2b22      	cmp	r3, #34	; 0x22
 80030c4:	d002      	beq.n	80030cc <I2C_ITSlaveCplt+0x50>
 80030c6:	7bfb      	ldrb	r3, [r7, #15]
 80030c8:	2b2a      	cmp	r3, #42	; 0x2a
 80030ca:	d107      	bne.n	80030dc <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80030cc:	f248 0102 	movw	r1, #32770	; 0x8002
 80030d0:	6878      	ldr	r0, [r7, #4]
 80030d2:	f000 faff 	bl	80036d4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2222      	movs	r2, #34	; 0x22
 80030da:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	685a      	ldr	r2, [r3, #4]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80030ea:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	6859      	ldr	r1, [r3, #4]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	4b64      	ldr	r3, [pc, #400]	; (8003288 <I2C_ITSlaveCplt+0x20c>)
 80030f8:	400b      	ands	r3, r1
 80030fa:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80030fc:	6878      	ldr	r0, [r7, #4]
 80030fe:	f000 fa14 	bl	800352a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	0b9b      	lsrs	r3, r3, #14
 8003106:	f003 0301 	and.w	r3, r3, #1
 800310a:	2b00      	cmp	r3, #0
 800310c:	d013      	beq.n	8003136 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800311c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003122:	2b00      	cmp	r3, #0
 8003124:	d020      	beq.n	8003168 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	b29a      	uxth	r2, r3
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003134:	e018      	b.n	8003168 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	0bdb      	lsrs	r3, r3, #15
 800313a:	f003 0301 	and.w	r3, r3, #1
 800313e:	2b00      	cmp	r3, #0
 8003140:	d012      	beq.n	8003168 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003150:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003156:	2b00      	cmp	r3, #0
 8003158:	d006      	beq.n	8003168 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	b29a      	uxth	r2, r3
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	089b      	lsrs	r3, r3, #2
 800316c:	f003 0301 	and.w	r3, r3, #1
 8003170:	2b00      	cmp	r3, #0
 8003172:	d020      	beq.n	80031b6 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	f023 0304 	bic.w	r3, r3, #4
 800317a:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003186:	b2d2      	uxtb	r2, r2
 8003188:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800318e:	1c5a      	adds	r2, r3, #1
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003198:	2b00      	cmp	r3, #0
 800319a:	d00c      	beq.n	80031b6 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031a0:	3b01      	subs	r3, #1
 80031a2:	b29a      	uxth	r2, r3
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031ac:	b29b      	uxth	r3, r3
 80031ae:	3b01      	subs	r3, #1
 80031b0:	b29a      	uxth	r2, r3
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031ba:	b29b      	uxth	r3, r3
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d005      	beq.n	80031cc <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031c4:	f043 0204 	orr.w	r2, r3, #4
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2200      	movs	r2, #0
 80031d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2200      	movs	r2, #0
 80031d8:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d010      	beq.n	8003204 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031e6:	4619      	mov	r1, r3
 80031e8:	6878      	ldr	r0, [r7, #4]
 80031ea:	f000 f8a7 	bl	800333c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80031f4:	b2db      	uxtb	r3, r3
 80031f6:	2b28      	cmp	r3, #40	; 0x28
 80031f8:	d141      	bne.n	800327e <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80031fa:	6979      	ldr	r1, [r7, #20]
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	f000 f847 	bl	8003290 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003202:	e03c      	b.n	800327e <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003208:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800320c:	d014      	beq.n	8003238 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f7ff fe0c 	bl	8002e2c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	4a1d      	ldr	r2, [pc, #116]	; (800328c <I2C_ITSlaveCplt+0x210>)
 8003218:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2220      	movs	r2, #32
 800321e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2200      	movs	r2, #0
 8003226:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2200      	movs	r2, #0
 800322c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8003230:	6878      	ldr	r0, [r7, #4]
 8003232:	f7fd fa9c 	bl	800076e <HAL_I2C_ListenCpltCallback>
}
 8003236:	e022      	b.n	800327e <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800323e:	b2db      	uxtb	r3, r3
 8003240:	2b22      	cmp	r3, #34	; 0x22
 8003242:	d10e      	bne.n	8003262 <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2220      	movs	r2, #32
 8003248:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2200      	movs	r2, #0
 8003250:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2200      	movs	r2, #0
 8003256:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f7fd fa5a 	bl	8000714 <HAL_I2C_SlaveRxCpltCallback>
}
 8003260:	e00d      	b.n	800327e <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2220      	movs	r2, #32
 8003266:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2200      	movs	r2, #0
 800326e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2200      	movs	r2, #0
 8003274:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003278:	6878      	ldr	r0, [r7, #4]
 800327a:	f7fd fa55 	bl	8000728 <HAL_I2C_SlaveTxCpltCallback>
}
 800327e:	bf00      	nop
 8003280:	3718      	adds	r7, #24
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop
 8003288:	fe00e800 	.word	0xfe00e800
 800328c:	ffff0000 	.word	0xffff0000

08003290 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b082      	sub	sp, #8
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4a26      	ldr	r2, [pc, #152]	; (8003338 <I2C_ITListenCplt+0xa8>)
 800329e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2200      	movs	r2, #0
 80032a4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2220      	movs	r2, #32
 80032aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2200      	movs	r2, #0
 80032b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	089b      	lsrs	r3, r3, #2
 80032c0:	f003 0301 	and.w	r3, r3, #1
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d022      	beq.n	800330e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d2:	b2d2      	uxtb	r2, r2
 80032d4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032da:	1c5a      	adds	r2, r3, #1
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d012      	beq.n	800330e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032ec:	3b01      	subs	r3, #1
 80032ee:	b29a      	uxth	r2, r3
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032f8:	b29b      	uxth	r3, r3
 80032fa:	3b01      	subs	r3, #1
 80032fc:	b29a      	uxth	r2, r3
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003306:	f043 0204 	orr.w	r2, r3, #4
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800330e:	f248 0103 	movw	r1, #32771	; 0x8003
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	f000 f9de 	bl	80036d4 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	2210      	movs	r2, #16
 800331e:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2200      	movs	r2, #0
 8003324:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8003328:	6878      	ldr	r0, [r7, #4]
 800332a:	f7fd fa20 	bl	800076e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800332e:	bf00      	nop
 8003330:	3708      	adds	r7, #8
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	ffff0000 	.word	0xffff0000

0800333c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b084      	sub	sp, #16
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
 8003344:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800334c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2200      	movs	r2, #0
 8003352:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	4a5d      	ldr	r2, [pc, #372]	; (80034d0 <I2C_ITError+0x194>)
 800335a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	431a      	orrs	r2, r3
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800336e:	7bfb      	ldrb	r3, [r7, #15]
 8003370:	2b28      	cmp	r3, #40	; 0x28
 8003372:	d005      	beq.n	8003380 <I2C_ITError+0x44>
 8003374:	7bfb      	ldrb	r3, [r7, #15]
 8003376:	2b29      	cmp	r3, #41	; 0x29
 8003378:	d002      	beq.n	8003380 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800337a:	7bfb      	ldrb	r3, [r7, #15]
 800337c:	2b2a      	cmp	r3, #42	; 0x2a
 800337e:	d10b      	bne.n	8003398 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003380:	2103      	movs	r1, #3
 8003382:	6878      	ldr	r0, [r7, #4]
 8003384:	f000 f9a6 	bl	80036d4 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2228      	movs	r2, #40	; 0x28
 800338c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	4a50      	ldr	r2, [pc, #320]	; (80034d4 <I2C_ITError+0x198>)
 8003394:	635a      	str	r2, [r3, #52]	; 0x34
 8003396:	e011      	b.n	80033bc <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003398:	f248 0103 	movw	r1, #32771	; 0x8003
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	f000 f999 	bl	80036d4 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	2b60      	cmp	r3, #96	; 0x60
 80033ac:	d003      	beq.n	80033b6 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2220      	movs	r2, #32
 80033b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033c0:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d039      	beq.n	800343e <I2C_ITError+0x102>
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	2b11      	cmp	r3, #17
 80033ce:	d002      	beq.n	80033d6 <I2C_ITError+0x9a>
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	2b21      	cmp	r3, #33	; 0x21
 80033d4:	d133      	bne.n	800343e <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033e0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80033e4:	d107      	bne.n	80033f6 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80033f4:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033fa:	4618      	mov	r0, r3
 80033fc:	f7fe fcd0 	bl	8001da0 <HAL_DMA_GetState>
 8003400:	4603      	mov	r3, r0
 8003402:	2b01      	cmp	r3, #1
 8003404:	d017      	beq.n	8003436 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800340a:	4a33      	ldr	r2, [pc, #204]	; (80034d8 <I2C_ITError+0x19c>)
 800340c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2200      	movs	r2, #0
 8003412:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800341a:	4618      	mov	r0, r3
 800341c:	f7fe fbdf 	bl	8001bde <HAL_DMA_Abort_IT>
 8003420:	4603      	mov	r3, r0
 8003422:	2b00      	cmp	r3, #0
 8003424:	d04d      	beq.n	80034c2 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800342a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003430:	4610      	mov	r0, r2
 8003432:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003434:	e045      	b.n	80034c2 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003436:	6878      	ldr	r0, [r7, #4]
 8003438:	f000 f850 	bl	80034dc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800343c:	e041      	b.n	80034c2 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003442:	2b00      	cmp	r3, #0
 8003444:	d039      	beq.n	80034ba <I2C_ITError+0x17e>
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	2b12      	cmp	r3, #18
 800344a:	d002      	beq.n	8003452 <I2C_ITError+0x116>
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	2b22      	cmp	r3, #34	; 0x22
 8003450:	d133      	bne.n	80034ba <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800345c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003460:	d107      	bne.n	8003472 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003470:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003476:	4618      	mov	r0, r3
 8003478:	f7fe fc92 	bl	8001da0 <HAL_DMA_GetState>
 800347c:	4603      	mov	r3, r0
 800347e:	2b01      	cmp	r3, #1
 8003480:	d017      	beq.n	80034b2 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003486:	4a14      	ldr	r2, [pc, #80]	; (80034d8 <I2C_ITError+0x19c>)
 8003488:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003496:	4618      	mov	r0, r3
 8003498:	f7fe fba1 	bl	8001bde <HAL_DMA_Abort_IT>
 800349c:	4603      	mov	r3, r0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d011      	beq.n	80034c6 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034a8:	687a      	ldr	r2, [r7, #4]
 80034aa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80034ac:	4610      	mov	r0, r2
 80034ae:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80034b0:	e009      	b.n	80034c6 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f000 f812 	bl	80034dc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80034b8:	e005      	b.n	80034c6 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f000 f80e 	bl	80034dc <I2C_TreatErrorCallback>
  }
}
 80034c0:	e002      	b.n	80034c8 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80034c2:	bf00      	nop
 80034c4:	e000      	b.n	80034c8 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80034c6:	bf00      	nop
}
 80034c8:	bf00      	nop
 80034ca:	3710      	adds	r7, #16
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	ffff0000 	.word	0xffff0000
 80034d4:	080026ff 	.word	0x080026ff
 80034d8:	08003573 	.word	0x08003573

080034dc <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b082      	sub	sp, #8
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80034ea:	b2db      	uxtb	r3, r3
 80034ec:	2b60      	cmp	r3, #96	; 0x60
 80034ee:	d10e      	bne.n	800350e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2220      	movs	r2, #32
 80034f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2200      	movs	r2, #0
 80034fc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2200      	movs	r2, #0
 8003502:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f7fd f93c 	bl	8000784 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800350c:	e009      	b.n	8003522 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2200      	movs	r2, #0
 8003512:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800351c:	6878      	ldr	r0, [r7, #4]
 800351e:	f7fd f915 	bl	800074c <HAL_I2C_ErrorCallback>
}
 8003522:	bf00      	nop
 8003524:	3708      	adds	r7, #8
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}

0800352a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800352a:	b480      	push	{r7}
 800352c:	b083      	sub	sp, #12
 800352e:	af00      	add	r7, sp, #0
 8003530:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	699b      	ldr	r3, [r3, #24]
 8003538:	f003 0302 	and.w	r3, r3, #2
 800353c:	2b02      	cmp	r3, #2
 800353e:	d103      	bne.n	8003548 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	2200      	movs	r2, #0
 8003546:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	699b      	ldr	r3, [r3, #24]
 800354e:	f003 0301 	and.w	r3, r3, #1
 8003552:	2b01      	cmp	r3, #1
 8003554:	d007      	beq.n	8003566 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	699a      	ldr	r2, [r3, #24]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f042 0201 	orr.w	r2, r2, #1
 8003564:	619a      	str	r2, [r3, #24]
  }
}
 8003566:	bf00      	nop
 8003568:	370c      	adds	r7, #12
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr

08003572 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003572:	b580      	push	{r7, lr}
 8003574:	b084      	sub	sp, #16
 8003576:	af00      	add	r7, sp, #0
 8003578:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800357e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003584:	2b00      	cmp	r3, #0
 8003586:	d003      	beq.n	8003590 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800358c:	2200      	movs	r2, #0
 800358e:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003594:	2b00      	cmp	r3, #0
 8003596:	d003      	beq.n	80035a0 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800359c:	2200      	movs	r2, #0
 800359e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 80035a0:	68f8      	ldr	r0, [r7, #12]
 80035a2:	f7ff ff9b 	bl	80034dc <I2C_TreatErrorCallback>
}
 80035a6:	bf00      	nop
 80035a8:	3710      	adds	r7, #16
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}
	...

080035b0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b085      	sub	sp, #20
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	60f8      	str	r0, [r7, #12]
 80035b8:	607b      	str	r3, [r7, #4]
 80035ba:	460b      	mov	r3, r1
 80035bc:	817b      	strh	r3, [r7, #10]
 80035be:	4613      	mov	r3, r2
 80035c0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	685a      	ldr	r2, [r3, #4]
 80035c8:	69bb      	ldr	r3, [r7, #24]
 80035ca:	0d5b      	lsrs	r3, r3, #21
 80035cc:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80035d0:	4b0d      	ldr	r3, [pc, #52]	; (8003608 <I2C_TransferConfig+0x58>)
 80035d2:	430b      	orrs	r3, r1
 80035d4:	43db      	mvns	r3, r3
 80035d6:	ea02 0103 	and.w	r1, r2, r3
 80035da:	897b      	ldrh	r3, [r7, #10]
 80035dc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80035e0:	7a7b      	ldrb	r3, [r7, #9]
 80035e2:	041b      	lsls	r3, r3, #16
 80035e4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80035e8:	431a      	orrs	r2, r3
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	431a      	orrs	r2, r3
 80035ee:	69bb      	ldr	r3, [r7, #24]
 80035f0:	431a      	orrs	r2, r3
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	430a      	orrs	r2, r1
 80035f8:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 80035fa:	bf00      	nop
 80035fc:	3714      	adds	r7, #20
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
 8003608:	03ff63ff 	.word	0x03ff63ff

0800360c <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800360c:	b480      	push	{r7}
 800360e:	b085      	sub	sp, #20
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
 8003614:	460b      	mov	r3, r1
 8003616:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8003618:	2300      	movs	r3, #0
 800361a:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003620:	4a2a      	ldr	r2, [pc, #168]	; (80036cc <I2C_Enable_IRQ+0xc0>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d004      	beq.n	8003630 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 800362a:	4a29      	ldr	r2, [pc, #164]	; (80036d0 <I2C_Enable_IRQ+0xc4>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d11d      	bne.n	800366c <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003630:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003634:	2b00      	cmp	r3, #0
 8003636:	da03      	bge.n	8003640 <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800363e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003640:	887b      	ldrh	r3, [r7, #2]
 8003642:	2b10      	cmp	r3, #16
 8003644:	d103      	bne.n	800364e <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800364c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800364e:	887b      	ldrh	r3, [r7, #2]
 8003650:	2b20      	cmp	r3, #32
 8003652:	d103      	bne.n	800365c <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800365a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800365c:	887b      	ldrh	r3, [r7, #2]
 800365e:	2b40      	cmp	r3, #64	; 0x40
 8003660:	d125      	bne.n	80036ae <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003668:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800366a:	e020      	b.n	80036ae <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800366c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003670:	2b00      	cmp	r3, #0
 8003672:	da03      	bge.n	800367c <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800367a:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800367c:	887b      	ldrh	r3, [r7, #2]
 800367e:	f003 0301 	and.w	r3, r3, #1
 8003682:	2b00      	cmp	r3, #0
 8003684:	d003      	beq.n	800368e <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 800368c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800368e:	887b      	ldrh	r3, [r7, #2]
 8003690:	f003 0302 	and.w	r3, r3, #2
 8003694:	2b00      	cmp	r3, #0
 8003696:	d003      	beq.n	80036a0 <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 800369e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80036a0:	887b      	ldrh	r3, [r7, #2]
 80036a2:	2b20      	cmp	r3, #32
 80036a4:	d103      	bne.n	80036ae <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	f043 0320 	orr.w	r3, r3, #32
 80036ac:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	6819      	ldr	r1, [r3, #0]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	68fa      	ldr	r2, [r7, #12]
 80036ba:	430a      	orrs	r2, r1
 80036bc:	601a      	str	r2, [r3, #0]
}
 80036be:	bf00      	nop
 80036c0:	3714      	adds	r7, #20
 80036c2:	46bd      	mov	sp, r7
 80036c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c8:	4770      	bx	lr
 80036ca:	bf00      	nop
 80036cc:	08002905 	.word	0x08002905
 80036d0:	08002aeb 	.word	0x08002aeb

080036d4 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b085      	sub	sp, #20
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
 80036dc:	460b      	mov	r3, r1
 80036de:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80036e0:	2300      	movs	r3, #0
 80036e2:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80036e4:	887b      	ldrh	r3, [r7, #2]
 80036e6:	f003 0301 	and.w	r3, r3, #1
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d00f      	beq.n	800370e <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 80036f4:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003702:	2b28      	cmp	r3, #40	; 0x28
 8003704:	d003      	beq.n	800370e <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800370c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800370e:	887b      	ldrh	r3, [r7, #2]
 8003710:	f003 0302 	and.w	r3, r3, #2
 8003714:	2b00      	cmp	r3, #0
 8003716:	d00f      	beq.n	8003738 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800371e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003726:	b2db      	uxtb	r3, r3
 8003728:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800372c:	2b28      	cmp	r3, #40	; 0x28
 800372e:	d003      	beq.n	8003738 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8003736:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003738:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800373c:	2b00      	cmp	r3, #0
 800373e:	da03      	bge.n	8003748 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8003746:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003748:	887b      	ldrh	r3, [r7, #2]
 800374a:	2b10      	cmp	r3, #16
 800374c:	d103      	bne.n	8003756 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8003754:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003756:	887b      	ldrh	r3, [r7, #2]
 8003758:	2b20      	cmp	r3, #32
 800375a:	d103      	bne.n	8003764 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	f043 0320 	orr.w	r3, r3, #32
 8003762:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003764:	887b      	ldrh	r3, [r7, #2]
 8003766:	2b40      	cmp	r3, #64	; 0x40
 8003768:	d103      	bne.n	8003772 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003770:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	6819      	ldr	r1, [r3, #0]
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	43da      	mvns	r2, r3
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	400a      	ands	r2, r1
 8003782:	601a      	str	r2, [r3, #0]
}
 8003784:	bf00      	nop
 8003786:	3714      	adds	r7, #20
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr

08003790 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003790:	b480      	push	{r7}
 8003792:	b083      	sub	sp, #12
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
 8003798:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	2b20      	cmp	r3, #32
 80037a4:	d138      	bne.n	8003818 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	d101      	bne.n	80037b4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80037b0:	2302      	movs	r3, #2
 80037b2:	e032      	b.n	800381a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2201      	movs	r2, #1
 80037b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2224      	movs	r2, #36	; 0x24
 80037c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f022 0201 	bic.w	r2, r2, #1
 80037d2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80037e2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	6819      	ldr	r1, [r3, #0]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	683a      	ldr	r2, [r7, #0]
 80037f0:	430a      	orrs	r2, r1
 80037f2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f042 0201 	orr.w	r2, r2, #1
 8003802:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2220      	movs	r2, #32
 8003808:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2200      	movs	r2, #0
 8003810:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003814:	2300      	movs	r3, #0
 8003816:	e000      	b.n	800381a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003818:	2302      	movs	r3, #2
  }
}
 800381a:	4618      	mov	r0, r3
 800381c:	370c      	adds	r7, #12
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr

08003826 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003826:	b480      	push	{r7}
 8003828:	b085      	sub	sp, #20
 800382a:	af00      	add	r7, sp, #0
 800382c:	6078      	str	r0, [r7, #4]
 800382e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003836:	b2db      	uxtb	r3, r3
 8003838:	2b20      	cmp	r3, #32
 800383a:	d139      	bne.n	80038b0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003842:	2b01      	cmp	r3, #1
 8003844:	d101      	bne.n	800384a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003846:	2302      	movs	r3, #2
 8003848:	e033      	b.n	80038b2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2201      	movs	r2, #1
 800384e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2224      	movs	r2, #36	; 0x24
 8003856:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f022 0201 	bic.w	r2, r2, #1
 8003868:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003878:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	021b      	lsls	r3, r3, #8
 800387e:	68fa      	ldr	r2, [r7, #12]
 8003880:	4313      	orrs	r3, r2
 8003882:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	68fa      	ldr	r2, [r7, #12]
 800388a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f042 0201 	orr.w	r2, r2, #1
 800389a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2220      	movs	r2, #32
 80038a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2200      	movs	r2, #0
 80038a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80038ac:	2300      	movs	r3, #0
 80038ae:	e000      	b.n	80038b2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80038b0:	2302      	movs	r3, #2
  }
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	3714      	adds	r7, #20
 80038b6:	46bd      	mov	sp, r7
 80038b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038bc:	4770      	bx	lr
	...

080038c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	1d3b      	adds	r3, r7, #4
 80038ca:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80038cc:	1d3b      	adds	r3, r7, #4
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d102      	bne.n	80038da <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80038d4:	2301      	movs	r3, #1
 80038d6:	f000 bef4 	b.w	80046c2 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038da:	1d3b      	adds	r3, r7, #4
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 0301 	and.w	r3, r3, #1
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	f000 816a 	beq.w	8003bbe <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80038ea:	4bb3      	ldr	r3, [pc, #716]	; (8003bb8 <HAL_RCC_OscConfig+0x2f8>)
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	f003 030c 	and.w	r3, r3, #12
 80038f2:	2b04      	cmp	r3, #4
 80038f4:	d00c      	beq.n	8003910 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80038f6:	4bb0      	ldr	r3, [pc, #704]	; (8003bb8 <HAL_RCC_OscConfig+0x2f8>)
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	f003 030c 	and.w	r3, r3, #12
 80038fe:	2b08      	cmp	r3, #8
 8003900:	d159      	bne.n	80039b6 <HAL_RCC_OscConfig+0xf6>
 8003902:	4bad      	ldr	r3, [pc, #692]	; (8003bb8 <HAL_RCC_OscConfig+0x2f8>)
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800390a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800390e:	d152      	bne.n	80039b6 <HAL_RCC_OscConfig+0xf6>
 8003910:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003914:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003918:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 800391c:	fa93 f3a3 	rbit	r3, r3
 8003920:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003924:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003928:	fab3 f383 	clz	r3, r3
 800392c:	b2db      	uxtb	r3, r3
 800392e:	095b      	lsrs	r3, r3, #5
 8003930:	b2db      	uxtb	r3, r3
 8003932:	f043 0301 	orr.w	r3, r3, #1
 8003936:	b2db      	uxtb	r3, r3
 8003938:	2b01      	cmp	r3, #1
 800393a:	d102      	bne.n	8003942 <HAL_RCC_OscConfig+0x82>
 800393c:	4b9e      	ldr	r3, [pc, #632]	; (8003bb8 <HAL_RCC_OscConfig+0x2f8>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	e015      	b.n	800396e <HAL_RCC_OscConfig+0xae>
 8003942:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003946:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800394a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800394e:	fa93 f3a3 	rbit	r3, r3
 8003952:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003956:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800395a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800395e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8003962:	fa93 f3a3 	rbit	r3, r3
 8003966:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800396a:	4b93      	ldr	r3, [pc, #588]	; (8003bb8 <HAL_RCC_OscConfig+0x2f8>)
 800396c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800396e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003972:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8003976:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800397a:	fa92 f2a2 	rbit	r2, r2
 800397e:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8003982:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8003986:	fab2 f282 	clz	r2, r2
 800398a:	b2d2      	uxtb	r2, r2
 800398c:	f042 0220 	orr.w	r2, r2, #32
 8003990:	b2d2      	uxtb	r2, r2
 8003992:	f002 021f 	and.w	r2, r2, #31
 8003996:	2101      	movs	r1, #1
 8003998:	fa01 f202 	lsl.w	r2, r1, r2
 800399c:	4013      	ands	r3, r2
 800399e:	2b00      	cmp	r3, #0
 80039a0:	f000 810c 	beq.w	8003bbc <HAL_RCC_OscConfig+0x2fc>
 80039a4:	1d3b      	adds	r3, r7, #4
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	f040 8106 	bne.w	8003bbc <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	f000 be86 	b.w	80046c2 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039b6:	1d3b      	adds	r3, r7, #4
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039c0:	d106      	bne.n	80039d0 <HAL_RCC_OscConfig+0x110>
 80039c2:	4b7d      	ldr	r3, [pc, #500]	; (8003bb8 <HAL_RCC_OscConfig+0x2f8>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a7c      	ldr	r2, [pc, #496]	; (8003bb8 <HAL_RCC_OscConfig+0x2f8>)
 80039c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039cc:	6013      	str	r3, [r2, #0]
 80039ce:	e030      	b.n	8003a32 <HAL_RCC_OscConfig+0x172>
 80039d0:	1d3b      	adds	r3, r7, #4
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d10c      	bne.n	80039f4 <HAL_RCC_OscConfig+0x134>
 80039da:	4b77      	ldr	r3, [pc, #476]	; (8003bb8 <HAL_RCC_OscConfig+0x2f8>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a76      	ldr	r2, [pc, #472]	; (8003bb8 <HAL_RCC_OscConfig+0x2f8>)
 80039e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039e4:	6013      	str	r3, [r2, #0]
 80039e6:	4b74      	ldr	r3, [pc, #464]	; (8003bb8 <HAL_RCC_OscConfig+0x2f8>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a73      	ldr	r2, [pc, #460]	; (8003bb8 <HAL_RCC_OscConfig+0x2f8>)
 80039ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039f0:	6013      	str	r3, [r2, #0]
 80039f2:	e01e      	b.n	8003a32 <HAL_RCC_OscConfig+0x172>
 80039f4:	1d3b      	adds	r3, r7, #4
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80039fe:	d10c      	bne.n	8003a1a <HAL_RCC_OscConfig+0x15a>
 8003a00:	4b6d      	ldr	r3, [pc, #436]	; (8003bb8 <HAL_RCC_OscConfig+0x2f8>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a6c      	ldr	r2, [pc, #432]	; (8003bb8 <HAL_RCC_OscConfig+0x2f8>)
 8003a06:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a0a:	6013      	str	r3, [r2, #0]
 8003a0c:	4b6a      	ldr	r3, [pc, #424]	; (8003bb8 <HAL_RCC_OscConfig+0x2f8>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a69      	ldr	r2, [pc, #420]	; (8003bb8 <HAL_RCC_OscConfig+0x2f8>)
 8003a12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a16:	6013      	str	r3, [r2, #0]
 8003a18:	e00b      	b.n	8003a32 <HAL_RCC_OscConfig+0x172>
 8003a1a:	4b67      	ldr	r3, [pc, #412]	; (8003bb8 <HAL_RCC_OscConfig+0x2f8>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a66      	ldr	r2, [pc, #408]	; (8003bb8 <HAL_RCC_OscConfig+0x2f8>)
 8003a20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a24:	6013      	str	r3, [r2, #0]
 8003a26:	4b64      	ldr	r3, [pc, #400]	; (8003bb8 <HAL_RCC_OscConfig+0x2f8>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a63      	ldr	r2, [pc, #396]	; (8003bb8 <HAL_RCC_OscConfig+0x2f8>)
 8003a2c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a30:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003a32:	4b61      	ldr	r3, [pc, #388]	; (8003bb8 <HAL_RCC_OscConfig+0x2f8>)
 8003a34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a36:	f023 020f 	bic.w	r2, r3, #15
 8003a3a:	1d3b      	adds	r3, r7, #4
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	495d      	ldr	r1, [pc, #372]	; (8003bb8 <HAL_RCC_OscConfig+0x2f8>)
 8003a42:	4313      	orrs	r3, r2
 8003a44:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a46:	1d3b      	adds	r3, r7, #4
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d059      	beq.n	8003b04 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a50:	f7fd f8c2 	bl	8000bd8 <HAL_GetTick>
 8003a54:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a58:	e00a      	b.n	8003a70 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a5a:	f7fd f8bd 	bl	8000bd8 <HAL_GetTick>
 8003a5e:	4602      	mov	r2, r0
 8003a60:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003a64:	1ad3      	subs	r3, r2, r3
 8003a66:	2b64      	cmp	r3, #100	; 0x64
 8003a68:	d902      	bls.n	8003a70 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8003a6a:	2303      	movs	r3, #3
 8003a6c:	f000 be29 	b.w	80046c2 <HAL_RCC_OscConfig+0xe02>
 8003a70:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003a74:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a78:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8003a7c:	fa93 f3a3 	rbit	r3, r3
 8003a80:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8003a84:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a88:	fab3 f383 	clz	r3, r3
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	095b      	lsrs	r3, r3, #5
 8003a90:	b2db      	uxtb	r3, r3
 8003a92:	f043 0301 	orr.w	r3, r3, #1
 8003a96:	b2db      	uxtb	r3, r3
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	d102      	bne.n	8003aa2 <HAL_RCC_OscConfig+0x1e2>
 8003a9c:	4b46      	ldr	r3, [pc, #280]	; (8003bb8 <HAL_RCC_OscConfig+0x2f8>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	e015      	b.n	8003ace <HAL_RCC_OscConfig+0x20e>
 8003aa2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003aa6:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aaa:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8003aae:	fa93 f3a3 	rbit	r3, r3
 8003ab2:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8003ab6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003aba:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8003abe:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8003ac2:	fa93 f3a3 	rbit	r3, r3
 8003ac6:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8003aca:	4b3b      	ldr	r3, [pc, #236]	; (8003bb8 <HAL_RCC_OscConfig+0x2f8>)
 8003acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ace:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003ad2:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8003ad6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8003ada:	fa92 f2a2 	rbit	r2, r2
 8003ade:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8003ae2:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8003ae6:	fab2 f282 	clz	r2, r2
 8003aea:	b2d2      	uxtb	r2, r2
 8003aec:	f042 0220 	orr.w	r2, r2, #32
 8003af0:	b2d2      	uxtb	r2, r2
 8003af2:	f002 021f 	and.w	r2, r2, #31
 8003af6:	2101      	movs	r1, #1
 8003af8:	fa01 f202 	lsl.w	r2, r1, r2
 8003afc:	4013      	ands	r3, r2
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d0ab      	beq.n	8003a5a <HAL_RCC_OscConfig+0x19a>
 8003b02:	e05c      	b.n	8003bbe <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b04:	f7fd f868 	bl	8000bd8 <HAL_GetTick>
 8003b08:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b0c:	e00a      	b.n	8003b24 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b0e:	f7fd f863 	bl	8000bd8 <HAL_GetTick>
 8003b12:	4602      	mov	r2, r0
 8003b14:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	2b64      	cmp	r3, #100	; 0x64
 8003b1c:	d902      	bls.n	8003b24 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8003b1e:	2303      	movs	r3, #3
 8003b20:	f000 bdcf 	b.w	80046c2 <HAL_RCC_OscConfig+0xe02>
 8003b24:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003b28:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b2c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8003b30:	fa93 f3a3 	rbit	r3, r3
 8003b34:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8003b38:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b3c:	fab3 f383 	clz	r3, r3
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	095b      	lsrs	r3, r3, #5
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	f043 0301 	orr.w	r3, r3, #1
 8003b4a:	b2db      	uxtb	r3, r3
 8003b4c:	2b01      	cmp	r3, #1
 8003b4e:	d102      	bne.n	8003b56 <HAL_RCC_OscConfig+0x296>
 8003b50:	4b19      	ldr	r3, [pc, #100]	; (8003bb8 <HAL_RCC_OscConfig+0x2f8>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	e015      	b.n	8003b82 <HAL_RCC_OscConfig+0x2c2>
 8003b56:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003b5a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b5e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8003b62:	fa93 f3a3 	rbit	r3, r3
 8003b66:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8003b6a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003b6e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003b72:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8003b76:	fa93 f3a3 	rbit	r3, r3
 8003b7a:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8003b7e:	4b0e      	ldr	r3, [pc, #56]	; (8003bb8 <HAL_RCC_OscConfig+0x2f8>)
 8003b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b82:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003b86:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8003b8a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8003b8e:	fa92 f2a2 	rbit	r2, r2
 8003b92:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8003b96:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8003b9a:	fab2 f282 	clz	r2, r2
 8003b9e:	b2d2      	uxtb	r2, r2
 8003ba0:	f042 0220 	orr.w	r2, r2, #32
 8003ba4:	b2d2      	uxtb	r2, r2
 8003ba6:	f002 021f 	and.w	r2, r2, #31
 8003baa:	2101      	movs	r1, #1
 8003bac:	fa01 f202 	lsl.w	r2, r1, r2
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d1ab      	bne.n	8003b0e <HAL_RCC_OscConfig+0x24e>
 8003bb6:	e002      	b.n	8003bbe <HAL_RCC_OscConfig+0x2fe>
 8003bb8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bbe:	1d3b      	adds	r3, r7, #4
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 0302 	and.w	r3, r3, #2
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	f000 816f 	beq.w	8003eac <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003bce:	4bd0      	ldr	r3, [pc, #832]	; (8003f10 <HAL_RCC_OscConfig+0x650>)
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	f003 030c 	and.w	r3, r3, #12
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d00b      	beq.n	8003bf2 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003bda:	4bcd      	ldr	r3, [pc, #820]	; (8003f10 <HAL_RCC_OscConfig+0x650>)
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	f003 030c 	and.w	r3, r3, #12
 8003be2:	2b08      	cmp	r3, #8
 8003be4:	d16c      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x400>
 8003be6:	4bca      	ldr	r3, [pc, #808]	; (8003f10 <HAL_RCC_OscConfig+0x650>)
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d166      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x400>
 8003bf2:	2302      	movs	r3, #2
 8003bf4:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bf8:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8003bfc:	fa93 f3a3 	rbit	r3, r3
 8003c00:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8003c04:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c08:	fab3 f383 	clz	r3, r3
 8003c0c:	b2db      	uxtb	r3, r3
 8003c0e:	095b      	lsrs	r3, r3, #5
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	f043 0301 	orr.w	r3, r3, #1
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d102      	bne.n	8003c22 <HAL_RCC_OscConfig+0x362>
 8003c1c:	4bbc      	ldr	r3, [pc, #752]	; (8003f10 <HAL_RCC_OscConfig+0x650>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	e013      	b.n	8003c4a <HAL_RCC_OscConfig+0x38a>
 8003c22:	2302      	movs	r3, #2
 8003c24:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c28:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8003c2c:	fa93 f3a3 	rbit	r3, r3
 8003c30:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003c34:	2302      	movs	r3, #2
 8003c36:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8003c3a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003c3e:	fa93 f3a3 	rbit	r3, r3
 8003c42:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8003c46:	4bb2      	ldr	r3, [pc, #712]	; (8003f10 <HAL_RCC_OscConfig+0x650>)
 8003c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c4a:	2202      	movs	r2, #2
 8003c4c:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8003c50:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003c54:	fa92 f2a2 	rbit	r2, r2
 8003c58:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8003c5c:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8003c60:	fab2 f282 	clz	r2, r2
 8003c64:	b2d2      	uxtb	r2, r2
 8003c66:	f042 0220 	orr.w	r2, r2, #32
 8003c6a:	b2d2      	uxtb	r2, r2
 8003c6c:	f002 021f 	and.w	r2, r2, #31
 8003c70:	2101      	movs	r1, #1
 8003c72:	fa01 f202 	lsl.w	r2, r1, r2
 8003c76:	4013      	ands	r3, r2
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d007      	beq.n	8003c8c <HAL_RCC_OscConfig+0x3cc>
 8003c7c:	1d3b      	adds	r3, r7, #4
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	691b      	ldr	r3, [r3, #16]
 8003c82:	2b01      	cmp	r3, #1
 8003c84:	d002      	beq.n	8003c8c <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	f000 bd1b 	b.w	80046c2 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c8c:	4ba0      	ldr	r3, [pc, #640]	; (8003f10 <HAL_RCC_OscConfig+0x650>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c94:	1d3b      	adds	r3, r7, #4
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	695b      	ldr	r3, [r3, #20]
 8003c9a:	21f8      	movs	r1, #248	; 0xf8
 8003c9c:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ca0:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8003ca4:	fa91 f1a1 	rbit	r1, r1
 8003ca8:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8003cac:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8003cb0:	fab1 f181 	clz	r1, r1
 8003cb4:	b2c9      	uxtb	r1, r1
 8003cb6:	408b      	lsls	r3, r1
 8003cb8:	4995      	ldr	r1, [pc, #596]	; (8003f10 <HAL_RCC_OscConfig+0x650>)
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cbe:	e0f5      	b.n	8003eac <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003cc0:	1d3b      	adds	r3, r7, #4
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	691b      	ldr	r3, [r3, #16]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	f000 8085 	beq.w	8003dd6 <HAL_RCC_OscConfig+0x516>
 8003ccc:	2301      	movs	r3, #1
 8003cce:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cd2:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8003cd6:	fa93 f3a3 	rbit	r3, r3
 8003cda:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8003cde:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ce2:	fab3 f383 	clz	r3, r3
 8003ce6:	b2db      	uxtb	r3, r3
 8003ce8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003cec:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003cf0:	009b      	lsls	r3, r3, #2
 8003cf2:	461a      	mov	r2, r3
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cf8:	f7fc ff6e 	bl	8000bd8 <HAL_GetTick>
 8003cfc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d00:	e00a      	b.n	8003d18 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d02:	f7fc ff69 	bl	8000bd8 <HAL_GetTick>
 8003d06:	4602      	mov	r2, r0
 8003d08:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	2b02      	cmp	r3, #2
 8003d10:	d902      	bls.n	8003d18 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	f000 bcd5 	b.w	80046c2 <HAL_RCC_OscConfig+0xe02>
 8003d18:	2302      	movs	r3, #2
 8003d1a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d1e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8003d22:	fa93 f3a3 	rbit	r3, r3
 8003d26:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8003d2a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d2e:	fab3 f383 	clz	r3, r3
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	095b      	lsrs	r3, r3, #5
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	f043 0301 	orr.w	r3, r3, #1
 8003d3c:	b2db      	uxtb	r3, r3
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d102      	bne.n	8003d48 <HAL_RCC_OscConfig+0x488>
 8003d42:	4b73      	ldr	r3, [pc, #460]	; (8003f10 <HAL_RCC_OscConfig+0x650>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	e013      	b.n	8003d70 <HAL_RCC_OscConfig+0x4b0>
 8003d48:	2302      	movs	r3, #2
 8003d4a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d4e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8003d52:	fa93 f3a3 	rbit	r3, r3
 8003d56:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003d5a:	2302      	movs	r3, #2
 8003d5c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003d60:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8003d64:	fa93 f3a3 	rbit	r3, r3
 8003d68:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8003d6c:	4b68      	ldr	r3, [pc, #416]	; (8003f10 <HAL_RCC_OscConfig+0x650>)
 8003d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d70:	2202      	movs	r2, #2
 8003d72:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8003d76:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8003d7a:	fa92 f2a2 	rbit	r2, r2
 8003d7e:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8003d82:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8003d86:	fab2 f282 	clz	r2, r2
 8003d8a:	b2d2      	uxtb	r2, r2
 8003d8c:	f042 0220 	orr.w	r2, r2, #32
 8003d90:	b2d2      	uxtb	r2, r2
 8003d92:	f002 021f 	and.w	r2, r2, #31
 8003d96:	2101      	movs	r1, #1
 8003d98:	fa01 f202 	lsl.w	r2, r1, r2
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d0af      	beq.n	8003d02 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003da2:	4b5b      	ldr	r3, [pc, #364]	; (8003f10 <HAL_RCC_OscConfig+0x650>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003daa:	1d3b      	adds	r3, r7, #4
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	695b      	ldr	r3, [r3, #20]
 8003db0:	21f8      	movs	r1, #248	; 0xf8
 8003db2:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003db6:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003dba:	fa91 f1a1 	rbit	r1, r1
 8003dbe:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8003dc2:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8003dc6:	fab1 f181 	clz	r1, r1
 8003dca:	b2c9      	uxtb	r1, r1
 8003dcc:	408b      	lsls	r3, r1
 8003dce:	4950      	ldr	r1, [pc, #320]	; (8003f10 <HAL_RCC_OscConfig+0x650>)
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	600b      	str	r3, [r1, #0]
 8003dd4:	e06a      	b.n	8003eac <HAL_RCC_OscConfig+0x5ec>
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ddc:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8003de0:	fa93 f3a3 	rbit	r3, r3
 8003de4:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8003de8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003dec:	fab3 f383 	clz	r3, r3
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003df6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	461a      	mov	r2, r3
 8003dfe:	2300      	movs	r3, #0
 8003e00:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e02:	f7fc fee9 	bl	8000bd8 <HAL_GetTick>
 8003e06:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e0a:	e00a      	b.n	8003e22 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e0c:	f7fc fee4 	bl	8000bd8 <HAL_GetTick>
 8003e10:	4602      	mov	r2, r0
 8003e12:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003e16:	1ad3      	subs	r3, r2, r3
 8003e18:	2b02      	cmp	r3, #2
 8003e1a:	d902      	bls.n	8003e22 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	f000 bc50 	b.w	80046c2 <HAL_RCC_OscConfig+0xe02>
 8003e22:	2302      	movs	r3, #2
 8003e24:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e28:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003e2c:	fa93 f3a3 	rbit	r3, r3
 8003e30:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8003e34:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e38:	fab3 f383 	clz	r3, r3
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	095b      	lsrs	r3, r3, #5
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	f043 0301 	orr.w	r3, r3, #1
 8003e46:	b2db      	uxtb	r3, r3
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d102      	bne.n	8003e52 <HAL_RCC_OscConfig+0x592>
 8003e4c:	4b30      	ldr	r3, [pc, #192]	; (8003f10 <HAL_RCC_OscConfig+0x650>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	e013      	b.n	8003e7a <HAL_RCC_OscConfig+0x5ba>
 8003e52:	2302      	movs	r3, #2
 8003e54:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e58:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8003e5c:	fa93 f3a3 	rbit	r3, r3
 8003e60:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8003e64:	2302      	movs	r3, #2
 8003e66:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8003e6a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8003e6e:	fa93 f3a3 	rbit	r3, r3
 8003e72:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8003e76:	4b26      	ldr	r3, [pc, #152]	; (8003f10 <HAL_RCC_OscConfig+0x650>)
 8003e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e7a:	2202      	movs	r2, #2
 8003e7c:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8003e80:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8003e84:	fa92 f2a2 	rbit	r2, r2
 8003e88:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8003e8c:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8003e90:	fab2 f282 	clz	r2, r2
 8003e94:	b2d2      	uxtb	r2, r2
 8003e96:	f042 0220 	orr.w	r2, r2, #32
 8003e9a:	b2d2      	uxtb	r2, r2
 8003e9c:	f002 021f 	and.w	r2, r2, #31
 8003ea0:	2101      	movs	r1, #1
 8003ea2:	fa01 f202 	lsl.w	r2, r1, r2
 8003ea6:	4013      	ands	r3, r2
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d1af      	bne.n	8003e0c <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003eac:	1d3b      	adds	r3, r7, #4
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 0308 	and.w	r3, r3, #8
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	f000 80da 	beq.w	8004070 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ebc:	1d3b      	adds	r3, r7, #4
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	699b      	ldr	r3, [r3, #24]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d069      	beq.n	8003f9a <HAL_RCC_OscConfig+0x6da>
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ecc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003ed0:	fa93 f3a3 	rbit	r3, r3
 8003ed4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8003ed8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003edc:	fab3 f383 	clz	r3, r3
 8003ee0:	b2db      	uxtb	r3, r3
 8003ee2:	461a      	mov	r2, r3
 8003ee4:	4b0b      	ldr	r3, [pc, #44]	; (8003f14 <HAL_RCC_OscConfig+0x654>)
 8003ee6:	4413      	add	r3, r2
 8003ee8:	009b      	lsls	r3, r3, #2
 8003eea:	461a      	mov	r2, r3
 8003eec:	2301      	movs	r3, #1
 8003eee:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ef0:	f7fc fe72 	bl	8000bd8 <HAL_GetTick>
 8003ef4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ef8:	e00e      	b.n	8003f18 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003efa:	f7fc fe6d 	bl	8000bd8 <HAL_GetTick>
 8003efe:	4602      	mov	r2, r0
 8003f00:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003f04:	1ad3      	subs	r3, r2, r3
 8003f06:	2b02      	cmp	r3, #2
 8003f08:	d906      	bls.n	8003f18 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8003f0a:	2303      	movs	r3, #3
 8003f0c:	e3d9      	b.n	80046c2 <HAL_RCC_OscConfig+0xe02>
 8003f0e:	bf00      	nop
 8003f10:	40021000 	.word	0x40021000
 8003f14:	10908120 	.word	0x10908120
 8003f18:	2302      	movs	r3, #2
 8003f1a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f1e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003f22:	fa93 f3a3 	rbit	r3, r3
 8003f26:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003f2a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003f2e:	2202      	movs	r2, #2
 8003f30:	601a      	str	r2, [r3, #0]
 8003f32:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	fa93 f2a3 	rbit	r2, r3
 8003f3c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8003f40:	601a      	str	r2, [r3, #0]
 8003f42:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8003f46:	2202      	movs	r2, #2
 8003f48:	601a      	str	r2, [r3, #0]
 8003f4a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	fa93 f2a3 	rbit	r2, r3
 8003f54:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8003f58:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f5a:	4ba5      	ldr	r3, [pc, #660]	; (80041f0 <HAL_RCC_OscConfig+0x930>)
 8003f5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f5e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003f62:	2102      	movs	r1, #2
 8003f64:	6019      	str	r1, [r3, #0]
 8003f66:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	fa93 f1a3 	rbit	r1, r3
 8003f70:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003f74:	6019      	str	r1, [r3, #0]
  return result;
 8003f76:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	fab3 f383 	clz	r3, r3
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	f003 031f 	and.w	r3, r3, #31
 8003f8c:	2101      	movs	r1, #1
 8003f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8003f92:	4013      	ands	r3, r2
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d0b0      	beq.n	8003efa <HAL_RCC_OscConfig+0x63a>
 8003f98:	e06a      	b.n	8004070 <HAL_RCC_OscConfig+0x7b0>
 8003f9a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fa2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	fa93 f2a3 	rbit	r2, r3
 8003fac:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003fb0:	601a      	str	r2, [r3, #0]
  return result;
 8003fb2:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003fb6:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fb8:	fab3 f383 	clz	r3, r3
 8003fbc:	b2db      	uxtb	r3, r3
 8003fbe:	461a      	mov	r2, r3
 8003fc0:	4b8c      	ldr	r3, [pc, #560]	; (80041f4 <HAL_RCC_OscConfig+0x934>)
 8003fc2:	4413      	add	r3, r2
 8003fc4:	009b      	lsls	r3, r3, #2
 8003fc6:	461a      	mov	r2, r3
 8003fc8:	2300      	movs	r3, #0
 8003fca:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fcc:	f7fc fe04 	bl	8000bd8 <HAL_GetTick>
 8003fd0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fd4:	e009      	b.n	8003fea <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003fd6:	f7fc fdff 	bl	8000bd8 <HAL_GetTick>
 8003fda:	4602      	mov	r2, r0
 8003fdc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003fe0:	1ad3      	subs	r3, r2, r3
 8003fe2:	2b02      	cmp	r3, #2
 8003fe4:	d901      	bls.n	8003fea <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8003fe6:	2303      	movs	r3, #3
 8003fe8:	e36b      	b.n	80046c2 <HAL_RCC_OscConfig+0xe02>
 8003fea:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8003fee:	2202      	movs	r2, #2
 8003ff0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ff2:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	fa93 f2a3 	rbit	r2, r3
 8003ffc:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8004000:	601a      	str	r2, [r3, #0]
 8004002:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8004006:	2202      	movs	r2, #2
 8004008:	601a      	str	r2, [r3, #0]
 800400a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	fa93 f2a3 	rbit	r2, r3
 8004014:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8004018:	601a      	str	r2, [r3, #0]
 800401a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800401e:	2202      	movs	r2, #2
 8004020:	601a      	str	r2, [r3, #0]
 8004022:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	fa93 f2a3 	rbit	r2, r3
 800402c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004030:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004032:	4b6f      	ldr	r3, [pc, #444]	; (80041f0 <HAL_RCC_OscConfig+0x930>)
 8004034:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004036:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800403a:	2102      	movs	r1, #2
 800403c:	6019      	str	r1, [r3, #0]
 800403e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	fa93 f1a3 	rbit	r1, r3
 8004048:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800404c:	6019      	str	r1, [r3, #0]
  return result;
 800404e:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	fab3 f383 	clz	r3, r3
 8004058:	b2db      	uxtb	r3, r3
 800405a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800405e:	b2db      	uxtb	r3, r3
 8004060:	f003 031f 	and.w	r3, r3, #31
 8004064:	2101      	movs	r1, #1
 8004066:	fa01 f303 	lsl.w	r3, r1, r3
 800406a:	4013      	ands	r3, r2
 800406c:	2b00      	cmp	r3, #0
 800406e:	d1b2      	bne.n	8003fd6 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004070:	1d3b      	adds	r3, r7, #4
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0304 	and.w	r3, r3, #4
 800407a:	2b00      	cmp	r3, #0
 800407c:	f000 8158 	beq.w	8004330 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004080:	2300      	movs	r3, #0
 8004082:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004086:	4b5a      	ldr	r3, [pc, #360]	; (80041f0 <HAL_RCC_OscConfig+0x930>)
 8004088:	69db      	ldr	r3, [r3, #28]
 800408a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800408e:	2b00      	cmp	r3, #0
 8004090:	d112      	bne.n	80040b8 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004092:	4b57      	ldr	r3, [pc, #348]	; (80041f0 <HAL_RCC_OscConfig+0x930>)
 8004094:	69db      	ldr	r3, [r3, #28]
 8004096:	4a56      	ldr	r2, [pc, #344]	; (80041f0 <HAL_RCC_OscConfig+0x930>)
 8004098:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800409c:	61d3      	str	r3, [r2, #28]
 800409e:	4b54      	ldr	r3, [pc, #336]	; (80041f0 <HAL_RCC_OscConfig+0x930>)
 80040a0:	69db      	ldr	r3, [r3, #28]
 80040a2:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80040a6:	f107 0308 	add.w	r3, r7, #8
 80040aa:	601a      	str	r2, [r3, #0]
 80040ac:	f107 0308 	add.w	r3, r7, #8
 80040b0:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80040b2:	2301      	movs	r3, #1
 80040b4:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040b8:	4b4f      	ldr	r3, [pc, #316]	; (80041f8 <HAL_RCC_OscConfig+0x938>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d11a      	bne.n	80040fa <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040c4:	4b4c      	ldr	r3, [pc, #304]	; (80041f8 <HAL_RCC_OscConfig+0x938>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a4b      	ldr	r2, [pc, #300]	; (80041f8 <HAL_RCC_OscConfig+0x938>)
 80040ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040ce:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040d0:	f7fc fd82 	bl	8000bd8 <HAL_GetTick>
 80040d4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040d8:	e009      	b.n	80040ee <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040da:	f7fc fd7d 	bl	8000bd8 <HAL_GetTick>
 80040de:	4602      	mov	r2, r0
 80040e0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	2b64      	cmp	r3, #100	; 0x64
 80040e8:	d901      	bls.n	80040ee <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 80040ea:	2303      	movs	r3, #3
 80040ec:	e2e9      	b.n	80046c2 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040ee:	4b42      	ldr	r3, [pc, #264]	; (80041f8 <HAL_RCC_OscConfig+0x938>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d0ef      	beq.n	80040da <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040fa:	1d3b      	adds	r3, r7, #4
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	2b01      	cmp	r3, #1
 8004102:	d106      	bne.n	8004112 <HAL_RCC_OscConfig+0x852>
 8004104:	4b3a      	ldr	r3, [pc, #232]	; (80041f0 <HAL_RCC_OscConfig+0x930>)
 8004106:	6a1b      	ldr	r3, [r3, #32]
 8004108:	4a39      	ldr	r2, [pc, #228]	; (80041f0 <HAL_RCC_OscConfig+0x930>)
 800410a:	f043 0301 	orr.w	r3, r3, #1
 800410e:	6213      	str	r3, [r2, #32]
 8004110:	e02f      	b.n	8004172 <HAL_RCC_OscConfig+0x8b2>
 8004112:	1d3b      	adds	r3, r7, #4
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d10c      	bne.n	8004136 <HAL_RCC_OscConfig+0x876>
 800411c:	4b34      	ldr	r3, [pc, #208]	; (80041f0 <HAL_RCC_OscConfig+0x930>)
 800411e:	6a1b      	ldr	r3, [r3, #32]
 8004120:	4a33      	ldr	r2, [pc, #204]	; (80041f0 <HAL_RCC_OscConfig+0x930>)
 8004122:	f023 0301 	bic.w	r3, r3, #1
 8004126:	6213      	str	r3, [r2, #32]
 8004128:	4b31      	ldr	r3, [pc, #196]	; (80041f0 <HAL_RCC_OscConfig+0x930>)
 800412a:	6a1b      	ldr	r3, [r3, #32]
 800412c:	4a30      	ldr	r2, [pc, #192]	; (80041f0 <HAL_RCC_OscConfig+0x930>)
 800412e:	f023 0304 	bic.w	r3, r3, #4
 8004132:	6213      	str	r3, [r2, #32]
 8004134:	e01d      	b.n	8004172 <HAL_RCC_OscConfig+0x8b2>
 8004136:	1d3b      	adds	r3, r7, #4
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	68db      	ldr	r3, [r3, #12]
 800413c:	2b05      	cmp	r3, #5
 800413e:	d10c      	bne.n	800415a <HAL_RCC_OscConfig+0x89a>
 8004140:	4b2b      	ldr	r3, [pc, #172]	; (80041f0 <HAL_RCC_OscConfig+0x930>)
 8004142:	6a1b      	ldr	r3, [r3, #32]
 8004144:	4a2a      	ldr	r2, [pc, #168]	; (80041f0 <HAL_RCC_OscConfig+0x930>)
 8004146:	f043 0304 	orr.w	r3, r3, #4
 800414a:	6213      	str	r3, [r2, #32]
 800414c:	4b28      	ldr	r3, [pc, #160]	; (80041f0 <HAL_RCC_OscConfig+0x930>)
 800414e:	6a1b      	ldr	r3, [r3, #32]
 8004150:	4a27      	ldr	r2, [pc, #156]	; (80041f0 <HAL_RCC_OscConfig+0x930>)
 8004152:	f043 0301 	orr.w	r3, r3, #1
 8004156:	6213      	str	r3, [r2, #32]
 8004158:	e00b      	b.n	8004172 <HAL_RCC_OscConfig+0x8b2>
 800415a:	4b25      	ldr	r3, [pc, #148]	; (80041f0 <HAL_RCC_OscConfig+0x930>)
 800415c:	6a1b      	ldr	r3, [r3, #32]
 800415e:	4a24      	ldr	r2, [pc, #144]	; (80041f0 <HAL_RCC_OscConfig+0x930>)
 8004160:	f023 0301 	bic.w	r3, r3, #1
 8004164:	6213      	str	r3, [r2, #32]
 8004166:	4b22      	ldr	r3, [pc, #136]	; (80041f0 <HAL_RCC_OscConfig+0x930>)
 8004168:	6a1b      	ldr	r3, [r3, #32]
 800416a:	4a21      	ldr	r2, [pc, #132]	; (80041f0 <HAL_RCC_OscConfig+0x930>)
 800416c:	f023 0304 	bic.w	r3, r3, #4
 8004170:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004172:	1d3b      	adds	r3, r7, #4
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	68db      	ldr	r3, [r3, #12]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d06b      	beq.n	8004254 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800417c:	f7fc fd2c 	bl	8000bd8 <HAL_GetTick>
 8004180:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004184:	e00b      	b.n	800419e <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004186:	f7fc fd27 	bl	8000bd8 <HAL_GetTick>
 800418a:	4602      	mov	r2, r0
 800418c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004190:	1ad3      	subs	r3, r2, r3
 8004192:	f241 3288 	movw	r2, #5000	; 0x1388
 8004196:	4293      	cmp	r3, r2
 8004198:	d901      	bls.n	800419e <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 800419a:	2303      	movs	r3, #3
 800419c:	e291      	b.n	80046c2 <HAL_RCC_OscConfig+0xe02>
 800419e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80041a2:	2202      	movs	r2, #2
 80041a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041a6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	fa93 f2a3 	rbit	r2, r3
 80041b0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80041b4:	601a      	str	r2, [r3, #0]
 80041b6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80041ba:	2202      	movs	r2, #2
 80041bc:	601a      	str	r2, [r3, #0]
 80041be:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	fa93 f2a3 	rbit	r2, r3
 80041c8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80041cc:	601a      	str	r2, [r3, #0]
  return result;
 80041ce:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80041d2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041d4:	fab3 f383 	clz	r3, r3
 80041d8:	b2db      	uxtb	r3, r3
 80041da:	095b      	lsrs	r3, r3, #5
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	f043 0302 	orr.w	r3, r3, #2
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	2b02      	cmp	r3, #2
 80041e6:	d109      	bne.n	80041fc <HAL_RCC_OscConfig+0x93c>
 80041e8:	4b01      	ldr	r3, [pc, #4]	; (80041f0 <HAL_RCC_OscConfig+0x930>)
 80041ea:	6a1b      	ldr	r3, [r3, #32]
 80041ec:	e014      	b.n	8004218 <HAL_RCC_OscConfig+0x958>
 80041ee:	bf00      	nop
 80041f0:	40021000 	.word	0x40021000
 80041f4:	10908120 	.word	0x10908120
 80041f8:	40007000 	.word	0x40007000
 80041fc:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8004200:	2202      	movs	r2, #2
 8004202:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004204:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	fa93 f2a3 	rbit	r2, r3
 800420e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004212:	601a      	str	r2, [r3, #0]
 8004214:	4bbb      	ldr	r3, [pc, #748]	; (8004504 <HAL_RCC_OscConfig+0xc44>)
 8004216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004218:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800421c:	2102      	movs	r1, #2
 800421e:	6011      	str	r1, [r2, #0]
 8004220:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8004224:	6812      	ldr	r2, [r2, #0]
 8004226:	fa92 f1a2 	rbit	r1, r2
 800422a:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 800422e:	6011      	str	r1, [r2, #0]
  return result;
 8004230:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8004234:	6812      	ldr	r2, [r2, #0]
 8004236:	fab2 f282 	clz	r2, r2
 800423a:	b2d2      	uxtb	r2, r2
 800423c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004240:	b2d2      	uxtb	r2, r2
 8004242:	f002 021f 	and.w	r2, r2, #31
 8004246:	2101      	movs	r1, #1
 8004248:	fa01 f202 	lsl.w	r2, r1, r2
 800424c:	4013      	ands	r3, r2
 800424e:	2b00      	cmp	r3, #0
 8004250:	d099      	beq.n	8004186 <HAL_RCC_OscConfig+0x8c6>
 8004252:	e063      	b.n	800431c <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004254:	f7fc fcc0 	bl	8000bd8 <HAL_GetTick>
 8004258:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800425c:	e00b      	b.n	8004276 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800425e:	f7fc fcbb 	bl	8000bd8 <HAL_GetTick>
 8004262:	4602      	mov	r2, r0
 8004264:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004268:	1ad3      	subs	r3, r2, r3
 800426a:	f241 3288 	movw	r2, #5000	; 0x1388
 800426e:	4293      	cmp	r3, r2
 8004270:	d901      	bls.n	8004276 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8004272:	2303      	movs	r3, #3
 8004274:	e225      	b.n	80046c2 <HAL_RCC_OscConfig+0xe02>
 8004276:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800427a:	2202      	movs	r2, #2
 800427c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800427e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	fa93 f2a3 	rbit	r2, r3
 8004288:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800428c:	601a      	str	r2, [r3, #0]
 800428e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004292:	2202      	movs	r2, #2
 8004294:	601a      	str	r2, [r3, #0]
 8004296:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	fa93 f2a3 	rbit	r2, r3
 80042a0:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80042a4:	601a      	str	r2, [r3, #0]
  return result;
 80042a6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80042aa:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042ac:	fab3 f383 	clz	r3, r3
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	095b      	lsrs	r3, r3, #5
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	f043 0302 	orr.w	r3, r3, #2
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	2b02      	cmp	r3, #2
 80042be:	d102      	bne.n	80042c6 <HAL_RCC_OscConfig+0xa06>
 80042c0:	4b90      	ldr	r3, [pc, #576]	; (8004504 <HAL_RCC_OscConfig+0xc44>)
 80042c2:	6a1b      	ldr	r3, [r3, #32]
 80042c4:	e00d      	b.n	80042e2 <HAL_RCC_OscConfig+0xa22>
 80042c6:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80042ca:	2202      	movs	r2, #2
 80042cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ce:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	fa93 f2a3 	rbit	r2, r3
 80042d8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80042dc:	601a      	str	r2, [r3, #0]
 80042de:	4b89      	ldr	r3, [pc, #548]	; (8004504 <HAL_RCC_OscConfig+0xc44>)
 80042e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e2:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80042e6:	2102      	movs	r1, #2
 80042e8:	6011      	str	r1, [r2, #0]
 80042ea:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80042ee:	6812      	ldr	r2, [r2, #0]
 80042f0:	fa92 f1a2 	rbit	r1, r2
 80042f4:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80042f8:	6011      	str	r1, [r2, #0]
  return result;
 80042fa:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80042fe:	6812      	ldr	r2, [r2, #0]
 8004300:	fab2 f282 	clz	r2, r2
 8004304:	b2d2      	uxtb	r2, r2
 8004306:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800430a:	b2d2      	uxtb	r2, r2
 800430c:	f002 021f 	and.w	r2, r2, #31
 8004310:	2101      	movs	r1, #1
 8004312:	fa01 f202 	lsl.w	r2, r1, r2
 8004316:	4013      	ands	r3, r2
 8004318:	2b00      	cmp	r3, #0
 800431a:	d1a0      	bne.n	800425e <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800431c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8004320:	2b01      	cmp	r3, #1
 8004322:	d105      	bne.n	8004330 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004324:	4b77      	ldr	r3, [pc, #476]	; (8004504 <HAL_RCC_OscConfig+0xc44>)
 8004326:	69db      	ldr	r3, [r3, #28]
 8004328:	4a76      	ldr	r2, [pc, #472]	; (8004504 <HAL_RCC_OscConfig+0xc44>)
 800432a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800432e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004330:	1d3b      	adds	r3, r7, #4
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	69db      	ldr	r3, [r3, #28]
 8004336:	2b00      	cmp	r3, #0
 8004338:	f000 81c2 	beq.w	80046c0 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800433c:	4b71      	ldr	r3, [pc, #452]	; (8004504 <HAL_RCC_OscConfig+0xc44>)
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	f003 030c 	and.w	r3, r3, #12
 8004344:	2b08      	cmp	r3, #8
 8004346:	f000 819c 	beq.w	8004682 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800434a:	1d3b      	adds	r3, r7, #4
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	69db      	ldr	r3, [r3, #28]
 8004350:	2b02      	cmp	r3, #2
 8004352:	f040 8114 	bne.w	800457e <HAL_RCC_OscConfig+0xcbe>
 8004356:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800435a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800435e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004360:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	fa93 f2a3 	rbit	r2, r3
 800436a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800436e:	601a      	str	r2, [r3, #0]
  return result;
 8004370:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004374:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004376:	fab3 f383 	clz	r3, r3
 800437a:	b2db      	uxtb	r3, r3
 800437c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004380:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	461a      	mov	r2, r3
 8004388:	2300      	movs	r3, #0
 800438a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800438c:	f7fc fc24 	bl	8000bd8 <HAL_GetTick>
 8004390:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004394:	e009      	b.n	80043aa <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004396:	f7fc fc1f 	bl	8000bd8 <HAL_GetTick>
 800439a:	4602      	mov	r2, r0
 800439c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80043a0:	1ad3      	subs	r3, r2, r3
 80043a2:	2b02      	cmp	r3, #2
 80043a4:	d901      	bls.n	80043aa <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 80043a6:	2303      	movs	r3, #3
 80043a8:	e18b      	b.n	80046c2 <HAL_RCC_OscConfig+0xe02>
 80043aa:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80043ae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80043b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043b4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	fa93 f2a3 	rbit	r2, r3
 80043be:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80043c2:	601a      	str	r2, [r3, #0]
  return result;
 80043c4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80043c8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043ca:	fab3 f383 	clz	r3, r3
 80043ce:	b2db      	uxtb	r3, r3
 80043d0:	095b      	lsrs	r3, r3, #5
 80043d2:	b2db      	uxtb	r3, r3
 80043d4:	f043 0301 	orr.w	r3, r3, #1
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d102      	bne.n	80043e4 <HAL_RCC_OscConfig+0xb24>
 80043de:	4b49      	ldr	r3, [pc, #292]	; (8004504 <HAL_RCC_OscConfig+0xc44>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	e01b      	b.n	800441c <HAL_RCC_OscConfig+0xb5c>
 80043e4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80043e8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80043ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043ee:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	fa93 f2a3 	rbit	r2, r3
 80043f8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80043fc:	601a      	str	r2, [r3, #0]
 80043fe:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004402:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004406:	601a      	str	r2, [r3, #0]
 8004408:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	fa93 f2a3 	rbit	r2, r3
 8004412:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004416:	601a      	str	r2, [r3, #0]
 8004418:	4b3a      	ldr	r3, [pc, #232]	; (8004504 <HAL_RCC_OscConfig+0xc44>)
 800441a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800441c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004420:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004424:	6011      	str	r1, [r2, #0]
 8004426:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800442a:	6812      	ldr	r2, [r2, #0]
 800442c:	fa92 f1a2 	rbit	r1, r2
 8004430:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8004434:	6011      	str	r1, [r2, #0]
  return result;
 8004436:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800443a:	6812      	ldr	r2, [r2, #0]
 800443c:	fab2 f282 	clz	r2, r2
 8004440:	b2d2      	uxtb	r2, r2
 8004442:	f042 0220 	orr.w	r2, r2, #32
 8004446:	b2d2      	uxtb	r2, r2
 8004448:	f002 021f 	and.w	r2, r2, #31
 800444c:	2101      	movs	r1, #1
 800444e:	fa01 f202 	lsl.w	r2, r1, r2
 8004452:	4013      	ands	r3, r2
 8004454:	2b00      	cmp	r3, #0
 8004456:	d19e      	bne.n	8004396 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004458:	4b2a      	ldr	r3, [pc, #168]	; (8004504 <HAL_RCC_OscConfig+0xc44>)
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004460:	1d3b      	adds	r3, r7, #4
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004466:	1d3b      	adds	r3, r7, #4
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	6a1b      	ldr	r3, [r3, #32]
 800446c:	430b      	orrs	r3, r1
 800446e:	4925      	ldr	r1, [pc, #148]	; (8004504 <HAL_RCC_OscConfig+0xc44>)
 8004470:	4313      	orrs	r3, r2
 8004472:	604b      	str	r3, [r1, #4]
 8004474:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004478:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800447c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800447e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	fa93 f2a3 	rbit	r2, r3
 8004488:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800448c:	601a      	str	r2, [r3, #0]
  return result;
 800448e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004492:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004494:	fab3 f383 	clz	r3, r3
 8004498:	b2db      	uxtb	r3, r3
 800449a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800449e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	461a      	mov	r2, r3
 80044a6:	2301      	movs	r3, #1
 80044a8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044aa:	f7fc fb95 	bl	8000bd8 <HAL_GetTick>
 80044ae:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80044b2:	e009      	b.n	80044c8 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044b4:	f7fc fb90 	bl	8000bd8 <HAL_GetTick>
 80044b8:	4602      	mov	r2, r0
 80044ba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80044be:	1ad3      	subs	r3, r2, r3
 80044c0:	2b02      	cmp	r3, #2
 80044c2:	d901      	bls.n	80044c8 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80044c4:	2303      	movs	r3, #3
 80044c6:	e0fc      	b.n	80046c2 <HAL_RCC_OscConfig+0xe02>
 80044c8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80044cc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80044d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044d2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	fa93 f2a3 	rbit	r2, r3
 80044dc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80044e0:	601a      	str	r2, [r3, #0]
  return result;
 80044e2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80044e6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80044e8:	fab3 f383 	clz	r3, r3
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	095b      	lsrs	r3, r3, #5
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	f043 0301 	orr.w	r3, r3, #1
 80044f6:	b2db      	uxtb	r3, r3
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d105      	bne.n	8004508 <HAL_RCC_OscConfig+0xc48>
 80044fc:	4b01      	ldr	r3, [pc, #4]	; (8004504 <HAL_RCC_OscConfig+0xc44>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	e01e      	b.n	8004540 <HAL_RCC_OscConfig+0xc80>
 8004502:	bf00      	nop
 8004504:	40021000 	.word	0x40021000
 8004508:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800450c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004510:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004512:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	fa93 f2a3 	rbit	r2, r3
 800451c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004520:	601a      	str	r2, [r3, #0]
 8004522:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004526:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800452a:	601a      	str	r2, [r3, #0]
 800452c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	fa93 f2a3 	rbit	r2, r3
 8004536:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800453a:	601a      	str	r2, [r3, #0]
 800453c:	4b63      	ldr	r3, [pc, #396]	; (80046cc <HAL_RCC_OscConfig+0xe0c>)
 800453e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004540:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004544:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004548:	6011      	str	r1, [r2, #0]
 800454a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800454e:	6812      	ldr	r2, [r2, #0]
 8004550:	fa92 f1a2 	rbit	r1, r2
 8004554:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8004558:	6011      	str	r1, [r2, #0]
  return result;
 800455a:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800455e:	6812      	ldr	r2, [r2, #0]
 8004560:	fab2 f282 	clz	r2, r2
 8004564:	b2d2      	uxtb	r2, r2
 8004566:	f042 0220 	orr.w	r2, r2, #32
 800456a:	b2d2      	uxtb	r2, r2
 800456c:	f002 021f 	and.w	r2, r2, #31
 8004570:	2101      	movs	r1, #1
 8004572:	fa01 f202 	lsl.w	r2, r1, r2
 8004576:	4013      	ands	r3, r2
 8004578:	2b00      	cmp	r3, #0
 800457a:	d09b      	beq.n	80044b4 <HAL_RCC_OscConfig+0xbf4>
 800457c:	e0a0      	b.n	80046c0 <HAL_RCC_OscConfig+0xe00>
 800457e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004582:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004586:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004588:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	fa93 f2a3 	rbit	r2, r3
 8004592:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004596:	601a      	str	r2, [r3, #0]
  return result;
 8004598:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800459c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800459e:	fab3 f383 	clz	r3, r3
 80045a2:	b2db      	uxtb	r3, r3
 80045a4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80045a8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80045ac:	009b      	lsls	r3, r3, #2
 80045ae:	461a      	mov	r2, r3
 80045b0:	2300      	movs	r3, #0
 80045b2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045b4:	f7fc fb10 	bl	8000bd8 <HAL_GetTick>
 80045b8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045bc:	e009      	b.n	80045d2 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045be:	f7fc fb0b 	bl	8000bd8 <HAL_GetTick>
 80045c2:	4602      	mov	r2, r0
 80045c4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80045c8:	1ad3      	subs	r3, r2, r3
 80045ca:	2b02      	cmp	r3, #2
 80045cc:	d901      	bls.n	80045d2 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80045ce:	2303      	movs	r3, #3
 80045d0:	e077      	b.n	80046c2 <HAL_RCC_OscConfig+0xe02>
 80045d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80045d6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80045da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045dc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	fa93 f2a3 	rbit	r2, r3
 80045e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80045ea:	601a      	str	r2, [r3, #0]
  return result;
 80045ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80045f0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045f2:	fab3 f383 	clz	r3, r3
 80045f6:	b2db      	uxtb	r3, r3
 80045f8:	095b      	lsrs	r3, r3, #5
 80045fa:	b2db      	uxtb	r3, r3
 80045fc:	f043 0301 	orr.w	r3, r3, #1
 8004600:	b2db      	uxtb	r3, r3
 8004602:	2b01      	cmp	r3, #1
 8004604:	d102      	bne.n	800460c <HAL_RCC_OscConfig+0xd4c>
 8004606:	4b31      	ldr	r3, [pc, #196]	; (80046cc <HAL_RCC_OscConfig+0xe0c>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	e01b      	b.n	8004644 <HAL_RCC_OscConfig+0xd84>
 800460c:	f107 0320 	add.w	r3, r7, #32
 8004610:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004614:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004616:	f107 0320 	add.w	r3, r7, #32
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	fa93 f2a3 	rbit	r2, r3
 8004620:	f107 031c 	add.w	r3, r7, #28
 8004624:	601a      	str	r2, [r3, #0]
 8004626:	f107 0318 	add.w	r3, r7, #24
 800462a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800462e:	601a      	str	r2, [r3, #0]
 8004630:	f107 0318 	add.w	r3, r7, #24
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	fa93 f2a3 	rbit	r2, r3
 800463a:	f107 0314 	add.w	r3, r7, #20
 800463e:	601a      	str	r2, [r3, #0]
 8004640:	4b22      	ldr	r3, [pc, #136]	; (80046cc <HAL_RCC_OscConfig+0xe0c>)
 8004642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004644:	f107 0210 	add.w	r2, r7, #16
 8004648:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800464c:	6011      	str	r1, [r2, #0]
 800464e:	f107 0210 	add.w	r2, r7, #16
 8004652:	6812      	ldr	r2, [r2, #0]
 8004654:	fa92 f1a2 	rbit	r1, r2
 8004658:	f107 020c 	add.w	r2, r7, #12
 800465c:	6011      	str	r1, [r2, #0]
  return result;
 800465e:	f107 020c 	add.w	r2, r7, #12
 8004662:	6812      	ldr	r2, [r2, #0]
 8004664:	fab2 f282 	clz	r2, r2
 8004668:	b2d2      	uxtb	r2, r2
 800466a:	f042 0220 	orr.w	r2, r2, #32
 800466e:	b2d2      	uxtb	r2, r2
 8004670:	f002 021f 	and.w	r2, r2, #31
 8004674:	2101      	movs	r1, #1
 8004676:	fa01 f202 	lsl.w	r2, r1, r2
 800467a:	4013      	ands	r3, r2
 800467c:	2b00      	cmp	r3, #0
 800467e:	d19e      	bne.n	80045be <HAL_RCC_OscConfig+0xcfe>
 8004680:	e01e      	b.n	80046c0 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004682:	1d3b      	adds	r3, r7, #4
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	69db      	ldr	r3, [r3, #28]
 8004688:	2b01      	cmp	r3, #1
 800468a:	d101      	bne.n	8004690 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 800468c:	2301      	movs	r3, #1
 800468e:	e018      	b.n	80046c2 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004690:	4b0e      	ldr	r3, [pc, #56]	; (80046cc <HAL_RCC_OscConfig+0xe0c>)
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004698:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800469c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80046a0:	1d3b      	adds	r3, r7, #4
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	6a1b      	ldr	r3, [r3, #32]
 80046a6:	429a      	cmp	r2, r3
 80046a8:	d108      	bne.n	80046bc <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80046aa:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80046ae:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80046b2:	1d3b      	adds	r3, r7, #4
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d001      	beq.n	80046c0 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	e000      	b.n	80046c2 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 80046c0:	2300      	movs	r3, #0
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bd80      	pop	{r7, pc}
 80046cc:	40021000 	.word	0x40021000

080046d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b09e      	sub	sp, #120	; 0x78
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
 80046d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80046da:	2300      	movs	r3, #0
 80046dc:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d101      	bne.n	80046e8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80046e4:	2301      	movs	r3, #1
 80046e6:	e162      	b.n	80049ae <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80046e8:	4b90      	ldr	r3, [pc, #576]	; (800492c <HAL_RCC_ClockConfig+0x25c>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f003 0307 	and.w	r3, r3, #7
 80046f0:	683a      	ldr	r2, [r7, #0]
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d910      	bls.n	8004718 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046f6:	4b8d      	ldr	r3, [pc, #564]	; (800492c <HAL_RCC_ClockConfig+0x25c>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f023 0207 	bic.w	r2, r3, #7
 80046fe:	498b      	ldr	r1, [pc, #556]	; (800492c <HAL_RCC_ClockConfig+0x25c>)
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	4313      	orrs	r3, r2
 8004704:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004706:	4b89      	ldr	r3, [pc, #548]	; (800492c <HAL_RCC_ClockConfig+0x25c>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f003 0307 	and.w	r3, r3, #7
 800470e:	683a      	ldr	r2, [r7, #0]
 8004710:	429a      	cmp	r2, r3
 8004712:	d001      	beq.n	8004718 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	e14a      	b.n	80049ae <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f003 0302 	and.w	r3, r3, #2
 8004720:	2b00      	cmp	r3, #0
 8004722:	d008      	beq.n	8004736 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004724:	4b82      	ldr	r3, [pc, #520]	; (8004930 <HAL_RCC_ClockConfig+0x260>)
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	497f      	ldr	r1, [pc, #508]	; (8004930 <HAL_RCC_ClockConfig+0x260>)
 8004732:	4313      	orrs	r3, r2
 8004734:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f003 0301 	and.w	r3, r3, #1
 800473e:	2b00      	cmp	r3, #0
 8004740:	f000 80dc 	beq.w	80048fc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	2b01      	cmp	r3, #1
 800474a:	d13c      	bne.n	80047c6 <HAL_RCC_ClockConfig+0xf6>
 800474c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004750:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004752:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004754:	fa93 f3a3 	rbit	r3, r3
 8004758:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800475a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800475c:	fab3 f383 	clz	r3, r3
 8004760:	b2db      	uxtb	r3, r3
 8004762:	095b      	lsrs	r3, r3, #5
 8004764:	b2db      	uxtb	r3, r3
 8004766:	f043 0301 	orr.w	r3, r3, #1
 800476a:	b2db      	uxtb	r3, r3
 800476c:	2b01      	cmp	r3, #1
 800476e:	d102      	bne.n	8004776 <HAL_RCC_ClockConfig+0xa6>
 8004770:	4b6f      	ldr	r3, [pc, #444]	; (8004930 <HAL_RCC_ClockConfig+0x260>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	e00f      	b.n	8004796 <HAL_RCC_ClockConfig+0xc6>
 8004776:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800477a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800477c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800477e:	fa93 f3a3 	rbit	r3, r3
 8004782:	667b      	str	r3, [r7, #100]	; 0x64
 8004784:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004788:	663b      	str	r3, [r7, #96]	; 0x60
 800478a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800478c:	fa93 f3a3 	rbit	r3, r3
 8004790:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004792:	4b67      	ldr	r3, [pc, #412]	; (8004930 <HAL_RCC_ClockConfig+0x260>)
 8004794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004796:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800479a:	65ba      	str	r2, [r7, #88]	; 0x58
 800479c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800479e:	fa92 f2a2 	rbit	r2, r2
 80047a2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80047a4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80047a6:	fab2 f282 	clz	r2, r2
 80047aa:	b2d2      	uxtb	r2, r2
 80047ac:	f042 0220 	orr.w	r2, r2, #32
 80047b0:	b2d2      	uxtb	r2, r2
 80047b2:	f002 021f 	and.w	r2, r2, #31
 80047b6:	2101      	movs	r1, #1
 80047b8:	fa01 f202 	lsl.w	r2, r1, r2
 80047bc:	4013      	ands	r3, r2
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d17b      	bne.n	80048ba <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	e0f3      	b.n	80049ae <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	2b02      	cmp	r3, #2
 80047cc:	d13c      	bne.n	8004848 <HAL_RCC_ClockConfig+0x178>
 80047ce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80047d2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80047d6:	fa93 f3a3 	rbit	r3, r3
 80047da:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80047dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047de:	fab3 f383 	clz	r3, r3
 80047e2:	b2db      	uxtb	r3, r3
 80047e4:	095b      	lsrs	r3, r3, #5
 80047e6:	b2db      	uxtb	r3, r3
 80047e8:	f043 0301 	orr.w	r3, r3, #1
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d102      	bne.n	80047f8 <HAL_RCC_ClockConfig+0x128>
 80047f2:	4b4f      	ldr	r3, [pc, #316]	; (8004930 <HAL_RCC_ClockConfig+0x260>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	e00f      	b.n	8004818 <HAL_RCC_ClockConfig+0x148>
 80047f8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80047fc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004800:	fa93 f3a3 	rbit	r3, r3
 8004804:	647b      	str	r3, [r7, #68]	; 0x44
 8004806:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800480a:	643b      	str	r3, [r7, #64]	; 0x40
 800480c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800480e:	fa93 f3a3 	rbit	r3, r3
 8004812:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004814:	4b46      	ldr	r3, [pc, #280]	; (8004930 <HAL_RCC_ClockConfig+0x260>)
 8004816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004818:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800481c:	63ba      	str	r2, [r7, #56]	; 0x38
 800481e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004820:	fa92 f2a2 	rbit	r2, r2
 8004824:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8004826:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004828:	fab2 f282 	clz	r2, r2
 800482c:	b2d2      	uxtb	r2, r2
 800482e:	f042 0220 	orr.w	r2, r2, #32
 8004832:	b2d2      	uxtb	r2, r2
 8004834:	f002 021f 	and.w	r2, r2, #31
 8004838:	2101      	movs	r1, #1
 800483a:	fa01 f202 	lsl.w	r2, r1, r2
 800483e:	4013      	ands	r3, r2
 8004840:	2b00      	cmp	r3, #0
 8004842:	d13a      	bne.n	80048ba <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	e0b2      	b.n	80049ae <HAL_RCC_ClockConfig+0x2de>
 8004848:	2302      	movs	r3, #2
 800484a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800484c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800484e:	fa93 f3a3 	rbit	r3, r3
 8004852:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004854:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004856:	fab3 f383 	clz	r3, r3
 800485a:	b2db      	uxtb	r3, r3
 800485c:	095b      	lsrs	r3, r3, #5
 800485e:	b2db      	uxtb	r3, r3
 8004860:	f043 0301 	orr.w	r3, r3, #1
 8004864:	b2db      	uxtb	r3, r3
 8004866:	2b01      	cmp	r3, #1
 8004868:	d102      	bne.n	8004870 <HAL_RCC_ClockConfig+0x1a0>
 800486a:	4b31      	ldr	r3, [pc, #196]	; (8004930 <HAL_RCC_ClockConfig+0x260>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	e00d      	b.n	800488c <HAL_RCC_ClockConfig+0x1bc>
 8004870:	2302      	movs	r3, #2
 8004872:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004876:	fa93 f3a3 	rbit	r3, r3
 800487a:	627b      	str	r3, [r7, #36]	; 0x24
 800487c:	2302      	movs	r3, #2
 800487e:	623b      	str	r3, [r7, #32]
 8004880:	6a3b      	ldr	r3, [r7, #32]
 8004882:	fa93 f3a3 	rbit	r3, r3
 8004886:	61fb      	str	r3, [r7, #28]
 8004888:	4b29      	ldr	r3, [pc, #164]	; (8004930 <HAL_RCC_ClockConfig+0x260>)
 800488a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800488c:	2202      	movs	r2, #2
 800488e:	61ba      	str	r2, [r7, #24]
 8004890:	69ba      	ldr	r2, [r7, #24]
 8004892:	fa92 f2a2 	rbit	r2, r2
 8004896:	617a      	str	r2, [r7, #20]
  return result;
 8004898:	697a      	ldr	r2, [r7, #20]
 800489a:	fab2 f282 	clz	r2, r2
 800489e:	b2d2      	uxtb	r2, r2
 80048a0:	f042 0220 	orr.w	r2, r2, #32
 80048a4:	b2d2      	uxtb	r2, r2
 80048a6:	f002 021f 	and.w	r2, r2, #31
 80048aa:	2101      	movs	r1, #1
 80048ac:	fa01 f202 	lsl.w	r2, r1, r2
 80048b0:	4013      	ands	r3, r2
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d101      	bne.n	80048ba <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	e079      	b.n	80049ae <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80048ba:	4b1d      	ldr	r3, [pc, #116]	; (8004930 <HAL_RCC_ClockConfig+0x260>)
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	f023 0203 	bic.w	r2, r3, #3
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	491a      	ldr	r1, [pc, #104]	; (8004930 <HAL_RCC_ClockConfig+0x260>)
 80048c8:	4313      	orrs	r3, r2
 80048ca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80048cc:	f7fc f984 	bl	8000bd8 <HAL_GetTick>
 80048d0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048d2:	e00a      	b.n	80048ea <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048d4:	f7fc f980 	bl	8000bd8 <HAL_GetTick>
 80048d8:	4602      	mov	r2, r0
 80048da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048dc:	1ad3      	subs	r3, r2, r3
 80048de:	f241 3288 	movw	r2, #5000	; 0x1388
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d901      	bls.n	80048ea <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	e061      	b.n	80049ae <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048ea:	4b11      	ldr	r3, [pc, #68]	; (8004930 <HAL_RCC_ClockConfig+0x260>)
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	f003 020c 	and.w	r2, r3, #12
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	429a      	cmp	r2, r3
 80048fa:	d1eb      	bne.n	80048d4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80048fc:	4b0b      	ldr	r3, [pc, #44]	; (800492c <HAL_RCC_ClockConfig+0x25c>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 0307 	and.w	r3, r3, #7
 8004904:	683a      	ldr	r2, [r7, #0]
 8004906:	429a      	cmp	r2, r3
 8004908:	d214      	bcs.n	8004934 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800490a:	4b08      	ldr	r3, [pc, #32]	; (800492c <HAL_RCC_ClockConfig+0x25c>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f023 0207 	bic.w	r2, r3, #7
 8004912:	4906      	ldr	r1, [pc, #24]	; (800492c <HAL_RCC_ClockConfig+0x25c>)
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	4313      	orrs	r3, r2
 8004918:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800491a:	4b04      	ldr	r3, [pc, #16]	; (800492c <HAL_RCC_ClockConfig+0x25c>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f003 0307 	and.w	r3, r3, #7
 8004922:	683a      	ldr	r2, [r7, #0]
 8004924:	429a      	cmp	r2, r3
 8004926:	d005      	beq.n	8004934 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	e040      	b.n	80049ae <HAL_RCC_ClockConfig+0x2de>
 800492c:	40022000 	.word	0x40022000
 8004930:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f003 0304 	and.w	r3, r3, #4
 800493c:	2b00      	cmp	r3, #0
 800493e:	d008      	beq.n	8004952 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004940:	4b1d      	ldr	r3, [pc, #116]	; (80049b8 <HAL_RCC_ClockConfig+0x2e8>)
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	491a      	ldr	r1, [pc, #104]	; (80049b8 <HAL_RCC_ClockConfig+0x2e8>)
 800494e:	4313      	orrs	r3, r2
 8004950:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f003 0308 	and.w	r3, r3, #8
 800495a:	2b00      	cmp	r3, #0
 800495c:	d009      	beq.n	8004972 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800495e:	4b16      	ldr	r3, [pc, #88]	; (80049b8 <HAL_RCC_ClockConfig+0x2e8>)
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	691b      	ldr	r3, [r3, #16]
 800496a:	00db      	lsls	r3, r3, #3
 800496c:	4912      	ldr	r1, [pc, #72]	; (80049b8 <HAL_RCC_ClockConfig+0x2e8>)
 800496e:	4313      	orrs	r3, r2
 8004970:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004972:	f000 f829 	bl	80049c8 <HAL_RCC_GetSysClockFreq>
 8004976:	4601      	mov	r1, r0
 8004978:	4b0f      	ldr	r3, [pc, #60]	; (80049b8 <HAL_RCC_ClockConfig+0x2e8>)
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004980:	22f0      	movs	r2, #240	; 0xf0
 8004982:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004984:	693a      	ldr	r2, [r7, #16]
 8004986:	fa92 f2a2 	rbit	r2, r2
 800498a:	60fa      	str	r2, [r7, #12]
  return result;
 800498c:	68fa      	ldr	r2, [r7, #12]
 800498e:	fab2 f282 	clz	r2, r2
 8004992:	b2d2      	uxtb	r2, r2
 8004994:	40d3      	lsrs	r3, r2
 8004996:	4a09      	ldr	r2, [pc, #36]	; (80049bc <HAL_RCC_ClockConfig+0x2ec>)
 8004998:	5cd3      	ldrb	r3, [r2, r3]
 800499a:	fa21 f303 	lsr.w	r3, r1, r3
 800499e:	4a08      	ldr	r2, [pc, #32]	; (80049c0 <HAL_RCC_ClockConfig+0x2f0>)
 80049a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80049a2:	4b08      	ldr	r3, [pc, #32]	; (80049c4 <HAL_RCC_ClockConfig+0x2f4>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4618      	mov	r0, r3
 80049a8:	f7fc f8d2 	bl	8000b50 <HAL_InitTick>
  
  return HAL_OK;
 80049ac:	2300      	movs	r3, #0
}
 80049ae:	4618      	mov	r0, r3
 80049b0:	3778      	adds	r7, #120	; 0x78
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	bf00      	nop
 80049b8:	40021000 	.word	0x40021000
 80049bc:	08005b68 	.word	0x08005b68
 80049c0:	20000004 	.word	0x20000004
 80049c4:	20000008 	.word	0x20000008

080049c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049c8:	b480      	push	{r7}
 80049ca:	b08b      	sub	sp, #44	; 0x2c
 80049cc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80049ce:	2300      	movs	r3, #0
 80049d0:	61fb      	str	r3, [r7, #28]
 80049d2:	2300      	movs	r3, #0
 80049d4:	61bb      	str	r3, [r7, #24]
 80049d6:	2300      	movs	r3, #0
 80049d8:	627b      	str	r3, [r7, #36]	; 0x24
 80049da:	2300      	movs	r3, #0
 80049dc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80049de:	2300      	movs	r3, #0
 80049e0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80049e2:	4b29      	ldr	r3, [pc, #164]	; (8004a88 <HAL_RCC_GetSysClockFreq+0xc0>)
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80049e8:	69fb      	ldr	r3, [r7, #28]
 80049ea:	f003 030c 	and.w	r3, r3, #12
 80049ee:	2b04      	cmp	r3, #4
 80049f0:	d002      	beq.n	80049f8 <HAL_RCC_GetSysClockFreq+0x30>
 80049f2:	2b08      	cmp	r3, #8
 80049f4:	d003      	beq.n	80049fe <HAL_RCC_GetSysClockFreq+0x36>
 80049f6:	e03c      	b.n	8004a72 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80049f8:	4b24      	ldr	r3, [pc, #144]	; (8004a8c <HAL_RCC_GetSysClockFreq+0xc4>)
 80049fa:	623b      	str	r3, [r7, #32]
      break;
 80049fc:	e03c      	b.n	8004a78 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80049fe:	69fb      	ldr	r3, [r7, #28]
 8004a00:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004a04:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8004a08:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a0a:	68ba      	ldr	r2, [r7, #8]
 8004a0c:	fa92 f2a2 	rbit	r2, r2
 8004a10:	607a      	str	r2, [r7, #4]
  return result;
 8004a12:	687a      	ldr	r2, [r7, #4]
 8004a14:	fab2 f282 	clz	r2, r2
 8004a18:	b2d2      	uxtb	r2, r2
 8004a1a:	40d3      	lsrs	r3, r2
 8004a1c:	4a1c      	ldr	r2, [pc, #112]	; (8004a90 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004a1e:	5cd3      	ldrb	r3, [r2, r3]
 8004a20:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8004a22:	4b19      	ldr	r3, [pc, #100]	; (8004a88 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004a24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a26:	f003 030f 	and.w	r3, r3, #15
 8004a2a:	220f      	movs	r2, #15
 8004a2c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a2e:	693a      	ldr	r2, [r7, #16]
 8004a30:	fa92 f2a2 	rbit	r2, r2
 8004a34:	60fa      	str	r2, [r7, #12]
  return result;
 8004a36:	68fa      	ldr	r2, [r7, #12]
 8004a38:	fab2 f282 	clz	r2, r2
 8004a3c:	b2d2      	uxtb	r2, r2
 8004a3e:	40d3      	lsrs	r3, r2
 8004a40:	4a14      	ldr	r2, [pc, #80]	; (8004a94 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004a42:	5cd3      	ldrb	r3, [r2, r3]
 8004a44:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004a46:	69fb      	ldr	r3, [r7, #28]
 8004a48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d008      	beq.n	8004a62 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004a50:	4a0e      	ldr	r2, [pc, #56]	; (8004a8c <HAL_RCC_GetSysClockFreq+0xc4>)
 8004a52:	69bb      	ldr	r3, [r7, #24]
 8004a54:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	fb02 f303 	mul.w	r3, r2, r3
 8004a5e:	627b      	str	r3, [r7, #36]	; 0x24
 8004a60:	e004      	b.n	8004a6c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	4a0c      	ldr	r2, [pc, #48]	; (8004a98 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004a66:	fb02 f303 	mul.w	r3, r2, r3
 8004a6a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a6e:	623b      	str	r3, [r7, #32]
      break;
 8004a70:	e002      	b.n	8004a78 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004a72:	4b06      	ldr	r3, [pc, #24]	; (8004a8c <HAL_RCC_GetSysClockFreq+0xc4>)
 8004a74:	623b      	str	r3, [r7, #32]
      break;
 8004a76:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a78:	6a3b      	ldr	r3, [r7, #32]
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	372c      	adds	r7, #44	; 0x2c
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr
 8004a86:	bf00      	nop
 8004a88:	40021000 	.word	0x40021000
 8004a8c:	007a1200 	.word	0x007a1200
 8004a90:	08005b80 	.word	0x08005b80
 8004a94:	08005b90 	.word	0x08005b90
 8004a98:	003d0900 	.word	0x003d0900

08004a9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004aa0:	4b03      	ldr	r3, [pc, #12]	; (8004ab0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aac:	4770      	bx	lr
 8004aae:	bf00      	nop
 8004ab0:	20000004 	.word	0x20000004

08004ab4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b082      	sub	sp, #8
 8004ab8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004aba:	f7ff ffef 	bl	8004a9c <HAL_RCC_GetHCLKFreq>
 8004abe:	4601      	mov	r1, r0
 8004ac0:	4b0b      	ldr	r3, [pc, #44]	; (8004af0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004ac8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004acc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ace:	687a      	ldr	r2, [r7, #4]
 8004ad0:	fa92 f2a2 	rbit	r2, r2
 8004ad4:	603a      	str	r2, [r7, #0]
  return result;
 8004ad6:	683a      	ldr	r2, [r7, #0]
 8004ad8:	fab2 f282 	clz	r2, r2
 8004adc:	b2d2      	uxtb	r2, r2
 8004ade:	40d3      	lsrs	r3, r2
 8004ae0:	4a04      	ldr	r2, [pc, #16]	; (8004af4 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004ae2:	5cd3      	ldrb	r3, [r2, r3]
 8004ae4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004ae8:	4618      	mov	r0, r3
 8004aea:	3708      	adds	r7, #8
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}
 8004af0:	40021000 	.word	0x40021000
 8004af4:	08005b78 	.word	0x08005b78

08004af8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b082      	sub	sp, #8
 8004afc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004afe:	f7ff ffcd 	bl	8004a9c <HAL_RCC_GetHCLKFreq>
 8004b02:	4601      	mov	r1, r0
 8004b04:	4b0b      	ldr	r3, [pc, #44]	; (8004b34 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8004b0c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004b10:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b12:	687a      	ldr	r2, [r7, #4]
 8004b14:	fa92 f2a2 	rbit	r2, r2
 8004b18:	603a      	str	r2, [r7, #0]
  return result;
 8004b1a:	683a      	ldr	r2, [r7, #0]
 8004b1c:	fab2 f282 	clz	r2, r2
 8004b20:	b2d2      	uxtb	r2, r2
 8004b22:	40d3      	lsrs	r3, r2
 8004b24:	4a04      	ldr	r2, [pc, #16]	; (8004b38 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004b26:	5cd3      	ldrb	r3, [r2, r3]
 8004b28:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	3708      	adds	r7, #8
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}
 8004b34:	40021000 	.word	0x40021000
 8004b38:	08005b78 	.word	0x08005b78

08004b3c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b092      	sub	sp, #72	; 0x48
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004b44:	2300      	movs	r3, #0
 8004b46:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	f000 80d4 	beq.w	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b60:	4b4e      	ldr	r3, [pc, #312]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b62:	69db      	ldr	r3, [r3, #28]
 8004b64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d10e      	bne.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b6c:	4b4b      	ldr	r3, [pc, #300]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b6e:	69db      	ldr	r3, [r3, #28]
 8004b70:	4a4a      	ldr	r2, [pc, #296]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b76:	61d3      	str	r3, [r2, #28]
 8004b78:	4b48      	ldr	r3, [pc, #288]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b7a:	69db      	ldr	r3, [r3, #28]
 8004b7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b80:	60bb      	str	r3, [r7, #8]
 8004b82:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b84:	2301      	movs	r3, #1
 8004b86:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b8a:	4b45      	ldr	r3, [pc, #276]	; (8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d118      	bne.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b96:	4b42      	ldr	r3, [pc, #264]	; (8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a41      	ldr	r2, [pc, #260]	; (8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ba0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ba2:	f7fc f819 	bl	8000bd8 <HAL_GetTick>
 8004ba6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ba8:	e008      	b.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004baa:	f7fc f815 	bl	8000bd8 <HAL_GetTick>
 8004bae:	4602      	mov	r2, r0
 8004bb0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004bb2:	1ad3      	subs	r3, r2, r3
 8004bb4:	2b64      	cmp	r3, #100	; 0x64
 8004bb6:	d901      	bls.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004bb8:	2303      	movs	r3, #3
 8004bba:	e14b      	b.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x318>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bbc:	4b38      	ldr	r3, [pc, #224]	; (8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d0f0      	beq.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004bc8:	4b34      	ldr	r3, [pc, #208]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bca:	6a1b      	ldr	r3, [r3, #32]
 8004bcc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004bd0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004bd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	f000 8084 	beq.w	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004be2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004be4:	429a      	cmp	r2, r3
 8004be6:	d07c      	beq.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004be8:	4b2c      	ldr	r3, [pc, #176]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bea:	6a1b      	ldr	r3, [r3, #32]
 8004bec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bf0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004bf2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004bf6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bfa:	fa93 f3a3 	rbit	r3, r3
 8004bfe:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004c00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004c02:	fab3 f383 	clz	r3, r3
 8004c06:	b2db      	uxtb	r3, r3
 8004c08:	461a      	mov	r2, r3
 8004c0a:	4b26      	ldr	r3, [pc, #152]	; (8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004c0c:	4413      	add	r3, r2
 8004c0e:	009b      	lsls	r3, r3, #2
 8004c10:	461a      	mov	r2, r3
 8004c12:	2301      	movs	r3, #1
 8004c14:	6013      	str	r3, [r2, #0]
 8004c16:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004c1a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c1e:	fa93 f3a3 	rbit	r3, r3
 8004c22:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004c24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004c26:	fab3 f383 	clz	r3, r3
 8004c2a:	b2db      	uxtb	r3, r3
 8004c2c:	461a      	mov	r2, r3
 8004c2e:	4b1d      	ldr	r3, [pc, #116]	; (8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004c30:	4413      	add	r3, r2
 8004c32:	009b      	lsls	r3, r3, #2
 8004c34:	461a      	mov	r2, r3
 8004c36:	2300      	movs	r3, #0
 8004c38:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004c3a:	4a18      	ldr	r2, [pc, #96]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c3e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004c40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c42:	f003 0301 	and.w	r3, r3, #1
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d04b      	beq.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c4a:	f7fb ffc5 	bl	8000bd8 <HAL_GetTick>
 8004c4e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c50:	e00a      	b.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c52:	f7fb ffc1 	bl	8000bd8 <HAL_GetTick>
 8004c56:	4602      	mov	r2, r0
 8004c58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c5a:	1ad3      	subs	r3, r2, r3
 8004c5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d901      	bls.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004c64:	2303      	movs	r3, #3
 8004c66:	e0f5      	b.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x318>
 8004c68:	2302      	movs	r3, #2
 8004c6a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c6e:	fa93 f3a3 	rbit	r3, r3
 8004c72:	627b      	str	r3, [r7, #36]	; 0x24
 8004c74:	2302      	movs	r3, #2
 8004c76:	623b      	str	r3, [r7, #32]
 8004c78:	6a3b      	ldr	r3, [r7, #32]
 8004c7a:	fa93 f3a3 	rbit	r3, r3
 8004c7e:	61fb      	str	r3, [r7, #28]
  return result;
 8004c80:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c82:	fab3 f383 	clz	r3, r3
 8004c86:	b2db      	uxtb	r3, r3
 8004c88:	095b      	lsrs	r3, r3, #5
 8004c8a:	b2db      	uxtb	r3, r3
 8004c8c:	f043 0302 	orr.w	r3, r3, #2
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	2b02      	cmp	r3, #2
 8004c94:	d108      	bne.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004c96:	4b01      	ldr	r3, [pc, #4]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c98:	6a1b      	ldr	r3, [r3, #32]
 8004c9a:	e00d      	b.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004c9c:	40021000 	.word	0x40021000
 8004ca0:	40007000 	.word	0x40007000
 8004ca4:	10908100 	.word	0x10908100
 8004ca8:	2302      	movs	r3, #2
 8004caa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cac:	69bb      	ldr	r3, [r7, #24]
 8004cae:	fa93 f3a3 	rbit	r3, r3
 8004cb2:	617b      	str	r3, [r7, #20]
 8004cb4:	4b69      	ldr	r3, [pc, #420]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cb8:	2202      	movs	r2, #2
 8004cba:	613a      	str	r2, [r7, #16]
 8004cbc:	693a      	ldr	r2, [r7, #16]
 8004cbe:	fa92 f2a2 	rbit	r2, r2
 8004cc2:	60fa      	str	r2, [r7, #12]
  return result;
 8004cc4:	68fa      	ldr	r2, [r7, #12]
 8004cc6:	fab2 f282 	clz	r2, r2
 8004cca:	b2d2      	uxtb	r2, r2
 8004ccc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004cd0:	b2d2      	uxtb	r2, r2
 8004cd2:	f002 021f 	and.w	r2, r2, #31
 8004cd6:	2101      	movs	r1, #1
 8004cd8:	fa01 f202 	lsl.w	r2, r1, r2
 8004cdc:	4013      	ands	r3, r2
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d0b7      	beq.n	8004c52 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004ce2:	4b5e      	ldr	r3, [pc, #376]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004ce4:	6a1b      	ldr	r3, [r3, #32]
 8004ce6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	495b      	ldr	r1, [pc, #364]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004cf4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d105      	bne.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cfc:	4b57      	ldr	r3, [pc, #348]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004cfe:	69db      	ldr	r3, [r3, #28]
 8004d00:	4a56      	ldr	r2, [pc, #344]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004d02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d06:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f003 0301 	and.w	r3, r3, #1
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d008      	beq.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004d14:	4b51      	ldr	r3, [pc, #324]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d18:	f023 0203 	bic.w	r2, r3, #3
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	494e      	ldr	r1, [pc, #312]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004d22:	4313      	orrs	r3, r2
 8004d24:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f003 0320 	and.w	r3, r3, #32
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d008      	beq.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004d32:	4b4a      	ldr	r3, [pc, #296]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d36:	f023 0210 	bic.w	r2, r3, #16
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	68db      	ldr	r3, [r3, #12]
 8004d3e:	4947      	ldr	r1, [pc, #284]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004d40:	4313      	orrs	r3, r2
 8004d42:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d008      	beq.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004d50:	4b42      	ldr	r3, [pc, #264]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d5c:	493f      	ldr	r1, [pc, #252]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d008      	beq.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004d6e:	4b3b      	ldr	r3, [pc, #236]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d72:	f023 0220 	bic.w	r2, r3, #32
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	691b      	ldr	r3, [r3, #16]
 8004d7a:	4938      	ldr	r1, [pc, #224]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d008      	beq.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004d8c:	4b33      	ldr	r3, [pc, #204]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d90:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	695b      	ldr	r3, [r3, #20]
 8004d98:	4930      	ldr	r1, [pc, #192]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d008      	beq.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004daa:	4b2c      	ldr	r3, [pc, #176]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	69db      	ldr	r3, [r3, #28]
 8004db6:	4929      	ldr	r1, [pc, #164]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004db8:	4313      	orrs	r3, r2
 8004dba:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d008      	beq.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8004dc8:	4b24      	ldr	r3, [pc, #144]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dcc:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	699b      	ldr	r3, [r3, #24]
 8004dd4:	4921      	ldr	r1, [pc, #132]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d008      	beq.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004de6:	4b1d      	ldr	r3, [pc, #116]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6a1b      	ldr	r3, [r3, #32]
 8004df2:	491a      	ldr	r1, [pc, #104]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004df4:	4313      	orrs	r3, r2
 8004df6:	630b      	str	r3, [r1, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d008      	beq.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004e04:	4b15      	ldr	r3, [pc, #84]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004e06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e08:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e10:	4912      	ldr	r1, [pc, #72]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004e12:	4313      	orrs	r3, r2
 8004e14:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d008      	beq.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8004e22:	4b0e      	ldr	r3, [pc, #56]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e26:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e2e:	490b      	ldr	r1, [pc, #44]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004e30:	4313      	orrs	r3, r2
 8004e32:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d008      	beq.n	8004e52 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8004e40:	4b06      	ldr	r3, [pc, #24]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004e42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e44:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e4c:	4903      	ldr	r1, [pc, #12]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004e52:	2300      	movs	r3, #0
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	3748      	adds	r7, #72	; 0x48
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bd80      	pop	{r7, pc}
 8004e5c:	40021000 	.word	0x40021000

08004e60 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b082      	sub	sp, #8
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d101      	bne.n	8004e72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e040      	b.n	8004ef4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d106      	bne.n	8004e88 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f7fb fd56 	bl	8000934 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2224      	movs	r2, #36	; 0x24
 8004e8c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f022 0201 	bic.w	r2, r2, #1
 8004e9c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e9e:	6878      	ldr	r0, [r7, #4]
 8004ea0:	f000 f92e 	bl	8005100 <UART_SetConfig>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d101      	bne.n	8004eae <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e022      	b.n	8004ef4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d002      	beq.n	8004ebc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f000 fa5a 	bl	8005370 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	685a      	ldr	r2, [r3, #4]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004eca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	689a      	ldr	r2, [r3, #8]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004eda:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f042 0201 	orr.w	r2, r2, #1
 8004eea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004eec:	6878      	ldr	r0, [r7, #4]
 8004eee:	f000 fae1 	bl	80054b4 <UART_CheckIdleState>
 8004ef2:	4603      	mov	r3, r0
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	3708      	adds	r7, #8
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}

08004efc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b08a      	sub	sp, #40	; 0x28
 8004f00:	af02      	add	r7, sp, #8
 8004f02:	60f8      	str	r0, [r7, #12]
 8004f04:	60b9      	str	r1, [r7, #8]
 8004f06:	603b      	str	r3, [r7, #0]
 8004f08:	4613      	mov	r3, r2
 8004f0a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f10:	2b20      	cmp	r3, #32
 8004f12:	f040 8082 	bne.w	800501a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d002      	beq.n	8004f22 <HAL_UART_Transmit+0x26>
 8004f1c:	88fb      	ldrh	r3, [r7, #6]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d101      	bne.n	8004f26 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	e07a      	b.n	800501c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004f2c:	2b01      	cmp	r3, #1
 8004f2e:	d101      	bne.n	8004f34 <HAL_UART_Transmit+0x38>
 8004f30:	2302      	movs	r3, #2
 8004f32:	e073      	b.n	800501c <HAL_UART_Transmit+0x120>
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2221      	movs	r2, #33	; 0x21
 8004f48:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f4a:	f7fb fe45 	bl	8000bd8 <HAL_GetTick>
 8004f4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	88fa      	ldrh	r2, [r7, #6]
 8004f54:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	88fa      	ldrh	r2, [r7, #6]
 8004f5c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f68:	d108      	bne.n	8004f7c <HAL_UART_Transmit+0x80>
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	691b      	ldr	r3, [r3, #16]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d104      	bne.n	8004f7c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8004f72:	2300      	movs	r3, #0
 8004f74:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	61bb      	str	r3, [r7, #24]
 8004f7a:	e003      	b.n	8004f84 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f80:	2300      	movs	r3, #0
 8004f82:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	2200      	movs	r2, #0
 8004f88:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004f8c:	e02d      	b.n	8004fea <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	9300      	str	r3, [sp, #0]
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	2200      	movs	r2, #0
 8004f96:	2180      	movs	r1, #128	; 0x80
 8004f98:	68f8      	ldr	r0, [r7, #12]
 8004f9a:	f000 fad4 	bl	8005546 <UART_WaitOnFlagUntilTimeout>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d001      	beq.n	8004fa8 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004fa4:	2303      	movs	r3, #3
 8004fa6:	e039      	b.n	800501c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8004fa8:	69fb      	ldr	r3, [r7, #28]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d10b      	bne.n	8004fc6 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004fae:	69bb      	ldr	r3, [r7, #24]
 8004fb0:	881a      	ldrh	r2, [r3, #0]
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004fba:	b292      	uxth	r2, r2
 8004fbc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004fbe:	69bb      	ldr	r3, [r7, #24]
 8004fc0:	3302      	adds	r3, #2
 8004fc2:	61bb      	str	r3, [r7, #24]
 8004fc4:	e008      	b.n	8004fd8 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004fc6:	69fb      	ldr	r3, [r7, #28]
 8004fc8:	781a      	ldrb	r2, [r3, #0]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	b292      	uxth	r2, r2
 8004fd0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004fd2:	69fb      	ldr	r3, [r7, #28]
 8004fd4:	3301      	adds	r3, #1
 8004fd6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004fde:	b29b      	uxth	r3, r3
 8004fe0:	3b01      	subs	r3, #1
 8004fe2:	b29a      	uxth	r2, r3
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004ff0:	b29b      	uxth	r3, r3
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d1cb      	bne.n	8004f8e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	9300      	str	r3, [sp, #0]
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	2140      	movs	r1, #64	; 0x40
 8005000:	68f8      	ldr	r0, [r7, #12]
 8005002:	f000 faa0 	bl	8005546 <UART_WaitOnFlagUntilTimeout>
 8005006:	4603      	mov	r3, r0
 8005008:	2b00      	cmp	r3, #0
 800500a:	d001      	beq.n	8005010 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800500c:	2303      	movs	r3, #3
 800500e:	e005      	b.n	800501c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2220      	movs	r2, #32
 8005014:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005016:	2300      	movs	r3, #0
 8005018:	e000      	b.n	800501c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800501a:	2302      	movs	r3, #2
  }
}
 800501c:	4618      	mov	r0, r3
 800501e:	3720      	adds	r7, #32
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}

08005024 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b08a      	sub	sp, #40	; 0x28
 8005028:	af00      	add	r7, sp, #0
 800502a:	60f8      	str	r0, [r7, #12]
 800502c:	60b9      	str	r1, [r7, #8]
 800502e:	4613      	mov	r3, r2
 8005030:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005036:	2b20      	cmp	r3, #32
 8005038:	d13d      	bne.n	80050b6 <HAL_UART_Receive_DMA+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d002      	beq.n	8005046 <HAL_UART_Receive_DMA+0x22>
 8005040:	88fb      	ldrh	r3, [r7, #6]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d101      	bne.n	800504a <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8005046:	2301      	movs	r3, #1
 8005048:	e036      	b.n	80050b8 <HAL_UART_Receive_DMA+0x94>
    }

    __HAL_LOCK(huart);
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005050:	2b01      	cmp	r3, #1
 8005052:	d101      	bne.n	8005058 <HAL_UART_Receive_DMA+0x34>
 8005054:	2302      	movs	r3, #2
 8005056:	e02f      	b.n	80050b8 <HAL_UART_Receive_DMA+0x94>
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	2201      	movs	r2, #1
 800505c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	2200      	movs	r2, #0
 8005064:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005070:	2b00      	cmp	r3, #0
 8005072:	d018      	beq.n	80050a6 <HAL_UART_Receive_DMA+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	e853 3f00 	ldrex	r3, [r3]
 8005080:	613b      	str	r3, [r7, #16]
   return(result);
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005088:	627b      	str	r3, [r7, #36]	; 0x24
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	461a      	mov	r2, r3
 8005090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005092:	623b      	str	r3, [r7, #32]
 8005094:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005096:	69f9      	ldr	r1, [r7, #28]
 8005098:	6a3a      	ldr	r2, [r7, #32]
 800509a:	e841 2300 	strex	r3, r2, [r1]
 800509e:	61bb      	str	r3, [r7, #24]
   return(result);
 80050a0:	69bb      	ldr	r3, [r7, #24]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d1e6      	bne.n	8005074 <HAL_UART_Receive_DMA+0x50>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80050a6:	88fb      	ldrh	r3, [r7, #6]
 80050a8:	461a      	mov	r2, r3
 80050aa:	68b9      	ldr	r1, [r7, #8]
 80050ac:	68f8      	ldr	r0, [r7, #12]
 80050ae:	f000 fb0f 	bl	80056d0 <UART_Start_Receive_DMA>
 80050b2:	4603      	mov	r3, r0
 80050b4:	e000      	b.n	80050b8 <HAL_UART_Receive_DMA+0x94>
  }
  else
  {
    return HAL_BUSY;
 80050b6:	2302      	movs	r3, #2
  }
}
 80050b8:	4618      	mov	r0, r3
 80050ba:	3728      	adds	r7, #40	; 0x28
 80050bc:	46bd      	mov	sp, r7
 80050be:	bd80      	pop	{r7, pc}

080050c0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b083      	sub	sp, #12
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80050c8:	bf00      	nop
 80050ca:	370c      	adds	r7, #12
 80050cc:	46bd      	mov	sp, r7
 80050ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d2:	4770      	bx	lr

080050d4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80050d4:	b480      	push	{r7}
 80050d6:	b083      	sub	sp, #12
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80050dc:	bf00      	nop
 80050de:	370c      	adds	r7, #12
 80050e0:	46bd      	mov	sp, r7
 80050e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e6:	4770      	bx	lr

080050e8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80050e8:	b480      	push	{r7}
 80050ea:	b083      	sub	sp, #12
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
 80050f0:	460b      	mov	r3, r1
 80050f2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80050f4:	bf00      	nop
 80050f6:	370c      	adds	r7, #12
 80050f8:	46bd      	mov	sp, r7
 80050fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fe:	4770      	bx	lr

08005100 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b088      	sub	sp, #32
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005108:	2300      	movs	r3, #0
 800510a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	689a      	ldr	r2, [r3, #8]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	691b      	ldr	r3, [r3, #16]
 8005114:	431a      	orrs	r2, r3
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	695b      	ldr	r3, [r3, #20]
 800511a:	431a      	orrs	r2, r3
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	69db      	ldr	r3, [r3, #28]
 8005120:	4313      	orrs	r3, r2
 8005122:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	4b8b      	ldr	r3, [pc, #556]	; (8005358 <UART_SetConfig+0x258>)
 800512c:	4013      	ands	r3, r2
 800512e:	687a      	ldr	r2, [r7, #4]
 8005130:	6812      	ldr	r2, [r2, #0]
 8005132:	6979      	ldr	r1, [r7, #20]
 8005134:	430b      	orrs	r3, r1
 8005136:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	68da      	ldr	r2, [r3, #12]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	430a      	orrs	r2, r1
 800514c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	699b      	ldr	r3, [r3, #24]
 8005152:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6a1b      	ldr	r3, [r3, #32]
 8005158:	697a      	ldr	r2, [r7, #20]
 800515a:	4313      	orrs	r3, r2
 800515c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	697a      	ldr	r2, [r7, #20]
 800516e:	430a      	orrs	r2, r1
 8005170:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a79      	ldr	r2, [pc, #484]	; (800535c <UART_SetConfig+0x25c>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d121      	bne.n	80051c0 <UART_SetConfig+0xc0>
 800517c:	4b78      	ldr	r3, [pc, #480]	; (8005360 <UART_SetConfig+0x260>)
 800517e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005180:	f003 0303 	and.w	r3, r3, #3
 8005184:	2b03      	cmp	r3, #3
 8005186:	d817      	bhi.n	80051b8 <UART_SetConfig+0xb8>
 8005188:	a201      	add	r2, pc, #4	; (adr r2, 8005190 <UART_SetConfig+0x90>)
 800518a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800518e:	bf00      	nop
 8005190:	080051a1 	.word	0x080051a1
 8005194:	080051ad 	.word	0x080051ad
 8005198:	080051b3 	.word	0x080051b3
 800519c:	080051a7 	.word	0x080051a7
 80051a0:	2300      	movs	r3, #0
 80051a2:	77fb      	strb	r3, [r7, #31]
 80051a4:	e01e      	b.n	80051e4 <UART_SetConfig+0xe4>
 80051a6:	2302      	movs	r3, #2
 80051a8:	77fb      	strb	r3, [r7, #31]
 80051aa:	e01b      	b.n	80051e4 <UART_SetConfig+0xe4>
 80051ac:	2304      	movs	r3, #4
 80051ae:	77fb      	strb	r3, [r7, #31]
 80051b0:	e018      	b.n	80051e4 <UART_SetConfig+0xe4>
 80051b2:	2308      	movs	r3, #8
 80051b4:	77fb      	strb	r3, [r7, #31]
 80051b6:	e015      	b.n	80051e4 <UART_SetConfig+0xe4>
 80051b8:	2310      	movs	r3, #16
 80051ba:	77fb      	strb	r3, [r7, #31]
 80051bc:	bf00      	nop
 80051be:	e011      	b.n	80051e4 <UART_SetConfig+0xe4>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a67      	ldr	r2, [pc, #412]	; (8005364 <UART_SetConfig+0x264>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d102      	bne.n	80051d0 <UART_SetConfig+0xd0>
 80051ca:	2300      	movs	r3, #0
 80051cc:	77fb      	strb	r3, [r7, #31]
 80051ce:	e009      	b.n	80051e4 <UART_SetConfig+0xe4>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a64      	ldr	r2, [pc, #400]	; (8005368 <UART_SetConfig+0x268>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d102      	bne.n	80051e0 <UART_SetConfig+0xe0>
 80051da:	2300      	movs	r3, #0
 80051dc:	77fb      	strb	r3, [r7, #31]
 80051de:	e001      	b.n	80051e4 <UART_SetConfig+0xe4>
 80051e0:	2310      	movs	r3, #16
 80051e2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	69db      	ldr	r3, [r3, #28]
 80051e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051ec:	d15c      	bne.n	80052a8 <UART_SetConfig+0x1a8>
  {
    switch (clocksource)
 80051ee:	7ffb      	ldrb	r3, [r7, #31]
 80051f0:	2b08      	cmp	r3, #8
 80051f2:	d828      	bhi.n	8005246 <UART_SetConfig+0x146>
 80051f4:	a201      	add	r2, pc, #4	; (adr r2, 80051fc <UART_SetConfig+0xfc>)
 80051f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051fa:	bf00      	nop
 80051fc:	08005221 	.word	0x08005221
 8005200:	08005229 	.word	0x08005229
 8005204:	08005231 	.word	0x08005231
 8005208:	08005247 	.word	0x08005247
 800520c:	08005237 	.word	0x08005237
 8005210:	08005247 	.word	0x08005247
 8005214:	08005247 	.word	0x08005247
 8005218:	08005247 	.word	0x08005247
 800521c:	0800523f 	.word	0x0800523f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005220:	f7ff fc48 	bl	8004ab4 <HAL_RCC_GetPCLK1Freq>
 8005224:	61b8      	str	r0, [r7, #24]
        break;
 8005226:	e013      	b.n	8005250 <UART_SetConfig+0x150>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005228:	f7ff fc66 	bl	8004af8 <HAL_RCC_GetPCLK2Freq>
 800522c:	61b8      	str	r0, [r7, #24]
        break;
 800522e:	e00f      	b.n	8005250 <UART_SetConfig+0x150>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005230:	4b4e      	ldr	r3, [pc, #312]	; (800536c <UART_SetConfig+0x26c>)
 8005232:	61bb      	str	r3, [r7, #24]
        break;
 8005234:	e00c      	b.n	8005250 <UART_SetConfig+0x150>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005236:	f7ff fbc7 	bl	80049c8 <HAL_RCC_GetSysClockFreq>
 800523a:	61b8      	str	r0, [r7, #24]
        break;
 800523c:	e008      	b.n	8005250 <UART_SetConfig+0x150>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800523e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005242:	61bb      	str	r3, [r7, #24]
        break;
 8005244:	e004      	b.n	8005250 <UART_SetConfig+0x150>
      default:
        pclk = 0U;
 8005246:	2300      	movs	r3, #0
 8005248:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	77bb      	strb	r3, [r7, #30]
        break;
 800524e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005250:	69bb      	ldr	r3, [r7, #24]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d074      	beq.n	8005340 <UART_SetConfig+0x240>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005256:	69bb      	ldr	r3, [r7, #24]
 8005258:	005a      	lsls	r2, r3, #1
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	085b      	lsrs	r3, r3, #1
 8005260:	441a      	add	r2, r3
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	fbb2 f3f3 	udiv	r3, r2, r3
 800526a:	b29b      	uxth	r3, r3
 800526c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	2b0f      	cmp	r3, #15
 8005272:	d916      	bls.n	80052a2 <UART_SetConfig+0x1a2>
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800527a:	d212      	bcs.n	80052a2 <UART_SetConfig+0x1a2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800527c:	693b      	ldr	r3, [r7, #16]
 800527e:	b29b      	uxth	r3, r3
 8005280:	f023 030f 	bic.w	r3, r3, #15
 8005284:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005286:	693b      	ldr	r3, [r7, #16]
 8005288:	085b      	lsrs	r3, r3, #1
 800528a:	b29b      	uxth	r3, r3
 800528c:	f003 0307 	and.w	r3, r3, #7
 8005290:	b29a      	uxth	r2, r3
 8005292:	89fb      	ldrh	r3, [r7, #14]
 8005294:	4313      	orrs	r3, r2
 8005296:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	89fa      	ldrh	r2, [r7, #14]
 800529e:	60da      	str	r2, [r3, #12]
 80052a0:	e04e      	b.n	8005340 <UART_SetConfig+0x240>
      }
      else
      {
        ret = HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	77bb      	strb	r3, [r7, #30]
 80052a6:	e04b      	b.n	8005340 <UART_SetConfig+0x240>
      }
    }
  }
  else
  {
    switch (clocksource)
 80052a8:	7ffb      	ldrb	r3, [r7, #31]
 80052aa:	2b08      	cmp	r3, #8
 80052ac:	d827      	bhi.n	80052fe <UART_SetConfig+0x1fe>
 80052ae:	a201      	add	r2, pc, #4	; (adr r2, 80052b4 <UART_SetConfig+0x1b4>)
 80052b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052b4:	080052d9 	.word	0x080052d9
 80052b8:	080052e1 	.word	0x080052e1
 80052bc:	080052e9 	.word	0x080052e9
 80052c0:	080052ff 	.word	0x080052ff
 80052c4:	080052ef 	.word	0x080052ef
 80052c8:	080052ff 	.word	0x080052ff
 80052cc:	080052ff 	.word	0x080052ff
 80052d0:	080052ff 	.word	0x080052ff
 80052d4:	080052f7 	.word	0x080052f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052d8:	f7ff fbec 	bl	8004ab4 <HAL_RCC_GetPCLK1Freq>
 80052dc:	61b8      	str	r0, [r7, #24]
        break;
 80052de:	e013      	b.n	8005308 <UART_SetConfig+0x208>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80052e0:	f7ff fc0a 	bl	8004af8 <HAL_RCC_GetPCLK2Freq>
 80052e4:	61b8      	str	r0, [r7, #24]
        break;
 80052e6:	e00f      	b.n	8005308 <UART_SetConfig+0x208>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052e8:	4b20      	ldr	r3, [pc, #128]	; (800536c <UART_SetConfig+0x26c>)
 80052ea:	61bb      	str	r3, [r7, #24]
        break;
 80052ec:	e00c      	b.n	8005308 <UART_SetConfig+0x208>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052ee:	f7ff fb6b 	bl	80049c8 <HAL_RCC_GetSysClockFreq>
 80052f2:	61b8      	str	r0, [r7, #24]
        break;
 80052f4:	e008      	b.n	8005308 <UART_SetConfig+0x208>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052fa:	61bb      	str	r3, [r7, #24]
        break;
 80052fc:	e004      	b.n	8005308 <UART_SetConfig+0x208>
      default:
        pclk = 0U;
 80052fe:	2300      	movs	r3, #0
 8005300:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005302:	2301      	movs	r3, #1
 8005304:	77bb      	strb	r3, [r7, #30]
        break;
 8005306:	bf00      	nop
    }

    if (pclk != 0U)
 8005308:	69bb      	ldr	r3, [r7, #24]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d018      	beq.n	8005340 <UART_SetConfig+0x240>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	085a      	lsrs	r2, r3, #1
 8005314:	69bb      	ldr	r3, [r7, #24]
 8005316:	441a      	add	r2, r3
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005320:	b29b      	uxth	r3, r3
 8005322:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	2b0f      	cmp	r3, #15
 8005328:	d908      	bls.n	800533c <UART_SetConfig+0x23c>
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005330:	d204      	bcs.n	800533c <UART_SetConfig+0x23c>
      {
        huart->Instance->BRR = usartdiv;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	693a      	ldr	r2, [r7, #16]
 8005338:	60da      	str	r2, [r3, #12]
 800533a:	e001      	b.n	8005340 <UART_SetConfig+0x240>
      }
      else
      {
        ret = HAL_ERROR;
 800533c:	2301      	movs	r3, #1
 800533e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2200      	movs	r2, #0
 8005344:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2200      	movs	r2, #0
 800534a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800534c:	7fbb      	ldrb	r3, [r7, #30]
}
 800534e:	4618      	mov	r0, r3
 8005350:	3720      	adds	r7, #32
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}
 8005356:	bf00      	nop
 8005358:	efff69f3 	.word	0xefff69f3
 800535c:	40013800 	.word	0x40013800
 8005360:	40021000 	.word	0x40021000
 8005364:	40004400 	.word	0x40004400
 8005368:	40004800 	.word	0x40004800
 800536c:	007a1200 	.word	0x007a1200

08005370 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005370:	b480      	push	{r7}
 8005372:	b083      	sub	sp, #12
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800537c:	f003 0301 	and.w	r3, r3, #1
 8005380:	2b00      	cmp	r3, #0
 8005382:	d00a      	beq.n	800539a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	430a      	orrs	r2, r1
 8005398:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800539e:	f003 0302 	and.w	r3, r3, #2
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d00a      	beq.n	80053bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	685b      	ldr	r3, [r3, #4]
 80053ac:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	430a      	orrs	r2, r1
 80053ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053c0:	f003 0304 	and.w	r3, r3, #4
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d00a      	beq.n	80053de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	430a      	orrs	r2, r1
 80053dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053e2:	f003 0308 	and.w	r3, r3, #8
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d00a      	beq.n	8005400 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	430a      	orrs	r2, r1
 80053fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005404:	f003 0310 	and.w	r3, r3, #16
 8005408:	2b00      	cmp	r3, #0
 800540a:	d00a      	beq.n	8005422 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	689b      	ldr	r3, [r3, #8]
 8005412:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	430a      	orrs	r2, r1
 8005420:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005426:	f003 0320 	and.w	r3, r3, #32
 800542a:	2b00      	cmp	r3, #0
 800542c:	d00a      	beq.n	8005444 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	689b      	ldr	r3, [r3, #8]
 8005434:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	430a      	orrs	r2, r1
 8005442:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005448:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800544c:	2b00      	cmp	r3, #0
 800544e:	d01a      	beq.n	8005486 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	430a      	orrs	r2, r1
 8005464:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800546a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800546e:	d10a      	bne.n	8005486 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	430a      	orrs	r2, r1
 8005484:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800548a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800548e:	2b00      	cmp	r3, #0
 8005490:	d00a      	beq.n	80054a8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	685b      	ldr	r3, [r3, #4]
 8005498:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	430a      	orrs	r2, r1
 80054a6:	605a      	str	r2, [r3, #4]
  }
}
 80054a8:	bf00      	nop
 80054aa:	370c      	adds	r7, #12
 80054ac:	46bd      	mov	sp, r7
 80054ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b2:	4770      	bx	lr

080054b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b086      	sub	sp, #24
 80054b8:	af02      	add	r7, sp, #8
 80054ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2200      	movs	r2, #0
 80054c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80054c4:	f7fb fb88 	bl	8000bd8 <HAL_GetTick>
 80054c8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f003 0308 	and.w	r3, r3, #8
 80054d4:	2b08      	cmp	r3, #8
 80054d6:	d10e      	bne.n	80054f6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054d8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80054dc:	9300      	str	r3, [sp, #0]
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2200      	movs	r2, #0
 80054e2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f000 f82d 	bl	8005546 <UART_WaitOnFlagUntilTimeout>
 80054ec:	4603      	mov	r3, r0
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d001      	beq.n	80054f6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054f2:	2303      	movs	r3, #3
 80054f4:	e023      	b.n	800553e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f003 0304 	and.w	r3, r3, #4
 8005500:	2b04      	cmp	r3, #4
 8005502:	d10e      	bne.n	8005522 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005504:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005508:	9300      	str	r3, [sp, #0]
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2200      	movs	r2, #0
 800550e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	f000 f817 	bl	8005546 <UART_WaitOnFlagUntilTimeout>
 8005518:	4603      	mov	r3, r0
 800551a:	2b00      	cmp	r3, #0
 800551c:	d001      	beq.n	8005522 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800551e:	2303      	movs	r3, #3
 8005520:	e00d      	b.n	800553e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2220      	movs	r2, #32
 8005526:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2220      	movs	r2, #32
 800552c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2200      	movs	r2, #0
 8005532:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2200      	movs	r2, #0
 8005538:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800553c:	2300      	movs	r3, #0
}
 800553e:	4618      	mov	r0, r3
 8005540:	3710      	adds	r7, #16
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}

08005546 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005546:	b580      	push	{r7, lr}
 8005548:	b09c      	sub	sp, #112	; 0x70
 800554a:	af00      	add	r7, sp, #0
 800554c:	60f8      	str	r0, [r7, #12]
 800554e:	60b9      	str	r1, [r7, #8]
 8005550:	603b      	str	r3, [r7, #0]
 8005552:	4613      	mov	r3, r2
 8005554:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005556:	e0a5      	b.n	80056a4 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005558:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800555a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800555e:	f000 80a1 	beq.w	80056a4 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005562:	f7fb fb39 	bl	8000bd8 <HAL_GetTick>
 8005566:	4602      	mov	r2, r0
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	1ad3      	subs	r3, r2, r3
 800556c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800556e:	429a      	cmp	r2, r3
 8005570:	d302      	bcc.n	8005578 <UART_WaitOnFlagUntilTimeout+0x32>
 8005572:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005574:	2b00      	cmp	r3, #0
 8005576:	d13e      	bne.n	80055f6 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800557e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005580:	e853 3f00 	ldrex	r3, [r3]
 8005584:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005586:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005588:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800558c:	667b      	str	r3, [r7, #100]	; 0x64
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	461a      	mov	r2, r3
 8005594:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005596:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005598:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800559a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800559c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800559e:	e841 2300 	strex	r3, r2, [r1]
 80055a2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80055a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d1e6      	bne.n	8005578 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	3308      	adds	r3, #8
 80055b0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055b4:	e853 3f00 	ldrex	r3, [r3]
 80055b8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80055ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055bc:	f023 0301 	bic.w	r3, r3, #1
 80055c0:	663b      	str	r3, [r7, #96]	; 0x60
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	3308      	adds	r3, #8
 80055c8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80055ca:	64ba      	str	r2, [r7, #72]	; 0x48
 80055cc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ce:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80055d0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80055d2:	e841 2300 	strex	r3, r2, [r1]
 80055d6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80055d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d1e5      	bne.n	80055aa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2220      	movs	r2, #32
 80055e2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	2220      	movs	r2, #32
 80055e8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2200      	movs	r2, #0
 80055ee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80055f2:	2303      	movs	r3, #3
 80055f4:	e067      	b.n	80056c6 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f003 0304 	and.w	r3, r3, #4
 8005600:	2b00      	cmp	r3, #0
 8005602:	d04f      	beq.n	80056a4 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	69db      	ldr	r3, [r3, #28]
 800560a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800560e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005612:	d147      	bne.n	80056a4 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800561c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005626:	e853 3f00 	ldrex	r3, [r3]
 800562a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800562c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800562e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005632:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	461a      	mov	r2, r3
 800563a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800563c:	637b      	str	r3, [r7, #52]	; 0x34
 800563e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005640:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005642:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005644:	e841 2300 	strex	r3, r2, [r1]
 8005648:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800564a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800564c:	2b00      	cmp	r3, #0
 800564e:	d1e6      	bne.n	800561e <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	3308      	adds	r3, #8
 8005656:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	e853 3f00 	ldrex	r3, [r3]
 800565e:	613b      	str	r3, [r7, #16]
   return(result);
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	f023 0301 	bic.w	r3, r3, #1
 8005666:	66bb      	str	r3, [r7, #104]	; 0x68
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	3308      	adds	r3, #8
 800566e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005670:	623a      	str	r2, [r7, #32]
 8005672:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005674:	69f9      	ldr	r1, [r7, #28]
 8005676:	6a3a      	ldr	r2, [r7, #32]
 8005678:	e841 2300 	strex	r3, r2, [r1]
 800567c:	61bb      	str	r3, [r7, #24]
   return(result);
 800567e:	69bb      	ldr	r3, [r7, #24]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d1e5      	bne.n	8005650 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2220      	movs	r2, #32
 8005688:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	2220      	movs	r2, #32
 800568e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	2220      	movs	r2, #32
 8005694:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	2200      	movs	r2, #0
 800569c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80056a0:	2303      	movs	r3, #3
 80056a2:	e010      	b.n	80056c6 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	69da      	ldr	r2, [r3, #28]
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	4013      	ands	r3, r2
 80056ae:	68ba      	ldr	r2, [r7, #8]
 80056b0:	429a      	cmp	r2, r3
 80056b2:	bf0c      	ite	eq
 80056b4:	2301      	moveq	r3, #1
 80056b6:	2300      	movne	r3, #0
 80056b8:	b2db      	uxtb	r3, r3
 80056ba:	461a      	mov	r2, r3
 80056bc:	79fb      	ldrb	r3, [r7, #7]
 80056be:	429a      	cmp	r2, r3
 80056c0:	f43f af4a 	beq.w	8005558 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80056c4:	2300      	movs	r3, #0
}
 80056c6:	4618      	mov	r0, r3
 80056c8:	3770      	adds	r7, #112	; 0x70
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}
	...

080056d0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b096      	sub	sp, #88	; 0x58
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	60f8      	str	r0, [r7, #12]
 80056d8:	60b9      	str	r1, [r7, #8]
 80056da:	4613      	mov	r3, r2
 80056dc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	68ba      	ldr	r2, [r7, #8]
 80056e2:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	88fa      	ldrh	r2, [r7, #6]
 80056e8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2200      	movs	r2, #0
 80056f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2222      	movs	r2, #34	; 0x22
 80056f8:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d02b      	beq.n	800575a <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005706:	4a40      	ldr	r2, [pc, #256]	; (8005808 <UART_Start_Receive_DMA+0x138>)
 8005708:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800570e:	4a3f      	ldr	r2, [pc, #252]	; (800580c <UART_Start_Receive_DMA+0x13c>)
 8005710:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005716:	4a3e      	ldr	r2, [pc, #248]	; (8005810 <UART_Start_Receive_DMA+0x140>)
 8005718:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800571e:	2200      	movs	r2, #0
 8005720:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	3324      	adds	r3, #36	; 0x24
 800572c:	4619      	mov	r1, r3
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005732:	461a      	mov	r2, r3
 8005734:	88fb      	ldrh	r3, [r7, #6]
 8005736:	f7fc f9f3 	bl	8001b20 <HAL_DMA_Start_IT>
 800573a:	4603      	mov	r3, r0
 800573c:	2b00      	cmp	r3, #0
 800573e:	d00c      	beq.n	800575a <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2210      	movs	r2, #16
 8005744:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2200      	movs	r2, #0
 800574c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2220      	movs	r2, #32
 8005754:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	e051      	b.n	80057fe <UART_Start_Receive_DMA+0x12e>
    }
  }
  __HAL_UNLOCK(huart);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	2200      	movs	r2, #0
 800575e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005768:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800576a:	e853 3f00 	ldrex	r3, [r3]
 800576e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005770:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005772:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005776:	657b      	str	r3, [r7, #84]	; 0x54
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	461a      	mov	r2, r3
 800577e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005780:	64bb      	str	r3, [r7, #72]	; 0x48
 8005782:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005784:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005786:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005788:	e841 2300 	strex	r3, r2, [r1]
 800578c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800578e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005790:	2b00      	cmp	r3, #0
 8005792:	d1e6      	bne.n	8005762 <UART_Start_Receive_DMA+0x92>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	3308      	adds	r3, #8
 800579a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800579c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800579e:	e853 3f00 	ldrex	r3, [r3]
 80057a2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80057a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057a6:	f043 0301 	orr.w	r3, r3, #1
 80057aa:	653b      	str	r3, [r7, #80]	; 0x50
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	3308      	adds	r3, #8
 80057b2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80057b4:	637a      	str	r2, [r7, #52]	; 0x34
 80057b6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80057ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80057bc:	e841 2300 	strex	r3, r2, [r1]
 80057c0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80057c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d1e5      	bne.n	8005794 <UART_Start_Receive_DMA+0xc4>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	3308      	adds	r3, #8
 80057ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	e853 3f00 	ldrex	r3, [r3]
 80057d6:	613b      	str	r3, [r7, #16]
   return(result);
 80057d8:	693b      	ldr	r3, [r7, #16]
 80057da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80057de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	3308      	adds	r3, #8
 80057e6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80057e8:	623a      	str	r2, [r7, #32]
 80057ea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ec:	69f9      	ldr	r1, [r7, #28]
 80057ee:	6a3a      	ldr	r2, [r7, #32]
 80057f0:	e841 2300 	strex	r3, r2, [r1]
 80057f4:	61bb      	str	r3, [r7, #24]
   return(result);
 80057f6:	69bb      	ldr	r3, [r7, #24]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d1e5      	bne.n	80057c8 <UART_Start_Receive_DMA+0xf8>

  return HAL_OK;
 80057fc:	2300      	movs	r3, #0
}
 80057fe:	4618      	mov	r0, r3
 8005800:	3758      	adds	r7, #88	; 0x58
 8005802:	46bd      	mov	sp, r7
 8005804:	bd80      	pop	{r7, pc}
 8005806:	bf00      	nop
 8005808:	08005927 	.word	0x08005927
 800580c:	08005a45 	.word	0x08005a45
 8005810:	08005a7d 	.word	0x08005a7d

08005814 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005814:	b480      	push	{r7}
 8005816:	b089      	sub	sp, #36	; 0x24
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	e853 3f00 	ldrex	r3, [r3]
 8005828:	60bb      	str	r3, [r7, #8]
   return(result);
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005830:	61fb      	str	r3, [r7, #28]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	461a      	mov	r2, r3
 8005838:	69fb      	ldr	r3, [r7, #28]
 800583a:	61bb      	str	r3, [r7, #24]
 800583c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800583e:	6979      	ldr	r1, [r7, #20]
 8005840:	69ba      	ldr	r2, [r7, #24]
 8005842:	e841 2300 	strex	r3, r2, [r1]
 8005846:	613b      	str	r3, [r7, #16]
   return(result);
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d1e6      	bne.n	800581c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2220      	movs	r2, #32
 8005852:	679a      	str	r2, [r3, #120]	; 0x78
}
 8005854:	bf00      	nop
 8005856:	3724      	adds	r7, #36	; 0x24
 8005858:	46bd      	mov	sp, r7
 800585a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585e:	4770      	bx	lr

08005860 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005860:	b480      	push	{r7}
 8005862:	b095      	sub	sp, #84	; 0x54
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800586e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005870:	e853 3f00 	ldrex	r3, [r3]
 8005874:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005878:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800587c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	461a      	mov	r2, r3
 8005884:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005886:	643b      	str	r3, [r7, #64]	; 0x40
 8005888:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800588a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800588c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800588e:	e841 2300 	strex	r3, r2, [r1]
 8005892:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005896:	2b00      	cmp	r3, #0
 8005898:	d1e6      	bne.n	8005868 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	3308      	adds	r3, #8
 80058a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a2:	6a3b      	ldr	r3, [r7, #32]
 80058a4:	e853 3f00 	ldrex	r3, [r3]
 80058a8:	61fb      	str	r3, [r7, #28]
   return(result);
 80058aa:	69fb      	ldr	r3, [r7, #28]
 80058ac:	f023 0301 	bic.w	r3, r3, #1
 80058b0:	64bb      	str	r3, [r7, #72]	; 0x48
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	3308      	adds	r3, #8
 80058b8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80058ba:	62fa      	str	r2, [r7, #44]	; 0x2c
 80058bc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058be:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80058c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80058c2:	e841 2300 	strex	r3, r2, [r1]
 80058c6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80058c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d1e5      	bne.n	800589a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	d118      	bne.n	8005908 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	e853 3f00 	ldrex	r3, [r3]
 80058e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	f023 0310 	bic.w	r3, r3, #16
 80058ea:	647b      	str	r3, [r7, #68]	; 0x44
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	461a      	mov	r2, r3
 80058f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80058f4:	61bb      	str	r3, [r7, #24]
 80058f6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058f8:	6979      	ldr	r1, [r7, #20]
 80058fa:	69ba      	ldr	r2, [r7, #24]
 80058fc:	e841 2300 	strex	r3, r2, [r1]
 8005900:	613b      	str	r3, [r7, #16]
   return(result);
 8005902:	693b      	ldr	r3, [r7, #16]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d1e6      	bne.n	80058d6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2220      	movs	r2, #32
 800590c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2200      	movs	r2, #0
 8005912:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2200      	movs	r2, #0
 8005918:	665a      	str	r2, [r3, #100]	; 0x64
}
 800591a:	bf00      	nop
 800591c:	3754      	adds	r7, #84	; 0x54
 800591e:	46bd      	mov	sp, r7
 8005920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005924:	4770      	bx	lr

08005926 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005926:	b580      	push	{r7, lr}
 8005928:	b09c      	sub	sp, #112	; 0x70
 800592a:	af00      	add	r7, sp, #0
 800592c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005932:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	699b      	ldr	r3, [r3, #24]
 8005938:	2b20      	cmp	r3, #32
 800593a:	d070      	beq.n	8005a1e <UART_DMAReceiveCplt+0xf8>
  {
    huart->RxXferCount = 0U;
 800593c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800593e:	2200      	movs	r2, #0
 8005940:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005944:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800594a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800594c:	e853 3f00 	ldrex	r3, [r3]
 8005950:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005952:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005954:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005958:	66bb      	str	r3, [r7, #104]	; 0x68
 800595a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	461a      	mov	r2, r3
 8005960:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005962:	65bb      	str	r3, [r7, #88]	; 0x58
 8005964:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005966:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005968:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800596a:	e841 2300 	strex	r3, r2, [r1]
 800596e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005970:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005972:	2b00      	cmp	r3, #0
 8005974:	d1e6      	bne.n	8005944 <UART_DMAReceiveCplt+0x1e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005976:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	3308      	adds	r3, #8
 800597c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800597e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005980:	e853 3f00 	ldrex	r3, [r3]
 8005984:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005986:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005988:	f023 0301 	bic.w	r3, r3, #1
 800598c:	667b      	str	r3, [r7, #100]	; 0x64
 800598e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	3308      	adds	r3, #8
 8005994:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005996:	647a      	str	r2, [r7, #68]	; 0x44
 8005998:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800599a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800599c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800599e:	e841 2300 	strex	r3, r2, [r1]
 80059a2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80059a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d1e5      	bne.n	8005976 <UART_DMAReceiveCplt+0x50>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	3308      	adds	r3, #8
 80059b0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059b4:	e853 3f00 	ldrex	r3, [r3]
 80059b8:	623b      	str	r3, [r7, #32]
   return(result);
 80059ba:	6a3b      	ldr	r3, [r7, #32]
 80059bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80059c0:	663b      	str	r3, [r7, #96]	; 0x60
 80059c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	3308      	adds	r3, #8
 80059c8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80059ca:	633a      	str	r2, [r7, #48]	; 0x30
 80059cc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80059d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059d2:	e841 2300 	strex	r3, r2, [r1]
 80059d6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80059d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d1e5      	bne.n	80059aa <UART_DMAReceiveCplt+0x84>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80059de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059e0:	2220      	movs	r2, #32
 80059e2:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d118      	bne.n	8005a1e <UART_DMAReceiveCplt+0xf8>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059f2:	693b      	ldr	r3, [r7, #16]
 80059f4:	e853 3f00 	ldrex	r3, [r3]
 80059f8:	60fb      	str	r3, [r7, #12]
   return(result);
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	f023 0310 	bic.w	r3, r3, #16
 8005a00:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005a02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	461a      	mov	r2, r3
 8005a08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005a0a:	61fb      	str	r3, [r7, #28]
 8005a0c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a0e:	69b9      	ldr	r1, [r7, #24]
 8005a10:	69fa      	ldr	r2, [r7, #28]
 8005a12:	e841 2300 	strex	r3, r2, [r1]
 8005a16:	617b      	str	r3, [r7, #20]
   return(result);
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d1e6      	bne.n	80059ec <UART_DMAReceiveCplt+0xc6>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a22:	2b01      	cmp	r3, #1
 8005a24:	d107      	bne.n	8005a36 <UART_DMAReceiveCplt+0x110>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a28:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005a2c:	4619      	mov	r1, r3
 8005a2e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005a30:	f7ff fb5a 	bl	80050e8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005a34:	e002      	b.n	8005a3c <UART_DMAReceiveCplt+0x116>
    HAL_UART_RxCpltCallback(huart);
 8005a36:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005a38:	f7fa feae 	bl	8000798 <HAL_UART_RxCpltCallback>
}
 8005a3c:	bf00      	nop
 8005a3e:	3770      	adds	r7, #112	; 0x70
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd80      	pop	{r7, pc}

08005a44 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b084      	sub	sp, #16
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a50:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a56:	2b01      	cmp	r3, #1
 8005a58:	d109      	bne.n	8005a6e <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005a60:	085b      	lsrs	r3, r3, #1
 8005a62:	b29b      	uxth	r3, r3
 8005a64:	4619      	mov	r1, r3
 8005a66:	68f8      	ldr	r0, [r7, #12]
 8005a68:	f7ff fb3e 	bl	80050e8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005a6c:	e002      	b.n	8005a74 <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 8005a6e:	68f8      	ldr	r0, [r7, #12]
 8005a70:	f7ff fb26 	bl	80050c0 <HAL_UART_RxHalfCpltCallback>
}
 8005a74:	bf00      	nop
 8005a76:	3710      	adds	r7, #16
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	bd80      	pop	{r7, pc}

08005a7c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	b086      	sub	sp, #24
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a88:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005a8e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005a90:	697b      	ldr	r3, [r7, #20]
 8005a92:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005a94:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005aa0:	2b80      	cmp	r3, #128	; 0x80
 8005aa2:	d109      	bne.n	8005ab8 <UART_DMAError+0x3c>
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	2b21      	cmp	r3, #33	; 0x21
 8005aa8:	d106      	bne.n	8005ab8 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8005aaa:	697b      	ldr	r3, [r7, #20]
 8005aac:	2200      	movs	r2, #0
 8005aae:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8005ab2:	6978      	ldr	r0, [r7, #20]
 8005ab4:	f7ff feae 	bl	8005814 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005ab8:	697b      	ldr	r3, [r7, #20]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ac2:	2b40      	cmp	r3, #64	; 0x40
 8005ac4:	d109      	bne.n	8005ada <UART_DMAError+0x5e>
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2b22      	cmp	r3, #34	; 0x22
 8005aca:	d106      	bne.n	8005ada <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8005acc:	697b      	ldr	r3, [r7, #20]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8005ad4:	6978      	ldr	r0, [r7, #20]
 8005ad6:	f7ff fec3 	bl	8005860 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005ae0:	f043 0210 	orr.w	r2, r3, #16
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005aea:	6978      	ldr	r0, [r7, #20]
 8005aec:	f7ff faf2 	bl	80050d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005af0:	bf00      	nop
 8005af2:	3718      	adds	r7, #24
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bd80      	pop	{r7, pc}

08005af8 <__libc_init_array>:
 8005af8:	b570      	push	{r4, r5, r6, lr}
 8005afa:	4e0d      	ldr	r6, [pc, #52]	; (8005b30 <__libc_init_array+0x38>)
 8005afc:	4c0d      	ldr	r4, [pc, #52]	; (8005b34 <__libc_init_array+0x3c>)
 8005afe:	1ba4      	subs	r4, r4, r6
 8005b00:	10a4      	asrs	r4, r4, #2
 8005b02:	2500      	movs	r5, #0
 8005b04:	42a5      	cmp	r5, r4
 8005b06:	d109      	bne.n	8005b1c <__libc_init_array+0x24>
 8005b08:	4e0b      	ldr	r6, [pc, #44]	; (8005b38 <__libc_init_array+0x40>)
 8005b0a:	4c0c      	ldr	r4, [pc, #48]	; (8005b3c <__libc_init_array+0x44>)
 8005b0c:	f000 f820 	bl	8005b50 <_init>
 8005b10:	1ba4      	subs	r4, r4, r6
 8005b12:	10a4      	asrs	r4, r4, #2
 8005b14:	2500      	movs	r5, #0
 8005b16:	42a5      	cmp	r5, r4
 8005b18:	d105      	bne.n	8005b26 <__libc_init_array+0x2e>
 8005b1a:	bd70      	pop	{r4, r5, r6, pc}
 8005b1c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005b20:	4798      	blx	r3
 8005b22:	3501      	adds	r5, #1
 8005b24:	e7ee      	b.n	8005b04 <__libc_init_array+0xc>
 8005b26:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005b2a:	4798      	blx	r3
 8005b2c:	3501      	adds	r5, #1
 8005b2e:	e7f2      	b.n	8005b16 <__libc_init_array+0x1e>
 8005b30:	08005ba0 	.word	0x08005ba0
 8005b34:	08005ba0 	.word	0x08005ba0
 8005b38:	08005ba0 	.word	0x08005ba0
 8005b3c:	08005ba4 	.word	0x08005ba4

08005b40 <memset>:
 8005b40:	4402      	add	r2, r0
 8005b42:	4603      	mov	r3, r0
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d100      	bne.n	8005b4a <memset+0xa>
 8005b48:	4770      	bx	lr
 8005b4a:	f803 1b01 	strb.w	r1, [r3], #1
 8005b4e:	e7f9      	b.n	8005b44 <memset+0x4>

08005b50 <_init>:
 8005b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b52:	bf00      	nop
 8005b54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b56:	bc08      	pop	{r3}
 8005b58:	469e      	mov	lr, r3
 8005b5a:	4770      	bx	lr

08005b5c <_fini>:
 8005b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b5e:	bf00      	nop
 8005b60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b62:	bc08      	pop	{r3}
 8005b64:	469e      	mov	lr, r3
 8005b66:	4770      	bx	lr
