Created by          : Tang Dynasty v6.1.154205
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Mon Aug 11 16:26:53 2025

Top Model           : design_top_wrapper
Device              : PH1P35MDG324
Speed               : 3
STA coverage        : 98.81%
Constraint File     : 
Confidence          : Routed
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: 0.038ns, STNS: 0.000ns
	HWNS: 0.000ns, HTNS: 0.000ns
	Period Check WNS: 0.000ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:       25.000          467   I_clk
           clk1:      100.000          315   rx_clk_o_out0
           clk2:      100.000          305   rx_clk_e_out0
           clk3:       10.000          300   config_inst.cwc_tck_o
           clk4:      178.603           19   tx_clk_e_out0
           clk5:      178.603           18   tx_clk_o_out0
           clk6:      350.018            8   rx_clk_e_out1
           clk7:      350.018            8   rx_clk_o_out1
           clk8:      178.603            8   tx_clk_o_out1
           clk9:      133.333            0   config_inst.osc_clk_i
          clk10:       10.000            0   config_inst.tck_i
          clk11:      100.000            0   rx_reclk_e
          clk12:      100.000            0   rx_reclk_o
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0   Inferred GCLK            0.000     20.000                40.000          25.000                 6.542         152.858            4.336      0.000            0.000      0.000            0.162              467                5            yes       no
       clk1       User GCLK            0.000      5.000                10.000         100.000                 5.709         175.162            4.291      0.000            0.000      0.000            0.194              315                6             no      yes
       clk2       User GCLK            0.000      5.000                10.000         100.000                 6.679         149.723            3.321      0.000            0.002      0.000            0.187              305                5             no       no
       clk3       User GCLK            0.000     50.000               100.000          10.000                11.018          90.761           44.491      0.000            0.000      0.000            0.111              300                6             no       no
       clk4       User GCLK            0.000      2.799                 5.599         178.603                 1.753         570.451            3.846      0.000            0.316      0.000            0.180               19                0             no       no
       clk5       User GCLK            0.000      2.799                 5.599         178.603                 2.157         463.607            3.442      0.000            0.257      0.000            0.177               18                0             no       no
       clk6   Inferred GCLK            0.000      1.428                 2.857         350.018                 2.857         350.018            0.000      0.000            0.000      0.000            0.018                8                0             no       no
       clk7   Inferred GCLK            0.000      1.428                 2.857         350.018                 2.857         350.018            0.000      0.000            0.000      0.000            0.018                8                0             no       no
       clk8   Inferred GCLK            0.000      2.799                 5.599         178.603                 5.599         178.603            0.000      0.000            0.000      0.000            0.225                8                0             no       no
       clk9           local            0.000      3.750                 7.500         133.333                 7.500         133.333            0.000      0.000            0.000      0.000            0.000                0                0             no       no
      clk10           local            0.000     50.000               100.000          10.000                17.524          57.065           41.238      0.000           51.986      0.000            0.000                0                2             no       no
      clk11           local            0.000      5.000                10.000         100.000                10.000         100.000            0.000      0.000            0.000      0.000            0.000                0                0             no       no
      clk12           local            0.000      5.000                10.000         100.000                10.000         100.000            0.000      0.000            0.000      0.000            0.000                0                0             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     I_clk -> I_clk
Type           :     Self
From Clock     :     I_clk
To Clock       :     I_clk
Min Period     :     6.542ns
Fmax           :     152.858MHz

Statistics:
Max            : WNS      33.458ns, TNS       0.000ns,         0 Viol Endpoints,      1641 Total Endpoints,      3921 Paths Analyzed
Min            : WNS       0.000ns, TNS       0.000ns,         0 Viol Endpoints,      1641 Total Endpoints,      3921 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 33.458ns
Begin Point         : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[9]_syn_3.cea (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_m40c
Budget              : 40.000ns
Data Path Delay     : 6.262ns (cell 1.384ns (22%), net 4.878ns (78%))
Clock Skew          : 0.046ns
Logic Level         : 4 ( LUT6=1  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 18
Clock Uncertainty   : 0.170ns (sdc uncertainty: 0.000ns, default uncertainty: 0.170ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.738          0.738          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.488          1.226          pin: I_clk_syn_2.di
net (fo=3)                              0.606          1.832          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.016          1.848          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.302          2.150          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x023y059z1          0.061          2.211          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=67)                             0.527          2.738          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.clk
launch edge                             0.000    r     2.738               
--------------------------------------------------------------------  ---------------
clk2q               x020y046z0          0.126    f     2.864          pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.oqa
net (fo=18)                             2.280          5.144          net: test_case/wrapper_cwc_top/cwc_status[10],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.imf
LUT6                x017y034z3          0.168    r     5.312       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.ofb
net (fo=1)                              0.392          5.704          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ia
LUT5                x016y037z4          0.399    f     6.103       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ofb
net (fo=1)                              0.179          6.282          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_6,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ib
LUT4                x016y037z1          0.408    f     6.690       3  pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ofb
net (fo=10)                             0.672          7.362          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_14,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ic
LUT2                x021y039z6          0.283    r     7.645       4  pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ofb
net (fo=16)                             1.355          9.000          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/mux1_syn_2[0],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[9]_syn_3.cea
reg                 x019y046z1          0.000    f     9.000               
--------------------------------------------------------------------  ---------------
Arrival                                                9.000               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.678          0.678          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.448          1.126          pin: I_clk_syn_2.di
net (fo=3)                              0.545          1.671          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.014          1.685          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.271          1.956          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x023y059z1          0.054          2.010          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=67)                             0.476          2.486          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[9]_syn_3.clk
capture edge                           40.000    r    42.486               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         42.422               
clock uncertainty                      -0.170         42.252               
clock pessimism                         0.206         42.458               
--------------------------------------------------------------------  ---------------
Required                                              42.458               
--------------------------------------------------------------------  ---------------
Slack                                                 33.458               

Slack               : 33.458ns
Begin Point         : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[9]_syn_3.ceb (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_m40c
Budget              : 40.000ns
Data Path Delay     : 6.262ns (cell 1.384ns (22%), net 4.878ns (78%))
Clock Skew          : 0.046ns
Logic Level         : 4 ( LUT6=1  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 18
Clock Uncertainty   : 0.170ns (sdc uncertainty: 0.000ns, default uncertainty: 0.170ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.738          0.738          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.488          1.226          pin: I_clk_syn_2.di
net (fo=3)                              0.606          1.832          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.016          1.848          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.302          2.150          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x023y059z1          0.061          2.211          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=67)                             0.527          2.738          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.clk
launch edge                             0.000    r     2.738               
--------------------------------------------------------------------  ---------------
clk2q               x020y046z0          0.126    f     2.864          pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.oqa
net (fo=18)                             2.280          5.144          net: test_case/wrapper_cwc_top/cwc_status[10],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.imf
LUT6                x017y034z3          0.168    r     5.312       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.ofb
net (fo=1)                              0.392          5.704          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ia
LUT5                x016y037z4          0.399    f     6.103       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ofb
net (fo=1)                              0.179          6.282          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_6,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ib
LUT4                x016y037z1          0.408    f     6.690       3  pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ofb
net (fo=10)                             0.672          7.362          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_14,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ic
LUT2                x021y039z6          0.283    r     7.645       4  pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ofb
net (fo=16)                             1.355          9.000          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/mux1_syn_2[0],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[9]_syn_3.ceb
reg                 x019y046z1          0.000    f     9.000               
--------------------------------------------------------------------  ---------------
Arrival                                                9.000               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.678          0.678          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.448          1.126          pin: I_clk_syn_2.di
net (fo=3)                              0.545          1.671          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.014          1.685          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.271          1.956          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x023y059z1          0.054          2.010          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=67)                             0.476          2.486          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[9]_syn_3.clk
capture edge                           40.000    r    42.486               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         42.422               
clock uncertainty                      -0.170         42.252               
clock pessimism                         0.206         42.458               
--------------------------------------------------------------------  ---------------
Required                                              42.458               
--------------------------------------------------------------------  ---------------
Slack                                                 33.458               

Slack               : 33.458ns
Begin Point         : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[12]_syn_3.cea (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_m40c
Budget              : 40.000ns
Data Path Delay     : 6.262ns (cell 1.384ns (22%), net 4.878ns (78%))
Clock Skew          : 0.046ns
Logic Level         : 4 ( LUT6=1  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 18
Clock Uncertainty   : 0.170ns (sdc uncertainty: 0.000ns, default uncertainty: 0.170ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.738          0.738          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.488          1.226          pin: I_clk_syn_2.di
net (fo=3)                              0.606          1.832          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.016          1.848          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.302          2.150          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x023y059z1          0.061          2.211          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=67)                             0.527          2.738          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.clk
launch edge                             0.000    r     2.738               
--------------------------------------------------------------------  ---------------
clk2q               x020y046z0          0.126    f     2.864          pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.oqa
net (fo=18)                             2.280          5.144          net: test_case/wrapper_cwc_top/cwc_status[10],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.imf
LUT6                x017y034z3          0.168    r     5.312       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.ofb
net (fo=1)                              0.392          5.704          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ia
LUT5                x016y037z4          0.399    f     6.103       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ofb
net (fo=1)                              0.179          6.282          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_6,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ib
LUT4                x016y037z1          0.408    f     6.690       3  pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ofb
net (fo=10)                             0.672          7.362          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_14,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ic
LUT2                x021y039z6          0.283    r     7.645       4  pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ofb
net (fo=16)                             1.355          9.000          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/mux1_syn_2[0],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[12]_syn_3.cea
reg                 x019y046z0          0.000    f     9.000               
--------------------------------------------------------------------  ---------------
Arrival                                                9.000               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.678          0.678          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.448          1.126          pin: I_clk_syn_2.di
net (fo=3)                              0.545          1.671          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.014          1.685          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.271          1.956          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x023y059z1          0.054          2.010          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=67)                             0.476          2.486          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[12]_syn_3.clk
capture edge                           40.000    r    42.486               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         42.422               
clock uncertainty                      -0.170         42.252               
clock pessimism                         0.206         42.458               
--------------------------------------------------------------------  ---------------
Required                                              42.458               
--------------------------------------------------------------------  ---------------
Slack                                                 33.458               

Slack               : 33.458ns
Begin Point         : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[12]_syn_3.ceb (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_m40c
Budget              : 40.000ns
Data Path Delay     : 6.262ns (cell 1.384ns (22%), net 4.878ns (78%))
Clock Skew          : 0.046ns
Logic Level         : 4 ( LUT6=1  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 18
Clock Uncertainty   : 0.170ns (sdc uncertainty: 0.000ns, default uncertainty: 0.170ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.738          0.738          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.488          1.226          pin: I_clk_syn_2.di
net (fo=3)                              0.606          1.832          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.016          1.848          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.302          2.150          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x023y059z1          0.061          2.211          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=67)                             0.527          2.738          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.clk
launch edge                             0.000    r     2.738               
--------------------------------------------------------------------  ---------------
clk2q               x020y046z0          0.126    f     2.864          pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.oqa
net (fo=18)                             2.280          5.144          net: test_case/wrapper_cwc_top/cwc_status[10],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.imf
LUT6                x017y034z3          0.168    r     5.312       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.ofb
net (fo=1)                              0.392          5.704          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ia
LUT5                x016y037z4          0.399    f     6.103       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ofb
net (fo=1)                              0.179          6.282          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_6,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ib
LUT4                x016y037z1          0.408    f     6.690       3  pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ofb
net (fo=10)                             0.672          7.362          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_14,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ic
LUT2                x021y039z6          0.283    r     7.645       4  pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ofb
net (fo=16)                             1.355          9.000          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/mux1_syn_2[0],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[12]_syn_3.ceb
reg                 x019y046z0          0.000    f     9.000               
--------------------------------------------------------------------  ---------------
Arrival                                                9.000               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.678          0.678          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.448          1.126          pin: I_clk_syn_2.di
net (fo=3)                              0.545          1.671          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.014          1.685          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.271          1.956          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x023y059z1          0.054          2.010          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=67)                             0.476          2.486          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[12]_syn_3.clk
capture edge                           40.000    r    42.486               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         42.422               
clock uncertainty                      -0.170         42.252               
clock pessimism                         0.206         42.458               
--------------------------------------------------------------------  ---------------
Required                                              42.458               
--------------------------------------------------------------------  ---------------
Slack                                                 33.458               

Slack               : 33.500ns
Begin Point         : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[15]_syn_3.cea (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_m40c
Budget              : 40.000ns
Data Path Delay     : 6.220ns (cell 1.384ns (22%), net 4.836ns (78%))
Clock Skew          : 0.046ns
Logic Level         : 4 ( LUT6=1  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 18
Clock Uncertainty   : 0.170ns (sdc uncertainty: 0.000ns, default uncertainty: 0.170ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.738          0.738          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.488          1.226          pin: I_clk_syn_2.di
net (fo=3)                              0.606          1.832          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.016          1.848          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.302          2.150          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x023y059z1          0.061          2.211          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=67)                             0.527          2.738          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.clk
launch edge                             0.000    r     2.738               
--------------------------------------------------------------------  ---------------
clk2q               x020y046z0          0.126    f     2.864          pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.oqa
net (fo=18)                             2.280          5.144          net: test_case/wrapper_cwc_top/cwc_status[10],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.imf
LUT6                x017y034z3          0.168    r     5.312       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.ofb
net (fo=1)                              0.392          5.704          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ia
LUT5                x016y037z4          0.399    f     6.103       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ofb
net (fo=1)                              0.179          6.282          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_6,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ib
LUT4                x016y037z1          0.408    f     6.690       3  pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ofb
net (fo=10)                             0.672          7.362          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_14,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ic
LUT2                x021y039z6          0.283    r     7.645       4  pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ofb
net (fo=16)                             1.313          8.958          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/mux1_syn_2[0],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[15]_syn_3.cea
reg                 x019y045z7          0.000    f     8.958               
--------------------------------------------------------------------  ---------------
Arrival                                                8.958               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.678          0.678          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.448          1.126          pin: I_clk_syn_2.di
net (fo=3)                              0.545          1.671          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.014          1.685          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.271          1.956          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x023y059z1          0.054          2.010          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=67)                             0.476          2.486          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[15]_syn_3.clk
capture edge                           40.000    r    42.486               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         42.422               
clock uncertainty                      -0.170         42.252               
clock pessimism                         0.206         42.458               
--------------------------------------------------------------------  ---------------
Required                                              42.458               
--------------------------------------------------------------------  ---------------
Slack                                                 33.500               

Slack               : 33.500ns
Begin Point         : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[15]_syn_3.ceb (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_m40c
Budget              : 40.000ns
Data Path Delay     : 6.220ns (cell 1.384ns (22%), net 4.836ns (78%))
Clock Skew          : 0.046ns
Logic Level         : 4 ( LUT6=1  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 18
Clock Uncertainty   : 0.170ns (sdc uncertainty: 0.000ns, default uncertainty: 0.170ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.738          0.738          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.488          1.226          pin: I_clk_syn_2.di
net (fo=3)                              0.606          1.832          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.016          1.848          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.302          2.150          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x023y059z1          0.061          2.211          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=67)                             0.527          2.738          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.clk
launch edge                             0.000    r     2.738               
--------------------------------------------------------------------  ---------------
clk2q               x020y046z0          0.126    f     2.864          pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.oqa
net (fo=18)                             2.280          5.144          net: test_case/wrapper_cwc_top/cwc_status[10],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.imf
LUT6                x017y034z3          0.168    r     5.312       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.ofb
net (fo=1)                              0.392          5.704          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ia
LUT5                x016y037z4          0.399    f     6.103       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ofb
net (fo=1)                              0.179          6.282          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_6,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ib
LUT4                x016y037z1          0.408    f     6.690       3  pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ofb
net (fo=10)                             0.672          7.362          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_14,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ic
LUT2                x021y039z6          0.283    r     7.645       4  pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ofb
net (fo=16)                             1.313          8.958          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/mux1_syn_2[0],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[15]_syn_3.ceb
reg                 x019y045z7          0.000    f     8.958               
--------------------------------------------------------------------  ---------------
Arrival                                                8.958               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.678          0.678          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.448          1.126          pin: I_clk_syn_2.di
net (fo=3)                              0.545          1.671          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.014          1.685          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.271          1.956          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x023y059z1          0.054          2.010          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=67)                             0.476          2.486          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[15]_syn_3.clk
capture edge                           40.000    r    42.486               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         42.422               
clock uncertainty                      -0.170         42.252               
clock pessimism                         0.206         42.458               
--------------------------------------------------------------------  ---------------
Required                                              42.458               
--------------------------------------------------------------------  ---------------
Slack                                                 33.500               

Slack               : 33.557ns
Begin Point         : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[14]_syn_2.cea (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_m40c
Budget              : 40.000ns
Data Path Delay     : 6.163ns (cell 1.384ns (22%), net 4.779ns (78%))
Clock Skew          : 0.046ns
Logic Level         : 4 ( LUT6=1  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 18
Clock Uncertainty   : 0.170ns (sdc uncertainty: 0.000ns, default uncertainty: 0.170ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.738          0.738          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.488          1.226          pin: I_clk_syn_2.di
net (fo=3)                              0.606          1.832          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.016          1.848          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.302          2.150          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x023y059z1          0.061          2.211          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=67)                             0.527          2.738          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.clk
launch edge                             0.000    r     2.738               
--------------------------------------------------------------------  ---------------
clk2q               x020y046z0          0.126    f     2.864          pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.oqa
net (fo=18)                             2.280          5.144          net: test_case/wrapper_cwc_top/cwc_status[10],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.imf
LUT6                x017y034z3          0.168    r     5.312       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.ofb
net (fo=1)                              0.392          5.704          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ia
LUT5                x016y037z4          0.399    f     6.103       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ofb
net (fo=1)                              0.179          6.282          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_6,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ib
LUT4                x016y037z1          0.408    f     6.690       3  pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ofb
net (fo=10)                             0.672          7.362          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_14,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ic
LUT2                x021y039z6          0.283    r     7.645       4  pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ofb
net (fo=16)                             1.256          8.901          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/mux1_syn_2[0],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[14]_syn_2.cea
reg                 x019y043z0          0.000    f     8.901               
--------------------------------------------------------------------  ---------------
Arrival                                                8.901               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.678          0.678          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.448          1.126          pin: I_clk_syn_2.di
net (fo=3)                              0.545          1.671          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.014          1.685          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.271          1.956          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x023y059z1          0.054          2.010          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=67)                             0.476          2.486          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[14]_syn_2.clk
capture edge                           40.000    r    42.486               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         42.422               
clock uncertainty                      -0.170         42.252               
clock pessimism                         0.206         42.458               
--------------------------------------------------------------------  ---------------
Required                                              42.458               
--------------------------------------------------------------------  ---------------
Slack                                                 33.557               

Slack               : 33.557ns
Begin Point         : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[5]_syn_3.cea (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_m40c
Budget              : 40.000ns
Data Path Delay     : 6.163ns (cell 1.384ns (22%), net 4.779ns (78%))
Clock Skew          : 0.046ns
Logic Level         : 4 ( LUT6=1  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 18
Clock Uncertainty   : 0.170ns (sdc uncertainty: 0.000ns, default uncertainty: 0.170ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.738          0.738          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.488          1.226          pin: I_clk_syn_2.di
net (fo=3)                              0.606          1.832          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.016          1.848          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.302          2.150          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x023y059z1          0.061          2.211          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=67)                             0.527          2.738          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.clk
launch edge                             0.000    r     2.738               
--------------------------------------------------------------------  ---------------
clk2q               x020y046z0          0.126    f     2.864          pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.oqa
net (fo=18)                             2.280          5.144          net: test_case/wrapper_cwc_top/cwc_status[10],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.imf
LUT6                x017y034z3          0.168    r     5.312       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.ofb
net (fo=1)                              0.392          5.704          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ia
LUT5                x016y037z4          0.399    f     6.103       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ofb
net (fo=1)                              0.179          6.282          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_6,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ib
LUT4                x016y037z1          0.408    f     6.690       3  pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ofb
net (fo=10)                             0.672          7.362          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_14,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ic
LUT2                x021y039z6          0.283    r     7.645       4  pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ofb
net (fo=16)                             1.256          8.901          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/mux1_syn_2[0],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[5]_syn_3.cea
reg                 x019y043z3          0.000    f     8.901               
--------------------------------------------------------------------  ---------------
Arrival                                                8.901               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.678          0.678          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.448          1.126          pin: I_clk_syn_2.di
net (fo=3)                              0.545          1.671          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.014          1.685          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.271          1.956          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x023y059z1          0.054          2.010          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=67)                             0.476          2.486          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[5]_syn_3.clk
capture edge                           40.000    r    42.486               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         42.422               
clock uncertainty                      -0.170         42.252               
clock pessimism                         0.206         42.458               
--------------------------------------------------------------------  ---------------
Required                                              42.458               
--------------------------------------------------------------------  ---------------
Slack                                                 33.557               

Slack               : 33.755ns
Begin Point         : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[5]_syn_3.ceb (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_m40c
Budget              : 40.000ns
Data Path Delay     : 5.965ns (cell 1.384ns (23%), net 4.581ns (77%))
Clock Skew          : 0.046ns
Logic Level         : 4 ( LUT6=1  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 18
Clock Uncertainty   : 0.170ns (sdc uncertainty: 0.000ns, default uncertainty: 0.170ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.738          0.738          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.488          1.226          pin: I_clk_syn_2.di
net (fo=3)                              0.606          1.832          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.016          1.848          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.302          2.150          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x023y059z1          0.061          2.211          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=67)                             0.527          2.738          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.clk
launch edge                             0.000    r     2.738               
--------------------------------------------------------------------  ---------------
clk2q               x020y046z0          0.126    f     2.864          pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.oqa
net (fo=18)                             2.280          5.144          net: test_case/wrapper_cwc_top/cwc_status[10],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.imf
LUT6                x017y034z3          0.168    r     5.312       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.ofb
net (fo=1)                              0.392          5.704          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ia
LUT5                x016y037z4          0.399    f     6.103       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ofb
net (fo=1)                              0.179          6.282          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_6,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ib
LUT4                x016y037z1          0.408    f     6.690       3  pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ofb
net (fo=10)                             0.672          7.362          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_14,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ic
LUT2                x021y039z6          0.283    r     7.645       4  pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ofb
net (fo=16)                             1.058          8.703          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/mux1_syn_2[0],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[5]_syn_3.ceb
reg                 x019y043z3          0.000    f     8.703               
--------------------------------------------------------------------  ---------------
Arrival                                                8.703               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.678          0.678          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.448          1.126          pin: I_clk_syn_2.di
net (fo=3)                              0.545          1.671          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.014          1.685          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.271          1.956          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x023y059z1          0.054          2.010          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=67)                             0.476          2.486          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[5]_syn_3.clk
capture edge                           40.000    r    42.486               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         42.422               
clock uncertainty                      -0.170         42.252               
clock pessimism                         0.206         42.458               
--------------------------------------------------------------------  ---------------
Required                                              42.458               
--------------------------------------------------------------------  ---------------
Slack                                                 33.755               

Slack               : 33.849ns
Begin Point         : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.cea (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_m40c
Budget              : 40.000ns
Data Path Delay     : 6.087ns (cell 1.384ns (22%), net 4.703ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT6=1  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 18
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.738          0.738          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.488          1.226          pin: I_clk_syn_2.di
net (fo=3)                              0.606          1.832          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.016          1.848          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.302          2.150          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x023y059z1          0.061          2.211          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=67)                             0.527          2.738          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.clk
launch edge                             0.000    r     2.738               
--------------------------------------------------------------------  ---------------
clk2q               x020y046z0          0.126    f     2.864          pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.oqa
net (fo=18)                             2.280          5.144          net: test_case/wrapper_cwc_top/cwc_status[10],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.imf
LUT6                x017y034z3          0.168    r     5.312       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[82]_syn_3.ofb
net (fo=1)                              0.392          5.704          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ia
LUT5                x016y037z4          0.399    f     6.103       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.ofb
net (fo=1)                              0.179          6.282          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_6,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ib
LUT4                x016y037z1          0.408    f     6.690       3  pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_3.ofb
net (fo=10)                             0.672          7.362          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_b[14]_syn_14,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ic
LUT2                x021y039z6          0.283    r     7.645       4  pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/wt_ce_reg_syn_4.ofb
net (fo=16)                             1.180          8.825          net: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/mux1_syn_2[0],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.cea
reg                 x020y046z0          0.000    f     8.825               
--------------------------------------------------------------------  ---------------
Arrival                                                8.825               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.678          0.678          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.448          1.126          pin: I_clk_syn_2.di
net (fo=3)                              0.545          1.671          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.014          1.685          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.271          1.956          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x023y059z1          0.054          2.010          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=67)                             0.476          2.486          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_emb_ctrl/addr_long_reg[1]_syn_3.clk
capture edge                           40.000    r    42.486               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         42.422               
clock uncertainty                       0.000         42.422               
clock pessimism                         0.252         42.674               
--------------------------------------------------------------------  ---------------
Required                                              42.674               
--------------------------------------------------------------------  ---------------
Slack                                                 33.849               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.000ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[57]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : debug_hub_top/slave_0_control_reg[33]_syn_3.imb (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.153ns (cell 0.092ns (60%), net 0.061ns (40%))
Clock Skew          : 0.019ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.538          0.538          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.180          0.718          pin: I_clk_syn_2.di
net (fo=3)                              0.232          0.950          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.007          0.957          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.115          1.072          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkin
SCLK                x023y019z0          0.021          1.093          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkout
net (fo=293)                            0.184          1.277          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[57]_syn_3.clk
launch edge                             0.000    r     1.277               
--------------------------------------------------------------------  ---------------
clk2q               x017y033z5          0.068    r     1.345          pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[57]_syn_3.oqb
net (fo=1)                              0.061          1.406          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[123],  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[33]_syn_3.imb
reg                 x019y033z5          0.024    f     1.430          net: cwc_slave_0_control[123],  NOFILE(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.430               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.607          0.607          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.203          0.810          pin: I_clk_syn_2.di
net (fo=3)                              0.251          1.061          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.008          1.069          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.124          1.193          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkin
SCLK                x023y019z0          0.026          1.219          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkout
net (fo=293)                            0.204          1.423          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[33]_syn_3.clk
capture edge                            0.000    r     1.423               
--------------------------------------------------------------------  ---------------
hold                                    0.014          1.437               
clock uncertainty                       0.120          1.557               
clock pessimism                        -0.127          1.430               
--------------------------------------------------------------------  ---------------
Required                                               1.430               
--------------------------------------------------------------------  ---------------
Slack                                                  0.000               

Slack               : -0.000ns
Begin Point         : test_case/wrapper_cwc_top/pipe_watch/data_in_d5_reg[19]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_28.dia[2] (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.285ns (cell 0.066ns (23%), net 0.219ns (77%))
Clock Skew          : 0.048ns
Logic Level         : 1 ( ERAM=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.050ns (sdc uncertainty: 0.000ns, default uncertainty: 0.050ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.538          0.538          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.180          0.718          pin: I_clk_syn_2.di
net (fo=3)                              0.232          0.950          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.007          0.957          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.119          1.076          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk4.clkin
SCLK                x023y059z15         0.021          1.097          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk4.clkout
net (fo=27)                             0.192          1.289          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d5_reg[19]_syn_3.clk
launch edge                             0.000    r     1.289               
--------------------------------------------------------------------  ---------------
clk2q               x025y045z6          0.066    f     1.355          pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d5_reg[19]_syn_3.oqa
net (fo=2)                              0.219          1.574          net: test_case/wrapper_cwc_top/pipe_u5/data_in[17],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_28.dia[2]
ERAM (reg)          x023y052            0.000    f     1.574       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.574               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.607          0.607          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.203          0.810          pin: I_clk_syn_2.di
net (fo=3)                              0.251          1.061          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.008          1.069          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.134          1.203          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x023y059z1          0.026          1.229          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=67)                             0.225          1.454          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_28.clka
capture edge                            0.000    r     1.454               
--------------------------------------------------------------------  ---------------
hold                                    0.187          1.641               
clock uncertainty                       0.050          1.691               
clock pessimism                        -0.117          1.574               
--------------------------------------------------------------------  ---------------
Required                                               1.574               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.000               

Slack               : 0.002ns
Begin Point         : test_case/wrapper_cwc_top/U_cwc/main_control_reg[28]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc/trig_length_reg[9]_syn_3.imb (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.144ns (cell 0.090ns (62%), net 0.054ns (38%))
Clock Skew          : 0.008ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.538          0.538          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.180          0.718          pin: I_clk_syn_2.di
net (fo=3)                              0.232          0.950          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.007          0.957          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.115          1.072          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkin
SCLK                x023y019z0          0.021          1.093          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkout
net (fo=293)                            0.188          1.281          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/main_control_reg[28]_syn_3.clk
launch edge                             0.000    r     1.281               
--------------------------------------------------------------------  ---------------
clk2q               x014y036z5          0.066    f     1.347          pin: test_case/wrapper_cwc_top/U_cwc/main_control_reg[28]_syn_3.oqa
net (fo=1)                              0.054          1.401          net: test_case/wrapper_cwc_top/U_cwc/main_control[28],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/trig_length_reg[9]_syn_3.imb
reg                 x014y036z2          0.024    f     1.425          net: test_case/wrapper_cwc_top/U_cwc/trig_length[8],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.425               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.607          0.607          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.203          0.810          pin: I_clk_syn_2.di
net (fo=3)                              0.251          1.061          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.008          1.069          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.124          1.193          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkin
SCLK                x023y019z0          0.026          1.219          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkout
net (fo=293)                            0.208          1.427          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/trig_length_reg[9]_syn_3.clk
capture edge                            0.000    r     1.427               
--------------------------------------------------------------------  ---------------
hold                                    0.014          1.441               
clock uncertainty                       0.120          1.561               
clock pessimism                        -0.138          1.423               
--------------------------------------------------------------------  ---------------
Required                                               1.423               
--------------------------------------------------------------------  ---------------
Slack                                                  0.002               

Slack               : 0.002ns
Begin Point         : debug_hub_top/slave_0_control_reg[142]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc/bus_control_reg[107]_syn_3.imb (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.144ns (cell 0.090ns (62%), net 0.054ns (38%))
Clock Skew          : 0.008ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.538          0.538          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.180          0.718          pin: I_clk_syn_2.di
net (fo=3)                              0.232          0.950          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.007          0.957          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.115          1.072          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkin
SCLK                x023y019z0          0.021          1.093          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkout
net (fo=293)                            0.185          1.278          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[142]_syn_3.clk
launch edge                             0.000    r     1.278               
--------------------------------------------------------------------  ---------------
clk2q               x019y027z5          0.066    f     1.344          pin: debug_hub_top/slave_0_control_reg[142]_syn_3.oqa
net (fo=1)                              0.054          1.398          net: cwc_slave_0_control[142],  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/bus_control_reg[107]_syn_3.imb
reg                 x019y027z2          0.024    f     1.422          net: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[9]$U_cwc_bus_det/bus_ctrl[4],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.422               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.607          0.607          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.203          0.810          pin: I_clk_syn_2.di
net (fo=3)                              0.251          1.061          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.008          1.069          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.124          1.193          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkin
SCLK                x023y019z0          0.026          1.219          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkout
net (fo=293)                            0.204          1.423          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/bus_control_reg[107]_syn_3.clk
capture edge                            0.000    r     1.423               
--------------------------------------------------------------------  ---------------
hold                                    0.014          1.437               
clock uncertainty                       0.120          1.557               
clock pessimism                        -0.137          1.420               
--------------------------------------------------------------------  ---------------
Required                                               1.420               
--------------------------------------------------------------------  ---------------
Slack                                                  0.002               

Slack               : 0.003ns
Begin Point         : test_case/wrapper_cwc_top/U_cwc/main_control_reg[5]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc/trig_length_reg[4]_syn_3.imb (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.145ns (cell 0.092ns (63%), net 0.053ns (37%))
Clock Skew          : 0.008ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.538          0.538          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.180          0.718          pin: I_clk_syn_2.di
net (fo=3)                              0.232          0.950          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.007          0.957          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.115          1.072          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkin
SCLK                x023y019z0          0.021          1.093          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkout
net (fo=293)                            0.188          1.281          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/main_control_reg[5]_syn_3.clk
launch edge                             0.000    r     1.281               
--------------------------------------------------------------------  ---------------
clk2q               x014y036z6          0.068    r     1.349          pin: test_case/wrapper_cwc_top/U_cwc/main_control_reg[5]_syn_3.oqb
net (fo=1)                              0.053          1.402          net: test_case/wrapper_cwc_top/U_cwc/main_control[23],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/trig_length_reg[4]_syn_3.imb
reg                 x014y036z1          0.024    f     1.426          net: test_case/wrapper_cwc_top/U_cwc/trig_length[3],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.426               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.607          0.607          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.203          0.810          pin: I_clk_syn_2.di
net (fo=3)                              0.251          1.061          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.008          1.069          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.124          1.193          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkin
SCLK                x023y019z0          0.026          1.219          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkout
net (fo=293)                            0.208          1.427          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/trig_length_reg[4]_syn_3.clk
capture edge                            0.000    r     1.427               
--------------------------------------------------------------------  ---------------
hold                                    0.014          1.441               
clock uncertainty                       0.120          1.561               
clock pessimism                        -0.138          1.423               
--------------------------------------------------------------------  ---------------
Required                                               1.423               
--------------------------------------------------------------------  ---------------
Slack                                                  0.003               

Slack               : 0.003ns
Begin Point         : debug_hub_top/slave_0_control_reg[28]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc/main_control_reg[27]_syn_3.imb (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.145ns (cell 0.092ns (63%), net 0.053ns (37%))
Clock Skew          : 0.008ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.538          0.538          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.180          0.718          pin: I_clk_syn_2.di
net (fo=3)                              0.232          0.950          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.007          0.957          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.115          1.072          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkin
SCLK                x023y019z0          0.021          1.093          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkout
net (fo=293)                            0.187          1.280          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[28]_syn_3.clk
launch edge                             0.000    r     1.280               
--------------------------------------------------------------------  ---------------
clk2q               x012y036z6          0.068    r     1.348          pin: debug_hub_top/slave_0_control_reg[28]_syn_3.oqb
net (fo=1)                              0.053          1.401          net: cwc_slave_0_control[25],  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/main_control_reg[27]_syn_3.imb
reg                 x012y036z2          0.024    f     1.425          net: test_case/wrapper_cwc_top/U_cwc/main_control[25],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.425               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.607          0.607          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.203          0.810          pin: I_clk_syn_2.di
net (fo=3)                              0.251          1.061          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.008          1.069          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.124          1.193          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkin
SCLK                x023y019z0          0.026          1.219          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkout
net (fo=293)                            0.207          1.426          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/main_control_reg[27]_syn_3.clk
capture edge                            0.000    r     1.426               
--------------------------------------------------------------------  ---------------
hold                                    0.014          1.440               
clock uncertainty                       0.120          1.560               
clock pessimism                        -0.138          1.422               
--------------------------------------------------------------------  ---------------
Required                                               1.422               
--------------------------------------------------------------------  ---------------
Slack                                                  0.003               

Slack               : 0.003ns
Begin Point         : debug_hub_top/slave_0_control_reg[9]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc/main_control_reg[9]_syn_3.imb (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.145ns (cell 0.092ns (63%), net 0.053ns (37%))
Clock Skew          : 0.008ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.538          0.538          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.180          0.718          pin: I_clk_syn_2.di
net (fo=3)                              0.232          0.950          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.007          0.957          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.115          1.072          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkin
SCLK                x023y019z0          0.021          1.093          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkout
net (fo=293)                            0.191          1.284          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[9]_syn_3.clk
launch edge                             0.000    r     1.284               
--------------------------------------------------------------------  ---------------
clk2q               x011y036z7          0.068    r     1.352          pin: debug_hub_top/slave_0_control_reg[9]_syn_3.oqb
net (fo=1)                              0.053          1.405          net: cwc_slave_0_control[8],  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/main_control_reg[9]_syn_3.imb
reg                 x011y036z3          0.024    f     1.429          net: test_case/wrapper_cwc_top/U_cwc/main_control[8],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.429               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.607          0.607          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.203          0.810          pin: I_clk_syn_2.di
net (fo=3)                              0.251          1.061          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.008          1.069          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.124          1.193          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkin
SCLK                x023y019z0          0.026          1.219          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkout
net (fo=293)                            0.211          1.430          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/main_control_reg[9]_syn_3.clk
capture edge                            0.000    r     1.430               
--------------------------------------------------------------------  ---------------
hold                                    0.014          1.444               
clock uncertainty                       0.120          1.564               
clock pessimism                        -0.138          1.426               
--------------------------------------------------------------------  ---------------
Required                                               1.426               
--------------------------------------------------------------------  ---------------
Slack                                                  0.003               

Slack               : 0.003ns
Begin Point         : debug_hub_top/slave_0_control_reg[78]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc/bus_control_reg[52]_syn_3.imb (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.145ns (cell 0.092ns (63%), net 0.053ns (37%))
Clock Skew          : 0.008ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.538          0.538          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.180          0.718          pin: I_clk_syn_2.di
net (fo=3)                              0.232          0.950          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.007          0.957          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.115          1.072          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkin
SCLK                x023y019z0          0.021          1.093          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkout
net (fo=293)                            0.186          1.279          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[78]_syn_3.clk
launch edge                             0.000    r     1.279               
--------------------------------------------------------------------  ---------------
clk2q               x020y038z7          0.068    r     1.347          pin: debug_hub_top/slave_0_control_reg[78]_syn_3.oqb
net (fo=1)                              0.053          1.400          net: cwc_slave_0_control[65],  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/bus_control_reg[52]_syn_3.imb
reg                 x020y038z1          0.024    f     1.424          net: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[2]$U_cwc_bus_det/bus_ctrl[17],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.424               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.607          0.607          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.203          0.810          pin: I_clk_syn_2.di
net (fo=3)                              0.251          1.061          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.008          1.069          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.124          1.193          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkin
SCLK                x023y019z0          0.026          1.219          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkout
net (fo=293)                            0.206          1.425          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/bus_control_reg[52]_syn_3.clk
capture edge                            0.000    r     1.425               
--------------------------------------------------------------------  ---------------
hold                                    0.014          1.439               
clock uncertainty                       0.120          1.559               
clock pessimism                        -0.138          1.421               
--------------------------------------------------------------------  ---------------
Required                                               1.421               
--------------------------------------------------------------------  ---------------
Slack                                                  0.003               

Slack               : 0.003ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[78]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : debug_hub_top/slave_0_control_reg[7]_syn_3.imb (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.145ns (cell 0.092ns (63%), net 0.053ns (37%))
Clock Skew          : 0.008ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.538          0.538          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.180          0.718          pin: I_clk_syn_2.di
net (fo=3)                              0.232          0.950          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.007          0.957          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.122          1.079          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x023y059z1          0.021          1.100          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=67)                             0.185          1.285          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[78]_syn_3.clk
launch edge                             0.000    r     1.285               
--------------------------------------------------------------------  ---------------
clk2q               x013y040z6          0.068    r     1.353          pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[78]_syn_3.oqb
net (fo=1)                              0.053          1.406          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[6],  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[7]_syn_3.imb
reg                 x013y040z1          0.024    f     1.430          net: cwc_slave_0_control[6],  NOFILE(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.430               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.607          0.607          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.203          0.810          pin: I_clk_syn_2.di
net (fo=3)                              0.251          1.061          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.008          1.069          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.134          1.203          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x023y059z1          0.026          1.229          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2.clkout
net (fo=67)                             0.205          1.434          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[7]_syn_3.clk
capture edge                            0.000    r     1.434               
--------------------------------------------------------------------  ---------------
hold                                    0.014          1.448               
clock uncertainty                       0.120          1.568               
clock pessimism                        -0.141          1.427               
--------------------------------------------------------------------  ---------------
Required                                               1.427               
--------------------------------------------------------------------  ---------------
Slack                                                  0.003               

Slack               : 0.004ns
Begin Point         : test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[11]_syn_3.clk (rising edge triggered by clock I_clk)
End Point           : test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_22.dia_extra[0] (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.268ns (cell 0.068ns (25%), net 0.200ns (75%))
Clock Skew          : 0.028ns
Logic Level         : 1 ( ERAM=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.538          0.538          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.180          0.718          pin: I_clk_syn_2.di
net (fo=3)                              0.232          0.950          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.007          0.957          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.115          1.072          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkin
SCLK                x023y019z0          0.021          1.093          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkout
net (fo=293)                            0.187          1.280          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[11]_syn_3.clk
launch edge                             0.000    r     1.280               
--------------------------------------------------------------------  ---------------
clk2q               x022y031z7          0.068    r     1.348          pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[11]_syn_3.oqb
net (fo=2)                              0.200          1.548          net: test_case/wrapper_cwc_top/pipe_u5/data_in[14],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_22.dia_extra[0]
ERAM (reg)          x023y028            0.000    f     1.548       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.548               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.607          0.607          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.203          0.810          pin: I_clk_syn_2.di
net (fo=3)                              0.251          1.061          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.008          1.069          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.124          1.193          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkin
SCLK                x023y019z0          0.026          1.219          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkout
net (fo=293)                            0.227          1.446          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_22.clka
capture edge                            0.000    r     1.446               
--------------------------------------------------------------------  ---------------
hold                                    0.116          1.562               
clock uncertainty                       0.120          1.682               
clock pessimism                        -0.138          1.544               
--------------------------------------------------------------------  ---------------
Required                                               1.544               
--------------------------------------------------------------------  ---------------
Slack                                                  0.004               


----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.cwc_tck_o -> config_inst.cwc_tck_o
Type           :     Self
From Clock     :     config_inst.cwc_tck_o
To Clock       :     config_inst.cwc_tck_o
Min Period     :     10.708ns
Fmax           :     93.388MHz

Statistics:
Max            : WNS      44.646ns, TNS       0.000ns,         0 Viol Endpoints,      1265 Total Endpoints,      2758 Paths Analyzed
Min            : WNS       0.000ns, TNS       0.000ns,         0 Viol Endpoints,      1265 Total Endpoints,      2758 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 44.646ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[116]_syn_2.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 4.904ns (cell 0.504ns (10%), net 4.400ns (90%))
Clock Skew          : 0.066ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 44
Clock Uncertainty   : 0.320ns (sdc uncertainty: 0.000ns, default uncertainty: 0.320ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.745          0.745          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.745          pin: config_inst.cwc_tck_o
net (fo=1)                              2.906          3.651          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.015          3.666          pin: config_inst_syn_1.clkout
net (fo=4)                              0.264          3.930          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkin
SCLK                x023y019z15         0.065          3.995          pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkout
net (fo=33)                             0.529          4.524          net: config_inst_syn_1_auto_created_sclk_s_0_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    54.524               
--------------------------------------------------------------------  ---------------
clk2q               x029y031z4          0.126    f    54.650          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.635         55.285          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ie
LUT2                x026y033z6          0.189    r    55.474       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofb
net (fo=3)                              0.894         56.368          net: debug_hub_top/U_0_register/update_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[33]_syn_3.ie
LUT2                x021y035z0          0.189    r    56.557       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[33]_syn_3.ofb
net (fo=44)                             2.871         59.428          net: debug_hub_top/U_0_register/ip_ctrl_b_n_dup_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[116]_syn_2.cea
reg                 x022y030z1          0.000    f    59.428               
--------------------------------------------------------------------  ---------------
Arrival                                               59.428               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.635          0.635          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.635          pin: config_inst.cwc_tck_o
net (fo=1)                              2.729          3.364          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.014          3.378          pin: config_inst_syn_1.clkout
net (fo=4)                              0.256          3.634          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkin
SCLK                x023y019z1          0.054          3.688          pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkout
net (fo=146)                            0.475          4.163          net: config_inst_syn_1_auto_created_sclk_s_0_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[116]_syn_2.clk
capture edge                          100.000    r   104.163               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        104.099               
clock uncertainty                      -0.320        103.779               
clock pessimism                         0.295        104.074               
--------------------------------------------------------------------  ---------------
Required                                             104.074               
--------------------------------------------------------------------  ---------------
Slack                                                 44.646               

Slack               : 44.950ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[143]_syn_3.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 4.600ns (cell 0.504ns (10%), net 4.096ns (90%))
Clock Skew          : 0.066ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 44
Clock Uncertainty   : 0.320ns (sdc uncertainty: 0.000ns, default uncertainty: 0.320ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.745          0.745          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.745          pin: config_inst.cwc_tck_o
net (fo=1)                              2.906          3.651          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.015          3.666          pin: config_inst_syn_1.clkout
net (fo=4)                              0.264          3.930          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkin
SCLK                x023y019z15         0.065          3.995          pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkout
net (fo=33)                             0.529          4.524          net: config_inst_syn_1_auto_created_sclk_s_0_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    54.524               
--------------------------------------------------------------------  ---------------
clk2q               x029y031z4          0.126    f    54.650          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.635         55.285          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ie
LUT2                x026y033z6          0.189    r    55.474       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofb
net (fo=3)                              0.894         56.368          net: debug_hub_top/U_0_register/update_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[33]_syn_3.ie
LUT2                x021y035z0          0.189    r    56.557       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[33]_syn_3.ofb
net (fo=44)                             2.567         59.124          net: debug_hub_top/U_0_register/ip_ctrl_b_n_dup_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[143]_syn_3.cea
reg                 x020y030z3          0.000    f    59.124               
--------------------------------------------------------------------  ---------------
Arrival                                               59.124               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.635          0.635          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.635          pin: config_inst.cwc_tck_o
net (fo=1)                              2.729          3.364          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.014          3.378          pin: config_inst_syn_1.clkout
net (fo=4)                              0.256          3.634          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkin
SCLK                x023y019z1          0.054          3.688          pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkout
net (fo=146)                            0.475          4.163          net: config_inst_syn_1_auto_created_sclk_s_0_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[143]_syn_3.clk
capture edge                          100.000    r   104.163               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        104.099               
clock uncertainty                      -0.320        103.779               
clock pessimism                         0.295        104.074               
--------------------------------------------------------------------  ---------------
Required                                             104.074               
--------------------------------------------------------------------  ---------------
Slack                                                 44.950               

Slack               : 44.950ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[143]_syn_3.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 4.600ns (cell 0.504ns (10%), net 4.096ns (90%))
Clock Skew          : 0.066ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 44
Clock Uncertainty   : 0.320ns (sdc uncertainty: 0.000ns, default uncertainty: 0.320ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.745          0.745          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.745          pin: config_inst.cwc_tck_o
net (fo=1)                              2.906          3.651          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.015          3.666          pin: config_inst_syn_1.clkout
net (fo=4)                              0.264          3.930          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkin
SCLK                x023y019z15         0.065          3.995          pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkout
net (fo=33)                             0.529          4.524          net: config_inst_syn_1_auto_created_sclk_s_0_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    54.524               
--------------------------------------------------------------------  ---------------
clk2q               x029y031z4          0.126    f    54.650          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.635         55.285          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ie
LUT2                x026y033z6          0.189    r    55.474       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofb
net (fo=3)                              0.894         56.368          net: debug_hub_top/U_0_register/update_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[33]_syn_3.ie
LUT2                x021y035z0          0.189    r    56.557       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[33]_syn_3.ofb
net (fo=44)                             2.567         59.124          net: debug_hub_top/U_0_register/ip_ctrl_b_n_dup_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[143]_syn_3.ceb
reg                 x020y030z3          0.000    f    59.124               
--------------------------------------------------------------------  ---------------
Arrival                                               59.124               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.635          0.635          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.635          pin: config_inst.cwc_tck_o
net (fo=1)                              2.729          3.364          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.014          3.378          pin: config_inst_syn_1.clkout
net (fo=4)                              0.256          3.634          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkin
SCLK                x023y019z1          0.054          3.688          pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkout
net (fo=146)                            0.475          4.163          net: config_inst_syn_1_auto_created_sclk_s_0_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[143]_syn_3.clk
capture edge                          100.000    r   104.163               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        104.099               
clock uncertainty                      -0.320        103.779               
clock pessimism                         0.295        104.074               
--------------------------------------------------------------------  ---------------
Required                                             104.074               
--------------------------------------------------------------------  ---------------
Slack                                                 44.950               

Slack               : 44.950ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[137]_syn_2.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 4.600ns (cell 0.504ns (10%), net 4.096ns (90%))
Clock Skew          : 0.066ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 44
Clock Uncertainty   : 0.320ns (sdc uncertainty: 0.000ns, default uncertainty: 0.320ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.745          0.745          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.745          pin: config_inst.cwc_tck_o
net (fo=1)                              2.906          3.651          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.015          3.666          pin: config_inst_syn_1.clkout
net (fo=4)                              0.264          3.930          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkin
SCLK                x023y019z15         0.065          3.995          pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkout
net (fo=33)                             0.529          4.524          net: config_inst_syn_1_auto_created_sclk_s_0_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    54.524               
--------------------------------------------------------------------  ---------------
clk2q               x029y031z4          0.126    f    54.650          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.635         55.285          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ie
LUT2                x026y033z6          0.189    r    55.474       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofb
net (fo=3)                              0.894         56.368          net: debug_hub_top/U_0_register/update_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[33]_syn_3.ie
LUT2                x021y035z0          0.189    r    56.557       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[33]_syn_3.ofb
net (fo=44)                             2.567         59.124          net: debug_hub_top/U_0_register/ip_ctrl_b_n_dup_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[137]_syn_2.cea
reg                 x020y030z4          0.000    f    59.124               
--------------------------------------------------------------------  ---------------
Arrival                                               59.124               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.635          0.635          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.635          pin: config_inst.cwc_tck_o
net (fo=1)                              2.729          3.364          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.014          3.378          pin: config_inst_syn_1.clkout
net (fo=4)                              0.256          3.634          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkin
SCLK                x023y019z1          0.054          3.688          pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkout
net (fo=146)                            0.475          4.163          net: config_inst_syn_1_auto_created_sclk_s_0_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[137]_syn_2.clk
capture edge                          100.000    r   104.163               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        104.099               
clock uncertainty                      -0.320        103.779               
clock pessimism                         0.295        104.074               
--------------------------------------------------------------------  ---------------
Required                                             104.074               
--------------------------------------------------------------------  ---------------
Slack                                                 44.950               

Slack               : 44.950ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[44]_syn_3.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 4.600ns (cell 0.504ns (10%), net 4.096ns (90%))
Clock Skew          : 0.066ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 44
Clock Uncertainty   : 0.320ns (sdc uncertainty: 0.000ns, default uncertainty: 0.320ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.745          0.745          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.745          pin: config_inst.cwc_tck_o
net (fo=1)                              2.906          3.651          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.015          3.666          pin: config_inst_syn_1.clkout
net (fo=4)                              0.264          3.930          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkin
SCLK                x023y019z15         0.065          3.995          pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkout
net (fo=33)                             0.529          4.524          net: config_inst_syn_1_auto_created_sclk_s_0_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    54.524               
--------------------------------------------------------------------  ---------------
clk2q               x029y031z4          0.126    f    54.650          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.635         55.285          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ie
LUT2                x026y033z6          0.189    r    55.474       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofb
net (fo=3)                              0.894         56.368          net: debug_hub_top/U_0_register/update_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[33]_syn_3.ie
LUT2                x021y035z0          0.189    r    56.557       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[33]_syn_3.ofb
net (fo=44)                             2.567         59.124          net: debug_hub_top/U_0_register/ip_ctrl_b_n_dup_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[44]_syn_3.cea
reg                 x020y030z0          0.000    f    59.124               
--------------------------------------------------------------------  ---------------
Arrival                                               59.124               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.635          0.635          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.635          pin: config_inst.cwc_tck_o
net (fo=1)                              2.729          3.364          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.014          3.378          pin: config_inst_syn_1.clkout
net (fo=4)                              0.256          3.634          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkin
SCLK                x023y019z1          0.054          3.688          pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkout
net (fo=146)                            0.475          4.163          net: config_inst_syn_1_auto_created_sclk_s_0_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[44]_syn_3.clk
capture edge                          100.000    r   104.163               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        104.099               
clock uncertainty                      -0.320        103.779               
clock pessimism                         0.295        104.074               
--------------------------------------------------------------------  ---------------
Required                                             104.074               
--------------------------------------------------------------------  ---------------
Slack                                                 44.950               

Slack               : 44.950ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[44]_syn_3.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 4.600ns (cell 0.504ns (10%), net 4.096ns (90%))
Clock Skew          : 0.066ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 44
Clock Uncertainty   : 0.320ns (sdc uncertainty: 0.000ns, default uncertainty: 0.320ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.745          0.745          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.745          pin: config_inst.cwc_tck_o
net (fo=1)                              2.906          3.651          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.015          3.666          pin: config_inst_syn_1.clkout
net (fo=4)                              0.264          3.930          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkin
SCLK                x023y019z15         0.065          3.995          pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkout
net (fo=33)                             0.529          4.524          net: config_inst_syn_1_auto_created_sclk_s_0_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    54.524               
--------------------------------------------------------------------  ---------------
clk2q               x029y031z4          0.126    f    54.650          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.635         55.285          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ie
LUT2                x026y033z6          0.189    r    55.474       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofb
net (fo=3)                              0.894         56.368          net: debug_hub_top/U_0_register/update_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[33]_syn_3.ie
LUT2                x021y035z0          0.189    r    56.557       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[33]_syn_3.ofb
net (fo=44)                             2.567         59.124          net: debug_hub_top/U_0_register/ip_ctrl_b_n_dup_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[44]_syn_3.ceb
reg                 x020y030z0          0.000    f    59.124               
--------------------------------------------------------------------  ---------------
Arrival                                               59.124               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.635          0.635          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.635          pin: config_inst.cwc_tck_o
net (fo=1)                              2.729          3.364          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.014          3.378          pin: config_inst_syn_1.clkout
net (fo=4)                              0.256          3.634          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkin
SCLK                x023y019z1          0.054          3.688          pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkout
net (fo=146)                            0.475          4.163          net: config_inst_syn_1_auto_created_sclk_s_0_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[44]_syn_3.clk
capture edge                          100.000    r   104.163               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        104.099               
clock uncertainty                      -0.320        103.779               
clock pessimism                         0.295        104.074               
--------------------------------------------------------------------  ---------------
Required                                             104.074               
--------------------------------------------------------------------  ---------------
Slack                                                 44.950               

Slack               : 44.950ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_3.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 4.600ns (cell 0.504ns (10%), net 4.096ns (90%))
Clock Skew          : 0.066ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 44
Clock Uncertainty   : 0.320ns (sdc uncertainty: 0.000ns, default uncertainty: 0.320ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.745          0.745          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.745          pin: config_inst.cwc_tck_o
net (fo=1)                              2.906          3.651          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.015          3.666          pin: config_inst_syn_1.clkout
net (fo=4)                              0.264          3.930          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkin
SCLK                x023y019z15         0.065          3.995          pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkout
net (fo=33)                             0.529          4.524          net: config_inst_syn_1_auto_created_sclk_s_0_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    54.524               
--------------------------------------------------------------------  ---------------
clk2q               x029y031z4          0.126    f    54.650          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.635         55.285          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ie
LUT2                x026y033z6          0.189    r    55.474       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofb
net (fo=3)                              0.894         56.368          net: debug_hub_top/U_0_register/update_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[33]_syn_3.ie
LUT2                x021y035z0          0.189    r    56.557       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[33]_syn_3.ofb
net (fo=44)                             2.567         59.124          net: debug_hub_top/U_0_register/ip_ctrl_b_n_dup_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_3.cea
reg                 x020y030z5          0.000    f    59.124               
--------------------------------------------------------------------  ---------------
Arrival                                               59.124               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.635          0.635          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.635          pin: config_inst.cwc_tck_o
net (fo=1)                              2.729          3.364          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.014          3.378          pin: config_inst_syn_1.clkout
net (fo=4)                              0.256          3.634          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkin
SCLK                x023y019z1          0.054          3.688          pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkout
net (fo=146)                            0.475          4.163          net: config_inst_syn_1_auto_created_sclk_s_0_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_3.clk
capture edge                          100.000    r   104.163               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        104.099               
clock uncertainty                      -0.320        103.779               
clock pessimism                         0.295        104.074               
--------------------------------------------------------------------  ---------------
Required                                             104.074               
--------------------------------------------------------------------  ---------------
Slack                                                 44.950               

Slack               : 45.163ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_3.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 4.387ns (cell 0.504ns (11%), net 3.883ns (89%))
Clock Skew          : 0.066ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 44
Clock Uncertainty   : 0.320ns (sdc uncertainty: 0.000ns, default uncertainty: 0.320ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.745          0.745          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.745          pin: config_inst.cwc_tck_o
net (fo=1)                              2.906          3.651          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.015          3.666          pin: config_inst_syn_1.clkout
net (fo=4)                              0.264          3.930          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkin
SCLK                x023y019z15         0.065          3.995          pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkout
net (fo=33)                             0.529          4.524          net: config_inst_syn_1_auto_created_sclk_s_0_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    54.524               
--------------------------------------------------------------------  ---------------
clk2q               x029y031z4          0.126    f    54.650          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.635         55.285          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ie
LUT2                x026y033z6          0.189    r    55.474       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofb
net (fo=3)                              0.894         56.368          net: debug_hub_top/U_0_register/update_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[33]_syn_3.ie
LUT2                x021y035z0          0.189    r    56.557       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[33]_syn_3.ofb
net (fo=44)                             2.354         58.911          net: debug_hub_top/U_0_register/ip_ctrl_b_n_dup_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_3.ceb
reg                 x020y030z5          0.000    f    58.911               
--------------------------------------------------------------------  ---------------
Arrival                                               58.911               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.635          0.635          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.635          pin: config_inst.cwc_tck_o
net (fo=1)                              2.729          3.364          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.014          3.378          pin: config_inst_syn_1.clkout
net (fo=4)                              0.256          3.634          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkin
SCLK                x023y019z1          0.054          3.688          pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkout
net (fo=146)                            0.475          4.163          net: config_inst_syn_1_auto_created_sclk_s_0_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[43]_syn_3.clk
capture edge                          100.000    r   104.163               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        104.099               
clock uncertainty                      -0.320        103.779               
clock pessimism                         0.295        104.074               
--------------------------------------------------------------------  ---------------
Required                                             104.074               
--------------------------------------------------------------------  ---------------
Slack                                                 45.163               

Slack               : 45.357ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[141]_syn_3.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 4.193ns (cell 0.504ns (12%), net 3.689ns (88%))
Clock Skew          : 0.066ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 44
Clock Uncertainty   : 0.320ns (sdc uncertainty: 0.000ns, default uncertainty: 0.320ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.745          0.745          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.745          pin: config_inst.cwc_tck_o
net (fo=1)                              2.906          3.651          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.015          3.666          pin: config_inst_syn_1.clkout
net (fo=4)                              0.264          3.930          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkin
SCLK                x023y019z15         0.065          3.995          pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkout
net (fo=33)                             0.529          4.524          net: config_inst_syn_1_auto_created_sclk_s_0_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    54.524               
--------------------------------------------------------------------  ---------------
clk2q               x029y031z4          0.126    f    54.650          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.635         55.285          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ie
LUT2                x026y033z6          0.189    r    55.474       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofb
net (fo=3)                              0.894         56.368          net: debug_hub_top/U_0_register/update_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[33]_syn_3.ie
LUT2                x021y035z0          0.189    r    56.557       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[33]_syn_3.ofb
net (fo=44)                             2.160         58.717          net: debug_hub_top/U_0_register/ip_ctrl_b_n_dup_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[141]_syn_3.cea
reg                 x017y029z5          0.000    f    58.717               
--------------------------------------------------------------------  ---------------
Arrival                                               58.717               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.635          0.635          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.635          pin: config_inst.cwc_tck_o
net (fo=1)                              2.729          3.364          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.014          3.378          pin: config_inst_syn_1.clkout
net (fo=4)                              0.256          3.634          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkin
SCLK                x023y019z1          0.054          3.688          pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkout
net (fo=146)                            0.475          4.163          net: config_inst_syn_1_auto_created_sclk_s_0_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[141]_syn_3.clk
capture edge                          100.000    r   104.163               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        104.099               
clock uncertainty                      -0.320        103.779               
clock pessimism                         0.295        104.074               
--------------------------------------------------------------------  ---------------
Required                                             104.074               
--------------------------------------------------------------------  ---------------
Slack                                                 45.357               

Slack               : 45.357ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[141]_syn_3.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 4.193ns (cell 0.504ns (12%), net 3.689ns (88%))
Clock Skew          : 0.066ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 44
Clock Uncertainty   : 0.320ns (sdc uncertainty: 0.000ns, default uncertainty: 0.320ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.745          0.745          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.745          pin: config_inst.cwc_tck_o
net (fo=1)                              2.906          3.651          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.015          3.666          pin: config_inst_syn_1.clkout
net (fo=4)                              0.264          3.930          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkin
SCLK                x023y019z15         0.065          3.995          pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkout
net (fo=33)                             0.529          4.524          net: config_inst_syn_1_auto_created_sclk_s_0_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    54.524               
--------------------------------------------------------------------  ---------------
clk2q               x029y031z4          0.126    f    54.650          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.635         55.285          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ie
LUT2                x026y033z6          0.189    r    55.474       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofb
net (fo=3)                              0.894         56.368          net: debug_hub_top/U_0_register/update_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[33]_syn_3.ie
LUT2                x021y035z0          0.189    r    56.557       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[33]_syn_3.ofb
net (fo=44)                             2.160         58.717          net: debug_hub_top/U_0_register/ip_ctrl_b_n_dup_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[141]_syn_3.ceb
reg                 x017y029z5          0.000    f    58.717               
--------------------------------------------------------------------  ---------------
Arrival                                               58.717               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.635          0.635          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.635          pin: config_inst.cwc_tck_o
net (fo=1)                              2.729          3.364          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.014          3.378          pin: config_inst_syn_1.clkout
net (fo=4)                              0.256          3.634          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkin
SCLK                x023y019z1          0.054          3.688          pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkout
net (fo=146)                            0.475          4.163          net: config_inst_syn_1_auto_created_sclk_s_0_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[141]_syn_3.clk
capture edge                          100.000    r   104.163               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        104.099               
clock uncertainty                      -0.320        103.779               
clock pessimism                         0.295        104.074               
--------------------------------------------------------------------  ---------------
Required                                             104.074               
--------------------------------------------------------------------  ---------------
Slack                                                 45.357               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.000ns
Begin Point         : debug_hub_top/U_0_register/ip_ctrl_reg[97]_syn_3.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[97]_syn_3.ima (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.150ns (cell 0.093ns (61%), net 0.057ns (39%))
Clock Skew          : 0.016ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.335          0.335          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.335          pin: config_inst.cwc_tck_o
net (fo=1)                              0.923          1.258          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.007          1.265          pin: config_inst_syn_1.clkout
net (fo=4)                              0.116          1.381          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkin
SCLK                x023y019z1          0.021          1.402          pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkout
net (fo=146)                            0.185          1.587          net: config_inst_syn_1_auto_created_sclk_s_0_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[97]_syn_3.clk
launch edge                             0.000    r     1.587               
--------------------------------------------------------------------  ---------------
clk2q               x017y038z5          0.066    f     1.653          pin: debug_hub_top/U_0_register/ip_ctrl_reg[97]_syn_3.oqa
net (fo=1)                              0.057          1.710          net: debug_hub_top/U_0_register/ip_ctrl[97],  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[97]_syn_3.ima
reg                 x018y039z5          0.027    f     1.737          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[97],  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.737               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              1.063          1.431          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.008          1.439          pin: config_inst_syn_1.clkout
net (fo=4)                              0.124          1.563          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkin
SCLK                x023y019z1          0.026          1.589          pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkout
net (fo=146)                            0.202          1.791          net: config_inst_syn_1_auto_created_sclk_s_0_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[97]_syn_3.clk
capture edge                            0.000    r     1.791               
--------------------------------------------------------------------  ---------------
hold                                    0.014          1.805               
clock uncertainty                       0.120          1.925               
clock pessimism                        -0.188          1.737               
--------------------------------------------------------------------  ---------------
Required                                               1.737               
--------------------------------------------------------------------  ---------------
Slack                                                  0.000               

Slack               : -0.000ns
Begin Point         : debug_hub_top/U_0_register/ctrl_shift_reg[40]_syn_3.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[39]_syn_3.ima (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.152ns (cell 0.093ns (61%), net 0.059ns (39%))
Clock Skew          : 0.018ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.335          0.335          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.335          pin: config_inst.cwc_tck_o
net (fo=1)                              0.923          1.258          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.007          1.265          pin: config_inst_syn_1.clkout
net (fo=4)                              0.125          1.390          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_r_bk3.clkin
SCLK                x023y059z14         0.021          1.411          pin: config_inst_syn_1_auto_created_sclk_s_1_r_bk3.clkout
net (fo=41)                             0.193          1.604          net: config_inst_syn_1_auto_created_sclk_s_1_r_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[40]_syn_3.clk
launch edge                             0.000    r     1.604               
--------------------------------------------------------------------  ---------------
clk2q               x025y040z0          0.066    f     1.670          pin: debug_hub_top/U_0_register/ctrl_shift_reg[40]_syn_3.oqa
net (fo=2)                              0.059          1.729          net: debug_hub_top/U_0_register/ctrl_shift[40],  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[39]_syn_3.ima
reg                 x026y041z0          0.027    f     1.756          net: debug_hub_top/U_0_register/ctrl_shift[39],  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.756               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              1.063          1.431          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.008          1.439          pin: config_inst_syn_1.clkout
net (fo=4)                              0.135          1.574          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_r_bk3.clkin
SCLK                x023y059z14         0.026          1.600          pin: config_inst_syn_1_auto_created_sclk_s_1_r_bk3.clkout
net (fo=41)                             0.212          1.812          net: config_inst_syn_1_auto_created_sclk_s_1_r_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[39]_syn_3.clk
capture edge                            0.000    r     1.812               
--------------------------------------------------------------------  ---------------
hold                                    0.014          1.826               
clock uncertainty                       0.120          1.946               
clock pessimism                        -0.190          1.756               
--------------------------------------------------------------------  ---------------
Required                                               1.756               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.000               

Slack               : 0.002ns
Begin Point         : debug_hub_top/U_0_register/stat_shift_reg[23]_syn_3.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/stat_shift_reg[14]_syn_3.ie (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.136ns (cell 0.110ns (80%), net 0.026ns (20%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.335          0.335          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.335          pin: config_inst.cwc_tck_o
net (fo=1)                              0.923          1.258          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.007          1.265          pin: config_inst_syn_1.clkout
net (fo=4)                              0.116          1.381          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkin
SCLK                x023y019z1          0.021          1.402          pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkout
net (fo=146)                            0.184          1.586          net: config_inst_syn_1_auto_created_sclk_s_0_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg[23]_syn_3.clk
launch edge                             0.000    r     1.586               
--------------------------------------------------------------------  ---------------
clk2q               x019y038z4          0.066    f     1.652          pin: debug_hub_top/U_0_register/stat_shift_reg[23]_syn_3.oqa
net (fo=1)                              0.026          1.678          net: debug_hub_top/U_0_register/stat_shift[15],  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg[14]_syn_3.ie
LUT3 (reg)          x019y038z5          0.044    f     1.722       1  net: debug_hub_top/U_0_register/stat_shift[14],  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.722               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              1.063          1.431          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.008          1.439          pin: config_inst_syn_1.clkout
net (fo=4)                              0.124          1.563          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkin
SCLK                x023y019z1          0.026          1.589          pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkout
net (fo=146)                            0.202          1.791          net: config_inst_syn_1_auto_created_sclk_s_0_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg[14]_syn_3.clk
capture edge                            0.000    r     1.791               
--------------------------------------------------------------------  ---------------
hold                                    0.014          1.805               
clock uncertainty                       0.120          1.925               
clock pessimism                        -0.205          1.720               
--------------------------------------------------------------------  ---------------
Required                                               1.720               
--------------------------------------------------------------------  ---------------
Slack                                                  0.002               

Slack               : 0.002ns
Begin Point         : debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_3.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[89]_syn_3.imb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.144ns (cell 0.090ns (62%), net 0.054ns (38%))
Clock Skew          : 0.008ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.335          0.335          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.335          pin: config_inst.cwc_tck_o
net (fo=1)                              0.923          1.258          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.007          1.265          pin: config_inst_syn_1.clkout
net (fo=4)                              0.116          1.381          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkin
SCLK                x023y019z1          0.021          1.402          pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkout
net (fo=146)                            0.185          1.587          net: config_inst_syn_1_auto_created_sclk_s_0_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_3.clk
launch edge                             0.000    r     1.587               
--------------------------------------------------------------------  ---------------
clk2q               x015y037z1          0.066    f     1.653          pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_3.oqa
net (fo=1)                              0.054          1.707          net: debug_hub_top/U_0_register/ip_ctrl[79],  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[89]_syn_3.imb
reg                 x015y038z2          0.024    f     1.731          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[79],  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.731               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              1.063          1.431          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.008          1.439          pin: config_inst_syn_1.clkout
net (fo=4)                              0.124          1.563          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkin
SCLK                x023y019z1          0.026          1.589          pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkout
net (fo=146)                            0.205          1.794          net: config_inst_syn_1_auto_created_sclk_s_0_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[89]_syn_3.clk
capture edge                            0.000    r     1.794               
--------------------------------------------------------------------  ---------------
hold                                    0.014          1.808               
clock uncertainty                       0.120          1.928               
clock pessimism                        -0.199          1.729               
--------------------------------------------------------------------  ---------------
Required                                               1.729               
--------------------------------------------------------------------  ---------------
Slack                                                  0.002               

Slack               : 0.003ns
Begin Point         : debug_hub_top/U_0_register/stat_sync_reg[7]_syn_3.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/stat_sync_reg[5]_syn_3.ie (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : fast_m40c
Budget              : 0.000ns
Data Path Delay     : 0.135ns (cell 0.106ns (78%), net 0.029ns (22%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.294          0.294          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.294          pin: config_inst.cwc_tck_o
net (fo=1)                              0.930          1.224          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.006          1.230          pin: config_inst_syn_1.clkout
net (fo=4)                              0.098          1.328          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkin
SCLK                x023y019z15         0.019          1.347          pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkout
net (fo=33)                             0.191          1.538          net: config_inst_syn_1_auto_created_sclk_s_0_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg[7]_syn_3.clk
launch edge                             0.000    r     1.538               
--------------------------------------------------------------------  ---------------
clk2q               x030y039z4          0.062    f     1.600          pin: debug_hub_top/U_0_register/stat_sync_reg[7]_syn_3.oqa
net (fo=2)                              0.029          1.629          net: debug_hub_top/U_0_register/stat_sync[6],  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg[5]_syn_3.ie
LUT2 (reg)          x030y039z5          0.044    f     1.673       1  net: debug_hub_top/U_0_register/stat_sync[5],  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.673               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.324          0.324          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.324          pin: config_inst.cwc_tck_o
net (fo=1)                              1.070          1.394          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.007          1.401          pin: config_inst_syn_1.clkout
net (fo=4)                              0.106          1.507          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkin
SCLK                x023y019z15         0.022          1.529          pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkout
net (fo=33)                             0.210          1.739          net: config_inst_syn_1_auto_created_sclk_s_0_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg[5]_syn_3.clk
capture edge                            0.000    r     1.739               
--------------------------------------------------------------------  ---------------
hold                                    0.012          1.751               
clock uncertainty                       0.120          1.871               
clock pessimism                        -0.201          1.670               
--------------------------------------------------------------------  ---------------
Required                                               1.670               
--------------------------------------------------------------------  ---------------
Slack                                                  0.003               

Slack               : 0.004ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_dup_6.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[15]_syn_3.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.143ns (cell 0.066ns (46%), net 0.077ns (54%))
Clock Skew          : 0.019ns
Logic Level         : 0
Max Fanout          : 43
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.335          0.335          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.335          pin: config_inst.cwc_tck_o
net (fo=1)                              0.923          1.258          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.007          1.265          pin: config_inst_syn_1.clkout
net (fo=4)                              0.116          1.381          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkin
SCLK                x023y019z1          0.021          1.402          pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkout
net (fo=146)                            0.184          1.586          net: config_inst_syn_1_auto_created_sclk_s_0_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_dup_6.clk
launch edge                             0.000    r     1.586               
--------------------------------------------------------------------  ---------------
clk2q               x018y031z4          0.066    f     1.652          pin: debug_hub_top/U_tap/rst_reg_syn_dup_6.oqa
net (fo=43)                             0.077          1.729          net: debug_hub_top/U_0_register/rst_dup_5,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[15]_syn_3.asr
reg                 x016y031z4          0.000    f     1.729               
--------------------------------------------------------------------  ---------------
Arrival                                                1.729               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              1.063          1.431          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.008          1.439          pin: config_inst_syn_1.clkout
net (fo=4)                              0.124          1.563          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkin
SCLK                x023y019z1          0.026          1.589          pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkout
net (fo=146)                            0.204          1.793          net: config_inst_syn_1_auto_created_sclk_s_0_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[15]_syn_3.clk
capture edge                            0.000    r     1.793               
--------------------------------------------------------------------  ---------------
removal                                 0.000          1.793               
clock uncertainty                       0.120          1.913               
clock pessimism                        -0.188          1.725               
--------------------------------------------------------------------  ---------------
Required                                               1.725               
--------------------------------------------------------------------  ---------------
Slack                                                  0.004               

Slack               : 0.004ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_dup_6.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[94]_syn_3.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.143ns (cell 0.066ns (46%), net 0.077ns (54%))
Clock Skew          : 0.019ns
Logic Level         : 0
Max Fanout          : 43
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.335          0.335          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.335          pin: config_inst.cwc_tck_o
net (fo=1)                              0.923          1.258          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.007          1.265          pin: config_inst_syn_1.clkout
net (fo=4)                              0.116          1.381          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkin
SCLK                x023y019z1          0.021          1.402          pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkout
net (fo=146)                            0.184          1.586          net: config_inst_syn_1_auto_created_sclk_s_0_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_dup_6.clk
launch edge                             0.000    r     1.586               
--------------------------------------------------------------------  ---------------
clk2q               x018y031z4          0.066    f     1.652          pin: debug_hub_top/U_tap/rst_reg_syn_dup_6.oqa
net (fo=43)                             0.077          1.729          net: debug_hub_top/U_0_register/rst_dup_5,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[94]_syn_3.asr
reg                 x017y031z1          0.000    f     1.729               
--------------------------------------------------------------------  ---------------
Arrival                                                1.729               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              1.063          1.431          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.008          1.439          pin: config_inst_syn_1.clkout
net (fo=4)                              0.124          1.563          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkin
SCLK                x023y019z1          0.026          1.589          pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkout
net (fo=146)                            0.204          1.793          net: config_inst_syn_1_auto_created_sclk_s_0_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[94]_syn_3.clk
capture edge                            0.000    r     1.793               
--------------------------------------------------------------------  ---------------
removal                                 0.000          1.793               
clock uncertainty                       0.120          1.913               
clock pessimism                        -0.188          1.725               
--------------------------------------------------------------------  ---------------
Required                                               1.725               
--------------------------------------------------------------------  ---------------
Slack                                                  0.004               

Slack               : 0.004ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_dup_6.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[48]_syn_3.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.143ns (cell 0.066ns (46%), net 0.077ns (54%))
Clock Skew          : 0.019ns
Logic Level         : 0
Max Fanout          : 43
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.335          0.335          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.335          pin: config_inst.cwc_tck_o
net (fo=1)                              0.923          1.258          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.007          1.265          pin: config_inst_syn_1.clkout
net (fo=4)                              0.116          1.381          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkin
SCLK                x023y019z1          0.021          1.402          pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkout
net (fo=146)                            0.184          1.586          net: config_inst_syn_1_auto_created_sclk_s_0_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_dup_6.clk
launch edge                             0.000    r     1.586               
--------------------------------------------------------------------  ---------------
clk2q               x018y031z4          0.066    f     1.652          pin: debug_hub_top/U_tap/rst_reg_syn_dup_6.oqa
net (fo=43)                             0.077          1.729          net: debug_hub_top/U_0_register/rst_dup_5,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[48]_syn_3.asr
reg                 x016y031z7          0.000    f     1.729               
--------------------------------------------------------------------  ---------------
Arrival                                                1.729               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              1.063          1.431          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.008          1.439          pin: config_inst_syn_1.clkout
net (fo=4)                              0.124          1.563          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkin
SCLK                x023y019z1          0.026          1.589          pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkout
net (fo=146)                            0.204          1.793          net: config_inst_syn_1_auto_created_sclk_s_0_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[48]_syn_3.clk
capture edge                            0.000    r     1.793               
--------------------------------------------------------------------  ---------------
removal                                 0.000          1.793               
clock uncertainty                       0.120          1.913               
clock pessimism                        -0.188          1.725               
--------------------------------------------------------------------  ---------------
Required                                               1.725               
--------------------------------------------------------------------  ---------------
Slack                                                  0.004               

Slack               : 0.004ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_dup_6.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[14]_syn_3.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.143ns (cell 0.066ns (46%), net 0.077ns (54%))
Clock Skew          : 0.019ns
Logic Level         : 0
Max Fanout          : 43
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.335          0.335          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.335          pin: config_inst.cwc_tck_o
net (fo=1)                              0.923          1.258          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.007          1.265          pin: config_inst_syn_1.clkout
net (fo=4)                              0.116          1.381          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkin
SCLK                x023y019z1          0.021          1.402          pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkout
net (fo=146)                            0.184          1.586          net: config_inst_syn_1_auto_created_sclk_s_0_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_dup_6.clk
launch edge                             0.000    r     1.586               
--------------------------------------------------------------------  ---------------
clk2q               x018y031z4          0.066    f     1.652          pin: debug_hub_top/U_tap/rst_reg_syn_dup_6.oqa
net (fo=43)                             0.077          1.729          net: debug_hub_top/U_0_register/rst_dup_5,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[14]_syn_3.asr
reg                 x017y031z0          0.000    f     1.729               
--------------------------------------------------------------------  ---------------
Arrival                                                1.729               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              1.063          1.431          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.008          1.439          pin: config_inst_syn_1.clkout
net (fo=4)                              0.124          1.563          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkin
SCLK                x023y019z1          0.026          1.589          pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkout
net (fo=146)                            0.204          1.793          net: config_inst_syn_1_auto_created_sclk_s_0_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[14]_syn_3.clk
capture edge                            0.000    r     1.793               
--------------------------------------------------------------------  ---------------
removal                                 0.000          1.793               
clock uncertainty                       0.120          1.913               
clock pessimism                        -0.188          1.725               
--------------------------------------------------------------------  ---------------
Required                                               1.725               
--------------------------------------------------------------------  ---------------
Slack                                                  0.004               

Slack               : 0.004ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_dup_6.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[91]_syn_3.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.143ns (cell 0.066ns (46%), net 0.077ns (54%))
Clock Skew          : 0.019ns
Logic Level         : 0
Max Fanout          : 43
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.335          0.335          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.335          pin: config_inst.cwc_tck_o
net (fo=1)                              0.923          1.258          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.007          1.265          pin: config_inst_syn_1.clkout
net (fo=4)                              0.116          1.381          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkin
SCLK                x023y019z1          0.021          1.402          pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkout
net (fo=146)                            0.184          1.586          net: config_inst_syn_1_auto_created_sclk_s_0_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_dup_6.clk
launch edge                             0.000    r     1.586               
--------------------------------------------------------------------  ---------------
clk2q               x018y031z4          0.066    f     1.652          pin: debug_hub_top/U_tap/rst_reg_syn_dup_6.oqa
net (fo=43)                             0.077          1.729          net: debug_hub_top/U_0_register/rst_dup_5,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[91]_syn_3.asr
reg                 x016y031z5          0.000    f     1.729               
--------------------------------------------------------------------  ---------------
Arrival                                                1.729               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.368          0.368          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.368          pin: config_inst.cwc_tck_o
net (fo=1)                              1.063          1.431          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.008          1.439          pin: config_inst_syn_1.clkout
net (fo=4)                              0.124          1.563          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkin
SCLK                x023y019z1          0.026          1.589          pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkout
net (fo=146)                            0.204          1.793          net: config_inst_syn_1_auto_created_sclk_s_0_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[91]_syn_3.clk
capture edge                            0.000    r     1.793               
--------------------------------------------------------------------  ---------------
removal                                 0.000          1.793               
clock uncertainty                       0.120          1.913               
clock pessimism                        -0.188          1.725               
--------------------------------------------------------------------  ---------------
Required                                               1.725               
--------------------------------------------------------------------  ---------------
Slack                                                  0.004               


----------------------------------------------------------------------------------------------------
Path Group     :     rx_clk_o_out0 -> rx_clk_o_out0
Type           :     Self
From Clock     :     rx_clk_o_out0
To Clock       :     rx_clk_o_out0
Min Period     :     5.709ns
Fmax           :     175.162MHz

Statistics:
Max            : WNS       4.291ns, TNS       0.000ns,         0 Viol Endpoints,       565 Total Endpoints,      1577 Paths Analyzed
Min            : WNS       0.000ns, TNS       0.000ns,         0 Viol Endpoints,       565 Total Endpoints,      1577 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 4.291ns
Begin Point         : u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[9]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_43.ia (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 5.303ns (cell 1.707ns (32%), net 3.596ns (68%))
Clock Skew          : 0.076ns
Logic Level         : 5 ( LUT5=2  LUT2=2  LUT4=1 )
Max Fanout          : 12
Clock Uncertainty   : 0.266ns (sdc uncertainty: 0.000ns, default uncertainty: 0.266ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.587          0.587          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.016          0.603          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.310          0.913          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.061          0.974          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.529          1.503          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[9]_syn_3.clk
launch edge                             0.000    r     1.503               
--------------------------------------------------------------------  ---------------
clk2q               x026y045z2          0.126    f     1.629          pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[9]_syn_3.oqa
net (fo=12)                             1.865          3.494          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data[9],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[102]_syn_2.ib
LUT5                x020y042z2          0.408    f     3.902       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[102]_syn_2.ofb
net (fo=1)                              0.176          4.078          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_14,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[7]_syn_3.id
LUT5                x021y042z3          0.266    r     4.344       2  pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[7]_syn_3.ofb
net (fo=2)                              0.376          4.720          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_b3_n_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[61]_syn_3.ic
LUT2                x020y041z4          0.283    r     5.003       3  pin: debug_hub_top/U_0_register/ctrl_shift_reg[61]_syn_3.ofb
net (fo=2)                              0.680          5.683          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_22,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[76]_syn_3.ie
LUT2                x016y042z7          0.189    r     5.872       4  pin: debug_hub_top/U_0_register/ctrl_shift_reg[76]_syn_3.ofb
net (fo=1)                              0.499          6.371          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_24,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_43.ia
LUT4 (reg)          x016y042z0          0.435    r     6.806       5  net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position[2],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                6.806               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.528          0.528          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.014          0.542          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.281          0.823          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_l_bk3.clkin
SCLK                x023y059z2          0.054          0.877          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_l_bk3.clkout
net (fo=40)                             0.474          1.351          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_43.clk
capture edge                           10.000    r    11.351               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         11.287               
clock uncertainty                      -0.266         11.021               
clock pessimism                         0.076         11.097               
--------------------------------------------------------------------  ---------------
Required                                              11.097               
--------------------------------------------------------------------  ---------------
Slack                                                  4.291               

Slack               : 4.353ns
Begin Point         : u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[9]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_43.ia (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 5.241ns (cell 1.645ns (31%), net 3.596ns (69%))
Clock Skew          : 0.076ns
Logic Level         : 5 ( LUT2=3  LUT5=2 )
Max Fanout          : 12
Clock Uncertainty   : 0.266ns (sdc uncertainty: 0.000ns, default uncertainty: 0.266ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.587          0.587          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.016          0.603          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.310          0.913          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.061          0.974          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.529          1.503          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[9]_syn_3.clk
launch edge                             0.000    r     1.503               
--------------------------------------------------------------------  ---------------
clk2q               x026y045z2          0.126    f     1.629          pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[9]_syn_3.oqa
net (fo=12)                             1.865          3.494          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data[9],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[102]_syn_2.ib
LUT5                x020y042z2          0.408    f     3.902       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[102]_syn_2.ofb
net (fo=1)                              0.176          4.078          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_14,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[7]_syn_3.id
LUT5                x021y042z3          0.266    r     4.344       2  pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[7]_syn_3.ofb
net (fo=2)                              0.376          4.720          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_b3_n_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[61]_syn_3.ic
LUT2                x020y041z4          0.283    r     5.003       3  pin: debug_hub_top/U_0_register/ctrl_shift_reg[61]_syn_3.ofb
net (fo=2)                              0.680          5.683          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_22,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[76]_syn_3.ie
LUT2                x016y042z7          0.189    r     5.872       4  pin: debug_hub_top/U_0_register/ctrl_shift_reg[76]_syn_3.ofb
net (fo=1)                              0.499          6.371          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_24,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_43.ia
LUT2 (reg)          x016y042z0          0.373    f     6.744       5  net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position[3],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                6.744               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.528          0.528          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.014          0.542          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.281          0.823          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_l_bk3.clkin
SCLK                x023y059z2          0.054          0.877          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_l_bk3.clkout
net (fo=40)                             0.474          1.351          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_43.clk
capture edge                           10.000    r    11.351               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         11.287               
clock uncertainty                      -0.266         11.021               
clock pessimism                         0.076         11.097               
--------------------------------------------------------------------  ---------------
Required                                              11.097               
--------------------------------------------------------------------  ---------------
Slack                                                  4.353               

Slack               : 4.848ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_42.imb (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 4.861ns (cell 1.650ns (33%), net 3.211ns (67%))
Clock Skew          : 0.011ns
Logic Level         : 5 ( LUT2=3  LUT6=1  LUT3=1 )
Max Fanout          : 16
Clock Uncertainty   : 0.216ns (sdc uncertainty: 0.000ns, default uncertainty: 0.216ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.587          0.587          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.016          0.603          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.284          0.887          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk3.clkin
SCLK                x023y019z2          0.061          0.948          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk3.clkout
net (fo=48)                             0.524          1.472          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.clk
launch edge                             0.000    r     1.472               
--------------------------------------------------------------------  ---------------
clk2q               x022y028z1          0.126    f     1.598          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.oqa
net (fo=16)                             1.280          2.878          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data[6],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[10]_syn_3.ia
LUT6                x022y027z5          0.408    f     3.286       1  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[10]_syn_3.ofb
net (fo=1)                              0.713          3.999          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_13,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[13]_syn_3.ic
LUT3                x022y026z5          0.283    r     4.282       2  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[13]_syn_3.ofb
net (fo=2)                              0.379          4.661          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_15,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_18.ie
LUT2                x022y026z1          0.189    r     4.850       3  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_18.ofb
net (fo=1)                              0.178          5.028          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_17,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1]_syn_5.ib
LUT2                x022y025z1          0.408    f     5.436       4  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1]_syn_5.ofb
net (fo=2)                              0.661          6.097          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_25,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_42.imb
LUT2 (reg)          x022y025z0          0.236    r     6.333       5  net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position[3],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                6.333               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.528          0.528          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.014          0.542          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.255          0.797          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk3.clkin
SCLK                x023y019z2          0.054          0.851          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk3.clkout
net (fo=48)                             0.473          1.324          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_42.clk
capture edge                           10.000    r    11.324               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         11.260               
clock uncertainty                      -0.216         11.044               
clock pessimism                         0.137         11.181               
--------------------------------------------------------------------  ---------------
Required                                              11.181               
--------------------------------------------------------------------  ---------------
Slack                                                  4.848               

Slack               : 4.916ns
Begin Point         : u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[9]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[12]_syn_3.ib (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 4.757ns (cell 1.639ns (34%), net 3.118ns (66%))
Clock Skew          : 0.047ns
Logic Level         : 5 ( LUT5=2  LUT2=2  LUT4=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.216ns (sdc uncertainty: 0.000ns, default uncertainty: 0.216ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.587          0.587          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.016          0.603          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.310          0.913          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.061          0.974          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.530          1.504          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[9]_syn_3.clk
launch edge                             0.000    r     1.504               
--------------------------------------------------------------------  ---------------
clk2q               x034y046z1          0.137    r     1.641          pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[9]_syn_3.oqb
net (fo=7)                              1.478          3.119          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data[10],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.imb
LUT5                x031y044z4          0.271    r     3.390       1  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.ofb
net (fo=1)                              0.179          3.569          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_35.ic
LUT5                x031y044z6          0.283    r     3.852       2  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_35.ofb
net (fo=2)                              0.401          4.253          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_b2_n_syn_2,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[7]_syn_3.ic
LUT2                x030y043z1          0.283    r     4.536       3  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[7]_syn_3.ofb
net (fo=2)                              0.662          5.198          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_14,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[1]_syn_3.ic
LUT2                x031y044z5          0.283    r     5.481       4  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[1]_syn_3.ofb
net (fo=2)                              0.398          5.879          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_22,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[12]_syn_3.ib
LUT4 (reg)          x033y043z0          0.382    f     6.261       5  net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position[2],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                6.261               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.528          0.528          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.014          0.542          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.278          0.820          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.054          0.874          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.479          1.353          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[12]_syn_3.clk
capture edge                           10.000    r    11.353               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         11.289               
clock uncertainty                      -0.216         11.073               
clock pessimism                         0.104         11.177               
--------------------------------------------------------------------  ---------------
Required                                              11.177               
--------------------------------------------------------------------  ---------------
Slack                                                  4.916               

Slack               : 5.115ns
Begin Point         : u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[9]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[12]_syn_3.ia (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 4.557ns (cell 1.630ns (35%), net 2.927ns (65%))
Clock Skew          : 0.048ns
Logic Level         : 5 ( LUT5=3  LUT2=2 )
Max Fanout          : 7
Clock Uncertainty   : 0.216ns (sdc uncertainty: 0.000ns, default uncertainty: 0.216ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.587          0.587          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.016          0.603          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.310          0.913          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.061          0.974          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.530          1.504          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[9]_syn_3.clk
launch edge                             0.000    r     1.504               
--------------------------------------------------------------------  ---------------
clk2q               x034y046z1          0.137    r     1.641          pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[9]_syn_3.oqb
net (fo=7)                              1.478          3.119          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data[10],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.imb
LUT5                x031y044z4          0.271    r     3.390       1  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.ofb
net (fo=1)                              0.179          3.569          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_35.ic
LUT5                x031y044z6          0.283    r     3.852       2  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_35.ofb
net (fo=2)                              0.401          4.253          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_b2_n_syn_2,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[7]_syn_3.ic
LUT2                x030y043z1          0.283    r     4.536       3  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[7]_syn_3.ofb
net (fo=2)                              0.662          5.198          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_14,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[1]_syn_3.ic
LUT2                x031y044z5          0.283    r     5.481       4  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[1]_syn_3.ofb
net (fo=2)                              0.207          5.688          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_22,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[12]_syn_3.ia
LUT5 (reg)          x030y044z5          0.373    f     6.061       5  net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position[3],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                6.061               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.528          0.528          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.014          0.542          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.278          0.820          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.054          0.874          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.478          1.352          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[12]_syn_3.clk
capture edge                           10.000    r    11.352               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         11.288               
clock uncertainty                      -0.216         11.072               
clock pessimism                         0.104         11.176               
--------------------------------------------------------------------  ---------------
Required                                              11.176               
--------------------------------------------------------------------  ---------------
Slack                                                  5.115               

Slack               : 5.140ns
Begin Point         : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[9]_syn_3.ia (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 4.532ns (cell 2.168ns (47%), net 2.364ns (53%))
Clock Skew          : 0.048ns
Logic Level         : 6 ( LUT5=2  LUT2=2  LUT6=1  LUT4=1 )
Max Fanout          : 14
Clock Uncertainty   : 0.216ns (sdc uncertainty: 0.000ns, default uncertainty: 0.216ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.587          0.587          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.016          0.603          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.310          0.913          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.061          0.974          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.530          1.504          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.clk
launch edge                             0.000    r     1.504               
--------------------------------------------------------------------  ---------------
clk2q               x033y042z7          0.126    f     1.630          pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.oqa
net (fo=14)                             0.722          2.352          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data[6],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_44.ic
LUT4                x033y042z6          0.410    f     2.762       1  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_44.ofa
net (fo=1)                              0.185          2.947          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_45.ic
LUT5                x033y042z2          0.283    r     3.230       2  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_45.ofb
net (fo=1)                              0.079          3.309          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_8,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_43.ib
LUT6                x033y042z1          0.427    f     3.736       3  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_43.ofb
net (fo=2)                              0.394          4.130          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_b3_n_syn_2,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[9]_syn_3.id
LUT2                x031y042z5          0.266    f     4.396       4  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[9]_syn_3.ofa
net (fo=2)                              0.582          4.978          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_21,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[2]_syn_3.ic
LUT2                x032y043z3          0.283    r     5.261       5  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[2]_syn_3.ofb
net (fo=2)                              0.402          5.663          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_29,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[9]_syn_3.ia
LUT5 (reg)          x031y042z5          0.373    f     6.036       6  net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position[3],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                6.036               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.528          0.528          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.014          0.542          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.278          0.820          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.054          0.874          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.478          1.352          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[9]_syn_3.clk
capture edge                           10.000    r    11.352               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         11.288               
clock uncertainty                      -0.216         11.072               
clock pessimism                         0.104         11.176               
--------------------------------------------------------------------  ---------------
Required                                              11.176               
--------------------------------------------------------------------  ---------------
Slack                                                  5.140               

Slack               : 5.224ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.ic (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 4.485ns (cell 1.662ns (37%), net 2.823ns (63%))
Clock Skew          : 0.011ns
Logic Level         : 5 ( LUT2=2  LUT6=1  LUT4=1  LUT3=1 )
Max Fanout          : 16
Clock Uncertainty   : 0.216ns (sdc uncertainty: 0.000ns, default uncertainty: 0.216ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.587          0.587          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.016          0.603          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.284          0.887          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk3.clkin
SCLK                x023y019z2          0.061          0.948          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk3.clkout
net (fo=48)                             0.524          1.472          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.clk
launch edge                             0.000    r     1.472               
--------------------------------------------------------------------  ---------------
clk2q               x022y028z1          0.126    f     1.598          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.oqa
net (fo=16)                             1.280          2.878          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data[6],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[10]_syn_3.ia
LUT6                x022y027z5          0.408    f     3.286       1  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[10]_syn_3.ofb
net (fo=1)                              0.713          3.999          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_13,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[13]_syn_3.ic
LUT3                x022y026z5          0.283    r     4.282       2  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[13]_syn_3.ofb
net (fo=2)                              0.379          4.661          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_15,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_18.ie
LUT2                x022y026z1          0.189    r     4.850       3  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_18.ofb
net (fo=1)                              0.178          5.028          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_17,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1]_syn_5.ib
LUT2                x022y025z1          0.408    f     5.436       4  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1]_syn_5.ofb
net (fo=2)                              0.273          5.709          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_25,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.ic
LUT4 (reg)          x022y026z7          0.248    r     5.957       5  net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position[2],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                5.957               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.528          0.528          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.014          0.542          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.255          0.797          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk3.clkin
SCLK                x023y019z2          0.054          0.851          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk3.clkout
net (fo=48)                             0.473          1.324          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.clk
capture edge                           10.000    r    11.324               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         11.260               
clock uncertainty                      -0.216         11.044               
clock pessimism                         0.137         11.181               
--------------------------------------------------------------------  ---------------
Required                                              11.181               
--------------------------------------------------------------------  ---------------
Slack                                                  5.224               

Slack               : 5.265ns
Begin Point         : u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[9]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[0]_syn_3.imb (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 4.329ns (cell 1.319ns (30%), net 3.010ns (70%))
Clock Skew          : 0.076ns
Logic Level         : 4 ( LUT5=2  LUT3=1  LUT2=1 )
Max Fanout          : 12
Clock Uncertainty   : 0.266ns (sdc uncertainty: 0.000ns, default uncertainty: 0.266ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.587          0.587          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.016          0.603          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.310          0.913          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.061          0.974          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.529          1.503          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[9]_syn_3.clk
launch edge                             0.000    r     1.503               
--------------------------------------------------------------------  ---------------
clk2q               x026y045z2          0.126    f     1.629          pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[9]_syn_3.oqa
net (fo=12)                             1.865          3.494          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data[9],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[102]_syn_2.ib
LUT5                x020y042z2          0.408    f     3.902       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[102]_syn_2.ofb
net (fo=1)                              0.176          4.078          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_14,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[7]_syn_3.id
LUT5                x021y042z3          0.266    r     4.344       2  pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[7]_syn_3.ofb
net (fo=2)                              0.376          4.720          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_b3_n_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[61]_syn_3.ic
LUT2                x020y041z4          0.283    r     5.003       3  pin: debug_hub_top/U_0_register/ctrl_shift_reg[61]_syn_3.ofb
net (fo=2)                              0.593          5.596          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_22,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[0]_syn_3.imb
LUT3 (reg)          x018y043z7          0.236    r     5.832       4  net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position[1],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                5.832               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.528          0.528          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.014          0.542          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.281          0.823          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_l_bk3.clkin
SCLK                x023y059z2          0.054          0.877          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_l_bk3.clkout
net (fo=40)                             0.474          1.351          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[0]_syn_3.clk
capture edge                           10.000    r    11.351               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         11.287               
clock uncertainty                      -0.266         11.021               
clock pessimism                         0.076         11.097               
--------------------------------------------------------------------  ---------------
Required                                              11.097               
--------------------------------------------------------------------  ---------------
Slack                                                  5.265               

Slack               : 5.395ns
Begin Point         : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[12]_syn_3.ia (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 4.278ns (cell 2.256ns (52%), net 2.022ns (48%))
Clock Skew          : 0.047ns
Logic Level         : 6 ( LUT4=2  LUT2=2  LUT6=1  LUT5=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.216ns (sdc uncertainty: 0.000ns, default uncertainty: 0.216ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.587          0.587          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.016          0.603          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.310          0.913          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.061          0.974          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.530          1.504          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7]_syn_3.clk
launch edge                             0.000    r     1.504               
--------------------------------------------------------------------  ---------------
clk2q               x035y042z2          0.137    r     1.641          pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7]_syn_3.oqb
net (fo=13)                             0.603          2.244          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data[7],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_44.ib
LUT4                x033y042z6          0.487    r     2.731       1  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_44.ofa
net (fo=1)                              0.185          2.916          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_45.ic
LUT5                x033y042z2          0.283    r     3.199       2  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_45.ofb
net (fo=1)                              0.079          3.278          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_8,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_43.ib
LUT6                x033y042z1          0.427    f     3.705       3  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_43.ofb
net (fo=2)                              0.394          4.099          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_b3_n_syn_2,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[9]_syn_3.id
LUT2                x031y042z5          0.266    f     4.365       4  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[9]_syn_3.ofa
net (fo=2)                              0.582          4.947          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_21,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[2]_syn_3.ic
LUT2                x032y043z3          0.283    r     5.230       5  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[2]_syn_3.ofb
net (fo=2)                              0.179          5.409          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_29,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[12]_syn_3.ia
LUT4 (reg)          x033y043z1          0.373    f     5.782       6  net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position[2],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                5.782               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.528          0.528          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.014          0.542          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.278          0.820          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.054          0.874          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.479          1.353          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[12]_syn_3.clk
capture edge                           10.000    r    11.353               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         11.289               
clock uncertainty                      -0.216         11.073               
clock pessimism                         0.104         11.177               
--------------------------------------------------------------------  ---------------
Required                                              11.177               
--------------------------------------------------------------------  ---------------
Slack                                                  5.395               

Slack               : 5.406ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.ia (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 4.186ns (cell 1.582ns (37%), net 2.604ns (63%))
Clock Skew          : 0.078ns
Logic Level         : 4 ( LUT5=2  LUT4=2 )
Max Fanout          : 10
Clock Uncertainty   : 0.266ns (sdc uncertainty: 0.000ns, default uncertainty: 0.266ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.587          0.587          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.016          0.603          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.281          0.884          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk3.clkin
SCLK                x023y019z14         0.061          0.945          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk3.clkout
net (fo=38)                             0.532          1.477          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7]_syn_3.clk
launch edge                             0.000    r     1.477               
--------------------------------------------------------------------  ---------------
clk2q               x026y029z3          0.137    r     1.614          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7]_syn_3.oqb
net (fo=10)                             1.318          2.932          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data[9],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[8]_syn_3.imb
LUT4                x022y026z6          0.271    r     3.203       1  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[8]_syn_3.ofb
net (fo=1)                              0.720          3.923          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_10,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_45.id
LUT4                x022y026z0          0.266    f     4.189       2  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_45.ofa
net (fo=1)                              0.381          4.570          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_12,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_18.ia
LUT5                x022y026z1          0.473    r     5.043       3  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_18.ofa
net (fo=1)                              0.185          5.228          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_b5_n_syn_2,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.ia
LUT5 (reg)          x022y026z7          0.435    r     5.663       4  net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position[0],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                5.663               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.528          0.528          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.014          0.542          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.255          0.797          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk3.clkin
SCLK                x023y019z2          0.054          0.851          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk3.clkout
net (fo=48)                             0.473          1.324          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.clk
capture edge                           10.000    r    11.324               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         11.260               
clock uncertainty                      -0.266         10.994               
clock pessimism                         0.075         11.069               
--------------------------------------------------------------------  ---------------
Required                                              11.069               
--------------------------------------------------------------------  ---------------
Slack                                                  5.406               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.000ns
Begin Point         : u_lvds_rx_wrapper/u1_lvds_lane/u_idelay_ctrl/S_best_idelay_num_set_reg[6]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_parrall_1_7/S_p_idelay_num_reg[5]_syn_3.ima (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.156ns (cell 0.093ns (59%), net 0.063ns (41%))
Clock Skew          : 0.022ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.233          0.233          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.007          0.240          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.124          0.364          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.021          0.385          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.190          0.575          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_idelay_ctrl/S_best_idelay_num_set_reg[6]_syn_3.clk
launch edge                             0.000    r     0.575               
--------------------------------------------------------------------  ---------------
clk2q               x039y042z1          0.066    f     0.641          pin: u_lvds_rx_wrapper/u1_lvds_lane/u_idelay_ctrl/S_best_idelay_num_set_reg[6]_syn_3.oqa
net (fo=5)                              0.063          0.704          net: u_lvds_rx_wrapper/u1_lvds_lane/u_idelay_ctrl/S_best_idelay_num_set[5],  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_parrall_1_7/S_p_idelay_num_reg[5]_syn_3.ima
reg                 x040y043z1          0.027    f     0.731               
--------------------------------------------------------------------  ---------------
Arrival                                                0.731               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.250          0.250          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.008          0.258          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.134          0.392          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.026          0.418          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.213          0.631          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_parrall_1_7/S_p_idelay_num_reg[5]_syn_3.clk
capture edge                            0.000    r     0.631               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.645               
clock uncertainty                       0.120          0.765               
clock pessimism                        -0.034          0.731               
--------------------------------------------------------------------  ---------------
Required                                               0.731               
--------------------------------------------------------------------  ---------------
Slack                                                  0.000               

Slack               : 0.002ns
Begin Point         : u_lvds_rx_wrapper/u3_lvds_lane/u_p_n_data_comparison/O_phase_align_pdata_reg[5]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[9]_syn_3.imb (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_m40c
Budget              : 0.000ns
Data Path Delay     : 0.151ns (cell 0.091ns (60%), net 0.060ns (40%))
Clock Skew          : 0.017ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.216          0.216          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.006          0.222          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.108          0.330          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.019          0.349          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.188          0.537          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_p_n_data_comparison/O_phase_align_pdata_reg[5]_syn_3.clk
launch edge                             0.000    r     0.537               
--------------------------------------------------------------------  ---------------
clk2q               x036y046z1          0.065    r     0.602          pin: u_lvds_rx_wrapper/u3_lvds_lane/u_p_n_data_comparison/O_phase_align_pdata_reg[5]_syn_3.oqb
net (fo=2)                              0.060          0.662          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/I_deserial_data[3],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(6)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[9]_syn_3.imb
reg                 x034y046z1          0.026    f     0.688          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data[10],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
--------------------------------------------------------------------  ---------------
Arrival                                                0.688               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.233          0.233          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.007          0.240          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.116          0.356          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.022          0.378          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.206          0.584          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[9]_syn_3.clk
capture edge                            0.000    r     0.584               
--------------------------------------------------------------------  ---------------
hold                                    0.012          0.596               
clock uncertainty                       0.120          0.716               
clock pessimism                        -0.030          0.686               
--------------------------------------------------------------------  ---------------
Required                                               0.686               
--------------------------------------------------------------------  ---------------
Slack                                                  0.002               

Slack               : 0.002ns
Begin Point         : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_parrall_1_7/S_n_idelay_num_reg[7]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u1_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[2]_syn_3.ie (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.136ns (cell 0.110ns (80%), net 0.026ns (20%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT1=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.233          0.233          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.007          0.240          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.124          0.364          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.021          0.385          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.190          0.575          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_parrall_1_7/S_n_idelay_num_reg[7]_syn_3.clk
launch edge                             0.000    r     0.575               
--------------------------------------------------------------------  ---------------
clk2q               x039y043z0          0.066    f     0.641          pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_parrall_1_7/S_n_idelay_num_reg[7]_syn_3.oqa
net (fo=1)                              0.026          0.667          net: u_lvds_rx_wrapper/u1_lvds_lane/u_p_n_data_comparison/I_diff_ndata[2],  ../../../user_source/hdl_source/p_n_data_comparison.v(6)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[2]_syn_3.ie
LUT1 (reg)          x039y043z1          0.044    f     0.711       1  net: u_lvds_rx_wrapper/u1_lvds_lane/u_p_n_data_comparison/S_rever_ndata[2],  ../../../user_source/hdl_source/p_n_data_comparison.v(16)
--------------------------------------------------------------------  ---------------
Arrival                                                0.711               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.250          0.250          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.008          0.258          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.134          0.392          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.026          0.418          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.210          0.628          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[2]_syn_3.clk
capture edge                            0.000    r     0.628               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.642               
clock uncertainty                       0.120          0.762               
clock pessimism                        -0.053          0.709               
--------------------------------------------------------------------  ---------------
Required                                               0.709               
--------------------------------------------------------------------  ---------------
Slack                                                  0.002               

Slack               : 0.002ns
Begin Point         : u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_parrall_1_7/O_diff_pdata_reg[3]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u3_lvds_lane/u_p_n_data_comparison/S_positive_pdata_reg[4]_syn_3.imb (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.144ns (cell 0.090ns (62%), net 0.054ns (38%))
Clock Skew          : 0.008ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.233          0.233          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.007          0.240          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.124          0.364          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.021          0.385          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.193          0.578          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_parrall_1_7/O_diff_pdata_reg[3]_syn_3.clk
launch edge                             0.000    r     0.578               
--------------------------------------------------------------------  ---------------
clk2q               x041y046z5          0.066    f     0.644          pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_parrall_1_7/O_diff_pdata_reg[3]_syn_3.oqa
net (fo=1)                              0.054          0.698          net: u_lvds_rx_wrapper/u3_lvds_lane/u_p_n_data_comparison/I_diff_pdata[3],  ../../../user_source/hdl_source/p_n_data_comparison.v(5)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_p_n_data_comparison/S_positive_pdata_reg[4]_syn_3.imb
reg                 x041y046z2          0.024    f     0.722          net: u_lvds_rx_wrapper/u3_lvds_lane/u_p_n_data_comparison/S_positive_pdata[3],  ../../../user_source/hdl_source/p_n_data_comparison.v(15)
--------------------------------------------------------------------  ---------------
Arrival                                                0.722               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.250          0.250          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.008          0.258          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.134          0.392          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.026          0.418          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.213          0.631          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_p_n_data_comparison/S_positive_pdata_reg[4]_syn_3.clk
capture edge                            0.000    r     0.631               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.645               
clock uncertainty                       0.120          0.765               
clock pessimism                        -0.045          0.720               
--------------------------------------------------------------------  ---------------
Required                                               0.720               
--------------------------------------------------------------------  ---------------
Slack                                                  0.002               

Slack               : 0.002ns
Begin Point         : u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_parrall_1_7/O_diff_ndata_reg[6]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u3_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[6]_syn_3.ie (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.136ns (cell 0.110ns (80%), net 0.026ns (20%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT1=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.233          0.233          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.007          0.240          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.124          0.364          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.021          0.385          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.190          0.575          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_parrall_1_7/O_diff_ndata_reg[6]_syn_3.clk
launch edge                             0.000    r     0.575               
--------------------------------------------------------------------  ---------------
clk2q               x039y044z4          0.066    f     0.641          pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_parrall_1_7/O_diff_ndata_reg[6]_syn_3.oqa
net (fo=1)                              0.026          0.667          net: u_lvds_rx_wrapper/u3_lvds_lane/u_p_n_data_comparison/I_diff_ndata[6],  ../../../user_source/hdl_source/p_n_data_comparison.v(6)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[6]_syn_3.ie
LUT1 (reg)          x039y044z6          0.044    f     0.711       1  net: u_lvds_rx_wrapper/u3_lvds_lane/u_p_n_data_comparison/S_rever_ndata[6],  ../../../user_source/hdl_source/p_n_data_comparison.v(16)
--------------------------------------------------------------------  ---------------
Arrival                                                0.711               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.250          0.250          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.008          0.258          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.134          0.392          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.026          0.418          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.210          0.628          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[6]_syn_3.clk
capture edge                            0.000    r     0.628               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.642               
clock uncertainty                       0.120          0.762               
clock pessimism                        -0.053          0.709               
--------------------------------------------------------------------  ---------------
Required                                               0.709               
--------------------------------------------------------------------  ---------------
Slack                                                  0.002               

Slack               : 0.002ns
Begin Point         : u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_parrall_1_7/O_diff_ndata_reg[6]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u3_lvds_lane/u_p_n_data_comparison/O_phase_align_pdata_reg[2]_syn_3.ie (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.136ns (cell 0.110ns (80%), net 0.026ns (20%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT1=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.233          0.233          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.007          0.240          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.124          0.364          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.021          0.385          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.190          0.575          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_parrall_1_7/O_diff_ndata_reg[6]_syn_3.clk
launch edge                             0.000    r     0.575               
--------------------------------------------------------------------  ---------------
clk2q               x036y045z4          0.066    f     0.641          pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_parrall_1_7/O_diff_ndata_reg[6]_syn_3.oqa
net (fo=1)                              0.026          0.667          net: u_lvds_rx_wrapper/u2_lvds_lane/u_p_n_data_comparison/I_diff_ndata[6],  ../../../user_source/hdl_source/p_n_data_comparison.v(6)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_p_n_data_comparison/O_phase_align_pdata_reg[2]_syn_3.ie
LUT1 (reg)          x036y045z7          0.044    f     0.711       1  net: u_lvds_rx_wrapper/u2_lvds_lane/u_p_n_data_comparison/S_rever_ndata[6],  ../../../user_source/hdl_source/p_n_data_comparison.v(16)
--------------------------------------------------------------------  ---------------
Arrival                                                0.711               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.250          0.250          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.008          0.258          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.134          0.392          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.026          0.418          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.210          0.628          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_p_n_data_comparison/O_phase_align_pdata_reg[2]_syn_3.clk
capture edge                            0.000    r     0.628               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.642               
clock uncertainty                       0.120          0.762               
clock pessimism                        -0.053          0.709               
--------------------------------------------------------------------  ---------------
Required                                               0.709               
--------------------------------------------------------------------  ---------------
Slack                                                  0.002               

Slack               : 0.003ns
Begin Point         : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[11]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[0]_syn_3.imb (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.145ns (cell 0.092ns (63%), net 0.053ns (37%))
Clock Skew          : 0.008ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.233          0.233          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.007          0.240          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.124          0.364          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.021          0.385          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.189          0.574          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[11]_syn_3.clk
launch edge                             0.000    r     0.574               
--------------------------------------------------------------------  ---------------
clk2q               x029y043z6          0.068    r     0.642          pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[11]_syn_3.oqb
net (fo=1)                              0.053          0.695          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[0],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[0]_syn_3.imb
reg                 x029y043z3          0.024    f     0.719          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d[0],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(16)
--------------------------------------------------------------------  ---------------
Arrival                                                0.719               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.250          0.250          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.008          0.258          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.134          0.392          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.026          0.418          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.209          0.627          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[0]_syn_3.clk
capture edge                            0.000    r     0.627               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.641               
clock uncertainty                       0.120          0.761               
clock pessimism                        -0.045          0.716               
--------------------------------------------------------------------  ---------------
Required                                               0.716               
--------------------------------------------------------------------  ---------------
Slack                                                  0.003               

Slack               : 0.003ns
Begin Point         : u_lvds_rx_wrapper/u1_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[6]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u1_lvds_lane/u_p_n_data_comparison/O_phase_align_pdata_reg[3]_syn_3.imb (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.145ns (cell 0.092ns (63%), net 0.053ns (37%))
Clock Skew          : 0.008ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.233          0.233          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.007          0.240          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.124          0.364          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.021          0.385          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.190          0.575          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[6]_syn_3.clk
launch edge                             0.000    r     0.575               
--------------------------------------------------------------------  ---------------
clk2q               x036y043z6          0.068    r     0.643          pin: u_lvds_rx_wrapper/u1_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[6]_syn_3.oqb
net (fo=1)                              0.053          0.696          net: u_lvds_rx_wrapper/u1_lvds_lane/u_p_n_data_comparison/S_rever_ndata[6],  ../../../user_source/hdl_source/p_n_data_comparison.v(16)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_p_n_data_comparison/O_phase_align_pdata_reg[3]_syn_3.imb
reg                 x036y043z3          0.024    f     0.720          net: u_lvds_rx_wrapper/u1_lvds_lane/u_error_dect/I_diff_ndata[6],  ../../../user_source/hdl_source/test/error_dect.v(7)
--------------------------------------------------------------------  ---------------
Arrival                                                0.720               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.250          0.250          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.008          0.258          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.134          0.392          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.026          0.418          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.210          0.628          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_p_n_data_comparison/O_phase_align_pdata_reg[3]_syn_3.clk
capture edge                            0.000    r     0.628               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.642               
clock uncertainty                       0.120          0.762               
clock pessimism                        -0.045          0.717               
--------------------------------------------------------------------  ---------------
Required                                               0.717               
--------------------------------------------------------------------  ---------------
Slack                                                  0.003               

Slack               : 0.004ns
Begin Point         : u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[6]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[4]_syn_3.imb (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.146ns (cell 0.092ns (63%), net 0.054ns (37%))
Clock Skew          : 0.008ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.233          0.233          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.007          0.240          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.124          0.364          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.021          0.385          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.188          0.573          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[6]_syn_3.clk
launch edge                             0.000    r     0.573               
--------------------------------------------------------------------  ---------------
clk2q               x030y042z7          0.068    r     0.641          pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[6]_syn_3.oqb
net (fo=1)                              0.054          0.695          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[3],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[4]_syn_3.imb
reg                 x030y041z4          0.024    f     0.719          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d[3],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(16)
--------------------------------------------------------------------  ---------------
Arrival                                                0.719               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.250          0.250          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.008          0.258          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.134          0.392          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.026          0.418          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.208          0.626          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[4]_syn_3.clk
capture edge                            0.000    r     0.626               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.640               
clock uncertainty                       0.120          0.760               
clock pessimism                        -0.045          0.715               
--------------------------------------------------------------------  ---------------
Required                                               0.715               
--------------------------------------------------------------------  ---------------
Slack                                                  0.004               

Slack               : 0.005ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/S_best_idelay_num_set_reg[1]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_n_idelay_num_reg[0]_syn_3.ima (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.147ns (cell 0.093ns (63%), net 0.054ns (37%))
Clock Skew          : 0.008ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.233          0.233          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.007          0.240          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.112          0.352          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk3.clkin
SCLK                x023y019z14         0.021          0.373          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk3.clkout
net (fo=38)                             0.200          0.573          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/S_best_idelay_num_set_reg[1]_syn_3.clk
launch edge                             0.000    r     0.573               
--------------------------------------------------------------------  ---------------
clk2q               x043y039z2          0.066    f     0.639          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/S_best_idelay_num_set_reg[1]_syn_3.oqa
net (fo=5)                              0.054          0.693          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/S_best_idelay_num_set[0],  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_n_idelay_num_reg[0]_syn_3.ima
reg                 x043y039z5          0.027    f     0.720               
--------------------------------------------------------------------  ---------------
Arrival                                                0.720               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.250          0.250          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.008          0.258          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.120          0.378          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk3.clkin
SCLK                x023y019z14         0.026          0.404          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk3.clkout
net (fo=38)                             0.220          0.624          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_n_idelay_num_reg[0]_syn_3.clk
capture edge                            0.000    r     0.624               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.638               
clock uncertainty                       0.120          0.758               
clock pessimism                        -0.043          0.715               
--------------------------------------------------------------------  ---------------
Required                                               0.715               
--------------------------------------------------------------------  ---------------
Slack                                                  0.005               


----------------------------------------------------------------------------------------------------
Path Group     :     rx_clk_e_out0 -> rx_clk_e_out0
Type           :     Self
From Clock     :     rx_clk_e_out0
To Clock       :     rx_clk_e_out0
Min Period     :     6.679ns
Fmax           :     149.723MHz

Statistics:
Max            : WNS       3.321ns, TNS       0.000ns,         0 Viol Endpoints,       559 Total Endpoints,      1548 Paths Analyzed
Min            : WNS       0.002ns, TNS       0.000ns,         0 Viol Endpoints,       559 Total Endpoints,      1548 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.321ns
Begin Point         : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.ic (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 6.128ns (cell 1.655ns (27%), net 4.473ns (73%))
Clock Skew          : 0.121ns
Logic Level         : 5 ( LUT4=4  LUT5=1 )
Max Fanout          : 14
Clock Uncertainty   : 0.366ns (sdc uncertainty: 0.000ns, default uncertainty: 0.366ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.612          0.612          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.016          0.628          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.308          0.936          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x023y059z13         0.061          0.997          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkout
net (fo=152)                            0.534          1.531          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.clk
launch edge                             0.000    r     1.531               
--------------------------------------------------------------------  ---------------
clk2q               x030y040z2          0.126    f     1.657          pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.oqa
net (fo=14)                             2.276          3.933          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data[6],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[1]_syn_3.ie
LUT4                x022y039z1          0.189    r     4.122       1  pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[1]_syn_3.ofb
net (fo=1)                              0.454          4.576          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[84]_syn_3.ic
LUT4                x021y038z6          0.283    r     4.859       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[84]_syn_3.ofb
net (fo=1)                              0.479          5.338          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_6,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[84]_syn_2.ic
LUT5                x020y040z0          0.410    f     5.748       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[84]_syn_2.ofa
net (fo=2)                              0.815          6.563          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_10,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[84]_syn_3.ia
LUT4                x025y039z6          0.399    f     6.962       4  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[84]_syn_3.ofb
net (fo=2)                              0.449          7.411          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_8,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.ic
LUT4 (reg)          x022y039z5          0.248    r     7.659       5  net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position[2],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                7.659               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.550          0.550          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.014          0.564          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.253          0.817          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk4.clkin
SCLK                x023y019z3          0.054          0.871          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk4.clkout
net (fo=22)                             0.475          1.346          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.clk
capture edge                           10.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         11.282               
clock uncertainty                      -0.366         10.916               
clock pessimism                         0.064         10.980               
--------------------------------------------------------------------  ---------------
Required                                              10.980               
--------------------------------------------------------------------  ---------------
Slack                                                  3.321               

Slack               : 3.321ns
Begin Point         : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[8]_syn_3.ic (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 6.128ns (cell 1.655ns (27%), net 4.473ns (73%))
Clock Skew          : 0.121ns
Logic Level         : 5 ( LUT4=3  LUT5=1  LUT3=1 )
Max Fanout          : 14
Clock Uncertainty   : 0.366ns (sdc uncertainty: 0.000ns, default uncertainty: 0.366ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.612          0.612          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.016          0.628          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.308          0.936          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x023y059z13         0.061          0.997          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkout
net (fo=152)                            0.534          1.531          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.clk
launch edge                             0.000    r     1.531               
--------------------------------------------------------------------  ---------------
clk2q               x030y040z2          0.126    f     1.657          pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.oqa
net (fo=14)                             2.276          3.933          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data[6],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[1]_syn_3.ie
LUT4                x022y039z1          0.189    r     4.122       1  pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[1]_syn_3.ofb
net (fo=1)                              0.454          4.576          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[84]_syn_3.ic
LUT4                x021y038z6          0.283    r     4.859       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[84]_syn_3.ofb
net (fo=1)                              0.479          5.338          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_6,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[84]_syn_2.ic
LUT5                x020y040z0          0.410    f     5.748       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[84]_syn_2.ofa
net (fo=2)                              0.815          6.563          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_10,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[84]_syn_3.ia
LUT4                x025y039z6          0.399    f     6.962       4  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[84]_syn_3.ofb
net (fo=2)                              0.449          7.411          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_8,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[8]_syn_3.ic
LUT3 (reg)          x022y039z4          0.248    r     7.659       5  net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position[1],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                7.659               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.550          0.550          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.014          0.564          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.253          0.817          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk4.clkin
SCLK                x023y019z3          0.054          0.871          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk4.clkout
net (fo=22)                             0.475          1.346          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[8]_syn_3.clk
capture edge                           10.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         11.282               
clock uncertainty                      -0.366         10.916               
clock pessimism                         0.064         10.980               
--------------------------------------------------------------------  ---------------
Required                                              10.980               
--------------------------------------------------------------------  ---------------
Slack                                                  3.321               

Slack               : 3.729ns
Begin Point         : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[9]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[7]_syn_3.imb (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 5.720ns (cell 1.320ns (23%), net 4.400ns (77%))
Clock Skew          : 0.121ns
Logic Level         : 5 ( LUT2=3  LUT6=1  LUT3=1 )
Max Fanout          : 12
Clock Uncertainty   : 0.366ns (sdc uncertainty: 0.000ns, default uncertainty: 0.366ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.612          0.612          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.016          0.628          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.308          0.936          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x023y059z13         0.061          0.997          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkout
net (fo=152)                            0.534          1.531          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[9]_syn_3.clk
launch edge                             0.000    r     1.531               
--------------------------------------------------------------------  ---------------
clk2q               x030y044z2          0.126    f     1.657          pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[9]_syn_3.oqa
net (fo=12)                             2.096          3.753          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data[9],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[4]_syn_3.id
LUT6                x022y039z3          0.231    f     3.984       1  pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[4]_syn_3.ofb
net (fo=1)                              0.359          4.343          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_14,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[2]_syn_2.imf
LUT3                x026y039z4          0.272    f     4.615       2  pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[2]_syn_2.ofa
net (fo=2)                              0.800          5.415          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_16,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[84]_syn_3.id
LUT2                x025y039z6          0.266    f     5.681       3  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[84]_syn_3.ofa
net (fo=2)                              0.489          6.170          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_24,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[84]_syn_2.ie
LUT2                x020y040z0          0.189    r     6.359       4  pin: debug_hub_top/U_0_register/ip_ctrl_reg[84]_syn_2.ofb
net (fo=2)                              0.656          7.015          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_26,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[7]_syn_3.imb
LUT2 (reg)          x022y037z4          0.236    r     7.251       5  net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position[3],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                7.251               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.550          0.550          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.014          0.564          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.253          0.817          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk4.clkin
SCLK                x023y019z3          0.054          0.871          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk4.clkout
net (fo=22)                             0.475          1.346          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[7]_syn_3.clk
capture edge                           10.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         11.282               
clock uncertainty                      -0.366         10.916               
clock pessimism                         0.064         10.980               
--------------------------------------------------------------------  ---------------
Required                                              10.980               
--------------------------------------------------------------------  ---------------
Slack                                                  3.729               

Slack               : 4.196ns
Begin Point         : u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[8]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_44.ia (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 5.253ns (cell 1.765ns (33%), net 3.488ns (67%))
Clock Skew          : 0.121ns
Logic Level         : 5 ( LUT2=2  LUT6=1  LUT4=1  LUT3=1 )
Max Fanout          : 14
Clock Uncertainty   : 0.366ns (sdc uncertainty: 0.000ns, default uncertainty: 0.366ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.612          0.612          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.016          0.628          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.308          0.936          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x023y059z13         0.061          0.997          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkout
net (fo=152)                            0.534          1.531          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[8]_syn_3.clk
launch edge                             0.000    r     1.531               
--------------------------------------------------------------------  ---------------
clk2q               x033y042z0          0.126    f     1.657          pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[8]_syn_3.oqa
net (fo=14)                             1.907          3.564          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data[8],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_48.ib
LUT6                x029y034z3          0.427    f     3.991       1  pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_48.ofb
net (fo=1)                              0.628          4.619          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_18,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u_rgb_error_dect_e/S_r_data_reg[5]_syn_3.ia
LUT3                x029y034z5          0.399    f     5.018       2  pin: u_lvds_rx_wrapper/u_rgb_error_dect_e/S_r_data_reg[5]_syn_3.ofb
net (fo=2)                              0.382          5.400          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_22,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[5]_syn_3.ie
LUT2                x029y033z7          0.189    r     5.589       3  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[5]_syn_3.ofb
net (fo=2)                              0.378          5.967          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_24,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[10]_syn_3.ie
LUT2                x030y031z4          0.189    r     6.156       4  pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[10]_syn_3.ofb
net (fo=1)                              0.193          6.349          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_26,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_44.ia
LUT4 (reg)          x030y032z5          0.435    r     6.784       5  net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position[2],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                6.784               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.550          0.550          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.014          0.564          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.249          0.813          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1.clkin
SCLK                x023y019z12         0.054          0.867          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1.clkout
net (fo=126)                            0.479          1.346          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_44.clk
capture edge                           10.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         11.282               
clock uncertainty                      -0.366         10.916               
clock pessimism                         0.064         10.980               
--------------------------------------------------------------------  ---------------
Required                                              10.980               
--------------------------------------------------------------------  ---------------
Slack                                                  4.196               

Slack               : 4.258ns
Begin Point         : u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[8]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_44.ia (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 5.191ns (cell 1.703ns (32%), net 3.488ns (68%))
Clock Skew          : 0.121ns
Logic Level         : 5 ( LUT2=3  LUT6=1  LUT3=1 )
Max Fanout          : 14
Clock Uncertainty   : 0.366ns (sdc uncertainty: 0.000ns, default uncertainty: 0.366ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.612          0.612          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.016          0.628          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.308          0.936          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x023y059z13         0.061          0.997          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkout
net (fo=152)                            0.534          1.531          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[8]_syn_3.clk
launch edge                             0.000    r     1.531               
--------------------------------------------------------------------  ---------------
clk2q               x033y042z0          0.126    f     1.657          pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[8]_syn_3.oqa
net (fo=14)                             1.907          3.564          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data[8],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_48.ib
LUT6                x029y034z3          0.427    f     3.991       1  pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_48.ofb
net (fo=1)                              0.628          4.619          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_18,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u_rgb_error_dect_e/S_r_data_reg[5]_syn_3.ia
LUT3                x029y034z5          0.399    f     5.018       2  pin: u_lvds_rx_wrapper/u_rgb_error_dect_e/S_r_data_reg[5]_syn_3.ofb
net (fo=2)                              0.382          5.400          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_22,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[5]_syn_3.ie
LUT2                x029y033z7          0.189    r     5.589       3  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[5]_syn_3.ofb
net (fo=2)                              0.378          5.967          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_24,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[10]_syn_3.ie
LUT2                x030y031z4          0.189    r     6.156       4  pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[10]_syn_3.ofb
net (fo=1)                              0.193          6.349          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_26,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_44.ia
LUT2 (reg)          x030y032z5          0.373    f     6.722       5  net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position[3],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                6.722               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.550          0.550          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.014          0.564          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.249          0.813          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1.clkin
SCLK                x023y019z12         0.054          0.867          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1.clkout
net (fo=126)                            0.479          1.346          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_44.clk
capture edge                           10.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         11.282               
clock uncertainty                      -0.366         10.916               
clock pessimism                         0.064         10.980               
--------------------------------------------------------------------  ---------------
Required                                              10.980               
--------------------------------------------------------------------  ---------------
Slack                                                  4.258               

Slack               : 4.376ns
Begin Point         : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.ima (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 5.073ns (cell 1.363ns (26%), net 3.710ns (74%))
Clock Skew          : 0.121ns
Logic Level         : 4 ( LUT5=2  LUT4=2 )
Max Fanout          : 14
Clock Uncertainty   : 0.366ns (sdc uncertainty: 0.000ns, default uncertainty: 0.366ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.612          0.612          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.016          0.628          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.308          0.936          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x023y059z13         0.061          0.997          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkout
net (fo=152)                            0.534          1.531          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.clk
launch edge                             0.000    r     1.531               
--------------------------------------------------------------------  ---------------
clk2q               x030y040z2          0.126    f     1.657          pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6]_syn_3.oqa
net (fo=14)                             2.276          3.933          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data[6],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[1]_syn_3.ie
LUT4                x022y039z1          0.189    r     4.122       1  pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[1]_syn_3.ofb
net (fo=1)                              0.454          4.576          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[84]_syn_3.ic
LUT4                x021y038z6          0.283    r     4.859       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[84]_syn_3.ofb
net (fo=1)                              0.479          5.338          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_6,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[84]_syn_2.ic
LUT5                x020y040z0          0.410    f     5.748       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[84]_syn_2.ofa
net (fo=2)                              0.501          6.249          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_10,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.ima
LUT5 (reg)          x022y039z5          0.355    f     6.604       4  net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position[0],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                6.604               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.550          0.550          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.014          0.564          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.253          0.817          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk4.clkin
SCLK                x023y019z3          0.054          0.871          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk4.clkout
net (fo=22)                             0.475          1.346          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.clk
capture edge                           10.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         11.282               
clock uncertainty                      -0.366         10.916               
clock pessimism                         0.064         10.980               
--------------------------------------------------------------------  ---------------
Required                                              10.980               
--------------------------------------------------------------------  ---------------
Slack                                                  4.376               

Slack               : 4.817ns
Begin Point         : u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[0]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.ic (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 4.792ns (cell 1.905ns (39%), net 2.887ns (61%))
Clock Skew          : 0.011ns
Logic Level         : 5 ( LUT6=2  LUT3=2  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.316ns (sdc uncertainty: 0.000ns, default uncertainty: 0.316ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.612          0.612          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.016          0.628          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.278          0.906          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1.clkin
SCLK                x023y019z12         0.061          0.967          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1.clkout
net (fo=126)                            0.529          1.496          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[0]_syn_3.clk
launch edge                             0.000    r     1.496               
--------------------------------------------------------------------  ---------------
clk2q               x033y038z2          0.137    r     1.633          pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[0]_syn_3.oqb
net (fo=9)                              1.500          3.133          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data[5],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[8]_syn_3.ib
LUT4                x032y036z1          0.408    f     3.541       1  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[8]_syn_3.ofb
net (fo=2)                              0.288          3.829          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[7]_syn_3.ie
LUT3                x032y034z5          0.189    r     4.018       2  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[7]_syn_3.ofb
net (fo=1)                              0.462          4.480          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[0]_syn_2.ia
LUT6                x031y037z0          0.408    f     4.888       3  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[0]_syn_2.ofb
net (fo=2)                              0.558          5.446          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_10,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_13.ia
LUT6                x032y036z3          0.408    f     5.854       4  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_13.ofb
net (fo=1)                              0.079          5.933          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_8,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.ic
LUT3 (reg)          x032y036z2          0.355    f     6.288       5  net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position[1],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                6.288               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.550          0.550          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.014          0.564          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.249          0.813          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1.clkin
SCLK                x023y019z12         0.054          0.867          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1.clkout
net (fo=126)                            0.478          1.345          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.clk
capture edge                           10.000    r    11.345               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         11.281               
clock uncertainty                      -0.316         10.965               
clock pessimism                         0.140         11.105               
--------------------------------------------------------------------  ---------------
Required                                              11.105               
--------------------------------------------------------------------  ---------------
Slack                                                  4.817               

Slack               : 4.924ns
Begin Point         : u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[0]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.ic (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 4.685ns (cell 1.798ns (38%), net 2.887ns (62%))
Clock Skew          : 0.011ns
Logic Level         : 5 ( LUT6=2  LUT4=2  LUT3=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.316ns (sdc uncertainty: 0.000ns, default uncertainty: 0.316ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.612          0.612          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.016          0.628          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.278          0.906          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1.clkin
SCLK                x023y019z12         0.061          0.967          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1.clkout
net (fo=126)                            0.529          1.496          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[0]_syn_3.clk
launch edge                             0.000    r     1.496               
--------------------------------------------------------------------  ---------------
clk2q               x033y038z2          0.137    r     1.633          pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[0]_syn_3.oqb
net (fo=9)                              1.500          3.133          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data[5],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[8]_syn_3.ib
LUT4                x032y036z1          0.408    f     3.541       1  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[8]_syn_3.ofb
net (fo=2)                              0.288          3.829          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[7]_syn_3.ie
LUT3                x032y034z5          0.189    r     4.018       2  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[7]_syn_3.ofb
net (fo=1)                              0.462          4.480          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[0]_syn_2.ia
LUT6                x031y037z0          0.408    f     4.888       3  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[0]_syn_2.ofb
net (fo=2)                              0.558          5.446          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_10,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_13.ia
LUT6                x032y036z3          0.408    f     5.854       4  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_13.ofb
net (fo=1)                              0.079          5.933          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_8,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.ic
LUT4 (reg)          x032y036z2          0.248    r     6.181       5  net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position[2],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                6.181               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.550          0.550          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.014          0.564          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.249          0.813          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1.clkin
SCLK                x023y019z12         0.054          0.867          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1.clkout
net (fo=126)                            0.478          1.345          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_12.clk
capture edge                           10.000    r    11.345               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         11.281               
clock uncertainty                      -0.316         10.965               
clock pessimism                         0.140         11.105               
--------------------------------------------------------------------  ---------------
Required                                              11.105               
--------------------------------------------------------------------  ---------------
Slack                                                  4.924               

Slack               : 4.956ns
Begin Point         : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[9]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[10]_syn_3.ia (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 4.618ns (cell 1.990ns (43%), net 2.628ns (57%))
Clock Skew          : 0.046ns
Logic Level         : 5 ( LUT6=2  LUT2=2  LUT4=1 )
Max Fanout          : 10
Clock Uncertainty   : 0.316ns (sdc uncertainty: 0.000ns, default uncertainty: 0.316ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.612          0.612          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.016          0.628          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.278          0.906          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1.clkin
SCLK                x023y019z12         0.061          0.967          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1.clkout
net (fo=126)                            0.529          1.496          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[9]_syn_3.clk
launch edge                             0.000    r     1.496               
--------------------------------------------------------------------  ---------------
clk2q               x033y039z6          0.126    f     1.622          pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[9]_syn_3.oqa
net (fo=10)                             1.026          2.648          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data[9],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/O_diff_ndata_reg[2]_syn_3.ib
LUT4                x032y037z6          0.487    r     3.135       1  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/O_diff_ndata_reg[2]_syn_3.ofa
net (fo=1)                              0.275          3.410          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_14,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/O_diff_ndata_reg[6]_syn_3.ib
LUT6                x032y037z4          0.427    f     3.837       2  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/O_diff_ndata_reg[6]_syn_3.ofb
net (fo=2)                              0.588          4.425          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_b2_n_syn_2,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[4]_syn_3.ie
LUT2                x033y035z5          0.189    r     4.614       3  pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[4]_syn_3.ofb
net (fo=2)                              0.458          5.072          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_17,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[8]_syn_3.ic
LUT2                x031y036z1          0.283    r     5.355       4  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[8]_syn_3.ofb
net (fo=2)                              0.281          5.636          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_25,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[10]_syn_3.ia
LUT6 (reg)          x031y035z6          0.478    f     6.114       5  net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position[3],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                6.114               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.550          0.550          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.014          0.564          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.249          0.813          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1.clkin
SCLK                x023y019z12         0.054          0.867          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1.clkout
net (fo=126)                            0.479          1.346          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[10]_syn_3.clk
capture edge                           10.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         11.282               
clock uncertainty                      -0.316         10.966               
clock pessimism                         0.104         11.070               
--------------------------------------------------------------------  ---------------
Required                                              11.070               
--------------------------------------------------------------------  ---------------
Slack                                                  4.956               

Slack               : 4.963ns
Begin Point         : u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[8]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u_rgb_error_dect_e/S_g_data_reg[1]_syn_3.ie (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 4.486ns (cell 1.295ns (28%), net 3.191ns (72%))
Clock Skew          : 0.121ns
Logic Level         : 4 ( LUT3=2  LUT6=1  LUT2=1 )
Max Fanout          : 14
Clock Uncertainty   : 0.366ns (sdc uncertainty: 0.000ns, default uncertainty: 0.366ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.612          0.612          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.016          0.628          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.308          0.936          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x023y059z13         0.061          0.997          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkout
net (fo=152)                            0.534          1.531          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[8]_syn_3.clk
launch edge                             0.000    r     1.531               
--------------------------------------------------------------------  ---------------
clk2q               x033y042z0          0.126    f     1.657          pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[8]_syn_3.oqa
net (fo=14)                             1.907          3.564          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data[8],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_48.ib
LUT6                x029y034z3          0.427    f     3.991       1  pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_48.ofb
net (fo=1)                              0.628          4.619          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_18,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u_rgb_error_dect_e/S_r_data_reg[5]_syn_3.ia
LUT3                x029y034z5          0.399    f     5.018       2  pin: u_lvds_rx_wrapper/u_rgb_error_dect_e/S_r_data_reg[5]_syn_3.ofb
net (fo=2)                              0.382          5.400          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_22,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[5]_syn_3.ie
LUT2                x029y033z7          0.189    r     5.589       3  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[5]_syn_3.ofb
net (fo=2)                              0.274          5.863          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_24,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u_rgb_error_dect_e/S_g_data_reg[1]_syn_3.ie
LUT3 (reg)          x029y032z7          0.154    r     6.017       4  net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position[1],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                                6.017               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.550          0.550          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.014          0.564          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.249          0.813          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1.clkin
SCLK                x023y019z12         0.054          0.867          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1.clkout
net (fo=126)                            0.479          1.346          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u_rgb_error_dect_e/S_g_data_reg[1]_syn_3.clk
capture edge                           10.000    r    11.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         11.282               
clock uncertainty                      -0.366         10.916               
clock pessimism                         0.064         10.980               
--------------------------------------------------------------------  ---------------
Required                                              10.980               
--------------------------------------------------------------------  ---------------
Slack                                                  4.963               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.002ns
Begin Point         : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[12]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[9]_syn_3.imb (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.144ns (cell 0.090ns (62%), net 0.054ns (38%))
Clock Skew          : 0.008ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.240          0.240          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.007          0.247          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.111          0.358          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1.clkin
SCLK                x023y019z12         0.021          0.379          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1.clkout
net (fo=126)                            0.188          0.567          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[12]_syn_3.clk
launch edge                             0.000    r     0.567               
--------------------------------------------------------------------  ---------------
clk2q               x032y036z5          0.066    f     0.633          pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[12]_syn_3.oqa
net (fo=1)                              0.054          0.687          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[12],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[9]_syn_3.imb
reg                 x032y036z0          0.024    f     0.711          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d[12],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(16)
--------------------------------------------------------------------  ---------------
Arrival                                                0.711               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.259          0.259          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.008          0.267          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.119          0.386          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1.clkin
SCLK                x023y019z12         0.026          0.412          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1.clkout
net (fo=126)                            0.208          0.620          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[9]_syn_3.clk
capture edge                            0.000    r     0.620               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.634               
clock uncertainty                       0.120          0.754               
clock pessimism                        -0.045          0.709               
--------------------------------------------------------------------  ---------------
Required                                               0.709               
--------------------------------------------------------------------  ---------------
Slack                                                  0.002               

Slack               : 0.002ns
Begin Point         : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_parrall_1_7/O_diff_ndata_reg[3]_syn_2.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[3]_syn_3.ie (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.136ns (cell 0.110ns (80%), net 0.026ns (20%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT1=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.240          0.240          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.007          0.247          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.125          0.372          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x023y059z13         0.021          0.393          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkout
net (fo=152)                            0.190          0.583          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_parrall_1_7/O_diff_ndata_reg[3]_syn_2.clk
launch edge                             0.000    r     0.583               
--------------------------------------------------------------------  ---------------
clk2q               x035y048z0          0.066    f     0.649          pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_parrall_1_7/O_diff_ndata_reg[3]_syn_2.oqa
net (fo=1)                              0.026          0.675          net: u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/I_diff_ndata[3],  ../../../user_source/hdl_source/p_n_data_comparison.v(6)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[3]_syn_3.ie
LUT1 (reg)          x035y048z2          0.044    f     0.719       1  net: u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/S_rever_ndata[3],  ../../../user_source/hdl_source/p_n_data_comparison.v(16)
--------------------------------------------------------------------  ---------------
Arrival                                                0.719               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.259          0.259          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.008          0.267          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.135          0.402          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x023y059z13         0.026          0.428          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkout
net (fo=152)                            0.210          0.638          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[3]_syn_3.clk
capture edge                            0.000    r     0.638               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.652               
clock uncertainty                       0.120          0.772               
clock pessimism                        -0.055          0.717               
--------------------------------------------------------------------  ---------------
Required                                               0.717               
--------------------------------------------------------------------  ---------------
Slack                                                  0.002               

Slack               : 0.002ns
Begin Point         : u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[5]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/O_phase_align_ndata_reg[3]_syn_3.imb (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.144ns (cell 0.090ns (62%), net 0.054ns (38%))
Clock Skew          : 0.008ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.240          0.240          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.007          0.247          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.125          0.372          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x023y059z13         0.021          0.393          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkout
net (fo=152)                            0.190          0.583          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[5]_syn_3.clk
launch edge                             0.000    r     0.583               
--------------------------------------------------------------------  ---------------
clk2q               x035y046z4          0.066    f     0.649          pin: u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[5]_syn_3.oqa
net (fo=1)                              0.054          0.703          net: u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/S_rever_ndata[2],  ../../../user_source/hdl_source/p_n_data_comparison.v(16)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/O_phase_align_ndata_reg[3]_syn_3.imb
reg                 x035y046z0          0.024    f     0.727          net: u_lvds_rx_wrapper/u4_lvds_lane/u_error_dect/I_diff_ndata[2],  ../../../user_source/hdl_source/test/error_dect.v(7)
--------------------------------------------------------------------  ---------------
Arrival                                                0.727               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.259          0.259          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.008          0.267          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.135          0.402          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x023y059z13         0.026          0.428          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkout
net (fo=152)                            0.210          0.638          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/O_phase_align_ndata_reg[3]_syn_3.clk
capture edge                            0.000    r     0.638               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.652               
clock uncertainty                       0.120          0.772               
clock pessimism                        -0.047          0.725               
--------------------------------------------------------------------  ---------------
Required                                               0.725               
--------------------------------------------------------------------  ---------------
Slack                                                  0.002               

Slack               : 0.002ns
Begin Point         : u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_parrall_1_7/O_diff_ndata_reg[5]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u6_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[5]_syn_3.ie (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.136ns (cell 0.110ns (80%), net 0.026ns (20%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT1=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.240          0.240          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.007          0.247          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.125          0.372          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x023y059z13         0.021          0.393          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkout
net (fo=152)                            0.193          0.586          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_parrall_1_7/O_diff_ndata_reg[5]_syn_3.clk
launch edge                             0.000    r     0.586               
--------------------------------------------------------------------  ---------------
clk2q               x039y051z0          0.066    f     0.652          pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_parrall_1_7/O_diff_ndata_reg[5]_syn_3.oqa
net (fo=1)                              0.026          0.678          net: u_lvds_rx_wrapper/u6_lvds_lane/u_p_n_data_comparison/I_diff_ndata[5],  ../../../user_source/hdl_source/p_n_data_comparison.v(6)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[5]_syn_3.ie
LUT1 (reg)          x039y051z2          0.044    f     0.722       1  net: u_lvds_rx_wrapper/u6_lvds_lane/u_p_n_data_comparison/S_rever_ndata[5],  ../../../user_source/hdl_source/p_n_data_comparison.v(16)
--------------------------------------------------------------------  ---------------
Arrival                                                0.722               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.259          0.259          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.008          0.267          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.135          0.402          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x023y059z13         0.026          0.428          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkout
net (fo=152)                            0.213          0.641          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[5]_syn_3.clk
capture edge                            0.000    r     0.641               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.655               
clock uncertainty                       0.120          0.775               
clock pessimism                        -0.055          0.720               
--------------------------------------------------------------------  ---------------
Required                                               0.720               
--------------------------------------------------------------------  ---------------
Slack                                                  0.002               

Slack               : 0.002ns
Begin Point         : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_parrall_1_7/O_diff_ndata_reg[6]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[6]_syn_3.ie (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.136ns (cell 0.110ns (80%), net 0.026ns (20%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT1=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.240          0.240          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.007          0.247          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.125          0.372          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x023y059z13         0.021          0.393          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkout
net (fo=152)                            0.192          0.585          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_parrall_1_7/O_diff_ndata_reg[6]_syn_3.clk
launch edge                             0.000    r     0.585               
--------------------------------------------------------------------  ---------------
clk2q               x041y049z0          0.066    f     0.651          pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_parrall_1_7/O_diff_ndata_reg[6]_syn_3.oqa
net (fo=1)                              0.026          0.677          net: u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/I_diff_ndata[6],  ../../../user_source/hdl_source/p_n_data_comparison.v(6)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[6]_syn_3.ie
LUT1 (reg)          x041y049z3          0.044    f     0.721       1  net: u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/S_rever_ndata[6],  ../../../user_source/hdl_source/p_n_data_comparison.v(16)
--------------------------------------------------------------------  ---------------
Arrival                                                0.721               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.259          0.259          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.008          0.267          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.135          0.402          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x023y059z13         0.026          0.428          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkout
net (fo=152)                            0.212          0.640          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[6]_syn_3.clk
capture edge                            0.000    r     0.640               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.654               
clock uncertainty                       0.120          0.774               
clock pessimism                        -0.055          0.719               
--------------------------------------------------------------------  ---------------
Required                                               0.719               
--------------------------------------------------------------------  ---------------
Slack                                                  0.002               

Slack               : 0.003ns
Begin Point         : u_lvds_rx_wrapper/u7_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[3]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u7_lvds_lane/u_p_n_data_comparison/O_phase_align_ndata_reg[4]_syn_3.imb (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.145ns (cell 0.092ns (63%), net 0.053ns (37%))
Clock Skew          : 0.008ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.240          0.240          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.007          0.247          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.125          0.372          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x023y059z13         0.021          0.393          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkout
net (fo=152)                            0.190          0.583          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[3]_syn_3.clk
launch edge                             0.000    r     0.583               
--------------------------------------------------------------------  ---------------
clk2q               x035y051z6          0.068    r     0.651          pin: u_lvds_rx_wrapper/u7_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[3]_syn_3.oqb
net (fo=1)                              0.053          0.704          net: u_lvds_rx_wrapper/u7_lvds_lane/u_p_n_data_comparison/S_rever_ndata[3],  ../../../user_source/hdl_source/p_n_data_comparison.v(16)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_p_n_data_comparison/O_phase_align_ndata_reg[4]_syn_3.imb
reg                 x035y051z3          0.024    f     0.728          net: u_lvds_rx_wrapper/u7_lvds_lane/u_error_dect/I_diff_ndata[3],  ../../../user_source/hdl_source/test/error_dect.v(7)
--------------------------------------------------------------------  ---------------
Arrival                                                0.728               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.259          0.259          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.008          0.267          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.135          0.402          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x023y059z13         0.026          0.428          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkout
net (fo=152)                            0.210          0.638          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_p_n_data_comparison/O_phase_align_ndata_reg[4]_syn_3.clk
capture edge                            0.000    r     0.638               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.652               
clock uncertainty                       0.120          0.772               
clock pessimism                        -0.047          0.725               
--------------------------------------------------------------------  ---------------
Required                                               0.725               
--------------------------------------------------------------------  ---------------
Slack                                                  0.003               

Slack               : 0.003ns
Begin Point         : u_lvds_rx_wrapper/u6_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[1]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u6_lvds_lane/u_p_n_data_comparison/O_phase_align_ndata_reg[4]_syn_3.imb (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.145ns (cell 0.092ns (63%), net 0.053ns (37%))
Clock Skew          : 0.008ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.240          0.240          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.007          0.247          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.125          0.372          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x023y059z13         0.021          0.393          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkout
net (fo=152)                            0.190          0.583          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[1]_syn_3.clk
launch edge                             0.000    r     0.583               
--------------------------------------------------------------------  ---------------
clk2q               x036y048z6          0.068    r     0.651          pin: u_lvds_rx_wrapper/u6_lvds_lane/u_p_n_data_comparison/S_rever_ndata_reg[1]_syn_3.oqb
net (fo=1)                              0.053          0.704          net: u_lvds_rx_wrapper/u6_lvds_lane/u_p_n_data_comparison/S_rever_ndata[1],  ../../../user_source/hdl_source/p_n_data_comparison.v(16)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_p_n_data_comparison/O_phase_align_ndata_reg[4]_syn_3.imb
reg                 x036y048z3          0.024    f     0.728          net: u_lvds_rx_wrapper/u6_lvds_lane/u_error_dect/I_diff_ndata[1],  ../../../user_source/hdl_source/test/error_dect.v(7)
--------------------------------------------------------------------  ---------------
Arrival                                                0.728               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.259          0.259          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.008          0.267          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.135          0.402          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x023y059z13         0.026          0.428          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkout
net (fo=152)                            0.210          0.638          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_p_n_data_comparison/O_phase_align_ndata_reg[4]_syn_3.clk
capture edge                            0.000    r     0.638               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.652               
clock uncertainty                       0.120          0.772               
clock pessimism                        -0.047          0.725               
--------------------------------------------------------------------  ---------------
Required                                               0.725               
--------------------------------------------------------------------  ---------------
Slack                                                  0.003               

Slack               : 0.004ns
Begin Point         : u_lvds_rx_wrapper/u6_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt_reg[3]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u6_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt_reg[4]_syn_3.ie (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.138ns (cell 0.112ns (81%), net 0.026ns (19%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.240          0.240          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.007          0.247          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.117          0.364          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk4.clkin
SCLK                x023y019z3          0.021          0.385          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk4.clkout
net (fo=22)                             0.187          0.572          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt_reg[3]_syn_3.clk
launch edge                             0.000    r     0.572               
--------------------------------------------------------------------  ---------------
clk2q               x012y037z6          0.068    r     0.640          pin: u_lvds_rx_wrapper/u6_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt_reg[3]_syn_3.oqb
net (fo=4)                              0.026          0.666          net: u_lvds_rx_wrapper/u6_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt[3],  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt_reg[4]_syn_3.ie
LUT5 (reg)          x012y037z7          0.044    f     0.710       1  net: u_lvds_rx_wrapper/u6_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt[4],  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.710               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.259          0.259          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.008          0.267          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.126          0.393          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk4.clkin
SCLK                x023y019z3          0.026          0.419          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk4.clkout
net (fo=22)                             0.207          0.626          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt_reg[4]_syn_3.clk
capture edge                            0.000    r     0.626               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.640               
clock uncertainty                       0.120          0.760               
clock pessimism                        -0.054          0.706               
--------------------------------------------------------------------  ---------------
Required                                               0.706               
--------------------------------------------------------------------  ---------------
Slack                                                  0.004               

Slack               : 0.004ns
Begin Point         : u_lvds_rx_wrapper/u7_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt_reg[3]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u7_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt_reg[4]_syn_3.ie (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.138ns (cell 0.112ns (81%), net 0.026ns (19%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.240          0.240          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.007          0.247          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.125          0.372          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x023y059z13         0.021          0.393          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkout
net (fo=152)                            0.193          0.586          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt_reg[3]_syn_3.clk
launch edge                             0.000    r     0.586               
--------------------------------------------------------------------  ---------------
clk2q               x026y051z2          0.068    r     0.654          pin: u_lvds_rx_wrapper/u7_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt_reg[3]_syn_3.oqb
net (fo=2)                              0.026          0.680          net: u_lvds_rx_wrapper/u7_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt[3],  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt_reg[4]_syn_3.ie
LUT5 (reg)          x026y051z1          0.044    f     0.724       1  net: u_lvds_rx_wrapper/u7_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt[4],  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.724               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.259          0.259          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.008          0.267          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.135          0.402          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x023y059z13         0.026          0.428          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2.clkout
net (fo=152)                            0.213          0.641          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt_reg[4]_syn_3.clk
capture edge                            0.000    r     0.641               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.655               
clock uncertainty                       0.120          0.775               
clock pessimism                        -0.055          0.720               
--------------------------------------------------------------------  ---------------
Required                                               0.720               
--------------------------------------------------------------------  ---------------
Slack                                                  0.004               

Slack               : 0.005ns
Begin Point         : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[10]_syn_3.clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[10]_syn_3.ima (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.147ns (cell 0.093ns (63%), net 0.054ns (37%))
Clock Skew          : 0.008ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.240          0.240          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.007          0.247          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.111          0.358          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1.clkin
SCLK                x023y019z12         0.021          0.379          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1.clkout
net (fo=126)                            0.189          0.568          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[10]_syn_3.clk
launch edge                             0.000    r     0.568               
--------------------------------------------------------------------  ---------------
clk2q               x031y035z3          0.066    f     0.634          pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[10]_syn_3.oqa
net (fo=1)                              0.054          0.688          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[10],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[10]_syn_3.ima
reg                 x031y035z6          0.027    f     0.715          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d[10],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(16)
--------------------------------------------------------------------  ---------------
Arrival                                                0.715               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.259          0.259          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z0          0.008          0.267          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.119          0.386          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1.clkin
SCLK                x023y019z12         0.026          0.412          pin: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1.clkout
net (fo=126)                            0.209          0.621          net: u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[10]_syn_3.clk
capture edge                            0.000    r     0.621               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.635               
clock uncertainty                       0.120          0.755               
clock pessimism                        -0.045          0.710               
--------------------------------------------------------------------  ---------------
Required                                               0.710               
--------------------------------------------------------------------  ---------------
Slack                                                  0.005               


----------------------------------------------------------------------------------------------------
Path Group     :     tx_clk_e_out0 -> tx_clk_e_out0
Type           :     Self
From Clock     :     tx_clk_e_out0
To Clock       :     tx_clk_e_out0
Min Period     :     1.753ns
Fmax           :     570.451MHz

Statistics:
Max            : WNS       3.846ns, TNS       0.000ns,         0 Viol Endpoints,         3 Total Endpoints,         3 Paths Analyzed
Min            : WNS       0.316ns, TNS       0.000ns,         0 Viol Endpoints,         3 Total Endpoints,         3 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.846ns
Begin Point         : u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d1_reg[5]_syn_2.clk (rising edge triggered by clock tx_clk_e_out0)
End Point           : O_lvds_tx_d6_syn_2.doq[5] (rising edge triggered by clock tx_clk_e_out0)
Check Type          : setup
Process             : slow_m40c
Budget              : 5.599ns
Data Path Delay     : 1.401ns (cell 0.126ns (8%), net 1.275ns (92%))
Clock Skew          : 0.154ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.206ns (sdc uncertainty: 0.000ns, default uncertainty: 0.206ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.738          0.738          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.488          1.226          pin: I_clk_syn_2.di
net (fo=3)          x043y079            0.059          1.285          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y079            0.814          2.099          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.621          2.720          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z17         0.016          2.736          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=3)                              0.301          3.037          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5.clkin
SCLK                x023y059z16         0.061          3.098          pin: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5.clkout
net (fo=9)                              0.535          3.633          net: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d1_reg[5]_syn_2.clk
launch edge                             0.000    r     3.633               
--------------------------------------------------------------------  ---------------
clk2q               x041y053z2          0.126    f     3.759          pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d1_reg[5]_syn_2.oqa
net (fo=1)                              1.275          5.034          net: u_lvds_tx_wrapper/u6_lvds_tx_parrall_7_1/I_data[5],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d6_syn_2.doq[5]
PAD (reg)           x043y076            0.000    f     5.034               
--------------------------------------------------------------------  ---------------
Arrival                                                5.034               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.678          0.678          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.448          1.126          pin: I_clk_syn_2.di
net (fo=3)          x043y079            0.053          1.179          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y079            0.703          1.882          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.558          2.440          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z17         0.014          2.454          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=3)                              0.270          2.724          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5.clkin
SCLK                x023y059z16         0.054          2.778          pin: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5.clkout
net (fo=9)                              0.376          3.154          net: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5_sclk_outnet,  NOFILE(0)
                                                                      pin: O_lvds_tx_d6_syn_2.opclk
capture edge                            5.599    r     8.753               
--------------------------------------------------------------------  ---------------
setup                                   0.008          8.761               
clock uncertainty                      -0.206          8.555               
clock pessimism                         0.325          8.880               
--------------------------------------------------------------------  ---------------
Required                                               8.880               
--------------------------------------------------------------------  ---------------
Slack                                                  3.846               

Slack               : 3.852ns
Begin Point         : u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[6]_syn_2.clk (rising edge triggered by clock tx_clk_e_out0)
End Point           : O_lvds_tx_d5_syn_2.doq[6] (rising edge triggered by clock tx_clk_e_out0)
Check Type          : setup
Process             : slow_m40c
Budget              : 5.599ns
Data Path Delay     : 1.394ns (cell 0.126ns (9%), net 1.268ns (91%))
Clock Skew          : 0.153ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.206ns (sdc uncertainty: 0.000ns, default uncertainty: 0.206ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.738          0.738          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.488          1.226          pin: I_clk_syn_2.di
net (fo=3)          x043y079            0.059          1.285          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y079            0.814          2.099          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.621          2.720          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z17         0.016          2.736          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=3)                              0.301          3.037          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5.clkin
SCLK                x023y059z16         0.061          3.098          pin: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5.clkout
net (fo=9)                              0.534          3.632          net: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[6]_syn_2.clk
launch edge                             0.000    r     3.632               
--------------------------------------------------------------------  ---------------
clk2q               x036y055z0          0.126    f     3.758          pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[6]_syn_2.oqa
net (fo=1)                              1.268          5.026          net: u_lvds_tx_wrapper/u5_lvds_tx_parrall_7_1/I_data[6],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d5_syn_2.doq[6]
PAD (reg)           x043y073            0.000    f     5.026               
--------------------------------------------------------------------  ---------------
Arrival                                                5.026               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.678          0.678          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.448          1.126          pin: I_clk_syn_2.di
net (fo=3)          x043y079            0.053          1.179          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y079            0.703          1.882          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.558          2.440          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z17         0.014          2.454          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=3)                              0.270          2.724          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5.clkin
SCLK                x023y059z16         0.054          2.778          pin: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5.clkout
net (fo=9)                              0.376          3.154          net: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5_sclk_outnet,  NOFILE(0)
                                                                      pin: O_lvds_tx_d5_syn_2.opclk
capture edge                            5.599    r     8.753               
--------------------------------------------------------------------  ---------------
setup                                   0.006          8.759               
clock uncertainty                      -0.206          8.553               
clock pessimism                         0.325          8.878               
--------------------------------------------------------------------  ---------------
Required                                               8.878               
--------------------------------------------------------------------  ---------------
Slack                                                  3.852               

Slack               : 3.883ns
Begin Point         : u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[0]_syn_2.clk (rising edge triggered by clock tx_clk_e_out0)
End Point           : O_lvds_tx_d5_syn_2.doq[0] (rising edge triggered by clock tx_clk_e_out0)
Check Type          : setup
Process             : slow_m40c
Budget              : 5.599ns
Data Path Delay     : 1.359ns (cell 0.126ns (9%), net 1.233ns (91%))
Clock Skew          : 0.154ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.206ns (sdc uncertainty: 0.000ns, default uncertainty: 0.206ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.738          0.738          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.488          1.226          pin: I_clk_syn_2.di
net (fo=3)          x043y079            0.059          1.285          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y079            0.814          2.099          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.621          2.720          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z17         0.016          2.736          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=3)                              0.301          3.037          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5.clkin
SCLK                x023y059z16         0.061          3.098          pin: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5.clkout
net (fo=9)                              0.535          3.633          net: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[0]_syn_2.clk
launch edge                             0.000    r     3.633               
--------------------------------------------------------------------  ---------------
clk2q               x033y058z0          0.126    f     3.759          pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[0]_syn_2.oqa
net (fo=1)                              1.233          4.992          net: u_lvds_tx_wrapper/u5_lvds_tx_parrall_7_1/I_data[0],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d5_syn_2.doq[0]
PAD (reg)           x043y073            0.000    f     4.992               
--------------------------------------------------------------------  ---------------
Arrival                                                4.992               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.678          0.678          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.448          1.126          pin: I_clk_syn_2.di
net (fo=3)          x043y079            0.053          1.179          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y079            0.703          1.882          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.558          2.440          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z17         0.014          2.454          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=3)                              0.270          2.724          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5.clkin
SCLK                x023y059z16         0.054          2.778          pin: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5.clkout
net (fo=9)                              0.376          3.154          net: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5_sclk_outnet,  NOFILE(0)
                                                                      pin: O_lvds_tx_d5_syn_2.opclk
capture edge                            5.599    r     8.753               
--------------------------------------------------------------------  ---------------
setup                                   0.003          8.756               
clock uncertainty                      -0.206          8.550               
clock pessimism                         0.325          8.875               
--------------------------------------------------------------------  ---------------
Required                                               8.875               
--------------------------------------------------------------------  ---------------
Slack                                                  3.883               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.316ns
Begin Point         : u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d1_reg[5]_syn_2.clk (rising edge triggered by clock tx_clk_e_out0)
End Point           : O_lvds_tx_d6_syn_2.doq[5] (rising edge triggered by clock tx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.432ns (cell 0.066ns (15%), net 0.366ns (85%))
Clock Skew          : 0.034ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.538          0.538          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.180          0.718          pin: I_clk_syn_2.di
net (fo=3)          x043y079            0.012          0.730          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y079            0.408          1.138          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.242          1.380          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z17         0.007          1.387          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=3)                              0.120          1.507          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5.clkin
SCLK                x023y059z16         0.021          1.528          pin: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5.clkout
net (fo=9)                              0.194          1.722          net: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d1_reg[5]_syn_2.clk
launch edge                             0.000    r     1.722               
--------------------------------------------------------------------  ---------------
clk2q               x041y053z2          0.066    f     1.788          pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d1_reg[5]_syn_2.oqa
net (fo=1)                              0.366          2.154          net: u_lvds_tx_wrapper/u6_lvds_tx_parrall_7_1/I_data[5],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d6_syn_2.doq[5]
PAD (reg)           x043y076            0.000    f     2.154               
--------------------------------------------------------------------  ---------------
Arrival                                                2.154               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.607          0.607          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.203          0.810          pin: I_clk_syn_2.di
net (fo=3)          x043y079            0.013          0.823          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y079            0.482          1.305          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.261          1.566          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z17         0.008          1.574          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=3)                              0.131          1.705          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5.clkin
SCLK                x023y059z16         0.026          1.731          pin: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5.clkout
net (fo=9)                              0.161          1.892          net: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5_sclk_outnet,  NOFILE(0)
                                                                      pin: O_lvds_tx_d6_syn_2.opclk
capture edge                            0.000    r     1.892               
--------------------------------------------------------------------  ---------------
hold                                    0.030          1.922               
clock uncertainty                       0.120          2.042               
clock pessimism                        -0.204          1.838               
--------------------------------------------------------------------  ---------------
Required                                               1.838               
--------------------------------------------------------------------  ---------------
Slack                                                  0.316               

Slack               : 0.331ns
Begin Point         : u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[6]_syn_2.clk (rising edge triggered by clock tx_clk_e_out0)
End Point           : O_lvds_tx_d5_syn_2.doq[6] (rising edge triggered by clock tx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.448ns (cell 0.066ns (14%), net 0.382ns (86%))
Clock Skew          : 0.032ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.538          0.538          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.180          0.718          pin: I_clk_syn_2.di
net (fo=3)          x043y079            0.012          0.730          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y079            0.408          1.138          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.242          1.380          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z17         0.007          1.387          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=3)                              0.120          1.507          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5.clkin
SCLK                x023y059z16         0.021          1.528          pin: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5.clkout
net (fo=9)                              0.192          1.720          net: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[6]_syn_2.clk
launch edge                             0.000    r     1.720               
--------------------------------------------------------------------  ---------------
clk2q               x036y055z0          0.066    f     1.786          pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[6]_syn_2.oqa
net (fo=1)                              0.382          2.168          net: u_lvds_tx_wrapper/u5_lvds_tx_parrall_7_1/I_data[6],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d5_syn_2.doq[6]
PAD (reg)           x043y073            0.000    f     2.168               
--------------------------------------------------------------------  ---------------
Arrival                                                2.168               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.607          0.607          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.203          0.810          pin: I_clk_syn_2.di
net (fo=3)          x043y079            0.013          0.823          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y079            0.482          1.305          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.261          1.566          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z17         0.008          1.574          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=3)                              0.131          1.705          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5.clkin
SCLK                x023y059z16         0.026          1.731          pin: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5.clkout
net (fo=9)                              0.161          1.892          net: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5_sclk_outnet,  NOFILE(0)
                                                                      pin: O_lvds_tx_d5_syn_2.opclk
capture edge                            0.000    r     1.892               
--------------------------------------------------------------------  ---------------
hold                                    0.029          1.921               
clock uncertainty                       0.120          2.041               
clock pessimism                        -0.204          1.837               
--------------------------------------------------------------------  ---------------
Required                                               1.837               
--------------------------------------------------------------------  ---------------
Slack                                                  0.331               

Slack               : 0.334ns
Begin Point         : u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[0]_syn_2.clk (rising edge triggered by clock tx_clk_e_out0)
End Point           : O_lvds_tx_d5_syn_2.doq[0] (rising edge triggered by clock tx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.448ns (cell 0.066ns (14%), net 0.382ns (86%))
Clock Skew          : 0.033ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.538          0.538          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.180          0.718          pin: I_clk_syn_2.di
net (fo=3)          x043y079            0.012          0.730          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y079            0.408          1.138          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.242          1.380          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z17         0.007          1.387          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=3)                              0.120          1.507          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5.clkin
SCLK                x023y059z16         0.021          1.528          pin: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5.clkout
net (fo=9)                              0.193          1.721          net: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[0]_syn_2.clk
launch edge                             0.000    r     1.721               
--------------------------------------------------------------------  ---------------
clk2q               x033y058z0          0.066    f     1.787          pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[0]_syn_2.oqa
net (fo=1)                              0.382          2.169          net: u_lvds_tx_wrapper/u5_lvds_tx_parrall_7_1/I_data[0],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d5_syn_2.doq[0]
PAD (reg)           x043y073            0.000    f     2.169               
--------------------------------------------------------------------  ---------------
Arrival                                                2.169               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.607          0.607          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.203          0.810          pin: I_clk_syn_2.di
net (fo=3)          x043y079            0.013          0.823          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y079            0.482          1.305          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.261          1.566          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z17         0.008          1.574          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=3)                              0.131          1.705          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5.clkin
SCLK                x023y059z16         0.026          1.731          pin: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5.clkout
net (fo=9)                              0.161          1.892          net: u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5_sclk_outnet,  NOFILE(0)
                                                                      pin: O_lvds_tx_d5_syn_2.opclk
capture edge                            0.000    r     1.892               
--------------------------------------------------------------------  ---------------
hold                                    0.027          1.919               
clock uncertainty                       0.120          2.039               
clock pessimism                        -0.204          1.835               
--------------------------------------------------------------------  ---------------
Required                                               1.835               
--------------------------------------------------------------------  ---------------
Slack                                                  0.334               


----------------------------------------------------------------------------------------------------
Path Group     :     tx_clk_o_out0 -> tx_clk_o_out0
Type           :     Self
From Clock     :     tx_clk_o_out0
To Clock       :     tx_clk_o_out0
Min Period     :     2.157ns
Fmax           :     463.607MHz

Statistics:
Max            : WNS       3.442ns, TNS       0.000ns,         0 Viol Endpoints,         3 Total Endpoints,         3 Paths Analyzed
Min            : WNS       0.257ns, TNS       0.000ns,         0 Viol Endpoints,         3 Total Endpoints,         3 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.442ns
Begin Point         : u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d1_reg[5]_syn_2.clk (rising edge triggered by clock tx_clk_o_out0)
End Point           : O_lvds_tx_d1_syn_2.doq[5] (rising edge triggered by clock tx_clk_o_out0)
Check Type          : setup
Process             : slow_m40c
Budget              : 5.599ns
Data Path Delay     : 1.801ns (cell 0.126ns (6%), net 1.675ns (94%))
Clock Skew          : 0.158ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.206ns (sdc uncertainty: 0.000ns, default uncertainty: 0.206ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.738          0.738          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.488          1.226          pin: I_clk_syn_2.di
net (fo=3)          x043y040            0.059          1.285          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y040            0.814          2.099          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.630          2.729          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z16         0.016          2.745          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=2)                              0.301          3.046          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8.clkin
SCLK                x023y059z19         0.061          3.107          pin: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8.clkout
net (fo=8)                              0.538          3.645          net: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d1_reg[5]_syn_2.clk
launch edge                             0.000    r     3.645               
--------------------------------------------------------------------  ---------------
clk2q               x032y046z4          0.126    f     3.771          pin: u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d1_reg[5]_syn_2.oqa
net (fo=1)                              1.675          5.446          net: u_lvds_tx_wrapper/u1_lvds_tx_parrall_7_1/I_data[5],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d1_syn_2.doq[5]
PAD (reg)           x043y067            0.000    f     5.446               
--------------------------------------------------------------------  ---------------
Arrival                                                5.446               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.678          0.678          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.448          1.126          pin: I_clk_syn_2.di
net (fo=3)          x043y040            0.053          1.179          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y040            0.703          1.882          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.565          2.447          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z16         0.014          2.461          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=2)                              0.270          2.731          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8.clkin
SCLK                x023y059z19         0.054          2.785          pin: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8.clkout
net (fo=8)                              0.375          3.160          net: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8_sclk_outnet,  NOFILE(0)
                                                                      pin: O_lvds_tx_d1_syn_2.opclk
capture edge                            5.599    r     8.759               
--------------------------------------------------------------------  ---------------
setup                                   0.008          8.767               
clock uncertainty                      -0.206          8.561               
clock pessimism                         0.327          8.888               
--------------------------------------------------------------------  ---------------
Required                                               8.888               
--------------------------------------------------------------------  ---------------
Slack                                                  3.442               

Slack               : 4.112ns
Begin Point         : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_20.clk (rising edge triggered by clock tx_clk_o_out0)
End Point           : O_lvds_tx_d0_syn_2.doq[6] (rising edge triggered by clock tx_clk_o_out0)
Check Type          : setup
Process             : slow_m40c
Budget              : 5.599ns
Data Path Delay     : 1.127ns (cell 0.126ns (11%), net 1.001ns (89%))
Clock Skew          : 0.160ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.206ns (sdc uncertainty: 0.000ns, default uncertainty: 0.206ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.738          0.738          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.488          1.226          pin: I_clk_syn_2.di
net (fo=3)          x043y040            0.059          1.285          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y040            0.814          2.099          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.630          2.729          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z16         0.016          2.745          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=2)                              0.301          3.046          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8.clkin
SCLK                x023y059z19         0.061          3.107          pin: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8.clkout
net (fo=8)                              0.538          3.645          net: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_20.clk
launch edge                             0.000    r     3.645               
--------------------------------------------------------------------  ---------------
clk2q               x033y044z0          0.126    f     3.771          pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_20.oqa
net (fo=1)                              1.001          4.772          net: u_lvds_tx_wrapper/u0_lvds_tx_parrall_7_1/I_data[6],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d0_syn_2.doq[6]
PAD (reg)           x043y047            0.000    f     4.772               
--------------------------------------------------------------------  ---------------
Arrival                                                4.772               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.678          0.678          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.448          1.126          pin: I_clk_syn_2.di
net (fo=3)          x043y040            0.053          1.179          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y040            0.703          1.882          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.565          2.447          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z16         0.014          2.461          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=2)                              0.270          2.731          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8.clkin
SCLK                x023y059z19         0.054          2.785          pin: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8.clkout
net (fo=8)                              0.373          3.158          net: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8_sclk_outnet,  NOFILE(0)
                                                                      pin: O_lvds_tx_d0_syn_2.opclk
capture edge                            5.599    r     8.757               
--------------------------------------------------------------------  ---------------
setup                                   0.006          8.763               
clock uncertainty                      -0.206          8.557               
clock pessimism                         0.327          8.884               
--------------------------------------------------------------------  ---------------
Required                                               8.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.112               

Slack               : 4.139ns
Begin Point         : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_20.clk (rising edge triggered by clock tx_clk_o_out0)
End Point           : O_lvds_tx_d0_syn_2.doq[0] (rising edge triggered by clock tx_clk_o_out0)
Check Type          : setup
Process             : slow_m40c
Budget              : 5.599ns
Data Path Delay     : 1.097ns (cell 0.137ns (12%), net 0.960ns (88%))
Clock Skew          : 0.160ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.206ns (sdc uncertainty: 0.000ns, default uncertainty: 0.206ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.738          0.738          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.488          1.226          pin: I_clk_syn_2.di
net (fo=3)          x043y040            0.059          1.285          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y040            0.814          2.099          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.630          2.729          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z16         0.016          2.745          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=2)                              0.301          3.046          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8.clkin
SCLK                x023y059z19         0.061          3.107          pin: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8.clkout
net (fo=8)                              0.538          3.645          net: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_20.clk
launch edge                             0.000    r     3.645               
--------------------------------------------------------------------  ---------------
clk2q               x033y044z0          0.137    r     3.782          pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_20.oqb
net (fo=1)                              0.960          4.742          net: u_lvds_tx_wrapper/u0_lvds_tx_parrall_7_1/I_data[0],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d0_syn_2.doq[0]
PAD (reg)           x043y047            0.000    f     4.742               
--------------------------------------------------------------------  ---------------
Arrival                                                4.742               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.678          0.678          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.448          1.126          pin: I_clk_syn_2.di
net (fo=3)          x043y040            0.053          1.179          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y040            0.703          1.882          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.565          2.447          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z16         0.014          2.461          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=2)                              0.270          2.731          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8.clkin
SCLK                x023y059z19         0.054          2.785          pin: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8.clkout
net (fo=8)                              0.373          3.158          net: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8_sclk_outnet,  NOFILE(0)
                                                                      pin: O_lvds_tx_d0_syn_2.opclk
capture edge                            5.599    r     8.757               
--------------------------------------------------------------------  ---------------
setup                                   0.003          8.760               
clock uncertainty                      -0.206          8.554               
clock pessimism                         0.327          8.881               
--------------------------------------------------------------------  ---------------
Required                                               8.881               
--------------------------------------------------------------------  ---------------
Slack                                                  4.139               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.257ns
Begin Point         : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_20.clk (rising edge triggered by clock tx_clk_o_out0)
End Point           : O_lvds_tx_d0_syn_2.doq[0] (rising edge triggered by clock tx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.367ns (cell 0.068ns (18%), net 0.299ns (82%))
Clock Skew          : 0.037ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.538          0.538          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.180          0.718          pin: I_clk_syn_2.di
net (fo=3)          x043y040            0.012          0.730          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y040            0.408          1.138          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.241          1.379          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z16         0.007          1.386          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=2)                              0.121          1.507          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8.clkin
SCLK                x023y059z19         0.021          1.528          pin: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8.clkout
net (fo=8)                              0.195          1.723          net: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_20.clk
launch edge                             0.000    r     1.723               
--------------------------------------------------------------------  ---------------
clk2q               x033y044z0          0.068    r     1.791          pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_20.oqb
net (fo=1)                              0.299          2.090          net: u_lvds_tx_wrapper/u0_lvds_tx_parrall_7_1/I_data[0],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d0_syn_2.doq[0]
PAD (reg)           x043y047            0.000    f     2.090               
--------------------------------------------------------------------  ---------------
Arrival                                                2.090               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.607          0.607          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.203          0.810          pin: I_clk_syn_2.di
net (fo=3)          x043y040            0.013          0.823          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y040            0.482          1.305          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.261          1.566          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z16         0.008          1.574          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=2)                              0.131          1.705          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8.clkin
SCLK                x023y059z19         0.026          1.731          pin: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8.clkout
net (fo=8)                              0.159          1.890          net: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8_sclk_outnet,  NOFILE(0)
                                                                      pin: O_lvds_tx_d0_syn_2.opclk
capture edge                            0.000    r     1.890               
--------------------------------------------------------------------  ---------------
hold                                    0.027          1.917               
clock uncertainty                       0.120          2.037               
clock pessimism                        -0.204          1.833               
--------------------------------------------------------------------  ---------------
Required                                               1.833               
--------------------------------------------------------------------  ---------------
Slack                                                  0.257               

Slack               : 0.258ns
Begin Point         : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_20.clk (rising edge triggered by clock tx_clk_o_out0)
End Point           : O_lvds_tx_d0_syn_2.doq[6] (rising edge triggered by clock tx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.370ns (cell 0.066ns (17%), net 0.304ns (83%))
Clock Skew          : 0.037ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.538          0.538          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.180          0.718          pin: I_clk_syn_2.di
net (fo=3)          x043y040            0.012          0.730          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y040            0.408          1.138          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.241          1.379          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z16         0.007          1.386          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=2)                              0.121          1.507          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8.clkin
SCLK                x023y059z19         0.021          1.528          pin: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8.clkout
net (fo=8)                              0.195          1.723          net: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_20.clk
launch edge                             0.000    r     1.723               
--------------------------------------------------------------------  ---------------
clk2q               x033y044z0          0.066    f     1.789          pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_20.oqa
net (fo=1)                              0.304          2.093          net: u_lvds_tx_wrapper/u0_lvds_tx_parrall_7_1/I_data[6],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d0_syn_2.doq[6]
PAD (reg)           x043y047            0.000    f     2.093               
--------------------------------------------------------------------  ---------------
Arrival                                                2.093               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.607          0.607          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.203          0.810          pin: I_clk_syn_2.di
net (fo=3)          x043y040            0.013          0.823          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y040            0.482          1.305          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.261          1.566          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z16         0.008          1.574          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=2)                              0.131          1.705          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8.clkin
SCLK                x023y059z19         0.026          1.731          pin: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8.clkout
net (fo=8)                              0.159          1.890          net: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8_sclk_outnet,  NOFILE(0)
                                                                      pin: O_lvds_tx_d0_syn_2.opclk
capture edge                            0.000    r     1.890               
--------------------------------------------------------------------  ---------------
hold                                    0.029          1.919               
clock uncertainty                       0.120          2.039               
clock pessimism                        -0.204          1.835               
--------------------------------------------------------------------  ---------------
Required                                               1.835               
--------------------------------------------------------------------  ---------------
Slack                                                  0.258               

Slack               : 0.472ns
Begin Point         : u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d1_reg[5]_syn_2.clk (rising edge triggered by clock tx_clk_o_out0)
End Point           : O_lvds_tx_d1_syn_2.doq[5] (rising edge triggered by clock tx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.587ns (cell 0.066ns (11%), net 0.521ns (89%))
Clock Skew          : 0.035ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.120ns (sdc uncertainty: 0.000ns, default uncertainty: 0.120ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.538          0.538          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.180          0.718          pin: I_clk_syn_2.di
net (fo=3)          x043y040            0.012          0.730          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y040            0.408          1.138          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.241          1.379          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z16         0.007          1.386          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=2)                              0.121          1.507          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8.clkin
SCLK                x023y059z19         0.021          1.528          pin: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8.clkout
net (fo=8)                              0.195          1.723          net: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d1_reg[5]_syn_2.clk
launch edge                             0.000    r     1.723               
--------------------------------------------------------------------  ---------------
clk2q               x032y046z4          0.066    f     1.789          pin: u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d1_reg[5]_syn_2.oqa
net (fo=1)                              0.521          2.310          net: u_lvds_tx_wrapper/u1_lvds_tx_parrall_7_1/I_data[5],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d1_syn_2.doq[5]
PAD (reg)           x043y067            0.000    f     2.310               
--------------------------------------------------------------------  ---------------
Arrival                                                2.310               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.607          0.607          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.203          0.810          pin: I_clk_syn_2.di
net (fo=3)          x043y040            0.013          0.823          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                 x043y040            0.482          1.305          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.261          1.566          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                x023y039z16         0.008          1.574          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=2)                              0.131          1.705          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8.clkin
SCLK                x023y059z19         0.026          1.731          pin: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8.clkout
net (fo=8)                              0.161          1.892          net: u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8_sclk_outnet,  NOFILE(0)
                                                                      pin: O_lvds_tx_d1_syn_2.opclk
capture edge                            0.000    r     1.892               
--------------------------------------------------------------------  ---------------
hold                                    0.030          1.922               
clock uncertainty                       0.120          2.042               
clock pessimism                        -0.204          1.838               
--------------------------------------------------------------------  ---------------
Required                                               1.838               
--------------------------------------------------------------------  ---------------
Slack                                                  0.472               


Inter clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     rx_clk_o_out0 -> I_clk
Type           :     Cross Domain
From Clock     :     rx_clk_o_out0
To Clock       :     I_clk

Statistics:
Max            : WNS       4.336ns, TNS       0.000ns,         0 Viol Endpoints,        66 Total Endpoints,        88 Paths Analyzed
Min            : WNS       0.012ns, TNS       0.000ns,         0 Viol Endpoints,        66 Total Endpoints,        88 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 4.336ns
Begin Point         : I_lvds_rxo_d0_n_syn_2.ipclk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[7]$U_cwc_bus_det/bus_reg_reg[6]_syn_2.ima (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 6.420ns (cell 0.697ns (10%), net 5.723ns (90%))
Clock Skew          : 1.086ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.266ns (sdc uncertainty: 0.000ns, default uncertainty: 0.266ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.587          0.587          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.016          0.603          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.310          0.913          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.061          0.974          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.417          1.391          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: I_lvds_rxo_d0_n_syn_2.ipclk
launch edge                            30.000    r    31.391               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x043y041            0.610    f    32.001          pin: I_lvds_rxo_d0_n_syn_2.diq[6]
net (fo=3)                              5.723         37.724          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_ndata[6],  ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(24)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[7]$U_cwc_bus_det/bus_reg_reg[6]_syn_2.ima
reg                 x026y039z1          0.087    r    37.811          net: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[7]$U_cwc_bus_det/bus_reg[6],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               37.811               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.678          0.678          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.448          1.126          pin: I_clk_syn_2.di
net (fo=3)                              0.545          1.671          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.014          1.685          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.257          1.942          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkin
SCLK                x023y019z13         0.054          1.996          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkout
net (fo=61)                             0.481          2.477          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[7]$U_cwc_bus_det/bus_reg_reg[6]_syn_2.clk
capture edge                           40.000    r    42.477               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         42.413               
clock uncertainty                      -0.266         42.147               
clock pessimism                         0.000         42.147               
--------------------------------------------------------------------  ---------------
Required                                              42.147               
--------------------------------------------------------------------  ---------------
Slack                                                  4.336               

Slack               : 5.317ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_p_n_data_comparison/O_phase_align_pdata_reg[5]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[2]$U_cwc_bus_det/bus_reg_reg[1]_syn_3.imb (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 5.345ns (cell 0.899ns (16%), net 4.446ns (84%))
Clock Skew          : 0.992ns
Logic Level         : 2 ( LUT6=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.266ns (sdc uncertainty: 0.000ns, default uncertainty: 0.266ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.587          0.587          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.016          0.603          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.281          0.884          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk3.clkin
SCLK                x023y019z14         0.061          0.945          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk3.clkout
net (fo=38)                             0.532          1.477          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_p_n_data_comparison/O_phase_align_pdata_reg[5]_syn_3.clk
launch edge                            30.000    r    31.477               
--------------------------------------------------------------------  ---------------
clk2q               x029y033z6          0.126    f    31.603          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_p_n_data_comparison/O_phase_align_pdata_reg[5]_syn_3.oqa
net (fo=2)                              0.565         32.168          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/I_deserial_data[5],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(6)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_p_n_data_comparison/S_positive_pdata_reg[2]_syn_3.ic
LUT6                x029y032z3          0.287    r    32.455       1  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_p_n_data_comparison/S_positive_pdata_reg[2]_syn_3.ofb
net (fo=1)                              2.039         34.494          net: u_lvds_rx_wrapper/u0_lvds_lane/u_error_dect/O_error_flag_n_syn_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[136]_syn_3.ib
LUT4                x025y032z6          0.408    f    34.902       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[136]_syn_3.ofb
net (fo=2)                              1.842         36.744          net: u_lvds_rx_wrapper/u0_lvds_lane/u_error_dect/O_error_flag,  ../../../user_source/hdl_source/test/error_dect.v(9)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[2]$U_cwc_bus_det/bus_reg_reg[1]_syn_3.imb
reg                 x019y036z4          0.078    r    36.822          net: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[6]$U_cwc_bus_det/din_r1,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               36.822               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.678          0.678          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.448          1.126          pin: I_clk_syn_2.di
net (fo=3)                              0.545          1.671          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.014          1.685          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.258          1.943          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkin
SCLK                x023y019z0          0.054          1.997          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkout
net (fo=293)                            0.472          2.469          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[2]$U_cwc_bus_det/bus_reg_reg[1]_syn_3.clk
capture edge                           40.000    r    42.469               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         42.405               
clock uncertainty                      -0.266         42.139               
clock pessimism                         0.000         42.139               
--------------------------------------------------------------------  ---------------
Required                                              42.139               
--------------------------------------------------------------------  ---------------
Slack                                                  5.317               

Slack               : 5.613ns
Begin Point         : I_lvds_rxo_d0_n_syn_2.ipclk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[19]_syn_2.ima (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 5.142ns (cell 0.814ns (15%), net 4.328ns (85%))
Clock Skew          : 1.085ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.266ns (sdc uncertainty: 0.000ns, default uncertainty: 0.266ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.587          0.587          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.016          0.603          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.310          0.913          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.061          0.974          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.417          1.391          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: I_lvds_rxo_d0_n_syn_2.ipclk
launch edge                            30.000    r    31.391               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x043y041            0.727    f    32.118          pin: I_lvds_rxo_d0_n_syn_2.diq[0]
net (fo=3)                              4.328         36.446          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_ndata[0],  ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(24)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[19]_syn_2.ima
reg                 x030y039z0          0.087    r    36.533          net: test_case/wrapper_cwc_top/pipe_watch/data_in_d1[19],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               36.533               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.678          0.678          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.448          1.126          pin: I_clk_syn_2.di
net (fo=3)                              0.545          1.671          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.014          1.685          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.257          1.942          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkin
SCLK                x023y019z13         0.054          1.996          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkout
net (fo=61)                             0.480          2.476          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[19]_syn_2.clk
capture edge                           40.000    r    42.476               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         42.412               
clock uncertainty                      -0.266         42.146               
clock pessimism                         0.000         42.146               
--------------------------------------------------------------------  ---------------
Required                                              42.146               
--------------------------------------------------------------------  ---------------
Slack                                                  5.613               

Slack               : 5.618ns
Begin Point         : I_lvds_rxo_d0_n_syn_2.ipclk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[7]$U_cwc_bus_det/bus_reg_reg[4]_syn_3.imb (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 5.138ns (cell 0.659ns (12%), net 4.479ns (88%))
Clock Skew          : 1.086ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.266ns (sdc uncertainty: 0.000ns, default uncertainty: 0.266ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.587          0.587          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.016          0.603          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.310          0.913          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.061          0.974          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.417          1.391          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: I_lvds_rxo_d0_n_syn_2.ipclk
launch edge                            30.000    r    31.391               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x043y041            0.581    f    31.972          pin: I_lvds_rxo_d0_n_syn_2.diq[3]
net (fo=3)                              4.479         36.451          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_ndata[3],  ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(24)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[7]$U_cwc_bus_det/bus_reg_reg[4]_syn_3.imb
reg                 x026y038z7          0.078    r    36.529          net: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[7]$U_cwc_bus_det/bus_reg[3],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               36.529               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.678          0.678          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.448          1.126          pin: I_clk_syn_2.di
net (fo=3)                              0.545          1.671          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.014          1.685          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.257          1.942          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkin
SCLK                x023y019z13         0.054          1.996          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkout
net (fo=61)                             0.481          2.477          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[7]$U_cwc_bus_det/bus_reg_reg[4]_syn_3.clk
capture edge                           40.000    r    42.477               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         42.413               
clock uncertainty                      -0.266         42.147               
clock pessimism                         0.000         42.147               
--------------------------------------------------------------------  ---------------
Required                                              42.147               
--------------------------------------------------------------------  ---------------
Slack                                                  5.618               

Slack               : 5.696ns
Begin Point         : I_lvds_rxo_d0_n_syn_2.ipclk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[7]$U_cwc_bus_det/bus_reg_reg[5]_syn_3.imb (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 5.060ns (cell 0.658ns (13%), net 4.402ns (87%))
Clock Skew          : 1.086ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.266ns (sdc uncertainty: 0.000ns, default uncertainty: 0.266ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.587          0.587          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.016          0.603          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.310          0.913          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.061          0.974          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.417          1.391          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: I_lvds_rxo_d0_n_syn_2.ipclk
launch edge                            30.000    r    31.391               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x043y041            0.580    f    31.971          pin: I_lvds_rxo_d0_n_syn_2.diq[2]
net (fo=3)                              4.402         36.373          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_ndata[2],  ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(24)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[7]$U_cwc_bus_det/bus_reg_reg[5]_syn_3.imb
reg                 x026y038z4          0.078    r    36.451          net: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[7]$U_cwc_bus_det/bus_reg[2],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               36.451               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.678          0.678          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.448          1.126          pin: I_clk_syn_2.di
net (fo=3)                              0.545          1.671          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.014          1.685          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.257          1.942          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkin
SCLK                x023y019z13         0.054          1.996          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkout
net (fo=61)                             0.481          2.477          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[7]$U_cwc_bus_det/bus_reg_reg[5]_syn_3.clk
capture edge                           40.000    r    42.477               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         42.413               
clock uncertainty                      -0.266         42.147               
clock pessimism                         0.000         42.147               
--------------------------------------------------------------------  ---------------
Required                                              42.147               
--------------------------------------------------------------------  ---------------
Slack                                                  5.696               

Slack               : 5.718ns
Begin Point         : I_lvds_rxo_d0_p_syn_2.ipclk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[6]_syn_3.ima (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 5.038ns (cell 0.697ns (13%), net 4.341ns (87%))
Clock Skew          : 1.086ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.266ns (sdc uncertainty: 0.000ns, default uncertainty: 0.266ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.587          0.587          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.016          0.603          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.310          0.913          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.061          0.974          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.417          1.391          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: I_lvds_rxo_d0_p_syn_2.ipclk
launch edge                            30.000    r    31.391               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x043y041            0.610    f    32.001          pin: I_lvds_rxo_d0_p_syn_2.diq[6]
net (fo=3)                              4.341         36.342          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_pdata[6],  ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(23)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[6]_syn_3.ima
reg                 x026y037z6          0.087    r    36.429          net: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg[6],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               36.429               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.678          0.678          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.448          1.126          pin: I_clk_syn_2.di
net (fo=3)                              0.545          1.671          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.014          1.685          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.257          1.942          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkin
SCLK                x023y019z13         0.054          1.996          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkout
net (fo=61)                             0.481          2.477          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[6]_syn_3.clk
capture edge                           40.000    r    42.477               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         42.413               
clock uncertainty                      -0.266         42.147               
clock pessimism                         0.000         42.147               
--------------------------------------------------------------------  ---------------
Required                                              42.147               
--------------------------------------------------------------------  ---------------
Slack                                                  5.718               

Slack               : 5.867ns
Begin Point         : I_lvds_rxo_d0_n_syn_2.ipclk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[21]_syn_3.ima (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 4.888ns (cell 0.667ns (13%), net 4.221ns (87%))
Clock Skew          : 1.085ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.266ns (sdc uncertainty: 0.000ns, default uncertainty: 0.266ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.587          0.587          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.016          0.603          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.310          0.913          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.061          0.974          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.417          1.391          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: I_lvds_rxo_d0_n_syn_2.ipclk
launch edge                            30.000    r    31.391               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x043y041            0.580    f    31.971          pin: I_lvds_rxo_d0_n_syn_2.diq[2]
net (fo=3)                              4.221         36.192          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_ndata[2],  ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(24)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[21]_syn_3.ima
reg                 x029y039z4          0.087    r    36.279          net: test_case/wrapper_cwc_top/pipe_watch/data_in_d1[21],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               36.279               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.678          0.678          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.448          1.126          pin: I_clk_syn_2.di
net (fo=3)                              0.545          1.671          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.014          1.685          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.257          1.942          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkin
SCLK                x023y019z13         0.054          1.996          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkout
net (fo=61)                             0.480          2.476          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[21]_syn_3.clk
capture edge                           40.000    r    42.476               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         42.412               
clock uncertainty                      -0.266         42.146               
clock pessimism                         0.000         42.146               
--------------------------------------------------------------------  ---------------
Required                                              42.146               
--------------------------------------------------------------------  ---------------
Slack                                                  5.867               

Slack               : 5.995ns
Begin Point         : I_lvds_rxo_d0_n_syn_2.ipclk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[25]_syn_3.ima (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 4.760ns (cell 0.697ns (14%), net 4.063ns (86%))
Clock Skew          : 1.085ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.266ns (sdc uncertainty: 0.000ns, default uncertainty: 0.266ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.587          0.587          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.016          0.603          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.310          0.913          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.061          0.974          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.417          1.391          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: I_lvds_rxo_d0_n_syn_2.ipclk
launch edge                            30.000    r    31.391               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x043y041            0.610    f    32.001          pin: I_lvds_rxo_d0_n_syn_2.diq[6]
net (fo=3)                              4.063         36.064          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_ndata[6],  ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(24)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[25]_syn_3.ima
reg                 x030y038z6          0.087    r    36.151          net: test_case/wrapper_cwc_top/pipe_watch/data_in_d1[25],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               36.151               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.678          0.678          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.448          1.126          pin: I_clk_syn_2.di
net (fo=3)                              0.545          1.671          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.014          1.685          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.257          1.942          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkin
SCLK                x023y019z13         0.054          1.996          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkout
net (fo=61)                             0.480          2.476          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[25]_syn_3.clk
capture edge                           40.000    r    42.476               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         42.412               
clock uncertainty                      -0.266         42.146               
clock pessimism                         0.000         42.146               
--------------------------------------------------------------------  ---------------
Required                                              42.146               
--------------------------------------------------------------------  ---------------
Slack                                                  5.995               

Slack               : 6.204ns
Begin Point         : I_lvds_rxo_d0_n_syn_2.ipclk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[25]_syn_3.imb (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 4.551ns (cell 0.659ns (14%), net 3.892ns (86%))
Clock Skew          : 1.085ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.266ns (sdc uncertainty: 0.000ns, default uncertainty: 0.266ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.587          0.587          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.016          0.603          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.310          0.913          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.061          0.974          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.417          1.391          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: I_lvds_rxo_d0_n_syn_2.ipclk
launch edge                            30.000    r    31.391               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x043y041            0.581    f    31.972          pin: I_lvds_rxo_d0_n_syn_2.diq[5]
net (fo=3)                              3.892         35.864          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_ndata[5],  ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(24)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[25]_syn_3.imb
reg                 x030y038z6          0.078    r    35.942          net: test_case/wrapper_cwc_top/pipe_watch/data_in_d1[24],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               35.942               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.678          0.678          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.448          1.126          pin: I_clk_syn_2.di
net (fo=3)                              0.545          1.671          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.014          1.685          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.257          1.942          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkin
SCLK                x023y019z13         0.054          1.996          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkout
net (fo=61)                             0.480          2.476          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[25]_syn_3.clk
capture edge                           40.000    r    42.476               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         42.412               
clock uncertainty                      -0.266         42.146               
clock pessimism                         0.000         42.146               
--------------------------------------------------------------------  ---------------
Required                                              42.146               
--------------------------------------------------------------------  ---------------
Slack                                                  6.204               

Slack               : 6.313ns
Begin Point         : I_lvds_rxo_d0_p_syn_2.ipclk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[3]_syn_3.ima (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_m40c
Budget              : 10.000ns
Data Path Delay     : 4.442ns (cell 0.668ns (15%), net 3.774ns (85%))
Clock Skew          : 1.085ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.266ns (sdc uncertainty: 0.000ns, default uncertainty: 0.266ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.587          0.587          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.016          0.603          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.310          0.913          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.061          0.974          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.417          1.391          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: I_lvds_rxo_d0_p_syn_2.ipclk
launch edge                            30.000    r    31.391               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x043y041            0.581    f    31.972          pin: I_lvds_rxo_d0_p_syn_2.diq[3]
net (fo=3)                              3.774         35.746          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_pdata[3],  ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(23)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[3]_syn_3.ima
reg                 x029y036z0          0.087    r    35.833          net: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg[3],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               35.833               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.678          0.678          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.448          1.126          pin: I_clk_syn_2.di
net (fo=3)                              0.545          1.671          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.014          1.685          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.257          1.942          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkin
SCLK                x023y019z13         0.054          1.996          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkout
net (fo=61)                             0.480          2.476          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[3]_syn_3.clk
capture edge                           40.000    r    42.476               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         42.412               
clock uncertainty                      -0.266         42.146               
clock pessimism                         0.000         42.146               
--------------------------------------------------------------------  ---------------
Required                                              42.146               
--------------------------------------------------------------------  ---------------
Slack                                                  6.313               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.012ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_data_reg[3]_syn_2.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[13]_syn_3.ima (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.886ns (cell 0.095ns (10%), net 0.791ns (90%))
Clock Skew          : 0.860ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.233          0.233          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.007          0.240          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.117          0.357          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk3.clkin
SCLK                x023y019z2          0.021          0.378          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk3.clkout
net (fo=48)                             0.187          0.565          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_data_reg[3]_syn_2.clk
launch edge                             0.000    r     0.565               
--------------------------------------------------------------------  ---------------
clk2q               x021y028z1          0.068    r     0.633          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_data_reg[3]_syn_2.oqb
net (fo=3)                              0.791          1.424          net: u_lvds_rx_wrapper/u_rgb_error_dect_o/I_RGB_data[19],  ../../../user_source/hdl_source/test/rgb_error_dect.v(5)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[13]_syn_3.ima
reg                 x020y031z6          0.027    f     1.451          net: test_case/wrapper_cwc_top/pipe_watch/data_in_d1[13],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.451               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.607          0.607          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.203          0.810          pin: I_clk_syn_2.di
net (fo=3)                              0.251          1.061          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.008          1.069          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.124          1.193          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkin
SCLK                x023y019z0          0.026          1.219          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkout
net (fo=293)                            0.206          1.425          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[13]_syn_3.clk
capture edge                            0.000    r     1.425               
--------------------------------------------------------------------  ---------------
hold                                    0.014          1.439               
clock uncertainty                       0.000          1.439               
clock pessimism                         0.000          1.439               
--------------------------------------------------------------------  ---------------
Required                                               1.439               
--------------------------------------------------------------------  ---------------
Slack                                                  0.012               

Slack               : 0.014ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_valid_reg_syn_6.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[5]$U_cwc_bus_det/din_r1_reg_syn_4.ima (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.888ns (cell 0.095ns (10%), net 0.793ns (90%))
Clock Skew          : 0.860ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.233          0.233          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.007          0.240          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.117          0.357          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk3.clkin
SCLK                x023y019z2          0.021          0.378          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk3.clkout
net (fo=48)                             0.188          0.566          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_valid_reg_syn_6.clk
launch edge                             0.000    r     0.566               
--------------------------------------------------------------------  ---------------
clk2q               x022y029z7          0.068    r     0.634          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_valid_reg_syn_6.oqb
net (fo=3)                              0.793          1.427          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_valid,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(8)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[5]$U_cwc_bus_det/din_r1_reg_syn_4.ima
reg                 x022y030z6          0.027    f     1.454          net: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[5]$U_cwc_bus_det/din_r1,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.454               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.607          0.607          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.203          0.810          pin: I_clk_syn_2.di
net (fo=3)                              0.251          1.061          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.008          1.069          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.124          1.193          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkin
SCLK                x023y019z0          0.026          1.219          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkout
net (fo=293)                            0.207          1.426          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[5]$U_cwc_bus_det/din_r1_reg_syn_4.clk
capture edge                            0.000    r     1.426               
--------------------------------------------------------------------  ---------------
hold                                    0.014          1.440               
clock uncertainty                       0.000          1.440               
clock pessimism                         0.000          1.440               
--------------------------------------------------------------------  ---------------
Required                                               1.440               
--------------------------------------------------------------------  ---------------
Slack                                                  0.014               

Slack               : 0.019ns
Begin Point         : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/O_align_data_reg[2]_syn_2.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[6]_syn_3.imb (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.936ns (cell 0.092ns (9%), net 0.844ns (91%))
Clock Skew          : 0.853ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.050ns (sdc uncertainty: 0.000ns, default uncertainty: 0.050ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.233          0.233          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.007          0.240          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.124          0.364          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.021          0.385          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.188          0.573          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/O_align_data_reg[2]_syn_2.clk
launch edge                             0.000    r     0.573               
--------------------------------------------------------------------  ---------------
clk2q               x031y043z1          0.068    r     0.641          pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/O_align_data_reg[2]_syn_2.oqb
net (fo=3)                              0.844          1.485          net: u_lvds_rx_wrapper/u_rgb_error_dect_o/I_RGB_data[11],  ../../../user_source/hdl_source/test/rgb_error_dect.v(5)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[6]_syn_3.imb
reg                 x022y036z1          0.024    f     1.509          net: test_case/wrapper_cwc_top/pipe_watch/data_in_d1[4],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.509               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.607          0.607          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.203          0.810          pin: I_clk_syn_2.di
net (fo=3)                              0.251          1.061          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.008          1.069          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.124          1.193          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkin
SCLK                x023y019z0          0.026          1.219          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkout
net (fo=293)                            0.207          1.426          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[6]_syn_3.clk
capture edge                            0.000    r     1.426               
--------------------------------------------------------------------  ---------------
hold                                    0.014          1.440               
clock uncertainty                       0.050          1.490               
clock pessimism                         0.000          1.490               
--------------------------------------------------------------------  ---------------
Required                                               1.490               
--------------------------------------------------------------------  ---------------
Slack                                                  0.019               

Slack               : 0.032ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_data_reg[1]_syn_2.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[11]_syn_3.ima (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.907ns (cell 0.095ns (10%), net 0.812ns (90%))
Clock Skew          : 0.861ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.233          0.233          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.007          0.240          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.117          0.357          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk3.clkin
SCLK                x023y019z2          0.021          0.378          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk3.clkout
net (fo=48)                             0.187          0.565          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_data_reg[1]_syn_2.clk
launch edge                             0.000    r     0.565               
--------------------------------------------------------------------  ---------------
clk2q               x021y029z0          0.068    r     0.633          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_data_reg[1]_syn_2.oqb
net (fo=3)                              0.812          1.445          net: u_lvds_rx_wrapper/u_rgb_error_dect_o/I_RGB_data[17],  ../../../user_source/hdl_source/test/rgb_error_dect.v(5)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[11]_syn_3.ima
reg                 x022y031z7          0.027    f     1.472          net: test_case/wrapper_cwc_top/pipe_watch/data_in_d1[11],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.472               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.607          0.607          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.203          0.810          pin: I_clk_syn_2.di
net (fo=3)                              0.251          1.061          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.008          1.069          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.124          1.193          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkin
SCLK                x023y019z0          0.026          1.219          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkout
net (fo=293)                            0.207          1.426          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[11]_syn_3.clk
capture edge                            0.000    r     1.426               
--------------------------------------------------------------------  ---------------
hold                                    0.014          1.440               
clock uncertainty                       0.000          1.440               
clock pessimism                         0.000          1.440               
--------------------------------------------------------------------  ---------------
Required                                               1.440               
--------------------------------------------------------------------  ---------------
Slack                                                  0.032               

Slack               : 0.042ns
Begin Point         : I_lvds_rxo_d0_p_syn_2.ipclk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[4]_syn_3.ima (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.999ns (cell 0.166ns (16%), net 0.833ns (84%))
Clock Skew          : 0.893ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.050ns (sdc uncertainty: 0.000ns, default uncertainty: 0.050ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.233          0.233          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.007          0.240          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.124          0.364          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.021          0.385          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.148          0.533          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: I_lvds_rxo_d0_p_syn_2.ipclk
launch edge                             0.000    r     0.533               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x043y041            0.139    r     0.672          pin: I_lvds_rxo_d0_p_syn_2.diq[4]
net (fo=3)                              0.833          1.505          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_pdata[4],  ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(23)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[4]_syn_3.ima
reg                 x026y036z2          0.027    f     1.532          net: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg[4],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.532               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.607          0.607          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.203          0.810          pin: I_clk_syn_2.di
net (fo=3)                              0.251          1.061          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.008          1.069          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.121          1.190          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkin
SCLK                x023y019z13         0.026          1.216          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkout
net (fo=61)                             0.210          1.426          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[4]_syn_3.clk
capture edge                            0.000    r     1.426               
--------------------------------------------------------------------  ---------------
hold                                    0.014          1.440               
clock uncertainty                       0.050          1.490               
clock pessimism                         0.000          1.490               
--------------------------------------------------------------------  ---------------
Required                                               1.490               
--------------------------------------------------------------------  ---------------
Slack                                                  0.042               

Slack               : 0.046ns
Begin Point         : I_lvds_rxo_d0_p_syn_2.ipclk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[29]_syn_3.ima (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 1.002ns (cell 0.167ns (16%), net 0.835ns (84%))
Clock Skew          : 0.892ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.050ns (sdc uncertainty: 0.000ns, default uncertainty: 0.050ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.233          0.233          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.007          0.240          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.124          0.364          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.021          0.385          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.148          0.533          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: I_lvds_rxo_d0_p_syn_2.ipclk
launch edge                             0.000    r     0.533               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x043y041            0.140    r     0.673          pin: I_lvds_rxo_d0_p_syn_2.diq[3]
net (fo=3)                              0.835          1.508          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_pdata[3],  ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(23)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[29]_syn_3.ima
reg                 x029y039z5          0.027    f     1.535          net: test_case/wrapper_cwc_top/pipe_watch/data_in_d1[29],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.535               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.607          0.607          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.203          0.810          pin: I_clk_syn_2.di
net (fo=3)                              0.251          1.061          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.008          1.069          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.121          1.190          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkin
SCLK                x023y019z13         0.026          1.216          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkout
net (fo=61)                             0.209          1.425          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[29]_syn_3.clk
capture edge                            0.000    r     1.425               
--------------------------------------------------------------------  ---------------
hold                                    0.014          1.439               
clock uncertainty                       0.050          1.489               
clock pessimism                         0.000          1.489               
--------------------------------------------------------------------  ---------------
Required                                               1.489               
--------------------------------------------------------------------  ---------------
Slack                                                  0.046               

Slack               : 0.050ns
Begin Point         : u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/O_align_valid_reg_syn_7.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[0]$U_cwc_bus_det/din_r1_reg_syn_3.ima (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.966ns (cell 0.095ns (9%), net 0.871ns (91%))
Clock Skew          : 0.852ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.050ns (sdc uncertainty: 0.000ns, default uncertainty: 0.050ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.233          0.233          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.007          0.240          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.124          0.364          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.021          0.385          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.189          0.574          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/O_align_valid_reg_syn_7.clk
launch edge                             0.000    r     0.574               
--------------------------------------------------------------------  ---------------
clk2q               x029y040z7          0.068    r     0.642          pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/O_align_valid_reg_syn_7.oqb
net (fo=3)                              0.871          1.513          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/O_align_valid,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(8)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[0]$U_cwc_bus_det/din_r1_reg_syn_3.ima
reg                 x026y039z0          0.027    f     1.540          net: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[0]$U_cwc_bus_det/din_r1,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.540               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.607          0.607          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.203          0.810          pin: I_clk_syn_2.di
net (fo=3)                              0.251          1.061          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.008          1.069          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.121          1.190          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkin
SCLK                x023y019z13         0.026          1.216          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkout
net (fo=61)                             0.210          1.426          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[0]$U_cwc_bus_det/din_r1_reg_syn_3.clk
capture edge                            0.000    r     1.426               
--------------------------------------------------------------------  ---------------
hold                                    0.014          1.440               
clock uncertainty                       0.050          1.490               
clock pessimism                         0.000          1.490               
--------------------------------------------------------------------  ---------------
Required                                               1.490               
--------------------------------------------------------------------  ---------------
Slack                                                  0.050               

Slack               : 0.067ns
Begin Point         : I_lvds_rxo_d0_p_syn_2.ipclk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[31]_syn_3.imb (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.984ns (cell 0.163ns (16%), net 0.821ns (84%))
Clock Skew          : 0.903ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.233          0.233          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.007          0.240          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.124          0.364          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.021          0.385          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.148          0.533          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: I_lvds_rxo_d0_p_syn_2.ipclk
launch edge                             0.000    r     0.533               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x043y041            0.139    r     0.672          pin: I_lvds_rxo_d0_p_syn_2.diq[4]
net (fo=3)                              0.821          1.493          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_pdata[4],  ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(23)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[31]_syn_3.imb
reg                 x029y040z2          0.024    f     1.517          net: test_case/wrapper_cwc_top/pipe_watch/data_in_d1[30],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.517               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.607          0.607          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.203          0.810          pin: I_clk_syn_2.di
net (fo=3)                              0.251          1.061          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.008          1.069          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.129          1.198          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk4.clkin
SCLK                x023y059z15         0.026          1.224          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk4.clkout
net (fo=27)                             0.212          1.436          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[31]_syn_3.clk
capture edge                            0.000    r     1.436               
--------------------------------------------------------------------  ---------------
hold                                    0.014          1.450               
clock uncertainty                       0.000          1.450               
clock pessimism                         0.000          1.450               
--------------------------------------------------------------------  ---------------
Required                                               1.450               
--------------------------------------------------------------------  ---------------
Slack                                                  0.067               

Slack               : 0.070ns
Begin Point         : u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/O_align_valid_reg_syn_7.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[3]_syn_3.imb (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.985ns (cell 0.090ns (9%), net 0.895ns (91%))
Clock Skew          : 0.851ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.050ns (sdc uncertainty: 0.000ns, default uncertainty: 0.050ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.233          0.233          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.007          0.240          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.124          0.364          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.021          0.385          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.189          0.574          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/O_align_valid_reg_syn_7.clk
launch edge                             0.000    r     0.574               
--------------------------------------------------------------------  ---------------
clk2q               x029y040z7          0.066    f     0.640          pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/O_align_valid_reg_syn_7.oqa
net (fo=3)                              0.895          1.535          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/O_align_valid,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(8)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[3]_syn_3.imb
reg                 x029y036z0          0.024    f     1.559          net: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[3]$U_cwc_bus_det/din_r1,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.559               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.607          0.607          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.203          0.810          pin: I_clk_syn_2.di
net (fo=3)                              0.251          1.061          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.008          1.069          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.121          1.190          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkin
SCLK                x023y019z13         0.026          1.216          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkout
net (fo=61)                             0.209          1.425          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[8]$U_cwc_bus_det/bus_reg_reg[3]_syn_3.clk
capture edge                            0.000    r     1.425               
--------------------------------------------------------------------  ---------------
hold                                    0.014          1.439               
clock uncertainty                       0.050          1.489               
clock pessimism                         0.000          1.489               
--------------------------------------------------------------------  ---------------
Required                                               1.489               
--------------------------------------------------------------------  ---------------
Slack                                                  0.070               

Slack               : 0.071ns
Begin Point         : u_lvds_rx_wrapper/u_rgb_error_dect_o/S_g_data_reg[6]_syn_3.clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[3]_syn_3.imb (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.987ns (cell 0.092ns (9%), net 0.895ns (91%))
Clock Skew          : 0.852ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.050ns (sdc uncertainty: 0.000ns, default uncertainty: 0.050ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.233          0.233          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                x023y039z1          0.007          0.240          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=4)                              0.124          0.364          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x023y059z12         0.021          0.385          pin: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1.clkout
net (fo=189)                            0.189          0.574          net: u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u_rgb_error_dect_o/S_g_data_reg[6]_syn_3.clk
launch edge                             0.000    r     0.574               
--------------------------------------------------------------------  ---------------
clk2q               x029y043z0          0.068    r     0.642          pin: u_lvds_rx_wrapper/u_rgb_error_dect_o/S_g_data_reg[6]_syn_3.oqb
net (fo=3)                              0.895          1.537          net: u_lvds_rx_wrapper/u_rgb_error_dect_o/I_RGB_data[9],  ../../../user_source/hdl_source/test/rgb_error_dect.v(5)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[3]_syn_3.imb
reg                 x022y033z7          0.024    f     1.561          net: test_case/wrapper_cwc_top/pipe_watch/data_in_d1[2],  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.561               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                 x043y056            0.607          0.607          pin: I_clk_syn_2.sg09_di
PAD                 x043y056            0.203          0.810          pin: I_clk_syn_2.di
net (fo=3)                              0.251          1.061          net: test_case/wrapper_cwc_top/cwc_trig_clk,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x023y039z19         0.008          1.069          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=4)                              0.124          1.193          net: test_case/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkin
SCLK                x023y019z0          0.026          1.219          pin: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkout
net (fo=293)                            0.207          1.426          net: test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: test_case/wrapper_cwc_top/pipe_watch/data_in_d1_reg[3]_syn_3.clk
capture edge                            0.000    r     1.426               
--------------------------------------------------------------------  ---------------
hold                                    0.014          1.440               
clock uncertainty                       0.050          1.490               
clock pessimism                         0.000          1.490               
--------------------------------------------------------------------  ---------------
Required                                               1.490               
--------------------------------------------------------------------  ---------------
Slack                                                  0.071               


IP timing
--------------------------------------------------

Timing details for PH1P_PHY_CONFIG_V2
------------------------------

Timing details for config_inst
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.cwc_tck_o -> config_inst.tck_i
Type           :     Same Domain
From Clock     :     config_inst.cwc_tck_o
To Clock       :     config_inst.tck_i
Min Period     :     17.524ns
Fmax           :     57.065MHz

Statistics:
Max            : WNS      41.238ns, TNS       0.000ns,         0 Viol Endpoints,         2 Total Endpoints,        12 Paths Analyzed
Min            : WNS      51.986ns, TNS       0.000ns,         0 Viol Endpoints,         2 Total Endpoints,        12 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 41.238ns
Begin Point         : debug_hub_top/U_0_register/stat_sel_up_d1_reg_syn_4.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : config_inst.ipb_out_i (falling edge triggered by clock config_inst.tck_i)
Check Type          : setup
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 4.068ns (cell 0.391ns (9%), net 3.677ns (91%))
Clock Skew          : 4.594ns
Logic Level         : 2 ( LUT6=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.700          0.700          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.700          pin: config_inst.cwc_tck_o
net (fo=1)                              2.973          3.673          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.016          3.689          pin: config_inst_syn_1.clkout
net (fo=4)                              0.309          3.998          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_r_bk3.clkin
SCLK                x023y059z14         0.061          4.059          pin: config_inst_syn_1_auto_created_sclk_s_1_r_bk3.clkout
net (fo=41)                             0.535          4.594          net: config_inst_syn_1_auto_created_sclk_s_1_r_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_up_d1_reg_syn_4.clk
launch edge                             0.000    r     4.594               
--------------------------------------------------------------------  ---------------
clk2q               x025y044z2          0.137    r     4.731          pin: debug_hub_top/U_0_register/stat_sel_up_d1_reg_syn_4.oqb
net (fo=2)                              0.587          5.318          net: debug_hub_top/U_0_register/cwc_vpi_sel[0],  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[107]_syn_3.ia
LUT6                x025y046z2          0.408    f     5.726       1  pin: debug_hub_top/U_0_register/ctrl_shift_reg[107]_syn_3.ofb
net (fo=9)                              1.339          7.065          net: debug_hub_top/U_0_register/ip_selected,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u_lvds_rx_wrapper/u_rgb_error_dect_e/S_r_data_reg[6]_syn_3.id
LUT2                x030y031z3          0.266    f     7.331       2  pin: u_lvds_rx_wrapper/u_rgb_error_dect_e/S_r_data_reg[6]_syn_3.ofa
net (fo=1)          x047y004            1.751          9.082          net: cwc_jtdo1,  NOFILE(0)
                                                                      pin: config_inst.ipb_out_i
--------------------------------------------------------------------  ---------------
Arrival                                                9.082               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
capture edge                           50.000    f    50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x047y004            0.420         50.420               
clock uncertainty                      -0.100         50.320               
clock pessimism                         0.000         50.320               
--------------------------------------------------------------------  ---------------
Required                                              50.320               
--------------------------------------------------------------------  ---------------
Slack                                                 41.238               

Slack               : 41.356ns
Begin Point         : debug_hub_top/U_0_register/stat_sel_up_d1_reg_syn_4.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : config_inst.ipa_out_i (falling edge triggered by clock config_inst.tck_i)
Check Type          : setup
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 3.950ns (cell 0.475ns (12%), net 3.475ns (88%))
Clock Skew          : 4.594ns
Logic Level         : 2 ( LUT6=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.700          0.700          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.700          pin: config_inst.cwc_tck_o
net (fo=1)                              2.973          3.673          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.016          3.689          pin: config_inst_syn_1.clkout
net (fo=4)                              0.309          3.998          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_r_bk3.clkin
SCLK                x023y059z14         0.061          4.059          pin: config_inst_syn_1_auto_created_sclk_s_1_r_bk3.clkout
net (fo=41)                             0.535          4.594          net: config_inst_syn_1_auto_created_sclk_s_1_r_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_up_d1_reg_syn_4.clk
launch edge                             0.000    r     4.594               
--------------------------------------------------------------------  ---------------
clk2q               x025y044z2          0.137    r     4.731          pin: debug_hub_top/U_0_register/stat_sel_up_d1_reg_syn_4.oqb
net (fo=2)                              0.587          5.318          net: debug_hub_top/U_0_register/cwc_vpi_sel[0],  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[107]_syn_3.ia
LUT6                x025y046z2          0.408    f     5.726       1  pin: debug_hub_top/U_0_register/ctrl_shift_reg[107]_syn_3.ofb
net (fo=9)                              0.799          6.525          net: debug_hub_top/U_0_register/ip_selected,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_7.ia
LUT2                x026y033z5          0.399    f     6.924       2  pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_7.ofb
net (fo=1)          x047y004            2.089          9.013          net: cwc_jtdo0,  NOFILE(0)
                                                                      pin: config_inst.ipa_out_i
--------------------------------------------------------------------  ---------------
Arrival                                                9.013               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
capture edge                           50.000    f    50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x047y004            0.469         50.469               
clock uncertainty                      -0.100         50.369               
clock pessimism                         0.000         50.369               
--------------------------------------------------------------------  ---------------
Required                                              50.369               
--------------------------------------------------------------------  ---------------
Slack                                                 41.356               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 51.986ns
Begin Point         : debug_hub_top/U_0_register/stat_shift_reg[0]_syn_2.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : config_inst.ipb_out_i (falling edge triggered by clock config_inst.tck_i)
Check Type          : hold
Process             : fast_125c
Budget              : 50.000ns
Data Path Delay     : 0.549ns (cell -0.311ns (-56%), net 0.860ns (156%))
Clock Skew          : 1.587ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.150ns (sdc uncertainty: 0.100ns, default uncertainty: 0.050ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.335          0.335          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.335          pin: config_inst.cwc_tck_o
net (fo=1)                              0.923          1.258          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.007          1.265          pin: config_inst_syn_1.clkout
net (fo=4)                              0.116          1.381          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkin
SCLK                x023y019z1          0.021          1.402          pin: config_inst_syn_1_auto_created_sclk_s_0_l_bk2.clkout
net (fo=146)                            0.185          1.587          net: config_inst_syn_1_auto_created_sclk_s_0_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg[0]_syn_2.clk
launch edge                             0.000    r     1.587               
--------------------------------------------------------------------  ---------------
clk2q               x021y037z4          0.066    f     1.653          pin: debug_hub_top/U_0_register/stat_shift_reg[0]_syn_2.oqa
net (fo=1)                              0.316          1.969          net: debug_hub_top/U_0_register/jtdo[1],  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u_lvds_rx_wrapper/u_rgb_error_dect_e/S_r_data_reg[6]_syn_3.imf
LUT2                x030y031z3          0.077    f     2.046       1  pin: u_lvds_rx_wrapper/u_rgb_error_dect_e/S_r_data_reg[6]_syn_3.ofa
net (fo=1)          x047y004            0.544          2.590          net: cwc_jtdo1,  NOFILE(0)
                                                                      pin: config_inst.ipb_out_i
--------------------------------------------------------------------  ---------------
Arrival                                                2.590               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
capture edge                          -50.000    f   -50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x047y004            0.454        -49.546               
clock uncertainty                       0.150        -49.396               
clock pessimism                         0.000        -49.396               
--------------------------------------------------------------------  ---------------
Required                                             -49.396               
--------------------------------------------------------------------  ---------------
Slack                                                 51.986               

Slack               : 51.995ns
Begin Point         : debug_hub_top/U_0_register/ctrl_shift_reg[32]_syn_3.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : config_inst.ipa_out_i (falling edge triggered by clock config_inst.tck_i)
Check Type          : hold
Process             : fast_m40c
Budget              : 50.000ns
Data Path Delay     : 0.556ns (cell -0.292ns (-52%), net 0.848ns (152%))
Clock Skew          : 1.539ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.294          0.294          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.294          pin: config_inst.cwc_tck_o
net (fo=1)                              0.930          1.224          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.006          1.230          pin: config_inst_syn_1.clkout
net (fo=4)                              0.098          1.328          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkin
SCLK                x023y019z15         0.019          1.347          pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkout
net (fo=33)                             0.192          1.539          net: config_inst_syn_1_auto_created_sclk_s_0_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[32]_syn_3.clk
launch edge                             0.000    r     1.539               
--------------------------------------------------------------------  ---------------
clk2q               x025y037z5          0.065    r     1.604          pin: debug_hub_top/U_0_register/ctrl_shift_reg[32]_syn_3.oqb
net (fo=2)                              0.232          1.836          net: debug_hub_top/U_0_register/jtdo[0],  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_7.ie
LUT2                x026y033z5          0.052    f     1.888       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_7.ofb
net (fo=1)          x047y004            0.616          2.504          net: cwc_jtdo0,  NOFILE(0)
                                                                      pin: config_inst.ipa_out_i
--------------------------------------------------------------------  ---------------
Arrival                                                2.504               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
capture edge                          -50.000    f   -50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x047y004            0.409        -49.591               
clock uncertainty                       0.100        -49.491               
clock pessimism                         0.000        -49.491               
--------------------------------------------------------------------  ---------------
Required                                             -49.491               
--------------------------------------------------------------------  ---------------
Slack                                                 51.995               


----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.tck_i -> config_inst.cwc_tck_o
Type           :     Same Domain
From Clock     :     config_inst.tck_i
To Clock       :     config_inst.cwc_tck_o
Min Period     :     11.018ns
Fmax           :     90.761MHz

Statistics:
Max            : WNS      44.491ns, TNS       0.000ns,         0 Viol Endpoints,       373 Total Endpoints,       399 Paths Analyzed
Min            : WNS      48.855ns, TNS       0.000ns,         0 Viol Endpoints,       373 Total Endpoints,       399 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 44.491ns
Begin Point         : config_inst.cwc_shift_o (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[5]_syn_3.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 9.530ns (cell 2.713ns (28%), net 6.817ns (72%))
Clock Skew          : 4.185ns
Logic Level         : 2 ( LUT4=1  LUT2=1 )
Max Fanout          : 50
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y004            1.915         51.915          pin: config_inst.cwc_shift_o
net (fo=5)                              4.063         55.978          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_4.ia
LUT2                x025y041z5          0.399    f    56.377       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_4.ofb
net (fo=4)                              1.180         57.557          net: debug_hub_top/U_0_register/shift_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[111]_syn_3.ia
LUT4                x022y042z3          0.399    f    57.956       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[111]_syn_3.ofb
net (fo=50)                             1.574         59.530          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[5]_syn_3.cea
reg                 x015y043z0          0.000    f    59.530               
--------------------------------------------------------------------  ---------------
Arrival                                               59.530               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.635          0.635          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.635          pin: config_inst.cwc_tck_o
net (fo=1)                              2.729          3.364          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.014          3.378          pin: config_inst_syn_1.clkout
net (fo=4)                              0.280          3.658          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x023y059z0          0.054          3.712          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk1.clkout
net (fo=80)                             0.473          4.185          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[5]_syn_3.clk
capture edge                          100.000    r   104.185               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        104.121               
clock uncertainty                      -0.100        104.021               
clock pessimism                         0.000        104.021               
--------------------------------------------------------------------  ---------------
Required                                             104.021               
--------------------------------------------------------------------  ---------------
Slack                                                 44.491               

Slack               : 44.491ns
Begin Point         : config_inst.cwc_shift_o (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[29]_syn_3.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 9.530ns (cell 2.713ns (28%), net 6.817ns (72%))
Clock Skew          : 4.185ns
Logic Level         : 2 ( LUT4=1  LUT2=1 )
Max Fanout          : 50
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y004            1.915         51.915          pin: config_inst.cwc_shift_o
net (fo=5)                              4.063         55.978          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_4.ia
LUT2                x025y041z5          0.399    f    56.377       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_4.ofb
net (fo=4)                              1.180         57.557          net: debug_hub_top/U_0_register/shift_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[111]_syn_3.ia
LUT4                x022y042z3          0.399    f    57.956       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[111]_syn_3.ofb
net (fo=50)                             1.574         59.530          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[29]_syn_3.cea
reg                 x015y043z1          0.000    f    59.530               
--------------------------------------------------------------------  ---------------
Arrival                                               59.530               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.635          0.635          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.635          pin: config_inst.cwc_tck_o
net (fo=1)                              2.729          3.364          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.014          3.378          pin: config_inst_syn_1.clkout
net (fo=4)                              0.280          3.658          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x023y059z0          0.054          3.712          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk1.clkout
net (fo=80)                             0.473          4.185          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[29]_syn_3.clk
capture edge                          100.000    r   104.185               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        104.121               
clock uncertainty                      -0.100        104.021               
clock pessimism                         0.000        104.021               
--------------------------------------------------------------------  ---------------
Required                                             104.021               
--------------------------------------------------------------------  ---------------
Slack                                                 44.491               

Slack               : 44.617ns
Begin Point         : config_inst.cwc_shift_o (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[85]_syn_3.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 9.405ns (cell 2.713ns (28%), net 6.692ns (72%))
Clock Skew          : 4.186ns
Logic Level         : 2 ( LUT4=1  LUT2=1 )
Max Fanout          : 50
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y004            1.915         51.915          pin: config_inst.cwc_shift_o
net (fo=5)                              4.063         55.978          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_4.ia
LUT2                x025y041z5          0.399    f    56.377       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_4.ofb
net (fo=4)                              1.180         57.557          net: debug_hub_top/U_0_register/shift_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[111]_syn_3.ia
LUT4                x022y042z3          0.399    f    57.956       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[111]_syn_3.ofb
net (fo=50)                             1.449         59.405          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[85]_syn_3.cea
reg                 x020y040z4          0.000    f    59.405               
--------------------------------------------------------------------  ---------------
Arrival                                               59.405               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.635          0.635          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.635          pin: config_inst.cwc_tck_o
net (fo=1)                              2.729          3.364          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.014          3.378          pin: config_inst_syn_1.clkout
net (fo=4)                              0.280          3.658          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x023y059z0          0.054          3.712          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk1.clkout
net (fo=80)                             0.474          4.186          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[85]_syn_3.clk
capture edge                          100.000    r   104.186               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        104.122               
clock uncertainty                      -0.100        104.022               
clock pessimism                         0.000        104.022               
--------------------------------------------------------------------  ---------------
Required                                             104.022               
--------------------------------------------------------------------  ---------------
Slack                                                 44.617               

Slack               : 44.617ns
Begin Point         : config_inst.cwc_shift_o (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[61]_syn_3.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 9.405ns (cell 2.713ns (28%), net 6.692ns (72%))
Clock Skew          : 4.186ns
Logic Level         : 2 ( LUT4=1  LUT2=1 )
Max Fanout          : 50
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y004            1.915         51.915          pin: config_inst.cwc_shift_o
net (fo=5)                              4.063         55.978          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_4.ia
LUT2                x025y041z5          0.399    f    56.377       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_4.ofb
net (fo=4)                              1.180         57.557          net: debug_hub_top/U_0_register/shift_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[111]_syn_3.ia
LUT4                x022y042z3          0.399    f    57.956       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[111]_syn_3.ofb
net (fo=50)                             1.449         59.405          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[61]_syn_3.cea
reg                 x020y041z4          0.000    f    59.405               
--------------------------------------------------------------------  ---------------
Arrival                                               59.405               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.635          0.635          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.635          pin: config_inst.cwc_tck_o
net (fo=1)                              2.729          3.364          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.014          3.378          pin: config_inst_syn_1.clkout
net (fo=4)                              0.280          3.658          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x023y059z0          0.054          3.712          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk1.clkout
net (fo=80)                             0.474          4.186          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[61]_syn_3.clk
capture edge                          100.000    r   104.186               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        104.122               
clock uncertainty                      -0.100        104.022               
clock pessimism                         0.000        104.022               
--------------------------------------------------------------------  ---------------
Required                                             104.022               
--------------------------------------------------------------------  ---------------
Slack                                                 44.617               

Slack               : 44.617ns
Begin Point         : config_inst.cwc_shift_o (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[73]_syn_3.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 9.405ns (cell 2.713ns (28%), net 6.692ns (72%))
Clock Skew          : 4.186ns
Logic Level         : 2 ( LUT4=1  LUT2=1 )
Max Fanout          : 50
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y004            1.915         51.915          pin: config_inst.cwc_shift_o
net (fo=5)                              4.063         55.978          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_4.ia
LUT2                x025y041z5          0.399    f    56.377       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_4.ofb
net (fo=4)                              1.180         57.557          net: debug_hub_top/U_0_register/shift_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[111]_syn_3.ia
LUT4                x022y042z3          0.399    f    57.956       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[111]_syn_3.ofb
net (fo=50)                             1.449         59.405          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[73]_syn_3.cea
reg                 x020y041z5          0.000    f    59.405               
--------------------------------------------------------------------  ---------------
Arrival                                               59.405               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.635          0.635          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.635          pin: config_inst.cwc_tck_o
net (fo=1)                              2.729          3.364          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.014          3.378          pin: config_inst_syn_1.clkout
net (fo=4)                              0.280          3.658          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x023y059z0          0.054          3.712          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk1.clkout
net (fo=80)                             0.474          4.186          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[73]_syn_3.clk
capture edge                          100.000    r   104.186               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        104.122               
clock uncertainty                      -0.100        104.022               
clock pessimism                         0.000        104.022               
--------------------------------------------------------------------  ---------------
Required                                             104.022               
--------------------------------------------------------------------  ---------------
Slack                                                 44.617               

Slack               : 44.689ns
Begin Point         : config_inst.cwc_shift_o (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[126]_syn_3.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 9.332ns (cell 2.713ns (29%), net 6.619ns (71%))
Clock Skew          : 4.185ns
Logic Level         : 2 ( LUT4=1  LUT2=1 )
Max Fanout          : 50
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y004            1.915         51.915          pin: config_inst.cwc_shift_o
net (fo=5)                              4.063         55.978          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_4.ia
LUT2                x025y041z5          0.399    f    56.377       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_4.ofb
net (fo=4)                              1.180         57.557          net: debug_hub_top/U_0_register/shift_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[111]_syn_3.ia
LUT4                x022y042z3          0.399    f    57.956       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[111]_syn_3.ofb
net (fo=50)                             1.376         59.332          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[126]_syn_3.cea
reg                 x015y043z4          0.000    f    59.332               
--------------------------------------------------------------------  ---------------
Arrival                                               59.332               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.635          0.635          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.635          pin: config_inst.cwc_tck_o
net (fo=1)                              2.729          3.364          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.014          3.378          pin: config_inst_syn_1.clkout
net (fo=4)                              0.280          3.658          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x023y059z0          0.054          3.712          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk1.clkout
net (fo=80)                             0.473          4.185          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[126]_syn_3.clk
capture edge                          100.000    r   104.185               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        104.121               
clock uncertainty                      -0.100        104.021               
clock pessimism                         0.000        104.021               
--------------------------------------------------------------------  ---------------
Required                                             104.021               
--------------------------------------------------------------------  ---------------
Slack                                                 44.689               

Slack               : 44.689ns
Begin Point         : config_inst.cwc_shift_o (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[4]_syn_3.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 9.332ns (cell 2.713ns (29%), net 6.619ns (71%))
Clock Skew          : 4.185ns
Logic Level         : 2 ( LUT4=1  LUT2=1 )
Max Fanout          : 50
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y004            1.915         51.915          pin: config_inst.cwc_shift_o
net (fo=5)                              4.063         55.978          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_4.ia
LUT2                x025y041z5          0.399    f    56.377       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_4.ofb
net (fo=4)                              1.180         57.557          net: debug_hub_top/U_0_register/shift_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[111]_syn_3.ia
LUT4                x022y042z3          0.399    f    57.956       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[111]_syn_3.ofb
net (fo=50)                             1.376         59.332          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[4]_syn_3.cea
reg                 x015y043z5          0.000    f    59.332               
--------------------------------------------------------------------  ---------------
Arrival                                               59.332               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.635          0.635          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.635          pin: config_inst.cwc_tck_o
net (fo=1)                              2.729          3.364          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.014          3.378          pin: config_inst_syn_1.clkout
net (fo=4)                              0.280          3.658          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x023y059z0          0.054          3.712          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk1.clkout
net (fo=80)                             0.473          4.185          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[4]_syn_3.clk
capture edge                          100.000    r   104.185               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        104.121               
clock uncertainty                      -0.100        104.021               
clock pessimism                         0.000        104.021               
--------------------------------------------------------------------  ---------------
Required                                             104.021               
--------------------------------------------------------------------  ---------------
Slack                                                 44.689               

Slack               : 44.764ns
Begin Point         : config_inst.cwc_shift_o (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[77]_syn_3.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 9.257ns (cell 2.713ns (29%), net 6.544ns (71%))
Clock Skew          : 4.185ns
Logic Level         : 2 ( LUT4=1  LUT2=1 )
Max Fanout          : 50
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y004            1.915         51.915          pin: config_inst.cwc_shift_o
net (fo=5)                              4.063         55.978          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_4.ia
LUT2                x025y041z5          0.399    f    56.377       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_4.ofb
net (fo=4)                              1.180         57.557          net: debug_hub_top/U_0_register/shift_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[111]_syn_3.ia
LUT4                x022y042z3          0.399    f    57.956       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[111]_syn_3.ofb
net (fo=50)                             1.301         59.257          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[77]_syn_3.cea
reg                 x016y041z4          0.000    f    59.257               
--------------------------------------------------------------------  ---------------
Arrival                                               59.257               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.635          0.635          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.635          pin: config_inst.cwc_tck_o
net (fo=1)                              2.729          3.364          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.014          3.378          pin: config_inst_syn_1.clkout
net (fo=4)                              0.280          3.658          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x023y059z0          0.054          3.712          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk1.clkout
net (fo=80)                             0.473          4.185          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[77]_syn_3.clk
capture edge                          100.000    r   104.185               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        104.121               
clock uncertainty                      -0.100        104.021               
clock pessimism                         0.000        104.021               
--------------------------------------------------------------------  ---------------
Required                                             104.021               
--------------------------------------------------------------------  ---------------
Slack                                                 44.764               

Slack               : 44.795ns
Begin Point         : config_inst.cwc_shift_o (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[85]_syn_3.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 9.227ns (cell 2.713ns (29%), net 6.514ns (71%))
Clock Skew          : 4.186ns
Logic Level         : 2 ( LUT4=1  LUT2=1 )
Max Fanout          : 50
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y004            1.915         51.915          pin: config_inst.cwc_shift_o
net (fo=5)                              4.063         55.978          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_4.ia
LUT2                x025y041z5          0.399    f    56.377       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_4.ofb
net (fo=4)                              1.180         57.557          net: debug_hub_top/U_0_register/shift_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[111]_syn_3.ia
LUT4                x022y042z3          0.399    f    57.956       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[111]_syn_3.ofb
net (fo=50)                             1.271         59.227          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[85]_syn_3.ceb
reg                 x020y040z4          0.000    f    59.227               
--------------------------------------------------------------------  ---------------
Arrival                                               59.227               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.635          0.635          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.635          pin: config_inst.cwc_tck_o
net (fo=1)                              2.729          3.364          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.014          3.378          pin: config_inst_syn_1.clkout
net (fo=4)                              0.280          3.658          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x023y059z0          0.054          3.712          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk1.clkout
net (fo=80)                             0.474          4.186          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[85]_syn_3.clk
capture edge                          100.000    r   104.186               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        104.122               
clock uncertainty                      -0.100        104.022               
clock pessimism                         0.000        104.022               
--------------------------------------------------------------------  ---------------
Required                                             104.022               
--------------------------------------------------------------------  ---------------
Slack                                                 44.795               

Slack               : 44.795ns
Begin Point         : config_inst.cwc_shift_o (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[61]_syn_3.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 9.227ns (cell 2.713ns (29%), net 6.514ns (71%))
Clock Skew          : 4.186ns
Logic Level         : 2 ( LUT4=1  LUT2=1 )
Max Fanout          : 50
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y004            1.915         51.915          pin: config_inst.cwc_shift_o
net (fo=5)                              4.063         55.978          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_4.ia
LUT2                x025y041z5          0.399    f    56.377       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_4.ofb
net (fo=4)                              1.180         57.557          net: debug_hub_top/U_0_register/shift_0,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[111]_syn_3.ia
LUT4                x022y042z3          0.399    f    57.956       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[111]_syn_3.ofb
net (fo=50)                             1.271         59.227          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[61]_syn_3.ceb
reg                 x020y041z4          0.000    f    59.227               
--------------------------------------------------------------------  ---------------
Arrival                                               59.227               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.635          0.635          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.635          pin: config_inst.cwc_tck_o
net (fo=1)                              2.729          3.364          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.014          3.378          pin: config_inst_syn_1.clkout
net (fo=4)                              0.280          3.658          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x023y059z0          0.054          3.712          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk1.clkout
net (fo=80)                             0.474          4.186          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[61]_syn_3.clk
capture edge                          100.000    r   104.186               
--------------------------------------------------------------------  ---------------
setup                                  -0.064        104.122               
clock uncertainty                      -0.100        104.022               
clock pessimism                         0.000        104.022               
--------------------------------------------------------------------  ---------------
Required                                             104.022               
--------------------------------------------------------------------  ---------------
Slack                                                 44.795               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 48.855ns
Begin Point         : config_inst.cwc_scanen_o[1] (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/stat_sync_reg[7]_syn_3.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 3.463ns (cell 1.649ns (47%), net 1.814ns (53%))
Clock Skew          : 4.570ns
Logic Level         : 0
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y004            1.649         51.649          pin: config_inst.cwc_scanen_o[1]
net (fo=11)                             1.814         53.463          net: cwc_jscan1,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg[7]_syn_3.ceb
reg                 x030y039z4          0.000    f    53.463               
--------------------------------------------------------------------  ---------------
Arrival                                               53.463               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.700          0.700          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.700          pin: config_inst.cwc_tck_o
net (fo=1)                              2.973          3.673          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.016          3.689          pin: config_inst_syn_1.clkout
net (fo=4)                              0.283          3.972          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkin
SCLK                x023y019z15         0.061          4.033          pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkout
net (fo=33)                             0.537          4.570          net: config_inst_syn_1_auto_created_sclk_s_0_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg[7]_syn_3.clk
capture edge                            0.000    r     4.570               
--------------------------------------------------------------------  ---------------
hold                                    0.038          4.608               
clock uncertainty                       0.000          4.608               
clock pessimism                         0.000          4.608               
--------------------------------------------------------------------  ---------------
Required                                               4.608               
--------------------------------------------------------------------  ---------------
Slack                                                 48.855               

Slack               : 48.855ns
Begin Point         : config_inst.cwc_scanen_o[1] (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/stat_sync_reg[5]_syn_3.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 3.463ns (cell 1.649ns (47%), net 1.814ns (53%))
Clock Skew          : 4.570ns
Logic Level         : 0
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y004            1.649         51.649          pin: config_inst.cwc_scanen_o[1]
net (fo=11)                             1.814         53.463          net: cwc_jscan1,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg[5]_syn_3.ceb
reg                 x030y039z5          0.000    f    53.463               
--------------------------------------------------------------------  ---------------
Arrival                                               53.463               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.700          0.700          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.700          pin: config_inst.cwc_tck_o
net (fo=1)                              2.973          3.673          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.016          3.689          pin: config_inst_syn_1.clkout
net (fo=4)                              0.283          3.972          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkin
SCLK                x023y019z15         0.061          4.033          pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkout
net (fo=33)                             0.537          4.570          net: config_inst_syn_1_auto_created_sclk_s_0_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg[5]_syn_3.clk
capture edge                            0.000    r     4.570               
--------------------------------------------------------------------  ---------------
hold                                    0.038          4.608               
clock uncertainty                       0.000          4.608               
clock pessimism                         0.000          4.608               
--------------------------------------------------------------------  ---------------
Required                                               4.608               
--------------------------------------------------------------------  ---------------
Slack                                                 48.855               

Slack               : 48.973ns
Begin Point         : config_inst.cwc_update_o (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_tap/ctrl_flag_reg_syn_6.id (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 3.581ns (cell 1.832ns (51%), net 1.749ns (49%))
Clock Skew          : 4.570ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y004            1.651         51.651          pin: config_inst.cwc_update_o
net (fo=2)                              1.749         53.400          net: cwc_jupdate,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_reg_syn_6.id
LUT3 (reg)          x030y033z0          0.181    r    53.581       1  net: debug_hub_top/U_tap/ctrl_flag,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               53.581               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.700          0.700          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.700          pin: config_inst.cwc_tck_o
net (fo=1)                              2.973          3.673          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.016          3.689          pin: config_inst_syn_1.clkout
net (fo=4)                              0.283          3.972          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkin
SCLK                x023y019z15         0.061          4.033          pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkout
net (fo=33)                             0.537          4.570          net: config_inst_syn_1_auto_created_sclk_s_0_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_reg_syn_6.clk
capture edge                            0.000    r     4.570               
--------------------------------------------------------------------  ---------------
hold                                    0.038          4.608               
clock uncertainty                       0.000          4.608               
clock pessimism                         0.000          4.608               
--------------------------------------------------------------------  ---------------
Required                                               4.608               
--------------------------------------------------------------------  ---------------
Slack                                                 48.973               

Slack               : 49.048ns
Begin Point         : config_inst.cwc_scanen_o[1] (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/stat_sync_reg[7]_syn_3.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 3.656ns (cell 1.649ns (45%), net 2.007ns (55%))
Clock Skew          : 4.570ns
Logic Level         : 0
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y004            1.649         51.649          pin: config_inst.cwc_scanen_o[1]
net (fo=11)                             2.007         53.656          net: cwc_jscan1,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg[7]_syn_3.cea
reg                 x030y039z4          0.000    f    53.656               
--------------------------------------------------------------------  ---------------
Arrival                                               53.656               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.700          0.700          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.700          pin: config_inst.cwc_tck_o
net (fo=1)                              2.973          3.673          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.016          3.689          pin: config_inst_syn_1.clkout
net (fo=4)                              0.283          3.972          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkin
SCLK                x023y019z15         0.061          4.033          pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkout
net (fo=33)                             0.537          4.570          net: config_inst_syn_1_auto_created_sclk_s_0_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg[7]_syn_3.clk
capture edge                            0.000    r     4.570               
--------------------------------------------------------------------  ---------------
hold                                    0.038          4.608               
clock uncertainty                       0.000          4.608               
clock pessimism                         0.000          4.608               
--------------------------------------------------------------------  ---------------
Required                                               4.608               
--------------------------------------------------------------------  ---------------
Slack                                                 49.048               

Slack               : 49.048ns
Begin Point         : config_inst.cwc_scanen_o[1] (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/stat_sync_reg[5]_syn_3.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 3.656ns (cell 1.649ns (45%), net 2.007ns (55%))
Clock Skew          : 4.570ns
Logic Level         : 0
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y004            1.649         51.649          pin: config_inst.cwc_scanen_o[1]
net (fo=11)                             2.007         53.656          net: cwc_jscan1,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg[5]_syn_3.cea
reg                 x030y039z5          0.000    f    53.656               
--------------------------------------------------------------------  ---------------
Arrival                                               53.656               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.700          0.700          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.700          pin: config_inst.cwc_tck_o
net (fo=1)                              2.973          3.673          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.016          3.689          pin: config_inst_syn_1.clkout
net (fo=4)                              0.283          3.972          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkin
SCLK                x023y019z15         0.061          4.033          pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkout
net (fo=33)                             0.537          4.570          net: config_inst_syn_1_auto_created_sclk_s_0_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg[5]_syn_3.clk
capture edge                            0.000    r     4.570               
--------------------------------------------------------------------  ---------------
hold                                    0.038          4.608               
clock uncertainty                       0.000          4.608               
clock pessimism                         0.000          4.608               
--------------------------------------------------------------------  ---------------
Required                                               4.608               
--------------------------------------------------------------------  ---------------
Slack                                                 49.048               

Slack               : 49.191ns
Begin Point         : config_inst.cwc_scanen_o[1] (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/ctrl_preamble_reg_syn_13.imb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 3.872ns (cell 1.852ns (47%), net 2.020ns (53%))
Clock Skew          : 4.593ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.050ns (sdc uncertainty: 0.000ns, default uncertainty: 0.050ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y004            1.649         51.649          pin: config_inst.cwc_scanen_o[1]
net (fo=11)                             2.020         53.669          net: cwc_jscan1,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_preamble_reg_syn_13.imb
LUT2 (reg)          x030y040z7          0.203    f    53.872       1  net: debug_hub_top/U_0_register/shift_1_r,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               53.872               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.700          0.700          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.700          pin: config_inst.cwc_tck_o
net (fo=1)                              2.973          3.673          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.016          3.689          pin: config_inst_syn_1.clkout
net (fo=4)                              0.309          3.998          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_r_bk3.clkin
SCLK                x023y059z14         0.061          4.059          pin: config_inst_syn_1_auto_created_sclk_s_1_r_bk3.clkout
net (fo=41)                             0.534          4.593          net: config_inst_syn_1_auto_created_sclk_s_1_r_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_preamble_reg_syn_13.clk
capture edge                            0.000    r     4.593               
--------------------------------------------------------------------  ---------------
hold                                    0.038          4.631               
clock uncertainty                       0.050          4.681               
clock pessimism                         0.000          4.681               
--------------------------------------------------------------------  ---------------
Required                                               4.681               
--------------------------------------------------------------------  ---------------
Slack                                                 49.191               

Slack               : 49.352ns
Begin Point         : config_inst.cwc_scanen_o[1] (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/stat_sync_reg[3]_syn_3.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 4.033ns (cell 1.649ns (40%), net 2.384ns (60%))
Clock Skew          : 4.593ns
Logic Level         : 0
Max Fanout          : 11
Clock Uncertainty   : 0.050ns (sdc uncertainty: 0.000ns, default uncertainty: 0.050ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y004            1.649         51.649          pin: config_inst.cwc_scanen_o[1]
net (fo=11)                             2.384         54.033          net: cwc_jscan1,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg[3]_syn_3.ceb
reg                 x031y041z2          0.000    f    54.033               
--------------------------------------------------------------------  ---------------
Arrival                                               54.033               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.700          0.700          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.700          pin: config_inst.cwc_tck_o
net (fo=1)                              2.973          3.673          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.016          3.689          pin: config_inst_syn_1.clkout
net (fo=4)                              0.309          3.998          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_r_bk3.clkin
SCLK                x023y059z14         0.061          4.059          pin: config_inst_syn_1_auto_created_sclk_s_1_r_bk3.clkout
net (fo=41)                             0.534          4.593          net: config_inst_syn_1_auto_created_sclk_s_1_r_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg[3]_syn_3.clk
capture edge                            0.000    r     4.593               
--------------------------------------------------------------------  ---------------
hold                                    0.038          4.631               
clock uncertainty                       0.050          4.681               
clock pessimism                         0.000          4.681               
--------------------------------------------------------------------  ---------------
Required                                               4.681               
--------------------------------------------------------------------  ---------------
Slack                                                 49.352               

Slack               : 49.352ns
Begin Point         : config_inst.cwc_scanen_o[1] (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/stat_sync_reg[2]_syn_3.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 4.033ns (cell 1.649ns (40%), net 2.384ns (60%))
Clock Skew          : 4.593ns
Logic Level         : 0
Max Fanout          : 11
Clock Uncertainty   : 0.050ns (sdc uncertainty: 0.000ns, default uncertainty: 0.050ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y004            1.649         51.649          pin: config_inst.cwc_scanen_o[1]
net (fo=11)                             2.384         54.033          net: cwc_jscan1,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg[2]_syn_3.ceb
reg                 x031y041z3          0.000    f    54.033               
--------------------------------------------------------------------  ---------------
Arrival                                               54.033               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.700          0.700          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.700          pin: config_inst.cwc_tck_o
net (fo=1)                              2.973          3.673          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.016          3.689          pin: config_inst_syn_1.clkout
net (fo=4)                              0.309          3.998          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_r_bk3.clkin
SCLK                x023y059z14         0.061          4.059          pin: config_inst_syn_1_auto_created_sclk_s_1_r_bk3.clkout
net (fo=41)                             0.534          4.593          net: config_inst_syn_1_auto_created_sclk_s_1_r_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg[2]_syn_3.clk
capture edge                            0.000    r     4.593               
--------------------------------------------------------------------  ---------------
hold                                    0.038          4.631               
clock uncertainty                       0.050          4.681               
clock pessimism                         0.000          4.681               
--------------------------------------------------------------------  ---------------
Required                                               4.681               
--------------------------------------------------------------------  ---------------
Slack                                                 49.352               

Slack               : 49.360ns
Begin Point         : config_inst.cwc_update_o (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/update_0_d1_reg_syn_4.imb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 3.966ns (cell 1.854ns (46%), net 2.112ns (54%))
Clock Skew          : 4.568ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y004            1.651         51.651          pin: config_inst.cwc_update_o
net (fo=2)                              2.112         53.763          net: cwc_jupdate,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.imb
LUT2 (reg)          x026y033z6          0.203    f    53.966       1  net: debug_hub_top/U_0_register/update_0_d1,  D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               53.966               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.700          0.700          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.700          pin: config_inst.cwc_tck_o
net (fo=1)                              2.973          3.673          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.016          3.689          pin: config_inst_syn_1.clkout
net (fo=4)                              0.283          3.972          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkin
SCLK                x023y019z15         0.061          4.033          pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkout
net (fo=33)                             0.535          4.568          net: config_inst_syn_1_auto_created_sclk_s_0_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.clk
capture edge                            0.000    r     4.568               
--------------------------------------------------------------------  ---------------
hold                                    0.038          4.606               
clock uncertainty                       0.000          4.606               
clock pessimism                         0.000          4.606               
--------------------------------------------------------------------  ---------------
Required                                               4.606               
--------------------------------------------------------------------  ---------------
Slack                                                 49.360               

Slack               : 49.389ns
Begin Point         : config_inst.cwc_scanen_o[0] (falling edge triggered by clock config_inst.tck_i)
End Point           : debug_hub_top/U_0_register/ctrl_sync_reg[3]_syn_3.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : slow_m40c
Budget              : 50.000ns
Data Path Delay     : 3.996ns (cell 1.634ns (40%), net 2.362ns (60%))
Clock Skew          : 4.569ns
Logic Level         : 0
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x047y003            1.634         51.634          pin: config_inst.cwc_scanen_o[0]
net (fo=10)                             2.362         53.996          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg[3]_syn_3.cea
reg                 x029y036z7          0.000    f    53.996               
--------------------------------------------------------------------  ---------------
Arrival                                               53.996               

source latency                          0.000          0.000               
CONFIG              x047y000            0.000          0.000          pin: config_inst.tck_i
hierarchy                               0.700          0.700          pin: config_inst.cwc_tck_o_1
hierarchy                               0.000          0.700          pin: config_inst.cwc_tck_o
net (fo=1)                              2.973          3.673          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x023y039z4          0.016          3.689          pin: config_inst_syn_1.clkout
net (fo=4)                              0.283          3.972          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkin
SCLK                x023y019z15         0.061          4.033          pin: config_inst_syn_1_auto_created_sclk_s_0_r_bk4.clkout
net (fo=33)                             0.536          4.569          net: config_inst_syn_1_auto_created_sclk_s_0_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg[3]_syn_3.clk
capture edge                            0.000    r     4.569               
--------------------------------------------------------------------  ---------------
hold                                    0.038          4.607               
clock uncertainty                       0.000          4.607               
clock pessimism                         0.000          4.607               
--------------------------------------------------------------------  ---------------
Required                                               4.607               
--------------------------------------------------------------------  ---------------
Slack                                                 49.389               




