// Seed: 436976832
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  input wire id_8;
  assign module_1.id_7 = 0;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_11;
endmodule
module module_1 (
    output supply0 id_0
    , id_2
);
  wire id_3;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_2,
      id_3,
      id_3
  );
  genvar id_5;
  xor primCall (id_0, id_3, id_4, id_2);
  wire  id_6;
  logic id_7;
  ;
  assign id_7 = 1;
endmodule
