<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="clockgen" module="PLL" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2014 10 06 19:04:18.154" version="5.6" type="Module" synthesis="" source_format="VHDL">
  <Package>
		<File name="clockgen.lpc" type="lpc" modified="2014 10 06 19:04:15.415"/>
		<File name="clockgen.vhd" type="top_level_vhdl" modified="2014 10 06 19:04:15.493"/>
		<File name="clockgen_tmpl.vhd" type="template_vhdl" modified="2014 10 06 19:04:15.494"/>
  </Package>
</DiamondModule>
