# compile verilog/system verilog design source files
verilog xil_defaultlib "/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/SysDeps/SynthesisMacros.svh" --include "../../../../../../../../../Src/SysDeps" --include "../../../../rsd.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../rsd.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../rsd.ip_user_files/bd/design_1/ip/design_1_RSD_0_0/sim/design_1_RSD_0_0.v" \
"../../../../rsd.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../rsd.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../rsd.ip_user_files/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../../rsd.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../rsd.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../rsd.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
