TimeQuest Timing Analyzer report for Display
Tue Jun 06 15:53:30 2023
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clr'
 13. Slow 1200mV 85C Model Setup: 'select'
 14. Slow 1200mV 85C Model Setup: 'clk_50'
 15. Slow 1200mV 85C Model Setup: 'clk_400hz:clk_400hz|clk_400hz'
 16. Slow 1200mV 85C Model Hold: 'select'
 17. Slow 1200mV 85C Model Hold: 'clk_50'
 18. Slow 1200mV 85C Model Hold: 'clk_400hz:clk_400hz|clk_400hz'
 19. Slow 1200mV 85C Model Hold: 'clr'
 20. Slow 1200mV 85C Model Recovery: 'select'
 21. Slow 1200mV 85C Model Removal: 'select'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'select'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'clr'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_400hz:clk_400hz|clk_400hz'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. MTBF Summary
 31. Synchronizer Summary
 32. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 33. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 34. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 35. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 36. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 37. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 38. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 39. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 40. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 41. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 50. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
 51. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
 52. Slow 1200mV 0C Model Fmax Summary
 53. Slow 1200mV 0C Model Setup Summary
 54. Slow 1200mV 0C Model Hold Summary
 55. Slow 1200mV 0C Model Recovery Summary
 56. Slow 1200mV 0C Model Removal Summary
 57. Slow 1200mV 0C Model Minimum Pulse Width Summary
 58. Slow 1200mV 0C Model Setup: 'clr'
 59. Slow 1200mV 0C Model Setup: 'select'
 60. Slow 1200mV 0C Model Setup: 'clk_50'
 61. Slow 1200mV 0C Model Setup: 'clk_400hz:clk_400hz|clk_400hz'
 62. Slow 1200mV 0C Model Hold: 'select'
 63. Slow 1200mV 0C Model Hold: 'clk_50'
 64. Slow 1200mV 0C Model Hold: 'clk_400hz:clk_400hz|clk_400hz'
 65. Slow 1200mV 0C Model Hold: 'clr'
 66. Slow 1200mV 0C Model Recovery: 'select'
 67. Slow 1200mV 0C Model Removal: 'select'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'select'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'clr'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_400hz:clk_400hz|clk_400hz'
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. MTBF Summary
 77. Synchronizer Summary
 78. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 79. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 80. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 81. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 82. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 83. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 84. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 85. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 86. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 87. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 88. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 89. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 90. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 91. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 92. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 93. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 94. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 95. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 96. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
 97. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
 98. Fast 1200mV 0C Model Setup Summary
 99. Fast 1200mV 0C Model Hold Summary
100. Fast 1200mV 0C Model Recovery Summary
101. Fast 1200mV 0C Model Removal Summary
102. Fast 1200mV 0C Model Minimum Pulse Width Summary
103. Fast 1200mV 0C Model Setup: 'clr'
104. Fast 1200mV 0C Model Setup: 'select'
105. Fast 1200mV 0C Model Setup: 'clk_50'
106. Fast 1200mV 0C Model Setup: 'clk_400hz:clk_400hz|clk_400hz'
107. Fast 1200mV 0C Model Hold: 'select'
108. Fast 1200mV 0C Model Hold: 'clk_50'
109. Fast 1200mV 0C Model Hold: 'clk_400hz:clk_400hz|clk_400hz'
110. Fast 1200mV 0C Model Hold: 'clr'
111. Fast 1200mV 0C Model Recovery: 'select'
112. Fast 1200mV 0C Model Removal: 'select'
113. Fast 1200mV 0C Model Minimum Pulse Width: 'select'
114. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'
115. Fast 1200mV 0C Model Minimum Pulse Width: 'clr'
116. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_400hz:clk_400hz|clk_400hz'
117. Setup Times
118. Hold Times
119. Clock to Output Times
120. Minimum Clock to Output Times
121. MTBF Summary
122. Synchronizer Summary
123. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
124. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
125. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
126. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
129. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
130. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
131. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
132. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
133. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
134. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
135. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
136. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
137. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
138. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
139. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
140. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
141. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
142. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
143. Multicorner Timing Analysis Summary
144. Setup Times
145. Hold Times
146. Clock to Output Times
147. Minimum Clock to Output Times
148. Board Trace Model Assignments
149. Input Transition Times
150. Signal Integrity Metrics (Slow 1200mv 0c Model)
151. Signal Integrity Metrics (Slow 1200mv 85c Model)
152. Signal Integrity Metrics (Fast 1200mv 0c Model)
153. Setup Transfers
154. Hold Transfers
155. Recovery Transfers
156. Removal Transfers
157. Report TCCS
158. Report RSKM
159. Unconstrained Paths
160. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; Display                                            ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                       ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; Clock Name                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                           ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; clk_50                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50 }                        ;
; clk_400hz:clk_400hz|clk_400hz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_400hz:clk_400hz|clk_400hz } ;
; clr                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clr }                           ;
; select                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { select }                        ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                  ;
+------------+-----------------+-------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                    ; Note ;
+------------+-----------------+-------------------------------+------+
; 209.16 MHz ; 209.16 MHz      ; select                        ;      ;
; 220.22 MHz ; 220.22 MHz      ; clk_50                        ;      ;
; 245.34 MHz ; 245.34 MHz      ; clk_400hz:clk_400hz|clk_400hz ;      ;
+------------+-----------------+-------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                    ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clr                           ; -7.745 ; -118.252      ;
; select                        ; -3.781 ; -103.626      ;
; clk_50                        ; -3.541 ; -204.590      ;
; clk_400hz:clk_400hz|clk_400hz ; -3.076 ; -104.113      ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                     ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; select                        ; -0.449 ; -3.431        ;
; clk_50                        ; 0.390  ; 0.000         ;
; clk_400hz:clk_400hz|clk_400hz ; 0.396  ; 0.000         ;
; clr                           ; 6.728  ; 0.000         ;
+-------------------------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; select ; -0.485 ; -13.564              ;
+--------+--------+----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+--------+--------+---------------------+
; Clock  ; Slack  ; End Point TNS       ;
+--------+--------+---------------------+
; select ; -0.174 ; -4.363              ;
+--------+--------+---------------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary      ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clk_50                        ; -3.000 ; -136.640      ;
; select                        ; -3.000 ; -130.177      ;
; clr                           ; -3.000 ; -3.000        ;
; clk_400hz:clk_400hz|clk_400hz ; -2.693 ; -86.040       ;
+-------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clr'                                                                                         ;
+--------+-----------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+---------------------------+--------------+-------------+--------------+------------+------------+
; -7.745 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~49 ; select       ; clr         ; 0.500        ; -6.174     ; 0.894      ;
; -7.555 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~57 ; select       ; clr         ; 0.500        ; -6.174     ; 0.706      ;
; -7.458 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~29  ; select       ; clr         ; 0.500        ; -6.060     ; 0.729      ;
; -7.445 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~41  ; select       ; clr         ; 0.500        ; -6.061     ; 0.705      ;
; -7.441 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~33 ; select       ; clr         ; 0.500        ; -6.235     ; 0.705      ;
; -7.391 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~25 ; select       ; clr         ; 0.500        ; -6.149     ; 0.745      ;
; -7.362 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5  ; select       ; clr         ; 0.500        ; -6.069     ; 0.753      ;
; -7.348 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~17  ; select       ; clr         ; 0.500        ; -6.063     ; 0.752      ;
; -7.326 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9  ; select       ; clr         ; 0.500        ; -6.097     ; 0.733      ;
; -7.323 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~21 ; select       ; clr         ; 0.500        ; -6.096     ; 0.730      ;
; -7.321 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~61 ; select       ; clr         ; 0.500        ; -6.094     ; 0.732      ;
; -7.316 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~13  ; select       ; clr         ; 0.500        ; -6.032     ; 0.751      ;
; -7.314 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1   ; select       ; clr         ; 0.500        ; -6.065     ; 0.718      ;
; -7.305 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~37 ; select       ; clr         ; 0.500        ; -6.069     ; 0.705      ;
; -7.304 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~53  ; select       ; clr         ; 0.500        ; -6.068     ; 0.704      ;
; -7.298 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~45 ; select       ; clr         ; 0.500        ; -6.034     ; 0.730      ;
+--------+-----------------+---------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'select'                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.781 ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.280      ; 5.099      ;
; -3.715 ; lfsr:lfsr|q[13]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.280      ; 5.033      ;
; -3.682 ; lfsr:lfsr|q[7]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.279      ; 4.999      ;
; -3.681 ; lfsr:lfsr|q[10]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.275      ; 4.994      ;
; -3.595 ; lfsr:lfsr|q[8]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.280      ; 4.913      ;
; -3.552 ; lfsr:lfsr|q[15]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.276      ; 4.866      ;
; -3.537 ; lfsr:lfsr|q[6]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.277      ; 4.852      ;
; -3.522 ; lfsr:lfsr|q[0]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.279      ; 4.839      ;
; -3.486 ; lfsr:lfsr|q[5]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.277      ; 4.801      ;
; -3.482 ; lfsr:lfsr|q[9]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.273      ; 4.793      ;
; -3.478 ; lfsr:lfsr|q[11]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.275      ; 4.791      ;
; -3.465 ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.281      ; 4.784      ;
; -3.432 ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.279      ; 4.749      ;
; -3.417 ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.275      ; 4.730      ;
; -3.383 ; lfsr:lfsr|q[2]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.277      ; 4.698      ;
; -3.368 ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.279      ; 4.685      ;
; -3.308 ; lfsr:lfsr|q[1]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.281      ; 4.627      ;
; -3.298 ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.276      ; 4.612      ;
; -3.282 ; lfsr:lfsr|q[3]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.282      ; 4.602      ;
; -3.281 ; lfsr:lfsr|q[12]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.275      ; 4.594      ;
; -3.278 ; lfsr:lfsr|q[4]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.277      ; 4.593      ;
; -3.263 ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.280      ; 4.581      ;
; -3.261 ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.276      ; 4.575      ;
; -3.227 ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.279      ; 4.544      ;
; -3.189 ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.281      ; 4.508      ;
; -3.186 ; lfsr:lfsr|q[14]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.277      ; 4.501      ;
; -3.179 ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.275      ; 4.492      ;
; -3.163 ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.279      ; 4.480      ;
; -3.151 ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.284      ; 4.473      ;
; -3.150 ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.280      ; 4.468      ;
; -3.111 ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.286      ; 4.435      ;
; -3.009 ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.279      ; 4.326      ;
; -2.974 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; -0.114     ; 3.898      ;
; -2.974 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; -0.114     ; 3.898      ;
; -2.973 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; -0.108     ; 3.903      ;
; -2.868 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.290      ; 4.196      ;
; -2.868 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; 0.290      ; 4.196      ;
; -2.867 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.296      ; 4.201      ;
; -2.840 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.290      ; 4.168      ;
; -2.840 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; 0.290      ; 4.168      ;
; -2.839 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.296      ; 4.173      ;
; -2.837 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; -0.114     ; 3.761      ;
; -2.837 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; -0.114     ; 3.761      ;
; -2.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; -0.108     ; 3.766      ;
; -2.820 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                ; select       ; select      ; 1.000        ; -0.483     ; 3.335      ;
; -2.820 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                ; select       ; select      ; 1.000        ; -0.483     ; 3.335      ;
; -2.803 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; select       ; select      ; 1.000        ; -0.478     ; 3.323      ;
; -2.801 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; select       ; select      ; 1.000        ; -0.478     ; 3.321      ;
; -2.791 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                       ; select       ; select      ; 1.000        ; -0.478     ; 3.311      ;
; -2.791 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; select       ; select      ; 1.000        ; -0.478     ; 3.311      ;
; -2.791 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; select       ; select      ; 1.000        ; -0.478     ; 3.311      ;
; -2.791 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; select       ; select      ; 1.000        ; -0.478     ; 3.311      ;
; -2.771 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                ; select       ; select      ; 1.000        ; -0.477     ; 3.292      ;
; -2.771 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; select       ; select      ; 1.000        ; -0.477     ; 3.292      ;
; -2.771 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                ; select       ; select      ; 1.000        ; -0.477     ; 3.292      ;
; -2.771 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                ; select       ; select      ; 1.000        ; -0.477     ; 3.292      ;
; -2.771 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                ; select       ; select      ; 1.000        ; -0.477     ; 3.292      ;
; -2.771 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                ; select       ; select      ; 1.000        ; -0.477     ; 3.292      ;
; -2.771 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                ; select       ; select      ; 1.000        ; -0.477     ; 3.292      ;
; -2.771 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                ; select       ; select      ; 1.000        ; -0.477     ; 3.292      ;
; -2.771 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                ; select       ; select      ; 1.000        ; -0.477     ; 3.292      ;
; -2.767 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.284      ; 4.089      ;
; -2.767 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; 0.284      ; 4.089      ;
; -2.765 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.290      ; 4.093      ;
; -2.762 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.284      ; 4.084      ;
; -2.762 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; 0.284      ; 4.084      ;
; -2.760 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.290      ; 4.088      ;
; -2.758 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.284      ; 4.080      ;
; -2.758 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; 0.284      ; 4.080      ;
; -2.756 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.290      ; 4.084      ;
; -2.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.284      ; 4.073      ;
; -2.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; 0.284      ; 4.073      ;
; -2.749 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.290      ; 4.077      ;
; -2.736 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.284      ; 4.058      ;
; -2.736 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; 0.284      ; 4.058      ;
; -2.734 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.290      ; 4.062      ;
; -2.714 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                ; select       ; select      ; 1.000        ; -0.079     ; 3.633      ;
; -2.714 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                ; select       ; select      ; 1.000        ; -0.079     ; 3.633      ;
; -2.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                    ; select       ; select      ; 1.000        ; -0.483     ; 3.225      ;
; -2.686 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                ; select       ; select      ; 1.000        ; -0.079     ; 3.605      ;
; -2.686 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                ; select       ; select      ; 1.000        ; -0.079     ; 3.605      ;
; -2.685 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                       ; select       ; select      ; 1.000        ; -0.074     ; 3.609      ;
; -2.685 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; select       ; select      ; 1.000        ; -0.074     ; 3.609      ;
; -2.685 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; select       ; select      ; 1.000        ; -0.074     ; 3.609      ;
; -2.685 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; select       ; select      ; 1.000        ; -0.074     ; 3.609      ;
; -2.683 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; -0.114     ; 3.607      ;
; -2.683 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; -0.114     ; 3.607      ;
; -2.683 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                ; select       ; select      ; 1.000        ; -0.483     ; 3.198      ;
; -2.683 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                ; select       ; select      ; 1.000        ; -0.483     ; 3.198      ;
; -2.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; -0.108     ; 3.612      ;
; -2.677 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; select       ; select      ; 1.000        ; -0.119     ; 3.596      ;
; -2.677 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; select       ; select      ; 1.000        ; -0.119     ; 3.596      ;
; -2.676 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; -0.113     ; 3.601      ;
; -2.665 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                ; select       ; select      ; 1.000        ; -0.073     ; 3.590      ;
; -2.665 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; select       ; select      ; 1.000        ; -0.073     ; 3.590      ;
; -2.665 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                ; select       ; select      ; 1.000        ; -0.073     ; 3.590      ;
; -2.665 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                ; select       ; select      ; 1.000        ; -0.073     ; 3.590      ;
; -2.665 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                ; select       ; select      ; 1.000        ; -0.073     ; 3.590      ;
; -2.665 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                ; select       ; select      ; 1.000        ; -0.073     ; 3.590      ;
; -2.665 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                ; select       ; select      ; 1.000        ; -0.073     ; 3.590      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50'                                                                                                                   ;
+--------+------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.541 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 4.463      ;
; -3.435 ; clk_400hz:clk_400hz|counter[4]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 4.351      ;
; -3.418 ; clk_400hz:clk_400hz|counter[6]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 4.334      ;
; -3.356 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 4.278      ;
; -3.283 ; clk_400hz:clk_400hz|counter[5]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 4.199      ;
; -3.166 ; clk_400hz:clk_400hz|counter[7]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 4.082      ;
; -3.144 ; clk_400hz:clk_400hz|counter[23]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.061      ;
; -3.133 ; clk_400hz:clk_400hz|counter[10]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 4.049      ;
; -3.124 ; clk_400hz:clk_400hz|counter[19]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.041      ;
; -3.118 ; clk_400hz:clk_400hz|counter[9]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 4.034      ;
; -3.115 ; clk_400hz:clk_400hz|counter[17]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.032      ;
; -3.104 ; clk_400hz:clk_400hz|counter[18]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.021      ;
; -3.082 ; clk_400hz:clk_400hz|counter[11]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.998      ;
; -2.985 ; clk_400hz:clk_400hz|counter[22]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.902      ;
; -2.838 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.754      ;
; -2.818 ; clk_400hz:clk_400hz|counter[16]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.735      ;
; -2.805 ; clk_400hz:clk_400hz|counter[20]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.722      ;
; -2.764 ; clk_400hz:clk_400hz|counter[12]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.680      ;
; -2.750 ; clk_400hz:clk_400hz|counter[8]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.666      ;
; -2.750 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.666      ;
; -2.738 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.652      ;
; -2.717 ; clk_400hz:clk_400hz|counter[2]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.633      ;
; -2.695 ; clk_400hz:clk_400hz|counter[3]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.611      ;
; -2.687 ; clk_400hz:clk_400hz|counter[21]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.604      ;
; -2.684 ; clk_0_25hz:clk_0_25hz|counter[3]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.600      ;
; -2.677 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.600      ;
; -2.677 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.600      ;
; -2.676 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.599      ;
; -2.676 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[12]     ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.599      ;
; -2.657 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[24]     ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.578      ;
; -2.644 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[25]     ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.565      ;
; -2.642 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[25]     ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.563      ;
; -2.641 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[24]     ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.562      ;
; -2.633 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[15]     ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.555      ;
; -2.631 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[15]     ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.553      ;
; -2.615 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.531      ;
; -2.597 ; clk_0_25hz:clk_0_25hz|counter[2]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.513      ;
; -2.596 ; clk_0_25hz:clk_0_25hz|counter[11]  ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.512      ;
; -2.595 ; clk_400hz:clk_400hz|counter[4]     ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.512      ;
; -2.595 ; clk_400hz:clk_400hz|counter[4]     ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.512      ;
; -2.594 ; clk_400hz:clk_400hz|counter[4]     ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.511      ;
; -2.594 ; clk_400hz:clk_400hz|counter[4]     ; clk_400hz:clk_400hz|counter[12]     ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.511      ;
; -2.592 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[8]    ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.509      ;
; -2.592 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[13]   ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.509      ;
; -2.590 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[20]   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.506      ;
; -2.586 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.083     ; 3.501      ;
; -2.580 ; clk_400hz:clk_400hz|counter[24]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.497      ;
; -2.578 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.492      ;
; -2.578 ; clk_400hz:clk_400hz|counter[6]     ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.495      ;
; -2.578 ; clk_400hz:clk_400hz|counter[6]     ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.495      ;
; -2.577 ; clk_400hz:clk_400hz|counter[6]     ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.494      ;
; -2.577 ; clk_400hz:clk_400hz|counter[6]     ; clk_400hz:clk_400hz|counter[12]     ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.494      ;
; -2.575 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[26]   ; clk_50       ; clk_50      ; 1.000        ; 0.332      ; 3.905      ;
; -2.573 ; clk_0_25hz:clk_0_25hz|counter[11]  ; clk_0_25hz:clk_0_25hz|counter[8]    ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.490      ;
; -2.573 ; clk_0_25hz:clk_0_25hz|counter[11]  ; clk_0_25hz:clk_0_25hz|counter[13]   ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.490      ;
; -2.570 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.083     ; 3.485      ;
; -2.570 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.486      ;
; -2.569 ; clk_400hz:clk_400hz|counter[25]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.486      ;
; -2.562 ; clk_400hz:clk_400hz|counter[14]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.479      ;
; -2.556 ; clk_0_25hz:clk_0_25hz|counter[5]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.472      ;
; -2.555 ; clk_0_25hz:clk_0_25hz|counter[9]   ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.471      ;
; -2.552 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.468      ;
; -2.552 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.083     ; 3.467      ;
; -2.550 ; clk_400hz:clk_400hz|counter[13]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.467      ;
; -2.543 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.459      ;
; -2.539 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.461      ;
; -2.537 ; clk_0_25hz:clk_0_25hz|counter[13]  ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.453      ;
; -2.533 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.455      ;
; -2.532 ; clk_0_25hz:clk_0_25hz|counter[9]   ; clk_0_25hz:clk_0_25hz|counter[8]    ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.449      ;
; -2.532 ; clk_0_25hz:clk_0_25hz|counter[9]   ; clk_0_25hz:clk_0_25hz|counter[13]   ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.449      ;
; -2.531 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.453      ;
; -2.525 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[22]     ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.446      ;
; -2.523 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.445      ;
; -2.522 ; clock_100hz:clock_100hz|counter[8] ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.439      ;
; -2.517 ; clk_0_25hz:clk_0_25hz|counter[13]  ; clk_0_25hz:clk_0_25hz|counter[8]    ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.434      ;
; -2.517 ; clk_0_25hz:clk_0_25hz|counter[13]  ; clk_0_25hz:clk_0_25hz|counter[13]   ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.434      ;
; -2.516 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.439      ;
; -2.516 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.439      ;
; -2.515 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.438      ;
; -2.515 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[12]     ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.438      ;
; -2.512 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[23]     ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.433      ;
; -2.511 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.427      ;
; -2.510 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[23]     ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.431      ;
; -2.509 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[22]     ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.430      ;
; -2.503 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[8]    ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.420      ;
; -2.503 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[13]   ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.420      ;
; -2.502 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[20]   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.418      ;
; -2.499 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.413      ;
; -2.487 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[26]   ; clk_50       ; clk_50      ; 1.000        ; 0.332      ; 3.817      ;
; -2.479 ; clock_100hz:clock_100hz|counter[5] ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.396      ;
; -2.472 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|clk_0_25hz    ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 3.417      ;
; -2.470 ; clk_0_25hz:clk_0_25hz|counter[4]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.386      ;
; -2.468 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.382      ;
; -2.459 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[14]   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.375      ;
; -2.456 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[27]   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.372      ;
; -2.455 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[18]   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.371      ;
; -2.454 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[22] ; clk_50       ; clk_50      ; 1.000        ; -0.083     ; 3.369      ;
; -2.454 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[20]   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.370      ;
; -2.453 ; clk_0_25hz:clk_0_25hz|counter[11]  ; clk_0_25hz:clk_0_25hz|clk_0_25hz    ; clk_50       ; clk_50      ; 1.000        ; -0.053     ; 3.398      ;
; -2.453 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[14]   ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.369      ;
+--------+------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -3.076 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.076     ; 3.998      ;
; -3.076 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.209      ; 4.207      ;
; -3.076 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.209      ; 4.207      ;
; -3.076 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.209      ; 4.207      ;
; -3.076 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.209      ; 4.207      ;
; -2.976 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.076     ; 3.898      ;
; -2.969 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.076     ; 3.891      ;
; -2.942 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.863      ;
; -2.942 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                       ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.863      ;
; -2.942 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.863      ;
; -2.942 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.863      ;
; -2.942 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.863      ;
; -2.914 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.835      ;
; -2.888 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.211      ; 4.137      ;
; -2.857 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.778      ;
; -2.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.076     ; 3.773      ;
; -2.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.076     ; 3.773      ;
; -2.824 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.079     ; 3.743      ;
; -2.818 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.206      ; 3.946      ;
; -2.818 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.206      ; 3.946      ;
; -2.818 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.206      ; 3.946      ;
; -2.818 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.206      ; 3.946      ;
; -2.814 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.735      ;
; -2.805 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.079     ; 3.724      ;
; -2.802 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.205      ; 3.929      ;
; -2.802 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.205      ; 3.929      ;
; -2.802 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.205      ; 3.929      ;
; -2.802 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.205      ; 3.929      ;
; -2.799 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.206      ; 3.927      ;
; -2.799 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.206      ; 3.927      ;
; -2.799 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.206      ; 3.927      ;
; -2.799 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.206      ; 3.927      ;
; -2.790 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.711      ;
; -2.753 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.673      ;
; -2.753 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.076     ; 3.675      ;
; -2.753 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.209      ; 3.884      ;
; -2.753 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.209      ; 3.884      ;
; -2.753 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.209      ; 3.884      ;
; -2.753 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.209      ; 3.884      ;
; -2.743 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.076     ; 3.665      ;
; -2.739 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.209      ; 3.870      ;
; -2.739 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.209      ; 3.870      ;
; -2.739 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.209      ; 3.870      ;
; -2.739 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.209      ; 3.870      ;
; -2.725 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.076     ; 3.647      ;
; -2.725 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.209      ; 3.856      ;
; -2.725 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.209      ; 3.856      ;
; -2.725 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.209      ; 3.856      ;
; -2.725 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.209      ; 3.856      ;
; -2.713 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.076     ; 3.635      ;
; -2.713 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.209      ; 3.844      ;
; -2.713 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.209      ; 3.844      ;
; -2.713 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.209      ; 3.844      ;
; -2.713 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.209      ; 3.844      ;
; -2.663 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.208      ; 3.909      ;
; -2.658 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.578      ;
; -2.658 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.578      ;
; -2.658 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.578      ;
; -2.658 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.578      ;
; -2.658 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.578      ;
; -2.653 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.573      ;
; -2.645 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.079     ; 3.564      ;
; -2.645 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.079     ; 3.564      ;
; -2.645 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.079     ; 3.564      ;
; -2.645 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.079     ; 3.564      ;
; -2.645 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.079     ; 3.564      ;
; -2.645 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.080     ; 3.563      ;
; -2.644 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.208      ; 3.890      ;
; -2.626 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.079     ; 3.545      ;
; -2.626 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.079     ; 3.545      ;
; -2.626 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.080     ; 3.544      ;
; -2.619 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.540      ;
; -2.619 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                       ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.540      ;
; -2.619 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.540      ;
; -2.619 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.540      ;
; -2.619 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.540      ;
; -2.607 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.079     ; 3.526      ;
; -2.607 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.079     ; 3.526      ;
; -2.606 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.215      ; 3.859      ;
; -2.606 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.078     ; 3.526      ;
; -2.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.526      ;
; -2.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                       ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.526      ;
; -2.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.526      ;
; -2.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.526      ;
; -2.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.526      ;
; -2.594 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.076     ; 3.516      ;
; -2.591 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.512      ;
; -2.591 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.512      ;
; -2.591 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                       ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.512      ;
; -2.591 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.512      ;
; -2.591 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.512      ;
; -2.591 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.512      ;
; -2.579 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.500      ;
; -2.579 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                       ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.500      ;
; -2.579 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.500      ;
; -2.579 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.500      ;
; -2.579 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.500      ;
; -2.577 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.498      ;
; -2.577 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.077     ; 3.498      ;
; -2.574 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.211      ; 3.823      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'select'                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.449 ; lfsr:lfsr|data_out[18]~9                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 6.448      ; 5.751      ;
; -0.420 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; 0.000        ; 8.539      ; 8.371      ;
; -0.405 ; lfsr:lfsr|data_out[16]~33                                                                                                                          ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 6.229      ; 5.540      ;
; -0.402 ; lfsr:lfsr|data_out[19]~49                                                                                                                          ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 6.174      ; 5.488      ;
; -0.398 ; lfsr:lfsr|data_out[19]~49                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 6.525      ; 5.879      ;
; -0.342 ; lfsr:lfsr|data_out[25]~25                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 6.501      ; 5.911      ;
; -0.316 ; lfsr:lfsr|data_out[25]~25                                                                                                                          ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 6.149      ; 5.549      ;
; -0.237 ; lfsr:lfsr|data_out[11]~45                                                                                                                          ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 6.034      ; 5.513      ;
; -0.223 ; lfsr:lfsr|data_out[18]~9                                                                                                                           ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 6.097      ; 5.590      ;
; -0.192 ; lfsr:lfsr|data_out[10]~5                                                                                                                           ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 6.067      ; 5.591      ;
; -0.180 ; lfsr:lfsr|data_out[24]~37                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 6.422      ; 5.994      ;
; -0.179 ; lfsr:lfsr|data_out[8]~29                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 6.413      ; 5.986      ;
; -0.176 ; lfsr:lfsr|data_out[1]~13                                                                                                                           ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; clr          ; select      ; -0.500       ; 6.032      ; 5.572      ;
; -0.160 ; lfsr:lfsr|data_out[1]~13                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 6.387      ; 5.979      ;
; -0.158 ; lfsr:lfsr|data_out[17]~21                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 6.447      ; 6.041      ;
; -0.151 ; lfsr:lfsr|data_out[16]~33                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 6.584      ; 6.185      ;
; -0.141 ; lfsr:lfsr|data_out[9]~17                                                                                                                           ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ; clr          ; select      ; -0.500       ; 6.060      ; 5.635      ;
; -0.141 ; lfsr:lfsr|data_out[24]~37                                                                                                                          ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 6.070      ; 5.645      ;
; -0.138 ; lfsr:lfsr|data_out[12]~57                                                                                                                          ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 6.170      ; 5.748      ;
; -0.133 ; lfsr:lfsr|data_out[8]~29                                                                                                                           ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; clr          ; select      ; -0.500       ; 6.057      ; 5.640      ;
; -0.116 ; lfsr:lfsr|data_out[4]~53                                                                                                                           ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; clr          ; select      ; -0.500       ; 6.064      ; 5.664      ;
; -0.113 ; lfsr:lfsr|data_out[11]~45                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 6.389      ; 6.028      ;
; -0.096 ; lfsr:lfsr|data_out[2]~1                                                                                                                            ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; clr          ; select      ; -0.500       ; 6.065      ; 5.685      ;
; -0.093 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr          ; select      ; 0.000        ; 8.543      ; 8.702      ;
; -0.093 ; lfsr:lfsr|data_out[17]~21                                                                                                                          ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 6.092      ; 5.715      ;
; -0.080 ; lfsr:lfsr|data_out[3]~41                                                                                                                           ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; clr          ; select      ; -0.500       ; 6.057      ; 5.693      ;
; -0.074 ; lfsr:lfsr|data_out[12]~57                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 6.529      ; 6.207      ;
; -0.016 ; lfsr:lfsr|data_out[3]~41                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 6.414      ; 6.150      ;
; -0.009 ; lfsr:lfsr|data_out[4]~53                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 6.425      ; 6.168      ;
; 0.025  ; lfsr:lfsr|data_out[20]~61                                                                                                                          ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 6.094      ; 5.835      ;
; 0.095  ; lfsr:lfsr|data_out[9]~17                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 6.416      ; 6.263      ;
; 0.110  ; lfsr:lfsr|data_out[20]~61                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 6.449      ; 6.311      ;
; 0.120  ; lfsr:lfsr|data_out[10]~5                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 6.422      ; 6.294      ;
; 0.160  ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 8.539      ; 8.451      ;
; 0.239  ; lfsr:lfsr|data_out[2]~1                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 6.422      ; 6.413      ;
; 0.375  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.440      ; 1.037      ;
; 0.382  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.434      ; 1.038      ;
; 0.392  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.434      ; 1.048      ;
; 0.402  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.440      ; 1.064      ;
; 0.403  ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|q[15]                                                                                                                                    ; select       ; select      ; 0.000        ; 0.080      ; 0.669      ;
; 0.404  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; select       ; select      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; select       ; select      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; select       ; select      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; select       ; select      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; select       ; select      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; select       ; select      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; select       ; select      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; select       ; select      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; select       ; select      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; select       ; select      ; 0.000        ; 0.079      ; 0.669      ;
; 0.414  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; select       ; select      ; 0.000        ; 0.095      ; 0.695      ;
; 0.416  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; select       ; select      ; 0.000        ; 0.095      ; 0.697      ;
; 0.443  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; select       ; select      ; 0.000        ; 0.079      ; 0.708      ;
; 0.457  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.434      ; 1.113      ;
; 0.458  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; select       ; select      ; 0.000        ; 0.079      ; 0.723      ;
; 0.459  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; select       ; select      ; 0.000        ; 0.079      ; 0.724      ;
; 0.538  ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 8.543      ; 8.833      ;
; 0.554  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; select       ; select      ; 0.000        ; 0.079      ; 0.819      ;
; 0.567  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; select       ; select      ; 0.000        ; 0.079      ; 0.832      ;
; 0.581  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; select       ; select      ; 0.000        ; 0.079      ; 0.846      ;
; 0.593  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; select       ; select      ; 0.000        ; 0.080      ; 0.859      ;
; 0.595  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.434      ; 1.251      ;
; 0.602  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ; select       ; select      ; 0.000        ; 0.079      ; 0.867      ;
; 0.612  ; lfsr:lfsr|q[12]                                                                                                                                    ; lfsr:lfsr|q[11]                                                                                                                                    ; select       ; select      ; 0.000        ; 0.080      ; 0.878      ;
; 0.613  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; select       ; select      ; 0.000        ; 0.079      ; 0.878      ;
; 0.634  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; select       ; select      ; 0.000        ; 0.080      ; 0.900      ;
; 0.639  ; lfsr:lfsr|q[0]                                                                                                                                     ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; select       ; select      ; 0.000        ; 0.080      ; 0.905      ;
; 0.643  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; select       ; select      ; 0.000        ; 0.080      ; 0.909      ;
; 0.657  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; select       ; select      ; 0.000        ; 0.080      ; 0.923      ;
; 0.657  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; select       ; select      ; 0.000        ; 0.079      ; 0.922      ;
; 0.673  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.438      ; 1.333      ;
; 0.676  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; select       ; select      ; 0.000        ; 0.079      ; 0.941      ;
; 0.677  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; select       ; select      ; 0.000        ; 0.079      ; 0.942      ;
; 0.684  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; select       ; select      ; 0.000        ; 0.079      ; 0.949      ;
; 0.688  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; select       ; select      ; 0.000        ; 0.079      ; 0.953      ;
; 0.693  ; lfsr:lfsr|q[12]                                                                                                                                    ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.080      ; 0.959      ;
; 0.700  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; select       ; select      ; 0.000        ; 0.095      ; 0.981      ;
; 0.700  ; lfsr:lfsr|q[12]                                                                                                                                    ; lfsr:lfsr|q[15]                                                                                                                                    ; select       ; select      ; 0.000        ; 0.079      ; 0.965      ;
; 0.701  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; select       ; select      ; 0.000        ; 0.079      ; 0.966      ;
; 0.702  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.438      ; 1.362      ;
; 0.715  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; select       ; select      ; 0.000        ; 0.079      ; 0.980      ;
; 0.716  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; select       ; select      ; 0.000        ; 0.079      ; 0.981      ;
; 0.719  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.438      ; 1.379      ;
; 0.738  ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|q[14]                                                                                                                                    ; select       ; select      ; 0.000        ; 0.079      ; 1.003      ;
; 0.739  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.438      ; 1.399      ;
; 0.748  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ; select       ; select      ; 0.000        ; 0.079      ; 1.013      ;
; 0.749  ; lfsr:lfsr|q[11]                                                                                                                                    ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.080      ; 1.015      ;
; 0.750  ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|q[12]                                                                                                                                    ; select       ; select      ; 0.000        ; 0.080      ; 1.016      ;
; 0.755  ; lfsr:lfsr|q[7]                                                                                                                                     ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.080      ; 1.021      ;
; 0.761  ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; select       ; select      ; 0.000        ; 0.080      ; 1.027      ;
; 0.764  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; select       ; select      ; 0.000        ; 0.080      ; 1.030      ;
; 0.765  ; lfsr:lfsr|q[4]                                                                                                                                     ; lfsr:lfsr|q[3]                                                                                                                                     ; select       ; select      ; 0.000        ; 0.079      ; 1.030      ;
; 0.765  ; lfsr:lfsr|q[6]                                                                                                                                     ; lfsr:lfsr|q[5]                                                                                                                                     ; select       ; select      ; 0.000        ; 0.079      ; 1.030      ;
; 0.771  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; select       ; select      ; 0.000        ; 0.080      ; 1.037      ;
; 0.774  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ; select       ; select      ; 0.000        ; 0.081      ; 1.041      ;
; 0.779  ; lfsr:lfsr|q[3]                                                                                                                                     ; lfsr:lfsr|q[2]                                                                                                                                     ; select       ; select      ; 0.000        ; 0.079      ; 1.044      ;
; 0.807  ; lfsr:lfsr|q[11]                                                                                                                                    ; lfsr:lfsr|q[10]                                                                                                                                    ; select       ; select      ; 0.000        ; 0.080      ; 1.073      ;
; 0.815  ; lfsr:lfsr|q[14]                                                                                                                                    ; lfsr:lfsr|q[13]                                                                                                                                    ; select       ; select      ; 0.000        ; 0.081      ; 1.082      ;
; 0.824  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; select       ; select      ; 0.000        ; 0.080      ; 1.090      ;
; 0.826  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; select       ; select      ; 0.000        ; 0.078      ; 1.090      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50'                                                                                                                                               ;
+-------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.390 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50                        ; clk_50      ; 0.000        ; 0.098      ; 0.674      ;
; 0.402 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; transmitter:uart_Tx|state.TX_STATE_START ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50                        ; clk_50      ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|bit_pos[2]           ; clk_50                        ; clk_50      ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[0]           ; clk_50                        ; clk_50      ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                        ; clk_50      ; 0.000        ; 0.080      ; 0.669      ;
; 0.426 ; clk_400hz:clk_400hz|counter[25]          ; clk_400hz:clk_400hz|counter[25]          ; clk_50                        ; clk_50      ; 0.000        ; 0.082      ; 0.694      ;
; 0.440 ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz        ; clk_50                        ; clk_50      ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; clk_0_25hz:clk_0_25hz|clk_0_25hz         ; clk_0_25hz:clk_0_25hz|clk_0_25hz         ; clk_50                        ; clk_50      ; 0.000        ; 0.043      ; 0.669      ;
; 0.441 ; clock_100hz:clock_100hz|counter[25]      ; clock_100hz:clock_100hz|counter[25]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.708      ;
; 0.497 ; clk_400hz:clk_400hz|clk_400hz            ; clk_400hz:clk_400hz|clk_400hz            ; clk_400hz:clk_400hz|clk_400hz ; clk_50      ; 0.000        ; 3.087      ; 4.032      ;
; 0.639 ; clk_400hz:clk_400hz|counter[16]          ; clk_400hz:clk_400hz|counter[16]          ; clk_50                        ; clk_50      ; 0.000        ; 0.082      ; 0.907      ;
; 0.641 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; clock_100hz:clock_100hz|counter[2]       ; clock_100hz:clock_100hz|counter[2]       ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; clk_400hz:clk_400hz|counter[24]          ; clk_400hz:clk_400hz|counter[24]          ; clk_50                        ; clk_50      ; 0.000        ; 0.082      ; 0.909      ;
; 0.643 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; clock_100hz:clock_100hz|counter[3]       ; clock_100hz:clock_100hz|counter[3]       ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; clk_400hz:clk_400hz|counter[22]          ; clk_400hz:clk_400hz|counter[22]          ; clk_50                        ; clk_50      ; 0.000        ; 0.082      ; 0.911      ;
; 0.643 ; clk_400hz:clk_400hz|counter[19]          ; clk_400hz:clk_400hz|counter[19]          ; clk_50                        ; clk_50      ; 0.000        ; 0.082      ; 0.911      ;
; 0.644 ; clock_100hz:clock_100hz|counter[4]       ; clock_100hz:clock_100hz|counter[4]       ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; clk_400hz:clk_400hz|counter[20]          ; clk_400hz:clk_400hz|counter[20]          ; clk_50                        ; clk_50      ; 0.000        ; 0.082      ; 0.912      ;
; 0.645 ; clk_400hz:clk_400hz|counter[17]          ; clk_400hz:clk_400hz|counter[17]          ; clk_50                        ; clk_50      ; 0.000        ; 0.082      ; 0.913      ;
; 0.646 ; clock_100hz:clock_100hz|counter[7]       ; clock_100hz:clock_100hz|counter[7]       ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.913      ;
; 0.646 ; clk_400hz:clk_400hz|counter[21]          ; clk_400hz:clk_400hz|counter[21]          ; clk_50                        ; clk_50      ; 0.000        ; 0.082      ; 0.914      ;
; 0.647 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.914      ;
; 0.654 ; clk_0_25hz:clk_0_25hz|counter[17]        ; clk_0_25hz:clk_0_25hz|counter[17]        ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; clk_0_25hz:clk_0_25hz|counter[11]        ; clk_0_25hz:clk_0_25hz|counter[11]        ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; clk_0_25hz:clk_0_25hz|counter[9]         ; clk_0_25hz:clk_0_25hz|counter[9]         ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; clk_0_25hz:clk_0_25hz|counter[3]         ; clk_0_25hz:clk_0_25hz|counter[3]         ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; clock_100hz:clock_100hz|counter[12]      ; clock_100hz:clock_100hz|counter[12]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; clock_100hz:clock_100hz|counter[10]      ; clock_100hz:clock_100hz|counter[10]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; clk_400hz:clk_400hz|counter[18]          ; clk_400hz:clk_400hz|counter[18]          ; clk_50                        ; clk_50      ; 0.000        ; 0.082      ; 0.922      ;
; 0.655 ; clk_0_25hz:clk_0_25hz|counter[25]        ; clk_0_25hz:clk_0_25hz|counter[25]        ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; clk_0_25hz:clk_0_25hz|counter[19]        ; clk_0_25hz:clk_0_25hz|counter[19]        ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; clk_400hz:clk_400hz|counter[8]           ; clk_400hz:clk_400hz|counter[8]           ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; clk_0_25hz:clk_0_25hz|counter[4]         ; clk_0_25hz:clk_0_25hz|counter[4]         ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clock_100hz:clock_100hz|counter[24]      ; clock_100hz:clock_100hz|counter[24]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clock_100hz:clock_100hz|counter[14]      ; clock_100hz:clock_100hz|counter[14]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; clk_0_25hz:clk_0_25hz|counter[27]        ; clk_0_25hz:clk_0_25hz|counter[27]        ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_0_25hz:clk_0_25hz|counter[7]         ; clk_0_25hz:clk_0_25hz|counter[7]         ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_0_25hz:clk_0_25hz|counter[5]         ; clk_0_25hz:clk_0_25hz|counter[5]         ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clock_100hz:clock_100hz|counter[6]       ; clock_100hz:clock_100hz|counter[6]       ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_400hz:clk_400hz|counter[6]           ; clk_400hz:clk_400hz|counter[6]           ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_400hz:clk_400hz|counter[4]           ; clk_400hz:clk_400hz|counter[4]           ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_400hz:clk_400hz|counter[3]           ; clk_400hz:clk_400hz|counter[3]           ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; clock_100hz:clock_100hz|counter[22]      ; clock_100hz:clock_100hz|counter[22]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; clock_100hz:clock_100hz|counter[20]      ; clock_100hz:clock_100hz|counter[20]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; clock_100hz:clock_100hz|counter[19]      ; clock_100hz:clock_100hz|counter[19]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; clk_0_25hz:clk_0_25hz|counter[12]        ; clk_0_25hz:clk_0_25hz|counter[12]        ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; clk_0_25hz:clk_0_25hz|counter[2]         ; clk_0_25hz:clk_0_25hz|counter[2]         ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; clock_100hz:clock_100hz|counter[11]      ; clock_100hz:clock_100hz|counter[11]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; clk_400hz:clk_400hz|counter[11]          ; clk_400hz:clk_400hz|counter[11]          ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; clk_0_25hz:clk_0_25hz|counter[10]        ; clk_0_25hz:clk_0_25hz|counter[10]        ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; clk_0_25hz:clk_0_25hz|counter[6]         ; clk_0_25hz:clk_0_25hz|counter[6]         ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[9]       ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; clk_400hz:clk_400hz|counter[9]           ; clk_400hz:clk_400hz|counter[9]           ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; clk_400hz:clk_400hz|counter[7]           ; clk_400hz:clk_400hz|counter[7]           ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; clk_400hz:clk_400hz|counter[23]          ; clk_400hz:clk_400hz|counter[23]          ; clk_50                        ; clk_50      ; 0.000        ; 0.082      ; 0.929      ;
; 0.662 ; clock_100hz:clock_100hz|counter[23]      ; clock_100hz:clock_100hz|counter[23]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.929      ;
; 0.662 ; clock_100hz:clock_100hz|counter[21]      ; clock_100hz:clock_100hz|counter[21]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.929      ;
; 0.676 ; clk_0_25hz:clk_0_25hz|counter[1]         ; clk_0_25hz:clk_0_25hz|counter[1]         ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.943      ;
; 0.704 ; clk_0_25hz:clk_0_25hz|counter[0]         ; clk_0_25hz:clk_0_25hz|counter[0]         ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.971      ;
; 0.739 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                        ; clk_50      ; 0.000        ; 0.080      ; 1.005      ;
; 0.856 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.123      ;
; 0.863 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50                        ; clk_50      ; 0.000        ; 0.511      ; 1.560      ;
; 0.957 ; clk_400hz:clk_400hz|counter[16]          ; clk_400hz:clk_400hz|counter[17]          ; clk_50                        ; clk_50      ; 0.000        ; 0.082      ; 1.225      ;
; 0.959 ; clk_400hz:clk_400hz|counter[24]          ; clk_400hz:clk_400hz|counter[25]          ; clk_50                        ; clk_50      ; 0.000        ; 0.082      ; 1.227      ;
; 0.959 ; clock_100hz:clock_100hz|counter[2]       ; clock_100hz:clock_100hz|counter[3]       ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.226      ;
; 0.960 ; clk_400hz:clk_400hz|counter[22]          ; clk_400hz:clk_400hz|counter[23]          ; clk_50                        ; clk_50      ; 0.000        ; 0.082      ; 1.228      ;
; 0.961 ; clk_400hz:clk_400hz|counter[20]          ; clk_400hz:clk_400hz|counter[21]          ; clk_50                        ; clk_50      ; 0.000        ; 0.082      ; 1.229      ;
; 0.970 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.237      ;
; 0.970 ; clock_100hz:clock_100hz|counter[3]       ; clock_100hz:clock_100hz|counter[4]       ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.237      ;
; 0.970 ; clk_400hz:clk_400hz|counter[19]          ; clk_400hz:clk_400hz|counter[20]          ; clk_50                        ; clk_50      ; 0.000        ; 0.082      ; 1.238      ;
; 0.972 ; clk_400hz:clk_400hz|counter[18]          ; clk_400hz:clk_400hz|counter[19]          ; clk_50                        ; clk_50      ; 0.000        ; 0.082      ; 1.240      ;
; 0.972 ; clk_0_25hz:clk_0_25hz|counter[3]         ; clk_0_25hz:clk_0_25hz|counter[4]         ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.239      ;
; 0.972 ; clk_400hz:clk_400hz|counter[2]           ; clk_400hz:clk_400hz|counter[3]           ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.239      ;
; 0.972 ; clk_0_25hz:clk_0_25hz|counter[11]        ; clk_0_25hz:clk_0_25hz|counter[12]        ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.239      ;
; 0.972 ; clock_100hz:clock_100hz|counter[10]      ; clock_100hz:clock_100hz|counter[11]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.239      ;
; 0.972 ; clk_0_25hz:clk_0_25hz|counter[9]         ; clk_0_25hz:clk_0_25hz|counter[10]        ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.239      ;
; 0.972 ; clk_400hz:clk_400hz|counter[17]          ; clk_400hz:clk_400hz|counter[18]          ; clk_50                        ; clk_50      ; 0.000        ; 0.082      ; 1.240      ;
; 0.973 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; clk_400hz:clk_400hz|counter[8]           ; clk_400hz:clk_400hz|counter[9]           ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; clk_400hz:clk_400hz|counter[21]          ; clk_400hz:clk_400hz|counter[22]          ; clk_50                        ; clk_50      ; 0.000        ; 0.082      ; 1.241      ;
; 0.974 ; clock_100hz:clock_100hz|counter[24]      ; clock_100hz:clock_100hz|counter[25]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clock_100hz:clock_100hz|counter[6]       ; clock_100hz:clock_100hz|counter[7]       ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clk_0_25hz:clk_0_25hz|counter[5]         ; clk_0_25hz:clk_0_25hz|counter[6]         ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clk_400hz:clk_400hz|counter[6]           ; clk_400hz:clk_400hz|counter[7]           ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; clock_100hz:clock_100hz|counter[18]      ; clock_100hz:clock_100hz|counter[19]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; clock_100hz:clock_100hz|counter[22]      ; clock_100hz:clock_100hz|counter[23]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; clock_100hz:clock_100hz|counter[20]      ; clock_100hz:clock_100hz|counter[21]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; clk_400hz:clk_400hz|counter[19]          ; clk_400hz:clk_400hz|counter[21]          ; clk_50                        ; clk_50      ; 0.000        ; 0.082      ; 1.243      ;
; 0.976 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.243      ;
; 0.977 ; clk_400hz:clk_400hz|counter[10]          ; clk_400hz:clk_400hz|counter[11]          ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.244      ;
; 0.977 ; clk_400hz:clk_400hz|counter[17]          ; clk_400hz:clk_400hz|counter[19]          ; clk_50                        ; clk_50      ; 0.000        ; 0.082      ; 1.245      ;
; 0.978 ; clock_100hz:clock_100hz|counter[7]       ; clock_100hz:clock_100hz|counter[9]       ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.245      ;
; 0.978 ; clk_400hz:clk_400hz|counter[21]          ; clk_400hz:clk_400hz|counter[23]          ; clk_50                        ; clk_50      ; 0.000        ; 0.082      ; 1.246      ;
; 0.983 ; clk_0_25hz:clk_0_25hz|counter[4]         ; clk_0_25hz:clk_0_25hz|counter[5]         ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.250      ;
; 0.984 ; clk_400hz:clk_400hz|counter[3]           ; clk_400hz:clk_400hz|counter[4]           ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.251      ;
+-------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.396 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.361      ; 0.979      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.361      ; 0.989      ;
; 0.422 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.686      ;
; 0.431 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 0.696      ;
; 0.454 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.718      ;
; 0.547 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.811      ;
; 0.569 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.833      ;
; 0.602 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 0.867      ;
; 0.644 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.908      ;
; 0.654 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.361      ; 1.237      ;
; 0.659 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 0.924      ;
; 0.677 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.941      ;
; 0.680 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.944      ;
; 0.685 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.360      ; 1.267      ;
; 0.686 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 0.949      ;
; 0.687 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.361      ; 1.270      ;
; 0.702 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.966      ;
; 0.705 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.969      ;
; 0.706 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.361      ; 1.289      ;
; 0.711 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.366      ; 1.299      ;
; 0.711 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 0.975      ;
; 0.735 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.366      ; 1.323      ;
; 0.745 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.366      ; 1.333      ;
; 0.759 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.361      ; 1.342      ;
; 0.769 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.361      ; 1.352      ;
; 0.790 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.368      ; 1.380      ;
; 0.827 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 1.090      ;
; 0.827 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.091      ;
; 0.829 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.080      ; 1.095      ;
; 0.858 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.080      ; 1.124      ;
; 0.858 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 1.121      ;
; 0.879 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 1.142      ;
; 0.881 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 1.144      ;
; 0.884 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 1.147      ;
; 0.895 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 1.158      ;
; 0.929 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.193      ;
; 0.933 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.363      ; 1.518      ;
; 0.939 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.203      ;
; 0.952 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.216      ;
; 0.966 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.366      ; 1.554      ;
; 0.975 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 1.240      ;
; 0.979 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 1.242      ;
; 0.986 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.366      ; 1.574      ;
; 0.996 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 1.261      ;
; 1.009 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.366      ; 1.597      ;
; 1.011 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.366      ; 1.599      ;
; 1.024 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.288      ;
; 1.025 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.289      ;
; 1.037 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.301      ;
; 1.040 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.304      ;
; 1.044 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.363      ; 1.629      ;
; 1.051 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.080      ; 1.317      ;
; 1.054 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.366      ; 1.642      ;
; 1.057 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 1.320      ;
; 1.069 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.333      ;
; 1.082 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.346      ;
; 1.089 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.361      ; 1.672      ;
; 1.091 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 1.354      ;
; 1.095 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 1.358      ;
; 1.130 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 1.393      ;
; 1.130 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 1.393      ;
; 1.156 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.362      ; 1.740      ;
; 1.254 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.368      ; 1.844      ;
; 1.272 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.536      ;
; 1.274 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 1.537      ;
; 1.299 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.563      ;
; 1.325 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 1.588      ;
; 1.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 1.604      ;
; 1.371 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.635      ;
; 1.396 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.367      ; 1.985      ;
; 1.423 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.080      ; 1.689      ;
; 1.463 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.727      ;
; 1.470 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.734      ;
; 1.493 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 1.756      ;
; 1.496 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 1.759      ;
; 1.510 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.365      ; 2.097      ;
; 1.550 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 1.813      ;
; 1.567 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.831      ;
; 1.602 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.866      ;
; 1.638 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.900      ;
; 1.647 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.911      ;
; 1.650 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.914      ;
; 1.651 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 1.915      ;
; 1.657 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 1.920      ;
; 1.668 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 1.933      ;
; 1.669 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.079      ; 1.934      ;
; 1.685 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.076      ; 1.947      ;
; 1.701 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 1.964      ;
; 1.742 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.077      ; 2.005      ;
; 1.754 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.078      ; 2.018      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clr'                                                                                         ;
+-------+-----------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 6.728 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~45 ; select       ; clr         ; -0.500       ; -5.628     ; 0.630      ;
; 6.748 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~13  ; select       ; clr         ; -0.500       ; -5.626     ; 0.652      ;
; 6.772 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~61 ; select       ; clr         ; -0.500       ; -5.670     ; 0.632      ;
; 6.772 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~21 ; select       ; clr         ; -0.500       ; -5.672     ; 0.630      ;
; 6.773 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~41  ; select       ; clr         ; -0.500       ; -5.657     ; 0.646      ;
; 6.775 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9  ; select       ; clr         ; -0.500       ; -5.673     ; 0.632      ;
; 6.779 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~53  ; select       ; clr         ; -0.500       ; -5.664     ; 0.645      ;
; 6.781 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~17  ; select       ; clr         ; -0.500       ; -5.659     ; 0.652      ;
; 6.781 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~37 ; select       ; clr         ; -0.500       ; -5.665     ; 0.646      ;
; 6.785 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1   ; select       ; clr         ; -0.500       ; -5.660     ; 0.655      ;
; 6.789 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5  ; select       ; clr         ; -0.500       ; -5.666     ; 0.653      ;
; 6.795 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~29  ; select       ; clr         ; -0.500       ; -5.655     ; 0.670      ;
; 6.835 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~25 ; select       ; clr         ; -0.500       ; -5.726     ; 0.639      ;
; 6.884 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~57 ; select       ; clr         ; -0.500       ; -5.767     ; 0.647      ;
; 6.930 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~33 ; select       ; clr         ; -0.500       ; -5.814     ; 0.646      ;
; 6.984 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~49 ; select       ; clr         ; -0.500       ; -5.729     ; 0.785      ;
+-------+-----------------+---------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'select'                                                                                    ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -0.485 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; select      ; 0.500        ; 7.843      ; 8.816      ;
; -0.485 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; select      ; 0.500        ; 7.843      ; 8.816      ;
; -0.485 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; select      ; 0.500        ; 7.843      ; 8.816      ;
; -0.485 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; select      ; 0.500        ; 7.843      ; 8.816      ;
; -0.485 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; select      ; 0.500        ; 7.843      ; 8.816      ;
; -0.485 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; select      ; 0.500        ; 7.843      ; 8.816      ;
; -0.480 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; select      ; 0.500        ; 7.846      ; 8.814      ;
; -0.480 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; select      ; 0.500        ; 7.846      ; 8.814      ;
; -0.480 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; select      ; 0.500        ; 7.846      ; 8.814      ;
; -0.460 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; select      ; 0.500        ; 7.846      ; 8.794      ;
; -0.460 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; select      ; 0.500        ; 7.846      ; 8.794      ;
; -0.460 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; select      ; 0.500        ; 7.846      ; 8.794      ;
; -0.460 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; select      ; 0.500        ; 7.846      ; 8.794      ;
; -0.460 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; select      ; 0.500        ; 7.846      ; 8.794      ;
; -0.460 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; select      ; 0.500        ; 7.846      ; 8.794      ;
; -0.429 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; select      ; 0.500        ; 7.841      ; 8.758      ;
; -0.429 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; select      ; 0.500        ; 7.841      ; 8.758      ;
; -0.429 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; select      ; 0.500        ; 7.841      ; 8.758      ;
; -0.429 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; select      ; 0.500        ; 7.841      ; 8.758      ;
; -0.411 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; select      ; 0.500        ; 7.842      ; 8.741      ;
; -0.411 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; select      ; 0.500        ; 7.842      ; 8.741      ;
; -0.408 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; select      ; 0.500        ; 7.849      ; 8.745      ;
; -0.402 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; select      ; 0.500        ; 7.844      ; 8.734      ;
; -0.402 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; select      ; 0.500        ; 7.844      ; 8.734      ;
; -0.338 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; select      ; 0.500        ; 7.847      ; 8.673      ;
; -0.338 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; select      ; 0.500        ; 7.847      ; 8.673      ;
; -0.338 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; select      ; 0.500        ; 7.847      ; 8.673      ;
; -0.338 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; select      ; 0.500        ; 7.847      ; 8.673      ;
; -0.338 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; select      ; 0.500        ; 7.847      ; 8.673      ;
; -0.338 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; select      ; 0.500        ; 7.847      ; 8.673      ;
; -0.338 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; select      ; 0.500        ; 7.847      ; 8.673      ;
; -0.338 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; select      ; 0.500        ; 7.847      ; 8.673      ;
; 0.186  ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; select      ; 1.000        ; 7.846      ; 8.648      ;
; 0.186  ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; select      ; 1.000        ; 7.843      ; 8.645      ;
; 0.186  ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; select      ; 1.000        ; 7.843      ; 8.645      ;
; 0.186  ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; select      ; 1.000        ; 7.846      ; 8.648      ;
; 0.186  ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; select      ; 1.000        ; 7.843      ; 8.645      ;
; 0.186  ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; select      ; 1.000        ; 7.843      ; 8.645      ;
; 0.186  ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; select      ; 1.000        ; 7.843      ; 8.645      ;
; 0.186  ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; select      ; 1.000        ; 7.843      ; 8.645      ;
; 0.186  ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; select      ; 1.000        ; 7.846      ; 8.648      ;
; 0.202  ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; select      ; 1.000        ; 7.846      ; 8.632      ;
; 0.202  ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; select      ; 1.000        ; 7.846      ; 8.632      ;
; 0.202  ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; select      ; 1.000        ; 7.846      ; 8.632      ;
; 0.202  ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; select      ; 1.000        ; 7.846      ; 8.632      ;
; 0.202  ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; select      ; 1.000        ; 7.846      ; 8.632      ;
; 0.202  ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; select      ; 1.000        ; 7.846      ; 8.632      ;
; 0.246  ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; select      ; 1.000        ; 7.841      ; 8.583      ;
; 0.246  ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; select      ; 1.000        ; 7.841      ; 8.583      ;
; 0.246  ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; select      ; 1.000        ; 7.841      ; 8.583      ;
; 0.246  ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; select      ; 1.000        ; 7.841      ; 8.583      ;
; 0.255  ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; select      ; 1.000        ; 7.842      ; 8.575      ;
; 0.255  ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; select      ; 1.000        ; 7.842      ; 8.575      ;
; 0.259  ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; select      ; 1.000        ; 7.844      ; 8.573      ;
; 0.259  ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; select      ; 1.000        ; 7.844      ; 8.573      ;
; 0.262  ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; select      ; 1.000        ; 7.849      ; 8.575      ;
; 0.267  ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; select      ; 1.000        ; 7.847      ; 8.568      ;
; 0.267  ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; select      ; 1.000        ; 7.847      ; 8.568      ;
; 0.267  ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; select      ; 1.000        ; 7.847      ; 8.568      ;
; 0.267  ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; select      ; 1.000        ; 7.847      ; 8.568      ;
; 0.267  ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; select      ; 1.000        ; 7.847      ; 8.568      ;
; 0.267  ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; select      ; 1.000        ; 7.847      ; 8.568      ;
; 0.267  ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; select      ; 1.000        ; 7.847      ; 8.568      ;
; 0.267  ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; select      ; 1.000        ; 7.847      ; 8.568      ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'select'                                                                                     ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -0.174 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; select      ; 0.000        ; 8.188      ; 8.230      ;
; -0.174 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; select      ; 0.000        ; 8.188      ; 8.230      ;
; -0.174 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; select      ; 0.000        ; 8.188      ; 8.230      ;
; -0.174 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; select      ; 0.000        ; 8.188      ; 8.230      ;
; -0.174 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; select      ; 0.000        ; 8.188      ; 8.230      ;
; -0.174 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; select      ; 0.000        ; 8.188      ; 8.230      ;
; -0.174 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; select      ; 0.000        ; 8.188      ; 8.230      ;
; -0.174 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; select      ; 0.000        ; 8.188      ; 8.230      ;
; -0.169 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; select      ; 0.000        ; 8.190      ; 8.237      ;
; -0.165 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; select      ; 0.000        ; 8.184      ; 8.235      ;
; -0.165 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; select      ; 0.000        ; 8.184      ; 8.235      ;
; -0.163 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; select      ; 0.000        ; 8.183      ; 8.236      ;
; -0.163 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; select      ; 0.000        ; 8.183      ; 8.236      ;
; -0.154 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; select      ; 0.000        ; 8.182      ; 8.244      ;
; -0.154 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; select      ; 0.000        ; 8.182      ; 8.244      ;
; -0.154 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; select      ; 0.000        ; 8.182      ; 8.244      ;
; -0.154 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; select      ; 0.000        ; 8.182      ; 8.244      ;
; -0.110 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; select      ; 0.000        ; 8.186      ; 8.292      ;
; -0.110 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; select      ; 0.000        ; 8.186      ; 8.292      ;
; -0.110 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; select      ; 0.000        ; 8.186      ; 8.292      ;
; -0.110 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; select      ; 0.000        ; 8.186      ; 8.292      ;
; -0.110 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; select      ; 0.000        ; 8.186      ; 8.292      ;
; -0.110 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; select      ; 0.000        ; 8.186      ; 8.292      ;
; -0.097 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; select      ; 0.000        ; 8.184      ; 8.303      ;
; -0.097 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; select      ; 0.000        ; 8.184      ; 8.303      ;
; -0.097 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; select      ; 0.000        ; 8.184      ; 8.303      ;
; -0.097 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; select      ; 0.000        ; 8.184      ; 8.303      ;
; -0.097 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; select      ; 0.000        ; 8.184      ; 8.303      ;
; -0.097 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; select      ; 0.000        ; 8.184      ; 8.303      ;
; -0.096 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; select      ; 0.000        ; 8.187      ; 8.307      ;
; -0.096 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; select      ; 0.000        ; 8.187      ; 8.307      ;
; -0.096 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; select      ; 0.000        ; 8.187      ; 8.307      ;
; 0.433  ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; select      ; -0.500       ; 8.188      ; 8.337      ;
; 0.433  ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; select      ; -0.500       ; 8.188      ; 8.337      ;
; 0.433  ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; select      ; -0.500       ; 8.188      ; 8.337      ;
; 0.433  ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; select      ; -0.500       ; 8.188      ; 8.337      ;
; 0.433  ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; select      ; -0.500       ; 8.188      ; 8.337      ;
; 0.433  ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; select      ; -0.500       ; 8.188      ; 8.337      ;
; 0.433  ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; select      ; -0.500       ; 8.188      ; 8.337      ;
; 0.433  ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; select      ; -0.500       ; 8.188      ; 8.337      ;
; 0.496  ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; select      ; -0.500       ; 8.184      ; 8.396      ;
; 0.496  ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; select      ; -0.500       ; 8.184      ; 8.396      ;
; 0.500  ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; select      ; -0.500       ; 8.190      ; 8.406      ;
; 0.504  ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; select      ; -0.500       ; 8.183      ; 8.403      ;
; 0.504  ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; select      ; -0.500       ; 8.183      ; 8.403      ;
; 0.521  ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; select      ; -0.500       ; 8.182      ; 8.419      ;
; 0.521  ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; select      ; -0.500       ; 8.182      ; 8.419      ;
; 0.521  ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; select      ; -0.500       ; 8.182      ; 8.419      ;
; 0.521  ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; select      ; -0.500       ; 8.182      ; 8.419      ;
; 0.552  ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; select      ; -0.500       ; 8.186      ; 8.454      ;
; 0.552  ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; select      ; -0.500       ; 8.186      ; 8.454      ;
; 0.552  ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; select      ; -0.500       ; 8.186      ; 8.454      ;
; 0.552  ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; select      ; -0.500       ; 8.186      ; 8.454      ;
; 0.552  ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; select      ; -0.500       ; 8.186      ; 8.454      ;
; 0.552  ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; select      ; -0.500       ; 8.186      ; 8.454      ;
; 0.570  ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; select      ; -0.500       ; 8.187      ; 8.473      ;
; 0.570  ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; select      ; -0.500       ; 8.187      ; 8.473      ;
; 0.570  ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; select      ; -0.500       ; 8.187      ; 8.473      ;
; 0.575  ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; select      ; -0.500       ; 8.184      ; 8.475      ;
; 0.575  ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; select      ; -0.500       ; 8.184      ; 8.475      ;
; 0.575  ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; select      ; -0.500       ; 8.184      ; 8.475      ;
; 0.575  ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; select      ; -0.500       ; 8.184      ; 8.475      ;
; 0.575  ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; select      ; -0.500       ; 8.184      ; 8.475      ;
; 0.575  ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; select      ; -0.500       ; 8.184      ; 8.475      ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'                                                             ;
+--------+--------------+----------------+------------+--------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock  ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------+--------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk_50 ; Rise       ; clk_50                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[4]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[5]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[6]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[7]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[8]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|clk_0_25hz    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[0]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[10]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[11]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[12]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[13]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[14]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[15]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[16]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[17]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[18]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[19]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[1]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[20]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[21]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[22]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[23]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[24]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[25]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[26]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[27]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[2]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[3]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[4]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[5]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[6]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[7]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[8]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[9]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|clk_400hz       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[10]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[11]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[12]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[13]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[14]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[15]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[16]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[17]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[18]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[19]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[20]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[21]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[22]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[23]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[24]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[25]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[8]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[9]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|clk_100hz   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[12] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[13] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[14] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[15] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[16] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[17] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[18] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[19] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[20] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[21] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[22] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[23] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[24] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[25] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[8]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[9]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|Tx              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[6]         ;
+--------+--------------+----------------+------------+--------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'select'                                                                                                                                                                                 ;
+--------+--------------+----------------+-----------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; select ; Rise       ; select                                                                                                                                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[0]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[10]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[11]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[12]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[13]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[14]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[15]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[1]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[2]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[3]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[4]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[5]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[6]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[7]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[8]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[9]                                                                                                                                     ;
; -0.086 ; 0.149        ; 0.235          ; Low Pulse Width ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; -0.086 ; 0.149        ; 0.235          ; Low Pulse Width ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg         ;
; -0.085 ; 0.150        ; 0.235          ; Low Pulse Width ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -0.085 ; 0.150        ; 0.235          ; Low Pulse Width ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -0.084 ; 0.151        ; 0.235          ; Low Pulse Width ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; -0.083 ; 0.152        ; 0.235          ; Low Pulse Width ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 0.040  ; 0.228        ; 0.188          ; Low Pulse Width ; select ; Rise       ; lfsr:lfsr|q[9]                                                                                                                                     ;
+--------+--------------+----------------+-----------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clr'                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clr   ; Rise       ; clr                        ;
; 0.382  ; 0.382        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9   ;
; 0.383  ; 0.383        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~21  ;
; 0.383  ; 0.383        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~61  ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[11]~45|datac ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[1]~13|datac  ;
; 0.389  ; 0.389        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[12]~57|dataa ;
; 0.389  ; 0.389        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[18]~9|dataa  ;
; 0.390  ; 0.390        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[17]~21|dataa ;
; 0.390  ; 0.390        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[19]~49|dataa ;
; 0.390  ; 0.390        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[20]~61|dataa ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[2]~1|datac   ;
; 0.393  ; 0.393        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~45  ;
; 0.393  ; 0.393        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~13   ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|o                ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1    ;
; 0.415  ; 0.415        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~25  ;
; 0.419  ; 0.419        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~57  ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[25]~25|datab ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[10]~5|datac  ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[16]~33|dataa ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[3]~41|datac  ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[8]~29|datac  ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[9]~17|datac  ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[24]~37|datac ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[4]~53|datac  ;
; 0.423  ; 0.423        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~49  ;
; 0.424  ; 0.424        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~41   ;
; 0.424  ; 0.424        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~29   ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~37  ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~53   ;
; 0.426  ; 0.426        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~33  ;
; 0.427  ; 0.427        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5   ;
; 0.427  ; 0.427        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~17   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|i                ;
; 0.568  ; 0.568        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5   ;
; 0.569  ; 0.569        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~17   ;
; 0.571  ; 0.571        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~53   ;
; 0.572  ; 0.572        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~37  ;
; 0.572  ; 0.572        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~41   ;
; 0.573  ; 0.573        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~33  ;
; 0.573  ; 0.573        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~29   ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[10]~5|datac  ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[4]~53|datac  ;
; 0.576  ; 0.576        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~49  ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[16]~33|dataa ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[24]~37|datac ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[3]~41|datac  ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[9]~17|datac  ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[8]~29|datac  ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[25]~25|datab ;
; 0.579  ; 0.579        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~57  ;
; 0.583  ; 0.583        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~25  ;
; 0.602  ; 0.602        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1    ;
; 0.604  ; 0.604        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~45  ;
; 0.604  ; 0.604        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~13   ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|o                ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[2]~1|datac   ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[12]~57|dataa ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[17]~21|dataa ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[18]~9|dataa  ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[19]~49|dataa ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[20]~61|dataa ;
; 0.611  ; 0.611        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[11]~45|datac ;
; 0.611  ; 0.611        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[1]~13|datac  ;
; 0.615  ; 0.615        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~21  ;
; 0.615  ; 0.615        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9   ;
; 0.615  ; 0.615        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~61  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                 ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;
; 0.145  ; 0.380        ; 0.235          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                             ;
; 0.145  ; 0.380        ; 0.235          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                             ;
; 0.145  ; 0.380        ; 0.235          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                             ;
; 0.145  ; 0.380        ; 0.235          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                             ;
; 0.146  ; 0.381        ; 0.235          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                             ;
; 0.146  ; 0.381        ; 0.235          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                             ;
; 0.146  ; 0.381        ; 0.235          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                             ;
; 0.146  ; 0.381        ; 0.235          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                             ;
; 0.146  ; 0.381        ; 0.235          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.147  ; 0.382        ; 0.235          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz ; 2.821  ; 3.098  ; Rise       ; clk_400hz:clk_400hz|clk_400hz ;
; Wr_en     ; clk_50                        ; 2.344  ; 2.669  ; Rise       ; clk_50                        ;
; Wrreq     ; select                        ; -0.885 ; -0.558 ; Rise       ; select                        ;
; clr       ; select                        ; 1.155  ; 1.303  ; Rise       ; select                        ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz ; -0.484 ; -0.797 ; Rise       ; clk_400hz:clk_400hz|clk_400hz ;
; Wr_en     ; clk_50                        ; -1.084 ; -1.411 ; Rise       ; clk_50                        ;
; Wrreq     ; select                        ; 2.861  ; 2.633  ; Rise       ; select                        ;
; clr       ; select                        ; 0.390  ; 0.310  ; Rise       ; select                        ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port  ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz ; 14.444 ; 14.237 ; Rise       ; clk_400hz:clk_400hz|clk_400hz ;
; Tx         ; clk_50                        ; 16.269 ; 16.211 ; Rise       ; clk_50                        ;
; Tx_busy    ; clk_50                        ; 7.116  ; 7.077  ; Rise       ; clk_50                        ;
; clk        ; clk_50                        ; 8.894  ; 9.004  ; Rise       ; clk_50                        ;
; Fifo_full  ; select                        ; 16.827 ; 16.827 ; Rise       ; select                        ;
; clk        ; select                        ; 8.937  ; 8.907  ; Rise       ; select                        ;
; out1[*]    ; select                        ; 20.423 ; 20.298 ; Rise       ; select                        ;
;  out1[0]   ; select                        ; 20.423 ; 20.298 ; Rise       ; select                        ;
;  out1[1]   ; select                        ; 19.935 ; 19.892 ; Rise       ; select                        ;
;  out1[2]   ; select                        ; 19.256 ; 19.225 ; Rise       ; select                        ;
;  out1[3]   ; select                        ; 17.178 ; 17.052 ; Rise       ; select                        ;
;  out1[4]   ; select                        ; 17.435 ; 17.253 ; Rise       ; select                        ;
;  out1[5]   ; select                        ; 19.747 ; 19.885 ; Rise       ; select                        ;
;  out1[6]   ; select                        ; 18.558 ; 18.594 ; Rise       ; select                        ;
; out2[*]    ; select                        ; 16.649 ; 16.609 ; Rise       ; select                        ;
;  out2[0]   ; select                        ; 15.899 ; 15.890 ; Rise       ; select                        ;
;  out2[1]   ; select                        ; 15.667 ; 15.616 ; Rise       ; select                        ;
;  out2[2]   ; select                        ; 15.158 ; 15.118 ; Rise       ; select                        ;
;  out2[3]   ; select                        ; 15.677 ; 15.639 ; Rise       ; select                        ;
;  out2[4]   ; select                        ; 15.313 ; 15.277 ; Rise       ; select                        ;
;  out2[5]   ; select                        ; 16.523 ; 16.609 ; Rise       ; select                        ;
;  out2[6]   ; select                        ; 16.649 ; 16.602 ; Rise       ; select                        ;
; out3[*]    ; select                        ; 14.608 ; 14.496 ; Rise       ; select                        ;
;  out3[0]   ; select                        ; 13.963 ; 13.853 ; Rise       ; select                        ;
;  out3[1]   ; select                        ; 14.023 ; 14.004 ; Rise       ; select                        ;
;  out3[2]   ; select                        ; 13.922 ; 13.948 ; Rise       ; select                        ;
;  out3[3]   ; select                        ; 14.483 ; 14.455 ; Rise       ; select                        ;
;  out3[4]   ; select                        ; 14.174 ; 14.086 ; Rise       ; select                        ;
;  out3[5]   ; select                        ; 14.608 ; 14.496 ; Rise       ; select                        ;
;  out3[6]   ; select                        ; 14.180 ; 14.259 ; Rise       ; select                        ;
; out4[*]    ; select                        ; 15.115 ; 15.078 ; Rise       ; select                        ;
;  out4[0]   ; select                        ; 14.831 ; 14.740 ; Rise       ; select                        ;
;  out4[1]   ; select                        ; 14.143 ; 14.070 ; Rise       ; select                        ;
;  out4[2]   ; select                        ; 15.115 ; 15.078 ; Rise       ; select                        ;
;  out4[3]   ; select                        ; 13.662 ; 13.542 ; Rise       ; select                        ;
;  out4[4]   ; select                        ; 13.465 ; 13.476 ; Rise       ; select                        ;
;  out4[5]   ; select                        ; 13.247 ; 13.148 ; Rise       ; select                        ;
;  out4[6]   ; select                        ; 13.142 ; 13.252 ; Rise       ; select                        ;
; clk        ; select                        ; 8.937  ; 8.907  ; Fall       ; select                        ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port  ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz ; 12.538 ; 12.476 ; Rise       ; clk_400hz:clk_400hz|clk_400hz ;
; Tx         ; clk_50                        ; 15.720 ; 15.661 ; Rise       ; clk_50                        ;
; Tx_busy    ; clk_50                        ; 6.877  ; 6.838  ; Rise       ; clk_50                        ;
; clk        ; clk_50                        ; 8.458  ; 8.532  ; Rise       ; clk_50                        ;
; Fifo_full  ; select                        ; 14.661 ; 14.722 ; Rise       ; select                        ;
; clk        ; select                        ; 8.334  ; 8.432  ; Rise       ; select                        ;
; out1[*]    ; select                        ; 15.832 ; 15.675 ; Rise       ; select                        ;
;  out1[0]   ; select                        ; 18.220 ; 18.069 ; Rise       ; select                        ;
;  out1[1]   ; select                        ; 18.540 ; 18.466 ; Rise       ; select                        ;
;  out1[2]   ; select                        ; 18.135 ; 18.083 ; Rise       ; select                        ;
;  out1[3]   ; select                        ; 15.832 ; 15.675 ; Rise       ; select                        ;
;  out1[4]   ; select                        ; 16.120 ; 15.917 ; Rise       ; select                        ;
;  out1[5]   ; select                        ; 18.389 ; 18.451 ; Rise       ; select                        ;
;  out1[6]   ; select                        ; 17.118 ; 17.188 ; Rise       ; select                        ;
; out2[*]    ; select                        ; 13.891 ; 13.739 ; Rise       ; select                        ;
;  out2[0]   ; select                        ; 14.512 ; 14.476 ; Rise       ; select                        ;
;  out2[1]   ; select                        ; 14.278 ; 14.211 ; Rise       ; select                        ;
;  out2[2]   ; select                        ; 13.891 ; 13.739 ; Rise       ; select                        ;
;  out2[3]   ; select                        ; 14.292 ; 14.230 ; Rise       ; select                        ;
;  out2[4]   ; select                        ; 13.939 ; 13.952 ; Rise       ; select                        ;
;  out2[5]   ; select                        ; 15.182 ; 15.290 ; Rise       ; select                        ;
;  out2[6]   ; select                        ; 15.261 ; 15.238 ; Rise       ; select                        ;
; out3[*]    ; select                        ; 13.125 ; 13.070 ; Rise       ; select                        ;
;  out3[0]   ; select                        ; 13.125 ; 13.070 ; Rise       ; select                        ;
;  out3[1]   ; select                        ; 13.193 ; 13.153 ; Rise       ; select                        ;
;  out3[2]   ; select                        ; 13.158 ; 13.100 ; Rise       ; select                        ;
;  out3[3]   ; select                        ; 13.669 ; 13.595 ; Rise       ; select                        ;
;  out3[4]   ; select                        ; 13.363 ; 13.384 ; Rise       ; select                        ;
;  out3[5]   ; select                        ; 13.745 ; 13.665 ; Rise       ; select                        ;
;  out3[6]   ; select                        ; 13.349 ; 13.428 ; Rise       ; select                        ;
; out4[*]    ; select                        ; 12.079 ; 12.092 ; Rise       ; select                        ;
;  out4[0]   ; select                        ; 13.657 ; 13.580 ; Rise       ; select                        ;
;  out4[1]   ; select                        ; 12.986 ; 13.012 ; Rise       ; select                        ;
;  out4[2]   ; select                        ; 14.015 ; 14.025 ; Rise       ; select                        ;
;  out4[3]   ; select                        ; 12.554 ; 12.426 ; Rise       ; select                        ;
;  out4[4]   ; select                        ; 12.435 ; 12.337 ; Rise       ; select                        ;
;  out4[5]   ; select                        ; 12.169 ; 12.092 ; Rise       ; select                        ;
;  out4[6]   ; select                        ; 12.079 ; 12.155 ; Rise       ; select                        ;
; clk        ; select                        ; 8.334  ; 8.432  ; Fall       ; select                        ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.560         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;                ;              ;                  ; -1.496       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ;                ;              ;                  ; -2.064       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.467         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;                ;              ;                  ; -0.742       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;                ;              ;                  ; -2.725       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.406         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;                ;              ;                  ; -0.670       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ;                ;              ;                  ; -2.736       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.344         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;                ;              ;                  ; -0.968       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;                ;              ;                  ; -2.376       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.170         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;                ;              ;                  ; -0.196       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ;                ;              ;                  ; -2.974       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.026         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.640       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ;                ;              ;                  ; -2.386       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.994         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;                ;              ;                  ; -0.601       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[7] ;                ;              ;                  ; -2.393       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.931         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.514       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;                ;              ;                  ; -2.417       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.876         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;                ;              ;                  ; -0.307       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;                ;              ;                  ; -2.569       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.872         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;                ;              ;                  ; -0.032       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ;                ;              ;                  ; -2.840       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.863         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;                ;              ;                  ; -0.482       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;                ;              ;                  ; -2.381       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.827         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.601       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[3] ;                ;              ;                  ; -2.226       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.777         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;                ;              ;                  ; -0.700       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;                ;              ;                  ; -2.077       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.762         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.324       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;                ;              ;                  ; -2.438       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.732         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;                ;              ;                  ; -0.515       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;                ;              ;                  ; -2.217       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.722         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;                ;              ;                  ; 0.115        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ;                ;              ;                  ; -2.837       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.674         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;                ;              ;                  ; 0.131        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;                ;              ;                  ; -2.805       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.570         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;                ;              ;                  ; 0.113        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ;                ;              ;                  ; -2.683       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.528         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;                ;              ;                  ; -0.049       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ;                ;              ;                  ; -2.479       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.477         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;                ;              ;                  ; -0.049       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;                ;              ;                  ; -2.428       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                   ;
+------------+-----------------+-------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                    ; Note ;
+------------+-----------------+-------------------------------+------+
; 221.24 MHz ; 221.24 MHz      ; select                        ;      ;
; 238.38 MHz ; 238.38 MHz      ; clk_50                        ;      ;
; 265.82 MHz ; 265.82 MHz      ; clk_400hz:clk_400hz|clk_400hz ;      ;
+------------+-----------------+-------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                     ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clr                           ; -7.123 ; -108.863      ;
; select                        ; -3.520 ; -87.871       ;
; clk_50                        ; -3.195 ; -175.590      ;
; clk_400hz:clk_400hz|clk_400hz ; -2.762 ; -91.655       ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                      ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; select                        ; -0.563 ; -6.037        ;
; clk_50                        ; 0.350  ; 0.000         ;
; clk_400hz:clk_400hz|clk_400hz ; 0.354  ; 0.000         ;
; clr                           ; 6.286  ; 0.000         ;
+-------------------------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+--------+--------+---------------------+
; Clock  ; Slack  ; End Point TNS       ;
+--------+--------+---------------------+
; select ; -0.109 ; -1.955              ;
+--------+--------+---------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+--------+--------+--------------------+
; Clock  ; Slack  ; End Point TNS      ;
+--------+--------+--------------------+
; select ; -0.194 ; -5.117             ;
+--------+--------+--------------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary       ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clk_50                        ; -3.000 ; -136.640      ;
; select                        ; -3.000 ; -129.404      ;
; clr                           ; -3.000 ; -3.000        ;
; clk_400hz:clk_400hz|clk_400hz ; -2.649 ; -85.600       ;
+-------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clr'                                                                                          ;
+--------+-----------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+---------------------------+--------------+-------------+--------------+------------+------------+
; -7.123 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~49 ; select       ; clr         ; 0.500        ; -5.743     ; 0.810      ;
; -6.951 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~57 ; select       ; clr         ; 0.500        ; -5.744     ; 0.639      ;
; -6.864 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~29  ; select       ; clr         ; 0.500        ; -5.642     ; 0.660      ;
; -6.858 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~41  ; select       ; clr         ; 0.500        ; -5.643     ; 0.638      ;
; -6.854 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~33 ; select       ; clr         ; 0.500        ; -5.798     ; 0.638      ;
; -6.805 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~25 ; select       ; clr         ; 0.500        ; -5.721     ; 0.675      ;
; -6.780 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5  ; select       ; clr         ; 0.500        ; -5.651     ; 0.683      ;
; -6.768 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~17  ; select       ; clr         ; 0.500        ; -5.645     ; 0.682      ;
; -6.746 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9  ; select       ; clr         ; 0.500        ; -5.673     ; 0.665      ;
; -6.744 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~21 ; select       ; clr         ; 0.500        ; -5.672     ; 0.662      ;
; -6.742 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~61 ; select       ; clr         ; 0.500        ; -5.670     ; 0.664      ;
; -6.732 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~13  ; select       ; clr         ; 0.500        ; -5.611     ; 0.680      ;
; -6.727 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~37 ; select       ; clr         ; 0.500        ; -5.651     ; 0.638      ;
; -6.726 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~53  ; select       ; clr         ; 0.500        ; -5.650     ; 0.637      ;
; -6.725 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1   ; select       ; clr         ; 0.500        ; -5.638     ; 0.649      ;
; -6.718 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~45 ; select       ; clr         ; 0.500        ; -5.614     ; 0.662      ;
+--------+-----------------+---------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'select'                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.520 ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.243      ; 4.793      ;
; -3.445 ; lfsr:lfsr|q[13]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.243      ; 4.718      ;
; -3.405 ; lfsr:lfsr|q[7]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.242      ; 4.677      ;
; -3.365 ; lfsr:lfsr|q[10]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.238      ; 4.633      ;
; -3.313 ; lfsr:lfsr|q[8]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.243      ; 4.586      ;
; -3.300 ; lfsr:lfsr|q[15]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.239      ; 4.569      ;
; -3.259 ; lfsr:lfsr|q[0]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.242      ; 4.531      ;
; -3.237 ; lfsr:lfsr|q[9]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.237      ; 4.504      ;
; -3.232 ; lfsr:lfsr|q[6]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.240      ; 4.502      ;
; -3.226 ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.244      ; 4.500      ;
; -3.226 ; lfsr:lfsr|q[11]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.238      ; 4.494      ;
; -3.188 ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.242      ; 4.460      ;
; -3.176 ; lfsr:lfsr|q[5]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.240      ; 4.446      ;
; -3.169 ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.238      ; 4.437      ;
; -3.142 ; lfsr:lfsr|q[2]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.240      ; 4.412      ;
; -3.125 ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.242      ; 4.397      ;
; -3.088 ; lfsr:lfsr|q[1]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.244      ; 4.362      ;
; -3.082 ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.239      ; 4.351      ;
; -3.062 ; lfsr:lfsr|q[12]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.238      ; 4.330      ;
; -3.057 ; lfsr:lfsr|q[4]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.240      ; 4.327      ;
; -3.027 ; lfsr:lfsr|q[3]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.245      ; 4.302      ;
; -3.013 ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.239      ; 4.282      ;
; -3.005 ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.243      ; 4.278      ;
; -2.972 ; lfsr:lfsr|q[14]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.240      ; 4.242      ;
; -2.971 ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.241      ; 4.242      ;
; -2.960 ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.238      ; 4.228      ;
; -2.924 ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.244      ; 4.198      ;
; -2.882 ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.242      ; 4.154      ;
; -2.876 ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.247      ; 4.153      ;
; -2.869 ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.243      ; 4.142      ;
; -2.834 ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.249      ; 4.113      ;
; -2.775 ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.241      ; 4.046      ;
; -2.646 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; -0.111     ; 3.565      ;
; -2.646 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; -0.116     ; 3.560      ;
; -2.646 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; -0.116     ; 3.560      ;
; -2.558 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.259      ; 3.847      ;
; -2.558 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.254      ; 3.842      ;
; -2.558 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; 0.254      ; 3.842      ;
; -2.534 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.259      ; 3.823      ;
; -2.534 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.254      ; 3.818      ;
; -2.534 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; 0.254      ; 3.818      ;
; -2.520 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; -0.111     ; 3.439      ;
; -2.520 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; -0.116     ; 3.434      ;
; -2.520 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; -0.116     ; 3.434      ;
; -2.508 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                ; select       ; select      ; 1.000        ; -0.441     ; 3.066      ;
; -2.508 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                ; select       ; select      ; 1.000        ; -0.441     ; 3.066      ;
; -2.485 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; select       ; select      ; 1.000        ; -0.436     ; 3.048      ;
; -2.483 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; select       ; select      ; 1.000        ; -0.436     ; 3.046      ;
; -2.480 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                       ; select       ; select      ; 1.000        ; -0.436     ; 3.043      ;
; -2.480 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; select       ; select      ; 1.000        ; -0.436     ; 3.043      ;
; -2.480 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; select       ; select      ; 1.000        ; -0.436     ; 3.043      ;
; -2.480 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; select       ; select      ; 1.000        ; -0.436     ; 3.043      ;
; -2.461 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                ; select       ; select      ; 1.000        ; -0.436     ; 3.024      ;
; -2.461 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; select       ; select      ; 1.000        ; -0.436     ; 3.024      ;
; -2.461 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                ; select       ; select      ; 1.000        ; -0.436     ; 3.024      ;
; -2.461 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                ; select       ; select      ; 1.000        ; -0.436     ; 3.024      ;
; -2.461 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                ; select       ; select      ; 1.000        ; -0.436     ; 3.024      ;
; -2.461 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                ; select       ; select      ; 1.000        ; -0.436     ; 3.024      ;
; -2.461 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                ; select       ; select      ; 1.000        ; -0.436     ; 3.024      ;
; -2.461 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                ; select       ; select      ; 1.000        ; -0.436     ; 3.024      ;
; -2.461 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                ; select       ; select      ; 1.000        ; -0.436     ; 3.024      ;
; -2.434 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.253      ; 3.717      ;
; -2.434 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.248      ; 3.712      ;
; -2.434 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; 0.248      ; 3.712      ;
; -2.425 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.253      ; 3.708      ;
; -2.425 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.253      ; 3.708      ;
; -2.425 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.248      ; 3.703      ;
; -2.425 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.248      ; 3.703      ;
; -2.425 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; 0.248      ; 3.703      ;
; -2.425 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; 0.248      ; 3.703      ;
; -2.420 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                ; select       ; select      ; 1.000        ; -0.071     ; 3.348      ;
; -2.420 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                ; select       ; select      ; 1.000        ; -0.071     ; 3.348      ;
; -2.417 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.253      ; 3.700      ;
; -2.417 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.248      ; 3.695      ;
; -2.417 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; 0.248      ; 3.695      ;
; -2.410 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                    ; select       ; select      ; 1.000        ; -0.441     ; 2.968      ;
; -2.396 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                ; select       ; select      ; 1.000        ; -0.071     ; 3.324      ;
; -2.396 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                ; select       ; select      ; 1.000        ; -0.071     ; 3.324      ;
; -2.395 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.253      ; 3.678      ;
; -2.395 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.248      ; 3.673      ;
; -2.395 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; 0.248      ; 3.673      ;
; -2.392 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                       ; select       ; select      ; 1.000        ; -0.066     ; 3.325      ;
; -2.392 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; select       ; select      ; 1.000        ; -0.066     ; 3.325      ;
; -2.392 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; select       ; select      ; 1.000        ; -0.066     ; 3.325      ;
; -2.392 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; select       ; select      ; 1.000        ; -0.066     ; 3.325      ;
; -2.382 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                ; select       ; select      ; 1.000        ; -0.441     ; 2.940      ;
; -2.382 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                ; select       ; select      ; 1.000        ; -0.441     ; 2.940      ;
; -2.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; -0.111     ; 3.300      ;
; -2.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; -0.116     ; 3.295      ;
; -2.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; -0.116     ; 3.295      ;
; -2.373 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                ; select       ; select      ; 1.000        ; -0.066     ; 3.306      ;
; -2.373 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; select       ; select      ; 1.000        ; -0.066     ; 3.306      ;
; -2.373 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                ; select       ; select      ; 1.000        ; -0.066     ; 3.306      ;
; -2.373 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                ; select       ; select      ; 1.000        ; -0.066     ; 3.306      ;
; -2.373 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                ; select       ; select      ; 1.000        ; -0.066     ; 3.306      ;
; -2.373 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                ; select       ; select      ; 1.000        ; -0.066     ; 3.306      ;
; -2.373 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                ; select       ; select      ; 1.000        ; -0.066     ; 3.306      ;
; -2.373 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                ; select       ; select      ; 1.000        ; -0.066     ; 3.306      ;
; -2.373 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                ; select       ; select      ; 1.000        ; -0.066     ; 3.306      ;
; -2.368 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; -0.116     ; 3.282      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50'                                                                                                                    ;
+--------+------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.195 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.066     ; 4.128      ;
; -3.089 ; clk_400hz:clk_400hz|counter[4]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 4.016      ;
; -3.076 ; clk_400hz:clk_400hz|counter[6]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 4.003      ;
; -3.051 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.066     ; 3.984      ;
; -2.929 ; clk_400hz:clk_400hz|counter[5]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.856      ;
; -2.849 ; clk_400hz:clk_400hz|counter[7]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.776      ;
; -2.818 ; clk_400hz:clk_400hz|counter[23]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.745      ;
; -2.808 ; clk_400hz:clk_400hz|counter[19]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.735      ;
; -2.801 ; clk_400hz:clk_400hz|counter[17]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.728      ;
; -2.786 ; clk_400hz:clk_400hz|counter[9]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.713      ;
; -2.778 ; clk_400hz:clk_400hz|counter[18]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.705      ;
; -2.772 ; clk_400hz:clk_400hz|counter[10]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.699      ;
; -2.746 ; clk_400hz:clk_400hz|counter[11]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.673      ;
; -2.682 ; clk_400hz:clk_400hz|counter[22]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.609      ;
; -2.539 ; clk_400hz:clk_400hz|counter[16]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.466      ;
; -2.529 ; clk_400hz:clk_400hz|counter[20]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.456      ;
; -2.468 ; clk_400hz:clk_400hz|counter[8]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.395      ;
; -2.441 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.368      ;
; -2.432 ; clk_400hz:clk_400hz|counter[12]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.359      ;
; -2.419 ; clk_400hz:clk_400hz|counter[2]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.346      ;
; -2.418 ; clk_400hz:clk_400hz|counter[21]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.345      ;
; -2.403 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 3.335      ;
; -2.403 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 3.335      ;
; -2.402 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 3.334      ;
; -2.402 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[12]     ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 3.334      ;
; -2.399 ; clk_400hz:clk_400hz|counter[3]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.326      ;
; -2.365 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.292      ;
; -2.362 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.287      ;
; -2.317 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.243      ;
; -2.310 ; clk_400hz:clk_400hz|counter[24]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.237      ;
; -2.306 ; clk_0_25hz:clk_0_25hz|counter[3]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.233      ;
; -2.301 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[8]    ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.228      ;
; -2.301 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[13]   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.228      ;
; -2.300 ; clk_400hz:clk_400hz|counter[25]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.227      ;
; -2.297 ; clk_400hz:clk_400hz|counter[4]     ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.223      ;
; -2.297 ; clk_400hz:clk_400hz|counter[4]     ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.223      ;
; -2.296 ; clk_400hz:clk_400hz|counter[4]     ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.222      ;
; -2.296 ; clk_400hz:clk_400hz|counter[4]     ; clk_400hz:clk_400hz|counter[12]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.222      ;
; -2.292 ; clk_0_25hz:clk_0_25hz|counter[11]  ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.218      ;
; -2.285 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[24]     ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 3.217      ;
; -2.284 ; clk_400hz:clk_400hz|counter[6]     ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.210      ;
; -2.284 ; clk_400hz:clk_400hz|counter[6]     ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.210      ;
; -2.283 ; clk_400hz:clk_400hz|counter[6]     ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.209      ;
; -2.283 ; clk_400hz:clk_400hz|counter[6]     ; clk_400hz:clk_400hz|counter[12]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.209      ;
; -2.276 ; clk_0_25hz:clk_0_25hz|counter[11]  ; clk_0_25hz:clk_0_25hz|counter[8]    ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.203      ;
; -2.276 ; clk_0_25hz:clk_0_25hz|counter[11]  ; clk_0_25hz:clk_0_25hz|counter[13]   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.203      ;
; -2.269 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[15]     ; clk_50       ; clk_50      ; 1.000        ; -0.066     ; 3.202      ;
; -2.269 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[24]     ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 3.201      ;
; -2.266 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[15]     ; clk_50       ; clk_50      ; 1.000        ; -0.066     ; 3.199      ;
; -2.259 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 3.191      ;
; -2.259 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 3.191      ;
; -2.258 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 3.190      ;
; -2.258 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[12]     ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 3.190      ;
; -2.258 ; clk_0_25hz:clk_0_25hz|counter[9]   ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.184      ;
; -2.256 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[25]     ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 3.188      ;
; -2.253 ; clk_400hz:clk_400hz|counter[14]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.180      ;
; -2.242 ; clk_400hz:clk_400hz|counter[13]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.169      ;
; -2.242 ; clk_0_25hz:clk_0_25hz|counter[9]   ; clk_0_25hz:clk_0_25hz|counter[8]    ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.169      ;
; -2.242 ; clk_0_25hz:clk_0_25hz|counter[9]   ; clk_0_25hz:clk_0_25hz|counter[13]   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.169      ;
; -2.240 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[25]     ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 3.172      ;
; -2.239 ; clk_0_25hz:clk_0_25hz|counter[13]  ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.165      ;
; -2.230 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.155      ;
; -2.230 ; clk_0_25hz:clk_0_25hz|counter[2]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.157      ;
; -2.223 ; clk_0_25hz:clk_0_25hz|counter[13]  ; clk_0_25hz:clk_0_25hz|counter[8]    ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.150      ;
; -2.223 ; clk_0_25hz:clk_0_25hz|counter[13]  ; clk_0_25hz:clk_0_25hz|counter[13]   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.150      ;
; -2.221 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.146      ;
; -2.219 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[20]   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.146      ;
; -2.217 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.142      ;
; -2.215 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.066     ; 3.148      ;
; -2.201 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.126      ;
; -2.199 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.066     ; 3.132      ;
; -2.194 ; clk_0_25hz:clk_0_25hz|counter[5]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.121      ;
; -2.189 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[26]   ; clk_50       ; clk_50      ; 1.000        ; 0.308      ; 3.496      ;
; -2.186 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.066     ; 3.119      ;
; -2.183 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.066     ; 3.116      ;
; -2.182 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.108      ;
; -2.181 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.106      ;
; -2.179 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|clk_0_25hz    ; clk_50       ; clk_50      ; 1.000        ; -0.019     ; 3.159      ;
; -2.179 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.105      ;
; -2.178 ; clock_100hz:clock_100hz|counter[8] ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.105      ;
; -2.169 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[22]     ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 3.101      ;
; -2.156 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[8]    ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.083      ;
; -2.156 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[13]   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.083      ;
; -2.154 ; clk_0_25hz:clk_0_25hz|counter[11]  ; clk_0_25hz:clk_0_25hz|clk_0_25hz    ; clk_50       ; clk_50      ; 1.000        ; -0.019     ; 3.134      ;
; -2.153 ; clk_400hz:clk_400hz|counter[15]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.080      ;
; -2.153 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[22]     ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 3.085      ;
; -2.145 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.070      ;
; -2.145 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[16] ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.070      ;
; -2.145 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.071      ;
; -2.143 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[20]   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.070      ;
; -2.141 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[18]   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.068      ;
; -2.140 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[14]   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.067      ;
; -2.140 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[23]     ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 3.072      ;
; -2.140 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.066      ;
; -2.140 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[20]   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.067      ;
; -2.137 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[15]   ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.064      ;
; -2.137 ; clk_400hz:clk_400hz|counter[5]     ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.063      ;
; -2.137 ; clk_400hz:clk_400hz|counter[5]     ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.063      ;
; -2.136 ; clk_400hz:clk_400hz|counter[5]     ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.062      ;
; -2.136 ; clk_400hz:clk_400hz|counter[5]     ; clk_400hz:clk_400hz|counter[12]     ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.062      ;
+--------+------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -2.762 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.692      ;
; -2.726 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.183      ; 3.840      ;
; -2.726 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.183      ; 3.840      ;
; -2.726 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.183      ; 3.840      ;
; -2.726 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.183      ; 3.840      ;
; -2.640 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.068     ; 3.571      ;
; -2.627 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.555      ;
; -2.627 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                       ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.555      ;
; -2.627 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.555      ;
; -2.627 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.555      ;
; -2.627 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.555      ;
; -2.614 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.182      ; 3.826      ;
; -2.592 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.520      ;
; -2.561 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.068     ; 3.492      ;
; -2.559 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.489      ;
; -2.559 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.489      ;
; -2.537 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.465      ;
; -2.529 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.457      ;
; -2.518 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.446      ;
; -2.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.181      ; 3.623      ;
; -2.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.181      ; 3.623      ;
; -2.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.181      ; 3.623      ;
; -2.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.181      ; 3.623      ;
; -2.492 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.181      ; 3.604      ;
; -2.492 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.181      ; 3.604      ;
; -2.492 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.181      ; 3.604      ;
; -2.492 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.181      ; 3.604      ;
; -2.477 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.177      ; 3.585      ;
; -2.477 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.177      ; 3.585      ;
; -2.477 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.177      ; 3.585      ;
; -2.477 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.177      ; 3.585      ;
; -2.470 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.399      ;
; -2.448 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.378      ;
; -2.444 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.374      ;
; -2.420 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.070     ; 3.349      ;
; -2.419 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.349      ;
; -2.417 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.347      ;
; -2.413 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.072     ; 3.340      ;
; -2.412 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.183      ; 3.526      ;
; -2.412 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.183      ; 3.526      ;
; -2.412 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.183      ; 3.526      ;
; -2.412 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.183      ; 3.526      ;
; -2.408 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.183      ; 3.522      ;
; -2.408 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.183      ; 3.522      ;
; -2.408 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.183      ; 3.522      ;
; -2.408 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.183      ; 3.522      ;
; -2.399 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.180      ; 3.609      ;
; -2.383 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.183      ; 3.497      ;
; -2.383 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.183      ; 3.497      ;
; -2.383 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.183      ; 3.497      ;
; -2.383 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.183      ; 3.497      ;
; -2.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.183      ; 3.495      ;
; -2.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.183      ; 3.495      ;
; -2.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.183      ; 3.495      ;
; -2.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.183      ; 3.495      ;
; -2.380 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.180      ; 3.590      ;
; -2.367 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.293      ;
; -2.348 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.073     ; 3.274      ;
; -2.344 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.272      ;
; -2.344 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.272      ;
; -2.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.188      ; 3.560      ;
; -2.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.072     ; 3.266      ;
; -2.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.072     ; 3.266      ;
; -2.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.072     ; 3.266      ;
; -2.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.072     ; 3.266      ;
; -2.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.072     ; 3.266      ;
; -2.333 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.072     ; 3.260      ;
; -2.333 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.072     ; 3.260      ;
; -2.333 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.072     ; 3.260      ;
; -2.333 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.072     ; 3.260      ;
; -2.333 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.072     ; 3.260      ;
; -2.325 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.253      ;
; -2.325 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.253      ;
; -2.313 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.241      ;
; -2.313 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                       ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.241      ;
; -2.313 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.241      ;
; -2.313 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.241      ;
; -2.313 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.241      ;
; -2.309 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.237      ;
; -2.309 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                       ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.237      ;
; -2.309 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.237      ;
; -2.309 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.237      ;
; -2.309 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.237      ;
; -2.309 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.068     ; 3.240      ;
; -2.301 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.069     ; 3.231      ;
; -2.300 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.182      ; 3.512      ;
; -2.296 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.182      ; 3.508      ;
; -2.291 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.219      ;
; -2.284 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.212      ;
; -2.284 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                       ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.212      ;
; -2.284 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.212      ;
; -2.284 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.212      ;
; -2.284 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.212      ;
; -2.282 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.210      ;
; -2.282 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                       ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.210      ;
; -2.282 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.210      ;
; -2.282 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.210      ;
; -2.282 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.210      ;
; -2.282 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.210      ;
; -2.278 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.071     ; 3.206      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'select'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.563 ; lfsr:lfsr|data_out[18]~9                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 5.984      ; 5.152      ;
; -0.557 ; lfsr:lfsr|data_out[19]~49                                                                                                                          ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 5.743      ; 4.887      ;
; -0.540 ; lfsr:lfsr|data_out[16]~33                                                                                                                          ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 5.794      ; 4.955      ;
; -0.514 ; lfsr:lfsr|data_out[19]~49                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 6.054      ; 5.271      ;
; -0.489 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; 0.000        ; 7.888      ; 7.630      ;
; -0.475 ; lfsr:lfsr|data_out[25]~25                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 6.033      ; 5.289      ;
; -0.457 ; lfsr:lfsr|data_out[25]~25                                                                                                                          ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 5.721      ; 4.965      ;
; -0.389 ; lfsr:lfsr|data_out[11]~45                                                                                                                          ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 5.614      ; 4.926      ;
; -0.377 ; lfsr:lfsr|data_out[18]~9                                                                                                                           ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 5.673      ; 4.997      ;
; -0.356 ; lfsr:lfsr|data_out[10]~5                                                                                                                           ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 5.649      ; 4.994      ;
; -0.341 ; lfsr:lfsr|data_out[1]~13                                                                                                                           ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; clr          ; select      ; -0.500       ; 5.611      ; 4.971      ;
; -0.331 ; lfsr:lfsr|data_out[8]~29                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 5.955      ; 5.355      ;
; -0.315 ; lfsr:lfsr|data_out[24]~37                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 5.964      ; 5.380      ;
; -0.312 ; lfsr:lfsr|data_out[9]~17                                                                                                                           ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ; clr          ; select      ; -0.500       ; 5.642      ; 5.031      ;
; -0.298 ; lfsr:lfsr|data_out[17]~21                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 5.983      ; 5.416      ;
; -0.296 ; lfsr:lfsr|data_out[24]~37                                                                                                                          ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 5.652      ; 5.057      ;
; -0.294 ; lfsr:lfsr|data_out[16]~33                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 6.108      ; 5.545      ;
; -0.293 ; lfsr:lfsr|data_out[8]~29                                                                                                                           ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; clr          ; select      ; -0.500       ; 5.639      ; 5.047      ;
; -0.290 ; lfsr:lfsr|data_out[1]~13                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 5.926      ; 5.367      ;
; -0.284 ; lfsr:lfsr|data_out[12]~57                                                                                                                          ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 5.740      ; 5.157      ;
; -0.270 ; lfsr:lfsr|data_out[4]~53                                                                                                                           ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; clr          ; select      ; -0.500       ; 5.646      ; 5.077      ;
; -0.267 ; lfsr:lfsr|data_out[17]~21                                                                                                                          ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 5.669      ; 5.103      ;
; -0.251 ; lfsr:lfsr|data_out[11]~45                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 5.929      ; 5.409      ;
; -0.235 ; lfsr:lfsr|data_out[3]~41                                                                                                                           ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; clr          ; select      ; -0.500       ; 5.639      ; 5.105      ;
; -0.212 ; lfsr:lfsr|data_out[2]~1                                                                                                                            ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; clr          ; select      ; -0.500       ; 5.638      ; 5.127      ;
; -0.204 ; lfsr:lfsr|data_out[12]~57                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 6.061      ; 5.588      ;
; -0.181 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr          ; select      ; 0.000        ; 7.894      ; 7.944      ;
; -0.168 ; lfsr:lfsr|data_out[4]~53                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 5.969      ; 5.532      ;
; -0.143 ; lfsr:lfsr|data_out[3]~41                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 5.956      ; 5.544      ;
; -0.084 ; lfsr:lfsr|data_out[20]~61                                                                                                                          ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 5.670      ; 5.287      ;
; -0.073 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 7.888      ; 7.546      ;
; -0.070 ; lfsr:lfsr|data_out[9]~17                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 5.958      ; 5.619      ;
; -0.039 ; lfsr:lfsr|data_out[10]~5                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 5.964      ; 5.656      ;
; -0.031 ; lfsr:lfsr|data_out[20]~61                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 5.987      ; 5.687      ;
; 0.071  ; lfsr:lfsr|data_out[2]~1                                                                                                                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 5.955      ; 5.757      ;
; 0.277  ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 7.894      ; 7.902      ;
; 0.354  ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|q[15]                                                                                                                                    ; select       ; select      ; 0.000        ; 0.072      ; 0.597      ;
; 0.355  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; select       ; select      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; select       ; select      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; select       ; select      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; select       ; select      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; select       ; select      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; select       ; select      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; select       ; select      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; select       ; select      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; select       ; select      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; select       ; select      ; 0.000        ; 0.071      ; 0.597      ;
; 0.369  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.393      ; 0.963      ;
; 0.382  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; select       ; select      ; 0.000        ; 0.086      ; 0.639      ;
; 0.383  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; select       ; select      ; 0.000        ; 0.086      ; 0.640      ;
; 0.385  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.388      ; 0.974      ;
; 0.397  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.393      ; 0.991      ;
; 0.397  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.388      ; 0.986      ;
; 0.401  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; select       ; select      ; 0.000        ; 0.071      ; 0.643      ;
; 0.414  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; select       ; select      ; 0.000        ; 0.071      ; 0.656      ;
; 0.414  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; select       ; select      ; 0.000        ; 0.071      ; 0.656      ;
; 0.456  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.388      ; 1.045      ;
; 0.507  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; select       ; select      ; 0.000        ; 0.071      ; 0.749      ;
; 0.514  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; select       ; select      ; 0.000        ; 0.071      ; 0.756      ;
; 0.537  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; select       ; select      ; 0.000        ; 0.071      ; 0.779      ;
; 0.549  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; select       ; select      ; 0.000        ; 0.072      ; 0.792      ;
; 0.550  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ; select       ; select      ; 0.000        ; 0.071      ; 0.792      ;
; 0.564  ; lfsr:lfsr|q[12]                                                                                                                                    ; lfsr:lfsr|q[11]                                                                                                                                    ; select       ; select      ; 0.000        ; 0.072      ; 0.807      ;
; 0.568  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; select       ; select      ; 0.000        ; 0.071      ; 0.810      ;
; 0.570  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.388      ; 1.159      ;
; 0.586  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; select       ; select      ; 0.000        ; 0.072      ; 0.829      ;
; 0.587  ; lfsr:lfsr|q[0]                                                                                                                                     ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; select       ; select      ; 0.000        ; 0.072      ; 0.830      ;
; 0.591  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; select       ; select      ; 0.000        ; 0.072      ; 0.834      ;
; 0.600  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; select       ; select      ; 0.000        ; 0.072      ; 0.843      ;
; 0.604  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; select       ; select      ; 0.000        ; 0.071      ; 0.846      ;
; 0.617  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; select       ; select      ; 0.000        ; 0.071      ; 0.859      ;
; 0.618  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; select       ; select      ; 0.000        ; 0.071      ; 0.860      ;
; 0.622  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; select       ; select      ; 0.000        ; 0.071      ; 0.864      ;
; 0.631  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; select       ; select      ; 0.000        ; 0.071      ; 0.873      ;
; 0.635  ; lfsr:lfsr|q[12]                                                                                                                                    ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.072      ; 0.878      ;
; 0.641  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; select       ; select      ; 0.000        ; 0.071      ; 0.883      ;
; 0.644  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.394      ; 1.239      ;
; 0.645  ; lfsr:lfsr|q[12]                                                                                                                                    ; lfsr:lfsr|q[15]                                                                                                                                    ; select       ; select      ; 0.000        ; 0.071      ; 0.887      ;
; 0.652  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; select       ; select      ; 0.000        ; 0.071      ; 0.894      ;
; 0.653  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; select       ; select      ; 0.000        ; 0.086      ; 0.910      ;
; 0.662  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; select       ; select      ; 0.000        ; 0.071      ; 0.904      ;
; 0.675  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.394      ; 1.270      ;
; 0.681  ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|q[14]                                                                                                                                    ; select       ; select      ; 0.000        ; 0.071      ; 0.923      ;
; 0.690  ; lfsr:lfsr|q[11]                                                                                                                                    ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.072      ; 0.933      ;
; 0.691  ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|q[12]                                                                                                                                    ; select       ; select      ; 0.000        ; 0.072      ; 0.934      ;
; 0.695  ; lfsr:lfsr|q[7]                                                                                                                                     ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.072      ; 0.938      ;
; 0.695  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.394      ; 1.290      ;
; 0.696  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ; select       ; select      ; 0.000        ; 0.071      ; 0.938      ;
; 0.702  ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; select       ; select      ; 0.000        ; 0.071      ; 0.944      ;
; 0.706  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; select       ; select      ; 0.000        ; 0.072      ; 0.949      ;
; 0.709  ; lfsr:lfsr|q[6]                                                                                                                                     ; lfsr:lfsr|q[5]                                                                                                                                     ; select       ; select      ; 0.000        ; 0.071      ; 0.951      ;
; 0.711  ; lfsr:lfsr|q[4]                                                                                                                                     ; lfsr:lfsr|q[3]                                                                                                                                     ; select       ; select      ; 0.000        ; 0.071      ; 0.953      ;
; 0.714  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.394      ; 1.309      ;
; 0.718  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; select       ; select      ; 0.000        ; 0.072      ; 0.961      ;
; 0.718  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ; select       ; select      ; 0.000        ; 0.075      ; 0.964      ;
; 0.726  ; lfsr:lfsr|q[3]                                                                                                                                     ; lfsr:lfsr|q[2]                                                                                                                                     ; select       ; select      ; 0.000        ; 0.071      ; 0.968      ;
; 0.747  ; lfsr:lfsr|q[11]                                                                                                                                    ; lfsr:lfsr|q[10]                                                                                                                                    ; select       ; select      ; 0.000        ; 0.072      ; 0.990      ;
; 0.759  ; lfsr:lfsr|q[14]                                                                                                                                    ; lfsr:lfsr|q[13]                                                                                                                                    ; select       ; select      ; 0.000        ; 0.073      ; 1.003      ;
; 0.762  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; select       ; select      ; 0.000        ; 0.071      ; 1.004      ;
; 0.766  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; select       ; select      ; 0.000        ; 0.072      ; 1.009      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                ;
+-------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.350 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50                        ; clk_50      ; 0.000        ; 0.087      ; 0.608      ;
; 0.354 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|state.TX_STATE_START ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50                        ; clk_50      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|bit_pos[2]           ; clk_50                        ; clk_50      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[0]           ; clk_50                        ; clk_50      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                        ; clk_50      ; 0.000        ; 0.071      ; 0.597      ;
; 0.385 ; clk_400hz:clk_400hz|counter[25]          ; clk_400hz:clk_400hz|counter[25]          ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.629      ;
; 0.387 ; clk_0_25hz:clk_0_25hz|clk_0_25hz         ; clk_0_25hz:clk_0_25hz|clk_0_25hz         ; clk_50                        ; clk_50      ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz        ; clk_50                        ; clk_50      ; 0.000        ; 0.039      ; 0.597      ;
; 0.399 ; clock_100hz:clock_100hz|counter[25]      ; clock_100hz:clock_100hz|counter[25]      ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.643      ;
; 0.487 ; clk_400hz:clk_400hz|clk_400hz            ; clk_400hz:clk_400hz|clk_400hz            ; clk_400hz:clk_400hz|clk_400hz ; clk_50      ; 0.000        ; 2.805      ; 3.706      ;
; 0.584 ; clk_400hz:clk_400hz|counter[16]          ; clk_400hz:clk_400hz|counter[16]          ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.828      ;
; 0.586 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; clock_100hz:clock_100hz|counter[3]       ; clock_100hz:clock_100hz|counter[3]       ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; clock_100hz:clock_100hz|counter[2]       ; clock_100hz:clock_100hz|counter[2]       ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; clk_400hz:clk_400hz|counter[24]          ; clk_400hz:clk_400hz|counter[24]          ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.831      ;
; 0.588 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; clk_400hz:clk_400hz|counter[19]          ; clk_400hz:clk_400hz|counter[19]          ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.832      ;
; 0.589 ; clk_400hz:clk_400hz|counter[22]          ; clk_400hz:clk_400hz|counter[22]          ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.833      ;
; 0.589 ; clk_400hz:clk_400hz|counter[20]          ; clk_400hz:clk_400hz|counter[20]          ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.833      ;
; 0.590 ; clock_100hz:clock_100hz|counter[4]       ; clock_100hz:clock_100hz|counter[4]       ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; clk_400hz:clk_400hz|counter[17]          ; clk_400hz:clk_400hz|counter[17]          ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.834      ;
; 0.591 ; clock_100hz:clock_100hz|counter[7]       ; clock_100hz:clock_100hz|counter[7]       ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; clk_400hz:clk_400hz|counter[21]          ; clk_400hz:clk_400hz|counter[21]          ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.835      ;
; 0.592 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.835      ;
; 0.598 ; clk_0_25hz:clk_0_25hz|counter[25]        ; clk_0_25hz:clk_0_25hz|counter[25]        ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; clk_0_25hz:clk_0_25hz|counter[19]        ; clk_0_25hz:clk_0_25hz|counter[19]        ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; clk_0_25hz:clk_0_25hz|counter[17]        ; clk_0_25hz:clk_0_25hz|counter[17]        ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; clk_0_25hz:clk_0_25hz|counter[11]        ; clk_0_25hz:clk_0_25hz|counter[11]        ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; clk_0_25hz:clk_0_25hz|counter[3]         ; clk_0_25hz:clk_0_25hz|counter[3]         ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; clock_100hz:clock_100hz|counter[12]      ; clock_100hz:clock_100hz|counter[12]      ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; clock_100hz:clock_100hz|counter[10]      ; clock_100hz:clock_100hz|counter[10]      ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; clk_400hz:clk_400hz|counter[8]           ; clk_400hz:clk_400hz|counter[8]           ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; clk_0_25hz:clk_0_25hz|counter[9]         ; clk_0_25hz:clk_0_25hz|counter[9]         ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; clock_100hz:clock_100hz|counter[24]      ; clock_100hz:clock_100hz|counter[24]      ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; clk_400hz:clk_400hz|counter[18]          ; clk_400hz:clk_400hz|counter[18]          ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; clk_400hz:clk_400hz|counter[3]           ; clk_400hz:clk_400hz|counter[3]           ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; clk_0_25hz:clk_0_25hz|counter[27]        ; clk_0_25hz:clk_0_25hz|counter[27]        ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; clk_0_25hz:clk_0_25hz|counter[4]         ; clk_0_25hz:clk_0_25hz|counter[4]         ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; clock_100hz:clock_100hz|counter[19]      ; clock_100hz:clock_100hz|counter[19]      ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; clock_100hz:clock_100hz|counter[14]      ; clock_100hz:clock_100hz|counter[14]      ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; clk_400hz:clk_400hz|counter[6]           ; clk_400hz:clk_400hz|counter[6]           ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; clk_400hz:clk_400hz|counter[4]           ; clk_400hz:clk_400hz|counter[4]           ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; clk_0_25hz:clk_0_25hz|counter[7]         ; clk_0_25hz:clk_0_25hz|counter[7]         ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; clk_0_25hz:clk_0_25hz|counter[5]         ; clk_0_25hz:clk_0_25hz|counter[5]         ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; clock_100hz:clock_100hz|counter[20]      ; clock_100hz:clock_100hz|counter[20]      ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; clock_100hz:clock_100hz|counter[6]       ; clock_100hz:clock_100hz|counter[6]       ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; clk_400hz:clk_400hz|counter[11]          ; clk_400hz:clk_400hz|counter[11]          ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; clk_0_25hz:clk_0_25hz|counter[12]        ; clk_0_25hz:clk_0_25hz|counter[12]        ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; clock_100hz:clock_100hz|counter[22]      ; clock_100hz:clock_100hz|counter[22]      ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; clock_100hz:clock_100hz|counter[11]      ; clock_100hz:clock_100hz|counter[11]      ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; clk_400hz:clk_400hz|counter[9]           ; clk_400hz:clk_400hz|counter[9]           ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; clk_400hz:clk_400hz|counter[7]           ; clk_400hz:clk_400hz|counter[7]           ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; clk_0_25hz:clk_0_25hz|counter[10]        ; clk_0_25hz:clk_0_25hz|counter[10]        ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; clk_0_25hz:clk_0_25hz|counter[6]         ; clk_0_25hz:clk_0_25hz|counter[6]         ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; clk_0_25hz:clk_0_25hz|counter[2]         ; clk_0_25hz:clk_0_25hz|counter[2]         ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[9]       ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; clock_100hz:clock_100hz|counter[23]      ; clock_100hz:clock_100hz|counter[23]      ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.849      ;
; 0.605 ; clock_100hz:clock_100hz|counter[21]      ; clock_100hz:clock_100hz|counter[21]      ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.849      ;
; 0.605 ; clk_400hz:clk_400hz|counter[23]          ; clk_400hz:clk_400hz|counter[23]          ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.849      ;
; 0.617 ; clk_0_25hz:clk_0_25hz|counter[1]         ; clk_0_25hz:clk_0_25hz|counter[1]         ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.860      ;
; 0.643 ; clk_0_25hz:clk_0_25hz|counter[0]         ; clk_0_25hz:clk_0_25hz|counter[0]         ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.886      ;
; 0.673 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                        ; clk_50      ; 0.000        ; 0.071      ; 0.915      ;
; 0.768 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50                        ; clk_50      ; 0.000        ; 0.467      ; 1.406      ;
; 0.794 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 1.037      ;
; 0.870 ; clk_400hz:clk_400hz|counter[16]          ; clk_400hz:clk_400hz|counter[17]          ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 1.114      ;
; 0.873 ; clk_400hz:clk_400hz|counter[24]          ; clk_400hz:clk_400hz|counter[25]          ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 1.117      ;
; 0.873 ; clock_100hz:clock_100hz|counter[2]       ; clock_100hz:clock_100hz|counter[3]       ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 1.116      ;
; 0.875 ; clock_100hz:clock_100hz|counter[3]       ; clock_100hz:clock_100hz|counter[4]       ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 1.118      ;
; 0.876 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 1.119      ;
; 0.876 ; clk_400hz:clk_400hz|counter[20]          ; clk_400hz:clk_400hz|counter[21]          ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 1.120      ;
; 0.876 ; clk_400hz:clk_400hz|counter[22]          ; clk_400hz:clk_400hz|counter[23]          ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 1.120      ;
; 0.876 ; clk_400hz:clk_400hz|counter[19]          ; clk_400hz:clk_400hz|counter[20]          ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 1.120      ;
; 0.878 ; clk_400hz:clk_400hz|counter[17]          ; clk_400hz:clk_400hz|counter[18]          ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 1.122      ;
; 0.879 ; clk_400hz:clk_400hz|counter[21]          ; clk_400hz:clk_400hz|counter[22]          ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 1.123      ;
; 0.883 ; clk_400hz:clk_400hz|counter[2]           ; clk_400hz:clk_400hz|counter[3]           ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 1.127      ;
; 0.884 ; clk_0_25hz:clk_0_25hz|counter[3]         ; clk_0_25hz:clk_0_25hz|counter[4]         ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 1.127      ;
; 0.884 ; clk_0_25hz:clk_0_25hz|counter[11]        ; clk_0_25hz:clk_0_25hz|counter[12]        ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 1.127      ;
; 0.884 ; clock_100hz:clock_100hz|counter[10]      ; clock_100hz:clock_100hz|counter[11]      ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 1.127      ;
; 0.884 ; clk_400hz:clk_400hz|counter[8]           ; clk_400hz:clk_400hz|counter[9]           ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 1.128      ;
; 0.885 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; clock_100hz:clock_100hz|counter[24]      ; clock_100hz:clock_100hz|counter[25]      ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 1.129      ;
; 0.885 ; clk_400hz:clk_400hz|counter[18]          ; clk_400hz:clk_400hz|counter[19]          ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 1.129      ;
; 0.885 ; clk_0_25hz:clk_0_25hz|counter[9]         ; clk_0_25hz:clk_0_25hz|counter[10]        ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 1.128      ;
; 0.886 ; clock_100hz:clock_100hz|counter[18]      ; clock_100hz:clock_100hz|counter[19]      ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 1.130      ;
; 0.887 ; clk_400hz:clk_400hz|counter[3]           ; clk_400hz:clk_400hz|counter[4]           ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 1.131      ;
; 0.887 ; clk_400hz:clk_400hz|counter[19]          ; clk_400hz:clk_400hz|counter[21]          ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 1.131      ;
; 0.888 ; clk_400hz:clk_400hz|counter[6]           ; clk_400hz:clk_400hz|counter[7]           ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; clk_0_25hz:clk_0_25hz|counter[4]         ; clk_0_25hz:clk_0_25hz|counter[5]         ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; clock_100hz:clock_100hz|counter[19]      ; clock_100hz:clock_100hz|counter[20]      ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 1.132      ;
; 0.889 ; clock_100hz:clock_100hz|counter[6]       ; clock_100hz:clock_100hz|counter[7]       ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clk_0_25hz:clk_0_25hz|counter[5]         ; clk_0_25hz:clk_0_25hz|counter[6]         ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clock_100hz:clock_100hz|counter[20]      ; clock_100hz:clock_100hz|counter[21]      ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; clk_400hz:clk_400hz|counter[17]          ; clk_400hz:clk_400hz|counter[19]          ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 1.133      ;
; 0.890 ; clock_100hz:clock_100hz|counter[7]       ; clock_100hz:clock_100hz|counter[9]       ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; clock_100hz:clock_100hz|counter[22]      ; clock_100hz:clock_100hz|counter[23]      ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; clock_100hz:clock_100hz|counter[13]      ; clock_100hz:clock_100hz|counter[14]      ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; clk_400hz:clk_400hz|counter[21]          ; clk_400hz:clk_400hz|counter[23]          ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 1.134      ;
+-------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.380 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 0.622      ;
; 0.397 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 0.639      ;
; 0.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.320      ; 0.923      ;
; 0.410 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 0.652      ;
; 0.411 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.320      ; 0.932      ;
; 0.495 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 0.737      ;
; 0.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 0.756      ;
; 0.549 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 0.791      ;
; 0.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 0.830      ;
; 0.603 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 0.845      ;
; 0.618 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 0.860      ;
; 0.620 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 0.862      ;
; 0.626 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.320      ; 1.147      ;
; 0.635 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 0.877      ;
; 0.638 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 0.880      ;
; 0.641 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 0.883      ;
; 0.649 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 0.891      ;
; 0.653 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.318      ; 1.172      ;
; 0.656 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.320      ; 1.177      ;
; 0.679 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.325      ; 1.205      ;
; 0.679 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.320      ; 1.200      ;
; 0.703 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.325      ; 1.229      ;
; 0.708 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.320      ; 1.229      ;
; 0.717 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.325      ; 1.243      ;
; 0.720 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.320      ; 1.241      ;
; 0.746 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.073      ; 0.990      ;
; 0.758 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.326      ; 1.285      ;
; 0.760 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 1.001      ;
; 0.762 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.004      ;
; 0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.008      ;
; 0.773 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.073      ; 1.017      ;
; 0.785 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.027      ;
; 0.794 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 1.035      ;
; 0.802 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.042      ;
; 0.814 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.054      ;
; 0.846 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.088      ;
; 0.846 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.088      ;
; 0.854 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.096      ;
; 0.875 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.321      ; 1.397      ;
; 0.883 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.325      ; 1.409      ;
; 0.886 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.128      ;
; 0.903 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.070      ; 1.144      ;
; 0.906 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.148      ;
; 0.911 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.325      ; 1.437      ;
; 0.922 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.325      ; 1.448      ;
; 0.934 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.176      ;
; 0.936 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.178      ;
; 0.944 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.325      ; 1.470      ;
; 0.950 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.192      ;
; 0.954 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.321      ; 1.476      ;
; 0.960 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.202      ;
; 0.961 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.074      ; 1.206      ;
; 0.966 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.208      ;
; 0.974 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.214      ;
; 0.974 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.216      ;
; 0.982 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.222      ;
; 0.985 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.325      ; 1.511      ;
; 1.012 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.252      ;
; 1.016 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.320      ; 1.537      ;
; 1.045 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.285      ;
; 1.046 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.286      ;
; 1.077 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.321      ; 1.599      ;
; 1.145 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.072      ; 1.388      ;
; 1.164 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.326      ; 1.691      ;
; 1.172 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.412      ;
; 1.175 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.417      ;
; 1.207 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.447      ;
; 1.223 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.072      ; 1.466      ;
; 1.251 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.493      ;
; 1.272 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.074      ; 1.517      ;
; 1.291 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.326      ; 1.818      ;
; 1.330 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.572      ;
; 1.338 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.580      ;
; 1.343 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.585      ;
; 1.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.598      ;
; 1.369 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.323      ; 1.893      ;
; 1.390 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.630      ;
; 1.446 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.688      ;
; 1.480 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.722      ;
; 1.481 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.721      ;
; 1.484 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.072      ; 1.727      ;
; 1.486 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.072      ; 1.729      ;
; 1.490 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.732      ;
; 1.499 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.739      ;
; 1.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.753      ;
; 1.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.753      ;
; 1.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.756      ;
; 1.518 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.758      ;
; 1.562 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.069      ; 1.802      ;
; 1.564 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.071      ; 1.806      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clr'                                                                                          ;
+-------+-----------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 6.286 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~45 ; select       ; clr         ; -0.500       ; -5.240     ; 0.576      ;
; 6.302 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~13  ; select       ; clr         ; -0.500       ; -5.238     ; 0.594      ;
; 6.328 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~61 ; select       ; clr         ; -0.500       ; -5.281     ; 0.577      ;
; 6.329 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~21 ; select       ; clr         ; -0.500       ; -5.283     ; 0.576      ;
; 6.333 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9  ; select       ; clr         ; -0.500       ; -5.285     ; 0.578      ;
; 6.337 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~41  ; select       ; clr         ; -0.500       ; -5.272     ; 0.595      ;
; 6.339 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~17  ; select       ; clr         ; -0.500       ; -5.274     ; 0.595      ;
; 6.340 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1   ; select       ; clr         ; -0.500       ; -5.267     ; 0.603      ;
; 6.343 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~53  ; select       ; clr         ; -0.500       ; -5.279     ; 0.594      ;
; 6.345 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~37 ; select       ; clr         ; -0.500       ; -5.280     ; 0.595      ;
; 6.347 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5  ; select       ; clr         ; -0.500       ; -5.281     ; 0.596      ;
; 6.356 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~29  ; select       ; clr         ; -0.500       ; -5.271     ; 0.615      ;
; 6.388 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~25 ; select       ; clr         ; -0.500       ; -5.334     ; 0.584      ;
; 6.436 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~57 ; select       ; clr         ; -0.500       ; -5.370     ; 0.596      ;
; 6.476 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~33 ; select       ; clr         ; -0.500       ; -5.411     ; 0.595      ;
; 6.522 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~49 ; select       ; clr         ; -0.500       ; -5.332     ; 0.720      ;
+-------+-----------------+---------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'select'                                                                                     ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -0.109 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; select      ; 0.500        ; 7.259      ; 7.857      ;
; -0.109 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; select      ; 0.500        ; 7.259      ; 7.857      ;
; -0.109 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; select      ; 0.500        ; 7.259      ; 7.857      ;
; -0.109 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; select      ; 0.500        ; 7.259      ; 7.857      ;
; -0.109 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; select      ; 0.500        ; 7.259      ; 7.857      ;
; -0.109 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; select      ; 0.500        ; 7.259      ; 7.857      ;
; -0.108 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; select      ; 0.500        ; 7.262      ; 7.859      ;
; -0.108 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; select      ; 0.500        ; 7.262      ; 7.859      ;
; -0.108 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; select      ; 0.500        ; 7.262      ; 7.859      ;
; -0.089 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; select      ; 0.500        ; 7.262      ; 7.840      ;
; -0.089 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; select      ; 0.500        ; 7.262      ; 7.840      ;
; -0.089 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; select      ; 0.500        ; 7.262      ; 7.840      ;
; -0.089 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; select      ; 0.500        ; 7.262      ; 7.840      ;
; -0.089 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; select      ; 0.500        ; 7.262      ; 7.840      ;
; -0.089 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; select      ; 0.500        ; 7.262      ; 7.840      ;
; -0.058 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; select      ; 0.500        ; 7.258      ; 7.805      ;
; -0.058 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; select      ; 0.500        ; 7.258      ; 7.805      ;
; -0.058 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; select      ; 0.500        ; 7.258      ; 7.805      ;
; -0.058 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; select      ; 0.500        ; 7.258      ; 7.805      ;
; -0.049 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; select      ; 0.500        ; 7.264      ; 7.802      ;
; -0.043 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; select      ; 0.500        ; 7.259      ; 7.791      ;
; -0.043 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; select      ; 0.500        ; 7.259      ; 7.791      ;
; -0.038 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; select      ; 0.500        ; 7.260      ; 7.787      ;
; -0.038 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; select      ; 0.500        ; 7.260      ; 7.787      ;
; 0.006  ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; select      ; 0.500        ; 7.263      ; 7.746      ;
; 0.006  ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; select      ; 0.500        ; 7.263      ; 7.746      ;
; 0.006  ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; select      ; 0.500        ; 7.263      ; 7.746      ;
; 0.006  ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; select      ; 0.500        ; 7.263      ; 7.746      ;
; 0.006  ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; select      ; 0.500        ; 7.263      ; 7.746      ;
; 0.006  ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; select      ; 0.500        ; 7.263      ; 7.746      ;
; 0.006  ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; select      ; 0.500        ; 7.263      ; 7.746      ;
; 0.006  ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; select      ; 0.500        ; 7.263      ; 7.746      ;
; 0.291  ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; select      ; 1.000        ; 7.259      ; 7.957      ;
; 0.291  ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; select      ; 1.000        ; 7.259      ; 7.957      ;
; 0.291  ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; select      ; 1.000        ; 7.259      ; 7.957      ;
; 0.291  ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; select      ; 1.000        ; 7.259      ; 7.957      ;
; 0.291  ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; select      ; 1.000        ; 7.259      ; 7.957      ;
; 0.291  ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; select      ; 1.000        ; 7.259      ; 7.957      ;
; 0.292  ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; select      ; 1.000        ; 7.262      ; 7.959      ;
; 0.292  ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; select      ; 1.000        ; 7.262      ; 7.959      ;
; 0.292  ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; select      ; 1.000        ; 7.262      ; 7.959      ;
; 0.305  ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; select      ; 1.000        ; 7.262      ; 7.946      ;
; 0.305  ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; select      ; 1.000        ; 7.262      ; 7.946      ;
; 0.305  ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; select      ; 1.000        ; 7.262      ; 7.946      ;
; 0.305  ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; select      ; 1.000        ; 7.262      ; 7.946      ;
; 0.305  ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; select      ; 1.000        ; 7.262      ; 7.946      ;
; 0.305  ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; select      ; 1.000        ; 7.262      ; 7.946      ;
; 0.344  ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; select      ; 1.000        ; 7.258      ; 7.903      ;
; 0.344  ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; select      ; 1.000        ; 7.258      ; 7.903      ;
; 0.344  ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; select      ; 1.000        ; 7.258      ; 7.903      ;
; 0.344  ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; select      ; 1.000        ; 7.258      ; 7.903      ;
; 0.354  ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; select      ; 1.000        ; 7.264      ; 7.899      ;
; 0.354  ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; select      ; 1.000        ; 7.259      ; 7.894      ;
; 0.354  ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; select      ; 1.000        ; 7.259      ; 7.894      ;
; 0.358  ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; select      ; 1.000        ; 7.263      ; 7.894      ;
; 0.358  ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; select      ; 1.000        ; 7.263      ; 7.894      ;
; 0.358  ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; select      ; 1.000        ; 7.263      ; 7.894      ;
; 0.358  ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; select      ; 1.000        ; 7.263      ; 7.894      ;
; 0.358  ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; select      ; 1.000        ; 7.263      ; 7.894      ;
; 0.358  ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; select      ; 1.000        ; 7.263      ; 7.894      ;
; 0.358  ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; select      ; 1.000        ; 7.263      ; 7.894      ;
; 0.358  ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; select      ; 1.000        ; 7.263      ; 7.894      ;
; 0.362  ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; select      ; 1.000        ; 7.260      ; 7.887      ;
; 0.362  ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; select      ; 1.000        ; 7.260      ; 7.887      ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'select'                                                                                      ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -0.194 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; select      ; 0.000        ; 7.574      ; 7.581      ;
; -0.194 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; select      ; 0.000        ; 7.574      ; 7.581      ;
; -0.190 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; select      ; 0.000        ; 7.577      ; 7.588      ;
; -0.190 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; select      ; 0.000        ; 7.577      ; 7.588      ;
; -0.190 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; select      ; 0.000        ; 7.577      ; 7.588      ;
; -0.190 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; select      ; 0.000        ; 7.577      ; 7.588      ;
; -0.190 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; select      ; 0.000        ; 7.577      ; 7.588      ;
; -0.190 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; select      ; 0.000        ; 7.577      ; 7.588      ;
; -0.190 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; select      ; 0.000        ; 7.577      ; 7.588      ;
; -0.190 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; select      ; 0.000        ; 7.577      ; 7.588      ;
; -0.185 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; select      ; 0.000        ; 7.578      ; 7.594      ;
; -0.184 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; select      ; 0.000        ; 7.572      ; 7.589      ;
; -0.184 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; select      ; 0.000        ; 7.572      ; 7.589      ;
; -0.175 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; select      ; 0.000        ; 7.571      ; 7.597      ;
; -0.175 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; select      ; 0.000        ; 7.571      ; 7.597      ;
; -0.175 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; select      ; 0.000        ; 7.571      ; 7.597      ;
; -0.175 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; select      ; 0.000        ; 7.571      ; 7.597      ;
; -0.138 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; select      ; 0.000        ; 7.575      ; 7.638      ;
; -0.138 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; select      ; 0.000        ; 7.575      ; 7.638      ;
; -0.138 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; select      ; 0.000        ; 7.575      ; 7.638      ;
; -0.138 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; select      ; 0.000        ; 7.575      ; 7.638      ;
; -0.138 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; select      ; 0.000        ; 7.575      ; 7.638      ;
; -0.138 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; select      ; 0.000        ; 7.575      ; 7.638      ;
; -0.126 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; select      ; 0.000        ; 7.576      ; 7.651      ;
; -0.126 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; select      ; 0.000        ; 7.576      ; 7.651      ;
; -0.126 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; select      ; 0.000        ; 7.576      ; 7.651      ;
; -0.125 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; select      ; 0.000        ; 7.573      ; 7.649      ;
; -0.125 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; select      ; 0.000        ; 7.573      ; 7.649      ;
; -0.125 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; select      ; 0.000        ; 7.573      ; 7.649      ;
; -0.125 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; select      ; 0.000        ; 7.573      ; 7.649      ;
; -0.125 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; select      ; 0.000        ; 7.573      ; 7.649      ;
; -0.125 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; select      ; 0.000        ; 7.573      ; 7.649      ;
; 0.169  ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; select      ; -0.500       ; 7.577      ; 7.447      ;
; 0.169  ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; select      ; -0.500       ; 7.577      ; 7.447      ;
; 0.169  ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; select      ; -0.500       ; 7.577      ; 7.447      ;
; 0.169  ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; select      ; -0.500       ; 7.577      ; 7.447      ;
; 0.169  ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; select      ; -0.500       ; 7.577      ; 7.447      ;
; 0.169  ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; select      ; -0.500       ; 7.577      ; 7.447      ;
; 0.169  ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; select      ; -0.500       ; 7.577      ; 7.447      ;
; 0.169  ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; select      ; -0.500       ; 7.577      ; 7.447      ;
; 0.211  ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; select      ; -0.500       ; 7.574      ; 7.486      ;
; 0.211  ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; select      ; -0.500       ; 7.574      ; 7.486      ;
; 0.217  ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; select      ; -0.500       ; 7.572      ; 7.490      ;
; 0.217  ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; select      ; -0.500       ; 7.572      ; 7.490      ;
; 0.222  ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; select      ; -0.500       ; 7.578      ; 7.501      ;
; 0.232  ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; select      ; -0.500       ; 7.571      ; 7.504      ;
; 0.232  ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; select      ; -0.500       ; 7.571      ; 7.504      ;
; 0.232  ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; select      ; -0.500       ; 7.571      ; 7.504      ;
; 0.232  ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; select      ; -0.500       ; 7.571      ; 7.504      ;
; 0.262  ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; select      ; -0.500       ; 7.575      ; 7.538      ;
; 0.262  ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; select      ; -0.500       ; 7.575      ; 7.538      ;
; 0.262  ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; select      ; -0.500       ; 7.575      ; 7.538      ;
; 0.262  ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; select      ; -0.500       ; 7.575      ; 7.538      ;
; 0.262  ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; select      ; -0.500       ; 7.575      ; 7.538      ;
; 0.262  ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; select      ; -0.500       ; 7.575      ; 7.538      ;
; 0.278  ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; select      ; -0.500       ; 7.576      ; 7.555      ;
; 0.278  ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; select      ; -0.500       ; 7.576      ; 7.555      ;
; 0.278  ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; select      ; -0.500       ; 7.576      ; 7.555      ;
; 0.280  ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; select      ; -0.500       ; 7.573      ; 7.554      ;
; 0.280  ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; select      ; -0.500       ; 7.573      ; 7.554      ;
; 0.280  ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; select      ; -0.500       ; 7.573      ; 7.554      ;
; 0.280  ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; select      ; -0.500       ; 7.573      ; 7.554      ;
; 0.280  ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; select      ; -0.500       ; 7.573      ; 7.554      ;
; 0.280  ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; select      ; -0.500       ; 7.573      ; 7.554      ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                              ;
+--------+--------------+----------------+------------+--------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock  ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------+--------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk_50 ; Rise       ; clk_50                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[4]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[5]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[6]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[7]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[8]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|clk_0_25hz    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[0]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[10]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[11]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[12]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[13]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[14]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[15]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[16]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[17]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[18]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[19]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[1]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[20]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[21]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[22]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[23]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[24]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[25]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[26]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[27]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[2]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[3]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[4]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[5]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[6]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[7]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[8]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[9]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|clk_400hz       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[10]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[11]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[12]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[13]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[14]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[15]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[16]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[17]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[18]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[19]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[20]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[21]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[22]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[23]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[24]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[25]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[8]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[9]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|clk_100hz   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[12] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[13] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[14] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[15] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[16] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[17] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[18] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[19] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[20] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[21] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[22] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[23] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[24] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[25] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[8]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[9]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|Tx              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[6]         ;
+--------+--------------+----------------+------------+--------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'select'                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; select ; Rise       ; select                                                                                                                                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[0]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[10]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[11]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[12]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[13]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[14]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[15]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[1]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[2]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[3]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[4]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[5]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[6]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[7]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[8]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[9]                                                                                                                                     ;
; 0.146  ; 0.379        ; 0.233          ; Low Pulse Width ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 0.146  ; 0.379        ; 0.233          ; Low Pulse Width ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg         ;
; 0.147  ; 0.380        ; 0.233          ; Low Pulse Width ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 0.148  ; 0.381        ; 0.233          ; Low Pulse Width ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; 0.148  ; 0.381        ; 0.233          ; Low Pulse Width ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg         ;
; 0.149  ; 0.382        ; 0.233          ; Low Pulse Width ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ;
+--------+--------------+----------------+-----------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clr'                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clr   ; Rise       ; clr                        ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|o                ;
; 0.445  ; 0.445        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~21  ;
; 0.445  ; 0.445        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9   ;
; 0.445  ; 0.445        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~61  ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[17]~21|dataa ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[18]~9|dataa  ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[20]~61|dataa ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[12]~57|dataa ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[19]~49|dataa ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[1]~13|datac  ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[11]~45|datac ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[2]~1|datac   ;
; 0.464  ; 0.464        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~13   ;
; 0.465  ; 0.465        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~45  ;
; 0.467  ; 0.467        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1    ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[16]~33|dataa ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[25]~25|datab ;
; 0.482  ; 0.482        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~25  ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~57  ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~49  ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~33  ;
; 0.489  ; 0.489        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[10]~5|datac  ;
; 0.489  ; 0.489        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[3]~41|datac  ;
; 0.489  ; 0.489        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[8]~29|datac  ;
; 0.489  ; 0.489        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[9]~17|datac  ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[24]~37|datac ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[4]~53|datac  ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5   ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~17   ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~37  ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~53   ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~41   ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~29   ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~41   ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~29   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~37  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~53   ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5   ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~17   ;
; 0.508  ; 0.508        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~33  ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[10]~5|datac  ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[24]~37|datac ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[4]~53|datac  ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[3]~41|datac  ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[8]~29|datac  ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[9]~17|datac  ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~49  ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~57  ;
; 0.517  ; 0.517        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~25  ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[25]~25|datab ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[16]~33|dataa ;
; 0.530  ; 0.530        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1    ;
; 0.534  ; 0.534        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~45  ;
; 0.534  ; 0.534        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~13   ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[2]~1|datac   ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[11]~45|datac ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[1]~13|datac  ;
; 0.549  ; 0.549        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~21  ;
; 0.549  ; 0.549        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9   ;
; 0.549  ; 0.549        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~61  ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[12]~57|dataa ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[17]~21|dataa ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[18]~9|dataa  ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[19]~49|dataa ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[20]~61|dataa ;
; 0.585  ; 0.585        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|o                ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;
; 0.220  ; 0.453        ; 0.233          ; Low Pulse Width  ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                             ;
; 0.220  ; 0.453        ; 0.233          ; Low Pulse Width  ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                             ;
; 0.220  ; 0.453        ; 0.233          ; Low Pulse Width  ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                             ;
; 0.220  ; 0.453        ; 0.233          ; Low Pulse Width  ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                             ;
; 0.220  ; 0.453        ; 0.233          ; Low Pulse Width  ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.221  ; 0.454        ; 0.233          ; Low Pulse Width  ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                             ;
; 0.221  ; 0.454        ; 0.233          ; Low Pulse Width  ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                             ;
; 0.221  ; 0.454        ; 0.233          ; Low Pulse Width  ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                             ;
; 0.221  ; 0.454        ; 0.233          ; Low Pulse Width  ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                             ;
; 0.221  ; 0.454        ; 0.233          ; Low Pulse Width  ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; 0.257  ; 0.475        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ;
; 0.257  ; 0.475        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ;
; 0.257  ; 0.475        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; 0.257  ; 0.475        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; 0.257  ; 0.475        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; 0.257  ; 0.475        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; 0.257  ; 0.475        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; 0.257  ; 0.475        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; 0.257  ; 0.475        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; 0.257  ; 0.475        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; 0.257  ; 0.475        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;
; 0.257  ; 0.475        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;
; 0.257  ; 0.475        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;
; 0.257  ; 0.475        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;
; 0.257  ; 0.475        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;
; 0.257  ; 0.475        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;
; 0.257  ; 0.475        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;
; 0.257  ; 0.475        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;
; 0.257  ; 0.475        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; 0.257  ; 0.475        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; 0.257  ; 0.475        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; 0.257  ; 0.475        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; 0.257  ; 0.475        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;
; 0.258  ; 0.476        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ;
; 0.258  ; 0.476        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ;
; 0.258  ; 0.476        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ;
; 0.258  ; 0.476        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ;
; 0.258  ; 0.476        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ;
; 0.258  ; 0.476        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ;
; 0.258  ; 0.476        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ;
; 0.258  ; 0.476        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ;
; 0.258  ; 0.476        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ;
; 0.258  ; 0.476        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ;
; 0.258  ; 0.476        ; 0.218          ; High Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz ; 2.552  ; 2.609  ; Rise       ; clk_400hz:clk_400hz|clk_400hz ;
; Wr_en     ; clk_50                        ; 2.035  ; 2.305  ; Rise       ; clk_50                        ;
; Wrreq     ; select                        ; -0.940 ; -0.832 ; Rise       ; select                        ;
; clr       ; select                        ; 1.051  ; 1.036  ; Rise       ; select                        ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz ; -0.372 ; -0.549 ; Rise       ; clk_400hz:clk_400hz|clk_400hz ;
; Wr_en     ; clk_50                        ; -0.922 ; -1.133 ; Rise       ; clk_50                        ;
; Wrreq     ; select                        ; 2.760  ; 2.680  ; Rise       ; select                        ;
; clr       ; select                        ; 0.459  ; 0.543  ; Rise       ; select                        ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port  ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz ; 12.987 ; 13.011 ; Rise       ; clk_400hz:clk_400hz|clk_400hz ;
; Tx         ; clk_50                        ; 14.575 ; 14.877 ; Rise       ; clk_50                        ;
; Tx_busy    ; clk_50                        ; 6.414  ; 6.358  ; Rise       ; clk_50                        ;
; clk        ; clk_50                        ; 8.102  ; 8.118  ; Rise       ; clk_50                        ;
; Fifo_full  ; select                        ; 15.283 ; 15.469 ; Rise       ; select                        ;
; clk        ; select                        ; 8.105  ; 8.002  ; Rise       ; select                        ;
; out1[*]    ; select                        ; 18.870 ; 18.513 ; Rise       ; select                        ;
;  out1[0]   ; select                        ; 18.870 ; 18.513 ; Rise       ; select                        ;
;  out1[1]   ; select                        ; 18.312 ; 18.029 ; Rise       ; select                        ;
;  out1[2]   ; select                        ; 17.772 ; 17.485 ; Rise       ; select                        ;
;  out1[3]   ; select                        ; 15.820 ; 15.535 ; Rise       ; select                        ;
;  out1[4]   ; select                        ; 16.015 ; 15.753 ; Rise       ; select                        ;
;  out1[5]   ; select                        ; 18.136 ; 17.988 ; Rise       ; select                        ;
;  out1[6]   ; select                        ; 16.876 ; 17.143 ; Rise       ; select                        ;
; out2[*]    ; select                        ; 15.202 ; 15.193 ; Rise       ; select                        ;
;  out2[0]   ; select                        ; 14.575 ; 14.582 ; Rise       ; select                        ;
;  out2[1]   ; select                        ; 14.317 ; 14.333 ; Rise       ; select                        ;
;  out2[2]   ; select                        ; 13.944 ; 13.884 ; Rise       ; select                        ;
;  out2[3]   ; select                        ; 14.439 ; 14.361 ; Rise       ; select                        ;
;  out2[4]   ; select                        ; 14.047 ; 14.034 ; Rise       ; select                        ;
;  out2[5]   ; select                        ; 15.128 ; 15.096 ; Rise       ; select                        ;
;  out2[6]   ; select                        ; 15.202 ; 15.193 ; Rise       ; select                        ;
; out3[*]    ; select                        ; 13.386 ; 13.227 ; Rise       ; select                        ;
;  out3[0]   ; select                        ; 12.781 ; 12.663 ; Rise       ; select                        ;
;  out3[1]   ; select                        ; 12.846 ; 12.752 ; Rise       ; select                        ;
;  out3[2]   ; select                        ; 12.773 ; 12.703 ; Rise       ; select                        ;
;  out3[3]   ; select                        ; 13.276 ; 13.152 ; Rise       ; select                        ;
;  out3[4]   ; select                        ; 12.988 ; 12.869 ; Rise       ; select                        ;
;  out3[5]   ; select                        ; 13.386 ; 13.227 ; Rise       ; select                        ;
;  out3[6]   ; select                        ; 12.928 ; 13.063 ; Rise       ; select                        ;
; out4[*]    ; select                        ; 13.773 ; 13.723 ; Rise       ; select                        ;
;  out4[0]   ; select                        ; 13.591 ; 13.446 ; Rise       ; select                        ;
;  out4[1]   ; select                        ; 12.936 ; 12.865 ; Rise       ; select                        ;
;  out4[2]   ; select                        ; 13.773 ; 13.723 ; Rise       ; select                        ;
;  out4[3]   ; select                        ; 12.476 ; 12.371 ; Rise       ; select                        ;
;  out4[4]   ; select                        ; 12.354 ; 12.289 ; Rise       ; select                        ;
;  out4[5]   ; select                        ; 12.091 ; 12.036 ; Rise       ; select                        ;
;  out4[6]   ; select                        ; 12.044 ; 12.096 ; Rise       ; select                        ;
; clk        ; select                        ; 8.105  ; 8.002  ; Fall       ; select                        ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port  ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz ; 11.251 ; 11.386 ; Rise       ; clk_400hz:clk_400hz|clk_400hz ;
; Tx         ; clk_50                        ; 14.065 ; 14.353 ; Rise       ; clk_50                        ;
; Tx_busy    ; clk_50                        ; 6.182  ; 6.128  ; Rise       ; clk_50                        ;
; clk        ; clk_50                        ; 7.689  ; 7.674  ; Rise       ; clk_50                        ;
; Fifo_full  ; select                        ; 13.319 ; 13.528 ; Rise       ; select                        ;
; clk        ; select                        ; 7.653  ; 7.675  ; Rise       ; select                        ;
; out1[*]    ; select                        ; 14.569 ; 14.290 ; Rise       ; select                        ;
;  out1[0]   ; select                        ; 16.807 ; 16.426 ; Rise       ; select                        ;
;  out1[1]   ; select                        ; 17.016 ; 16.742 ; Rise       ; select                        ;
;  out1[2]   ; select                        ; 16.718 ; 16.435 ; Rise       ; select                        ;
;  out1[3]   ; select                        ; 14.569 ; 14.290 ; Rise       ; select                        ;
;  out1[4]   ; select                        ; 14.804 ; 14.515 ; Rise       ; select                        ;
;  out1[5]   ; select                        ; 16.839 ; 16.707 ; Rise       ; select                        ;
;  out1[6]   ; select                        ; 15.578 ; 15.838 ; Rise       ; select                        ;
; out2[*]    ; select                        ; 12.672 ; 12.592 ; Rise       ; select                        ;
;  out2[0]   ; select                        ; 13.303 ; 13.226 ; Rise       ; select                        ;
;  out2[1]   ; select                        ; 13.105 ; 12.985 ; Rise       ; select                        ;
;  out2[2]   ; select                        ; 12.672 ; 12.592 ; Rise       ; select                        ;
;  out2[3]   ; select                        ; 13.116 ; 13.007 ; Rise       ; select                        ;
;  out2[4]   ; select                        ; 12.816 ; 12.690 ; Rise       ; select                        ;
;  out2[5]   ; select                        ; 13.876 ; 13.827 ; Rise       ; select                        ;
;  out2[6]   ; select                        ; 13.867 ; 13.902 ; Rise       ; select                        ;
; out3[*]    ; select                        ; 12.047 ; 11.929 ; Rise       ; select                        ;
;  out3[0]   ; select                        ; 12.047 ; 11.929 ; Rise       ; select                        ;
;  out3[1]   ; select                        ; 12.116 ; 12.004 ; Rise       ; select                        ;
;  out3[2]   ; select                        ; 12.080 ; 11.957 ; Rise       ; select                        ;
;  out3[3]   ; select                        ; 12.561 ; 12.398 ; Rise       ; select                        ;
;  out3[4]   ; select                        ; 12.275 ; 12.178 ; Rise       ; select                        ;
;  out3[5]   ; select                        ; 12.630 ; 12.471 ; Rise       ; select                        ;
;  out3[6]   ; select                        ; 12.186 ; 12.332 ; Rise       ; select                        ;
; out4[*]    ; select                        ; 11.040 ; 11.055 ; Rise       ; select                        ;
;  out4[0]   ; select                        ; 12.550 ; 12.386 ; Rise       ; select                        ;
;  out4[1]   ; select                        ; 11.910 ; 11.847 ; Rise       ; select                        ;
;  out4[2]   ; select                        ; 12.795 ; 12.723 ; Rise       ; select                        ;
;  out4[3]   ; select                        ; 11.493 ; 11.350 ; Rise       ; select                        ;
;  out4[4]   ; select                        ; 11.386 ; 11.276 ; Rise       ; select                        ;
;  out4[5]   ; select                        ; 11.135 ; 11.055 ; Rise       ; select                        ;
;  out4[6]   ; select                        ; 11.040 ; 11.121 ; Rise       ; select                        ;
; clk        ; select                        ; 7.653  ; 7.675  ; Fall       ; select                        ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.113         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;                ;              ;                  ; -1.291       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ;                ;              ;                  ; -1.822       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.023         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;                ;              ;                  ; -0.604       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;                ;              ;                  ; -2.419       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.943         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;                ;              ;                  ; -0.833       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;                ;              ;                  ; -2.110       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.922         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;                ;              ;                  ; -0.527       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ;                ;              ;                  ; -2.395       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.719         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;                ;              ;                  ; -0.073       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ;                ;              ;                  ; -2.646       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.574         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.485       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ;                ;              ;                  ; -2.089       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.548         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.400       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;                ;              ;                  ; -2.148       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.541         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;                ;              ;                  ; -0.452       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[7] ;                ;              ;                  ; -2.089       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.464         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;                ;              ;                  ; 0.070        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ;                ;              ;                  ; -2.534       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.459         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;                ;              ;                  ; -0.188       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;                ;              ;                  ; -2.271       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.451         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;                ;              ;                  ; -0.343       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;                ;              ;                  ; -2.108       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.395         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;                ;              ;                  ; -0.553       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;                ;              ;                  ; -1.842       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.393         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.452       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[3] ;                ;              ;                  ; -1.941       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.377         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.204       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;                ;              ;                  ; -2.173       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.336         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;                ;              ;                  ; -0.373       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;                ;              ;                  ; -1.963       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.316         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;                ;              ;                  ; 0.204        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ;                ;              ;                  ; -2.520       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.300         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;                ;              ;                  ; 0.218        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;                ;              ;                  ; -2.518       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.179         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;                ;              ;                  ; 0.202        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ;                ;              ;                  ; -2.381       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.137         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;                ;              ;                  ; 0.044        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ;                ;              ;                  ; -2.181       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.119         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;                ;              ;                  ; 0.044        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;                ;              ;                  ; -2.163       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+--------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                     ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clr                           ; -3.351 ; -50.832       ;
; select                        ; -1.574 ; -29.199       ;
; clk_50                        ; -1.294 ; -49.588       ;
; clk_400hz:clk_400hz|clk_400hz ; -1.043 ; -31.142       ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                      ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; select                        ; -0.437 ; -0.693        ;
; clk_50                        ; 0.089  ; 0.000         ;
; clk_400hz:clk_400hz|clk_400hz ; 0.168  ; 0.000         ;
; clr                           ; 3.324  ; 0.000         ;
+-------------------------------+--------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+--------+--------+---------------------+
; Clock  ; Slack  ; End Point TNS       ;
+--------+--------+---------------------+
; select ; -0.595 ; -18.037             ;
+--------+--------+---------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+--------+--------+--------------------+
; Clock  ; Slack  ; End Point TNS      ;
+--------+--------+--------------------+
; select ; -0.268 ; -8.204             ;
+--------+--------+--------------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary       ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; select                        ; -3.000 ; -162.354      ;
; clk_50                        ; -3.000 ; -113.340      ;
; clr                           ; -3.000 ; -3.000        ;
; clk_400hz:clk_400hz|clk_400hz ; -1.000 ; -56.000       ;
+-------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clr'                                                                                          ;
+--------+-----------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+---------------------------+--------------+-------------+--------------+------------+------------+
; -3.351 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~49 ; select       ; clr         ; 0.500        ; -2.846     ; 0.423      ;
; -3.263 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~57 ; select       ; clr         ; 0.500        ; -2.847     ; 0.335      ;
; -3.214 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~29  ; select       ; clr         ; 0.500        ; -2.781     ; 0.347      ;
; -3.208 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~41  ; select       ; clr         ; 0.500        ; -2.783     ; 0.333      ;
; -3.206 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~33 ; select       ; clr         ; 0.500        ; -2.885     ; 0.332      ;
; -3.186 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~25 ; select       ; clr         ; 0.500        ; -2.842     ; 0.352      ;
; -3.158 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5  ; select       ; clr         ; 0.500        ; -2.790     ; 0.355      ;
; -3.148 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~17  ; select       ; clr         ; 0.500        ; -2.783     ; 0.353      ;
; -3.145 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9  ; select       ; clr         ; 0.500        ; -2.811     ; 0.345      ;
; -3.142 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1   ; select       ; clr         ; 0.500        ; -2.788     ; 0.342      ;
; -3.141 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~21 ; select       ; clr         ; 0.500        ; -2.810     ; 0.342      ;
; -3.140 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~61 ; select       ; clr         ; 0.500        ; -2.808     ; 0.344      ;
; -3.137 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~37 ; select       ; clr         ; 0.500        ; -2.791     ; 0.333      ;
; -3.135 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~53  ; select       ; clr         ; 0.500        ; -2.789     ; 0.333      ;
; -3.132 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~13  ; select       ; clr         ; 0.500        ; -2.767     ; 0.353      ;
; -3.126 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~45 ; select       ; clr         ; 0.500        ; -2.770     ; 0.343      ;
+--------+-----------------+---------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'select'                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.574 ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.131      ; 2.714      ;
; -1.531 ; lfsr:lfsr|q[8]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.131      ; 2.671      ;
; -1.482 ; lfsr:lfsr|q[13]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.131      ; 2.622      ;
; -1.410 ; lfsr:lfsr|q[9]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.124      ; 2.543      ;
; -1.407 ; lfsr:lfsr|q[6]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.126      ; 2.542      ;
; -1.390 ; lfsr:lfsr|q[10]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.125      ; 2.524      ;
; -1.383 ; lfsr:lfsr|q[2]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.126      ; 2.518      ;
; -1.375 ; lfsr:lfsr|q[7]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.129      ; 2.513      ;
; -1.353 ; lfsr:lfsr|q[5]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.126      ; 2.488      ;
; -1.336 ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.129      ; 2.474      ;
; -1.323 ; lfsr:lfsr|q[3]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.132      ; 2.464      ;
; -1.308 ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.129      ; 2.446      ;
; -1.305 ; lfsr:lfsr|q[0]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.129      ; 2.443      ;
; -1.288 ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.135      ; 2.432      ;
; -1.286 ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.125      ; 2.420      ;
; -1.282 ; lfsr:lfsr|q[15]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.125      ; 2.416      ;
; -1.279 ; lfsr:lfsr|q[12]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.125      ; 2.413      ;
; -1.279 ; lfsr:lfsr|q[1]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.129      ; 2.417      ;
; -1.277 ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.129      ; 2.415      ;
; -1.268 ; lfsr:lfsr|q[4]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.126      ; 2.403      ;
; -1.256 ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.129      ; 2.394      ;
; -1.247 ; lfsr:lfsr|q[11]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.125      ; 2.381      ;
; -1.218 ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.128      ; 2.355      ;
; -1.217 ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.129      ; 2.355      ;
; -1.215 ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.125      ; 2.349      ;
; -1.213 ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.129      ; 2.351      ;
; -1.210 ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.125      ; 2.344      ;
; -1.210 ; lfsr:lfsr|q[14]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.126      ; 2.345      ;
; -1.205 ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.129      ; 2.343      ;
; -1.178 ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.125      ; 2.312      ;
; -1.161 ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.135      ; 2.305      ;
; -1.110 ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.128      ; 2.247      ;
; -0.978 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; -0.051     ; 1.936      ;
; -0.978 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; -0.051     ; 1.936      ;
; -0.976 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; -0.048     ; 1.937      ;
; -0.948 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.144      ; 2.101      ;
; -0.948 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; 0.144      ; 2.101      ;
; -0.946 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.147      ; 2.102      ;
; -0.942 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.144      ; 2.095      ;
; -0.942 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; 0.144      ; 2.095      ;
; -0.940 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.147      ; 2.096      ;
; -0.907 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; -0.051     ; 1.865      ;
; -0.907 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; -0.051     ; 1.865      ;
; -0.905 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; -0.048     ; 1.866      ;
; -0.886 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                ; select       ; select      ; 1.000        ; -0.237     ; 1.636      ;
; -0.886 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                ; select       ; select      ; 1.000        ; -0.237     ; 1.636      ;
; -0.878 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.138      ; 2.025      ;
; -0.878 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; 0.138      ; 2.025      ;
; -0.876 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.138      ; 2.023      ;
; -0.876 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; 0.138      ; 2.023      ;
; -0.876 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.141      ; 2.026      ;
; -0.874 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.141      ; 2.024      ;
; -0.869 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.138      ; 2.016      ;
; -0.869 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; 0.138      ; 2.016      ;
; -0.868 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.138      ; 2.015      ;
; -0.868 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; 0.138      ; 2.015      ;
; -0.867 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.141      ; 2.017      ;
; -0.866 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; select       ; select      ; 1.000        ; -0.231     ; 1.622      ;
; -0.866 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.141      ; 2.016      ;
; -0.863 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; select       ; select      ; 1.000        ; -0.231     ; 1.619      ;
; -0.860 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.138      ; 2.007      ;
; -0.860 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; 0.138      ; 2.007      ;
; -0.858 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.141      ; 2.008      ;
; -0.856 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                ; select       ; select      ; 1.000        ; -0.042     ; 1.801      ;
; -0.856 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                ; select       ; select      ; 1.000        ; -0.042     ; 1.801      ;
; -0.850 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                    ; select       ; select      ; 1.000        ; -0.237     ; 1.600      ;
; -0.850 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                ; select       ; select      ; 1.000        ; -0.042     ; 1.795      ;
; -0.850 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                ; select       ; select      ; 1.000        ; -0.042     ; 1.795      ;
; -0.844 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                       ; select       ; select      ; 1.000        ; -0.231     ; 1.600      ;
; -0.844 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; select       ; select      ; 1.000        ; -0.231     ; 1.600      ;
; -0.844 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; select       ; select      ; 1.000        ; -0.231     ; 1.600      ;
; -0.844 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; select       ; select      ; 1.000        ; -0.231     ; 1.600      ;
; -0.825 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                ; select       ; select      ; 1.000        ; -0.231     ; 1.581      ;
; -0.825 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; select       ; select      ; 1.000        ; -0.231     ; 1.581      ;
; -0.825 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                ; select       ; select      ; 1.000        ; -0.231     ; 1.581      ;
; -0.825 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                ; select       ; select      ; 1.000        ; -0.231     ; 1.581      ;
; -0.825 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                ; select       ; select      ; 1.000        ; -0.231     ; 1.581      ;
; -0.825 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                ; select       ; select      ; 1.000        ; -0.231     ; 1.581      ;
; -0.825 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                ; select       ; select      ; 1.000        ; -0.231     ; 1.581      ;
; -0.825 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                ; select       ; select      ; 1.000        ; -0.231     ; 1.581      ;
; -0.825 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                ; select       ; select      ; 1.000        ; -0.231     ; 1.581      ;
; -0.822 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; -0.051     ; 1.780      ;
; -0.822 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg       ; select       ; select      ; 1.000        ; -0.051     ; 1.780      ;
; -0.820 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; -0.048     ; 1.781      ;
; -0.820 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                    ; select       ; select      ; 1.000        ; -0.042     ; 1.765      ;
; -0.815 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                ; select       ; select      ; 1.000        ; -0.237     ; 1.565      ;
; -0.815 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                ; select       ; select      ; 1.000        ; -0.237     ; 1.565      ;
; -0.814 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                       ; select       ; select      ; 1.000        ; -0.036     ; 1.765      ;
; -0.814 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; select       ; select      ; 1.000        ; -0.036     ; 1.765      ;
; -0.814 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; select       ; select      ; 1.000        ; -0.036     ; 1.765      ;
; -0.814 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; select       ; select      ; 1.000        ; -0.036     ; 1.765      ;
; -0.814 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                    ; select       ; select      ; 1.000        ; -0.042     ; 1.759      ;
; -0.808 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0 ; select       ; select      ; 1.000        ; -0.057     ; 1.760      ;
; -0.808 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg       ; select       ; select      ; 1.000        ; -0.057     ; 1.760      ;
; -0.808 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                       ; select       ; select      ; 1.000        ; -0.036     ; 1.759      ;
; -0.808 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; select       ; select      ; 1.000        ; -0.036     ; 1.759      ;
; -0.808 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; select       ; select      ; 1.000        ; -0.036     ; 1.759      ;
; -0.808 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; select       ; select      ; 1.000        ; -0.036     ; 1.759      ;
; -0.806 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; -0.054     ; 1.761      ;
; -0.800 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.138      ; 1.947      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50'                                                                                                                    ;
+--------+------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.294 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 2.242      ;
; -1.207 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 2.155      ;
; -1.156 ; clk_400hz:clk_400hz|counter[4]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 2.100      ;
; -1.154 ; clk_400hz:clk_400hz|counter[6]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 2.098      ;
; -1.133 ; clk_400hz:clk_400hz|counter[5]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 2.077      ;
; -1.058 ; clk_400hz:clk_400hz|counter[10]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 2.002      ;
; -1.031 ; clk_400hz:clk_400hz|counter[7]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.975      ;
; -1.014 ; clk_400hz:clk_400hz|counter[9]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.958      ;
; -1.004 ; clk_400hz:clk_400hz|counter[23]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.949      ;
; -1.002 ; clk_400hz:clk_400hz|counter[19]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.947      ;
; -1.002 ; clk_400hz:clk_400hz|counter[17]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.947      ;
; -0.995 ; clk_400hz:clk_400hz|counter[11]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.939      ;
; -0.993 ; clk_400hz:clk_400hz|counter[18]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.938      ;
; -0.927 ; clk_400hz:clk_400hz|counter[22]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.872      ;
; -0.899 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.845      ;
; -0.890 ; clk_400hz:clk_400hz|counter[12]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.834      ;
; -0.878 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.826      ;
; -0.878 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.826      ;
; -0.877 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.825      ;
; -0.877 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[12]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.825      ;
; -0.861 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.804      ;
; -0.859 ; clk_400hz:clk_400hz|counter[16]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.804      ;
; -0.854 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.800      ;
; -0.844 ; clk_400hz:clk_400hz|counter[8]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.788      ;
; -0.841 ; clk_400hz:clk_400hz|counter[2]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.785      ;
; -0.841 ; clk_400hz:clk_400hz|counter[20]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.786      ;
; -0.839 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[25]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.787      ;
; -0.835 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[25]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.783      ;
; -0.829 ; clk_400hz:clk_400hz|counter[3]     ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.773      ;
; -0.820 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[15]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.768      ;
; -0.819 ; clk_0_25hz:clk_0_25hz|counter[3]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.765      ;
; -0.816 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[15]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.764      ;
; -0.796 ; clk_0_25hz:clk_0_25hz|counter[13]  ; clk_0_25hz:clk_0_25hz|counter[8]    ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.741      ;
; -0.795 ; clk_0_25hz:clk_0_25hz|counter[13]  ; clk_0_25hz:clk_0_25hz|counter[13]   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.740      ;
; -0.793 ; clk_0_25hz:clk_0_25hz|counter[13]  ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.738      ;
; -0.791 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[24]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.739      ;
; -0.791 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.739      ;
; -0.791 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.739      ;
; -0.790 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.738      ;
; -0.790 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[12]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.738      ;
; -0.789 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.733      ;
; -0.786 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[24]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.734      ;
; -0.783 ; clk_400hz:clk_400hz|counter[21]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.728      ;
; -0.780 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[26]   ; clk_50       ; clk_50      ; 1.000        ; 0.153      ; 1.920      ;
; -0.778 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[8]    ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.723      ;
; -0.777 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[13]   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.722      ;
; -0.775 ; clk_0_25hz:clk_0_25hz|counter[2]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.721      ;
; -0.775 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.720      ;
; -0.771 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[23]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.719      ;
; -0.771 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.714      ;
; -0.768 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[20]   ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.714      ;
; -0.767 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[23]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.715      ;
; -0.765 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.713      ;
; -0.764 ; clk_400hz:clk_400hz|counter[14]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.709      ;
; -0.761 ; clock_100hz:clock_100hz|counter[8] ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.706      ;
; -0.761 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.709      ;
; -0.760 ; clk_400hz:clk_400hz|counter[13]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.705      ;
; -0.759 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.704      ;
; -0.755 ; clk_0_25hz:clk_0_25hz|counter[5]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.701      ;
; -0.753 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.698      ;
; -0.752 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.700      ;
; -0.751 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[8]    ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.696      ;
; -0.750 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[13]   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.695      ;
; -0.748 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.693      ;
; -0.745 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.689      ;
; -0.743 ; clk_0_25hz:clk_0_25hz|counter[13]  ; clk_0_25hz:clk_0_25hz|clk_0_25hz    ; clk_50       ; clk_50      ; 1.000        ; -0.046     ; 1.684      ;
; -0.743 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.688      ;
; -0.740 ; clk_400hz:clk_400hz|counter[4]     ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.684      ;
; -0.740 ; clk_400hz:clk_400hz|counter[4]     ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.684      ;
; -0.739 ; clk_400hz:clk_400hz|counter[4]     ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.683      ;
; -0.739 ; clk_400hz:clk_400hz|counter[4]     ; clk_400hz:clk_400hz|counter[12]     ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.683      ;
; -0.739 ; clk_0_25hz:clk_0_25hz|counter[11]  ; clk_0_25hz:clk_0_25hz|counter[8]    ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.684      ;
; -0.738 ; clk_0_25hz:clk_0_25hz|counter[11]  ; clk_0_25hz:clk_0_25hz|counter[13]   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.683      ;
; -0.738 ; clk_400hz:clk_400hz|counter[6]     ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.682      ;
; -0.738 ; clk_400hz:clk_400hz|counter[6]     ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.682      ;
; -0.737 ; clk_400hz:clk_400hz|counter[6]     ; clk_400hz:clk_400hz|counter[10]     ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.681      ;
; -0.737 ; clk_400hz:clk_400hz|counter[6]     ; clk_400hz:clk_400hz|counter[12]     ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.681      ;
; -0.736 ; clk_0_25hz:clk_0_25hz|counter[11]  ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.681      ;
; -0.735 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[26]   ; clk_50       ; clk_50      ; 1.000        ; 0.153      ; 1.875      ;
; -0.733 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.676      ;
; -0.728 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[8]    ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.673      ;
; -0.727 ; clk_400hz:clk_400hz|counter[24]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.672      ;
; -0.727 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[13]   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.672      ;
; -0.726 ; clk_400hz:clk_400hz|counter[25]    ; clk_400hz:clk_400hz|clk_400hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.671      ;
; -0.725 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|clk_0_25hz    ; clk_50       ; clk_50      ; 1.000        ; -0.046     ; 1.666      ;
; -0.723 ; clk_0_25hz:clk_0_25hz|counter[13]  ; clk_0_25hz:clk_0_25hz|counter[18]   ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.669      ;
; -0.723 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_400hz:clk_400hz|counter[22]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.671      ;
; -0.723 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[20]   ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.669      ;
; -0.722 ; clk_0_25hz:clk_0_25hz|counter[13]  ; clk_0_25hz:clk_0_25hz|counter[20]   ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.668      ;
; -0.721 ; clk_0_25hz:clk_0_25hz|counter[13]  ; clk_0_25hz:clk_0_25hz|counter[14]   ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.667      ;
; -0.721 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[23] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.665      ;
; -0.721 ; clk_0_25hz:clk_0_25hz|counter[9]   ; clk_0_25hz:clk_0_25hz|counter[8]    ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.666      ;
; -0.720 ; clk_0_25hz:clk_0_25hz|counter[9]   ; clk_0_25hz:clk_0_25hz|counter[13]   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.665      ;
; -0.719 ; clock_100hz:clock_100hz|counter[5] ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.664      ;
; -0.718 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[27]   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.663      ;
; -0.718 ; clk_0_25hz:clk_0_25hz|counter[9]   ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.663      ;
; -0.718 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_400hz:clk_400hz|counter[22]     ; clk_50       ; clk_50      ; 1.000        ; -0.039     ; 1.666      ;
; -0.717 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.660      ;
; -0.717 ; clk_400hz:clk_400hz|counter[5]     ; clk_400hz:clk_400hz|counter[2]      ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.661      ;
; -0.717 ; clk_400hz:clk_400hz|counter[5]     ; clk_400hz:clk_400hz|counter[5]      ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.661      ;
+--------+------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.043 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 2.103      ;
; -1.043 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 2.103      ;
; -1.043 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 2.103      ;
; -1.043 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 2.103      ;
; -1.040 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.988      ;
; -1.012 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.100      ; 2.121      ;
; -0.976 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.924      ;
; -0.936 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.882      ;
; -0.936 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                       ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.882      ;
; -0.936 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.882      ;
; -0.936 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.882      ;
; -0.936 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.882      ;
; -0.927 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.873      ;
; -0.914 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 1.973      ;
; -0.914 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 1.973      ;
; -0.914 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 1.973      ;
; -0.914 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 1.973      ;
; -0.907 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.853      ;
; -0.907 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.853      ;
; -0.901 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.847      ;
; -0.901 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.040     ; 1.848      ;
; -0.899 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 1.958      ;
; -0.899 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 1.958      ;
; -0.899 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 1.958      ;
; -0.899 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 1.958      ;
; -0.888 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.100      ; 1.943      ;
; -0.888 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.100      ; 1.943      ;
; -0.888 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.100      ; 1.943      ;
; -0.888 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.100      ; 1.943      ;
; -0.886 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.040     ; 1.833      ;
; -0.883 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.099      ; 1.991      ;
; -0.881 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.829      ;
; -0.868 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 1.928      ;
; -0.868 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 1.928      ;
; -0.868 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 1.928      ;
; -0.868 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 1.928      ;
; -0.868 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.099      ; 1.976      ;
; -0.865 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.813      ;
; -0.863 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 1.923      ;
; -0.863 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 1.923      ;
; -0.863 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 1.923      ;
; -0.863 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 1.923      ;
; -0.863 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.809      ;
; -0.860 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.808      ;
; -0.857 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 1.917      ;
; -0.857 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 1.917      ;
; -0.857 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 1.917      ;
; -0.857 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 1.917      ;
; -0.857 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 1.917      ;
; -0.857 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 1.917      ;
; -0.857 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 1.917      ;
; -0.857 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 1.917      ;
; -0.854 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.802      ;
; -0.854 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.802      ;
; -0.842 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 1.956      ;
; -0.841 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.786      ;
; -0.837 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.100      ; 1.946      ;
; -0.832 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.100      ; 1.941      ;
; -0.826 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.100      ; 1.935      ;
; -0.826 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.100      ; 1.935      ;
; -0.803 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.748      ;
; -0.803 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.748      ;
; -0.803 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.748      ;
; -0.803 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.748      ;
; -0.803 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.748      ;
; -0.793 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.738      ;
; -0.793 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.738      ;
; -0.793 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.738      ;
; -0.793 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.738      ;
; -0.793 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.738      ;
; -0.788 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.733      ;
; -0.786 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 1.846      ;
; -0.786 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 1.846      ;
; -0.786 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 1.846      ;
; -0.786 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 1.846      ;
; -0.783 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.731      ;
; -0.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 1.841      ;
; -0.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 1.841      ;
; -0.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 1.841      ;
; -0.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.105      ; 1.841      ;
; -0.778 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.723      ;
; -0.778 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.723      ;
; -0.778 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.039     ; 1.726      ;
; -0.777 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.722      ;
; -0.773 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.718      ;
; -0.771 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.717      ;
; -0.763 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.708      ;
; -0.763 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.042     ; 1.708      ;
; -0.761 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.707      ;
; -0.761 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                       ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.707      ;
; -0.761 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.707      ;
; -0.761 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.707      ;
; -0.761 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                 ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; -0.041     ; 1.707      ;
; -0.759 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.099      ; 1.813      ;
; -0.759 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.099      ; 1.813      ;
; -0.759 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.099      ; 1.813      ;
; -0.759 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.099      ; 1.813      ;
; -0.758 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 1.817      ;
; -0.758 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 1.817      ;
; -0.758 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                           ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 1.000        ; 0.104      ; 1.817      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'select'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.437 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; 0.000        ; 4.355      ; 4.052      ;
; -0.256 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr          ; select      ; 0.000        ; 4.361      ; 4.239      ;
; 0.155  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.230      ; 0.489      ;
; 0.163  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.224      ; 0.491      ;
; 0.165  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.230      ; 0.499      ;
; 0.165  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.224      ; 0.493      ;
; 0.180  ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|q[15]                                                                                                                                    ; select       ; select      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ; select       ; select      ; 0.000        ; 0.050      ; 0.314      ;
; 0.181  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; select       ; select      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; select       ; select      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; select       ; select      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; select       ; select      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; select       ; select      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; select       ; select      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; select       ; select      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; select       ; select      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; select       ; select      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; select       ; select      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ; select       ; select      ; 0.000        ; 0.050      ; 0.315      ;
; 0.193  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.224      ; 0.521      ;
; 0.200  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; select       ; select      ; 0.000        ; 0.042      ; 0.326      ;
; 0.206  ; lfsr:lfsr|data_out[25]~25                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 3.016      ; 2.856      ;
; 0.207  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; select       ; select      ; 0.000        ; 0.042      ; 0.333      ;
; 0.207  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; select       ; select      ; 0.000        ; 0.042      ; 0.333      ;
; 0.214  ; lfsr:lfsr|data_out[18]~9                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 2.985      ; 2.833      ;
; 0.226  ; lfsr:lfsr|data_out[16]~33                                                                                                                          ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 2.881      ; 2.721      ;
; 0.228  ; lfsr:lfsr|data_out[19]~49                                                                                                                          ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 2.846      ; 2.688      ;
; 0.247  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ; select       ; select      ; 0.000        ; 0.042      ; 0.373      ;
; 0.251  ; lfsr:lfsr|data_out[19]~49                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 3.020      ; 2.905      ;
; 0.255  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; select       ; select      ; 0.000        ; 0.042      ; 0.381      ;
; 0.256  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; select       ; select      ; 0.000        ; 0.042      ; 0.382      ;
; 0.258  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.224      ; 0.586      ;
; 0.258  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; select       ; select      ; 0.000        ; 0.042      ; 0.384      ;
; 0.262  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ; select       ; select      ; 0.000        ; 0.042      ; 0.388      ;
; 0.271  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; select       ; select      ; 0.000        ; 0.042      ; 0.397      ;
; 0.275  ; lfsr:lfsr|q[12]                                                                                                                                    ; lfsr:lfsr|q[11]                                                                                                                                    ; select       ; select      ; 0.000        ; 0.042      ; 0.401      ;
; 0.279  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; select       ; select      ; 0.000        ; 0.042      ; 0.405      ;
; 0.279  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; select       ; select      ; 0.000        ; 0.042      ; 0.405      ;
; 0.286  ; lfsr:lfsr|q[0]                                                                                                                                     ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; select       ; select      ; 0.000        ; 0.042      ; 0.412      ;
; 0.286  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.230      ; 0.620      ;
; 0.286  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; select       ; select      ; 0.000        ; 0.042      ; 0.412      ;
; 0.289  ; lfsr:lfsr|data_out[25]~25                                                                                                                          ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 2.842      ; 2.745      ;
; 0.295  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; select       ; select      ; 0.000        ; 0.042      ; 0.421      ;
; 0.306  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ; select       ; select      ; 0.000        ; 0.050      ; 0.440      ;
; 0.309  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; select       ; select      ; 0.000        ; 0.042      ; 0.435      ;
; 0.310  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; select       ; select      ; 0.000        ; 0.042      ; 0.436      ;
; 0.313  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; select       ; select      ; 0.000        ; 0.042      ; 0.439      ;
; 0.313  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; select       ; select      ; 0.000        ; 0.042      ; 0.439      ;
; 0.315  ; lfsr:lfsr|q[12]                                                                                                                                    ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.042      ; 0.441      ;
; 0.316  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.230      ; 0.650      ;
; 0.318  ; lfsr:lfsr|q[12]                                                                                                                                    ; lfsr:lfsr|q[15]                                                                                                                                    ; select       ; select      ; 0.000        ; 0.042      ; 0.444      ;
; 0.318  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; select       ; select      ; 0.000        ; 0.042      ; 0.444      ;
; 0.318  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; select       ; select      ; 0.000        ; 0.042      ; 0.444      ;
; 0.321  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.230      ; 0.655      ;
; 0.327  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; select       ; select      ; 0.000        ; 0.042      ; 0.453      ;
; 0.330  ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|q[14]                                                                                                                                    ; select       ; select      ; 0.000        ; 0.042      ; 0.456      ;
; 0.331  ; lfsr:lfsr|data_out[18]~9                                                                                                                           ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 2.811      ; 2.756      ;
; 0.332  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.230      ; 0.666      ;
; 0.332  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ; select       ; select      ; 0.000        ; 0.042      ; 0.458      ;
; 0.335  ; lfsr:lfsr|q[11]                                                                                                                                    ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.042      ; 0.461      ;
; 0.338  ; lfsr:lfsr|q[6]                                                                                                                                     ; lfsr:lfsr|q[5]                                                                                                                                     ; select       ; select      ; 0.000        ; 0.042      ; 0.464      ;
; 0.338  ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|q[12]                                                                                                                                    ; select       ; select      ; 0.000        ; 0.042      ; 0.464      ;
; 0.338  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ; select       ; select      ; 0.000        ; 0.045      ; 0.467      ;
; 0.339  ; lfsr:lfsr|q[7]                                                                                                                                     ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.042      ; 0.465      ;
; 0.339  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ; select       ; select      ; 0.000        ; 0.042      ; 0.465      ;
; 0.340  ; lfsr:lfsr|q[4]                                                                                                                                     ; lfsr:lfsr|q[3]                                                                                                                                     ; select       ; select      ; 0.000        ; 0.042      ; 0.466      ;
; 0.341  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; select       ; select      ; 0.000        ; 0.042      ; 0.467      ;
; 0.342  ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; select       ; select      ; 0.000        ; 0.043      ; 0.469      ;
; 0.343  ; lfsr:lfsr|q[3]                                                                                                                                     ; lfsr:lfsr|q[2]                                                                                                                                     ; select       ; select      ; 0.000        ; 0.042      ; 0.469      ;
; 0.343  ; lfsr:lfsr|data_out[16]~33                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 3.058      ; 3.035      ;
; 0.348  ; lfsr:lfsr|data_out[8]~29                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 2.956      ; 2.938      ;
; 0.350  ; lfsr:lfsr|data_out[24]~37                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 2.966      ; 2.950      ;
; 0.350  ; lfsr:lfsr|data_out[17]~21                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 2.984      ; 2.968      ;
; 0.351  ; lfsr:lfsr|q[11]                                                                                                                                    ; lfsr:lfsr|q[10]                                                                                                                                    ; select       ; select      ; 0.000        ; 0.042      ; 0.477      ;
; 0.355  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; select       ; select      ; 0.000        ; 0.042      ; 0.481      ;
; 0.365  ; lfsr:lfsr|data_out[11]~45                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 2.948      ; 2.947      ;
; 0.366  ; lfsr:lfsr|q[14]                                                                                                                                    ; lfsr:lfsr|q[13]                                                                                                                                    ; select       ; select      ; 0.000        ; 0.043      ; 0.493      ;
; 0.366  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; select       ; select      ; 0.000        ; 0.042      ; 0.492      ;
; 0.367  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.236      ; 0.707      ;
; 0.367  ; lfsr:lfsr|data_out[17]~21                                                                                                                          ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 2.807      ; 2.788      ;
; 0.367  ; lfsr:lfsr|data_out[9]~17                                                                                                                           ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ; clr          ; select      ; -0.500       ; 2.780      ; 2.761      ;
; 0.368  ; lfsr:lfsr|data_out[4]~53                                                                                                                           ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; clr          ; select      ; -0.500       ; 2.786      ; 2.768      ;
; 0.368  ; lfsr:lfsr|data_out[1]~13                                                                                                                           ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; clr          ; select      ; -0.500       ; 2.767      ; 2.749      ;
; 0.371  ; lfsr:lfsr|data_out[11]~45                                                                                                                          ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 2.770      ; 2.755      ;
; 0.376  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ; select       ; select      ; 0.000        ; 0.042      ; 0.502      ;
; 0.376  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; select       ; select      ; 0.000        ; 0.042      ; 0.502      ;
; 0.378  ; lfsr:lfsr|data_out[10]~5                                                                                                                           ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 2.787      ; 2.779      ;
; 0.379  ; lfsr:lfsr|data_out[1]~13                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 2.945      ; 2.958      ;
; 0.382  ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.042      ; 0.508      ;
; 0.385  ; lfsr:lfsr|q[1]                                                                                                                                     ; lfsr:lfsr|q[0]                                                                                                                                     ; select       ; select      ; 0.000        ; 0.043      ; 0.512      ;
; 0.385  ; lfsr:lfsr|data_out[24]~37                                                                                                                          ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 2.792      ; 2.791      ;
; 0.388  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; select       ; select      ; 0.000        ; 0.042      ; 0.514      ;
; 0.390  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; select       ; select      ; 0.000        ; 0.042      ; 0.516      ;
; 0.390  ; lfsr:lfsr|data_out[8]~29                                                                                                                           ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; clr          ; select      ; -0.500       ; 2.778      ; 2.782      ;
; 0.392  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; select       ; select      ; 0.000        ; 0.042      ; 0.518      ;
; 0.392  ; lfsr:lfsr|data_out[12]~57                                                                                                                          ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 2.843      ; 2.849      ;
; 0.404  ; lfsr:lfsr|data_out[4]~53                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 2.970      ; 3.008      ;
; 0.408  ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.043      ; 0.535      ;
; 0.408  ; lfsr:lfsr|data_out[3]~41                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 2.958      ; 3.000      ;
; 0.412  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ; select       ; select      ; 0.000        ; 0.045      ; 0.541      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                ;
+-------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.089 ; clk_400hz:clk_400hz|clk_400hz            ; clk_400hz:clk_400hz|clk_400hz            ; clk_400hz:clk_400hz|clk_400hz ; clk_50      ; 0.000        ; 1.655      ; 1.963      ;
; 0.180 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50                        ; clk_50      ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; transmitter:uart_Tx|state.TX_STATE_START ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|bit_pos[2]           ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[0]           ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.192 ; clk_400hz:clk_400hz|counter[25]          ; clk_400hz:clk_400hz|counter[25]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.318      ;
; 0.199 ; clock_100hz:clock_100hz|counter[25]      ; clock_100hz:clock_100hz|counter[25]      ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.325      ;
; 0.201 ; clk_0_25hz:clk_0_25hz|clk_0_25hz         ; clk_0_25hz:clk_0_25hz|clk_0_25hz         ; clk_50                        ; clk_50      ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz        ; clk_50                        ; clk_50      ; 0.000        ; 0.022      ; 0.307      ;
; 0.291 ; clk_400hz:clk_400hz|counter[16]          ; clk_400hz:clk_400hz|counter[16]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; clock_100hz:clock_100hz|counter[3]       ; clock_100hz:clock_100hz|counter[3]       ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; clock_100hz:clock_100hz|counter[4]       ; clock_100hz:clock_100hz|counter[4]       ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clock_100hz:clock_100hz|counter[2]       ; clock_100hz:clock_100hz|counter[2]       ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clk_400hz:clk_400hz|counter[24]          ; clk_400hz:clk_400hz|counter[24]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clk_400hz:clk_400hz|counter[20]          ; clk_400hz:clk_400hz|counter[20]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; clock_100hz:clock_100hz|counter[7]       ; clock_100hz:clock_100hz|counter[7]       ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; clk_400hz:clk_400hz|counter[22]          ; clk_400hz:clk_400hz|counter[22]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; clk_400hz:clk_400hz|counter[21]          ; clk_400hz:clk_400hz|counter[21]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; clk_400hz:clk_400hz|counter[19]          ; clk_400hz:clk_400hz|counter[19]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; clk_400hz:clk_400hz|counter[17]          ; clk_400hz:clk_400hz|counter[17]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.420      ;
; 0.297 ; clock_100hz:clock_100hz|counter[12]      ; clock_100hz:clock_100hz|counter[12]      ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.423      ;
; 0.298 ; clk_0_25hz:clk_0_25hz|counter[11]        ; clk_0_25hz:clk_0_25hz|counter[11]        ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; clk_0_25hz:clk_0_25hz|counter[9]         ; clk_0_25hz:clk_0_25hz|counter[9]         ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; clk_0_25hz:clk_0_25hz|counter[3]         ; clk_0_25hz:clk_0_25hz|counter[3]         ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; clock_100hz:clock_100hz|counter[10]      ; clock_100hz:clock_100hz|counter[10]      ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; clk_400hz:clk_400hz|counter[8]           ; clk_400hz:clk_400hz|counter[8]           ; clk_50                        ; clk_50      ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; clk_400hz:clk_400hz|counter[4]           ; clk_400hz:clk_400hz|counter[4]           ; clk_50                        ; clk_50      ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; clk_400hz:clk_400hz|counter[3]           ; clk_400hz:clk_400hz|counter[3]           ; clk_50                        ; clk_50      ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; clk_0_25hz:clk_0_25hz|counter[27]        ; clk_0_25hz:clk_0_25hz|counter[27]        ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clk_0_25hz:clk_0_25hz|counter[25]        ; clk_0_25hz:clk_0_25hz|counter[25]        ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clk_0_25hz:clk_0_25hz|counter[19]        ; clk_0_25hz:clk_0_25hz|counter[19]        ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clk_0_25hz:clk_0_25hz|counter[17]        ; clk_0_25hz:clk_0_25hz|counter[17]        ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clk_0_25hz:clk_0_25hz|counter[5]         ; clk_0_25hz:clk_0_25hz|counter[5]         ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clk_0_25hz:clk_0_25hz|counter[4]         ; clk_0_25hz:clk_0_25hz|counter[4]         ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_100hz:clock_100hz|counter[24]      ; clock_100hz:clock_100hz|counter[24]      ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_100hz:clock_100hz|counter[14]      ; clock_100hz:clock_100hz|counter[14]      ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clk_400hz:clk_400hz|counter[18]          ; clk_400hz:clk_400hz|counter[18]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clk_400hz:clk_400hz|counter[11]          ; clk_400hz:clk_400hz|counter[11]          ; clk_50                        ; clk_50      ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; clk_400hz:clk_400hz|counter[6]           ; clk_400hz:clk_400hz|counter[6]           ; clk_50                        ; clk_50      ; 0.000        ; 0.043      ; 0.426      ;
; 0.300 ; clk_0_25hz:clk_0_25hz|counter[12]        ; clk_0_25hz:clk_0_25hz|counter[12]        ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_0_25hz:clk_0_25hz|counter[7]         ; clk_0_25hz:clk_0_25hz|counter[7]         ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_0_25hz:clk_0_25hz|counter[6]         ; clk_0_25hz:clk_0_25hz|counter[6]         ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_100hz:clock_100hz|counter[20]      ; clock_100hz:clock_100hz|counter[20]      ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_100hz:clock_100hz|counter[19]      ; clock_100hz:clock_100hz|counter[19]      ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_100hz:clock_100hz|counter[11]      ; clock_100hz:clock_100hz|counter[11]      ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_100hz:clock_100hz|counter[6]       ; clock_100hz:clock_100hz|counter[6]       ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_400hz:clk_400hz|counter[9]           ; clk_400hz:clk_400hz|counter[9]           ; clk_50                        ; clk_50      ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; clk_400hz:clk_400hz|counter[7]           ; clk_400hz:clk_400hz|counter[7]           ; clk_50                        ; clk_50      ; 0.000        ; 0.043      ; 0.427      ;
; 0.301 ; clk_0_25hz:clk_0_25hz|counter[10]        ; clk_0_25hz:clk_0_25hz|counter[10]        ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clk_0_25hz:clk_0_25hz|counter[2]         ; clk_0_25hz:clk_0_25hz|counter[2]         ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clock_100hz:clock_100hz|counter[22]      ; clock_100hz:clock_100hz|counter[22]      ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clock_100hz:clock_100hz|counter[21]      ; clock_100hz:clock_100hz|counter[21]      ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clock_100hz:clock_100hz|counter[9]       ; clock_100hz:clock_100hz|counter[9]       ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; clock_100hz:clock_100hz|counter[23]      ; clock_100hz:clock_100hz|counter[23]      ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; clk_400hz:clk_400hz|counter[23]          ; clk_400hz:clk_400hz|counter[23]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.428      ;
; 0.310 ; clk_0_25hz:clk_0_25hz|counter[1]         ; clk_0_25hz:clk_0_25hz|counter[1]         ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.436      ;
; 0.323 ; clk_0_25hz:clk_0_25hz|counter[0]         ; clk_0_25hz:clk_0_25hz|counter[0]         ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.449      ;
; 0.345 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.471      ;
; 0.387 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.513      ;
; 0.431 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50                        ; clk_50      ; 0.000        ; 0.244      ; 0.759      ;
; 0.440 ; clk_400hz:clk_400hz|counter[16]          ; clk_400hz:clk_400hz|counter[17]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.566      ;
; 0.442 ; clk_400hz:clk_400hz|counter[24]          ; clk_400hz:clk_400hz|counter[25]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; clock_100hz:clock_100hz|counter[2]       ; clock_100hz:clock_100hz|counter[3]       ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; clk_400hz:clk_400hz|counter[20]          ; clk_400hz:clk_400hz|counter[21]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.568      ;
; 0.443 ; clk_400hz:clk_400hz|counter[22]          ; clk_400hz:clk_400hz|counter[23]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.569      ;
; 0.446 ; clk_400hz:clk_400hz|counter[2]           ; clk_400hz:clk_400hz|counter[3]           ; clk_50                        ; clk_50      ; 0.000        ; 0.043      ; 0.573      ;
; 0.447 ; clk_0_25hz:clk_0_25hz|counter[3]         ; clk_0_25hz:clk_0_25hz|counter[4]         ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; clk_0_25hz:clk_0_25hz|counter[11]        ; clk_0_25hz:clk_0_25hz|counter[12]        ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; clock_100hz:clock_100hz|counter[10]      ; clock_100hz:clock_100hz|counter[11]      ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; clk_400hz:clk_400hz|counter[8]           ; clk_400hz:clk_400hz|counter[9]           ; clk_50                        ; clk_50      ; 0.000        ; 0.043      ; 0.574      ;
; 0.447 ; clk_0_25hz:clk_0_25hz|counter[9]         ; clk_0_25hz:clk_0_25hz|counter[10]        ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.573      ;
; 0.448 ; clock_100hz:clock_100hz|counter[24]      ; clock_100hz:clock_100hz|counter[25]      ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; clk_400hz:clk_400hz|counter[18]          ; clk_400hz:clk_400hz|counter[19]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; clk_0_25hz:clk_0_25hz|counter[5]         ; clk_0_25hz:clk_0_25hz|counter[6]         ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; clk_400hz:clk_400hz|counter[6]           ; clk_400hz:clk_400hz|counter[7]           ; clk_50                        ; clk_50      ; 0.000        ; 0.043      ; 0.575      ;
; 0.449 ; clock_100hz:clock_100hz|counter[6]       ; clock_100hz:clock_100hz|counter[7]       ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; clock_100hz:clock_100hz|counter[20]      ; clock_100hz:clock_100hz|counter[21]      ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; clock_100hz:clock_100hz|counter[3]       ; clock_100hz:clock_100hz|counter[4]       ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; clock_100hz:clock_100hz|counter[18]      ; clock_100hz:clock_100hz|counter[19]      ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; clock_100hz:clock_100hz|counter[22]      ; clock_100hz:clock_100hz|counter[23]      ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; clk_400hz:clk_400hz|counter[10]          ; clk_400hz:clk_400hz|counter[11]          ; clk_50                        ; clk_50      ; 0.000        ; 0.043      ; 0.578      ;
; 0.452 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.577      ;
; 0.452 ; clk_0_25hz:clk_0_25hz|counter[23]        ; clk_0_25hz:clk_0_25hz|counter[23]        ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; clk_400hz:clk_400hz|counter[19]          ; clk_400hz:clk_400hz|counter[20]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; clk_400hz:clk_400hz|counter[21]          ; clk_400hz:clk_400hz|counter[22]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; clk_400hz:clk_400hz|counter[17]          ; clk_400hz:clk_400hz|counter[18]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.578      ;
; 0.454 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[5]             ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.579      ;
; 0.455 ; clock_100hz:clock_100hz|counter[18]      ; clock_100hz:clock_100hz|counter[18]      ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; clock_100hz:clock_100hz|counter[7]       ; clock_100hz:clock_100hz|counter[9]       ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; clk_400hz:clk_400hz|counter[19]          ; clk_400hz:clk_400hz|counter[21]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; clk_400hz:clk_400hz|counter[21]          ; clk_400hz:clk_400hz|counter[23]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.581      ;
+-------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.168 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.182      ; 0.454      ;
; 0.171 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.182      ; 0.457      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.307      ;
; 0.187 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.314      ;
; 0.206 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.332      ;
; 0.248 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.374      ;
; 0.259 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.385      ;
; 0.261 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.387      ;
; 0.292 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.418      ;
; 0.297 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.182      ; 0.583      ;
; 0.299 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.425      ;
; 0.301 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.041      ; 0.426      ;
; 0.305 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.180      ; 0.589      ;
; 0.308 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.182      ; 0.594      ;
; 0.309 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.435      ;
; 0.310 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.436      ;
; 0.320 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.182      ; 0.606      ;
; 0.321 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.188      ; 0.613      ;
; 0.322 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.448      ;
; 0.324 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.450      ;
; 0.324 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.450      ;
; 0.328 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.188      ; 0.620      ;
; 0.336 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.188      ; 0.628      ;
; 0.341 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.182      ; 0.627      ;
; 0.345 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.182      ; 0.631      ;
; 0.362 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.041      ; 0.487      ;
; 0.366 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.189      ; 0.659      ;
; 0.368 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.494      ;
; 0.369 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.495      ;
; 0.375 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.041      ; 0.500      ;
; 0.379 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.505      ;
; 0.383 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.041      ; 0.508      ;
; 0.389 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.041      ; 0.514      ;
; 0.396 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.520      ;
; 0.401 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.525      ;
; 0.421 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.547      ;
; 0.432 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.188      ; 0.724      ;
; 0.434 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.560      ;
; 0.436 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.188      ; 0.728      ;
; 0.437 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.041      ; 0.562      ;
; 0.440 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.566      ;
; 0.449 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.575      ;
; 0.457 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.583      ;
; 0.462 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.588      ;
; 0.463 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.044      ; 0.591      ;
; 0.463 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.589      ;
; 0.464 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.590      ;
; 0.465 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.188      ; 0.757      ;
; 0.466 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.188      ; 0.758      ;
; 0.466 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.592      ;
; 0.468 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.183      ; 0.755      ;
; 0.470 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.594      ;
; 0.479 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.183      ; 0.766      ;
; 0.480 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.188      ; 0.772      ;
; 0.484 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.608      ;
; 0.493 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.617      ;
; 0.502 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.628      ;
; 0.505 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.182      ; 0.791      ;
; 0.508 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.634      ;
; 0.515 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.639      ;
; 0.515 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.639      ;
; 0.528 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.183      ; 0.815      ;
; 0.553 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.679      ;
; 0.570 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.694      ;
; 0.586 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.710      ;
; 0.598 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.724      ;
; 0.613 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.739      ;
; 0.617 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.043      ; 0.744      ;
; 0.623 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.189      ; 0.916      ;
; 0.639 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.044      ; 0.767      ;
; 0.649 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.189      ; 0.942      ;
; 0.649 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.775      ;
; 0.680 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.041      ; 0.805      ;
; 0.683 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.809      ;
; 0.689 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.040      ; 0.813      ;
; 0.692 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.818      ;
; 0.699 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.041      ; 0.824      ;
; 0.700 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.186      ; 0.990      ;
; 0.704 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.830      ;
; 0.742 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.865      ;
; 0.752 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.043      ; 0.879      ;
; 0.753 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.043      ; 0.880      ;
; 0.763 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.889      ;
; 0.763 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.889      ;
; 0.764 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.890      ;
; 0.769 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.041      ; 0.894      ;
; 0.775 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.039      ; 0.898      ;
; 0.780 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.906      ;
; 0.782 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.042      ; 0.908      ;
; 0.813 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 0.000        ; 0.043      ; 0.940      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clr'                                                                                          ;
+-------+-----------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 3.324 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~45 ; select       ; clr         ; -0.500       ; -2.561     ; 0.293      ;
; 3.332 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~13  ; select       ; clr         ; -0.500       ; -2.559     ; 0.303      ;
; 3.339 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~41  ; select       ; clr         ; -0.500       ; -2.575     ; 0.294      ;
; 3.345 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~53  ; select       ; clr         ; -0.500       ; -2.582     ; 0.293      ;
; 3.346 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~37 ; select       ; clr         ; -0.500       ; -2.583     ; 0.293      ;
; 3.349 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1   ; select       ; clr         ; -0.500       ; -2.580     ; 0.299      ;
; 3.349 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~17  ; select       ; clr         ; -0.500       ; -2.575     ; 0.304      ;
; 3.350 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~29  ; select       ; clr         ; -0.500       ; -2.573     ; 0.307      ;
; 3.355 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~61 ; select       ; clr         ; -0.500       ; -2.591     ; 0.294      ;
; 3.355 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~21 ; select       ; clr         ; -0.500       ; -2.593     ; 0.292      ;
; 3.357 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5  ; select       ; clr         ; -0.500       ; -2.582     ; 0.305      ;
; 3.359 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9  ; select       ; clr         ; -0.500       ; -2.594     ; 0.295      ;
; 3.389 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~25 ; select       ; clr         ; -0.500       ; -2.621     ; 0.298      ;
; 3.404 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~57 ; select       ; clr         ; -0.500       ; -2.639     ; 0.295      ;
; 3.431 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~33 ; select       ; clr         ; -0.500       ; -2.668     ; 0.293      ;
; 3.452 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~49 ; select       ; clr         ; -0.500       ; -2.619     ; 0.363      ;
+-------+-----------------+---------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'select'                                                                                     ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -0.595 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; select      ; 0.500        ; 4.007      ; 5.079      ;
; -0.595 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; select      ; 0.500        ; 4.004      ; 5.076      ;
; -0.595 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; select      ; 0.500        ; 4.004      ; 5.076      ;
; -0.595 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; select      ; 0.500        ; 4.007      ; 5.079      ;
; -0.595 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; select      ; 0.500        ; 4.004      ; 5.076      ;
; -0.595 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; select      ; 0.500        ; 4.004      ; 5.076      ;
; -0.595 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; select      ; 0.500        ; 4.004      ; 5.076      ;
; -0.595 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; select      ; 0.500        ; 4.004      ; 5.076      ;
; -0.595 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; select      ; 0.500        ; 4.007      ; 5.079      ;
; -0.581 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; select      ; 0.500        ; 4.007      ; 5.065      ;
; -0.581 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; select      ; 0.500        ; 4.007      ; 5.065      ;
; -0.581 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; select      ; 0.500        ; 4.007      ; 5.065      ;
; -0.581 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; select      ; 0.500        ; 4.007      ; 5.065      ;
; -0.581 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; select      ; 0.500        ; 4.007      ; 5.065      ;
; -0.581 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; select      ; 0.500        ; 4.007      ; 5.065      ;
; -0.557 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; select      ; 0.500        ; 4.003      ; 5.037      ;
; -0.557 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; select      ; 0.500        ; 4.003      ; 5.037      ;
; -0.557 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; select      ; 0.500        ; 4.003      ; 5.037      ;
; -0.557 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; select      ; 0.500        ; 4.003      ; 5.037      ;
; -0.554 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; select      ; 0.500        ; 4.004      ; 5.035      ;
; -0.554 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; select      ; 0.500        ; 4.004      ; 5.035      ;
; -0.552 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; select      ; 0.500        ; 4.009      ; 5.038      ;
; -0.546 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; select      ; 0.500        ; 4.004      ; 5.027      ;
; -0.546 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; select      ; 0.500        ; 4.004      ; 5.027      ;
; -0.527 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; select      ; 0.500        ; 4.008      ; 5.012      ;
; -0.527 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; select      ; 0.500        ; 4.008      ; 5.012      ;
; -0.527 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; select      ; 0.500        ; 4.008      ; 5.012      ;
; -0.527 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; select      ; 0.500        ; 4.008      ; 5.012      ;
; -0.527 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; select      ; 0.500        ; 4.008      ; 5.012      ;
; -0.527 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; select      ; 0.500        ; 4.008      ; 5.012      ;
; -0.527 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; select      ; 0.500        ; 4.008      ; 5.012      ;
; -0.527 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; select      ; 0.500        ; 4.008      ; 5.012      ;
; 0.763  ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; select      ; 1.000        ; 4.007      ; 4.221      ;
; 0.763  ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; select      ; 1.000        ; 4.007      ; 4.221      ;
; 0.763  ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; select      ; 1.000        ; 4.007      ; 4.221      ;
; 0.766  ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; select      ; 1.000        ; 4.004      ; 4.215      ;
; 0.766  ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; select      ; 1.000        ; 4.004      ; 4.215      ;
; 0.766  ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; select      ; 1.000        ; 4.004      ; 4.215      ;
; 0.766  ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; select      ; 1.000        ; 4.004      ; 4.215      ;
; 0.766  ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; select      ; 1.000        ; 4.004      ; 4.215      ;
; 0.766  ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; select      ; 1.000        ; 4.004      ; 4.215      ;
; 0.773  ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; select      ; 1.000        ; 4.007      ; 4.211      ;
; 0.773  ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; select      ; 1.000        ; 4.007      ; 4.211      ;
; 0.773  ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; select      ; 1.000        ; 4.007      ; 4.211      ;
; 0.773  ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; select      ; 1.000        ; 4.007      ; 4.211      ;
; 0.773  ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; select      ; 1.000        ; 4.007      ; 4.211      ;
; 0.773  ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; select      ; 1.000        ; 4.007      ; 4.211      ;
; 0.789  ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; select      ; 1.000        ; 4.003      ; 4.191      ;
; 0.789  ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; select      ; 1.000        ; 4.003      ; 4.191      ;
; 0.789  ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; select      ; 1.000        ; 4.003      ; 4.191      ;
; 0.789  ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; select      ; 1.000        ; 4.003      ; 4.191      ;
; 0.791  ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; select      ; 1.000        ; 4.009      ; 4.195      ;
; 0.792  ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; select      ; 1.000        ; 4.004      ; 4.189      ;
; 0.792  ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; select      ; 1.000        ; 4.004      ; 4.189      ;
; 0.792  ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; select      ; 1.000        ; 4.004      ; 4.189      ;
; 0.792  ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; select      ; 1.000        ; 4.004      ; 4.189      ;
; 0.793  ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; select      ; 1.000        ; 4.008      ; 4.192      ;
; 0.793  ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; select      ; 1.000        ; 4.008      ; 4.192      ;
; 0.793  ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; select      ; 1.000        ; 4.008      ; 4.192      ;
; 0.793  ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; select      ; 1.000        ; 4.008      ; 4.192      ;
; 0.793  ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; select      ; 1.000        ; 4.008      ; 4.192      ;
; 0.793  ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; select      ; 1.000        ; 4.008      ; 4.192      ;
; 0.793  ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; select      ; 1.000        ; 4.008      ; 4.192      ;
; 0.793  ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; select      ; 1.000        ; 4.008      ; 4.192      ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'select'                                                                                      ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -0.268 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; select      ; 0.000        ; 4.181      ; 4.027      ;
; -0.268 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; select      ; 0.000        ; 4.181      ; 4.027      ;
; -0.268 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; select      ; 0.000        ; 4.181      ; 4.027      ;
; -0.268 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; select      ; 0.000        ; 4.181      ; 4.027      ;
; -0.268 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; select      ; 0.000        ; 4.181      ; 4.027      ;
; -0.268 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; select      ; 0.000        ; 4.181      ; 4.027      ;
; -0.268 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; select      ; 0.000        ; 4.181      ; 4.027      ;
; -0.268 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; select      ; 0.000        ; 4.181      ; 4.027      ;
; -0.267 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; select      ; 0.000        ; 4.178      ; 4.025      ;
; -0.267 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; select      ; 0.000        ; 4.177      ; 4.024      ;
; -0.267 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; select      ; 0.000        ; 4.178      ; 4.025      ;
; -0.267 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; select      ; 0.000        ; 4.177      ; 4.024      ;
; -0.266 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; select      ; 0.000        ; 4.182      ; 4.030      ;
; -0.265 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; select      ; 0.000        ; 4.177      ; 4.026      ;
; -0.265 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; select      ; 0.000        ; 4.177      ; 4.026      ;
; -0.265 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; select      ; 0.000        ; 4.177      ; 4.026      ;
; -0.265 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; select      ; 0.000        ; 4.177      ; 4.026      ;
; -0.249 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; select      ; 0.000        ; 4.180      ; 4.045      ;
; -0.249 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; select      ; 0.000        ; 4.180      ; 4.045      ;
; -0.249 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; select      ; 0.000        ; 4.180      ; 4.045      ;
; -0.249 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; select      ; 0.000        ; 4.180      ; 4.045      ;
; -0.249 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; select      ; 0.000        ; 4.180      ; 4.045      ;
; -0.249 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; select      ; 0.000        ; 4.180      ; 4.045      ;
; -0.242 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; select      ; 0.000        ; 4.177      ; 4.049      ;
; -0.242 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; select      ; 0.000        ; 4.177      ; 4.049      ;
; -0.242 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; select      ; 0.000        ; 4.177      ; 4.049      ;
; -0.242 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; select      ; 0.000        ; 4.177      ; 4.049      ;
; -0.242 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; select      ; 0.000        ; 4.177      ; 4.049      ;
; -0.242 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; select      ; 0.000        ; 4.177      ; 4.049      ;
; -0.240 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; select      ; 0.000        ; 4.181      ; 4.055      ;
; -0.240 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; select      ; 0.000        ; 4.181      ; 4.055      ;
; -0.240 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; select      ; 0.000        ; 4.181      ; 4.055      ;
; 1.030  ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; select      ; -0.500       ; 4.181      ; 4.825      ;
; 1.030  ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; select      ; -0.500       ; 4.181      ; 4.825      ;
; 1.030  ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; select      ; -0.500       ; 4.181      ; 4.825      ;
; 1.030  ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; select      ; -0.500       ; 4.181      ; 4.825      ;
; 1.030  ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; select      ; -0.500       ; 4.181      ; 4.825      ;
; 1.030  ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; select      ; -0.500       ; 4.181      ; 4.825      ;
; 1.030  ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; select      ; -0.500       ; 4.181      ; 4.825      ;
; 1.030  ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; select      ; -0.500       ; 4.181      ; 4.825      ;
; 1.049  ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; select      ; -0.500       ; 4.177      ; 4.840      ;
; 1.049  ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; select      ; -0.500       ; 4.177      ; 4.840      ;
; 1.054  ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; select      ; -0.500       ; 4.182      ; 4.850      ;
; 1.056  ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; select      ; -0.500       ; 4.178      ; 4.848      ;
; 1.056  ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; select      ; -0.500       ; 4.178      ; 4.848      ;
; 1.059  ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; select      ; -0.500       ; 4.177      ; 4.850      ;
; 1.059  ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; select      ; -0.500       ; 4.177      ; 4.850      ;
; 1.059  ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; select      ; -0.500       ; 4.177      ; 4.850      ;
; 1.059  ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; select      ; -0.500       ; 4.177      ; 4.850      ;
; 1.082  ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; select      ; -0.500       ; 4.180      ; 4.876      ;
; 1.082  ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; select      ; -0.500       ; 4.180      ; 4.876      ;
; 1.082  ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; select      ; -0.500       ; 4.180      ; 4.876      ;
; 1.082  ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; select      ; -0.500       ; 4.180      ; 4.876      ;
; 1.082  ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; select      ; -0.500       ; 4.180      ; 4.876      ;
; 1.082  ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; select      ; -0.500       ; 4.180      ; 4.876      ;
; 1.094  ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; select      ; -0.500       ; 4.181      ; 4.889      ;
; 1.094  ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; select      ; -0.500       ; 4.181      ; 4.889      ;
; 1.094  ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; select      ; -0.500       ; 4.181      ; 4.889      ;
; 1.096  ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; select      ; -0.500       ; 4.177      ; 4.887      ;
; 1.096  ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; select      ; -0.500       ; 4.177      ; 4.887      ;
; 1.096  ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; select      ; -0.500       ; 4.177      ; 4.887      ;
; 1.096  ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; select      ; -0.500       ; 4.177      ; 4.887      ;
; 1.096  ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; select      ; -0.500       ; 4.177      ; 4.887      ;
; 1.096  ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; select      ; -0.500       ; 4.177      ; 4.887      ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'select'                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; select ; Rise       ; select                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[8]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|wrptr_g[9]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[0]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[10]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[11]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[12]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[13]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[14]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[15]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[1]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[2]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[3]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[4]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[5]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[6]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[7]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[8]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; select ; Rise       ; lfsr:lfsr|q[9]                                                                                                                                     ;
; -0.515 ; -0.285       ; 0.230          ; Low Pulse Width ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -0.515 ; -0.285       ; 0.230          ; Low Pulse Width ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -0.515 ; -0.285       ; 0.230          ; Low Pulse Width ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -0.513 ; -0.283       ; 0.230          ; Low Pulse Width ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; -0.513 ; -0.283       ; 0.230          ; Low Pulse Width ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; -0.513 ; -0.283       ; 0.230          ; Low Pulse Width ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~porta_we_reg         ;
; -0.470 ; -0.286       ; 0.184          ; Low Pulse Width ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;
+--------+--------------+----------------+-----------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                              ;
+--------+--------------+----------------+------------+--------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock  ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------+--------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk_50 ; Rise       ; clk_50                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[8]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|clk_0_25hz    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[10]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[11]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[12]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[13]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[14]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[15]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[16]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[17]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[18]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[19]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[20]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[21]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[22]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[23]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[24]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[25]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[26]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[27]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[8]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[9]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|clk_400hz       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[11]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[12]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[13]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[14]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[15]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[16]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[17]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[18]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[19]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[20]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[21]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[22]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[23]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[24]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[25]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_400hz:clk_400hz|counter[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|clk_100hz   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|Tx              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[6]         ;
+--------+--------------+----------------+------------+--------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clr'                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clr   ; Rise       ; clr                        ;
; 0.033  ; 0.033        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~45  ;
; 0.033  ; 0.033        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~13   ;
; 0.036  ; 0.036        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[11]~45|datac ;
; 0.036  ; 0.036        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[1]~13|datac  ;
; 0.042  ; 0.042        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1    ;
; 0.045  ; 0.045        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[2]~1|datac   ;
; 0.055  ; 0.055        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~21  ;
; 0.055  ; 0.055        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9   ;
; 0.055  ; 0.055        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~61  ;
; 0.057  ; 0.057        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~29   ;
; 0.057  ; 0.057        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~17   ;
; 0.058  ; 0.058        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5   ;
; 0.058  ; 0.058        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~41   ;
; 0.059  ; 0.059        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~37  ;
; 0.059  ; 0.059        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~53   ;
; 0.060  ; 0.060        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[8]~29|datac  ;
; 0.060  ; 0.060        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[9]~17|datac  ;
; 0.061  ; 0.061        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[10]~5|datac  ;
; 0.061  ; 0.061        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[3]~41|datac  ;
; 0.062  ; 0.062        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[24]~37|datac ;
; 0.062  ; 0.062        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[4]~53|datac  ;
; 0.063  ; 0.063        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[12]~57|dataa ;
; 0.064  ; 0.064        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~25  ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[17]~21|dataa ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[18]~9|dataa  ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[19]~49|dataa ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[20]~61|dataa ;
; 0.070  ; 0.070        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~57  ;
; 0.071  ; 0.071        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~33  ;
; 0.073  ; 0.073        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~49  ;
; 0.075  ; 0.075        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[25]~25|datab ;
; 0.079  ; 0.079        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[16]~33|dataa ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|o                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|i                ;
; 0.879  ; 0.879        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|o                ;
; 0.920  ; 0.920        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[16]~33|dataa ;
; 0.921  ; 0.921        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~33  ;
; 0.923  ; 0.923        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[25]~25|datab ;
; 0.925  ; 0.925        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~49  ;
; 0.925  ; 0.925        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~25  ;
; 0.926  ; 0.926        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~57  ;
; 0.934  ; 0.934        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[12]~57|dataa ;
; 0.934  ; 0.934        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[17]~21|dataa ;
; 0.934  ; 0.934        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[18]~9|dataa  ;
; 0.934  ; 0.934        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[19]~49|dataa ;
; 0.934  ; 0.934        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[20]~61|dataa ;
; 0.935  ; 0.935        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[24]~37|datac ;
; 0.936  ; 0.936        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[10]~5|datac  ;
; 0.936  ; 0.936        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[3]~41|datac  ;
; 0.936  ; 0.936        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[4]~53|datac  ;
; 0.937  ; 0.937        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[8]~29|datac  ;
; 0.937  ; 0.937        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[9]~17|datac  ;
; 0.938  ; 0.938        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~37  ;
; 0.939  ; 0.939        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5   ;
; 0.939  ; 0.939        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~21  ;
; 0.939  ; 0.939        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9   ;
; 0.939  ; 0.939        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~61  ;
; 0.939  ; 0.939        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~41   ;
; 0.939  ; 0.939        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~53   ;
; 0.940  ; 0.940        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~29   ;
; 0.940  ; 0.940        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~17   ;
; 0.952  ; 0.952        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[2]~1|datac   ;
; 0.955  ; 0.955        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1    ;
; 0.960  ; 0.960        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[11]~45|datac ;
; 0.961  ; 0.961        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[1]~13|datac  ;
; 0.963  ; 0.963        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~45  ;
; 0.964  ; 0.964        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~13   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_400hz:clk_400hz|clk_400hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[0]                             ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[1]                             ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[2]                             ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[3]                             ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.081  ; 0.311        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[4]                             ;
; 0.081  ; 0.311        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[5]                             ;
; 0.081  ; 0.311        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[6]                             ;
; 0.081  ; 0.311        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|q_b[7]                             ;
; 0.081  ; 0.311        ; 0.230          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|altsyncram_2011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; 0.140  ; 0.324        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[9]                    ;
; 0.140  ; 0.324        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; 0.140  ; 0.324        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; 0.140  ; 0.324        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;
; 0.140  ; 0.324        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;
; 0.140  ; 0.324        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;
; 0.140  ; 0.324        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;
; 0.140  ; 0.324        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;
; 0.140  ; 0.324        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;
; 0.140  ; 0.324        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;
; 0.140  ; 0.324        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;
; 0.140  ; 0.324        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;
; 0.140  ; 0.324        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;
; 0.140  ; 0.324        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; 0.140  ; 0.324        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; 0.140  ; 0.324        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; 0.140  ; 0.324        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; 0.140  ; 0.324        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; 0.140  ; 0.324        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; 0.140  ; 0.324        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;
; 0.141  ; 0.325        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[0]                    ;
; 0.141  ; 0.325        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[1]                    ;
; 0.141  ; 0.325        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[2]                    ;
; 0.141  ; 0.325        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[3]                    ;
; 0.141  ; 0.325        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[4]                    ;
; 0.141  ; 0.325        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[5]                    ;
; 0.141  ; 0.325        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[6]                    ;
; 0.141  ; 0.325        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[7]                    ;
; 0.141  ; 0.325        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter7a[8]                    ;
; 0.141  ; 0.325        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity5                         ;
; 0.141  ; 0.325        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a0                   ;
; 0.141  ; 0.325        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a1                   ;
; 0.141  ; 0.325        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|a_graycounter_2p6:rdptr_g1p|sub_parity6a2                   ;
; 0.141  ; 0.325        ; 0.184          ; Low Pulse Width ; clk_400hz:clk_400hz|clk_400hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                            ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+-------------------------------+--------+-------+------------+-------------------------------+
; Data Port ; Clock Port                    ; Rise   ; Fall  ; Clock Edge ; Clock Reference               ;
+-----------+-------------------------------+--------+-------+------------+-------------------------------+
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz ; 1.218  ; 1.932 ; Rise       ; clk_400hz:clk_400hz|clk_400hz ;
; Wr_en     ; clk_50                        ; 1.103  ; 1.668 ; Rise       ; clk_50                        ;
; Wrreq     ; select                        ; -0.619 ; 0.084 ; Rise       ; select                        ;
; clr       ; select                        ; 0.601  ; 1.239 ; Rise       ; select                        ;
+-----------+-------------------------------+--------+-------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz ; -0.135 ; -0.769 ; Rise       ; clk_400hz:clk_400hz|clk_400hz ;
; Wr_en     ; clk_50                        ; -0.446 ; -1.033 ; Rise       ; clk_50                        ;
; Wrreq     ; select                        ; 1.515  ; 0.903  ; Rise       ; select                        ;
; clr       ; select                        ; 0.407  ; -0.253 ; Rise       ; select                        ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port  ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz ; 7.709  ; 7.309  ; Rise       ; clk_400hz:clk_400hz|clk_400hz ;
; Tx         ; clk_50                        ; 9.249  ; 8.601  ; Rise       ; clk_50                        ;
; Tx_busy    ; clk_50                        ; 3.768  ; 3.834  ; Rise       ; clk_50                        ;
; clk        ; clk_50                        ; 4.651  ; 4.868  ; Rise       ; clk_50                        ;
; Fifo_full  ; select                        ; 8.772  ; 8.503  ; Rise       ; select                        ;
; clk        ; select                        ; 5.092  ; 5.230  ; Rise       ; select                        ;
; out1[*]    ; select                        ; 10.508 ; 10.967 ; Rise       ; select                        ;
;  out1[0]   ; select                        ; 10.508 ; 10.967 ; Rise       ; select                        ;
;  out1[1]   ; select                        ; 10.478 ; 10.887 ; Rise       ; select                        ;
;  out1[2]   ; select                        ; 9.849  ; 10.339 ; Rise       ; select                        ;
;  out1[3]   ; select                        ; 8.827  ; 9.097  ; Rise       ; select                        ;
;  out1[4]   ; select                        ; 8.959  ; 9.127  ; Rise       ; select                        ;
;  out1[5]   ; select                        ; 10.351 ; 10.808 ; Rise       ; select                        ;
;  out1[6]   ; select                        ; 9.934  ; 9.546  ; Rise       ; select                        ;
; out2[*]    ; select                        ; 8.973  ; 8.967  ; Rise       ; select                        ;
;  out2[0]   ; select                        ; 8.307  ; 8.377  ; Rise       ; select                        ;
;  out2[1]   ; select                        ; 8.195  ; 8.074  ; Rise       ; select                        ;
;  out2[2]   ; select                        ; 7.922  ; 7.975  ; Rise       ; select                        ;
;  out2[3]   ; select                        ; 8.212  ; 8.289  ; Rise       ; select                        ;
;  out2[4]   ; select                        ; 8.026  ; 8.045  ; Rise       ; select                        ;
;  out2[5]   ; select                        ; 8.835  ; 8.967  ; Rise       ; select                        ;
;  out2[6]   ; select                        ; 8.973  ; 8.902  ; Rise       ; select                        ;
; out3[*]    ; select                        ; 7.534  ; 7.648  ; Rise       ; select                        ;
;  out3[0]   ; select                        ; 7.220  ; 7.283  ; Rise       ; select                        ;
;  out3[1]   ; select                        ; 7.258  ; 7.361  ; Rise       ; select                        ;
;  out3[2]   ; select                        ; 7.186  ; 7.337  ; Rise       ; select                        ;
;  out3[3]   ; select                        ; 7.462  ; 7.605  ; Rise       ; select                        ;
;  out3[4]   ; select                        ; 7.321  ; 7.402  ; Rise       ; select                        ;
;  out3[5]   ; select                        ; 7.534  ; 7.648  ; Rise       ; select                        ;
;  out3[6]   ; select                        ; 7.463  ; 7.364  ; Rise       ; select                        ;
; out4[*]    ; select                        ; 8.023  ; 8.043  ; Rise       ; select                        ;
;  out4[0]   ; select                        ; 7.626  ; 7.774  ; Rise       ; select                        ;
;  out4[1]   ; select                        ; 7.288  ; 7.362  ; Rise       ; select                        ;
;  out4[2]   ; select                        ; 8.023  ; 8.043  ; Rise       ; select                        ;
;  out4[3]   ; select                        ; 7.008  ; 7.057  ; Rise       ; select                        ;
;  out4[4]   ; select                        ; 6.880  ; 7.044  ; Rise       ; select                        ;
;  out4[5]   ; select                        ; 6.858  ; 6.877  ; Rise       ; select                        ;
;  out4[6]   ; select                        ; 6.853  ; 6.845  ; Rise       ; select                        ;
; clk        ; select                        ; 5.092  ; 5.230  ; Fall       ; select                        ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+------------+-------------------------------+-------+--------+------------+-------------------------------+
; Data Port  ; Clock Port                    ; Rise  ; Fall   ; Clock Edge ; Clock Reference               ;
+------------+-------------------------------+-------+--------+------------+-------------------------------+
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz ; 6.766 ; 6.409  ; Rise       ; clk_400hz:clk_400hz|clk_400hz ;
; Tx         ; clk_50                        ; 8.944 ; 8.319  ; Rise       ; clk_50                        ;
; Tx_busy    ; clk_50                        ; 3.643 ; 3.706  ; Rise       ; clk_50                        ;
; clk        ; clk_50                        ; 4.432 ; 4.628  ; Rise       ; clk_50                        ;
; Fifo_full  ; select                        ; 7.717 ; 7.495  ; Rise       ; select                        ;
; clk        ; select                        ; 4.301 ; 4.493  ; Rise       ; select                        ;
; out1[*]    ; select                        ; 8.072 ; 8.317  ; Rise       ; select                        ;
;  out1[0]   ; select                        ; 9.342 ; 9.780  ; Rise       ; select                        ;
;  out1[1]   ; select                        ; 9.696 ; 10.077 ; Rise       ; select                        ;
;  out1[2]   ; select                        ; 9.259 ; 9.734  ; Rise       ; select                        ;
;  out1[3]   ; select                        ; 8.072 ; 8.317  ; Rise       ; select                        ;
;  out1[4]   ; select                        ; 8.271 ; 8.462  ; Rise       ; select                        ;
;  out1[5]   ; select                        ; 9.639 ; 9.998  ; Rise       ; select                        ;
;  out1[6]   ; select                        ; 9.121 ; 8.761  ; Rise       ; select                        ;
; out2[*]    ; select                        ; 7.141 ; 7.107  ; Rise       ; select                        ;
;  out2[0]   ; select                        ; 7.421 ; 7.518  ; Rise       ; select                        ;
;  out2[1]   ; select                        ; 7.309 ; 7.390  ; Rise       ; select                        ;
;  out2[2]   ; select                        ; 7.189 ; 7.107  ; Rise       ; select                        ;
;  out2[3]   ; select                        ; 7.322 ; 7.407  ; Rise       ; select                        ;
;  out2[4]   ; select                        ; 7.141 ; 7.376  ; Rise       ; select                        ;
;  out2[5]   ; select                        ; 7.992 ; 8.197  ; Rise       ; select                        ;
;  out2[6]   ; select                        ; 8.120 ; 8.025  ; Rise       ; select                        ;
; out3[*]    ; select                        ; 6.740 ; 6.837  ; Rise       ; select                        ;
;  out3[0]   ; select                        ; 6.740 ; 6.837  ; Rise       ; select                        ;
;  out3[1]   ; select                        ; 6.776 ; 6.874  ; Rise       ; select                        ;
;  out3[2]   ; select                        ; 6.753 ; 6.851  ; Rise       ; select                        ;
;  out3[3]   ; select                        ; 6.997 ; 7.115  ; Rise       ; select                        ;
;  out3[4]   ; select                        ; 6.853 ; 7.016  ; Rise       ; select                        ;
;  out3[5]   ; select                        ; 7.042 ; 7.172  ; Rise       ; select                        ;
;  out3[6]   ; select                        ; 6.993 ; 6.886  ; Rise       ; select                        ;
; out4[*]    ; select                        ; 6.272 ; 6.249  ; Rise       ; select                        ;
;  out4[0]   ; select                        ; 6.998 ; 7.159  ; Rise       ; select                        ;
;  out4[1]   ; select                        ; 6.664 ; 6.812  ; Rise       ; select                        ;
;  out4[2]   ; select                        ; 7.426 ; 7.547  ; Rise       ; select                        ;
;  out4[3]   ; select                        ; 6.411 ; 6.462  ; Rise       ; select                        ;
;  out4[4]   ; select                        ; 6.390 ; 6.437  ; Rise       ; select                        ;
;  out4[5]   ; select                        ; 6.272 ; 6.308  ; Rise       ; select                        ;
;  out4[6]   ; select                        ; 6.286 ; 6.249  ; Rise       ; select                        ;
; clk        ; select                        ; 4.301 ; 4.493  ; Fall       ; select                        ;
+------------+-------------------------------+-------+--------+------------+-------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.804         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[8] ;                ;              ;                  ; -0.268       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[8] ;                ;              ;                  ; -0.536       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.732         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[8] ;                ;              ;                  ; 0.125        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[8] ;                ;              ;                  ; -0.857       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.692         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[4] ;                ;              ;                  ; 0.168        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[4] ;                ;              ;                  ; -0.860       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.678         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[3] ;                ;              ;                  ; 0.008        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[3] ;                ;              ;                  ; -0.686       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.566         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[6] ;                ;              ;                  ; 0.412        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[6] ;                ;              ;                  ; -0.978       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.486         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[4] ;                ;              ;                  ; 0.216        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[4] ;                ;              ;                  ; -0.702       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.475         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[5] ;                ;              ;                  ; 0.214        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[5] ;                ;              ;                  ; -0.689       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.458         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[7] ;                ;              ;                  ; 0.235        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[7] ;                ;              ;                  ; -0.693       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.455         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[6] ;                ;              ;                  ; 0.326        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[6] ;                ;              ;                  ; -0.781       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.443         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[0] ;                ;              ;                  ; 0.499        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[0] ;                ;              ;                  ; -0.942       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.424         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[9] ;                ;              ;                  ; 0.264        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[9] ;                ;              ;                  ; -0.688       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.386         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[5] ;                ;              ;                  ; 0.146        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[5] ;                ;              ;                  ; -0.532       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.380         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[2] ;                ;              ;                  ; 0.319        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[2] ;                ;              ;                  ; -0.699       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.375         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[3] ;                ;              ;                  ; 0.235        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[3] ;                ;              ;                  ; -0.610       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.361         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.247        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[7] ;                ;              ;                  ; -0.608       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.343         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[2] ;                ;              ;                  ; 0.564        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[2] ;                ;              ;                  ; -0.907       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.326         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[1] ;                ;              ;                  ; 0.573        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[1] ;                ;              ;                  ; -0.899       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.265         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[1] ;                ;              ;                  ; 0.507        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[1] ;                ;              ;                  ; -0.772       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.259         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe16a[9] ;                ;              ;                  ; 0.563        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe15|dffe17a[9] ;                ;              ;                  ; -0.822       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.226         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_400hz:clk_400hz|clk_400hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe13a[0] ;                ;              ;                  ; 0.507        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfg1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe12|dffe14a[0] ;                ;              ;                  ; -0.733       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+--------------------------------+----------+--------+----------+---------+---------------------+
; Clock                          ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack               ; -7.745   ; -0.563 ; -0.595   ; -0.268  ; -3.000              ;
;  clk_400hz:clk_400hz|clk_400hz ; -3.076   ; 0.168  ; N/A      ; N/A     ; -2.693              ;
;  clk_50                        ; -3.541   ; 0.089  ; N/A      ; N/A     ; -3.000              ;
;  clr                           ; -7.745   ; 3.324  ; N/A      ; N/A     ; -3.000              ;
;  select                        ; -3.781   ; -0.563 ; -0.595   ; -0.268  ; -3.000              ;
; Design-wide TNS                ; -530.581 ; -6.037 ; -18.037  ; -8.204  ; -355.857            ;
;  clk_400hz:clk_400hz|clk_400hz ; -104.113 ; 0.000  ; N/A      ; N/A     ; -86.040             ;
;  clk_50                        ; -204.590 ; 0.000  ; N/A      ; N/A     ; -136.640            ;
;  clr                           ; -118.252 ; 0.000  ; N/A      ; N/A     ; -3.000              ;
;  select                        ; -103.626 ; -6.037 ; -18.037  ; -8.204  ; -162.354            ;
+--------------------------------+----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+-------------------------------+--------+-------+------------+-------------------------------+
; Data Port ; Clock Port                    ; Rise   ; Fall  ; Clock Edge ; Clock Reference               ;
+-----------+-------------------------------+--------+-------+------------+-------------------------------+
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz ; 2.821  ; 3.098 ; Rise       ; clk_400hz:clk_400hz|clk_400hz ;
; Wr_en     ; clk_50                        ; 2.344  ; 2.669 ; Rise       ; clk_50                        ;
; Wrreq     ; select                        ; -0.619 ; 0.084 ; Rise       ; select                        ;
; clr       ; select                        ; 1.155  ; 1.303 ; Rise       ; select                        ;
+-----------+-------------------------------+--------+-------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+
; Rdreq     ; clk_400hz:clk_400hz|clk_400hz ; -0.135 ; -0.549 ; Rise       ; clk_400hz:clk_400hz|clk_400hz ;
; Wr_en     ; clk_50                        ; -0.446 ; -1.033 ; Rise       ; clk_50                        ;
; Wrreq     ; select                        ; 2.861  ; 2.680  ; Rise       ; select                        ;
; clr       ; select                        ; 0.459  ; 0.543  ; Rise       ; select                        ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port  ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz ; 14.444 ; 14.237 ; Rise       ; clk_400hz:clk_400hz|clk_400hz ;
; Tx         ; clk_50                        ; 16.269 ; 16.211 ; Rise       ; clk_50                        ;
; Tx_busy    ; clk_50                        ; 7.116  ; 7.077  ; Rise       ; clk_50                        ;
; clk        ; clk_50                        ; 8.894  ; 9.004  ; Rise       ; clk_50                        ;
; Fifo_full  ; select                        ; 16.827 ; 16.827 ; Rise       ; select                        ;
; clk        ; select                        ; 8.937  ; 8.907  ; Rise       ; select                        ;
; out1[*]    ; select                        ; 20.423 ; 20.298 ; Rise       ; select                        ;
;  out1[0]   ; select                        ; 20.423 ; 20.298 ; Rise       ; select                        ;
;  out1[1]   ; select                        ; 19.935 ; 19.892 ; Rise       ; select                        ;
;  out1[2]   ; select                        ; 19.256 ; 19.225 ; Rise       ; select                        ;
;  out1[3]   ; select                        ; 17.178 ; 17.052 ; Rise       ; select                        ;
;  out1[4]   ; select                        ; 17.435 ; 17.253 ; Rise       ; select                        ;
;  out1[5]   ; select                        ; 19.747 ; 19.885 ; Rise       ; select                        ;
;  out1[6]   ; select                        ; 18.558 ; 18.594 ; Rise       ; select                        ;
; out2[*]    ; select                        ; 16.649 ; 16.609 ; Rise       ; select                        ;
;  out2[0]   ; select                        ; 15.899 ; 15.890 ; Rise       ; select                        ;
;  out2[1]   ; select                        ; 15.667 ; 15.616 ; Rise       ; select                        ;
;  out2[2]   ; select                        ; 15.158 ; 15.118 ; Rise       ; select                        ;
;  out2[3]   ; select                        ; 15.677 ; 15.639 ; Rise       ; select                        ;
;  out2[4]   ; select                        ; 15.313 ; 15.277 ; Rise       ; select                        ;
;  out2[5]   ; select                        ; 16.523 ; 16.609 ; Rise       ; select                        ;
;  out2[6]   ; select                        ; 16.649 ; 16.602 ; Rise       ; select                        ;
; out3[*]    ; select                        ; 14.608 ; 14.496 ; Rise       ; select                        ;
;  out3[0]   ; select                        ; 13.963 ; 13.853 ; Rise       ; select                        ;
;  out3[1]   ; select                        ; 14.023 ; 14.004 ; Rise       ; select                        ;
;  out3[2]   ; select                        ; 13.922 ; 13.948 ; Rise       ; select                        ;
;  out3[3]   ; select                        ; 14.483 ; 14.455 ; Rise       ; select                        ;
;  out3[4]   ; select                        ; 14.174 ; 14.086 ; Rise       ; select                        ;
;  out3[5]   ; select                        ; 14.608 ; 14.496 ; Rise       ; select                        ;
;  out3[6]   ; select                        ; 14.180 ; 14.259 ; Rise       ; select                        ;
; out4[*]    ; select                        ; 15.115 ; 15.078 ; Rise       ; select                        ;
;  out4[0]   ; select                        ; 14.831 ; 14.740 ; Rise       ; select                        ;
;  out4[1]   ; select                        ; 14.143 ; 14.070 ; Rise       ; select                        ;
;  out4[2]   ; select                        ; 15.115 ; 15.078 ; Rise       ; select                        ;
;  out4[3]   ; select                        ; 13.662 ; 13.542 ; Rise       ; select                        ;
;  out4[4]   ; select                        ; 13.465 ; 13.476 ; Rise       ; select                        ;
;  out4[5]   ; select                        ; 13.247 ; 13.148 ; Rise       ; select                        ;
;  out4[6]   ; select                        ; 13.142 ; 13.252 ; Rise       ; select                        ;
; clk        ; select                        ; 8.937  ; 8.907  ; Fall       ; select                        ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+------------+-------------------------------+-------+--------+------------+-------------------------------+
; Data Port  ; Clock Port                    ; Rise  ; Fall   ; Clock Edge ; Clock Reference               ;
+------------+-------------------------------+-------+--------+------------+-------------------------------+
; Fifo_empty ; clk_400hz:clk_400hz|clk_400hz ; 6.766 ; 6.409  ; Rise       ; clk_400hz:clk_400hz|clk_400hz ;
; Tx         ; clk_50                        ; 8.944 ; 8.319  ; Rise       ; clk_50                        ;
; Tx_busy    ; clk_50                        ; 3.643 ; 3.706  ; Rise       ; clk_50                        ;
; clk        ; clk_50                        ; 4.432 ; 4.628  ; Rise       ; clk_50                        ;
; Fifo_full  ; select                        ; 7.717 ; 7.495  ; Rise       ; select                        ;
; clk        ; select                        ; 4.301 ; 4.493  ; Rise       ; select                        ;
; out1[*]    ; select                        ; 8.072 ; 8.317  ; Rise       ; select                        ;
;  out1[0]   ; select                        ; 9.342 ; 9.780  ; Rise       ; select                        ;
;  out1[1]   ; select                        ; 9.696 ; 10.077 ; Rise       ; select                        ;
;  out1[2]   ; select                        ; 9.259 ; 9.734  ; Rise       ; select                        ;
;  out1[3]   ; select                        ; 8.072 ; 8.317  ; Rise       ; select                        ;
;  out1[4]   ; select                        ; 8.271 ; 8.462  ; Rise       ; select                        ;
;  out1[5]   ; select                        ; 9.639 ; 9.998  ; Rise       ; select                        ;
;  out1[6]   ; select                        ; 9.121 ; 8.761  ; Rise       ; select                        ;
; out2[*]    ; select                        ; 7.141 ; 7.107  ; Rise       ; select                        ;
;  out2[0]   ; select                        ; 7.421 ; 7.518  ; Rise       ; select                        ;
;  out2[1]   ; select                        ; 7.309 ; 7.390  ; Rise       ; select                        ;
;  out2[2]   ; select                        ; 7.189 ; 7.107  ; Rise       ; select                        ;
;  out2[3]   ; select                        ; 7.322 ; 7.407  ; Rise       ; select                        ;
;  out2[4]   ; select                        ; 7.141 ; 7.376  ; Rise       ; select                        ;
;  out2[5]   ; select                        ; 7.992 ; 8.197  ; Rise       ; select                        ;
;  out2[6]   ; select                        ; 8.120 ; 8.025  ; Rise       ; select                        ;
; out3[*]    ; select                        ; 6.740 ; 6.837  ; Rise       ; select                        ;
;  out3[0]   ; select                        ; 6.740 ; 6.837  ; Rise       ; select                        ;
;  out3[1]   ; select                        ; 6.776 ; 6.874  ; Rise       ; select                        ;
;  out3[2]   ; select                        ; 6.753 ; 6.851  ; Rise       ; select                        ;
;  out3[3]   ; select                        ; 6.997 ; 7.115  ; Rise       ; select                        ;
;  out3[4]   ; select                        ; 6.853 ; 7.016  ; Rise       ; select                        ;
;  out3[5]   ; select                        ; 7.042 ; 7.172  ; Rise       ; select                        ;
;  out3[6]   ; select                        ; 6.993 ; 6.886  ; Rise       ; select                        ;
; out4[*]    ; select                        ; 6.272 ; 6.249  ; Rise       ; select                        ;
;  out4[0]   ; select                        ; 6.998 ; 7.159  ; Rise       ; select                        ;
;  out4[1]   ; select                        ; 6.664 ; 6.812  ; Rise       ; select                        ;
;  out4[2]   ; select                        ; 7.426 ; 7.547  ; Rise       ; select                        ;
;  out4[3]   ; select                        ; 6.411 ; 6.462  ; Rise       ; select                        ;
;  out4[4]   ; select                        ; 6.390 ; 6.437  ; Rise       ; select                        ;
;  out4[5]   ; select                        ; 6.272 ; 6.308  ; Rise       ; select                        ;
;  out4[6]   ; select                        ; 6.286 ; 6.249  ; Rise       ; select                        ;
; clk        ; select                        ; 4.301 ; 4.493  ; Fall       ; select                        ;
+------------+-------------------------------+-------+--------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; clk           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Fifo_empty    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Fifo_full     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx_busy       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; select                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rdreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wrreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clr                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wr_en                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                           ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; clk_50                        ; clk_50                        ; 2177     ; 0        ; 0        ; 0        ;
; clk_400hz:clk_400hz|clk_400hz ; clk_50                        ; 9        ; 1        ; 0        ; 0        ;
; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 880      ; 0        ; 0        ; 0        ;
; select                        ; clk_400hz:clk_400hz|clk_400hz ; 10       ; 0        ; 0        ; 0        ;
; select                        ; clr                           ; 0        ; 0        ; 16       ; 0        ;
; clk_400hz:clk_400hz|clk_400hz ; select                        ; 10       ; 0        ; 0        ; 0        ;
; clr                           ; select                        ; 16       ; 48       ; 0        ; 0        ;
; select                        ; select                        ; 834      ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                            ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; clk_50                        ; clk_50                        ; 2177     ; 0        ; 0        ; 0        ;
; clk_400hz:clk_400hz|clk_400hz ; clk_50                        ; 9        ; 1        ; 0        ; 0        ;
; clk_400hz:clk_400hz|clk_400hz ; clk_400hz:clk_400hz|clk_400hz ; 880      ; 0        ; 0        ; 0        ;
; select                        ; clk_400hz:clk_400hz|clk_400hz ; 10       ; 0        ; 0        ; 0        ;
; select                        ; clr                           ; 0        ; 0        ; 16       ; 0        ;
; clk_400hz:clk_400hz|clk_400hz ; select                        ; 10       ; 0        ; 0        ; 0        ;
; clr                           ; select                        ; 16       ; 48       ; 0        ; 0        ;
; select                        ; select                        ; 834      ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clr        ; select   ; 32       ; 32       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clr        ; select   ; 32       ; 32       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 80    ; 80   ;
; Unconstrained Output Ports      ; 33    ; 33   ;
; Unconstrained Output Port Paths ; 157   ; 157  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File FIFO.qip not found
    Info (125063): set_global_assignment -name QIP_FILE FIFO.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Tue Jun 06 15:53:25 2023
Info: Command: quartus_sta Display -c Display
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_hfg1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_b09:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_a09:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Display.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_400hz:clk_400hz|clk_400hz clk_400hz:clk_400hz|clk_400hz
    Info (332105): create_clock -period 1.000 -name clk_50 clk_50
    Info (332105): create_clock -period 1.000 -name select select
    Info (332105): create_clock -period 1.000 -name clr clr
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: clk_sel  from: datab  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.745
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.745            -118.252 clr 
    Info (332119):    -3.781            -103.626 select 
    Info (332119):    -3.541            -204.590 clk_50 
    Info (332119):    -3.076            -104.113 clk_400hz:clk_400hz|clk_400hz 
Info (332146): Worst-case hold slack is -0.449
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.449              -3.431 select 
    Info (332119):     0.390               0.000 clk_50 
    Info (332119):     0.396               0.000 clk_400hz:clk_400hz|clk_400hz 
    Info (332119):     6.728               0.000 clr 
Info (332146): Worst-case recovery slack is -0.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.485             -13.564 select 
Info (332146): Worst-case removal slack is -0.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.174              -4.363 select 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -136.640 clk_50 
    Info (332119):    -3.000            -130.177 select 
    Info (332119):    -3.000              -3.000 clr 
    Info (332119):    -2.693             -86.040 clk_400hz:clk_400hz|clk_400hz 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: clk_sel  from: datab  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.123
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.123            -108.863 clr 
    Info (332119):    -3.520             -87.871 select 
    Info (332119):    -3.195            -175.590 clk_50 
    Info (332119):    -2.762             -91.655 clk_400hz:clk_400hz|clk_400hz 
Info (332146): Worst-case hold slack is -0.563
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.563              -6.037 select 
    Info (332119):     0.350               0.000 clk_50 
    Info (332119):     0.354               0.000 clk_400hz:clk_400hz|clk_400hz 
    Info (332119):     6.286               0.000 clr 
Info (332146): Worst-case recovery slack is -0.109
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.109              -1.955 select 
Info (332146): Worst-case removal slack is -0.194
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.194              -5.117 select 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -136.640 clk_50 
    Info (332119):    -3.000            -129.404 select 
    Info (332119):    -3.000              -3.000 clr 
    Info (332119):    -2.649             -85.600 clk_400hz:clk_400hz|clk_400hz 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: clk_sel  from: datab  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.351
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.351             -50.832 clr 
    Info (332119):    -1.574             -29.199 select 
    Info (332119):    -1.294             -49.588 clk_50 
    Info (332119):    -1.043             -31.142 clk_400hz:clk_400hz|clk_400hz 
Info (332146): Worst-case hold slack is -0.437
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.437              -0.693 select 
    Info (332119):     0.089               0.000 clk_50 
    Info (332119):     0.168               0.000 clk_400hz:clk_400hz|clk_400hz 
    Info (332119):     3.324               0.000 clr 
Info (332146): Worst-case recovery slack is -0.595
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.595             -18.037 select 
Info (332146): Worst-case removal slack is -0.268
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.268              -8.204 select 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -162.354 select 
    Info (332119):    -3.000            -113.340 clk_50 
    Info (332119):    -3.000              -3.000 clr 
    Info (332119):    -1.000             -56.000 clk_400hz:clk_400hz|clk_400hz 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4885 megabytes
    Info: Processing ended: Tue Jun 06 15:53:30 2023
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


