 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : BIST
Version: R-2020.09-SP5
Date   : Fri May 13 00:32:26 2022
****************************************

Operating Conditions: ff1p16v125c   Library: saed32rvt_ff1p16v125c
Wire Load Model Mode: enclosed

  Startpoint: MEM/addr_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fail_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BIST               8000                  saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.01       0.01
  MEM/addr_reg_reg[4]/CLK (DFFX1_RVT)      0.00       0.01 r
  MEM/addr_reg_reg[4]/Q (DFFX1_RVT)        0.05       0.06 r
  U6662/Y (OR2X1_RVT)                      0.03       0.09 r
  U6466/Y (OR2X1_RVT)                      0.03       0.11 r
  U6436/Y (OR2X1_RVT)                      0.05       0.16 r
  U6770/Y (OR2X1_RVT)                      0.02       0.19 r
  U6602/Y (AND4X1_RVT)                     0.03       0.22 r
  U6771/Y (AND3X1_RVT)                     0.02       0.24 r
  U6774/Y (NAND4X0_RVT)                    0.02       0.26 f
  U6775/Y (OA22X1_RVT)                     0.03       0.28 f
  U6483/Y (INVX1_RVT)                      0.01       0.29 r
  U7017/Y (OR2X1_RVT)                      0.02       0.31 r
  U7019/Y (AOI22X1_RVT)                    0.04       0.35 f
  U7020/CO (FADDX1_RVT)                    0.03       0.37 f
  U6462/Y (INVX1_RVT)                      0.01       0.38 r
  U6610/Y (AO21X1_RVT)                     0.03       0.41 r
  U7021/CO (FADDX1_RVT)                    0.03       0.44 r
  U7022/Y (AO22X1_RVT)                     0.03       0.47 r
  U7023/CO (FADDX1_RVT)                    0.03       0.50 r
  U7025/Y (AO21X1_RVT)                     0.03       0.53 r
  fail_reg/D (DFFX1_RVT)                   0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    0.55       0.55
  clock network delay (ideal)              0.01       0.56
  clock uncertainty                       -0.01       0.55
  fail_reg/CLK (DFFX1_RVT)                 0.00       0.55 r
  library setup time                      -0.02       0.53
  data required time                                  0.53
  -----------------------------------------------------------
  data required time                                  0.53
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
