
There are no discarded input sections

Memory Configuration

Name             Origin             Length             Attributes
IMEM             0x00000000         0x00008000         xr!w
DMEM             0x10000000         0x00008000         rw!x
*default*        0x00000000         0xffffffff

Linker script and memory map

                0x00000400                        _HEAP_SIZE = 0x400
                0x00000200                        _STACK_SIZE = 0x200
                0x00000000                        . = ORIGIN (IMEM)

.text           0x00000000      0x74c
                0x00000000                        _text_start = .
 *(.text .text.*)
 .text          0x00000000       0x74 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-boot_crt.o
                0x00000000                _boot_crt
 .text          0x00000074       0x4c /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-soc.o
                0x00000074                memcpy
                0x00000094                strcmp
                0x000000b4                mul3
 .text          0x000000c0        0x0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-memtest.o
 .text          0x000000c0       0x78 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-uart.o
                0x000000c0                uart_send_char
                0x000000d4                uart_send_hex
                0x00000110                uart_send
 .text          0x00000138        0x0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dac.o
 .text          0x00000138        0x0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-adc.o
 .text          0x00000138      0x238 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_1.o
                0x00000138                strcpy
                0x00000154                Proc_1
                0x000002cc                Proc_2
                0x000002fc                Proc_3
                0x00000328                Proc_4
                0x00000358                Proc_5
 .text.startup  0x00000370      0x1f8 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_1.o
                0x00000370                main
 .text          0x00000568      0x148 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_2.o
                0x00000568                Proc_6
                0x000005bc                Proc_7
                0x000005cc                Proc_8
                0x00000640                Func_1
                0x00000664                Func_2
                0x000006a4                Func_3
 *(.rodata .rodata.*)
 .rodata.str1.4
                0x000006b0       0x9a /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-uart.o
                                 0x11 (size before relaxing)
 .rodata.str1.4
                0x0000074a       0x86 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_1.o
 *(.srodata .srodata.*)
                0x000007d0                        . = ALIGN (0x4)
 *fill*         0x0000074a        0x2 
                0x0000074c                        _text_end = .
                0x0000074c                        _idata_start = _text_end

.rela.dyn       0x00000000        0x0
 .rela.text     0x00000000        0x0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-boot_crt.o

.data           0x10000000        0x0 load address 0x0000074c
                0x10000000                        _data_start = .
 *(.data .data.*)
 .data          0x10000000        0x0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-boot_crt.o
 .data          0x10000000        0x0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-soc.o
 .data          0x10000000        0x0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-memtest.o
 .data          0x10000000        0x0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-uart.o
 .data          0x10000000        0x0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dac.o
 .data          0x10000000        0x0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-adc.o
 .data          0x10000000        0x0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_1.o
 .data          0x10000000        0x0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_2.o
                0x10000000                        . = ALIGN (0x8)
                0x10000800                        PROVIDE (__global_pointer$ = (. + 0x800))
 *(.sdata .sdata.*)
                0x10000000                        . = ALIGN (0x4)
                0x10000000                        _data_end = .

.bss            0x10000000     0x2804 load address 0x0000074c
                0x10000000                        _bss_start = .
 *(.bss .bss.*)
 .bss           0x10000000        0x0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-boot_crt.o
 .bss           0x10000000        0x0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-soc.o
 .bss           0x10000000        0x0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-memtest.o
 .bss           0x10000000        0x0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-uart.o
 .bss           0x10000000        0x0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dac.o
 .bss           0x10000000        0x0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-adc.o
 .bss           0x10000000     0x27d8 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_1.o
                0x10000000                Arr_1_Glob
                0x100000c8                Arr_2_Glob
 .bss           0x100027d8        0x0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_2.o
 *(.sbss .sbss.*)
 .sbss          0x100027d8       0x2c /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_1.o
                0x100027d8                Dhrystones_Per_Second
                0x100027dc                Microseconds
                0x100027e0                User_Time
                0x100027e4                End_Time
                0x100027e8                Begin_Time
                0x100027ec                Reg
                0x100027f0                Ch_2_Glob
                0x100027f1                Ch_1_Glob
                0x100027f4                Bool_Glob
                0x100027f8                Int_Glob
                0x100027fc                Next_Ptr_Glob
                0x10002800                Ptr_Glob
 *(COMMON)
                0x10002804                        . = ALIGN (0x4)
                0x10002804                        _bss_end = .
                0x10002810                        . = ALIGN (0x10)

.heap           0x10002804      0x40c load address 0x00002f50
                0x10002804                        _heap_start = .
                0x10002c04                        . = (. + _HEAP_SIZE)
 *fill*         0x10002804      0x400 
                0x10002c10                        . = ALIGN (0x10)
 *fill*         0x10002c04        0xc 
                0x10002c10                        _heap_end = .
                0x10002c10                        . = ALIGN (0x8)
                [!provide]                        PROVIDE (_end = .)
                [!provide]                        PROVIDE (end = .)
                0x10008000                        PROVIDE (_stack_start = (ORIGIN (DMEM) + LENGTH (DMEM)))

.stack          0x10007e00      0x200
                0x10008000                        . = (. + _STACK_SIZE)
 *fill*         0x10007e00      0x200 
                0x10007e00                        _stack_end = (_stack_start - SIZEOF (.stack))
LOAD /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-boot_crt.o
LOAD /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-soc.o
LOAD /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-memtest.o
LOAD /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-uart.o
LOAD /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dac.o
LOAD /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-adc.o
LOAD /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_1.o
LOAD /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_2.o
LOAD /opt/riscv/lib/gcc/riscv64-unknown-elf/14.2.0/libgcc.a
OUTPUT(/home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf elf32-littleriscv)

.riscv.attributes
                0x00000000       0x1c
 .riscv.attributes
                0x00000000       0x1a /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-boot_crt.o
 .riscv.attributes
                0x0000001a       0x1c /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-soc.o
 .riscv.attributes
                0x00000036       0x1c /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-memtest.o
 .riscv.attributes
                0x00000052       0x1c /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-uart.o
 .riscv.attributes
                0x0000006e       0x1c /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dac.o
 .riscv.attributes
                0x0000008a       0x1c /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-adc.o
 .riscv.attributes
                0x000000a6       0x1c /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_1.o
 .riscv.attributes
                0x000000c2       0x1c /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_2.o

.comment        0x00000000       0x1b
 .comment       0x00000000       0x1b /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-soc.o
                                 0x1c (size before relaxing)
 .comment       0x0000001b       0x1c /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-memtest.o
 .comment       0x0000001b       0x1c /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-uart.o
 .comment       0x0000001b       0x1c /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dac.o
 .comment       0x0000001b       0x1c /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-adc.o
 .comment       0x0000001b       0x1c /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_1.o
 .comment       0x0000001b       0x1c /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_2.o

.note.GNU-stack
                0x00000000        0x0
 .note.GNU-stack
                0x00000000        0x0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-soc.o
 .note.GNU-stack
                0x00000000        0x0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-memtest.o
 .note.GNU-stack
                0x00000000        0x0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-uart.o
 .note.GNU-stack
                0x00000000        0x0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dac.o
 .note.GNU-stack
                0x00000000        0x0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-adc.o
 .note.GNU-stack
                0x00000000        0x0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_1.o
 .note.GNU-stack
                0x00000000        0x0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_2.o

.debug_line     0x00000000     0x119a
 .debug_line    0x00000000       0xc9 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-boot_crt.o
 .debug_line    0x000000c9      0x160 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-soc.o
 .debug_line    0x00000229        0x0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-memtest.o
 .debug_line    0x00000229      0x211 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-uart.o
 .debug_line    0x0000043a       0x35 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dac.o
 .debug_line    0x0000046f       0x35 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-adc.o
 .debug_line    0x000004a4      0x8cd /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_1.o
 .debug_line    0x00000d71      0x429 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_2.o

.debug_line_str
                0x00000000      0x2fd
 .debug_line_str
                0x00000000      0x2fd /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-boot_crt.o
                                 0x79 (size before relaxing)
 .debug_line_str
                0x000002fd      0x139 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-soc.o
 .debug_line_str
                0x000002fd       0x7c /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-memtest.o
 .debug_line_str
                0x000002fd      0x142 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-uart.o
 .debug_line_str
                0x000002fd       0xf0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dac.o
 .debug_line_str
                0x000002fd       0xf0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-adc.o
 .debug_line_str
                0x000002fd      0x10d /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_1.o
 .debug_line_str
                0x000002fd      0x10c /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_2.o

.debug_info     0x00000000     0x13f0
 .debug_info    0x00000000       0x24 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-boot_crt.o
 .debug_info    0x00000024      0x15b /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-soc.o
 .debug_info    0x0000017f      0x4a6 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-uart.o
 .debug_info    0x00000625       0x6c /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dac.o
 .debug_info    0x00000691       0x6c /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-adc.o
 .debug_info    0x000006fd      0x904 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_1.o
 .debug_info    0x00001001      0x3ef /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_2.o

.debug_abbrev   0x00000000      0x79a
 .debug_abbrev  0x00000000       0x14 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-boot_crt.o
 .debug_abbrev  0x00000014       0xac /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-soc.o
 .debug_abbrev  0x000000c0      0x176 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-uart.o
 .debug_abbrev  0x00000236       0x26 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dac.o
 .debug_abbrev  0x0000025c       0x26 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-adc.o
 .debug_abbrev  0x00000282      0x33f /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_1.o
 .debug_abbrev  0x000005c1      0x1d9 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_2.o

.debug_aranges  0x00000000       0xd8
 .debug_aranges
                0x00000000       0x20 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-boot_crt.o
 .debug_aranges
                0x00000020       0x20 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-soc.o
 .debug_aranges
                0x00000040       0x20 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-uart.o
 .debug_aranges
                0x00000060       0x18 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dac.o
 .debug_aranges
                0x00000078       0x18 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-adc.o
 .debug_aranges
                0x00000090       0x28 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_1.o
 .debug_aranges
                0x000000b8       0x20 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_2.o

.debug_str      0x00000000      0x640
 .debug_str     0x00000000      0x640 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-boot_crt.o
                                 0x87 (size before relaxing)
 .debug_str     0x00000640      0x153 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-soc.o
 .debug_str     0x00000640       0x9d /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-memtest.o
 .debug_str     0x00000640      0x296 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-uart.o
 .debug_str     0x00000640      0x12d /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dac.o
 .debug_str     0x00000640      0x12d /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-adc.o
 .debug_str     0x00000640      0x3b3 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_1.o
 .debug_str     0x00000640      0x2ab /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_2.o

.debug_loclists
                0x00000000      0x647
 .debug_loclists
                0x00000000       0xca /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-soc.o
 .debug_loclists
                0x000000ca       0x37 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-uart.o
 .debug_loclists
                0x00000101      0x2e2 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_1.o
 .debug_loclists
                0x000003e3      0x264 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_2.o

.debug_frame    0x00000000      0x1ec
 .debug_frame   0x00000000       0x40 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-soc.o
 .debug_frame   0x00000040       0x40 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-uart.o
 .debug_frame   0x00000080       0xf0 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_1.o
 .debug_frame   0x00000170       0x7c /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_2.o

.debug_rnglists
                0x00000000       0xaa
 .debug_rnglists
                0x00000000       0x1a /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-uart.o
 .debug_rnglists
                0x0000001a       0x90 /home/tibrahimovic/projects/wireguard-fpga/3.build/sw_build/main.elf-dhry_1.o
