Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Thu Mar 21 01:55:21 2024
| Host              : illubaby-ASUS-TUF-Gaming-F15 running 64-bit Ubuntu 22.04.4 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file Bounce_flash_timing_summary_routed.rpt -pb Bounce_flash_timing_summary_routed.pb -rpx Bounce_flash_timing_summary_routed.rpx -warn_on_violation
| Design            : Bounce_flash
| Device            : xck24-ubva530
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (74)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (74)
-------------------------------------------------
 There are 74 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   90          inf        0.000                      0                   90           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 flick
                            (input port)
  Destination:            flick_active_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.898ns  (logic 1.026ns (35.391%)  route 1.872ns (64.609%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  flick (IN)
                         net (fo=0)                   0.000     0.000    flick_IBUF_inst/I
    A3                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.448     0.448 r  flick_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.448    flick_IBUF_inst/OUT
    A3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.448 r  flick_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.448     1.896    flick_IBUF
    SLICE_X47Y111        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.217     2.113 f  flick_active_i_10/O
                         net (fo=1, routed)           0.290     2.403    flick_active_i_10_n_0
    SLICE_X47Y111        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     2.540 r  flick_active_i_2/O
                         net (fo=1, routed)           0.067     2.607    flick_active0_out
    SLICE_X47Y111        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     2.831 r  flick_active_i_1/O
                         net (fo=1, routed)           0.067     2.898    flick_active_i_1_n_0
    SLICE_X47Y111        FDRE                                         r  flick_active_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blink_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.386ns  (logic 0.633ns (26.533%)  route 1.753ns (73.468%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.443     0.443 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.443    reset_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.443 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=27, routed)          1.428     1.871    reset_IBUF
    SLICE_X47Y111        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.190     2.061 r  blink_counter[0]_i_1/O
                         net (fo=1, routed)           0.325     2.386    blink_counter[0]_i_1_n_0
    SLICE_X47Y111        FDRE                                         r  blink_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lamp_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_current_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.385ns  (logic 0.645ns (27.040%)  route 1.740ns (72.960%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE                         0.000     0.000 r  lamp_counter_reg[3]/C
    SLICE_X47Y109        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 f  lamp_counter_reg[3]/Q
                         net (fo=18, routed)          0.264     0.378    lamp_counter_reg_n_0_[3]
    SLICE_X48Y108        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.220     0.598 f  lamp_counter[0]_i_3/O
                         net (fo=10, routed)          0.561     1.160    lamp_counter[0]_i_3_n_0
    SLICE_X46Y110        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     1.243 r  FSM_sequential_current_state[2]_i_6/O
                         net (fo=8, routed)           0.432     1.674    FSM_sequential_current_state[2]_i_6_n_0
    SLICE_X48Y110        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.228     1.902 r  FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.483     2.385    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X48Y109        FDRE                                         r  FSM_sequential_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lamp_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lamp_counter_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.269ns  (logic 0.641ns (28.248%)  route 1.628ns (71.752%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE                         0.000     0.000 r  lamp_counter_reg[3]/C
    SLICE_X47Y109        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  lamp_counter_reg[3]/Q
                         net (fo=18, routed)          0.264     0.378    lamp_counter_reg_n_0_[3]
    SLICE_X48Y108        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.220     0.598 r  lamp_counter[0]_i_3/O
                         net (fo=10, routed)          0.561     1.160    lamp_counter[0]_i_3_n_0
    SLICE_X46Y110        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     1.243 f  FSM_sequential_current_state[2]_i_6/O
                         net (fo=8, routed)           0.419     1.662    FSM_sequential_current_state[2]_i_6_n_0
    SLICE_X48Y108        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.224     1.886 r  lamp_counter[4]_i_1/O
                         net (fo=5, routed)           0.383     2.269    lamp_counter[4]_i_1_n_0
    SLICE_X47Y109        FDRE                                         r  lamp_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lamp_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lamp_counter_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.267ns  (logic 0.641ns (28.273%)  route 1.626ns (71.727%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE                         0.000     0.000 r  lamp_counter_reg[3]/C
    SLICE_X47Y109        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  lamp_counter_reg[3]/Q
                         net (fo=18, routed)          0.264     0.378    lamp_counter_reg_n_0_[3]
    SLICE_X48Y108        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.220     0.598 r  lamp_counter[0]_i_3/O
                         net (fo=10, routed)          0.561     1.160    lamp_counter[0]_i_3_n_0
    SLICE_X46Y110        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     1.243 f  FSM_sequential_current_state[2]_i_6/O
                         net (fo=8, routed)           0.419     1.662    FSM_sequential_current_state[2]_i_6_n_0
    SLICE_X48Y108        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.224     1.886 r  lamp_counter[4]_i_1/O
                         net (fo=5, routed)           0.381     2.267    lamp_counter[4]_i_1_n_0
    SLICE_X47Y109        FDRE                                         r  lamp_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lamp_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lamp_counter_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.267ns  (logic 0.641ns (28.273%)  route 1.626ns (71.727%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE                         0.000     0.000 r  lamp_counter_reg[3]/C
    SLICE_X47Y109        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  lamp_counter_reg[3]/Q
                         net (fo=18, routed)          0.264     0.378    lamp_counter_reg_n_0_[3]
    SLICE_X48Y108        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.220     0.598 r  lamp_counter[0]_i_3/O
                         net (fo=10, routed)          0.561     1.160    lamp_counter[0]_i_3_n_0
    SLICE_X46Y110        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     1.243 f  FSM_sequential_current_state[2]_i_6/O
                         net (fo=8, routed)           0.419     1.662    FSM_sequential_current_state[2]_i_6_n_0
    SLICE_X48Y108        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.224     1.886 r  lamp_counter[4]_i_1/O
                         net (fo=5, routed)           0.381     2.267    lamp_counter[4]_i_1_n_0
    SLICE_X47Y109        FDRE                                         r  lamp_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lamp_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_current_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.263ns  (logic 0.645ns (28.499%)  route 1.618ns (71.501%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE                         0.000     0.000 r  lamp_counter_reg[3]/C
    SLICE_X47Y109        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 f  lamp_counter_reg[3]/Q
                         net (fo=18, routed)          0.264     0.378    lamp_counter_reg_n_0_[3]
    SLICE_X48Y108        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.220     0.598 f  lamp_counter[0]_i_3/O
                         net (fo=10, routed)          0.561     1.160    lamp_counter[0]_i_3_n_0
    SLICE_X46Y110        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     1.243 r  FSM_sequential_current_state[2]_i_6/O
                         net (fo=8, routed)           0.432     1.674    FSM_sequential_current_state[2]_i_6_n_0
    SLICE_X48Y110        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.228     1.902 r  FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.361     2.263    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X48Y108        FDRE                                         r  FSM_sequential_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lamp_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_current_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.262ns  (logic 0.645ns (28.511%)  route 1.617ns (71.489%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE                         0.000     0.000 r  lamp_counter_reg[3]/C
    SLICE_X47Y109        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 f  lamp_counter_reg[3]/Q
                         net (fo=18, routed)          0.264     0.378    lamp_counter_reg_n_0_[3]
    SLICE_X48Y108        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.220     0.598 f  lamp_counter[0]_i_3/O
                         net (fo=10, routed)          0.561     1.160    lamp_counter[0]_i_3_n_0
    SLICE_X46Y110        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     1.243 r  FSM_sequential_current_state[2]_i_6/O
                         net (fo=8, routed)           0.432     1.674    FSM_sequential_current_state[2]_i_6_n_0
    SLICE_X48Y110        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.228     1.902 r  FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.360     2.262    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X48Y108        FDRE                                         r  FSM_sequential_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lamp_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lamp_counter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.210ns  (logic 0.641ns (29.007%)  route 1.569ns (70.993%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE                         0.000     0.000 r  lamp_counter_reg[3]/C
    SLICE_X47Y109        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  lamp_counter_reg[3]/Q
                         net (fo=18, routed)          0.264     0.378    lamp_counter_reg_n_0_[3]
    SLICE_X48Y108        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.220     0.598 r  lamp_counter[0]_i_3/O
                         net (fo=10, routed)          0.561     1.160    lamp_counter[0]_i_3_n_0
    SLICE_X46Y110        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     1.243 f  FSM_sequential_current_state[2]_i_6/O
                         net (fo=8, routed)           0.419     1.662    FSM_sequential_current_state[2]_i_6_n_0
    SLICE_X48Y108        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.224     1.886 r  lamp_counter[4]_i_1/O
                         net (fo=5, routed)           0.324     2.210    lamp_counter[4]_i_1_n_0
    SLICE_X47Y108        FDRE                                         r  lamp_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lamp_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lamp_counter_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.210ns  (logic 0.641ns (29.007%)  route 1.569ns (70.993%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE                         0.000     0.000 r  lamp_counter_reg[3]/C
    SLICE_X47Y109        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  lamp_counter_reg[3]/Q
                         net (fo=18, routed)          0.264     0.378    lamp_counter_reg_n_0_[3]
    SLICE_X48Y108        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.220     0.598 r  lamp_counter[0]_i_3/O
                         net (fo=10, routed)          0.561     1.160    lamp_counter[0]_i_3_n_0
    SLICE_X46Y110        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     1.243 f  FSM_sequential_current_state[2]_i_6/O
                         net (fo=8, routed)           0.419     1.662    FSM_sequential_current_state[2]_i_6_n_0
    SLICE_X48Y108        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.224     1.886 r  lamp_counter[4]_i_1/O
                         net (fo=5, routed)           0.324     2.210    lamp_counter[4]_i_1_n_0
    SLICE_X47Y108        FDRE                                         r  lamp_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lamp_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lamp_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.158ns  (logic 0.105ns (66.349%)  route 0.053ns (33.651%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE                         0.000     0.000 r  lamp_counter_reg[1]/C
    SLICE_X47Y108        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  lamp_counter_reg[1]/Q
                         net (fo=24, routed)          0.034     0.118    lamp_counter_reg_n_0_[1]
    SLICE_X47Y108        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.021     0.139 r  lamp_counter[1]_i_1/O
                         net (fo=1, routed)           0.019     0.158    lamp_counter[1]
    SLICE_X47Y108        FDRE                                         r  lamp_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lamp_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lamp_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.159ns  (logic 0.105ns (66.076%)  route 0.054ns (33.924%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE                         0.000     0.000 r  lamp_counter_reg[3]/C
    SLICE_X47Y109        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     0.084 r  lamp_counter_reg[3]/Q
                         net (fo=18, routed)          0.035     0.119    lamp_counter_reg_n_0_[3]
    SLICE_X47Y109        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.021     0.140 r  lamp_counter[3]_i_1/O
                         net (fo=1, routed)           0.019     0.159    lamp_counter[3]
    SLICE_X47Y109        FDRE                                         r  lamp_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flick_active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            flick_active_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.161ns  (logic 0.106ns (65.884%)  route 0.055ns (34.116%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE                         0.000     0.000 r  flick_active_reg/C
    SLICE_X47Y111        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     0.084 r  flick_active_reg/Q
                         net (fo=20, routed)          0.038     0.122    flick_active_reg_n_0
    SLICE_X47Y111        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.022     0.144 r  flick_active_i_1/O
                         net (fo=1, routed)           0.017     0.161    flick_active_i_1_n_0
    SLICE_X47Y111        FDRE                                         r  flick_active_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lamp_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lamp_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.173ns  (logic 0.122ns (70.413%)  route 0.051ns (29.587%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE                         0.000     0.000 r  lamp_counter_reg[4]/C
    SLICE_X47Y109        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  lamp_counter_reg[4]/Q
                         net (fo=22, routed)          0.032     0.116    lamp_counter_reg_n_0_[4]
    SLICE_X47Y109        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.038     0.154 r  lamp_counter[4]_i_2/O
                         net (fo=1, routed)           0.019     0.173    lamp_counter[4]
    SLICE_X47Y109        FDRE                                         r  lamp_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.174ns  (logic 0.124ns (71.232%)  route 0.050ns (28.768%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE                         0.000     0.000 r  FSM_sequential_current_state_reg[0]/C
    SLICE_X48Y108        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     0.083 r  FSM_sequential_current_state_reg[0]/Q
                         net (fo=34, routed)          0.040     0.123    current_state[0]
    SLICE_X48Y108        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.041     0.164 r  FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.010     0.174    current_state__0[1]
    SLICE_X48Y108        FDRE                                         r  FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lamp_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lamp_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.180ns  (logic 0.121ns (67.267%)  route 0.059ns (32.733%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE                         0.000     0.000 r  lamp_counter_reg[0]/C
    SLICE_X47Y108        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     0.084 f  lamp_counter_reg[0]/Q
                         net (fo=18, routed)          0.041     0.125    lamp_counter_reg_n_0_[0]
    SLICE_X47Y108        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.037     0.162 r  lamp_counter[0]_i_1/O
                         net (fo=1, routed)           0.018     0.180    lamp_counter[0]
    SLICE_X47Y108        FDRE                                         r  lamp_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lamp_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lamp_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.184ns  (logic 0.105ns (56.974%)  route 0.079ns (43.026%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE                         0.000     0.000 r  lamp_counter_reg[1]/C
    SLICE_X47Y108        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  lamp_counter_reg[1]/Q
                         net (fo=24, routed)          0.061     0.145    lamp_counter_reg_n_0_[1]
    SLICE_X47Y109        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.021     0.166 r  lamp_counter[2]_i_1/O
                         net (fo=1, routed)           0.018     0.184    lamp_counter[2]
    SLICE_X47Y109        FDRE                                         r  lamp_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lamps_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.104ns (48.641%)  route 0.110ns (51.359%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE                         0.000     0.000 r  FSM_sequential_current_state_reg[0]/C
    SLICE_X48Y108        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     0.083 r  FSM_sequential_current_state_reg[0]/Q
                         net (fo=34, routed)          0.081     0.164    current_state[0]
    SLICE_X48Y111        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.021     0.185 r  lamps[0]_i_1/O
                         net (fo=1, routed)           0.029     0.214    lamps[0]_i_1_n_0
    SLICE_X48Y111        FDRE                                         r  lamps_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.150ns (68.468%)  route 0.069ns (31.532%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE                         0.000     0.000 r  FSM_sequential_current_state_reg[0]/C
    SLICE_X48Y108        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     0.083 f  FSM_sequential_current_state_reg[0]/Q
                         net (fo=34, routed)          0.040     0.123    current_state[0]
    SLICE_X48Y108        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.067     0.190 r  FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.029     0.219    current_state__0[0]
    SLICE_X48Y108        FDRE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lamps_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.120ns (54.458%)  route 0.100ns (45.542%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE                         0.000     0.000 r  FSM_sequential_current_state_reg[0]/C
    SLICE_X48Y108        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     0.083 r  FSM_sequential_current_state_reg[0]/Q
                         net (fo=34, routed)          0.073     0.156    current_state[0]
    SLICE_X48Y110        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     0.193 r  lamps[7]_i_1/O
                         net (fo=1, routed)           0.027     0.220    lamps[7]_i_1_n_0
    SLICE_X48Y110        FDRE                                         r  lamps_reg[7]/D
  -------------------------------------------------------------------    -------------------





