<?xml version="1.0" encoding="UTF-8"?>
<xd:acceleratorMap xmlns:xd="http://www.xilinx.com/xd" xd:fcnName="sobel_accel" xd:type="hls" xd:clockId="2" xd:templateInstantiation="__NA__" xd:componentRef="sobel_accel" xd:initiationInterval="312167" xd:clockPeriod="10.000" xd:sequential="true" xd:hostMachine="64" xd:reset="control">
  <xd:controlReg xd:name="control" xd:busInterfaceRef="ap_ctrl" xd:portInterfaceType="acc_handshake" xd:type="acc_handshake"/>
  <xd:arg xd:name="_src.allocatedFlag" xd:swRootName="_src" xd:direction="in" xd:busInterfaceRef="p_src_allocatedFlag" xd:hwName="p_src_allocatedFlag" xd:portInterfaceType="register" xd:handshakeRef="ap_none" xd:dataWidth="8"/>
  <xd:arg xd:name="_src.rows" xd:swRootName="_src" xd:direction="in" xd:busInterfaceRef="p_src_rows" xd:hwName="p_src_rows" xd:portInterfaceType="register" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="_src.cols" xd:swRootName="_src" xd:direction="in" xd:busInterfaceRef="p_src_cols" xd:hwName="p_src_cols" xd:portInterfaceType="register" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="_src.size" xd:swRootName="_src" xd:direction="in" xd:busInterfaceRef="p_src_size" xd:hwName="p_src_size" xd:portInterfaceType="register" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="_dstgx.allocatedFlag" xd:swRootName="_dstgx" xd:direction="in" xd:busInterfaceRef="p_dstgx_allocatedFlag" xd:hwName="p_dstgx_allocatedFlag" xd:portInterfaceType="register" xd:handshakeRef="ap_none" xd:dataWidth="8"/>
  <xd:arg xd:name="_dstgx.rows" xd:swRootName="_dstgx" xd:direction="in" xd:busInterfaceRef="p_dstgx_rows" xd:hwName="p_dstgx_rows" xd:portInterfaceType="register" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="_dstgx.cols" xd:swRootName="_dstgx" xd:direction="in" xd:busInterfaceRef="p_dstgx_cols" xd:hwName="p_dstgx_cols" xd:portInterfaceType="register" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="_dstgx.size" xd:swRootName="_dstgx" xd:direction="in" xd:busInterfaceRef="p_dstgx_size" xd:hwName="p_dstgx_size" xd:portInterfaceType="register" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="_dstgy.allocatedFlag" xd:swRootName="_dstgy" xd:direction="in" xd:busInterfaceRef="p_dstgy_allocatedFlag" xd:hwName="p_dstgy_allocatedFlag" xd:portInterfaceType="register" xd:handshakeRef="ap_none" xd:dataWidth="8"/>
  <xd:arg xd:name="_dstgy.rows" xd:swRootName="_dstgy" xd:direction="in" xd:busInterfaceRef="p_dstgy_rows" xd:hwName="p_dstgy_rows" xd:portInterfaceType="register" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="_dstgy.cols" xd:swRootName="_dstgy" xd:direction="in" xd:busInterfaceRef="p_dstgy_cols" xd:hwName="p_dstgy_cols" xd:portInterfaceType="register" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="_dstgy.size" xd:swRootName="_dstgy" xd:direction="in" xd:busInterfaceRef="p_dstgy_size" xd:hwName="p_dstgy_size" xd:portInterfaceType="register" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="p_src_data_V_q0" xd:swRootName="p_src_data_V_q0" xd:direction="in" xd:busInterfaceRef="p_src_data_V_q0" xd:hwName="p_src_data_V_q0" xd:portInterfaceType="ap_memory" xd:arraySize="307200" xd:dataWidth="8"/>
  <xd:arg xd:name="p_dstgx_data_V_d0" xd:swRootName="p_dstgx_data_V_d0" xd:direction="out" xd:busInterfaceRef="p_dstgx_data_V_d0" xd:hwName="p_dstgx_data_V_d0" xd:portInterfaceType="ap_memory" xd:arraySize="307200" xd:dataWidth="8"/>
  <xd:arg xd:name="p_dstgy_data_V_d0" xd:swRootName="p_dstgy_data_V_d0" xd:direction="out" xd:busInterfaceRef="p_dstgy_data_V_d0" xd:hwName="p_dstgy_data_V_d0" xd:portInterfaceType="ap_memory" xd:arraySize="307200" xd:dataWidth="8"/>
  <xd:latencyEstimates xd:best-case="312166" xd:worst-case="312166" xd:average-case="undef"/>
  <xd:resourceEstimates xd:LUT="2071" xd:FF="993" xd:BRAM="1.5" xd:DSP="3"/>
</xd:acceleratorMap>
