// Seed: 875560310
module module_0 (
    input supply0 id_0
);
  int id_2;
  supply0 id_3, id_4;
  assign id_4 = 1;
  assign id_3 = id_3;
  assign id_4 = id_3 | id_0;
  wire id_5;
  wire id_6, id_7 = 1, id_8;
  wire id_9;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input uwire id_2,
    output tri0 id_3,
    output supply0 id_4,
    output wand id_5,
    input supply1 id_6,
    input logic id_7,
    input wand id_8,
    output tri0 id_9,
    input uwire id_10,
    output wand id_11,
    output uwire id_12,
    input logic id_13,
    input tri id_14
    , id_21,
    input wire id_15,
    input supply0 id_16,
    output logic id_17,
    output logic id_18,
    input uwire id_19
);
  assign id_11 = id_19;
  wire id_22;
  always_comb id_17 <= id_13;
  assign id_3 = 1;
  module_0(
      id_2
  );
  wire id_23;
  id_24(
      1, id_23
  ); id_25(
      1 - id_18, id_17, id_18, 1, id_7
  );
  always $display(id_25);
  assign id_9 = 1;
endmodule
