-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod27_layer1_weights_24 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod27_layer1_weights_24 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "00111111100010100111000110000101", 
    1 => "00111111011010101101110111111000", 
    2 => "00111111100111010010100000010111", 
    3 => "00111111101100100011001101110001", 
    4 => "00111111101100001001001011000010", 
    5 => "00111111101111010100100101111101", 
    6 => "00111100111100001111110111101111", 
    7 => "00111110000011101011011010011000", 
    8 => "00111110001010010101000001000110", 
    9 => "10111111100001100001001011001100", 
    10 => "00111111001001110101011101000100", 
    11 => "10111110010100110000111001011111", 
    12 => "10111111000111111110101101100011", 
    13 => "00111101111110110110010111011101", 
    14 => "00111110111001000001010100000011", 
    15 => "10111110000011011010000100010011", 
    16 => "00111111001100101111101011000111", 
    17 => "10111101100101100110011110110101", 
    18 => "00111101000001111001101110100100", 
    19 => "00111110100111111111100010000010", 
    20 => "10111111100011110011101000101010", 
    21 => "00111110011011111101110010101101", 
    22 => "10111110100010110000000101001101", 
    23 => "00111101111100011001000011110100", 
    24 => "00111110011100110100110011010010", 
    25 => "00111110110001001000100100111100", 
    26 => "00111110100000011111001111001011", 
    27 => "10111110011011110101001001010001", 
    28 => "10111110100110100110101110110010", 
    29 => "00111101111101011111001110011110", 
    30 => "00111111101000100111110110100110", 
    31 => "00111111010111110010001010100001", 
    32 => "00111110001100110111011100110100", 
    33 => "10111110100011111100001011011100", 
    34 => "10111011101011100110110010010000", 
    35 => "10111101111100010110000000000010", 
    36 => "10111100000100110000110111110111", 
    37 => "10111110011100010100010100000100", 
    38 => "10111111000010000100001100000011", 
    39 => "10111111100111011011101100100110", 
    40 => "00111111101001100001110010101011", 
    41 => "00111111010101000010000000011011", 
    42 => "10111101100001110000100010001101", 
    43 => "10111110001101000010001110110110", 
    44 => "10111110111001100001001101000010", 
    45 => "00111110110100000011000000100001", 
    46 => "00111110110000101111100101000000", 
    47 => "00111110011111110110111101101010", 
    48 => "00111111000111111011100101111111", 
    49 => "10111110110001001100111010111000", 
    50 => "00111110101111101100100110111010", 
    51 => "00111110000101100000010011111100", 
    52 => "00111101001110110011000111101101", 
    53 => "00111110100101000111101111010100", 
    54 => "00111111001010111111000100101110", 
    55 => "00111111011111011011010111000101", 
    56 => "00111110001110100011111101101001", 
    57 => "00111111000101100001101101111000", 
    58 => "10111110001101100110010001101001", 
    59 => "00111111110100010011100010110001", 
    60 => "10111111110101101011101011100100", 
    61 => "10111110101111001111110011010001", 
    62 => "10111110010010101101001101100111", 
    63 => "10111101101101110111110001011110", 
    64 => "00111110101000110110011100001101", 
    65 => "00111110110001100010100011000111", 
    66 => "00111101001001001001101111111111", 
    67 => "10111101100110110001101001011111", 
    68 => "10111110000101100111000100001110", 
    69 => "00111111100001000011110111001011", 
    70 => "10111111000111000101001101101011", 
    71 => "00111110010010011001010011101110", 
    72 => "10111101000110100100011001101110", 
    73 => "00111110101101011010101011111010", 
    74 => "00111110101010010010000101101100", 
    75 => "00111111011110000001011100010101", 
    76 => "00111111000011010010001110010000", 
    77 => "00111111001000111001110010100100", 
    78 => "00111111010110011000010110100111", 
    79 => "10111110010000100001011100100010", 
    80 => "10111111100010111111100001011100", 
    81 => "00111101001000010101111110111111", 
    82 => "10111101101000011001110100010011", 
    83 => "10111110001000010110011001100110", 
    84 => "10111101000110001110000110110100", 
    85 => "00111011111111110100111101110110", 
    86 => "00111110110010111011110001000001", 
    87 => "00111111100010100000011011100011", 
    88 => "00111111101000000101110000010100", 
    89 => "00111101100011101010001011101100", 
    90 => "10111111100001110010001000011010", 
    91 => "00111111011101010011111110111110", 
    92 => "00111110101111111110000100010101", 
    93 => "10111110101001000011010011100001", 
    94 => "00111110100101100010101101010001", 
    95 => "00111110000010100001000100000111", 
    96 => "00111111000110111011101001000011", 
    97 => "00111101100100101011111011111000", 
    98 => "10111111010100111001011111011110", 
    99 => "00111111111001111000101010011001" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

