#VRML_SIM R2020a utf8

PROTO DerivedProtoNestedInternal_3 [
  field MFNode sensorsSlot []
]
{
  SlotContainer {
    slot [
      Transform {
        translation -0.5 -0.5 -0.5
        children IS sensorsSlot
      }
    ]
  }
}
