<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3555" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3555{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_3555{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3555{left:662px;bottom:1141px;letter-spacing:-0.14px;word-spacing:-0.17px;}
#t4_3555{left:70px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t5_3555{left:70px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t6_3555{left:70px;bottom:1048px;letter-spacing:-0.16px;word-spacing:-0.95px;}
#t7_3555{left:70px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_3555{left:70px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#t9_3555{left:70px;bottom:998px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#ta_3555{left:200px;bottom:996px;}
#tb_3555{left:204px;bottom:998px;letter-spacing:-0.27px;}
#tc_3555{left:70px;bottom:948px;letter-spacing:-0.09px;}
#td_3555{left:156px;bottom:948px;letter-spacing:-0.12px;word-spacing:0.02px;}
#te_3555{left:70px;bottom:925px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tf_3555{left:163px;bottom:925px;}
#tg_3555{left:166px;bottom:925px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#th_3555{left:70px;bottom:908px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#ti_3555{left:378px;bottom:908px;}
#tj_3555{left:382px;bottom:908px;letter-spacing:-0.18px;word-spacing:-0.78px;}
#tk_3555{left:70px;bottom:891px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_3555{left:70px;bottom:875px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#tm_3555{left:70px;bottom:858px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_3555{left:70px;bottom:835px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_3555{left:70px;bottom:818px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_3555{left:70px;bottom:801px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tq_3555{left:70px;bottom:455px;letter-spacing:-0.09px;}
#tr_3555{left:156px;bottom:455px;letter-spacing:-0.13px;}
#ts_3555{left:223px;bottom:456px;}
#tt_3555{left:227px;bottom:455px;letter-spacing:-0.1px;word-spacing:-0.09px;}
#tu_3555{left:70px;bottom:433px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tv_3555{left:163px;bottom:433px;}
#tw_3555{left:166px;bottom:433px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_3555{left:70px;bottom:416px;letter-spacing:-0.16px;word-spacing:-0.52px;}
#ty_3555{left:160px;bottom:416px;}
#tz_3555{left:163px;bottom:416px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t10_3555{left:70px;bottom:399px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#t11_3555{left:70px;bottom:376px;letter-spacing:-0.16px;word-spacing:-0.9px;}
#t12_3555{left:70px;bottom:359px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t13_3555{left:70px;bottom:343px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t14_3555{left:70px;bottom:326px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t15_3555{left:70px;bottom:303px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t16_3555{left:70px;bottom:286px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t17_3555{left:342px;bottom:533px;letter-spacing:0.11px;word-spacing:0.03px;}
#t18_3555{left:434px;bottom:533px;letter-spacing:0.15px;}
#t19_3555{left:495px;bottom:533px;}
#t1a_3555{left:499px;bottom:533px;letter-spacing:0.18px;word-spacing:-0.09px;}
#t1b_3555{left:520px;bottom:709px;letter-spacing:0.11px;}
#t1c_3555{left:238px;bottom:736px;letter-spacing:-0.16px;}
#t1d_3555{left:641px;bottom:736px;}
#t1e_3555{left:307px;bottom:707px;letter-spacing:0.11px;}
#t1f_3555{left:434px;bottom:735px;letter-spacing:-0.16px;}
#t1g_3555{left:416px;bottom:735px;letter-spacing:-0.16px;}
#t1h_3555{left:412px;bottom:618px;letter-spacing:0.12px;}
#t1i_3555{left:457px;bottom:625px;}
#t1j_3555{left:240px;bottom:647px;letter-spacing:-0.16px;}
#t1k_3555{left:643px;bottom:647px;}
#t1l_3555{left:239px;bottom:752px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t1m_3555{left:240px;bottom:664px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t1n_3555{left:239px;bottom:582px;}
#t1o_3555{left:250px;bottom:584px;letter-spacing:-0.15px;word-spacing:0.04px;}
#t1p_3555{left:248px;bottom:568px;letter-spacing:-0.14px;word-spacing:0.01px;}

.s1_3555{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3555{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3555{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3555{font-size:17px;font-family:Calibri-Italic_7ts;color:#000;}
.s5_3555{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3555{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s7_3555{font-size:15px;font-family:Arial-Bold_b5w;color:#0860A8;}
.s8_3555{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3555{font-size:15px;font-family:NeoSansIntelMedium-Italic_b61;color:#0860A8;}
.sa_3555{font-size:12px;font-family:Arial_b5v;color:#000;}
.sb_3555{font-size:11px;font-family:Arial_b5v;color:#000;}
.sc_3555{font-size:12px;font-family:Arial-Bold_b5w;color:#000;}
.sd_3555{font-size:14px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3555" type="text/css" >

@font-face {
	font-family: Arial-Bold_b5w;
	src: url("fonts/Arial-Bold_b5w.woff") format("woff");
}

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: Calibri-Italic_7ts;
	src: url("fonts/Calibri-Italic_7ts.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium-Italic_b61;
	src: url("fonts/NeoSansIntelMedium-Italic_b61.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3555Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3555" style="-webkit-user-select: none;"><object width="935" height="1210" data="3555/3555.svg" type="image/svg+xml" id="pdf3555" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3555" class="t s1_3555">Vol. 3B </span><span id="t2_3555" class="t s1_3555">16-9 </span>
<span id="t3_3555" class="t s2_3555">MACHINE-CHECK ARCHITECTURE </span>
<span id="t4_3555" class="t s3_3555">occurred. Software may re-read IA32_MCi_STATUS, IA32_MCi_ADDR, and IA32_MCi_MISC appropriately to </span>
<span id="t5_3555" class="t s3_3555">ensure data collected represent the last error logged. </span>
<span id="t6_3555" class="t s3_3555">After software polls a posting and clears the register, the valid bit is no longer set and therefore the meaning of the </span>
<span id="t7_3555" class="t s3_3555">rest of the bits, including the yellow/green/00 status field in bits 54:53, is undefined. The yellow/green indication </span>
<span id="t8_3555" class="t s3_3555">will only be posted for events associated with monitored structures – otherwise the unmonitored (00) code will be </span>
<span id="t9_3555" class="t s3_3555">posted in IA32_MC</span><span id="ta_3555" class="t s4_3555">i</span><span id="tb_3555" class="t s3_3555">_STATUS[54:53]. </span>
<span id="tc_3555" class="t s5_3555">16.3.2.3 </span><span id="td_3555" class="t s5_3555">IA32_MCi_ADDR MSRs </span>
<span id="te_3555" class="t s3_3555">The IA32_MC</span><span id="tf_3555" class="t s6_3555">i</span><span id="tg_3555" class="t s3_3555">_ADDR MSR contains the address of the code or data memory location that produced the machine- </span>
<span id="th_3555" class="t s3_3555">check error if the ADDRV flag in the IA32_MC</span><span id="ti_3555" class="t s6_3555">i</span><span id="tj_3555" class="t s3_3555">_STATUS register is set (see Section 16-7, “IA32_MCi_ADDR MSR”). </span>
<span id="tk_3555" class="t s3_3555">The IA32_MCi_ADDR register is either not implemented or contains no address if the ADDRV flag in the IA32_M- </span>
<span id="tl_3555" class="t s3_3555">Ci_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a </span>
<span id="tm_3555" class="t s3_3555">general protection exception. </span>
<span id="tn_3555" class="t s3_3555">The address returned is an offset into a segment, linear address, or physical address. This depends on the error </span>
<span id="to_3555" class="t s3_3555">encountered. When these registers are implemented, these registers can be cleared by explicitly writing 0s to </span>
<span id="tp_3555" class="t s3_3555">these registers. Writing 1s to these registers will cause a general-protection exception. See Figure 16-7. </span>
<span id="tq_3555" class="t s5_3555">16.3.2.4 </span><span id="tr_3555" class="t s5_3555">IA32_MC</span><span id="ts_3555" class="t s7_3555">i</span><span id="tt_3555" class="t s5_3555">_MISC MSRs </span>
<span id="tu_3555" class="t s3_3555">The IA32_MC</span><span id="tv_3555" class="t s6_3555">i</span><span id="tw_3555" class="t s3_3555">_MISC MSR contains additional information describing the machine-check error if the MISCV flag in </span>
<span id="tx_3555" class="t s3_3555">the IA32_MC</span><span id="ty_3555" class="t s6_3555">i</span><span id="tz_3555" class="t s3_3555">_STATUS register is set. The IA32_MCi_MISC_MSR is either not implemented or does not contain </span>
<span id="t10_3555" class="t s3_3555">additional information if the MISCV flag in the IA32_MCi_STATUS register is clear. </span>
<span id="t11_3555" class="t s3_3555">When not implemented in the processor, all reads and writes to this MSR will cause a general protection exception. </span>
<span id="t12_3555" class="t s3_3555">When implemented in a processor, these registers can be cleared by explicitly writing all 0s to them; writing 1s to </span>
<span id="t13_3555" class="t s3_3555">them causes a general-protection exception to be generated. This register is not implemented in any of the error- </span>
<span id="t14_3555" class="t s3_3555">reporting register banks for the P6 or Intel Atom family processors. </span>
<span id="t15_3555" class="t s3_3555">If both MISCV and IA32_MCG_CAP[24] are set, the IA32_MCi_MISC_MSR is defined according to Figure 16-8 to </span>
<span id="t16_3555" class="t s3_3555">support software recovery of uncorrected errors (see Section 16.6). </span>
<span id="t17_3555" class="t s8_3555">Figure 16-7. </span><span id="t18_3555" class="t s8_3555">IA32_MC</span><span id="t19_3555" class="t s9_3555">i</span><span id="t1a_3555" class="t s8_3555">_ADDR MSR </span>
<span id="t1b_3555" class="t sa_3555">Address </span>
<span id="t1c_3555" class="t sb_3555">63 </span><span id="t1d_3555" class="t sb_3555">0 </span>
<span id="t1e_3555" class="t sa_3555">Reserved </span>
<span id="t1f_3555" class="t sb_3555">35 </span><span id="t1g_3555" class="t sb_3555">36 </span>
<span id="t1h_3555" class="t sa_3555">Address </span>
<span id="t1i_3555" class="t sb_3555">* </span>
<span id="t1j_3555" class="t sb_3555">63 </span><span id="t1k_3555" class="t sb_3555">0 </span>
<span id="t1l_3555" class="t sc_3555">Processor Without Support For Intel 64 Architecture </span>
<span id="t1m_3555" class="t sc_3555">Processor With Support for Intel 64 Architecture </span>
<span id="t1n_3555" class="t sd_3555">* </span><span id="t1o_3555" class="t sb_3555">Useful bits in this field depend on the address methodology in use when the </span>
<span id="t1p_3555" class="t sb_3555">the register state is saved. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
