#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x557f797cb570 .scope module, "ALU" "ALU" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input1"
    .port_info 1 /INPUT 32 "input2"
    .port_info 2 /OUTPUT 1 "flag"
    .port_info 3 /INPUT 4 "ex_cmd"
    .port_info 4 /OUTPUT 32 "alu_out"
    .port_info 5 /INPUT 2 "ALUOp"
    .port_info 6 /INPUT 1 "branchD"
L_0x557f797eb950 .functor BUFZ 1, v0x557f797dd6b0_0, C4<0>, C4<0>, C4<0>;
o0x7fb801e10318 .functor BUFZ 2, C4<zz>; HiZ drive
v0x557f797dd4f0_0 .net "ALUOp", 1 0, o0x7fb801e10318;  0 drivers
v0x557f797dd5f0_0 .net "PCSrcD", 0 0, L_0x557f797eb950;  1 drivers
v0x557f797dd6b0_0 .var "PCSrcD_reg", 0 0;
v0x557f797dd750_0 .var "alu_out", 31 0;
o0x7fb801e103a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797dd7f0_0 .net "branchD", 0 0, o0x7fb801e103a8;  0 drivers
v0x557f797dd8b0_0 .var "branchPresent", 0 0;
o0x7fb801e10408 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x557f797dd970_0 .net "ex_cmd", 3 0, o0x7fb801e10408;  0 drivers
v0x557f797dda50_0 .var "flag", 0 0;
o0x7fb801e10468 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557f797ddb10_0 .net "input1", 31 0, o0x7fb801e10468;  0 drivers
o0x7fb801e10498 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557f797ddc80_0 .net "input2", 31 0, o0x7fb801e10498;  0 drivers
E_0x557f797433f0/0 .event edge, v0x557f797dd4f0_0, v0x557f797dd970_0, v0x557f797ddb10_0, v0x557f797ddc80_0;
E_0x557f797433f0/1 .event edge, v0x557f797dd750_0, v0x557f797dda50_0, v0x557f797dd7f0_0;
E_0x557f797433f0 .event/or E_0x557f797433f0/0, E_0x557f797433f0/1;
S_0x557f79742950 .scope module, "instructionFetch" "instructionFetch" 2 30, 3 1 0, S_0x557f797cb570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 32 "PC"
    .port_info 2 /OUTPUT 32 "instruction"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 32 "PCbranchD"
    .port_info 5 /INPUT 1 "PCSrcD"
    .port_info 6 /INPUT 1 "hazardDetected"
L_0x557f7975a520 .functor BUFZ 32, v0x557f797dd1e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557f7975df70_0 .net "PC", 31 0, L_0x557f7975a520;  1 drivers
v0x557f797dccd0_0 .var "PCReg", 31 0;
v0x557f797dcdb0_0 .net "PCSrcD", 0 0, L_0x557f797eb950;  alias, 1 drivers
o0x7fb801e100a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557f797dce50_0 .net "PCbranchD", 31 0, o0x7fb801e100a8;  0 drivers
o0x7fb801e100d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797dcf30_0 .net "clk", 0 0, o0x7fb801e100d8;  0 drivers
o0x7fb801e10108 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797dd040_0 .net "hazardDetected", 0 0, o0x7fb801e10108;  0 drivers
o0x7fb801e10138 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557f797dd100_0 .net "instruction", 31 0, o0x7fb801e10138;  0 drivers
v0x557f797dd1e0_0 .var "newPCreg", 31 0;
o0x7fb801e10198 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797dd2c0_0 .net "write", 0 0, o0x7fb801e10198;  0 drivers
E_0x557f797b3690 .event negedge, v0x557f797dcf30_0;
E_0x557f7973c5f0 .event posedge, v0x557f797dcf30_0;
S_0x557f797c9290 .scope module, "IDtoExe" "IDtoExe" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "regWriteD"
    .port_info 2 /INPUT 1 "memToRegD"
    .port_info 3 /INPUT 1 "memWriteD"
    .port_info 4 /INPUT 4 "ALUControlD"
    .port_info 5 /INPUT 1 "ALUSrcD"
    .port_info 6 /INPUT 1 "regDstD"
    .port_info 7 /INPUT 32 "data1"
    .port_info 8 /INPUT 32 "data2"
    .port_info 9 /OUTPUT 32 "data11"
    .port_info 10 /OUTPUT 32 "data22"
    .port_info 11 /OUTPUT 1 "regWriteE"
    .port_info 12 /OUTPUT 1 "memToRegE"
    .port_info 13 /OUTPUT 1 "memWriteE"
    .port_info 14 /OUTPUT 4 "ALUControlE"
    .port_info 15 /OUTPUT 1 "ALUSrcE"
    .port_info 16 /OUTPUT 1 "regDstE"
    .port_info 17 /INPUT 5 "RsD"
    .port_info 18 /INPUT 5 "RtD"
    .port_info 19 /INPUT 5 "RdD"
    .port_info 20 /INPUT 32 "signExtendedValue"
    .port_info 21 /OUTPUT 5 "RsE"
    .port_info 22 /OUTPUT 5 "RtE"
    .port_info 23 /OUTPUT 5 "RdE"
    .port_info 24 /OUTPUT 32 "signExtendedValue1"
o0x7fb801e10618 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x557f797dde80_0 .net "ALUControlD", 3 0, o0x7fb801e10618;  0 drivers
v0x557f797ddf80_0 .var "ALUControlE", 3 0;
o0x7fb801e10678 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797de060_0 .net "ALUSrcD", 0 0, o0x7fb801e10678;  0 drivers
v0x557f797de100_0 .var "ALUSrcE", 0 0;
o0x7fb801e106d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x557f797de1c0_0 .net "RdD", 4 0, o0x7fb801e106d8;  0 drivers
v0x557f797de2a0_0 .var "RdE", 4 0;
o0x7fb801e10738 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x557f797de380_0 .net "RsD", 4 0, o0x7fb801e10738;  0 drivers
v0x557f797de460_0 .var "RsE", 4 0;
o0x7fb801e10798 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x557f797de540_0 .net "RtD", 4 0, o0x7fb801e10798;  0 drivers
v0x557f797de6b0_0 .var "RtE", 4 0;
o0x7fb801e107f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797de790_0 .net "clk", 0 0, o0x7fb801e107f8;  0 drivers
o0x7fb801e10828 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557f797de850_0 .net "data1", 31 0, o0x7fb801e10828;  0 drivers
v0x557f797de930_0 .var "data11", 31 0;
o0x7fb801e10888 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557f797dea10_0 .net "data2", 31 0, o0x7fb801e10888;  0 drivers
v0x557f797deaf0_0 .var "data22", 31 0;
o0x7fb801e108e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797debd0_0 .net "memToRegD", 0 0, o0x7fb801e108e8;  0 drivers
v0x557f797dec90_0 .var "memToRegE", 0 0;
o0x7fb801e10948 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797dee60_0 .net "memWriteD", 0 0, o0x7fb801e10948;  0 drivers
v0x557f797def20_0 .var "memWriteE", 0 0;
o0x7fb801e109a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797defe0_0 .net "regDstD", 0 0, o0x7fb801e109a8;  0 drivers
v0x557f797df0a0_0 .var "regDstE", 0 0;
o0x7fb801e10a08 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797df160_0 .net "regWriteD", 0 0, o0x7fb801e10a08;  0 drivers
v0x557f797df220_0 .var "regWriteE", 0 0;
o0x7fb801e10a68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557f797df2e0_0 .net "signExtendedValue", 31 0, o0x7fb801e10a68;  0 drivers
v0x557f797df3c0_0 .var "signExtendedValue1", 31 0;
E_0x557f79744470 .event posedge, v0x557f797de790_0;
S_0x557f797539b0 .scope module, "IFtoIDReg" "IFtoIDReg" 5 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /OUTPUT 32 "instructionD"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 32 "PCReg"
    .port_info 5 /INPUT 32 "outPC"
v0x557f797df800_0 .var "IFtoIDReg_in", 31 0;
v0x557f797df900_0 .var "PCReg", 31 0;
v0x557f797df9e0_0 .var "PC_in", 31 0;
o0x7fb801e11008 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797dfaa0_0 .net "clk", 0 0, o0x7fb801e11008;  0 drivers
o0x7fb801e11038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557f797dfb60_0 .net "instruction", 31 0, o0x7fb801e11038;  0 drivers
v0x557f797dfc40_0 .var "instructionD", 31 0;
o0x7fb801e11098 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557f797dfd20_0 .net "outPC", 31 0, o0x7fb801e11098;  0 drivers
o0x7fb801e110c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797dfe00_0 .net "reset", 0 0, o0x7fb801e110c8;  0 drivers
E_0x557f7973ca30 .event posedge, v0x557f797dfaa0_0;
S_0x557f797c69c0 .scope module, "controlUnit" "controlUnit" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "instruction"
    .port_info 2 /OUTPUT 1 "regWriteD"
    .port_info 3 /OUTPUT 1 "memToRegD"
    .port_info 4 /OUTPUT 1 "memWriteD"
    .port_info 5 /OUTPUT 4 "ALUControlD"
    .port_info 6 /OUTPUT 1 "ALUSrcD"
    .port_info 7 /OUTPUT 1 "regDstD"
    .port_info 8 /OUTPUT 1 "branchD"
    .port_info 9 /OUTPUT 1 "BNEType"
    .port_info 10 /OUTPUT 2 "ALUOp"
v0x557f797dffc0_0 .var "ALUControlD", 3 0;
v0x557f797e00c0_0 .var "ALUOp", 1 0;
v0x557f797e01a0_0 .var "ALUSrcD", 0 0;
v0x557f797e0240_0 .var "BNEType", 0 0;
v0x557f797e0300_0 .var "branchD", 0 0;
o0x7fb801e11308 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797e0410_0 .net "clk", 0 0, o0x7fb801e11308;  0 drivers
o0x7fb801e11338 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557f797e04d0_0 .net "instruction", 31 0, o0x7fb801e11338;  0 drivers
v0x557f797e05b0_0 .var "memToRegD", 0 0;
v0x557f797e0670_0 .var "memWriteD", 0 0;
v0x557f797e0730_0 .var "regDstD", 0 0;
v0x557f797e07f0_0 .var "regWriteD", 0 0;
E_0x557f79743710 .event posedge, v0x557f797e0410_0;
S_0x557f79799f00 .scope module, "exeToMemReg" "exeToMemReg" 7 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "regWriteE"
    .port_info 1 /INPUT 1 "memToRegE"
    .port_info 2 /INPUT 1 "memWriteE"
    .port_info 3 /INPUT 32 "ALUOut"
    .port_info 4 /INPUT 32 "writeDataE"
    .port_info 5 /INPUT 5 "writeRegE"
    .port_info 6 /OUTPUT 1 "regWriteM"
    .port_info 7 /OUTPUT 1 "memToRegM"
    .port_info 8 /OUTPUT 1 "memWriteM"
    .port_info 9 /OUTPUT 32 "ALUOutM"
    .port_info 10 /OUTPUT 32 "writeDataM"
    .port_info 11 /OUTPUT 5 "writeRegM"
    .port_info 12 /INPUT 1 "clk"
o0x7fb801e11638 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557f797e0a50_0 .net "ALUOut", 31 0, o0x7fb801e11638;  0 drivers
v0x557f797e0b50_0 .var "ALUOutM", 31 0;
o0x7fb801e11698 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797e0c30_0 .net "clk", 0 0, o0x7fb801e11698;  0 drivers
o0x7fb801e116c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797e0cd0_0 .net "memToRegE", 0 0, o0x7fb801e116c8;  0 drivers
v0x557f797e0d90_0 .var "memToRegM", 0 0;
o0x7fb801e11728 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797e0e50_0 .net "memWriteE", 0 0, o0x7fb801e11728;  0 drivers
v0x557f797e0f10_0 .var "memWriteM", 0 0;
o0x7fb801e11788 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797e0fd0_0 .net "regWriteE", 0 0, o0x7fb801e11788;  0 drivers
v0x557f797e1090_0 .var "regWriteM", 0 0;
o0x7fb801e117e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557f797e11e0_0 .net "writeDataE", 31 0, o0x7fb801e117e8;  0 drivers
v0x557f797e12c0_0 .var "writeDataM", 31 0;
o0x7fb801e11848 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x557f797e13a0_0 .net "writeRegE", 4 0, o0x7fb801e11848;  0 drivers
v0x557f797e1480_0 .var "writeRegM", 4 0;
E_0x557f797cb740 .event posedge, v0x557f797e0c30_0;
S_0x557f797996c0 .scope module, "finalTestBench" "finalTestBench" 8 1;
 .timescale 0 0;
v0x557f797e41d0_0 .var "clk", 0 0;
L_0x7fb801dc7018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557f797e42c0_0 .net "rst", 0 0, L_0x7fb801dc7018;  1 drivers
E_0x557f797e1700 .event edge, v0x557f797e4090_0;
S_0x557f797e1780 .scope module, "topLevel" "topLevel" 8 17, 9 1 0, S_0x557f797996c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
v0x557f797e3bc0_0 .net "PC", 31 0, v0x557f797e2350_0;  1 drivers
o0x7fb801e11b78 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797e3c80_0 .net "PCSrcD", 0 0, o0x7fb801e11b78;  0 drivers
o0x7fb801e11ba8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557f797e3d40_0 .net "PCbranchD", 31 0, o0x7fb801e11ba8;  0 drivers
v0x557f797e3de0_0 .net "clk", 0 0, v0x557f797e41d0_0;  1 drivers
L_0x7fb801dc7060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557f797e3eb0_0 .net "hazardDetected", 0 0, L_0x7fb801dc7060;  1 drivers
v0x557f797e3fa0_0 .net "instruction", 31 0, L_0x557f797fc900;  1 drivers
v0x557f797e4090_0 .net "rst", 0 0, L_0x7fb801dc7018;  alias, 1 drivers
o0x7fb801e11c98 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797e4130_0 .net "write", 0 0, o0x7fb801e11c98;  0 drivers
S_0x557f797e1980 .scope module, "instructionFetch_top" "instructionFetch" 9 14, 3 1 0, S_0x557f797e1780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 32 "PC"
    .port_info 2 /OUTPUT 32 "instruction"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 32 "PCbranchD"
    .port_info 5 /INPUT 1 "PCSrcD"
    .port_info 6 /INPUT 1 "hazardDetected"
v0x557f797e1d40_0 .net "PC", 31 0, v0x557f797e2350_0;  alias, 1 drivers
v0x557f797e1e40_0 .var "PCReg", 31 0;
v0x557f797e1f20_0 .net "PCSrcD", 0 0, o0x7fb801e11b78;  alias, 0 drivers
v0x557f797e1fc0_0 .net "PCbranchD", 31 0, o0x7fb801e11ba8;  alias, 0 drivers
v0x557f797e20a0_0 .net "clk", 0 0, v0x557f797e41d0_0;  alias, 1 drivers
v0x557f797e21b0_0 .net "hazardDetected", 0 0, L_0x7fb801dc7060;  alias, 1 drivers
v0x557f797e2270_0 .net "instruction", 31 0, L_0x557f797fc900;  alias, 1 drivers
v0x557f797e2350_0 .var "newPCreg", 31 0;
v0x557f797e2430_0 .net "write", 0 0, o0x7fb801e11c98;  alias, 0 drivers
E_0x557f797e1c60 .event negedge, v0x557f797e20a0_0;
E_0x557f797e1ce0 .event posedge, v0x557f797e20a0_0;
S_0x557f797e26a0 .scope module, "instructionMem_top" "instructionMem" 9 24, 10 1 0, S_0x557f797e1780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 32 "PC"
    .port_info 2 /OUTPUT 32 "instruction"
v0x557f797e2890_0 .net "PC", 31 0, v0x557f797e2350_0;  alias, 1 drivers
v0x557f797e2970_0 .net *"_s0", 7 0, L_0x557f797ebb60;  1 drivers
v0x557f797e2a30_0 .net *"_s10", 32 0, L_0x557f797fbf20;  1 drivers
v0x557f797e2af0_0 .net *"_s12", 7 0, L_0x557f797fc150;  1 drivers
v0x557f797e2bd0_0 .net *"_s14", 32 0, L_0x557f797fc1f0;  1 drivers
L_0x7fb801dc7138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557f797e2d00_0 .net *"_s17", 0 0, L_0x7fb801dc7138;  1 drivers
L_0x7fb801dc7180 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x557f797e2de0_0 .net/2u *"_s18", 32 0, L_0x7fb801dc7180;  1 drivers
v0x557f797e2ec0_0 .net *"_s2", 7 0, L_0x557f797ebcb0;  1 drivers
v0x557f797e2fa0_0 .net *"_s20", 32 0, L_0x557f797fc3a0;  1 drivers
v0x557f797e3110_0 .net *"_s22", 7 0, L_0x557f797fc530;  1 drivers
v0x557f797e31f0_0 .net *"_s24", 32 0, L_0x557f797fc620;  1 drivers
L_0x7fb801dc71c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557f797e32d0_0 .net *"_s27", 0 0, L_0x7fb801dc71c8;  1 drivers
L_0x7fb801dc7210 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x557f797e33b0_0 .net/2u *"_s28", 32 0, L_0x7fb801dc7210;  1 drivers
v0x557f797e3490_0 .net *"_s30", 32 0, L_0x557f797fc710;  1 drivers
v0x557f797e3570_0 .net *"_s4", 32 0, L_0x557f797ebdb0;  1 drivers
L_0x7fb801dc70a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557f797e3650_0 .net *"_s7", 0 0, L_0x7fb801dc70a8;  1 drivers
L_0x7fb801dc70f0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x557f797e3730_0 .net/2u *"_s8", 32 0, L_0x7fb801dc70f0;  1 drivers
v0x557f797e3920 .array "instMem", 0 511, 7 0;
v0x557f797e39e0_0 .net "instruction", 31 0, L_0x557f797fc900;  alias, 1 drivers
o0x7fb801e12118 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797e3aa0_0 .net "rst", 0 0, o0x7fb801e12118;  0 drivers
L_0x557f797ebb60 .array/port v0x557f797e3920, v0x557f797e2350_0;
L_0x557f797ebcb0 .array/port v0x557f797e3920, L_0x557f797fbf20;
L_0x557f797ebdb0 .concat [ 32 1 0 0], v0x557f797e2350_0, L_0x7fb801dc70a8;
L_0x557f797fbf20 .arith/sum 33, L_0x557f797ebdb0, L_0x7fb801dc70f0;
L_0x557f797fc150 .array/port v0x557f797e3920, L_0x557f797fc3a0;
L_0x557f797fc1f0 .concat [ 32 1 0 0], v0x557f797e2350_0, L_0x7fb801dc7138;
L_0x557f797fc3a0 .arith/sum 33, L_0x557f797fc1f0, L_0x7fb801dc7180;
L_0x557f797fc530 .array/port v0x557f797e3920, L_0x557f797fc710;
L_0x557f797fc620 .concat [ 32 1 0 0], v0x557f797e2350_0, L_0x7fb801dc71c8;
L_0x557f797fc710 .arith/sum 33, L_0x557f797fc620, L_0x7fb801dc7210;
L_0x557f797fc900 .concat [ 8 8 8 8], L_0x557f797fc530, L_0x557f797fc150, L_0x557f797ebcb0, L_0x557f797ebb60;
S_0x557f797990a0 .scope module, "instructionDecode" "instructionDecode" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "instruction"
    .port_info 2 /OUTPUT 32 "data1"
    .port_info 3 /OUTPUT 32 "data2"
    .port_info 4 /OUTPUT 5 "RsD"
    .port_info 5 /OUTPUT 5 "RtD"
    .port_info 6 /OUTPUT 5 "RdD"
    .port_info 7 /OUTPUT 32 "PCbranchD"
    .port_info 8 /OUTPUT 1 "branchD"
    .port_info 9 /OUTPUT 1 "hazardDetected"
    .port_info 10 /OUTPUT 1 "PCSrcD"
    .port_info 11 /INPUT 32 "PCReg"
    .port_info 12 /OUTPUT 1 "equalD"
    .port_info 13 /OUTPUT 1 "notEqualD"
    .port_info 14 /INPUT 1 "ALUSrcD"
    .port_info 15 /INPUT 1 "BNEType"
o0x7fb801e12598 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x557f797e4fc0_0 .net "ALUControlD", 3 0, o0x7fb801e12598;  0 drivers
o0x7fb801e125c8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x557f797e50c0_0 .net "ALUOp", 1 0, o0x7fb801e125c8;  0 drivers
o0x7fb801e125f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797e51a0_0 .net "ALUSrcD", 0 0, o0x7fb801e125f8;  0 drivers
o0x7fb801e12628 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797e5240_0 .net "BNEType", 0 0, o0x7fb801e12628;  0 drivers
o0x7fb801e12658 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557f797e5300_0 .net "PCReg", 31 0, o0x7fb801e12658;  0 drivers
v0x557f797e53e0_0 .var "PCSrcD", 0 0;
v0x557f797e54a0_0 .var "PCbranchD", 31 0;
v0x557f797e5580_0 .var "RdD", 4 0;
v0x557f797e5660_0 .var "RsD", 4 0;
v0x557f797e57d0_0 .var "RtD", 4 0;
v0x557f797e58b0_0 .var "branchD", 0 0;
o0x7fb801e12268 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797e5970_0 .net "clk", 0 0, o0x7fb801e12268;  0 drivers
v0x557f797e5a10_0 .var "data1", 31 0;
v0x557f797e5ad0_0 .var "data2", 31 0;
v0x557f797e5bb0_0 .var "data2_temp", 31 0;
v0x557f797e5c90_0 .var "equalD", 0 0;
v0x557f797e5d50_0 .var "flag1", 0 0;
v0x557f797e5f20_0 .var "flag2", 0 0;
v0x557f797e5fe0_0 .net "flagOutput", 0 0, v0x557f797e4680_0;  1 drivers
v0x557f797e60b0_0 .var "hazardDetected", 0 0;
v0x557f797e6150_0 .var "index", 4 0;
o0x7fb801e128f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557f797e6240_0 .net "instruction", 31 0, o0x7fb801e128f8;  0 drivers
v0x557f797e6300_0 .var "notEqualD", 0 0;
o0x7fb801e12328 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797e63c0_0 .net "readEnable", 0 0, o0x7fb801e12328;  0 drivers
v0x557f797e6490_0 .var "signExtended", 31 0;
o0x7fb801e12388 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557f797e6550_0 .net "valueInput", 31 0, o0x7fb801e12388;  0 drivers
v0x557f797e6640_0 .net "valueOutput", 31 0, v0x557f797e4d20_0;  1 drivers
o0x7fb801e123e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797e6710_0 .net "writeEnable", 0 0, o0x7fb801e123e8;  0 drivers
S_0x557f797e4360 .scope module, "regFile" "registerFile" 11 53, 12 7 0, S_0x557f797990a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "index"
    .port_info 2 /INPUT 32 "valueInput"
    .port_info 3 /OUTPUT 32 "valueOutput"
    .port_info 4 /INPUT 1 "readEnable"
    .port_info 5 /INPUT 1 "writeEnable"
    .port_info 6 /INPUT 1 "regWriteW"
    .port_info 7 /OUTPUT 1 "flagOutput"
v0x557f797e45a0_0 .net "clk", 0 0, o0x7fb801e12268;  alias, 0 drivers
v0x557f797e4680_0 .var "flagOutput", 0 0;
v0x557f797e4740_0 .var/i "i", 31 0;
v0x557f797e4830_0 .net "index", 4 0, v0x557f797e6150_0;  1 drivers
v0x557f797e4910_0 .net "readEnable", 0 0, o0x7fb801e12328;  alias, 0 drivers
v0x557f797e4a20 .array "regFlags", 0 31, 0 0;
o0x7fb801e12358 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797e4ac0_0 .net "regWriteW", 0 0, o0x7fb801e12358;  0 drivers
v0x557f797e4b80 .array "registers", 0 31, 31 0;
v0x557f797e4c40_0 .net "valueInput", 31 0, o0x7fb801e12388;  alias, 0 drivers
v0x557f797e4d20_0 .var "valueOutput", 31 0;
v0x557f797e4e00_0 .net "writeEnable", 0 0, o0x7fb801e123e8;  alias, 0 drivers
E_0x557f797e1b70 .event posedge, v0x557f797e45a0_0;
S_0x557f7973d770 .scope module, "instructionExecution" "instructionExecution" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INOUT 1 "regWriteE"
    .port_info 2 /INOUT 1 "memToRegE"
    .port_info 3 /INOUT 1 "memWriteE"
    .port_info 4 /INPUT 4 "ALUControlE"
    .port_info 5 /INPUT 2 "ALUOpE"
    .port_info 6 /INPUT 1 "ALUSrcE"
    .port_info 7 /INPUT 1 "regDstE"
    .port_info 8 /INPUT 32 "signImmE"
    .port_info 9 /INPUT 5 "RsE"
    .port_info 10 /INPUT 5 "RtE"
    .port_info 11 /INPUT 5 "RdE"
    .port_info 12 /OUTPUT 5 "writeRegE"
    .port_info 13 /OUTPUT 32 "AluOutE"
    .port_info 14 /INPUT 32 "value1"
    .port_info 15 /INPUT 32 "value2"
    .port_info 16 /OUTPUT 32 "SrcAE"
    .port_info 17 /OUTPUT 32 "SrcBE"
o0x7fb801e12c88 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x557f797e6a20_0 .net "ALUControlE", 3 0, o0x7fb801e12c88;  0 drivers
o0x7fb801e12cb8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x557f797e6b20_0 .net "ALUOpE", 1 0, o0x7fb801e12cb8;  0 drivers
o0x7fb801e12ce8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797e6c00_0 .net "ALUSrcE", 0 0, o0x7fb801e12ce8;  0 drivers
o0x7fb801e12d18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557f797e6cd0_0 .net "AluOutE", 31 0, o0x7fb801e12d18;  0 drivers
o0x7fb801e12d48 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x557f797e6db0_0 .net "RdE", 4 0, o0x7fb801e12d48;  0 drivers
o0x7fb801e12d78 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x557f797e6e90_0 .net "RsE", 4 0, o0x7fb801e12d78;  0 drivers
o0x7fb801e12da8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x557f797e6f70_0 .net "RtE", 4 0, o0x7fb801e12da8;  0 drivers
v0x557f797e7050_0 .var "SrcAE", 31 0;
v0x557f797e7130_0 .var "SrcBE", 31 0;
v0x557f797e7210_0 .var "WriteDataE", 31 0;
o0x7fb801e12e68 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797e72f0_0 .net "branchD", 0 0, o0x7fb801e12e68;  0 drivers
o0x7fb801e12e98 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797e73b0_0 .net "clk", 0 0, o0x7fb801e12e98;  0 drivers
o0x7fb801e12ec8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797e7470_0 .net "memToRegE", 0 0, o0x7fb801e12ec8;  0 drivers
o0x7fb801e12ef8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797e7530_0 .net "memWriteE", 0 0, o0x7fb801e12ef8;  0 drivers
o0x7fb801e12f28 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797e75f0_0 .net "regDstE", 0 0, o0x7fb801e12f28;  0 drivers
o0x7fb801e12f58 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797e76b0_0 .net "regWriteE", 0 0, o0x7fb801e12f58;  0 drivers
o0x7fb801e12f88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557f797e7770_0 .net "signImmE", 31 0, o0x7fb801e12f88;  0 drivers
o0x7fb801e12fb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557f797e7960_0 .net "value1", 31 0, o0x7fb801e12fb8;  0 drivers
o0x7fb801e12fe8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557f797e7a40_0 .net "value2", 31 0, o0x7fb801e12fe8;  0 drivers
v0x557f797e7b20_0 .var "writeRegE", 4 0;
E_0x557f797e69a0 .event posedge, v0x557f797e73b0_0;
S_0x557f7973d190 .scope module, "memToWBReg" "memToWBReg" 14 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "regWriteM"
    .port_info 1 /INPUT 1 "memToRegM"
    .port_info 2 /INPUT 32 "readDataM"
    .port_info 3 /INPUT 32 "ALUOut"
    .port_info 4 /INPUT 5 "writeRegM"
    .port_info 5 /OUTPUT 1 "regWriteW"
    .port_info 6 /OUTPUT 1 "memToRegW"
    .port_info 7 /OUTPUT 32 "readDataW"
    .port_info 8 /OUTPUT 32 "ALUOutW"
    .port_info 9 /OUTPUT 5 "writeRegW"
    .port_info 10 /INPUT 1 "clk"
o0x7fb801e133a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557f797c9040_0 .net "ALUOut", 31 0, o0x7fb801e133a8;  0 drivers
v0x557f797e7fc0_0 .var "ALUOutW", 31 0;
o0x7fb801e13408 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797e80a0_0 .net "clk", 0 0, o0x7fb801e13408;  0 drivers
o0x7fb801e13438 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797e8140_0 .net "memToRegM", 0 0, o0x7fb801e13438;  0 drivers
v0x557f797e8200_0 .var "memToRegW", 0 0;
o0x7fb801e13498 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557f797e82c0_0 .net "readDataM", 31 0, o0x7fb801e13498;  0 drivers
v0x557f797e83a0_0 .var "readDataW", 31 0;
o0x7fb801e134f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797e8480_0 .net "regWriteM", 0 0, o0x7fb801e134f8;  0 drivers
v0x557f797e8540_0 .var "regWriteW", 0 0;
o0x7fb801e13558 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x557f797e8600_0 .net "writeRegM", 4 0, o0x7fb801e13558;  0 drivers
v0x557f797e86e0_0 .var "writeRegW", 4 0;
E_0x557f797e7ee0 .event posedge, v0x557f797e80a0_0;
S_0x557f79799880 .scope module, "memory" "memory" 15 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "regWriteM"
    .port_info 2 /INPUT 1 "memToRegM"
    .port_info 3 /INPUT 1 "memWriteM"
    .port_info 4 /INOUT 32 "ALUOutM"
    .port_info 5 /INPUT 32 "writeDataM"
    .port_info 6 /INPUT 5 "writeRegM"
    .port_info 7 /OUTPUT 1 "active"
    .port_info 8 /OUTPUT 32 "readDataM"
L_0x557f797fcae0 .functor BUFZ 32, v0x557f797e9820_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7fb801e13a68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557f797e9560_0 .net "ALUOutM", 31 0, o0x7fb801e13a68;  0 drivers
v0x557f797e9660_0 .var "active", 0 0;
v0x557f797e9720_0 .net "address", 31 0, L_0x557f797fcae0;  1 drivers
v0x557f797e9820_0 .var "address_reg", 31 0;
o0x7fb801e137f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797e98c0_0 .net "clk", 0 0, o0x7fb801e137f8;  0 drivers
o0x7fb801e13ac8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797e9960_0 .net "memToRegM", 0 0, o0x7fb801e13ac8;  0 drivers
o0x7fb801e13918 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797e9a00_0 .net "memWriteM", 0 0, o0x7fb801e13918;  0 drivers
v0x557f797e9ad0_0 .net "readDataM", 31 0, L_0x557f797fbfc0;  1 drivers
o0x7fb801e13af8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797e9ba0_0 .net "regWriteM", 0 0, o0x7fb801e13af8;  0 drivers
o0x7fb801e13888 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557f797e9cd0_0 .net "writeDataM", 31 0, o0x7fb801e13888;  0 drivers
o0x7fb801e13b28 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x557f797e9da0_0 .net "writeRegM", 4 0, o0x7fb801e13b28;  0 drivers
S_0x557f797e8920 .scope module, "dataMem" "dataMemory" 15 18, 16 3 0, S_0x557f79799880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "active"
    .port_info 2 /INPUT 1 "rw"
    .port_info 3 /INPUT 32 "indexData"
    .port_info 4 /OUTPUT 32 "outputMem"
    .port_info 5 /INPUT 32 "inputMem"
L_0x557f797fbfc0 .functor BUFZ 32, v0x557f797e9230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557f797e8c20_0 .net "active", 0 0, v0x557f797e9660_0;  1 drivers
v0x557f797e8d00_0 .net "clk", 0 0, o0x7fb801e137f8;  alias, 0 drivers
v0x557f797e8dc0_0 .var/i "i", 31 0;
v0x557f797e8e80_0 .net "indexData", 31 0, L_0x557f797fcae0;  alias, 1 drivers
v0x557f797e8f60_0 .net "inputMem", 31 0, o0x7fb801e13888;  alias, 0 drivers
v0x557f797e9090 .array "memData", 0 511, 31 0;
v0x557f797e9150_0 .net "outputMem", 31 0, L_0x557f797fbfc0;  alias, 1 drivers
v0x557f797e9230_0 .var "outputMemReg", 31 0;
v0x557f797e9310_0 .net "rw", 0 0, o0x7fb801e13918;  alias, 0 drivers
E_0x557f797e8ba0 .event posedge, v0x557f797e8d00_0;
S_0x557f79796c40 .scope module, "programCounter" "programCounter" 17 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inpPC"
    .port_info 1 /OUTPUT 32 "outPC"
    .port_info 2 /INPUT 1 "writeEnable"
L_0x557f797fcba0 .functor BUFZ 32, v0x557f797ea1a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7fb801e13d08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557f797e9fc0_0 .net "inpPC", 31 0, o0x7fb801e13d08;  0 drivers
v0x557f797ea0c0_0 .net "outPC", 31 0, L_0x557f797fcba0;  1 drivers
v0x557f797ea1a0_0 .var "outPCReg", 31 0;
o0x7fb801e13d98 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797ea290_0 .net "writeEnable", 0 0, o0x7fb801e13d98;  0 drivers
E_0x557f797e8ac0 .event edge, v0x557f797ea290_0, v0x557f797e9fc0_0;
S_0x557f79795da0 .scope module, "writeBack" "writeBack" 18 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "memToRegW"
    .port_info 1 /INPUT 1 "regWriteW"
    .port_info 2 /INPUT 32 "readDataW"
    .port_info 3 /INPUT 32 "ALUOutW"
    .port_info 4 /OUTPUT 32 "resultW"
    .port_info 5 /INPUT 1 "clk"
L_0x557f797fcc10 .functor BUFZ 32, v0x557f797eb710_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7fb801e14188 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557f797eb1a0_0 .net "ALUOutW", 31 0, o0x7fb801e14188;  0 drivers
o0x7fb801e13ee8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x557f797eb2a0_0 .net "WriteRegW", 4 0, o0x7fb801e13ee8;  0 drivers
o0x7fb801e13e58 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797eb360_0 .net "clk", 0 0, o0x7fb801e13e58;  0 drivers
o0x7fb801e141b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797eb460_0 .net "memToRegW", 0 0, o0x7fb801e141b8;  0 drivers
o0x7fb801e141e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557f797eb500_0 .net "readDataW", 31 0, o0x7fb801e141e8;  0 drivers
o0x7fb801e13fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797eb5a0_0 .net "regWriteW", 0 0, o0x7fb801e13fd8;  0 drivers
v0x557f797eb640_0 .net "resultW", 31 0, L_0x557f797fcc10;  1 drivers
v0x557f797eb710_0 .var "resultW_reg", 31 0;
S_0x557f797ea3d0 .scope module, "regFile" "registerFile" 18 13, 12 7 0, S_0x557f79795da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "index"
    .port_info 2 /INPUT 32 "valueInput"
    .port_info 3 /OUTPUT 32 "valueOutput"
    .port_info 4 /INPUT 1 "readEnable"
    .port_info 5 /INPUT 1 "writeEnable"
    .port_info 6 /INPUT 1 "regWriteW"
    .port_info 7 /OUTPUT 1 "flagOutput"
v0x557f797ea6f0_0 .net "clk", 0 0, o0x7fb801e13e58;  alias, 0 drivers
v0x557f797ea7d0_0 .var "flagOutput", 0 0;
v0x557f797ea890_0 .var/i "i", 31 0;
v0x557f797ea980_0 .net "index", 4 0, o0x7fb801e13ee8;  alias, 0 drivers
o0x7fb801e13f18 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797eaa60_0 .net "readEnable", 0 0, o0x7fb801e13f18;  0 drivers
v0x557f797eab70 .array "regFlags", 0 31, 0 0;
o0x7fb801e13f48 .functor BUFZ 1, C4<z>; HiZ drive
v0x557f797eac10_0 .net "regWriteW", 0 0, o0x7fb801e13f48;  0 drivers
v0x557f797eacd0 .array "registers", 0 31, 31 0;
v0x557f797ead90_0 .net "valueInput", 31 0, L_0x557f797fcc10;  alias, 1 drivers
v0x557f797eaf00_0 .var "valueOutput", 31 0;
v0x557f797eafe0_0 .net "writeEnable", 0 0, o0x7fb801e13fd8;  alias, 0 drivers
E_0x557f797ea670 .event posedge, v0x557f797ea6f0_0;
    .scope S_0x557f79742950;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557f797dd1e0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x557f79742950;
T_1 ;
    %wait E_0x557f7973c5f0;
    %load/vec4 v0x557f797dd040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x557f797dd2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x557f797dcdb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x557f7975df70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x557f797dccd0_0, 0, 32;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x557f797dce50_0;
    %store/vec4 v0x557f797dccd0_0, 0, 32;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x557f7975df70_0;
    %store/vec4 v0x557f797dccd0_0, 0, 32;
T_1.3 ;
T_1.0 ;
    %vpi_call 3 34 "$display", "%0d", v0x557f797dd1e0_0 {0 0 0};
    %vpi_call 3 35 "$display", "%0d", v0x557f7975df70_0 {0 0 0};
    %delay 2, 0;
    %vpi_call 3 36 "$display", "%0b", v0x557f797dd100_0 {0 0 0};
    %jmp T_1;
    .thread T_1;
    .scope S_0x557f79742950;
T_2 ;
    %wait E_0x557f797b3690;
    %load/vec4 v0x557f797dccd0_0;
    %store/vec4 v0x557f797dd1e0_0, 0, 32;
    %jmp T_2;
    .thread T_2;
    .scope S_0x557f797cb570;
T_3 ;
    %wait E_0x557f797433f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557f797dda50_0, 0;
    %load/vec4 v0x557f797dd4f0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0x557f797dd970_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557f797dd750_0, 0;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x557f797ddb10_0;
    %load/vec4 v0x557f797ddc80_0;
    %add;
    %assign/vec4 v0x557f797dd750_0, 0;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x557f797ddb10_0;
    %load/vec4 v0x557f797ddc80_0;
    %sub;
    %assign/vec4 v0x557f797dd750_0, 0;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x557f797ddb10_0;
    %load/vec4 v0x557f797ddc80_0;
    %and;
    %assign/vec4 v0x557f797dd750_0, 0;
    %jmp T_3.10;
T_3.7 ;
    %load/vec4 v0x557f797ddb10_0;
    %load/vec4 v0x557f797ddc80_0;
    %or;
    %assign/vec4 v0x557f797dd750_0, 0;
    %jmp T_3.10;
T_3.8 ;
    %load/vec4 v0x557f797ddb10_0;
    %load/vec4 v0x557f797ddc80_0;
    %mul;
    %assign/vec4 v0x557f797dd750_0, 0;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v0x557f797ddb10_0;
    %load/vec4 v0x557f797ddc80_0;
    %add;
    %assign/vec4 v0x557f797dd750_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x557f797ddb10_0;
    %load/vec4 v0x557f797ddc80_0;
    %sub;
    %assign/vec4 v0x557f797dd750_0, 0;
    %load/vec4 v0x557f797dd750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557f797dda50_0, 0;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %load/vec4 v0x557f797dda50_0;
    %load/vec4 v0x557f797dd7f0_0;
    %and;
    %store/vec4 v0x557f797dd6b0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x557f797c9290;
T_4 ;
    %wait E_0x557f79744470;
    %load/vec4 v0x557f797df160_0;
    %store/vec4 v0x557f797df220_0, 0, 1;
    %load/vec4 v0x557f797debd0_0;
    %store/vec4 v0x557f797dec90_0, 0, 1;
    %load/vec4 v0x557f797dee60_0;
    %store/vec4 v0x557f797def20_0, 0, 1;
    %load/vec4 v0x557f797dde80_0;
    %store/vec4 v0x557f797ddf80_0, 0, 4;
    %load/vec4 v0x557f797de060_0;
    %store/vec4 v0x557f797de100_0, 0, 1;
    %load/vec4 v0x557f797defe0_0;
    %store/vec4 v0x557f797df0a0_0, 0, 1;
    %load/vec4 v0x557f797de380_0;
    %store/vec4 v0x557f797de460_0, 0, 5;
    %load/vec4 v0x557f797de540_0;
    %store/vec4 v0x557f797de6b0_0, 0, 5;
    %load/vec4 v0x557f797de1c0_0;
    %store/vec4 v0x557f797de2a0_0, 0, 5;
    %load/vec4 v0x557f797de850_0;
    %store/vec4 v0x557f797de930_0, 0, 32;
    %load/vec4 v0x557f797dea10_0;
    %store/vec4 v0x557f797deaf0_0, 0, 32;
    %load/vec4 v0x557f797df2e0_0;
    %store/vec4 v0x557f797df3c0_0, 0, 32;
    %jmp T_4;
    .thread T_4;
    .scope S_0x557f797539b0;
T_5 ;
    %wait E_0x557f7973ca30;
    %load/vec4 v0x557f797dfe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557f797df800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557f797df9e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x557f797dfb60_0;
    %assign/vec4 v0x557f797df800_0, 0;
    %load/vec4 v0x557f797dfd20_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x557f797df9e0_0, 0;
T_5.1 ;
    %load/vec4 v0x557f797df800_0;
    %assign/vec4 v0x557f797dfc40_0, 0;
    %load/vec4 v0x557f797df9e0_0;
    %assign/vec4 v0x557f797df900_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x557f797c69c0;
T_6 ;
    %wait E_0x557f79743710;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x557f797e00c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557f797e07f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557f797e05b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557f797e0670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557f797e01a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557f797e0730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557f797e0300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557f797e0240_0, 0;
    %load/vec4 v0x557f797e04d0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x557f797e00c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557f797e0730_0, 0;
    %jmp T_6.6;
T_6.1 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x557f797e00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557f797e07f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557f797e0300_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x557f797e00c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557f797e0240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557f797e07f0_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557f797e05b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557f797e01a0_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557f797e07f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557f797e0670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557f797e01a0_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557f797e01a0_0, 0, 1;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %load/vec4 v0x557f797e00c0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %jmp T_6.10;
T_6.7 ;
    %load/vec4 v0x557f797e04d0_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %jmp T_6.17;
T_6.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x557f797dffc0_0, 0;
    %jmp T_6.17;
T_6.12 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x557f797dffc0_0, 0;
    %jmp T_6.17;
T_6.13 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557f797dffc0_0, 0;
    %jmp T_6.17;
T_6.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x557f797dffc0_0, 0;
    %jmp T_6.17;
T_6.15 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x557f797dffc0_0, 0;
    %jmp T_6.17;
T_6.16 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x557f797dffc0_0, 0;
    %jmp T_6.17;
T_6.17 ;
    %pop/vec4 1;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x557f797dffc0_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x557f797dffc0_0, 0;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x557f79799f00;
T_7 ;
    %wait E_0x557f797cb740;
    %load/vec4 v0x557f797e0fd0_0;
    %store/vec4 v0x557f797e1090_0, 0, 1;
    %load/vec4 v0x557f797e0cd0_0;
    %store/vec4 v0x557f797e0d90_0, 0, 1;
    %load/vec4 v0x557f797e0e50_0;
    %store/vec4 v0x557f797e0f10_0, 0, 1;
    %load/vec4 v0x557f797e13a0_0;
    %store/vec4 v0x557f797e1480_0, 0, 5;
    %load/vec4 v0x557f797e0a50_0;
    %store/vec4 v0x557f797e0b50_0, 0, 32;
    %load/vec4 v0x557f797e11e0_0;
    %store/vec4 v0x557f797e12c0_0, 0, 32;
    %jmp T_7;
    .thread T_7;
    .scope S_0x557f797e1980;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557f797e2350_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x557f797e1980;
T_9 ;
    %wait E_0x557f797e1ce0;
    %load/vec4 v0x557f797e21b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x557f797e2430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x557f797e1f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x557f797e1d40_0;
    %addi 4, 0, 32;
    %store/vec4 v0x557f797e1e40_0, 0, 32;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v0x557f797e1fc0_0;
    %store/vec4 v0x557f797e1e40_0, 0, 32;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x557f797e1d40_0;
    %store/vec4 v0x557f797e1e40_0, 0, 32;
T_9.3 ;
T_9.0 ;
    %vpi_call 3 34 "$display", "%0d", v0x557f797e2350_0 {0 0 0};
    %vpi_call 3 35 "$display", "%0d", v0x557f797e1d40_0 {0 0 0};
    %delay 2, 0;
    %vpi_call 3 36 "$display", "%0b", v0x557f797e2270_0 {0 0 0};
    %jmp T_9;
    .thread T_9;
    .scope S_0x557f797e1980;
T_10 ;
    %wait E_0x557f797e1c60;
    %load/vec4 v0x557f797e1e40_0;
    %store/vec4 v0x557f797e2350_0, 0, 32;
    %jmp T_10;
    .thread T_10;
    .scope S_0x557f797e26a0;
T_11 ;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 6, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 34, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 24, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 34, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 24, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 34, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 24, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 34, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 24, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 34, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 24, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 34, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 24, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e3920, 0, 4;
    %end;
    .thread T_11;
    .scope S_0x557f797996c0;
T_12 ;
    %vpi_call 8 8 "$dumpfile", "testbenchfinal.vcd" {0 0 0};
    %vpi_call 8 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x557f797996c0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557f797e41d0_0, 0, 1;
    %pushi/vec4 50, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 50, 0;
    %load/vec4 v0x557f797e41d0_0;
    %inv;
    %store/vec4 v0x557f797e41d0_0, 0, 1;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %end;
    .thread T_12;
    .scope S_0x557f797996c0;
T_13 ;
    %wait E_0x557f797e1700;
    %vpi_call 8 15 "$display", "%0d", v0x557f797e42c0_0 {0 0 0};
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x557f797e4360;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557f797e4740_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x557f797e4740_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x557f797e4740_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e4a20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x557f797e4740_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e4b80, 0, 4;
    %load/vec4 v0x557f797e4740_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557f797e4740_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .thread T_14;
    .scope S_0x557f797e4360;
T_15 ;
    %wait E_0x557f797e1b70;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e4b80, 0, 4;
    %load/vec4 v0x557f797e4910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x557f797e4830_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x557f797e4b80, 4;
    %assign/vec4 v0x557f797e4d20_0, 0;
T_15.0 ;
    %load/vec4 v0x557f797e4e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x557f797e4c40_0;
    %load/vec4 v0x557f797e4830_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e4b80, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x557f797e4830_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e4a20, 0, 4;
T_15.2 ;
    %load/vec4 v0x557f797e4830_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x557f797e4a20, 4;
    %assign/vec4 v0x557f797e4680_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x557f797990a0;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557f797e60b0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x557f797990a0;
T_17 ;
    %wait E_0x557f797e1b70;
    %load/vec4 v0x557f797e6240_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x557f797e6150_0, 0;
    %delay 2, 0;
    %load/vec4 v0x557f797e6640_0;
    %assign/vec4 v0x557f797e5a10_0, 0;
    %delay 4, 0;
    %load/vec4 v0x557f797e5fe0_0;
    %assign/vec4 v0x557f797e5d50_0, 0;
    %delay 6, 0;
    %load/vec4 v0x557f797e6240_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x557f797e6150_0, 0;
    %delay 8, 0;
    %load/vec4 v0x557f797e5fe0_0;
    %assign/vec4 v0x557f797e5f20_0, 0;
    %delay 10, 0;
    %load/vec4 v0x557f797e6640_0;
    %assign/vec4 v0x557f797e5bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557f797e60b0_0, 0;
    %load/vec4 v0x557f797e6240_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v0x557f797e5d50_0;
    %nor/r;
    %load/vec4 v0x557f797e5f20_0;
    %nor/r;
    %or;
    %assign/vec4 v0x557f797e60b0_0, 0;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v0x557f797e5d50_0;
    %nor/r;
    %assign/vec4 v0x557f797e60b0_0, 0;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x557f797e5d50_0;
    %nor/r;
    %assign/vec4 v0x557f797e60b0_0, 0;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v0x557f797e5d50_0;
    %nor/r;
    %assign/vec4 v0x557f797e60b0_0, 0;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %load/vec4 v0x557f797e6240_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x557f797e6240_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557f797e6240_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557f797e6240_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557f797e6240_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557f797e6240_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557f797e6240_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557f797e6240_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557f797e6240_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557f797e6240_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557f797e6240_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557f797e6240_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557f797e6240_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557f797e6240_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557f797e6240_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557f797e6240_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557f797e6240_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557f797e6490_0, 0, 32;
    %load/vec4 v0x557f797e5300_0;
    %load/vec4 v0x557f797e6490_0;
    %muli 4, 0, 32;
    %add;
    %subi 4, 0, 32;
    %assign/vec4 v0x557f797e54a0_0, 0;
    %load/vec4 v0x557f797e51a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.5, 8;
    %load/vec4 v0x557f797e6490_0;
    %store/vec4 v0x557f797e5ad0_0, 0, 32;
    %jmp T_17.6;
T_17.5 ;
    %load/vec4 v0x557f797e5bb0_0;
    %store/vec4 v0x557f797e5ad0_0, 0, 32;
T_17.6 ;
    %load/vec4 v0x557f797e6240_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x557f797e5660_0, 0, 5;
    %load/vec4 v0x557f797e6240_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x557f797e57d0_0, 0, 5;
    %load/vec4 v0x557f797e6240_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x557f797e5580_0, 0, 5;
    %load/vec4 v0x557f797e5a10_0;
    %load/vec4 v0x557f797e5bb0_0;
    %sub;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x557f797e5c90_0, 0, 1;
    %load/vec4 v0x557f797e5a10_0;
    %load/vec4 v0x557f797e5bb0_0;
    %sub;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0x557f797e6300_0, 0, 1;
    %load/vec4 v0x557f797e6240_0;
    %parti/s 6, 26, 6;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_17.7, 4;
    %load/vec4 v0x557f797e58b0_0;
    %load/vec4 v0x557f797e5c90_0;
    %and;
    %store/vec4 v0x557f797e53e0_0, 0, 1;
T_17.7 ;
    %load/vec4 v0x557f797e6240_0;
    %parti/s 6, 26, 6;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_17.9, 4;
    %load/vec4 v0x557f797e5240_0;
    %load/vec4 v0x557f797e6300_0;
    %and;
    %store/vec4 v0x557f797e53e0_0, 0, 1;
T_17.9 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x557f7973d770;
T_18 ;
    %wait E_0x557f797e69a0;
    %load/vec4 v0x557f797e7960_0;
    %assign/vec4 v0x557f797e7050_0, 0;
    %load/vec4 v0x557f797e7a40_0;
    %assign/vec4 v0x557f797e7210_0, 0;
    %load/vec4 v0x557f797e6c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %jmp T_18.2;
T_18.0 ;
    %load/vec4 v0x557f797e7a40_0;
    %assign/vec4 v0x557f797e7130_0, 0;
    %jmp T_18.2;
T_18.1 ;
    %load/vec4 v0x557f797e7770_0;
    %assign/vec4 v0x557f797e7130_0, 0;
    %jmp T_18.2;
T_18.2 ;
    %pop/vec4 1;
    %load/vec4 v0x557f797e75f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %jmp T_18.5;
T_18.3 ;
    %load/vec4 v0x557f797e6f70_0;
    %assign/vec4 v0x557f797e7b20_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x557f797e6db0_0;
    %assign/vec4 v0x557f797e7b20_0, 0;
    %jmp T_18.5;
T_18.5 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x557f7973d190;
T_19 ;
    %wait E_0x557f797e7ee0;
    %load/vec4 v0x557f797e8480_0;
    %store/vec4 v0x557f797e8540_0, 0, 1;
    %load/vec4 v0x557f797e8140_0;
    %store/vec4 v0x557f797e8200_0, 0, 1;
    %load/vec4 v0x557f797e8600_0;
    %store/vec4 v0x557f797e86e0_0, 0, 5;
    %load/vec4 v0x557f797e82c0_0;
    %store/vec4 v0x557f797e83a0_0, 0, 32;
    %load/vec4 v0x557f797c9040_0;
    %store/vec4 v0x557f797e7fc0_0, 0, 32;
    %jmp T_19;
    .thread T_19;
    .scope S_0x557f797e8920;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557f797e8dc0_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x557f797e8dc0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x557f797e8dc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e9090, 0, 4;
    %load/vec4 v0x557f797e8dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557f797e8dc0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %end;
    .thread T_20;
    .scope S_0x557f797e8920;
T_21 ;
    %wait E_0x557f797e8ba0;
    %delay 2, 0;
    %vpi_call 16 26 "$display", "%0d", &A<v0x557f797e9090, 1> {0 0 0};
    %delay 2, 0;
    %vpi_call 16 27 "$display", "%0d", &A<v0x557f797e9090, 0> {0 0 0};
    %load/vec4 v0x557f797e8c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x557f797e9310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %jmp T_21.4;
T_21.2 ;
    %ix/getv 4, v0x557f797e8e80_0;
    %load/vec4a v0x557f797e9090, 4;
    %store/vec4 v0x557f797e9230_0, 0, 32;
    %jmp T_21.4;
T_21.3 ;
    %load/vec4 v0x557f797e8f60_0;
    %ix/getv 3, v0x557f797e8e80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797e9090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557f797e9230_0, 0, 32;
    %jmp T_21.4;
T_21.4 ;
    %pop/vec4 1;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x557f79799880;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557f797e9660_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x557f79799880;
T_23 ;
    %wait E_0x557f797e8ba0;
    %load/vec4 v0x557f797e9a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %jmp T_23.2;
T_23.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557f797e9820_0, 0;
    %jmp T_23.2;
T_23.1 ;
    %load/vec4 v0x557f797e9560_0;
    %assign/vec4 v0x557f797e9820_0, 0;
    %jmp T_23.2;
T_23.2 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x557f79796c40;
T_24 ;
    %wait E_0x557f797e8ac0;
    %load/vec4 v0x557f797ea290_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x557f797e9fc0_0;
    %store/vec4 v0x557f797ea1a0_0, 0, 32;
    %jmp T_24.1;
T_24.1 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x557f797ea3d0;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557f797ea890_0, 0, 32;
T_25.0 ;
    %load/vec4 v0x557f797ea890_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_25.1, 5;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x557f797ea890_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797eab70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x557f797ea890_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797eacd0, 0, 4;
    %load/vec4 v0x557f797ea890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557f797ea890_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %end;
    .thread T_25;
    .scope S_0x557f797ea3d0;
T_26 ;
    %wait E_0x557f797ea670;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797eacd0, 0, 4;
    %load/vec4 v0x557f797eaa60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x557f797ea980_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x557f797eacd0, 4;
    %assign/vec4 v0x557f797eaf00_0, 0;
T_26.0 ;
    %load/vec4 v0x557f797eafe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x557f797ead90_0;
    %load/vec4 v0x557f797ea980_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797eacd0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x557f797ea980_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557f797eab70, 0, 4;
T_26.2 ;
    %load/vec4 v0x557f797ea980_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x557f797eab70, 4;
    %assign/vec4 v0x557f797ea7d0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x557f79795da0;
T_27 ;
    %wait E_0x557f797ea670;
    %load/vec4 v0x557f797eb460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x557f797eb500_0;
    %assign/vec4 v0x557f797eb710_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x557f797eb1a0_0;
    %assign/vec4 v0x557f797eb710_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "ALU.v";
    "instructionFetch.v";
    "IDtoExe.v";
    "IFtoIDReg.v";
    "controlUnit.v";
    "exeToMemReg.v";
    "finalTestBench.v";
    "topLevel.v";
    "instructionMemory.v";
    "instructionDecode.v";
    "registerFile.v";
    "instructionExecution.v";
    "memToWBReg.v";
    "memory.v";
    "dataMemory.v";
    "programCounter.v";
    "writeBack.v";
