
RTOSImplementation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e98  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08002fa4  08002fa4  00012fa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003044  08003044  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08003044  08003044  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003044  08003044  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003044  08003044  00013044  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003048  08003048  00013048  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800304c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001fc  20000074  080030c0  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000270  080030c0  00020270  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c953  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e5b  00000000  00000000  0002c9f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c68  00000000  00000000  0002e850  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b78  00000000  00000000  0002f4b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001866e  00000000  00000000  00030030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e793  00000000  00000000  0004869e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088646  00000000  00000000  00056e31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000df477  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003630  00000000  00000000  000df4c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000074 	.word	0x20000074
 8000128:	00000000 	.word	0x00000000
 800012c:	08002f8c 	.word	0x08002f8c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000078 	.word	0x20000078
 8000148:	08002f8c 	.word	0x08002f8c

0800014c <button_reading>:
GPIO_PinState buffer2 = BUTTON_RELEASED;
GPIO_PinState stbl_rec = BUTTON_RELEASED;

enum flagButton button_state = BUTTON_RELEASED;

void button_reading() {
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	buffer1 = buffer2;
 8000150:	4b0b      	ldr	r3, [pc, #44]	; (8000180 <button_reading+0x34>)
 8000152:	781a      	ldrb	r2, [r3, #0]
 8000154:	4b0b      	ldr	r3, [pc, #44]	; (8000184 <button_reading+0x38>)
 8000156:	701a      	strb	r2, [r3, #0]
	buffer2 = HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin);
 8000158:	2101      	movs	r1, #1
 800015a:	480b      	ldr	r0, [pc, #44]	; (8000188 <button_reading+0x3c>)
 800015c:	f001 f85a 	bl	8001214 <HAL_GPIO_ReadPin>
 8000160:	4603      	mov	r3, r0
 8000162:	461a      	mov	r2, r3
 8000164:	4b06      	ldr	r3, [pc, #24]	; (8000180 <button_reading+0x34>)
 8000166:	701a      	strb	r2, [r3, #0]
	if (buffer1 == buffer2)
 8000168:	4b06      	ldr	r3, [pc, #24]	; (8000184 <button_reading+0x38>)
 800016a:	781a      	ldrb	r2, [r3, #0]
 800016c:	4b04      	ldr	r3, [pc, #16]	; (8000180 <button_reading+0x34>)
 800016e:	781b      	ldrb	r3, [r3, #0]
 8000170:	429a      	cmp	r2, r3
 8000172:	d103      	bne.n	800017c <button_reading+0x30>
		stbl_rec = buffer1;
 8000174:	4b03      	ldr	r3, [pc, #12]	; (8000184 <button_reading+0x38>)
 8000176:	781a      	ldrb	r2, [r3, #0]
 8000178:	4b04      	ldr	r3, [pc, #16]	; (800018c <button_reading+0x40>)
 800017a:	701a      	strb	r2, [r3, #0]
}
 800017c:	bf00      	nop
 800017e:	bd80      	pop	{r7, pc}
 8000180:	20000001 	.word	0x20000001
 8000184:	20000000 	.word	0x20000000
 8000188:	40010c00 	.word	0x40010c00
 800018c:	20000002 	.word	0x20000002

08000190 <is_button_pressed>:

static int is_button_pressed() {
 8000190:	b480      	push	{r7}
 8000192:	af00      	add	r7, sp, #0
	return (stbl_rec == BUTTON_PRESSED);
 8000194:	4b05      	ldr	r3, [pc, #20]	; (80001ac <is_button_pressed+0x1c>)
 8000196:	781b      	ldrb	r3, [r3, #0]
 8000198:	2b00      	cmp	r3, #0
 800019a:	bf0c      	ite	eq
 800019c:	2301      	moveq	r3, #1
 800019e:	2300      	movne	r3, #0
 80001a0:	b2db      	uxtb	r3, r3
}
 80001a2:	4618      	mov	r0, r3
 80001a4:	46bd      	mov	sp, r7
 80001a6:	bc80      	pop	{r7}
 80001a8:	4770      	bx	lr
 80001aa:	bf00      	nop
 80001ac:	20000002 	.word	0x20000002

080001b0 <fsm_button>:

void fsm_button() {
 80001b0:	b580      	push	{r7, lr}
 80001b2:	af00      	add	r7, sp, #0
	switch (button_state) {
 80001b4:	4b11      	ldr	r3, [pc, #68]	; (80001fc <fsm_button+0x4c>)
 80001b6:	781b      	ldrb	r3, [r3, #0]
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d002      	beq.n	80001c2 <fsm_button+0x12>
 80001bc:	2b01      	cmp	r3, #1
 80001be:	d009      	beq.n	80001d4 <fsm_button+0x24>
				button_state = BUTTON_PRESSED;
				SCH_Add_Task(LED_5_Display, 0, 0);
			}
			break;
		default:
			break;
 80001c0:	e019      	b.n	80001f6 <fsm_button+0x46>
			if (!is_button_pressed()) {
 80001c2:	f7ff ffe5 	bl	8000190 <is_button_pressed>
 80001c6:	4603      	mov	r3, r0
 80001c8:	2b00      	cmp	r3, #0
 80001ca:	d111      	bne.n	80001f0 <fsm_button+0x40>
				button_state = BUTTON_RELEASED;
 80001cc:	4b0b      	ldr	r3, [pc, #44]	; (80001fc <fsm_button+0x4c>)
 80001ce:	2201      	movs	r2, #1
 80001d0:	701a      	strb	r2, [r3, #0]
			break;
 80001d2:	e00d      	b.n	80001f0 <fsm_button+0x40>
			if (is_button_pressed()) {
 80001d4:	f7ff ffdc 	bl	8000190 <is_button_pressed>
 80001d8:	4603      	mov	r3, r0
 80001da:	2b00      	cmp	r3, #0
 80001dc:	d00a      	beq.n	80001f4 <fsm_button+0x44>
				button_state = BUTTON_PRESSED;
 80001de:	4b07      	ldr	r3, [pc, #28]	; (80001fc <fsm_button+0x4c>)
 80001e0:	2200      	movs	r2, #0
 80001e2:	701a      	strb	r2, [r3, #0]
				SCH_Add_Task(LED_5_Display, 0, 0);
 80001e4:	2200      	movs	r2, #0
 80001e6:	2100      	movs	r1, #0
 80001e8:	4805      	ldr	r0, [pc, #20]	; (8000200 <fsm_button+0x50>)
 80001ea:	f000 faa7 	bl	800073c <SCH_Add_Task>
			break;
 80001ee:	e001      	b.n	80001f4 <fsm_button+0x44>
			break;
 80001f0:	bf00      	nop
 80001f2:	e000      	b.n	80001f6 <fsm_button+0x46>
			break;
 80001f4:	bf00      	nop
	}
}
 80001f6:	bf00      	nop
 80001f8:	bd80      	pop	{r7, pc}
 80001fa:	bf00      	nop
 80001fc:	20000003 	.word	0x20000003
 8000200:	08000b75 	.word	0x08000b75

08000204 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	b082      	sub	sp, #8
 8000208:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800020a:	f000 fd17 	bl	8000c3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800020e:	f000 f8ab 	bl	8000368 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000212:	f000 f95b 	bl	80004cc <MX_GPIO_Init>
  MX_TIM2_Init();
 8000216:	f000 f8e3 	bl	80003e0 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 800021a:	f000 f92d 	bl	8000478 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 800021e:	4847      	ldr	r0, [pc, #284]	; (800033c <main+0x138>)
 8000220:	f001 fca0 	bl	8001b64 <HAL_TIM_Base_Start_IT>
  SCH_Init();
 8000224:	f000 fa02 	bl	800062c <SCH_Init>

  unsigned char task_index = 0;
 8000228:	2300      	movs	r3, #0
 800022a:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  task_index = SCH_Add_Task(LED_0_Display, 3000, 0);
 800022c:	2200      	movs	r2, #0
 800022e:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8000232:	4843      	ldr	r0, [pc, #268]	; (8000340 <main+0x13c>)
 8000234:	f000 fa82 	bl	800073c <SCH_Add_Task>
 8000238:	4603      	mov	r3, r0
 800023a:	71fb      	strb	r3, [r7, #7]
  HAL_UART_Transmit(&huart2, (uint8_t *)data, sprintf(data, "Task %d is added\r\n", task_index), 1000);
 800023c:	79fb      	ldrb	r3, [r7, #7]
 800023e:	461a      	mov	r2, r3
 8000240:	4940      	ldr	r1, [pc, #256]	; (8000344 <main+0x140>)
 8000242:	4841      	ldr	r0, [pc, #260]	; (8000348 <main+0x144>)
 8000244:	f002 fa28 	bl	8002698 <siprintf>
 8000248:	4603      	mov	r3, r0
 800024a:	b29a      	uxth	r2, r3
 800024c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000250:	493d      	ldr	r1, [pc, #244]	; (8000348 <main+0x144>)
 8000252:	483e      	ldr	r0, [pc, #248]	; (800034c <main+0x148>)
 8000254:	f002 f86e 	bl	8002334 <HAL_UART_Transmit>
  task_index = SCH_Add_Task(LED_1_Display, 1000, 7000);
 8000258:	f641 3258 	movw	r2, #7000	; 0x1b58
 800025c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000260:	483b      	ldr	r0, [pc, #236]	; (8000350 <main+0x14c>)
 8000262:	f000 fa6b 	bl	800073c <SCH_Add_Task>
 8000266:	4603      	mov	r3, r0
 8000268:	71fb      	strb	r3, [r7, #7]
  HAL_UART_Transmit(&huart2, (uint8_t *)data, sprintf(data, "Task %d is added\r\n", task_index), 1000);
 800026a:	79fb      	ldrb	r3, [r7, #7]
 800026c:	461a      	mov	r2, r3
 800026e:	4935      	ldr	r1, [pc, #212]	; (8000344 <main+0x140>)
 8000270:	4835      	ldr	r0, [pc, #212]	; (8000348 <main+0x144>)
 8000272:	f002 fa11 	bl	8002698 <siprintf>
 8000276:	4603      	mov	r3, r0
 8000278:	b29a      	uxth	r2, r3
 800027a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800027e:	4932      	ldr	r1, [pc, #200]	; (8000348 <main+0x144>)
 8000280:	4832      	ldr	r0, [pc, #200]	; (800034c <main+0x148>)
 8000282:	f002 f857 	bl	8002334 <HAL_UART_Transmit>
  task_index = SCH_Add_Task(LED_2_Display, 3000, 5000);
 8000286:	f241 3288 	movw	r2, #5000	; 0x1388
 800028a:	f640 31b8 	movw	r1, #3000	; 0xbb8
 800028e:	4831      	ldr	r0, [pc, #196]	; (8000354 <main+0x150>)
 8000290:	f000 fa54 	bl	800073c <SCH_Add_Task>
 8000294:	4603      	mov	r3, r0
 8000296:	71fb      	strb	r3, [r7, #7]
  HAL_UART_Transmit(&huart2, (uint8_t *)data, sprintf(data, "Task %d is added\r\n", task_index), 1000);
 8000298:	79fb      	ldrb	r3, [r7, #7]
 800029a:	461a      	mov	r2, r3
 800029c:	4929      	ldr	r1, [pc, #164]	; (8000344 <main+0x140>)
 800029e:	482a      	ldr	r0, [pc, #168]	; (8000348 <main+0x144>)
 80002a0:	f002 f9fa 	bl	8002698 <siprintf>
 80002a4:	4603      	mov	r3, r0
 80002a6:	b29a      	uxth	r2, r3
 80002a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80002ac:	4926      	ldr	r1, [pc, #152]	; (8000348 <main+0x144>)
 80002ae:	4827      	ldr	r0, [pc, #156]	; (800034c <main+0x148>)
 80002b0:	f002 f840 	bl	8002334 <HAL_UART_Transmit>
  task_index = SCH_Add_Task(LED_3_Display, 2000, 4000);
 80002b4:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80002b8:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80002bc:	4826      	ldr	r0, [pc, #152]	; (8000358 <main+0x154>)
 80002be:	f000 fa3d 	bl	800073c <SCH_Add_Task>
 80002c2:	4603      	mov	r3, r0
 80002c4:	71fb      	strb	r3, [r7, #7]
  HAL_UART_Transmit(&huart2, (uint8_t *)data, sprintf(data, "Task %d is added\r\n", task_index), 1000);
 80002c6:	79fb      	ldrb	r3, [r7, #7]
 80002c8:	461a      	mov	r2, r3
 80002ca:	491e      	ldr	r1, [pc, #120]	; (8000344 <main+0x140>)
 80002cc:	481e      	ldr	r0, [pc, #120]	; (8000348 <main+0x144>)
 80002ce:	f002 f9e3 	bl	8002698 <siprintf>
 80002d2:	4603      	mov	r3, r0
 80002d4:	b29a      	uxth	r2, r3
 80002d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80002da:	491b      	ldr	r1, [pc, #108]	; (8000348 <main+0x144>)
 80002dc:	481b      	ldr	r0, [pc, #108]	; (800034c <main+0x148>)
 80002de:	f002 f829 	bl	8002334 <HAL_UART_Transmit>
  task_index = SCH_Add_Task(LED_4_Display, 0, 2000);
 80002e2:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80002e6:	2100      	movs	r1, #0
 80002e8:	481c      	ldr	r0, [pc, #112]	; (800035c <main+0x158>)
 80002ea:	f000 fa27 	bl	800073c <SCH_Add_Task>
 80002ee:	4603      	mov	r3, r0
 80002f0:	71fb      	strb	r3, [r7, #7]
  HAL_UART_Transmit(&huart2, (uint8_t *)data, sprintf(data, "Task %d is added\r\n", task_index), 1000);
 80002f2:	79fb      	ldrb	r3, [r7, #7]
 80002f4:	461a      	mov	r2, r3
 80002f6:	4913      	ldr	r1, [pc, #76]	; (8000344 <main+0x140>)
 80002f8:	4813      	ldr	r0, [pc, #76]	; (8000348 <main+0x144>)
 80002fa:	f002 f9cd 	bl	8002698 <siprintf>
 80002fe:	4603      	mov	r3, r0
 8000300:	b29a      	uxth	r2, r3
 8000302:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000306:	4910      	ldr	r1, [pc, #64]	; (8000348 <main+0x144>)
 8000308:	4810      	ldr	r0, [pc, #64]	; (800034c <main+0x148>)
 800030a:	f002 f813 	bl	8002334 <HAL_UART_Transmit>

  setTimer0(1000);
 800030e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000312:	f000 fc3b 	bl	8000b8c <setTimer0>
  while (1)
  {
	  SCH_Dispatch_Tasks();
 8000316:	f000 fa6b 	bl	80007f0 <SCH_Dispatch_Tasks>
	  fsm_button();
 800031a:	f7ff ff49 	bl	80001b0 <fsm_button>

	  if (timer0_flag == 1) {
 800031e:	4b10      	ldr	r3, [pc, #64]	; (8000360 <main+0x15c>)
 8000320:	781b      	ldrb	r3, [r3, #0]
 8000322:	2b01      	cmp	r3, #1
 8000324:	d1f7      	bne.n	8000316 <main+0x112>
		  HAL_GPIO_TogglePin(LED_5_GPIO_Port, LED_5_Pin);
 8000326:	f44f 7100 	mov.w	r1, #512	; 0x200
 800032a:	480e      	ldr	r0, [pc, #56]	; (8000364 <main+0x160>)
 800032c:	f000 ffa1 	bl	8001272 <HAL_GPIO_TogglePin>
		  setTimer0(1000);
 8000330:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000334:	f000 fc2a 	bl	8000b8c <setTimer0>
	  SCH_Dispatch_Tasks();
 8000338:	e7ed      	b.n	8000316 <main+0x112>
 800033a:	bf00      	nop
 800033c:	200000f8 	.word	0x200000f8
 8000340:	08000b0d 	.word	0x08000b0d
 8000344:	08002fa4 	.word	0x08002fa4
 8000348:	20000090 	.word	0x20000090
 800034c:	20000140 	.word	0x20000140
 8000350:	08000b21 	.word	0x08000b21
 8000354:	08000b35 	.word	0x08000b35
 8000358:	08000b49 	.word	0x08000b49
 800035c:	08000b5d 	.word	0x08000b5d
 8000360:	20000258 	.word	0x20000258
 8000364:	40010800 	.word	0x40010800

08000368 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b090      	sub	sp, #64	; 0x40
 800036c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800036e:	f107 0318 	add.w	r3, r7, #24
 8000372:	2228      	movs	r2, #40	; 0x28
 8000374:	2100      	movs	r1, #0
 8000376:	4618      	mov	r0, r3
 8000378:	f002 f986 	bl	8002688 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800037c:	1d3b      	adds	r3, r7, #4
 800037e:	2200      	movs	r2, #0
 8000380:	601a      	str	r2, [r3, #0]
 8000382:	605a      	str	r2, [r3, #4]
 8000384:	609a      	str	r2, [r3, #8]
 8000386:	60da      	str	r2, [r3, #12]
 8000388:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800038a:	2302      	movs	r3, #2
 800038c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800038e:	2301      	movs	r3, #1
 8000390:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000392:	2310      	movs	r3, #16
 8000394:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000396:	2300      	movs	r3, #0
 8000398:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800039a:	f107 0318 	add.w	r3, r7, #24
 800039e:	4618      	mov	r0, r3
 80003a0:	f000 ff80 	bl	80012a4 <HAL_RCC_OscConfig>
 80003a4:	4603      	mov	r3, r0
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	d001      	beq.n	80003ae <SystemClock_Config+0x46>
  {
    Error_Handler();
 80003aa:	f000 f8f3 	bl	8000594 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003ae:	230f      	movs	r3, #15
 80003b0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80003b2:	2300      	movs	r3, #0
 80003b4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003b6:	2300      	movs	r3, #0
 80003b8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003ba:	2300      	movs	r3, #0
 80003bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003be:	2300      	movs	r3, #0
 80003c0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80003c2:	1d3b      	adds	r3, r7, #4
 80003c4:	2100      	movs	r1, #0
 80003c6:	4618      	mov	r0, r3
 80003c8:	f001 f9ee 	bl	80017a8 <HAL_RCC_ClockConfig>
 80003cc:	4603      	mov	r3, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d001      	beq.n	80003d6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80003d2:	f000 f8df 	bl	8000594 <Error_Handler>
  }
}
 80003d6:	bf00      	nop
 80003d8:	3740      	adds	r7, #64	; 0x40
 80003da:	46bd      	mov	sp, r7
 80003dc:	bd80      	pop	{r7, pc}
	...

080003e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b086      	sub	sp, #24
 80003e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80003e6:	f107 0308 	add.w	r3, r7, #8
 80003ea:	2200      	movs	r2, #0
 80003ec:	601a      	str	r2, [r3, #0]
 80003ee:	605a      	str	r2, [r3, #4]
 80003f0:	609a      	str	r2, [r3, #8]
 80003f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003f4:	463b      	mov	r3, r7
 80003f6:	2200      	movs	r2, #0
 80003f8:	601a      	str	r2, [r3, #0]
 80003fa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80003fc:	4b1d      	ldr	r3, [pc, #116]	; (8000474 <MX_TIM2_Init+0x94>)
 80003fe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000402:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 799;
 8000404:	4b1b      	ldr	r3, [pc, #108]	; (8000474 <MX_TIM2_Init+0x94>)
 8000406:	f240 321f 	movw	r2, #799	; 0x31f
 800040a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800040c:	4b19      	ldr	r3, [pc, #100]	; (8000474 <MX_TIM2_Init+0x94>)
 800040e:	2200      	movs	r2, #0
 8000410:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8000412:	4b18      	ldr	r3, [pc, #96]	; (8000474 <MX_TIM2_Init+0x94>)
 8000414:	2263      	movs	r2, #99	; 0x63
 8000416:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000418:	4b16      	ldr	r3, [pc, #88]	; (8000474 <MX_TIM2_Init+0x94>)
 800041a:	2200      	movs	r2, #0
 800041c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800041e:	4b15      	ldr	r3, [pc, #84]	; (8000474 <MX_TIM2_Init+0x94>)
 8000420:	2200      	movs	r2, #0
 8000422:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000424:	4813      	ldr	r0, [pc, #76]	; (8000474 <MX_TIM2_Init+0x94>)
 8000426:	f001 fb4d 	bl	8001ac4 <HAL_TIM_Base_Init>
 800042a:	4603      	mov	r3, r0
 800042c:	2b00      	cmp	r3, #0
 800042e:	d001      	beq.n	8000434 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000430:	f000 f8b0 	bl	8000594 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000434:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000438:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800043a:	f107 0308 	add.w	r3, r7, #8
 800043e:	4619      	mov	r1, r3
 8000440:	480c      	ldr	r0, [pc, #48]	; (8000474 <MX_TIM2_Init+0x94>)
 8000442:	f001 fce3 	bl	8001e0c <HAL_TIM_ConfigClockSource>
 8000446:	4603      	mov	r3, r0
 8000448:	2b00      	cmp	r3, #0
 800044a:	d001      	beq.n	8000450 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800044c:	f000 f8a2 	bl	8000594 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000450:	2300      	movs	r3, #0
 8000452:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000454:	2300      	movs	r3, #0
 8000456:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000458:	463b      	mov	r3, r7
 800045a:	4619      	mov	r1, r3
 800045c:	4805      	ldr	r0, [pc, #20]	; (8000474 <MX_TIM2_Init+0x94>)
 800045e:	f001 feaf 	bl	80021c0 <HAL_TIMEx_MasterConfigSynchronization>
 8000462:	4603      	mov	r3, r0
 8000464:	2b00      	cmp	r3, #0
 8000466:	d001      	beq.n	800046c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000468:	f000 f894 	bl	8000594 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800046c:	bf00      	nop
 800046e:	3718      	adds	r7, #24
 8000470:	46bd      	mov	sp, r7
 8000472:	bd80      	pop	{r7, pc}
 8000474:	200000f8 	.word	0x200000f8

08000478 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800047c:	4b11      	ldr	r3, [pc, #68]	; (80004c4 <MX_USART2_UART_Init+0x4c>)
 800047e:	4a12      	ldr	r2, [pc, #72]	; (80004c8 <MX_USART2_UART_Init+0x50>)
 8000480:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000482:	4b10      	ldr	r3, [pc, #64]	; (80004c4 <MX_USART2_UART_Init+0x4c>)
 8000484:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000488:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800048a:	4b0e      	ldr	r3, [pc, #56]	; (80004c4 <MX_USART2_UART_Init+0x4c>)
 800048c:	2200      	movs	r2, #0
 800048e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000490:	4b0c      	ldr	r3, [pc, #48]	; (80004c4 <MX_USART2_UART_Init+0x4c>)
 8000492:	2200      	movs	r2, #0
 8000494:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000496:	4b0b      	ldr	r3, [pc, #44]	; (80004c4 <MX_USART2_UART_Init+0x4c>)
 8000498:	2200      	movs	r2, #0
 800049a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800049c:	4b09      	ldr	r3, [pc, #36]	; (80004c4 <MX_USART2_UART_Init+0x4c>)
 800049e:	220c      	movs	r2, #12
 80004a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004a2:	4b08      	ldr	r3, [pc, #32]	; (80004c4 <MX_USART2_UART_Init+0x4c>)
 80004a4:	2200      	movs	r2, #0
 80004a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80004a8:	4b06      	ldr	r3, [pc, #24]	; (80004c4 <MX_USART2_UART_Init+0x4c>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80004ae:	4805      	ldr	r0, [pc, #20]	; (80004c4 <MX_USART2_UART_Init+0x4c>)
 80004b0:	f001 fef0 	bl	8002294 <HAL_UART_Init>
 80004b4:	4603      	mov	r3, r0
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80004ba:	f000 f86b 	bl	8000594 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80004be:	bf00      	nop
 80004c0:	bd80      	pop	{r7, pc}
 80004c2:	bf00      	nop
 80004c4:	20000140 	.word	0x20000140
 80004c8:	40004400 	.word	0x40004400

080004cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b086      	sub	sp, #24
 80004d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004d2:	f107 0308 	add.w	r3, r7, #8
 80004d6:	2200      	movs	r2, #0
 80004d8:	601a      	str	r2, [r3, #0]
 80004da:	605a      	str	r2, [r3, #4]
 80004dc:	609a      	str	r2, [r3, #8]
 80004de:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004e0:	4b1e      	ldr	r3, [pc, #120]	; (800055c <MX_GPIO_Init+0x90>)
 80004e2:	699b      	ldr	r3, [r3, #24]
 80004e4:	4a1d      	ldr	r2, [pc, #116]	; (800055c <MX_GPIO_Init+0x90>)
 80004e6:	f043 0304 	orr.w	r3, r3, #4
 80004ea:	6193      	str	r3, [r2, #24]
 80004ec:	4b1b      	ldr	r3, [pc, #108]	; (800055c <MX_GPIO_Init+0x90>)
 80004ee:	699b      	ldr	r3, [r3, #24]
 80004f0:	f003 0304 	and.w	r3, r3, #4
 80004f4:	607b      	str	r3, [r7, #4]
 80004f6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004f8:	4b18      	ldr	r3, [pc, #96]	; (800055c <MX_GPIO_Init+0x90>)
 80004fa:	699b      	ldr	r3, [r3, #24]
 80004fc:	4a17      	ldr	r2, [pc, #92]	; (800055c <MX_GPIO_Init+0x90>)
 80004fe:	f043 0308 	orr.w	r3, r3, #8
 8000502:	6193      	str	r3, [r2, #24]
 8000504:	4b15      	ldr	r3, [pc, #84]	; (800055c <MX_GPIO_Init+0x90>)
 8000506:	699b      	ldr	r3, [r3, #24]
 8000508:	f003 0308 	and.w	r3, r3, #8
 800050c:	603b      	str	r3, [r7, #0]
 800050e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_0_Pin|LED_1_Pin|LED_2_Pin|LED_3_Pin
 8000510:	2200      	movs	r2, #0
 8000512:	f44f 717c 	mov.w	r1, #1008	; 0x3f0
 8000516:	4812      	ldr	r0, [pc, #72]	; (8000560 <MX_GPIO_Init+0x94>)
 8000518:	f000 fe93 	bl	8001242 <HAL_GPIO_WritePin>
                          |LED_4_Pin|LED_5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_0_Pin LED_1_Pin LED_2_Pin LED_3_Pin
                           LED_4_Pin LED_5_Pin */
  GPIO_InitStruct.Pin = LED_0_Pin|LED_1_Pin|LED_2_Pin|LED_3_Pin
 800051c:	f44f 737c 	mov.w	r3, #1008	; 0x3f0
 8000520:	60bb      	str	r3, [r7, #8]
                          |LED_4_Pin|LED_5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000522:	2301      	movs	r3, #1
 8000524:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000526:	2300      	movs	r3, #0
 8000528:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800052a:	2302      	movs	r3, #2
 800052c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800052e:	f107 0308 	add.w	r3, r7, #8
 8000532:	4619      	mov	r1, r3
 8000534:	480a      	ldr	r0, [pc, #40]	; (8000560 <MX_GPIO_Init+0x94>)
 8000536:	f000 fcf1 	bl	8000f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 800053a:	2301      	movs	r3, #1
 800053c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800053e:	2300      	movs	r3, #0
 8000540:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000542:	2301      	movs	r3, #1
 8000544:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000546:	f107 0308 	add.w	r3, r7, #8
 800054a:	4619      	mov	r1, r3
 800054c:	4805      	ldr	r0, [pc, #20]	; (8000564 <MX_GPIO_Init+0x98>)
 800054e:	f000 fce5 	bl	8000f1c <HAL_GPIO_Init>

}
 8000552:	bf00      	nop
 8000554:	3718      	adds	r7, #24
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}
 800055a:	bf00      	nop
 800055c:	40021000 	.word	0x40021000
 8000560:	40010800 	.word	0x40010800
 8000564:	40010c00 	.word	0x40010c00

08000568 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
	SCH_Update();
 8000570:	f000 f872 	bl	8000658 <SCH_Update>
	button_reading();
 8000574:	f7ff fdea 	bl	800014c <button_reading>
	time_stamp++;
 8000578:	4b05      	ldr	r3, [pc, #20]	; (8000590 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	3301      	adds	r3, #1
 800057e:	4a04      	ldr	r2, [pc, #16]	; (8000590 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000580:	6013      	str	r3, [r2, #0]
	timer_run();
 8000582:	f000 fb1f 	bl	8000bc4 <timer_run>
}
 8000586:	bf00      	nop
 8000588:	3708      	adds	r7, #8
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}
 800058e:	bf00      	nop
 8000590:	200000f4 	.word	0x200000f4

08000594 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000598:	b672      	cpsid	i
}
 800059a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800059c:	e7fe      	b.n	800059c <Error_Handler+0x8>
	...

080005a0 <SCH_Delete_Task>:
#include "scheduler.h"

sTask SCH_tasks_G[SCH_MAX_TASKS];
//unsigned char Error_code_G = 0;

unsigned char SCH_Delete_Task(const unsigned char TASK_INDEX) {
 80005a0:	b480      	push	{r7}
 80005a2:	b085      	sub	sp, #20
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	4603      	mov	r3, r0
 80005a8:	71fb      	strb	r3, [r7, #7]
	unsigned char Return_code = 0;
 80005aa:	2300      	movs	r3, #0
 80005ac:	73fb      	strb	r3, [r7, #15]
	if (SCH_tasks_G[TASK_INDEX].pTask == 0) {
 80005ae:	79fa      	ldrb	r2, [r7, #7]
 80005b0:	491d      	ldr	r1, [pc, #116]	; (8000628 <SCH_Delete_Task+0x88>)
 80005b2:	4613      	mov	r3, r2
 80005b4:	009b      	lsls	r3, r3, #2
 80005b6:	4413      	add	r3, r2
 80005b8:	009b      	lsls	r3, r3, #2
 80005ba:	440b      	add	r3, r1
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d102      	bne.n	80005c8 <SCH_Delete_Task+0x28>
		// No task at this location...
		// Set the global error variable
		// Error_code_G = ERROR_SCH_CANNOT_DELETE_TASK;
		// ...also return an error code
		Return_code = 1;
 80005c2:	2301      	movs	r3, #1
 80005c4:	73fb      	strb	r3, [r7, #15]
 80005c6:	e001      	b.n	80005cc <SCH_Delete_Task+0x2c>
	} else {
		Return_code = 0;
 80005c8:	2300      	movs	r3, #0
 80005ca:	73fb      	strb	r3, [r7, #15]
	}
	SCH_tasks_G[TASK_INDEX].pTask = 0x0000;
 80005cc:	79fa      	ldrb	r2, [r7, #7]
 80005ce:	4916      	ldr	r1, [pc, #88]	; (8000628 <SCH_Delete_Task+0x88>)
 80005d0:	4613      	mov	r3, r2
 80005d2:	009b      	lsls	r3, r3, #2
 80005d4:	4413      	add	r3, r2
 80005d6:	009b      	lsls	r3, r3, #2
 80005d8:	440b      	add	r3, r1
 80005da:	2200      	movs	r2, #0
 80005dc:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[TASK_INDEX].Delay = 0;
 80005de:	79fa      	ldrb	r2, [r7, #7]
 80005e0:	4911      	ldr	r1, [pc, #68]	; (8000628 <SCH_Delete_Task+0x88>)
 80005e2:	4613      	mov	r3, r2
 80005e4:	009b      	lsls	r3, r3, #2
 80005e6:	4413      	add	r3, r2
 80005e8:	009b      	lsls	r3, r3, #2
 80005ea:	440b      	add	r3, r1
 80005ec:	3304      	adds	r3, #4
 80005ee:	2200      	movs	r2, #0
 80005f0:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[TASK_INDEX].Period = 0;
 80005f2:	79fa      	ldrb	r2, [r7, #7]
 80005f4:	490c      	ldr	r1, [pc, #48]	; (8000628 <SCH_Delete_Task+0x88>)
 80005f6:	4613      	mov	r3, r2
 80005f8:	009b      	lsls	r3, r3, #2
 80005fa:	4413      	add	r3, r2
 80005fc:	009b      	lsls	r3, r3, #2
 80005fe:	440b      	add	r3, r1
 8000600:	3308      	adds	r3, #8
 8000602:	2200      	movs	r2, #0
 8000604:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[TASK_INDEX].RunMe = 0;
 8000606:	79fa      	ldrb	r2, [r7, #7]
 8000608:	4907      	ldr	r1, [pc, #28]	; (8000628 <SCH_Delete_Task+0x88>)
 800060a:	4613      	mov	r3, r2
 800060c:	009b      	lsls	r3, r3, #2
 800060e:	4413      	add	r3, r2
 8000610:	009b      	lsls	r3, r3, #2
 8000612:	440b      	add	r3, r1
 8000614:	330c      	adds	r3, #12
 8000616:	2200      	movs	r2, #0
 8000618:	701a      	strb	r2, [r3, #0]
	return Return_code;	// return status
 800061a:	7bfb      	ldrb	r3, [r7, #15]
}
 800061c:	4618      	mov	r0, r3
 800061e:	3714      	adds	r7, #20
 8000620:	46bd      	mov	sp, r7
 8000622:	bc80      	pop	{r7}
 8000624:	4770      	bx	lr
 8000626:	bf00      	nop
 8000628:	20000188 	.word	0x20000188

0800062c <SCH_Init>:

void SCH_Init(void) {
 800062c:	b580      	push	{r7, lr}
 800062e:	b082      	sub	sp, #8
 8000630:	af00      	add	r7, sp, #0
	unsigned char i;
	for (i = 0; i < SCH_MAX_TASKS; i++) {
 8000632:	2300      	movs	r3, #0
 8000634:	71fb      	strb	r3, [r7, #7]
 8000636:	e006      	b.n	8000646 <SCH_Init+0x1a>
		SCH_Delete_Task(i);
 8000638:	79fb      	ldrb	r3, [r7, #7]
 800063a:	4618      	mov	r0, r3
 800063c:	f7ff ffb0 	bl	80005a0 <SCH_Delete_Task>
	for (i = 0; i < SCH_MAX_TASKS; i++) {
 8000640:	79fb      	ldrb	r3, [r7, #7]
 8000642:	3301      	adds	r3, #1
 8000644:	71fb      	strb	r3, [r7, #7]
 8000646:	79fb      	ldrb	r3, [r7, #7]
 8000648:	2b09      	cmp	r3, #9
 800064a:	d9f5      	bls.n	8000638 <SCH_Init+0xc>
	// - SCH_Delete_Task() will generate an error code,
	// (because the task array is empty)
	//Error_code_G = 0;
	//Timer_init();
	//Watchdog_init();
}
 800064c:	bf00      	nop
 800064e:	bf00      	nop
 8000650:	3708      	adds	r7, #8
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
	...

08000658 <SCH_Update>:

void SCH_Update(void) {
 8000658:	b480      	push	{r7}
 800065a:	b083      	sub	sp, #12
 800065c:	af00      	add	r7, sp, #0
	unsigned char Index;
	// NOTE: calculations are in *TICKS* (not milliseconds)
	for (Index = 0; Index < SCH_MAX_TASKS; Index++) {
 800065e:	2300      	movs	r3, #0
 8000660:	71fb      	strb	r3, [r7, #7]
 8000662:	e05f      	b.n	8000724 <SCH_Update+0xcc>
		// Check if there is a task at this location
		if (SCH_tasks_G[Index].pTask) {
 8000664:	79fa      	ldrb	r2, [r7, #7]
 8000666:	4934      	ldr	r1, [pc, #208]	; (8000738 <SCH_Update+0xe0>)
 8000668:	4613      	mov	r3, r2
 800066a:	009b      	lsls	r3, r3, #2
 800066c:	4413      	add	r3, r2
 800066e:	009b      	lsls	r3, r3, #2
 8000670:	440b      	add	r3, r1
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	2b00      	cmp	r3, #0
 8000676:	d052      	beq.n	800071e <SCH_Update+0xc6>
			// Not yet ready to run: just decrement the delay
			SCH_tasks_G[Index].Delay -= 1;
 8000678:	79fa      	ldrb	r2, [r7, #7]
 800067a:	492f      	ldr	r1, [pc, #188]	; (8000738 <SCH_Update+0xe0>)
 800067c:	4613      	mov	r3, r2
 800067e:	009b      	lsls	r3, r3, #2
 8000680:	4413      	add	r3, r2
 8000682:	009b      	lsls	r3, r3, #2
 8000684:	440b      	add	r3, r1
 8000686:	3304      	adds	r3, #4
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	79fa      	ldrb	r2, [r7, #7]
 800068c:	1e59      	subs	r1, r3, #1
 800068e:	482a      	ldr	r0, [pc, #168]	; (8000738 <SCH_Update+0xe0>)
 8000690:	4613      	mov	r3, r2
 8000692:	009b      	lsls	r3, r3, #2
 8000694:	4413      	add	r3, r2
 8000696:	009b      	lsls	r3, r3, #2
 8000698:	4403      	add	r3, r0
 800069a:	3304      	adds	r3, #4
 800069c:	6019      	str	r1, [r3, #0]
			if (SCH_tasks_G[Index].Delay <= 0) {
 800069e:	79fa      	ldrb	r2, [r7, #7]
 80006a0:	4925      	ldr	r1, [pc, #148]	; (8000738 <SCH_Update+0xe0>)
 80006a2:	4613      	mov	r3, r2
 80006a4:	009b      	lsls	r3, r3, #2
 80006a6:	4413      	add	r3, r2
 80006a8:	009b      	lsls	r3, r3, #2
 80006aa:	440b      	add	r3, r1
 80006ac:	3304      	adds	r3, #4
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	dc34      	bgt.n	800071e <SCH_Update+0xc6>
				// The task is due to run
				// Increase the 'RunMe' flag
				SCH_tasks_G[Index].RunMe += 1;
 80006b4:	79fa      	ldrb	r2, [r7, #7]
 80006b6:	4920      	ldr	r1, [pc, #128]	; (8000738 <SCH_Update+0xe0>)
 80006b8:	4613      	mov	r3, r2
 80006ba:	009b      	lsls	r3, r3, #2
 80006bc:	4413      	add	r3, r2
 80006be:	009b      	lsls	r3, r3, #2
 80006c0:	440b      	add	r3, r1
 80006c2:	330c      	adds	r3, #12
 80006c4:	f993 3000 	ldrsb.w	r3, [r3]
 80006c8:	b2db      	uxtb	r3, r3
 80006ca:	3301      	adds	r3, #1
 80006cc:	b2db      	uxtb	r3, r3
 80006ce:	79fa      	ldrb	r2, [r7, #7]
 80006d0:	b258      	sxtb	r0, r3
 80006d2:	4919      	ldr	r1, [pc, #100]	; (8000738 <SCH_Update+0xe0>)
 80006d4:	4613      	mov	r3, r2
 80006d6:	009b      	lsls	r3, r3, #2
 80006d8:	4413      	add	r3, r2
 80006da:	009b      	lsls	r3, r3, #2
 80006dc:	440b      	add	r3, r1
 80006de:	330c      	adds	r3, #12
 80006e0:	4602      	mov	r2, r0
 80006e2:	701a      	strb	r2, [r3, #0]
				if (SCH_tasks_G[Index].Period) {
 80006e4:	79fa      	ldrb	r2, [r7, #7]
 80006e6:	4914      	ldr	r1, [pc, #80]	; (8000738 <SCH_Update+0xe0>)
 80006e8:	4613      	mov	r3, r2
 80006ea:	009b      	lsls	r3, r3, #2
 80006ec:	4413      	add	r3, r2
 80006ee:	009b      	lsls	r3, r3, #2
 80006f0:	440b      	add	r3, r1
 80006f2:	3308      	adds	r3, #8
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d011      	beq.n	800071e <SCH_Update+0xc6>
					// Schedule periodic tasks to run again
					SCH_tasks_G[Index].Delay = SCH_tasks_G[Index].Period;
 80006fa:	79f9      	ldrb	r1, [r7, #7]
 80006fc:	79fa      	ldrb	r2, [r7, #7]
 80006fe:	480e      	ldr	r0, [pc, #56]	; (8000738 <SCH_Update+0xe0>)
 8000700:	460b      	mov	r3, r1
 8000702:	009b      	lsls	r3, r3, #2
 8000704:	440b      	add	r3, r1
 8000706:	009b      	lsls	r3, r3, #2
 8000708:	4403      	add	r3, r0
 800070a:	3308      	adds	r3, #8
 800070c:	6819      	ldr	r1, [r3, #0]
 800070e:	480a      	ldr	r0, [pc, #40]	; (8000738 <SCH_Update+0xe0>)
 8000710:	4613      	mov	r3, r2
 8000712:	009b      	lsls	r3, r3, #2
 8000714:	4413      	add	r3, r2
 8000716:	009b      	lsls	r3, r3, #2
 8000718:	4403      	add	r3, r0
 800071a:	3304      	adds	r3, #4
 800071c:	6019      	str	r1, [r3, #0]
	for (Index = 0; Index < SCH_MAX_TASKS; Index++) {
 800071e:	79fb      	ldrb	r3, [r7, #7]
 8000720:	3301      	adds	r3, #1
 8000722:	71fb      	strb	r3, [r7, #7]
 8000724:	79fb      	ldrb	r3, [r7, #7]
 8000726:	2b09      	cmp	r3, #9
 8000728:	d99c      	bls.n	8000664 <SCH_Update+0xc>
				}
			}
		}
	}
}
 800072a:	bf00      	nop
 800072c:	bf00      	nop
 800072e:	370c      	adds	r7, #12
 8000730:	46bd      	mov	sp, r7
 8000732:	bc80      	pop	{r7}
 8000734:	4770      	bx	lr
 8000736:	bf00      	nop
 8000738:	20000188 	.word	0x20000188

0800073c <SCH_Add_Task>:
 * @param	DELAY - the delay (in ticks) before task is first executed
 * @param	PERIOD - the interval (in ticks) between repeated executions
 * 			of the task
 * @retval	TaskID
 */
unsigned char SCH_Add_Task(void (* pFunction) (), unsigned int DELAY, unsigned int PERIOD) {
 800073c:	b480      	push	{r7}
 800073e:	b087      	sub	sp, #28
 8000740:	af00      	add	r7, sp, #0
 8000742:	60f8      	str	r0, [r7, #12]
 8000744:	60b9      	str	r1, [r7, #8]
 8000746:	607a      	str	r2, [r7, #4]
	unsigned char Index = 0;
 8000748:	2300      	movs	r3, #0
 800074a:	75fb      	strb	r3, [r7, #23]
	//First find a gap in the array (if there is one)
	while ((SCH_tasks_G[Index].pTask != 0) && (Index < SCH_MAX_TASKS)) {
 800074c:	e002      	b.n	8000754 <SCH_Add_Task+0x18>
		Index++;
 800074e:	7dfb      	ldrb	r3, [r7, #23]
 8000750:	3301      	adds	r3, #1
 8000752:	75fb      	strb	r3, [r7, #23]
	while ((SCH_tasks_G[Index].pTask != 0) && (Index < SCH_MAX_TASKS)) {
 8000754:	7dfa      	ldrb	r2, [r7, #23]
 8000756:	4924      	ldr	r1, [pc, #144]	; (80007e8 <SCH_Add_Task+0xac>)
 8000758:	4613      	mov	r3, r2
 800075a:	009b      	lsls	r3, r3, #2
 800075c:	4413      	add	r3, r2
 800075e:	009b      	lsls	r3, r3, #2
 8000760:	440b      	add	r3, r1
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	2b00      	cmp	r3, #0
 8000766:	d002      	beq.n	800076e <SCH_Add_Task+0x32>
 8000768:	7dfb      	ldrb	r3, [r7, #23]
 800076a:	2b09      	cmp	r3, #9
 800076c:	d9ef      	bls.n	800074e <SCH_Add_Task+0x12>
	}
	// Have we reached the end of the list?
	if (Index == SCH_MAX_TASKS) {
 800076e:	7dfb      	ldrb	r3, [r7, #23]
 8000770:	2b0a      	cmp	r3, #10
 8000772:	d101      	bne.n	8000778 <SCH_Add_Task+0x3c>
		// Task list is full
		// Set the global error variable
		// Error_code_G = ERROR_SCH_TOO_MANY_TASKS;
		// Also return an error code
		return SCH_MAX_TASKS;
 8000774:	230a      	movs	r3, #10
 8000776:	e031      	b.n	80007dc <SCH_Add_Task+0xa0>
	}
	// If we're here, there is a space in task array
	SCH_tasks_G[Index].pTask = pFunction;
 8000778:	7dfa      	ldrb	r2, [r7, #23]
 800077a:	491b      	ldr	r1, [pc, #108]	; (80007e8 <SCH_Add_Task+0xac>)
 800077c:	4613      	mov	r3, r2
 800077e:	009b      	lsls	r3, r3, #2
 8000780:	4413      	add	r3, r2
 8000782:	009b      	lsls	r3, r3, #2
 8000784:	440b      	add	r3, r1
 8000786:	68fa      	ldr	r2, [r7, #12]
 8000788:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[Index].Delay = DELAY / TICKS;
 800078a:	68bb      	ldr	r3, [r7, #8]
 800078c:	4a17      	ldr	r2, [pc, #92]	; (80007ec <SCH_Add_Task+0xb0>)
 800078e:	fba2 2303 	umull	r2, r3, r2, r3
 8000792:	08db      	lsrs	r3, r3, #3
 8000794:	7dfa      	ldrb	r2, [r7, #23]
 8000796:	4618      	mov	r0, r3
 8000798:	4913      	ldr	r1, [pc, #76]	; (80007e8 <SCH_Add_Task+0xac>)
 800079a:	4613      	mov	r3, r2
 800079c:	009b      	lsls	r3, r3, #2
 800079e:	4413      	add	r3, r2
 80007a0:	009b      	lsls	r3, r3, #2
 80007a2:	440b      	add	r3, r1
 80007a4:	3304      	adds	r3, #4
 80007a6:	6018      	str	r0, [r3, #0]
	SCH_tasks_G[Index].Period = PERIOD / TICKS;
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	4a10      	ldr	r2, [pc, #64]	; (80007ec <SCH_Add_Task+0xb0>)
 80007ac:	fba2 2303 	umull	r2, r3, r2, r3
 80007b0:	08db      	lsrs	r3, r3, #3
 80007b2:	7dfa      	ldrb	r2, [r7, #23]
 80007b4:	4618      	mov	r0, r3
 80007b6:	490c      	ldr	r1, [pc, #48]	; (80007e8 <SCH_Add_Task+0xac>)
 80007b8:	4613      	mov	r3, r2
 80007ba:	009b      	lsls	r3, r3, #2
 80007bc:	4413      	add	r3, r2
 80007be:	009b      	lsls	r3, r3, #2
 80007c0:	440b      	add	r3, r1
 80007c2:	3308      	adds	r3, #8
 80007c4:	6018      	str	r0, [r3, #0]
	SCH_tasks_G[Index].RunMe = 0;
 80007c6:	7dfa      	ldrb	r2, [r7, #23]
 80007c8:	4907      	ldr	r1, [pc, #28]	; (80007e8 <SCH_Add_Task+0xac>)
 80007ca:	4613      	mov	r3, r2
 80007cc:	009b      	lsls	r3, r3, #2
 80007ce:	4413      	add	r3, r2
 80007d0:	009b      	lsls	r3, r3, #2
 80007d2:	440b      	add	r3, r1
 80007d4:	330c      	adds	r3, #12
 80007d6:	2200      	movs	r2, #0
 80007d8:	701a      	strb	r2, [r3, #0]
	// return position of task (to allow later deletion)
	return Index;
 80007da:	7dfb      	ldrb	r3, [r7, #23]
}
 80007dc:	4618      	mov	r0, r3
 80007de:	371c      	adds	r7, #28
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bc80      	pop	{r7}
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	20000188 	.word	0x20000188
 80007ec:	cccccccd 	.word	0xcccccccd

080007f0 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void) {
 80007f0:	b590      	push	{r4, r7, lr}
 80007f2:	b085      	sub	sp, #20
 80007f4:	af02      	add	r7, sp, #8
	unsigned char Index;
	// Dispatches (runs) the next task (if one is ready)
	for (Index = 0; Index < SCH_MAX_TASKS; Index++) {
 80007f6:	2300      	movs	r3, #0
 80007f8:	71fb      	strb	r3, [r7, #7]
 80007fa:	e066      	b.n	80008ca <SCH_Dispatch_Tasks+0xda>
		if (!(SCH_tasks_G[Index].pTask)) continue;
 80007fc:	79fa      	ldrb	r2, [r7, #7]
 80007fe:	4937      	ldr	r1, [pc, #220]	; (80008dc <SCH_Dispatch_Tasks+0xec>)
 8000800:	4613      	mov	r3, r2
 8000802:	009b      	lsls	r3, r3, #2
 8000804:	4413      	add	r3, r2
 8000806:	009b      	lsls	r3, r3, #2
 8000808:	440b      	add	r3, r1
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	2b00      	cmp	r3, #0
 800080e:	d058      	beq.n	80008c2 <SCH_Dispatch_Tasks+0xd2>
		if (SCH_tasks_G[Index].RunMe > 0) {
 8000810:	79fa      	ldrb	r2, [r7, #7]
 8000812:	4932      	ldr	r1, [pc, #200]	; (80008dc <SCH_Dispatch_Tasks+0xec>)
 8000814:	4613      	mov	r3, r2
 8000816:	009b      	lsls	r3, r3, #2
 8000818:	4413      	add	r3, r2
 800081a:	009b      	lsls	r3, r3, #2
 800081c:	440b      	add	r3, r1
 800081e:	330c      	adds	r3, #12
 8000820:	f993 3000 	ldrsb.w	r3, [r3]
 8000824:	2b00      	cmp	r3, #0
 8000826:	dd4d      	ble.n	80008c4 <SCH_Dispatch_Tasks+0xd4>
			(* SCH_tasks_G[Index].pTask)();	// Run the task
 8000828:	79fa      	ldrb	r2, [r7, #7]
 800082a:	492c      	ldr	r1, [pc, #176]	; (80008dc <SCH_Dispatch_Tasks+0xec>)
 800082c:	4613      	mov	r3, r2
 800082e:	009b      	lsls	r3, r3, #2
 8000830:	4413      	add	r3, r2
 8000832:	009b      	lsls	r3, r3, #2
 8000834:	440b      	add	r3, r1
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	4798      	blx	r3
			SCH_tasks_G[Index].RunMe -= 1;	// Reset/reduce RunMe flag
 800083a:	79fa      	ldrb	r2, [r7, #7]
 800083c:	4927      	ldr	r1, [pc, #156]	; (80008dc <SCH_Dispatch_Tasks+0xec>)
 800083e:	4613      	mov	r3, r2
 8000840:	009b      	lsls	r3, r3, #2
 8000842:	4413      	add	r3, r2
 8000844:	009b      	lsls	r3, r3, #2
 8000846:	440b      	add	r3, r1
 8000848:	330c      	adds	r3, #12
 800084a:	f993 3000 	ldrsb.w	r3, [r3]
 800084e:	b2db      	uxtb	r3, r3
 8000850:	3b01      	subs	r3, #1
 8000852:	b2db      	uxtb	r3, r3
 8000854:	79fa      	ldrb	r2, [r7, #7]
 8000856:	b258      	sxtb	r0, r3
 8000858:	4920      	ldr	r1, [pc, #128]	; (80008dc <SCH_Dispatch_Tasks+0xec>)
 800085a:	4613      	mov	r3, r2
 800085c:	009b      	lsls	r3, r3, #2
 800085e:	4413      	add	r3, r2
 8000860:	009b      	lsls	r3, r3, #2
 8000862:	440b      	add	r3, r1
 8000864:	330c      	adds	r3, #12
 8000866:	4602      	mov	r2, r0
 8000868:	701a      	strb	r2, [r3, #0]
			// Peridic tasks will automatically run again
			// - if this is a 'one shot' task, remove it from the array
			if (SCH_tasks_G[Index].Period == 0) {
 800086a:	79fa      	ldrb	r2, [r7, #7]
 800086c:	491b      	ldr	r1, [pc, #108]	; (80008dc <SCH_Dispatch_Tasks+0xec>)
 800086e:	4613      	mov	r3, r2
 8000870:	009b      	lsls	r3, r3, #2
 8000872:	4413      	add	r3, r2
 8000874:	009b      	lsls	r3, r3, #2
 8000876:	440b      	add	r3, r1
 8000878:	3308      	adds	r3, #8
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	2b00      	cmp	r3, #0
 800087e:	d103      	bne.n	8000888 <SCH_Dispatch_Tasks+0x98>
				SCH_Delete_Task(Index);
 8000880:	79fb      	ldrb	r3, [r7, #7]
 8000882:	4618      	mov	r0, r3
 8000884:	f7ff fe8c 	bl	80005a0 <SCH_Delete_Task>
			}
			HAL_UART_Transmit(&huart2, (uint8_t *)data, sprintf(data, "Task %d is dispatched at %d: Runme = %d\r\n", Index, time_stamp, SCH_tasks_G[Index].RunMe), 1000);
 8000888:	79f9      	ldrb	r1, [r7, #7]
 800088a:	4b15      	ldr	r3, [pc, #84]	; (80008e0 <SCH_Dispatch_Tasks+0xf0>)
 800088c:	6818      	ldr	r0, [r3, #0]
 800088e:	79fa      	ldrb	r2, [r7, #7]
 8000890:	4c12      	ldr	r4, [pc, #72]	; (80008dc <SCH_Dispatch_Tasks+0xec>)
 8000892:	4613      	mov	r3, r2
 8000894:	009b      	lsls	r3, r3, #2
 8000896:	4413      	add	r3, r2
 8000898:	009b      	lsls	r3, r3, #2
 800089a:	4423      	add	r3, r4
 800089c:	330c      	adds	r3, #12
 800089e:	f993 3000 	ldrsb.w	r3, [r3]
 80008a2:	9300      	str	r3, [sp, #0]
 80008a4:	4603      	mov	r3, r0
 80008a6:	460a      	mov	r2, r1
 80008a8:	490e      	ldr	r1, [pc, #56]	; (80008e4 <SCH_Dispatch_Tasks+0xf4>)
 80008aa:	480f      	ldr	r0, [pc, #60]	; (80008e8 <SCH_Dispatch_Tasks+0xf8>)
 80008ac:	f001 fef4 	bl	8002698 <siprintf>
 80008b0:	4603      	mov	r3, r0
 80008b2:	b29a      	uxth	r2, r3
 80008b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008b8:	490b      	ldr	r1, [pc, #44]	; (80008e8 <SCH_Dispatch_Tasks+0xf8>)
 80008ba:	480c      	ldr	r0, [pc, #48]	; (80008ec <SCH_Dispatch_Tasks+0xfc>)
 80008bc:	f001 fd3a 	bl	8002334 <HAL_UART_Transmit>
 80008c0:	e000      	b.n	80008c4 <SCH_Dispatch_Tasks+0xd4>
		if (!(SCH_tasks_G[Index].pTask)) continue;
 80008c2:	bf00      	nop
	for (Index = 0; Index < SCH_MAX_TASKS; Index++) {
 80008c4:	79fb      	ldrb	r3, [r7, #7]
 80008c6:	3301      	adds	r3, #1
 80008c8:	71fb      	strb	r3, [r7, #7]
 80008ca:	79fb      	ldrb	r3, [r7, #7]
 80008cc:	2b09      	cmp	r3, #9
 80008ce:	d995      	bls.n	80007fc <SCH_Dispatch_Tasks+0xc>
	}
	// Report system status
	//SCH_Report_Status();
	// The scheduler enters idle mode at this point
	//SCH_Go_To_Sleep();
}
 80008d0:	bf00      	nop
 80008d2:	bf00      	nop
 80008d4:	370c      	adds	r7, #12
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd90      	pop	{r4, r7, pc}
 80008da:	bf00      	nop
 80008dc:	20000188 	.word	0x20000188
 80008e0:	200000f4 	.word	0x200000f4
 80008e4:	08002fb8 	.word	0x08002fb8
 80008e8:	20000090 	.word	0x20000090
 80008ec:	20000140 	.word	0x20000140

080008f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008f0:	b480      	push	{r7}
 80008f2:	b085      	sub	sp, #20
 80008f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80008f6:	4b15      	ldr	r3, [pc, #84]	; (800094c <HAL_MspInit+0x5c>)
 80008f8:	699b      	ldr	r3, [r3, #24]
 80008fa:	4a14      	ldr	r2, [pc, #80]	; (800094c <HAL_MspInit+0x5c>)
 80008fc:	f043 0301 	orr.w	r3, r3, #1
 8000900:	6193      	str	r3, [r2, #24]
 8000902:	4b12      	ldr	r3, [pc, #72]	; (800094c <HAL_MspInit+0x5c>)
 8000904:	699b      	ldr	r3, [r3, #24]
 8000906:	f003 0301 	and.w	r3, r3, #1
 800090a:	60bb      	str	r3, [r7, #8]
 800090c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800090e:	4b0f      	ldr	r3, [pc, #60]	; (800094c <HAL_MspInit+0x5c>)
 8000910:	69db      	ldr	r3, [r3, #28]
 8000912:	4a0e      	ldr	r2, [pc, #56]	; (800094c <HAL_MspInit+0x5c>)
 8000914:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000918:	61d3      	str	r3, [r2, #28]
 800091a:	4b0c      	ldr	r3, [pc, #48]	; (800094c <HAL_MspInit+0x5c>)
 800091c:	69db      	ldr	r3, [r3, #28]
 800091e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000922:	607b      	str	r3, [r7, #4]
 8000924:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000926:	4b0a      	ldr	r3, [pc, #40]	; (8000950 <HAL_MspInit+0x60>)
 8000928:	685b      	ldr	r3, [r3, #4]
 800092a:	60fb      	str	r3, [r7, #12]
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000932:	60fb      	str	r3, [r7, #12]
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800093a:	60fb      	str	r3, [r7, #12]
 800093c:	4a04      	ldr	r2, [pc, #16]	; (8000950 <HAL_MspInit+0x60>)
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000942:	bf00      	nop
 8000944:	3714      	adds	r7, #20
 8000946:	46bd      	mov	sp, r7
 8000948:	bc80      	pop	{r7}
 800094a:	4770      	bx	lr
 800094c:	40021000 	.word	0x40021000
 8000950:	40010000 	.word	0x40010000

08000954 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b084      	sub	sp, #16
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000964:	d113      	bne.n	800098e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000966:	4b0c      	ldr	r3, [pc, #48]	; (8000998 <HAL_TIM_Base_MspInit+0x44>)
 8000968:	69db      	ldr	r3, [r3, #28]
 800096a:	4a0b      	ldr	r2, [pc, #44]	; (8000998 <HAL_TIM_Base_MspInit+0x44>)
 800096c:	f043 0301 	orr.w	r3, r3, #1
 8000970:	61d3      	str	r3, [r2, #28]
 8000972:	4b09      	ldr	r3, [pc, #36]	; (8000998 <HAL_TIM_Base_MspInit+0x44>)
 8000974:	69db      	ldr	r3, [r3, #28]
 8000976:	f003 0301 	and.w	r3, r3, #1
 800097a:	60fb      	str	r3, [r7, #12]
 800097c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800097e:	2200      	movs	r2, #0
 8000980:	2100      	movs	r1, #0
 8000982:	201c      	movs	r0, #28
 8000984:	f000 fa93 	bl	8000eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000988:	201c      	movs	r0, #28
 800098a:	f000 faac 	bl	8000ee6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800098e:	bf00      	nop
 8000990:	3710      	adds	r7, #16
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	40021000 	.word	0x40021000

0800099c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b088      	sub	sp, #32
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a4:	f107 0310 	add.w	r3, r7, #16
 80009a8:	2200      	movs	r2, #0
 80009aa:	601a      	str	r2, [r3, #0]
 80009ac:	605a      	str	r2, [r3, #4]
 80009ae:	609a      	str	r2, [r3, #8]
 80009b0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	4a1b      	ldr	r2, [pc, #108]	; (8000a24 <HAL_UART_MspInit+0x88>)
 80009b8:	4293      	cmp	r3, r2
 80009ba:	d12f      	bne.n	8000a1c <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009bc:	4b1a      	ldr	r3, [pc, #104]	; (8000a28 <HAL_UART_MspInit+0x8c>)
 80009be:	69db      	ldr	r3, [r3, #28]
 80009c0:	4a19      	ldr	r2, [pc, #100]	; (8000a28 <HAL_UART_MspInit+0x8c>)
 80009c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009c6:	61d3      	str	r3, [r2, #28]
 80009c8:	4b17      	ldr	r3, [pc, #92]	; (8000a28 <HAL_UART_MspInit+0x8c>)
 80009ca:	69db      	ldr	r3, [r3, #28]
 80009cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009d0:	60fb      	str	r3, [r7, #12]
 80009d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d4:	4b14      	ldr	r3, [pc, #80]	; (8000a28 <HAL_UART_MspInit+0x8c>)
 80009d6:	699b      	ldr	r3, [r3, #24]
 80009d8:	4a13      	ldr	r2, [pc, #76]	; (8000a28 <HAL_UART_MspInit+0x8c>)
 80009da:	f043 0304 	orr.w	r3, r3, #4
 80009de:	6193      	str	r3, [r2, #24]
 80009e0:	4b11      	ldr	r3, [pc, #68]	; (8000a28 <HAL_UART_MspInit+0x8c>)
 80009e2:	699b      	ldr	r3, [r3, #24]
 80009e4:	f003 0304 	and.w	r3, r3, #4
 80009e8:	60bb      	str	r3, [r7, #8]
 80009ea:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80009ec:	2304      	movs	r3, #4
 80009ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f0:	2302      	movs	r3, #2
 80009f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009f4:	2303      	movs	r3, #3
 80009f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f8:	f107 0310 	add.w	r3, r7, #16
 80009fc:	4619      	mov	r1, r3
 80009fe:	480b      	ldr	r0, [pc, #44]	; (8000a2c <HAL_UART_MspInit+0x90>)
 8000a00:	f000 fa8c 	bl	8000f1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000a04:	2308      	movs	r3, #8
 8000a06:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a10:	f107 0310 	add.w	r3, r7, #16
 8000a14:	4619      	mov	r1, r3
 8000a16:	4805      	ldr	r0, [pc, #20]	; (8000a2c <HAL_UART_MspInit+0x90>)
 8000a18:	f000 fa80 	bl	8000f1c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a1c:	bf00      	nop
 8000a1e:	3720      	adds	r7, #32
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	40004400 	.word	0x40004400
 8000a28:	40021000 	.word	0x40021000
 8000a2c:	40010800 	.word	0x40010800

08000a30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a34:	e7fe      	b.n	8000a34 <NMI_Handler+0x4>

08000a36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a36:	b480      	push	{r7}
 8000a38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a3a:	e7fe      	b.n	8000a3a <HardFault_Handler+0x4>

08000a3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a40:	e7fe      	b.n	8000a40 <MemManage_Handler+0x4>

08000a42 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a42:	b480      	push	{r7}
 8000a44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a46:	e7fe      	b.n	8000a46 <BusFault_Handler+0x4>

08000a48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a4c:	e7fe      	b.n	8000a4c <UsageFault_Handler+0x4>

08000a4e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a4e:	b480      	push	{r7}
 8000a50:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a52:	bf00      	nop
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bc80      	pop	{r7}
 8000a58:	4770      	bx	lr

08000a5a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a5a:	b480      	push	{r7}
 8000a5c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a5e:	bf00      	nop
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bc80      	pop	{r7}
 8000a64:	4770      	bx	lr

08000a66 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a66:	b480      	push	{r7}
 8000a68:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a6a:	bf00      	nop
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bc80      	pop	{r7}
 8000a70:	4770      	bx	lr

08000a72 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a72:	b580      	push	{r7, lr}
 8000a74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a76:	f000 f927 	bl	8000cc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a7a:	bf00      	nop
 8000a7c:	bd80      	pop	{r7, pc}
	...

08000a80 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000a84:	4802      	ldr	r0, [pc, #8]	; (8000a90 <TIM2_IRQHandler+0x10>)
 8000a86:	f001 f8b9 	bl	8001bfc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000a8a:	bf00      	nop
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	200000f8 	.word	0x200000f8

08000a94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b086      	sub	sp, #24
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a9c:	4a14      	ldr	r2, [pc, #80]	; (8000af0 <_sbrk+0x5c>)
 8000a9e:	4b15      	ldr	r3, [pc, #84]	; (8000af4 <_sbrk+0x60>)
 8000aa0:	1ad3      	subs	r3, r2, r3
 8000aa2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000aa4:	697b      	ldr	r3, [r7, #20]
 8000aa6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000aa8:	4b13      	ldr	r3, [pc, #76]	; (8000af8 <_sbrk+0x64>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d102      	bne.n	8000ab6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ab0:	4b11      	ldr	r3, [pc, #68]	; (8000af8 <_sbrk+0x64>)
 8000ab2:	4a12      	ldr	r2, [pc, #72]	; (8000afc <_sbrk+0x68>)
 8000ab4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ab6:	4b10      	ldr	r3, [pc, #64]	; (8000af8 <_sbrk+0x64>)
 8000ab8:	681a      	ldr	r2, [r3, #0]
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	4413      	add	r3, r2
 8000abe:	693a      	ldr	r2, [r7, #16]
 8000ac0:	429a      	cmp	r2, r3
 8000ac2:	d207      	bcs.n	8000ad4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ac4:	f001 fdb6 	bl	8002634 <__errno>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	220c      	movs	r2, #12
 8000acc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ace:	f04f 33ff 	mov.w	r3, #4294967295
 8000ad2:	e009      	b.n	8000ae8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ad4:	4b08      	ldr	r3, [pc, #32]	; (8000af8 <_sbrk+0x64>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ada:	4b07      	ldr	r3, [pc, #28]	; (8000af8 <_sbrk+0x64>)
 8000adc:	681a      	ldr	r2, [r3, #0]
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	4413      	add	r3, r2
 8000ae2:	4a05      	ldr	r2, [pc, #20]	; (8000af8 <_sbrk+0x64>)
 8000ae4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ae6:	68fb      	ldr	r3, [r7, #12]
}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	3718      	adds	r7, #24
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	20002800 	.word	0x20002800
 8000af4:	00000400 	.word	0x00000400
 8000af8:	20000250 	.word	0x20000250
 8000afc:	20000270 	.word	0x20000270

08000b00 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b04:	bf00      	nop
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bc80      	pop	{r7}
 8000b0a:	4770      	bx	lr

08000b0c <LED_0_Display>:
 *      Author: Phuc Le
 */

#include "task.h"

void LED_0_Display() {
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_0_GPIO_Port, LED_0_Pin);
 8000b10:	2110      	movs	r1, #16
 8000b12:	4802      	ldr	r0, [pc, #8]	; (8000b1c <LED_0_Display+0x10>)
 8000b14:	f000 fbad 	bl	8001272 <HAL_GPIO_TogglePin>
}
 8000b18:	bf00      	nop
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	40010800 	.word	0x40010800

08000b20 <LED_1_Display>:

void LED_1_Display() {
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_1_GPIO_Port, LED_1_Pin);
 8000b24:	2120      	movs	r1, #32
 8000b26:	4802      	ldr	r0, [pc, #8]	; (8000b30 <LED_1_Display+0x10>)
 8000b28:	f000 fba3 	bl	8001272 <HAL_GPIO_TogglePin>
	//HAL_UART_Transmit(&huart2, (uint8_t *)data, sprintf(data, "Task 1 is dispatched at %d\r\n", time_stamp), 1000);
}
 8000b2c:	bf00      	nop
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	40010800 	.word	0x40010800

08000b34 <LED_2_Display>:

void LED_2_Display() {
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_2_GPIO_Port, LED_2_Pin);
 8000b38:	2140      	movs	r1, #64	; 0x40
 8000b3a:	4802      	ldr	r0, [pc, #8]	; (8000b44 <LED_2_Display+0x10>)
 8000b3c:	f000 fb99 	bl	8001272 <HAL_GPIO_TogglePin>
	//HAL_UART_Transmit(&huart2, (uint8_t *)data, sprintf(data, "Task 2 is dispatched at %d\r\n", time_stamp), 1000);
}
 8000b40:	bf00      	nop
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	40010800 	.word	0x40010800

08000b48 <LED_3_Display>:

void LED_3_Display() {
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_3_GPIO_Port, LED_3_Pin);
 8000b4c:	2180      	movs	r1, #128	; 0x80
 8000b4e:	4802      	ldr	r0, [pc, #8]	; (8000b58 <LED_3_Display+0x10>)
 8000b50:	f000 fb8f 	bl	8001272 <HAL_GPIO_TogglePin>
	//HAL_UART_Transmit(&huart2, (uint8_t *)data, sprintf(data, "Task 3 is dispatched at %d\r\n", time_stamp), 1000);
}
 8000b54:	bf00      	nop
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	40010800 	.word	0x40010800

08000b5c <LED_4_Display>:

void LED_4_Display() {
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_4_GPIO_Port, LED_4_Pin);
 8000b60:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b64:	4802      	ldr	r0, [pc, #8]	; (8000b70 <LED_4_Display+0x14>)
 8000b66:	f000 fb84 	bl	8001272 <HAL_GPIO_TogglePin>
	//HAL_UART_Transmit(&huart2, (uint8_t *)data, sprintf(data, "Task 4 is dispatched at %d\r\n", time_stamp), 1000);
}
 8000b6a:	bf00      	nop
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	40010800 	.word	0x40010800

08000b74 <LED_5_Display>:

void LED_5_Display() {
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_5_GPIO_Port, LED_5_Pin);
 8000b78:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b7c:	4802      	ldr	r0, [pc, #8]	; (8000b88 <LED_5_Display+0x14>)
 8000b7e:	f000 fb78 	bl	8001272 <HAL_GPIO_TogglePin>
	//HAL_UART_Transmit(&huart2, (uint8_t *)data, sprintf(data, "Task 5 is dispatched at %d\r\n", time_stamp), 1000);
}
 8000b82:	bf00      	nop
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	40010800 	.word	0x40010800

08000b8c <setTimer0>:
#include "timer.h"

int timer0_counter;
unsigned char timer0_flag;

void setTimer0(int duration) {
 8000b8c:	b480      	push	{r7}
 8000b8e:	b083      	sub	sp, #12
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
	timer0_counter = duration / TIMER_CYCLE;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	4a08      	ldr	r2, [pc, #32]	; (8000bb8 <setTimer0+0x2c>)
 8000b98:	fb82 1203 	smull	r1, r2, r2, r3
 8000b9c:	1092      	asrs	r2, r2, #2
 8000b9e:	17db      	asrs	r3, r3, #31
 8000ba0:	1ad3      	subs	r3, r2, r3
 8000ba2:	4a06      	ldr	r2, [pc, #24]	; (8000bbc <setTimer0+0x30>)
 8000ba4:	6013      	str	r3, [r2, #0]
	timer0_flag = 0;
 8000ba6:	4b06      	ldr	r3, [pc, #24]	; (8000bc0 <setTimer0+0x34>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	701a      	strb	r2, [r3, #0]
}
 8000bac:	bf00      	nop
 8000bae:	370c      	adds	r7, #12
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bc80      	pop	{r7}
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	66666667 	.word	0x66666667
 8000bbc:	20000254 	.word	0x20000254
 8000bc0:	20000258 	.word	0x20000258

08000bc4 <timer_run>:

void timer_run() {
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
	timer0_counter--;
 8000bc8:	4b07      	ldr	r3, [pc, #28]	; (8000be8 <timer_run+0x24>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	3b01      	subs	r3, #1
 8000bce:	4a06      	ldr	r2, [pc, #24]	; (8000be8 <timer_run+0x24>)
 8000bd0:	6013      	str	r3, [r2, #0]
	if (timer0_counter <= 0) {
 8000bd2:	4b05      	ldr	r3, [pc, #20]	; (8000be8 <timer_run+0x24>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	dc02      	bgt.n	8000be0 <timer_run+0x1c>
		timer0_flag = 1;
 8000bda:	4b04      	ldr	r3, [pc, #16]	; (8000bec <timer_run+0x28>)
 8000bdc:	2201      	movs	r2, #1
 8000bde:	701a      	strb	r2, [r3, #0]
	}
}
 8000be0:	bf00      	nop
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bc80      	pop	{r7}
 8000be6:	4770      	bx	lr
 8000be8:	20000254 	.word	0x20000254
 8000bec:	20000258 	.word	0x20000258

08000bf0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000bf0:	f7ff ff86 	bl	8000b00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bf4:	480b      	ldr	r0, [pc, #44]	; (8000c24 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000bf6:	490c      	ldr	r1, [pc, #48]	; (8000c28 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000bf8:	4a0c      	ldr	r2, [pc, #48]	; (8000c2c <LoopFillZerobss+0x16>)
  movs r3, #0
 8000bfa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bfc:	e002      	b.n	8000c04 <LoopCopyDataInit>

08000bfe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bfe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c02:	3304      	adds	r3, #4

08000c04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c08:	d3f9      	bcc.n	8000bfe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c0a:	4a09      	ldr	r2, [pc, #36]	; (8000c30 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000c0c:	4c09      	ldr	r4, [pc, #36]	; (8000c34 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c10:	e001      	b.n	8000c16 <LoopFillZerobss>

08000c12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c14:	3204      	adds	r2, #4

08000c16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c18:	d3fb      	bcc.n	8000c12 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c1a:	f001 fd11 	bl	8002640 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c1e:	f7ff faf1 	bl	8000204 <main>
  bx lr
 8000c22:	4770      	bx	lr
  ldr r0, =_sdata
 8000c24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c28:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000c2c:	0800304c 	.word	0x0800304c
  ldr r2, =_sbss
 8000c30:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000c34:	20000270 	.word	0x20000270

08000c38 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c38:	e7fe      	b.n	8000c38 <ADC1_2_IRQHandler>
	...

08000c3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c40:	4b08      	ldr	r3, [pc, #32]	; (8000c64 <HAL_Init+0x28>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	4a07      	ldr	r2, [pc, #28]	; (8000c64 <HAL_Init+0x28>)
 8000c46:	f043 0310 	orr.w	r3, r3, #16
 8000c4a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c4c:	2003      	movs	r0, #3
 8000c4e:	f000 f923 	bl	8000e98 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c52:	200f      	movs	r0, #15
 8000c54:	f000 f808 	bl	8000c68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c58:	f7ff fe4a 	bl	80008f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c5c:	2300      	movs	r3, #0
}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	40022000 	.word	0x40022000

08000c68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b082      	sub	sp, #8
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c70:	4b12      	ldr	r3, [pc, #72]	; (8000cbc <HAL_InitTick+0x54>)
 8000c72:	681a      	ldr	r2, [r3, #0]
 8000c74:	4b12      	ldr	r3, [pc, #72]	; (8000cc0 <HAL_InitTick+0x58>)
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	4619      	mov	r1, r3
 8000c7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c82:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c86:	4618      	mov	r0, r3
 8000c88:	f000 f93b 	bl	8000f02 <HAL_SYSTICK_Config>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c92:	2301      	movs	r3, #1
 8000c94:	e00e      	b.n	8000cb4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	2b0f      	cmp	r3, #15
 8000c9a:	d80a      	bhi.n	8000cb2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	6879      	ldr	r1, [r7, #4]
 8000ca0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ca4:	f000 f903 	bl	8000eae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ca8:	4a06      	ldr	r2, [pc, #24]	; (8000cc4 <HAL_InitTick+0x5c>)
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	e000      	b.n	8000cb4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cb2:	2301      	movs	r3, #1
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	3708      	adds	r7, #8
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	20000004 	.word	0x20000004
 8000cc0:	2000000c 	.word	0x2000000c
 8000cc4:	20000008 	.word	0x20000008

08000cc8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ccc:	4b05      	ldr	r3, [pc, #20]	; (8000ce4 <HAL_IncTick+0x1c>)
 8000cce:	781b      	ldrb	r3, [r3, #0]
 8000cd0:	461a      	mov	r2, r3
 8000cd2:	4b05      	ldr	r3, [pc, #20]	; (8000ce8 <HAL_IncTick+0x20>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	4413      	add	r3, r2
 8000cd8:	4a03      	ldr	r2, [pc, #12]	; (8000ce8 <HAL_IncTick+0x20>)
 8000cda:	6013      	str	r3, [r2, #0]
}
 8000cdc:	bf00      	nop
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bc80      	pop	{r7}
 8000ce2:	4770      	bx	lr
 8000ce4:	2000000c 	.word	0x2000000c
 8000ce8:	2000025c 	.word	0x2000025c

08000cec <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  return uwTick;
 8000cf0:	4b02      	ldr	r3, [pc, #8]	; (8000cfc <HAL_GetTick+0x10>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bc80      	pop	{r7}
 8000cfa:	4770      	bx	lr
 8000cfc:	2000025c 	.word	0x2000025c

08000d00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b085      	sub	sp, #20
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	f003 0307 	and.w	r3, r3, #7
 8000d0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d10:	4b0c      	ldr	r3, [pc, #48]	; (8000d44 <__NVIC_SetPriorityGrouping+0x44>)
 8000d12:	68db      	ldr	r3, [r3, #12]
 8000d14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d16:	68ba      	ldr	r2, [r7, #8]
 8000d18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d1c:	4013      	ands	r3, r2
 8000d1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d32:	4a04      	ldr	r2, [pc, #16]	; (8000d44 <__NVIC_SetPriorityGrouping+0x44>)
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	60d3      	str	r3, [r2, #12]
}
 8000d38:	bf00      	nop
 8000d3a:	3714      	adds	r7, #20
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bc80      	pop	{r7}
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop
 8000d44:	e000ed00 	.word	0xe000ed00

08000d48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d4c:	4b04      	ldr	r3, [pc, #16]	; (8000d60 <__NVIC_GetPriorityGrouping+0x18>)
 8000d4e:	68db      	ldr	r3, [r3, #12]
 8000d50:	0a1b      	lsrs	r3, r3, #8
 8000d52:	f003 0307 	and.w	r3, r3, #7
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bc80      	pop	{r7}
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	e000ed00 	.word	0xe000ed00

08000d64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d64:	b480      	push	{r7}
 8000d66:	b083      	sub	sp, #12
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	db0b      	blt.n	8000d8e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d76:	79fb      	ldrb	r3, [r7, #7]
 8000d78:	f003 021f 	and.w	r2, r3, #31
 8000d7c:	4906      	ldr	r1, [pc, #24]	; (8000d98 <__NVIC_EnableIRQ+0x34>)
 8000d7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d82:	095b      	lsrs	r3, r3, #5
 8000d84:	2001      	movs	r0, #1
 8000d86:	fa00 f202 	lsl.w	r2, r0, r2
 8000d8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d8e:	bf00      	nop
 8000d90:	370c      	adds	r7, #12
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bc80      	pop	{r7}
 8000d96:	4770      	bx	lr
 8000d98:	e000e100 	.word	0xe000e100

08000d9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b083      	sub	sp, #12
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	4603      	mov	r3, r0
 8000da4:	6039      	str	r1, [r7, #0]
 8000da6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000da8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	db0a      	blt.n	8000dc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	b2da      	uxtb	r2, r3
 8000db4:	490c      	ldr	r1, [pc, #48]	; (8000de8 <__NVIC_SetPriority+0x4c>)
 8000db6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dba:	0112      	lsls	r2, r2, #4
 8000dbc:	b2d2      	uxtb	r2, r2
 8000dbe:	440b      	add	r3, r1
 8000dc0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dc4:	e00a      	b.n	8000ddc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	b2da      	uxtb	r2, r3
 8000dca:	4908      	ldr	r1, [pc, #32]	; (8000dec <__NVIC_SetPriority+0x50>)
 8000dcc:	79fb      	ldrb	r3, [r7, #7]
 8000dce:	f003 030f 	and.w	r3, r3, #15
 8000dd2:	3b04      	subs	r3, #4
 8000dd4:	0112      	lsls	r2, r2, #4
 8000dd6:	b2d2      	uxtb	r2, r2
 8000dd8:	440b      	add	r3, r1
 8000dda:	761a      	strb	r2, [r3, #24]
}
 8000ddc:	bf00      	nop
 8000dde:	370c      	adds	r7, #12
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bc80      	pop	{r7}
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop
 8000de8:	e000e100 	.word	0xe000e100
 8000dec:	e000ed00 	.word	0xe000ed00

08000df0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000df0:	b480      	push	{r7}
 8000df2:	b089      	sub	sp, #36	; 0x24
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	60f8      	str	r0, [r7, #12]
 8000df8:	60b9      	str	r1, [r7, #8]
 8000dfa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	f003 0307 	and.w	r3, r3, #7
 8000e02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e04:	69fb      	ldr	r3, [r7, #28]
 8000e06:	f1c3 0307 	rsb	r3, r3, #7
 8000e0a:	2b04      	cmp	r3, #4
 8000e0c:	bf28      	it	cs
 8000e0e:	2304      	movcs	r3, #4
 8000e10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e12:	69fb      	ldr	r3, [r7, #28]
 8000e14:	3304      	adds	r3, #4
 8000e16:	2b06      	cmp	r3, #6
 8000e18:	d902      	bls.n	8000e20 <NVIC_EncodePriority+0x30>
 8000e1a:	69fb      	ldr	r3, [r7, #28]
 8000e1c:	3b03      	subs	r3, #3
 8000e1e:	e000      	b.n	8000e22 <NVIC_EncodePriority+0x32>
 8000e20:	2300      	movs	r3, #0
 8000e22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e24:	f04f 32ff 	mov.w	r2, #4294967295
 8000e28:	69bb      	ldr	r3, [r7, #24]
 8000e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2e:	43da      	mvns	r2, r3
 8000e30:	68bb      	ldr	r3, [r7, #8]
 8000e32:	401a      	ands	r2, r3
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e38:	f04f 31ff 	mov.w	r1, #4294967295
 8000e3c:	697b      	ldr	r3, [r7, #20]
 8000e3e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e42:	43d9      	mvns	r1, r3
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e48:	4313      	orrs	r3, r2
         );
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	3724      	adds	r7, #36	; 0x24
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bc80      	pop	{r7}
 8000e52:	4770      	bx	lr

08000e54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	3b01      	subs	r3, #1
 8000e60:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e64:	d301      	bcc.n	8000e6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e66:	2301      	movs	r3, #1
 8000e68:	e00f      	b.n	8000e8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e6a:	4a0a      	ldr	r2, [pc, #40]	; (8000e94 <SysTick_Config+0x40>)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	3b01      	subs	r3, #1
 8000e70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e72:	210f      	movs	r1, #15
 8000e74:	f04f 30ff 	mov.w	r0, #4294967295
 8000e78:	f7ff ff90 	bl	8000d9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e7c:	4b05      	ldr	r3, [pc, #20]	; (8000e94 <SysTick_Config+0x40>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e82:	4b04      	ldr	r3, [pc, #16]	; (8000e94 <SysTick_Config+0x40>)
 8000e84:	2207      	movs	r2, #7
 8000e86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e88:	2300      	movs	r3, #0
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	3708      	adds	r7, #8
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	e000e010 	.word	0xe000e010

08000e98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ea0:	6878      	ldr	r0, [r7, #4]
 8000ea2:	f7ff ff2d 	bl	8000d00 <__NVIC_SetPriorityGrouping>
}
 8000ea6:	bf00      	nop
 8000ea8:	3708      	adds	r7, #8
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}

08000eae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000eae:	b580      	push	{r7, lr}
 8000eb0:	b086      	sub	sp, #24
 8000eb2:	af00      	add	r7, sp, #0
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	60b9      	str	r1, [r7, #8]
 8000eb8:	607a      	str	r2, [r7, #4]
 8000eba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ec0:	f7ff ff42 	bl	8000d48 <__NVIC_GetPriorityGrouping>
 8000ec4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ec6:	687a      	ldr	r2, [r7, #4]
 8000ec8:	68b9      	ldr	r1, [r7, #8]
 8000eca:	6978      	ldr	r0, [r7, #20]
 8000ecc:	f7ff ff90 	bl	8000df0 <NVIC_EncodePriority>
 8000ed0:	4602      	mov	r2, r0
 8000ed2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ed6:	4611      	mov	r1, r2
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f7ff ff5f 	bl	8000d9c <__NVIC_SetPriority>
}
 8000ede:	bf00      	nop
 8000ee0:	3718      	adds	r7, #24
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}

08000ee6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ee6:	b580      	push	{r7, lr}
 8000ee8:	b082      	sub	sp, #8
 8000eea:	af00      	add	r7, sp, #0
 8000eec:	4603      	mov	r3, r0
 8000eee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ef0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f7ff ff35 	bl	8000d64 <__NVIC_EnableIRQ>
}
 8000efa:	bf00      	nop
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}

08000f02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f02:	b580      	push	{r7, lr}
 8000f04:	b082      	sub	sp, #8
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f0a:	6878      	ldr	r0, [r7, #4]
 8000f0c:	f7ff ffa2 	bl	8000e54 <SysTick_Config>
 8000f10:	4603      	mov	r3, r0
}
 8000f12:	4618      	mov	r0, r3
 8000f14:	3708      	adds	r7, #8
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
	...

08000f1c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b08b      	sub	sp, #44	; 0x2c
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
 8000f24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f26:	2300      	movs	r3, #0
 8000f28:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f2e:	e161      	b.n	80011f4 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000f30:	2201      	movs	r2, #1
 8000f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f34:	fa02 f303 	lsl.w	r3, r2, r3
 8000f38:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	69fa      	ldr	r2, [r7, #28]
 8000f40:	4013      	ands	r3, r2
 8000f42:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000f44:	69ba      	ldr	r2, [r7, #24]
 8000f46:	69fb      	ldr	r3, [r7, #28]
 8000f48:	429a      	cmp	r2, r3
 8000f4a:	f040 8150 	bne.w	80011ee <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	685b      	ldr	r3, [r3, #4]
 8000f52:	4a97      	ldr	r2, [pc, #604]	; (80011b0 <HAL_GPIO_Init+0x294>)
 8000f54:	4293      	cmp	r3, r2
 8000f56:	d05e      	beq.n	8001016 <HAL_GPIO_Init+0xfa>
 8000f58:	4a95      	ldr	r2, [pc, #596]	; (80011b0 <HAL_GPIO_Init+0x294>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d875      	bhi.n	800104a <HAL_GPIO_Init+0x12e>
 8000f5e:	4a95      	ldr	r2, [pc, #596]	; (80011b4 <HAL_GPIO_Init+0x298>)
 8000f60:	4293      	cmp	r3, r2
 8000f62:	d058      	beq.n	8001016 <HAL_GPIO_Init+0xfa>
 8000f64:	4a93      	ldr	r2, [pc, #588]	; (80011b4 <HAL_GPIO_Init+0x298>)
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d86f      	bhi.n	800104a <HAL_GPIO_Init+0x12e>
 8000f6a:	4a93      	ldr	r2, [pc, #588]	; (80011b8 <HAL_GPIO_Init+0x29c>)
 8000f6c:	4293      	cmp	r3, r2
 8000f6e:	d052      	beq.n	8001016 <HAL_GPIO_Init+0xfa>
 8000f70:	4a91      	ldr	r2, [pc, #580]	; (80011b8 <HAL_GPIO_Init+0x29c>)
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d869      	bhi.n	800104a <HAL_GPIO_Init+0x12e>
 8000f76:	4a91      	ldr	r2, [pc, #580]	; (80011bc <HAL_GPIO_Init+0x2a0>)
 8000f78:	4293      	cmp	r3, r2
 8000f7a:	d04c      	beq.n	8001016 <HAL_GPIO_Init+0xfa>
 8000f7c:	4a8f      	ldr	r2, [pc, #572]	; (80011bc <HAL_GPIO_Init+0x2a0>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d863      	bhi.n	800104a <HAL_GPIO_Init+0x12e>
 8000f82:	4a8f      	ldr	r2, [pc, #572]	; (80011c0 <HAL_GPIO_Init+0x2a4>)
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d046      	beq.n	8001016 <HAL_GPIO_Init+0xfa>
 8000f88:	4a8d      	ldr	r2, [pc, #564]	; (80011c0 <HAL_GPIO_Init+0x2a4>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d85d      	bhi.n	800104a <HAL_GPIO_Init+0x12e>
 8000f8e:	2b12      	cmp	r3, #18
 8000f90:	d82a      	bhi.n	8000fe8 <HAL_GPIO_Init+0xcc>
 8000f92:	2b12      	cmp	r3, #18
 8000f94:	d859      	bhi.n	800104a <HAL_GPIO_Init+0x12e>
 8000f96:	a201      	add	r2, pc, #4	; (adr r2, 8000f9c <HAL_GPIO_Init+0x80>)
 8000f98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f9c:	08001017 	.word	0x08001017
 8000fa0:	08000ff1 	.word	0x08000ff1
 8000fa4:	08001003 	.word	0x08001003
 8000fa8:	08001045 	.word	0x08001045
 8000fac:	0800104b 	.word	0x0800104b
 8000fb0:	0800104b 	.word	0x0800104b
 8000fb4:	0800104b 	.word	0x0800104b
 8000fb8:	0800104b 	.word	0x0800104b
 8000fbc:	0800104b 	.word	0x0800104b
 8000fc0:	0800104b 	.word	0x0800104b
 8000fc4:	0800104b 	.word	0x0800104b
 8000fc8:	0800104b 	.word	0x0800104b
 8000fcc:	0800104b 	.word	0x0800104b
 8000fd0:	0800104b 	.word	0x0800104b
 8000fd4:	0800104b 	.word	0x0800104b
 8000fd8:	0800104b 	.word	0x0800104b
 8000fdc:	0800104b 	.word	0x0800104b
 8000fe0:	08000ff9 	.word	0x08000ff9
 8000fe4:	0800100d 	.word	0x0800100d
 8000fe8:	4a76      	ldr	r2, [pc, #472]	; (80011c4 <HAL_GPIO_Init+0x2a8>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d013      	beq.n	8001016 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000fee:	e02c      	b.n	800104a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	68db      	ldr	r3, [r3, #12]
 8000ff4:	623b      	str	r3, [r7, #32]
          break;
 8000ff6:	e029      	b.n	800104c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	68db      	ldr	r3, [r3, #12]
 8000ffc:	3304      	adds	r3, #4
 8000ffe:	623b      	str	r3, [r7, #32]
          break;
 8001000:	e024      	b.n	800104c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	68db      	ldr	r3, [r3, #12]
 8001006:	3308      	adds	r3, #8
 8001008:	623b      	str	r3, [r7, #32]
          break;
 800100a:	e01f      	b.n	800104c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	68db      	ldr	r3, [r3, #12]
 8001010:	330c      	adds	r3, #12
 8001012:	623b      	str	r3, [r7, #32]
          break;
 8001014:	e01a      	b.n	800104c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	689b      	ldr	r3, [r3, #8]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d102      	bne.n	8001024 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800101e:	2304      	movs	r3, #4
 8001020:	623b      	str	r3, [r7, #32]
          break;
 8001022:	e013      	b.n	800104c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	689b      	ldr	r3, [r3, #8]
 8001028:	2b01      	cmp	r3, #1
 800102a:	d105      	bne.n	8001038 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800102c:	2308      	movs	r3, #8
 800102e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	69fa      	ldr	r2, [r7, #28]
 8001034:	611a      	str	r2, [r3, #16]
          break;
 8001036:	e009      	b.n	800104c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001038:	2308      	movs	r3, #8
 800103a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	69fa      	ldr	r2, [r7, #28]
 8001040:	615a      	str	r2, [r3, #20]
          break;
 8001042:	e003      	b.n	800104c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001044:	2300      	movs	r3, #0
 8001046:	623b      	str	r3, [r7, #32]
          break;
 8001048:	e000      	b.n	800104c <HAL_GPIO_Init+0x130>
          break;
 800104a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800104c:	69bb      	ldr	r3, [r7, #24]
 800104e:	2bff      	cmp	r3, #255	; 0xff
 8001050:	d801      	bhi.n	8001056 <HAL_GPIO_Init+0x13a>
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	e001      	b.n	800105a <HAL_GPIO_Init+0x13e>
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	3304      	adds	r3, #4
 800105a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800105c:	69bb      	ldr	r3, [r7, #24]
 800105e:	2bff      	cmp	r3, #255	; 0xff
 8001060:	d802      	bhi.n	8001068 <HAL_GPIO_Init+0x14c>
 8001062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	e002      	b.n	800106e <HAL_GPIO_Init+0x152>
 8001068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800106a:	3b08      	subs	r3, #8
 800106c:	009b      	lsls	r3, r3, #2
 800106e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	210f      	movs	r1, #15
 8001076:	693b      	ldr	r3, [r7, #16]
 8001078:	fa01 f303 	lsl.w	r3, r1, r3
 800107c:	43db      	mvns	r3, r3
 800107e:	401a      	ands	r2, r3
 8001080:	6a39      	ldr	r1, [r7, #32]
 8001082:	693b      	ldr	r3, [r7, #16]
 8001084:	fa01 f303 	lsl.w	r3, r1, r3
 8001088:	431a      	orrs	r2, r3
 800108a:	697b      	ldr	r3, [r7, #20]
 800108c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	685b      	ldr	r3, [r3, #4]
 8001092:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001096:	2b00      	cmp	r3, #0
 8001098:	f000 80a9 	beq.w	80011ee <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800109c:	4b4a      	ldr	r3, [pc, #296]	; (80011c8 <HAL_GPIO_Init+0x2ac>)
 800109e:	699b      	ldr	r3, [r3, #24]
 80010a0:	4a49      	ldr	r2, [pc, #292]	; (80011c8 <HAL_GPIO_Init+0x2ac>)
 80010a2:	f043 0301 	orr.w	r3, r3, #1
 80010a6:	6193      	str	r3, [r2, #24]
 80010a8:	4b47      	ldr	r3, [pc, #284]	; (80011c8 <HAL_GPIO_Init+0x2ac>)
 80010aa:	699b      	ldr	r3, [r3, #24]
 80010ac:	f003 0301 	and.w	r3, r3, #1
 80010b0:	60bb      	str	r3, [r7, #8]
 80010b2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80010b4:	4a45      	ldr	r2, [pc, #276]	; (80011cc <HAL_GPIO_Init+0x2b0>)
 80010b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010b8:	089b      	lsrs	r3, r3, #2
 80010ba:	3302      	adds	r3, #2
 80010bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010c0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80010c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010c4:	f003 0303 	and.w	r3, r3, #3
 80010c8:	009b      	lsls	r3, r3, #2
 80010ca:	220f      	movs	r2, #15
 80010cc:	fa02 f303 	lsl.w	r3, r2, r3
 80010d0:	43db      	mvns	r3, r3
 80010d2:	68fa      	ldr	r2, [r7, #12]
 80010d4:	4013      	ands	r3, r2
 80010d6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	4a3d      	ldr	r2, [pc, #244]	; (80011d0 <HAL_GPIO_Init+0x2b4>)
 80010dc:	4293      	cmp	r3, r2
 80010de:	d00d      	beq.n	80010fc <HAL_GPIO_Init+0x1e0>
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	4a3c      	ldr	r2, [pc, #240]	; (80011d4 <HAL_GPIO_Init+0x2b8>)
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d007      	beq.n	80010f8 <HAL_GPIO_Init+0x1dc>
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	4a3b      	ldr	r2, [pc, #236]	; (80011d8 <HAL_GPIO_Init+0x2bc>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d101      	bne.n	80010f4 <HAL_GPIO_Init+0x1d8>
 80010f0:	2302      	movs	r3, #2
 80010f2:	e004      	b.n	80010fe <HAL_GPIO_Init+0x1e2>
 80010f4:	2303      	movs	r3, #3
 80010f6:	e002      	b.n	80010fe <HAL_GPIO_Init+0x1e2>
 80010f8:	2301      	movs	r3, #1
 80010fa:	e000      	b.n	80010fe <HAL_GPIO_Init+0x1e2>
 80010fc:	2300      	movs	r3, #0
 80010fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001100:	f002 0203 	and.w	r2, r2, #3
 8001104:	0092      	lsls	r2, r2, #2
 8001106:	4093      	lsls	r3, r2
 8001108:	68fa      	ldr	r2, [r7, #12]
 800110a:	4313      	orrs	r3, r2
 800110c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800110e:	492f      	ldr	r1, [pc, #188]	; (80011cc <HAL_GPIO_Init+0x2b0>)
 8001110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001112:	089b      	lsrs	r3, r3, #2
 8001114:	3302      	adds	r3, #2
 8001116:	68fa      	ldr	r2, [r7, #12]
 8001118:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001124:	2b00      	cmp	r3, #0
 8001126:	d006      	beq.n	8001136 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001128:	4b2c      	ldr	r3, [pc, #176]	; (80011dc <HAL_GPIO_Init+0x2c0>)
 800112a:	689a      	ldr	r2, [r3, #8]
 800112c:	492b      	ldr	r1, [pc, #172]	; (80011dc <HAL_GPIO_Init+0x2c0>)
 800112e:	69bb      	ldr	r3, [r7, #24]
 8001130:	4313      	orrs	r3, r2
 8001132:	608b      	str	r3, [r1, #8]
 8001134:	e006      	b.n	8001144 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001136:	4b29      	ldr	r3, [pc, #164]	; (80011dc <HAL_GPIO_Init+0x2c0>)
 8001138:	689a      	ldr	r2, [r3, #8]
 800113a:	69bb      	ldr	r3, [r7, #24]
 800113c:	43db      	mvns	r3, r3
 800113e:	4927      	ldr	r1, [pc, #156]	; (80011dc <HAL_GPIO_Init+0x2c0>)
 8001140:	4013      	ands	r3, r2
 8001142:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800114c:	2b00      	cmp	r3, #0
 800114e:	d006      	beq.n	800115e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001150:	4b22      	ldr	r3, [pc, #136]	; (80011dc <HAL_GPIO_Init+0x2c0>)
 8001152:	68da      	ldr	r2, [r3, #12]
 8001154:	4921      	ldr	r1, [pc, #132]	; (80011dc <HAL_GPIO_Init+0x2c0>)
 8001156:	69bb      	ldr	r3, [r7, #24]
 8001158:	4313      	orrs	r3, r2
 800115a:	60cb      	str	r3, [r1, #12]
 800115c:	e006      	b.n	800116c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800115e:	4b1f      	ldr	r3, [pc, #124]	; (80011dc <HAL_GPIO_Init+0x2c0>)
 8001160:	68da      	ldr	r2, [r3, #12]
 8001162:	69bb      	ldr	r3, [r7, #24]
 8001164:	43db      	mvns	r3, r3
 8001166:	491d      	ldr	r1, [pc, #116]	; (80011dc <HAL_GPIO_Init+0x2c0>)
 8001168:	4013      	ands	r3, r2
 800116a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001174:	2b00      	cmp	r3, #0
 8001176:	d006      	beq.n	8001186 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001178:	4b18      	ldr	r3, [pc, #96]	; (80011dc <HAL_GPIO_Init+0x2c0>)
 800117a:	685a      	ldr	r2, [r3, #4]
 800117c:	4917      	ldr	r1, [pc, #92]	; (80011dc <HAL_GPIO_Init+0x2c0>)
 800117e:	69bb      	ldr	r3, [r7, #24]
 8001180:	4313      	orrs	r3, r2
 8001182:	604b      	str	r3, [r1, #4]
 8001184:	e006      	b.n	8001194 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001186:	4b15      	ldr	r3, [pc, #84]	; (80011dc <HAL_GPIO_Init+0x2c0>)
 8001188:	685a      	ldr	r2, [r3, #4]
 800118a:	69bb      	ldr	r3, [r7, #24]
 800118c:	43db      	mvns	r3, r3
 800118e:	4913      	ldr	r1, [pc, #76]	; (80011dc <HAL_GPIO_Init+0x2c0>)
 8001190:	4013      	ands	r3, r2
 8001192:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800119c:	2b00      	cmp	r3, #0
 800119e:	d01f      	beq.n	80011e0 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80011a0:	4b0e      	ldr	r3, [pc, #56]	; (80011dc <HAL_GPIO_Init+0x2c0>)
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	490d      	ldr	r1, [pc, #52]	; (80011dc <HAL_GPIO_Init+0x2c0>)
 80011a6:	69bb      	ldr	r3, [r7, #24]
 80011a8:	4313      	orrs	r3, r2
 80011aa:	600b      	str	r3, [r1, #0]
 80011ac:	e01f      	b.n	80011ee <HAL_GPIO_Init+0x2d2>
 80011ae:	bf00      	nop
 80011b0:	10320000 	.word	0x10320000
 80011b4:	10310000 	.word	0x10310000
 80011b8:	10220000 	.word	0x10220000
 80011bc:	10210000 	.word	0x10210000
 80011c0:	10120000 	.word	0x10120000
 80011c4:	10110000 	.word	0x10110000
 80011c8:	40021000 	.word	0x40021000
 80011cc:	40010000 	.word	0x40010000
 80011d0:	40010800 	.word	0x40010800
 80011d4:	40010c00 	.word	0x40010c00
 80011d8:	40011000 	.word	0x40011000
 80011dc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80011e0:	4b0b      	ldr	r3, [pc, #44]	; (8001210 <HAL_GPIO_Init+0x2f4>)
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	69bb      	ldr	r3, [r7, #24]
 80011e6:	43db      	mvns	r3, r3
 80011e8:	4909      	ldr	r1, [pc, #36]	; (8001210 <HAL_GPIO_Init+0x2f4>)
 80011ea:	4013      	ands	r3, r2
 80011ec:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80011ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011f0:	3301      	adds	r3, #1
 80011f2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	681a      	ldr	r2, [r3, #0]
 80011f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011fa:	fa22 f303 	lsr.w	r3, r2, r3
 80011fe:	2b00      	cmp	r3, #0
 8001200:	f47f ae96 	bne.w	8000f30 <HAL_GPIO_Init+0x14>
  }
}
 8001204:	bf00      	nop
 8001206:	bf00      	nop
 8001208:	372c      	adds	r7, #44	; 0x2c
 800120a:	46bd      	mov	sp, r7
 800120c:	bc80      	pop	{r7}
 800120e:	4770      	bx	lr
 8001210:	40010400 	.word	0x40010400

08001214 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001214:	b480      	push	{r7}
 8001216:	b085      	sub	sp, #20
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	460b      	mov	r3, r1
 800121e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	689a      	ldr	r2, [r3, #8]
 8001224:	887b      	ldrh	r3, [r7, #2]
 8001226:	4013      	ands	r3, r2
 8001228:	2b00      	cmp	r3, #0
 800122a:	d002      	beq.n	8001232 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800122c:	2301      	movs	r3, #1
 800122e:	73fb      	strb	r3, [r7, #15]
 8001230:	e001      	b.n	8001236 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001232:	2300      	movs	r3, #0
 8001234:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001236:	7bfb      	ldrb	r3, [r7, #15]
}
 8001238:	4618      	mov	r0, r3
 800123a:	3714      	adds	r7, #20
 800123c:	46bd      	mov	sp, r7
 800123e:	bc80      	pop	{r7}
 8001240:	4770      	bx	lr

08001242 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001242:	b480      	push	{r7}
 8001244:	b083      	sub	sp, #12
 8001246:	af00      	add	r7, sp, #0
 8001248:	6078      	str	r0, [r7, #4]
 800124a:	460b      	mov	r3, r1
 800124c:	807b      	strh	r3, [r7, #2]
 800124e:	4613      	mov	r3, r2
 8001250:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001252:	787b      	ldrb	r3, [r7, #1]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d003      	beq.n	8001260 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001258:	887a      	ldrh	r2, [r7, #2]
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800125e:	e003      	b.n	8001268 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001260:	887b      	ldrh	r3, [r7, #2]
 8001262:	041a      	lsls	r2, r3, #16
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	611a      	str	r2, [r3, #16]
}
 8001268:	bf00      	nop
 800126a:	370c      	adds	r7, #12
 800126c:	46bd      	mov	sp, r7
 800126e:	bc80      	pop	{r7}
 8001270:	4770      	bx	lr

08001272 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001272:	b480      	push	{r7}
 8001274:	b085      	sub	sp, #20
 8001276:	af00      	add	r7, sp, #0
 8001278:	6078      	str	r0, [r7, #4]
 800127a:	460b      	mov	r3, r1
 800127c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	68db      	ldr	r3, [r3, #12]
 8001282:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001284:	887a      	ldrh	r2, [r7, #2]
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	4013      	ands	r3, r2
 800128a:	041a      	lsls	r2, r3, #16
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	43d9      	mvns	r1, r3
 8001290:	887b      	ldrh	r3, [r7, #2]
 8001292:	400b      	ands	r3, r1
 8001294:	431a      	orrs	r2, r3
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	611a      	str	r2, [r3, #16]
}
 800129a:	bf00      	nop
 800129c:	3714      	adds	r7, #20
 800129e:	46bd      	mov	sp, r7
 80012a0:	bc80      	pop	{r7}
 80012a2:	4770      	bx	lr

080012a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b086      	sub	sp, #24
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d101      	bne.n	80012b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
 80012b4:	e272      	b.n	800179c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f003 0301 	and.w	r3, r3, #1
 80012be:	2b00      	cmp	r3, #0
 80012c0:	f000 8087 	beq.w	80013d2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80012c4:	4b92      	ldr	r3, [pc, #584]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f003 030c 	and.w	r3, r3, #12
 80012cc:	2b04      	cmp	r3, #4
 80012ce:	d00c      	beq.n	80012ea <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80012d0:	4b8f      	ldr	r3, [pc, #572]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	f003 030c 	and.w	r3, r3, #12
 80012d8:	2b08      	cmp	r3, #8
 80012da:	d112      	bne.n	8001302 <HAL_RCC_OscConfig+0x5e>
 80012dc:	4b8c      	ldr	r3, [pc, #560]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012e8:	d10b      	bne.n	8001302 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012ea:	4b89      	ldr	r3, [pc, #548]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d06c      	beq.n	80013d0 <HAL_RCC_OscConfig+0x12c>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d168      	bne.n	80013d0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	e24c      	b.n	800179c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800130a:	d106      	bne.n	800131a <HAL_RCC_OscConfig+0x76>
 800130c:	4b80      	ldr	r3, [pc, #512]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a7f      	ldr	r2, [pc, #508]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 8001312:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001316:	6013      	str	r3, [r2, #0]
 8001318:	e02e      	b.n	8001378 <HAL_RCC_OscConfig+0xd4>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d10c      	bne.n	800133c <HAL_RCC_OscConfig+0x98>
 8001322:	4b7b      	ldr	r3, [pc, #492]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a7a      	ldr	r2, [pc, #488]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 8001328:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800132c:	6013      	str	r3, [r2, #0]
 800132e:	4b78      	ldr	r3, [pc, #480]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a77      	ldr	r2, [pc, #476]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 8001334:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001338:	6013      	str	r3, [r2, #0]
 800133a:	e01d      	b.n	8001378 <HAL_RCC_OscConfig+0xd4>
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001344:	d10c      	bne.n	8001360 <HAL_RCC_OscConfig+0xbc>
 8001346:	4b72      	ldr	r3, [pc, #456]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4a71      	ldr	r2, [pc, #452]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 800134c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001350:	6013      	str	r3, [r2, #0]
 8001352:	4b6f      	ldr	r3, [pc, #444]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a6e      	ldr	r2, [pc, #440]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 8001358:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800135c:	6013      	str	r3, [r2, #0]
 800135e:	e00b      	b.n	8001378 <HAL_RCC_OscConfig+0xd4>
 8001360:	4b6b      	ldr	r3, [pc, #428]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a6a      	ldr	r2, [pc, #424]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 8001366:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800136a:	6013      	str	r3, [r2, #0]
 800136c:	4b68      	ldr	r3, [pc, #416]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a67      	ldr	r2, [pc, #412]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 8001372:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001376:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d013      	beq.n	80013a8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001380:	f7ff fcb4 	bl	8000cec <HAL_GetTick>
 8001384:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001386:	e008      	b.n	800139a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001388:	f7ff fcb0 	bl	8000cec <HAL_GetTick>
 800138c:	4602      	mov	r2, r0
 800138e:	693b      	ldr	r3, [r7, #16]
 8001390:	1ad3      	subs	r3, r2, r3
 8001392:	2b64      	cmp	r3, #100	; 0x64
 8001394:	d901      	bls.n	800139a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001396:	2303      	movs	r3, #3
 8001398:	e200      	b.n	800179c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800139a:	4b5d      	ldr	r3, [pc, #372]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d0f0      	beq.n	8001388 <HAL_RCC_OscConfig+0xe4>
 80013a6:	e014      	b.n	80013d2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013a8:	f7ff fca0 	bl	8000cec <HAL_GetTick>
 80013ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013ae:	e008      	b.n	80013c2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013b0:	f7ff fc9c 	bl	8000cec <HAL_GetTick>
 80013b4:	4602      	mov	r2, r0
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	1ad3      	subs	r3, r2, r3
 80013ba:	2b64      	cmp	r3, #100	; 0x64
 80013bc:	d901      	bls.n	80013c2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80013be:	2303      	movs	r3, #3
 80013c0:	e1ec      	b.n	800179c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013c2:	4b53      	ldr	r3, [pc, #332]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d1f0      	bne.n	80013b0 <HAL_RCC_OscConfig+0x10c>
 80013ce:	e000      	b.n	80013d2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f003 0302 	and.w	r3, r3, #2
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d063      	beq.n	80014a6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80013de:	4b4c      	ldr	r3, [pc, #304]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	f003 030c 	and.w	r3, r3, #12
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d00b      	beq.n	8001402 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80013ea:	4b49      	ldr	r3, [pc, #292]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	f003 030c 	and.w	r3, r3, #12
 80013f2:	2b08      	cmp	r3, #8
 80013f4:	d11c      	bne.n	8001430 <HAL_RCC_OscConfig+0x18c>
 80013f6:	4b46      	ldr	r3, [pc, #280]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d116      	bne.n	8001430 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001402:	4b43      	ldr	r3, [pc, #268]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f003 0302 	and.w	r3, r3, #2
 800140a:	2b00      	cmp	r3, #0
 800140c:	d005      	beq.n	800141a <HAL_RCC_OscConfig+0x176>
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	691b      	ldr	r3, [r3, #16]
 8001412:	2b01      	cmp	r3, #1
 8001414:	d001      	beq.n	800141a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001416:	2301      	movs	r3, #1
 8001418:	e1c0      	b.n	800179c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800141a:	4b3d      	ldr	r3, [pc, #244]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	695b      	ldr	r3, [r3, #20]
 8001426:	00db      	lsls	r3, r3, #3
 8001428:	4939      	ldr	r1, [pc, #228]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 800142a:	4313      	orrs	r3, r2
 800142c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800142e:	e03a      	b.n	80014a6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	691b      	ldr	r3, [r3, #16]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d020      	beq.n	800147a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001438:	4b36      	ldr	r3, [pc, #216]	; (8001514 <HAL_RCC_OscConfig+0x270>)
 800143a:	2201      	movs	r2, #1
 800143c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800143e:	f7ff fc55 	bl	8000cec <HAL_GetTick>
 8001442:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001444:	e008      	b.n	8001458 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001446:	f7ff fc51 	bl	8000cec <HAL_GetTick>
 800144a:	4602      	mov	r2, r0
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	1ad3      	subs	r3, r2, r3
 8001450:	2b02      	cmp	r3, #2
 8001452:	d901      	bls.n	8001458 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001454:	2303      	movs	r3, #3
 8001456:	e1a1      	b.n	800179c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001458:	4b2d      	ldr	r3, [pc, #180]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f003 0302 	and.w	r3, r3, #2
 8001460:	2b00      	cmp	r3, #0
 8001462:	d0f0      	beq.n	8001446 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001464:	4b2a      	ldr	r3, [pc, #168]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	695b      	ldr	r3, [r3, #20]
 8001470:	00db      	lsls	r3, r3, #3
 8001472:	4927      	ldr	r1, [pc, #156]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 8001474:	4313      	orrs	r3, r2
 8001476:	600b      	str	r3, [r1, #0]
 8001478:	e015      	b.n	80014a6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800147a:	4b26      	ldr	r3, [pc, #152]	; (8001514 <HAL_RCC_OscConfig+0x270>)
 800147c:	2200      	movs	r2, #0
 800147e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001480:	f7ff fc34 	bl	8000cec <HAL_GetTick>
 8001484:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001486:	e008      	b.n	800149a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001488:	f7ff fc30 	bl	8000cec <HAL_GetTick>
 800148c:	4602      	mov	r2, r0
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	1ad3      	subs	r3, r2, r3
 8001492:	2b02      	cmp	r3, #2
 8001494:	d901      	bls.n	800149a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001496:	2303      	movs	r3, #3
 8001498:	e180      	b.n	800179c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800149a:	4b1d      	ldr	r3, [pc, #116]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f003 0302 	and.w	r3, r3, #2
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d1f0      	bne.n	8001488 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f003 0308 	and.w	r3, r3, #8
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d03a      	beq.n	8001528 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	699b      	ldr	r3, [r3, #24]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d019      	beq.n	80014ee <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014ba:	4b17      	ldr	r3, [pc, #92]	; (8001518 <HAL_RCC_OscConfig+0x274>)
 80014bc:	2201      	movs	r2, #1
 80014be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014c0:	f7ff fc14 	bl	8000cec <HAL_GetTick>
 80014c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014c6:	e008      	b.n	80014da <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014c8:	f7ff fc10 	bl	8000cec <HAL_GetTick>
 80014cc:	4602      	mov	r2, r0
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	2b02      	cmp	r3, #2
 80014d4:	d901      	bls.n	80014da <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80014d6:	2303      	movs	r3, #3
 80014d8:	e160      	b.n	800179c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014da:	4b0d      	ldr	r3, [pc, #52]	; (8001510 <HAL_RCC_OscConfig+0x26c>)
 80014dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014de:	f003 0302 	and.w	r3, r3, #2
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d0f0      	beq.n	80014c8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80014e6:	2001      	movs	r0, #1
 80014e8:	f000 face 	bl	8001a88 <RCC_Delay>
 80014ec:	e01c      	b.n	8001528 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014ee:	4b0a      	ldr	r3, [pc, #40]	; (8001518 <HAL_RCC_OscConfig+0x274>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014f4:	f7ff fbfa 	bl	8000cec <HAL_GetTick>
 80014f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014fa:	e00f      	b.n	800151c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014fc:	f7ff fbf6 	bl	8000cec <HAL_GetTick>
 8001500:	4602      	mov	r2, r0
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	2b02      	cmp	r3, #2
 8001508:	d908      	bls.n	800151c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800150a:	2303      	movs	r3, #3
 800150c:	e146      	b.n	800179c <HAL_RCC_OscConfig+0x4f8>
 800150e:	bf00      	nop
 8001510:	40021000 	.word	0x40021000
 8001514:	42420000 	.word	0x42420000
 8001518:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800151c:	4b92      	ldr	r3, [pc, #584]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 800151e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001520:	f003 0302 	and.w	r3, r3, #2
 8001524:	2b00      	cmp	r3, #0
 8001526:	d1e9      	bne.n	80014fc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f003 0304 	and.w	r3, r3, #4
 8001530:	2b00      	cmp	r3, #0
 8001532:	f000 80a6 	beq.w	8001682 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001536:	2300      	movs	r3, #0
 8001538:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800153a:	4b8b      	ldr	r3, [pc, #556]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 800153c:	69db      	ldr	r3, [r3, #28]
 800153e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001542:	2b00      	cmp	r3, #0
 8001544:	d10d      	bne.n	8001562 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001546:	4b88      	ldr	r3, [pc, #544]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 8001548:	69db      	ldr	r3, [r3, #28]
 800154a:	4a87      	ldr	r2, [pc, #540]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 800154c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001550:	61d3      	str	r3, [r2, #28]
 8001552:	4b85      	ldr	r3, [pc, #532]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 8001554:	69db      	ldr	r3, [r3, #28]
 8001556:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800155a:	60bb      	str	r3, [r7, #8]
 800155c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800155e:	2301      	movs	r3, #1
 8001560:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001562:	4b82      	ldr	r3, [pc, #520]	; (800176c <HAL_RCC_OscConfig+0x4c8>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800156a:	2b00      	cmp	r3, #0
 800156c:	d118      	bne.n	80015a0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800156e:	4b7f      	ldr	r3, [pc, #508]	; (800176c <HAL_RCC_OscConfig+0x4c8>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a7e      	ldr	r2, [pc, #504]	; (800176c <HAL_RCC_OscConfig+0x4c8>)
 8001574:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001578:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800157a:	f7ff fbb7 	bl	8000cec <HAL_GetTick>
 800157e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001580:	e008      	b.n	8001594 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001582:	f7ff fbb3 	bl	8000cec <HAL_GetTick>
 8001586:	4602      	mov	r2, r0
 8001588:	693b      	ldr	r3, [r7, #16]
 800158a:	1ad3      	subs	r3, r2, r3
 800158c:	2b64      	cmp	r3, #100	; 0x64
 800158e:	d901      	bls.n	8001594 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001590:	2303      	movs	r3, #3
 8001592:	e103      	b.n	800179c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001594:	4b75      	ldr	r3, [pc, #468]	; (800176c <HAL_RCC_OscConfig+0x4c8>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800159c:	2b00      	cmp	r3, #0
 800159e:	d0f0      	beq.n	8001582 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	68db      	ldr	r3, [r3, #12]
 80015a4:	2b01      	cmp	r3, #1
 80015a6:	d106      	bne.n	80015b6 <HAL_RCC_OscConfig+0x312>
 80015a8:	4b6f      	ldr	r3, [pc, #444]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 80015aa:	6a1b      	ldr	r3, [r3, #32]
 80015ac:	4a6e      	ldr	r2, [pc, #440]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 80015ae:	f043 0301 	orr.w	r3, r3, #1
 80015b2:	6213      	str	r3, [r2, #32]
 80015b4:	e02d      	b.n	8001612 <HAL_RCC_OscConfig+0x36e>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	68db      	ldr	r3, [r3, #12]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d10c      	bne.n	80015d8 <HAL_RCC_OscConfig+0x334>
 80015be:	4b6a      	ldr	r3, [pc, #424]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 80015c0:	6a1b      	ldr	r3, [r3, #32]
 80015c2:	4a69      	ldr	r2, [pc, #420]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 80015c4:	f023 0301 	bic.w	r3, r3, #1
 80015c8:	6213      	str	r3, [r2, #32]
 80015ca:	4b67      	ldr	r3, [pc, #412]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 80015cc:	6a1b      	ldr	r3, [r3, #32]
 80015ce:	4a66      	ldr	r2, [pc, #408]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 80015d0:	f023 0304 	bic.w	r3, r3, #4
 80015d4:	6213      	str	r3, [r2, #32]
 80015d6:	e01c      	b.n	8001612 <HAL_RCC_OscConfig+0x36e>
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	68db      	ldr	r3, [r3, #12]
 80015dc:	2b05      	cmp	r3, #5
 80015de:	d10c      	bne.n	80015fa <HAL_RCC_OscConfig+0x356>
 80015e0:	4b61      	ldr	r3, [pc, #388]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 80015e2:	6a1b      	ldr	r3, [r3, #32]
 80015e4:	4a60      	ldr	r2, [pc, #384]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 80015e6:	f043 0304 	orr.w	r3, r3, #4
 80015ea:	6213      	str	r3, [r2, #32]
 80015ec:	4b5e      	ldr	r3, [pc, #376]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 80015ee:	6a1b      	ldr	r3, [r3, #32]
 80015f0:	4a5d      	ldr	r2, [pc, #372]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 80015f2:	f043 0301 	orr.w	r3, r3, #1
 80015f6:	6213      	str	r3, [r2, #32]
 80015f8:	e00b      	b.n	8001612 <HAL_RCC_OscConfig+0x36e>
 80015fa:	4b5b      	ldr	r3, [pc, #364]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 80015fc:	6a1b      	ldr	r3, [r3, #32]
 80015fe:	4a5a      	ldr	r2, [pc, #360]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 8001600:	f023 0301 	bic.w	r3, r3, #1
 8001604:	6213      	str	r3, [r2, #32]
 8001606:	4b58      	ldr	r3, [pc, #352]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 8001608:	6a1b      	ldr	r3, [r3, #32]
 800160a:	4a57      	ldr	r2, [pc, #348]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 800160c:	f023 0304 	bic.w	r3, r3, #4
 8001610:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	68db      	ldr	r3, [r3, #12]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d015      	beq.n	8001646 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800161a:	f7ff fb67 	bl	8000cec <HAL_GetTick>
 800161e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001620:	e00a      	b.n	8001638 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001622:	f7ff fb63 	bl	8000cec <HAL_GetTick>
 8001626:	4602      	mov	r2, r0
 8001628:	693b      	ldr	r3, [r7, #16]
 800162a:	1ad3      	subs	r3, r2, r3
 800162c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001630:	4293      	cmp	r3, r2
 8001632:	d901      	bls.n	8001638 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001634:	2303      	movs	r3, #3
 8001636:	e0b1      	b.n	800179c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001638:	4b4b      	ldr	r3, [pc, #300]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 800163a:	6a1b      	ldr	r3, [r3, #32]
 800163c:	f003 0302 	and.w	r3, r3, #2
 8001640:	2b00      	cmp	r3, #0
 8001642:	d0ee      	beq.n	8001622 <HAL_RCC_OscConfig+0x37e>
 8001644:	e014      	b.n	8001670 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001646:	f7ff fb51 	bl	8000cec <HAL_GetTick>
 800164a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800164c:	e00a      	b.n	8001664 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800164e:	f7ff fb4d 	bl	8000cec <HAL_GetTick>
 8001652:	4602      	mov	r2, r0
 8001654:	693b      	ldr	r3, [r7, #16]
 8001656:	1ad3      	subs	r3, r2, r3
 8001658:	f241 3288 	movw	r2, #5000	; 0x1388
 800165c:	4293      	cmp	r3, r2
 800165e:	d901      	bls.n	8001664 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001660:	2303      	movs	r3, #3
 8001662:	e09b      	b.n	800179c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001664:	4b40      	ldr	r3, [pc, #256]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 8001666:	6a1b      	ldr	r3, [r3, #32]
 8001668:	f003 0302 	and.w	r3, r3, #2
 800166c:	2b00      	cmp	r3, #0
 800166e:	d1ee      	bne.n	800164e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001670:	7dfb      	ldrb	r3, [r7, #23]
 8001672:	2b01      	cmp	r3, #1
 8001674:	d105      	bne.n	8001682 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001676:	4b3c      	ldr	r3, [pc, #240]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 8001678:	69db      	ldr	r3, [r3, #28]
 800167a:	4a3b      	ldr	r2, [pc, #236]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 800167c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001680:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	69db      	ldr	r3, [r3, #28]
 8001686:	2b00      	cmp	r3, #0
 8001688:	f000 8087 	beq.w	800179a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800168c:	4b36      	ldr	r3, [pc, #216]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	f003 030c 	and.w	r3, r3, #12
 8001694:	2b08      	cmp	r3, #8
 8001696:	d061      	beq.n	800175c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	69db      	ldr	r3, [r3, #28]
 800169c:	2b02      	cmp	r3, #2
 800169e:	d146      	bne.n	800172e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016a0:	4b33      	ldr	r3, [pc, #204]	; (8001770 <HAL_RCC_OscConfig+0x4cc>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016a6:	f7ff fb21 	bl	8000cec <HAL_GetTick>
 80016aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016ac:	e008      	b.n	80016c0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016ae:	f7ff fb1d 	bl	8000cec <HAL_GetTick>
 80016b2:	4602      	mov	r2, r0
 80016b4:	693b      	ldr	r3, [r7, #16]
 80016b6:	1ad3      	subs	r3, r2, r3
 80016b8:	2b02      	cmp	r3, #2
 80016ba:	d901      	bls.n	80016c0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80016bc:	2303      	movs	r3, #3
 80016be:	e06d      	b.n	800179c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016c0:	4b29      	ldr	r3, [pc, #164]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d1f0      	bne.n	80016ae <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6a1b      	ldr	r3, [r3, #32]
 80016d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016d4:	d108      	bne.n	80016e8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80016d6:	4b24      	ldr	r3, [pc, #144]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	689b      	ldr	r3, [r3, #8]
 80016e2:	4921      	ldr	r1, [pc, #132]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 80016e4:	4313      	orrs	r3, r2
 80016e6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016e8:	4b1f      	ldr	r3, [pc, #124]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6a19      	ldr	r1, [r3, #32]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016f8:	430b      	orrs	r3, r1
 80016fa:	491b      	ldr	r1, [pc, #108]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 80016fc:	4313      	orrs	r3, r2
 80016fe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001700:	4b1b      	ldr	r3, [pc, #108]	; (8001770 <HAL_RCC_OscConfig+0x4cc>)
 8001702:	2201      	movs	r2, #1
 8001704:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001706:	f7ff faf1 	bl	8000cec <HAL_GetTick>
 800170a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800170c:	e008      	b.n	8001720 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800170e:	f7ff faed 	bl	8000cec <HAL_GetTick>
 8001712:	4602      	mov	r2, r0
 8001714:	693b      	ldr	r3, [r7, #16]
 8001716:	1ad3      	subs	r3, r2, r3
 8001718:	2b02      	cmp	r3, #2
 800171a:	d901      	bls.n	8001720 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800171c:	2303      	movs	r3, #3
 800171e:	e03d      	b.n	800179c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001720:	4b11      	ldr	r3, [pc, #68]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001728:	2b00      	cmp	r3, #0
 800172a:	d0f0      	beq.n	800170e <HAL_RCC_OscConfig+0x46a>
 800172c:	e035      	b.n	800179a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800172e:	4b10      	ldr	r3, [pc, #64]	; (8001770 <HAL_RCC_OscConfig+0x4cc>)
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001734:	f7ff fada 	bl	8000cec <HAL_GetTick>
 8001738:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800173a:	e008      	b.n	800174e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800173c:	f7ff fad6 	bl	8000cec <HAL_GetTick>
 8001740:	4602      	mov	r2, r0
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	2b02      	cmp	r3, #2
 8001748:	d901      	bls.n	800174e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800174a:	2303      	movs	r3, #3
 800174c:	e026      	b.n	800179c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800174e:	4b06      	ldr	r3, [pc, #24]	; (8001768 <HAL_RCC_OscConfig+0x4c4>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001756:	2b00      	cmp	r3, #0
 8001758:	d1f0      	bne.n	800173c <HAL_RCC_OscConfig+0x498>
 800175a:	e01e      	b.n	800179a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	69db      	ldr	r3, [r3, #28]
 8001760:	2b01      	cmp	r3, #1
 8001762:	d107      	bne.n	8001774 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001764:	2301      	movs	r3, #1
 8001766:	e019      	b.n	800179c <HAL_RCC_OscConfig+0x4f8>
 8001768:	40021000 	.word	0x40021000
 800176c:	40007000 	.word	0x40007000
 8001770:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001774:	4b0b      	ldr	r3, [pc, #44]	; (80017a4 <HAL_RCC_OscConfig+0x500>)
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6a1b      	ldr	r3, [r3, #32]
 8001784:	429a      	cmp	r2, r3
 8001786:	d106      	bne.n	8001796 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001792:	429a      	cmp	r2, r3
 8001794:	d001      	beq.n	800179a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001796:	2301      	movs	r3, #1
 8001798:	e000      	b.n	800179c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800179a:	2300      	movs	r3, #0
}
 800179c:	4618      	mov	r0, r3
 800179e:	3718      	adds	r7, #24
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	40021000 	.word	0x40021000

080017a8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b084      	sub	sp, #16
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d101      	bne.n	80017bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017b8:	2301      	movs	r3, #1
 80017ba:	e0d0      	b.n	800195e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80017bc:	4b6a      	ldr	r3, [pc, #424]	; (8001968 <HAL_RCC_ClockConfig+0x1c0>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f003 0307 	and.w	r3, r3, #7
 80017c4:	683a      	ldr	r2, [r7, #0]
 80017c6:	429a      	cmp	r2, r3
 80017c8:	d910      	bls.n	80017ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ca:	4b67      	ldr	r3, [pc, #412]	; (8001968 <HAL_RCC_ClockConfig+0x1c0>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f023 0207 	bic.w	r2, r3, #7
 80017d2:	4965      	ldr	r1, [pc, #404]	; (8001968 <HAL_RCC_ClockConfig+0x1c0>)
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	4313      	orrs	r3, r2
 80017d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017da:	4b63      	ldr	r3, [pc, #396]	; (8001968 <HAL_RCC_ClockConfig+0x1c0>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f003 0307 	and.w	r3, r3, #7
 80017e2:	683a      	ldr	r2, [r7, #0]
 80017e4:	429a      	cmp	r2, r3
 80017e6:	d001      	beq.n	80017ec <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80017e8:	2301      	movs	r3, #1
 80017ea:	e0b8      	b.n	800195e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f003 0302 	and.w	r3, r3, #2
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d020      	beq.n	800183a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f003 0304 	and.w	r3, r3, #4
 8001800:	2b00      	cmp	r3, #0
 8001802:	d005      	beq.n	8001810 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001804:	4b59      	ldr	r3, [pc, #356]	; (800196c <HAL_RCC_ClockConfig+0x1c4>)
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	4a58      	ldr	r2, [pc, #352]	; (800196c <HAL_RCC_ClockConfig+0x1c4>)
 800180a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800180e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f003 0308 	and.w	r3, r3, #8
 8001818:	2b00      	cmp	r3, #0
 800181a:	d005      	beq.n	8001828 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800181c:	4b53      	ldr	r3, [pc, #332]	; (800196c <HAL_RCC_ClockConfig+0x1c4>)
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	4a52      	ldr	r2, [pc, #328]	; (800196c <HAL_RCC_ClockConfig+0x1c4>)
 8001822:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001826:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001828:	4b50      	ldr	r3, [pc, #320]	; (800196c <HAL_RCC_ClockConfig+0x1c4>)
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	494d      	ldr	r1, [pc, #308]	; (800196c <HAL_RCC_ClockConfig+0x1c4>)
 8001836:	4313      	orrs	r3, r2
 8001838:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f003 0301 	and.w	r3, r3, #1
 8001842:	2b00      	cmp	r3, #0
 8001844:	d040      	beq.n	80018c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	2b01      	cmp	r3, #1
 800184c:	d107      	bne.n	800185e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800184e:	4b47      	ldr	r3, [pc, #284]	; (800196c <HAL_RCC_ClockConfig+0x1c4>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001856:	2b00      	cmp	r3, #0
 8001858:	d115      	bne.n	8001886 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e07f      	b.n	800195e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	2b02      	cmp	r3, #2
 8001864:	d107      	bne.n	8001876 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001866:	4b41      	ldr	r3, [pc, #260]	; (800196c <HAL_RCC_ClockConfig+0x1c4>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800186e:	2b00      	cmp	r3, #0
 8001870:	d109      	bne.n	8001886 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001872:	2301      	movs	r3, #1
 8001874:	e073      	b.n	800195e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001876:	4b3d      	ldr	r3, [pc, #244]	; (800196c <HAL_RCC_ClockConfig+0x1c4>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f003 0302 	and.w	r3, r3, #2
 800187e:	2b00      	cmp	r3, #0
 8001880:	d101      	bne.n	8001886 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e06b      	b.n	800195e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001886:	4b39      	ldr	r3, [pc, #228]	; (800196c <HAL_RCC_ClockConfig+0x1c4>)
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	f023 0203 	bic.w	r2, r3, #3
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	4936      	ldr	r1, [pc, #216]	; (800196c <HAL_RCC_ClockConfig+0x1c4>)
 8001894:	4313      	orrs	r3, r2
 8001896:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001898:	f7ff fa28 	bl	8000cec <HAL_GetTick>
 800189c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800189e:	e00a      	b.n	80018b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018a0:	f7ff fa24 	bl	8000cec <HAL_GetTick>
 80018a4:	4602      	mov	r2, r0
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d901      	bls.n	80018b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018b2:	2303      	movs	r3, #3
 80018b4:	e053      	b.n	800195e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018b6:	4b2d      	ldr	r3, [pc, #180]	; (800196c <HAL_RCC_ClockConfig+0x1c4>)
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	f003 020c 	and.w	r2, r3, #12
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	429a      	cmp	r2, r3
 80018c6:	d1eb      	bne.n	80018a0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80018c8:	4b27      	ldr	r3, [pc, #156]	; (8001968 <HAL_RCC_ClockConfig+0x1c0>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f003 0307 	and.w	r3, r3, #7
 80018d0:	683a      	ldr	r2, [r7, #0]
 80018d2:	429a      	cmp	r2, r3
 80018d4:	d210      	bcs.n	80018f8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018d6:	4b24      	ldr	r3, [pc, #144]	; (8001968 <HAL_RCC_ClockConfig+0x1c0>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f023 0207 	bic.w	r2, r3, #7
 80018de:	4922      	ldr	r1, [pc, #136]	; (8001968 <HAL_RCC_ClockConfig+0x1c0>)
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	4313      	orrs	r3, r2
 80018e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018e6:	4b20      	ldr	r3, [pc, #128]	; (8001968 <HAL_RCC_ClockConfig+0x1c0>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f003 0307 	and.w	r3, r3, #7
 80018ee:	683a      	ldr	r2, [r7, #0]
 80018f0:	429a      	cmp	r2, r3
 80018f2:	d001      	beq.n	80018f8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80018f4:	2301      	movs	r3, #1
 80018f6:	e032      	b.n	800195e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f003 0304 	and.w	r3, r3, #4
 8001900:	2b00      	cmp	r3, #0
 8001902:	d008      	beq.n	8001916 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001904:	4b19      	ldr	r3, [pc, #100]	; (800196c <HAL_RCC_ClockConfig+0x1c4>)
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	68db      	ldr	r3, [r3, #12]
 8001910:	4916      	ldr	r1, [pc, #88]	; (800196c <HAL_RCC_ClockConfig+0x1c4>)
 8001912:	4313      	orrs	r3, r2
 8001914:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f003 0308 	and.w	r3, r3, #8
 800191e:	2b00      	cmp	r3, #0
 8001920:	d009      	beq.n	8001936 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001922:	4b12      	ldr	r3, [pc, #72]	; (800196c <HAL_RCC_ClockConfig+0x1c4>)
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	691b      	ldr	r3, [r3, #16]
 800192e:	00db      	lsls	r3, r3, #3
 8001930:	490e      	ldr	r1, [pc, #56]	; (800196c <HAL_RCC_ClockConfig+0x1c4>)
 8001932:	4313      	orrs	r3, r2
 8001934:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001936:	f000 f821 	bl	800197c <HAL_RCC_GetSysClockFreq>
 800193a:	4602      	mov	r2, r0
 800193c:	4b0b      	ldr	r3, [pc, #44]	; (800196c <HAL_RCC_ClockConfig+0x1c4>)
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	091b      	lsrs	r3, r3, #4
 8001942:	f003 030f 	and.w	r3, r3, #15
 8001946:	490a      	ldr	r1, [pc, #40]	; (8001970 <HAL_RCC_ClockConfig+0x1c8>)
 8001948:	5ccb      	ldrb	r3, [r1, r3]
 800194a:	fa22 f303 	lsr.w	r3, r2, r3
 800194e:	4a09      	ldr	r2, [pc, #36]	; (8001974 <HAL_RCC_ClockConfig+0x1cc>)
 8001950:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001952:	4b09      	ldr	r3, [pc, #36]	; (8001978 <HAL_RCC_ClockConfig+0x1d0>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4618      	mov	r0, r3
 8001958:	f7ff f986 	bl	8000c68 <HAL_InitTick>

  return HAL_OK;
 800195c:	2300      	movs	r3, #0
}
 800195e:	4618      	mov	r0, r3
 8001960:	3710      	adds	r7, #16
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	40022000 	.word	0x40022000
 800196c:	40021000 	.word	0x40021000
 8001970:	08002fe4 	.word	0x08002fe4
 8001974:	20000004 	.word	0x20000004
 8001978:	20000008 	.word	0x20000008

0800197c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800197c:	b480      	push	{r7}
 800197e:	b087      	sub	sp, #28
 8001980:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001982:	2300      	movs	r3, #0
 8001984:	60fb      	str	r3, [r7, #12]
 8001986:	2300      	movs	r3, #0
 8001988:	60bb      	str	r3, [r7, #8]
 800198a:	2300      	movs	r3, #0
 800198c:	617b      	str	r3, [r7, #20]
 800198e:	2300      	movs	r3, #0
 8001990:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001992:	2300      	movs	r3, #0
 8001994:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001996:	4b1e      	ldr	r3, [pc, #120]	; (8001a10 <HAL_RCC_GetSysClockFreq+0x94>)
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	f003 030c 	and.w	r3, r3, #12
 80019a2:	2b04      	cmp	r3, #4
 80019a4:	d002      	beq.n	80019ac <HAL_RCC_GetSysClockFreq+0x30>
 80019a6:	2b08      	cmp	r3, #8
 80019a8:	d003      	beq.n	80019b2 <HAL_RCC_GetSysClockFreq+0x36>
 80019aa:	e027      	b.n	80019fc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80019ac:	4b19      	ldr	r3, [pc, #100]	; (8001a14 <HAL_RCC_GetSysClockFreq+0x98>)
 80019ae:	613b      	str	r3, [r7, #16]
      break;
 80019b0:	e027      	b.n	8001a02 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	0c9b      	lsrs	r3, r3, #18
 80019b6:	f003 030f 	and.w	r3, r3, #15
 80019ba:	4a17      	ldr	r2, [pc, #92]	; (8001a18 <HAL_RCC_GetSysClockFreq+0x9c>)
 80019bc:	5cd3      	ldrb	r3, [r2, r3]
 80019be:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d010      	beq.n	80019ec <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80019ca:	4b11      	ldr	r3, [pc, #68]	; (8001a10 <HAL_RCC_GetSysClockFreq+0x94>)
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	0c5b      	lsrs	r3, r3, #17
 80019d0:	f003 0301 	and.w	r3, r3, #1
 80019d4:	4a11      	ldr	r2, [pc, #68]	; (8001a1c <HAL_RCC_GetSysClockFreq+0xa0>)
 80019d6:	5cd3      	ldrb	r3, [r2, r3]
 80019d8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	4a0d      	ldr	r2, [pc, #52]	; (8001a14 <HAL_RCC_GetSysClockFreq+0x98>)
 80019de:	fb03 f202 	mul.w	r2, r3, r2
 80019e2:	68bb      	ldr	r3, [r7, #8]
 80019e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80019e8:	617b      	str	r3, [r7, #20]
 80019ea:	e004      	b.n	80019f6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	4a0c      	ldr	r2, [pc, #48]	; (8001a20 <HAL_RCC_GetSysClockFreq+0xa4>)
 80019f0:	fb02 f303 	mul.w	r3, r2, r3
 80019f4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	613b      	str	r3, [r7, #16]
      break;
 80019fa:	e002      	b.n	8001a02 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80019fc:	4b05      	ldr	r3, [pc, #20]	; (8001a14 <HAL_RCC_GetSysClockFreq+0x98>)
 80019fe:	613b      	str	r3, [r7, #16]
      break;
 8001a00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a02:	693b      	ldr	r3, [r7, #16]
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	371c      	adds	r7, #28
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bc80      	pop	{r7}
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	40021000 	.word	0x40021000
 8001a14:	007a1200 	.word	0x007a1200
 8001a18:	08002ffc 	.word	0x08002ffc
 8001a1c:	0800300c 	.word	0x0800300c
 8001a20:	003d0900 	.word	0x003d0900

08001a24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a28:	4b02      	ldr	r3, [pc, #8]	; (8001a34 <HAL_RCC_GetHCLKFreq+0x10>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bc80      	pop	{r7}
 8001a32:	4770      	bx	lr
 8001a34:	20000004 	.word	0x20000004

08001a38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001a3c:	f7ff fff2 	bl	8001a24 <HAL_RCC_GetHCLKFreq>
 8001a40:	4602      	mov	r2, r0
 8001a42:	4b05      	ldr	r3, [pc, #20]	; (8001a58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	0a1b      	lsrs	r3, r3, #8
 8001a48:	f003 0307 	and.w	r3, r3, #7
 8001a4c:	4903      	ldr	r1, [pc, #12]	; (8001a5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a4e:	5ccb      	ldrb	r3, [r1, r3]
 8001a50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	40021000 	.word	0x40021000
 8001a5c:	08002ff4 	.word	0x08002ff4

08001a60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001a64:	f7ff ffde 	bl	8001a24 <HAL_RCC_GetHCLKFreq>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	4b05      	ldr	r3, [pc, #20]	; (8001a80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	0adb      	lsrs	r3, r3, #11
 8001a70:	f003 0307 	and.w	r3, r3, #7
 8001a74:	4903      	ldr	r1, [pc, #12]	; (8001a84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a76:	5ccb      	ldrb	r3, [r1, r3]
 8001a78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	40021000 	.word	0x40021000
 8001a84:	08002ff4 	.word	0x08002ff4

08001a88 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b085      	sub	sp, #20
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001a90:	4b0a      	ldr	r3, [pc, #40]	; (8001abc <RCC_Delay+0x34>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a0a      	ldr	r2, [pc, #40]	; (8001ac0 <RCC_Delay+0x38>)
 8001a96:	fba2 2303 	umull	r2, r3, r2, r3
 8001a9a:	0a5b      	lsrs	r3, r3, #9
 8001a9c:	687a      	ldr	r2, [r7, #4]
 8001a9e:	fb02 f303 	mul.w	r3, r2, r3
 8001aa2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001aa4:	bf00      	nop
  }
  while (Delay --);
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	1e5a      	subs	r2, r3, #1
 8001aaa:	60fa      	str	r2, [r7, #12]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d1f9      	bne.n	8001aa4 <RCC_Delay+0x1c>
}
 8001ab0:	bf00      	nop
 8001ab2:	bf00      	nop
 8001ab4:	3714      	adds	r7, #20
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bc80      	pop	{r7}
 8001aba:	4770      	bx	lr
 8001abc:	20000004 	.word	0x20000004
 8001ac0:	10624dd3 	.word	0x10624dd3

08001ac4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d101      	bne.n	8001ad6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	e041      	b.n	8001b5a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d106      	bne.n	8001af0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f7fe ff32 	bl	8000954 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2202      	movs	r2, #2
 8001af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681a      	ldr	r2, [r3, #0]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	3304      	adds	r3, #4
 8001b00:	4619      	mov	r1, r3
 8001b02:	4610      	mov	r0, r2
 8001b04:	f000 fa6e 	bl	8001fe4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2201      	movs	r2, #1
 8001b14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2201      	movs	r2, #1
 8001b24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2201      	movs	r2, #1
 8001b34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2201      	movs	r2, #1
 8001b44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2201      	movs	r2, #1
 8001b54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001b58:	2300      	movs	r3, #0
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
	...

08001b64 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b085      	sub	sp, #20
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d001      	beq.n	8001b7c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	e035      	b.n	8001be8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2202      	movs	r2, #2
 8001b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	68da      	ldr	r2, [r3, #12]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f042 0201 	orr.w	r2, r2, #1
 8001b92:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a16      	ldr	r2, [pc, #88]	; (8001bf4 <HAL_TIM_Base_Start_IT+0x90>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d009      	beq.n	8001bb2 <HAL_TIM_Base_Start_IT+0x4e>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ba6:	d004      	beq.n	8001bb2 <HAL_TIM_Base_Start_IT+0x4e>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a12      	ldr	r2, [pc, #72]	; (8001bf8 <HAL_TIM_Base_Start_IT+0x94>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d111      	bne.n	8001bd6 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	f003 0307 	and.w	r3, r3, #7
 8001bbc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	2b06      	cmp	r3, #6
 8001bc2:	d010      	beq.n	8001be6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	681a      	ldr	r2, [r3, #0]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f042 0201 	orr.w	r2, r2, #1
 8001bd2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001bd4:	e007      	b.n	8001be6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f042 0201 	orr.w	r2, r2, #1
 8001be4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001be6:	2300      	movs	r3, #0
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3714      	adds	r7, #20
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bc80      	pop	{r7}
 8001bf0:	4770      	bx	lr
 8001bf2:	bf00      	nop
 8001bf4:	40012c00 	.word	0x40012c00
 8001bf8:	40000400 	.word	0x40000400

08001bfc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	691b      	ldr	r3, [r3, #16]
 8001c0a:	f003 0302 	and.w	r3, r3, #2
 8001c0e:	2b02      	cmp	r3, #2
 8001c10:	d122      	bne.n	8001c58 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	68db      	ldr	r3, [r3, #12]
 8001c18:	f003 0302 	and.w	r3, r3, #2
 8001c1c:	2b02      	cmp	r3, #2
 8001c1e:	d11b      	bne.n	8001c58 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f06f 0202 	mvn.w	r2, #2
 8001c28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	699b      	ldr	r3, [r3, #24]
 8001c36:	f003 0303 	and.w	r3, r3, #3
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d003      	beq.n	8001c46 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001c3e:	6878      	ldr	r0, [r7, #4]
 8001c40:	f000 f9b4 	bl	8001fac <HAL_TIM_IC_CaptureCallback>
 8001c44:	e005      	b.n	8001c52 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c46:	6878      	ldr	r0, [r7, #4]
 8001c48:	f000 f9a7 	bl	8001f9a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c4c:	6878      	ldr	r0, [r7, #4]
 8001c4e:	f000 f9b6 	bl	8001fbe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2200      	movs	r2, #0
 8001c56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	691b      	ldr	r3, [r3, #16]
 8001c5e:	f003 0304 	and.w	r3, r3, #4
 8001c62:	2b04      	cmp	r3, #4
 8001c64:	d122      	bne.n	8001cac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	68db      	ldr	r3, [r3, #12]
 8001c6c:	f003 0304 	and.w	r3, r3, #4
 8001c70:	2b04      	cmp	r3, #4
 8001c72:	d11b      	bne.n	8001cac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f06f 0204 	mvn.w	r2, #4
 8001c7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2202      	movs	r2, #2
 8001c82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	699b      	ldr	r3, [r3, #24]
 8001c8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d003      	beq.n	8001c9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	f000 f98a 	bl	8001fac <HAL_TIM_IC_CaptureCallback>
 8001c98:	e005      	b.n	8001ca6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	f000 f97d 	bl	8001f9a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ca0:	6878      	ldr	r0, [r7, #4]
 8001ca2:	f000 f98c 	bl	8001fbe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2200      	movs	r2, #0
 8001caa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	691b      	ldr	r3, [r3, #16]
 8001cb2:	f003 0308 	and.w	r3, r3, #8
 8001cb6:	2b08      	cmp	r3, #8
 8001cb8:	d122      	bne.n	8001d00 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	68db      	ldr	r3, [r3, #12]
 8001cc0:	f003 0308 	and.w	r3, r3, #8
 8001cc4:	2b08      	cmp	r3, #8
 8001cc6:	d11b      	bne.n	8001d00 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f06f 0208 	mvn.w	r2, #8
 8001cd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2204      	movs	r2, #4
 8001cd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	69db      	ldr	r3, [r3, #28]
 8001cde:	f003 0303 	and.w	r3, r3, #3
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d003      	beq.n	8001cee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ce6:	6878      	ldr	r0, [r7, #4]
 8001ce8:	f000 f960 	bl	8001fac <HAL_TIM_IC_CaptureCallback>
 8001cec:	e005      	b.n	8001cfa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cee:	6878      	ldr	r0, [r7, #4]
 8001cf0:	f000 f953 	bl	8001f9a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cf4:	6878      	ldr	r0, [r7, #4]
 8001cf6:	f000 f962 	bl	8001fbe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	691b      	ldr	r3, [r3, #16]
 8001d06:	f003 0310 	and.w	r3, r3, #16
 8001d0a:	2b10      	cmp	r3, #16
 8001d0c:	d122      	bne.n	8001d54 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	68db      	ldr	r3, [r3, #12]
 8001d14:	f003 0310 	and.w	r3, r3, #16
 8001d18:	2b10      	cmp	r3, #16
 8001d1a:	d11b      	bne.n	8001d54 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f06f 0210 	mvn.w	r2, #16
 8001d24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2208      	movs	r2, #8
 8001d2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	69db      	ldr	r3, [r3, #28]
 8001d32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d003      	beq.n	8001d42 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f000 f936 	bl	8001fac <HAL_TIM_IC_CaptureCallback>
 8001d40:	e005      	b.n	8001d4e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	f000 f929 	bl	8001f9a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d48:	6878      	ldr	r0, [r7, #4]
 8001d4a:	f000 f938 	bl	8001fbe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2200      	movs	r2, #0
 8001d52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	691b      	ldr	r3, [r3, #16]
 8001d5a:	f003 0301 	and.w	r3, r3, #1
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d10e      	bne.n	8001d80 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	68db      	ldr	r3, [r3, #12]
 8001d68:	f003 0301 	and.w	r3, r3, #1
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d107      	bne.n	8001d80 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f06f 0201 	mvn.w	r2, #1
 8001d78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	f7fe fbf4 	bl	8000568 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	691b      	ldr	r3, [r3, #16]
 8001d86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d8a:	2b80      	cmp	r3, #128	; 0x80
 8001d8c:	d10e      	bne.n	8001dac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	68db      	ldr	r3, [r3, #12]
 8001d94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d98:	2b80      	cmp	r3, #128	; 0x80
 8001d9a:	d107      	bne.n	8001dac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001da4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f000 fa6b 	bl	8002282 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	691b      	ldr	r3, [r3, #16]
 8001db2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001db6:	2b40      	cmp	r3, #64	; 0x40
 8001db8:	d10e      	bne.n	8001dd8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dc4:	2b40      	cmp	r3, #64	; 0x40
 8001dc6:	d107      	bne.n	8001dd8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001dd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001dd2:	6878      	ldr	r0, [r7, #4]
 8001dd4:	f000 f8fc 	bl	8001fd0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	691b      	ldr	r3, [r3, #16]
 8001dde:	f003 0320 	and.w	r3, r3, #32
 8001de2:	2b20      	cmp	r3, #32
 8001de4:	d10e      	bne.n	8001e04 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	68db      	ldr	r3, [r3, #12]
 8001dec:	f003 0320 	and.w	r3, r3, #32
 8001df0:	2b20      	cmp	r3, #32
 8001df2:	d107      	bne.n	8001e04 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f06f 0220 	mvn.w	r2, #32
 8001dfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001dfe:	6878      	ldr	r0, [r7, #4]
 8001e00:	f000 fa36 	bl	8002270 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001e04:	bf00      	nop
 8001e06:	3708      	adds	r7, #8
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}

08001e0c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e16:	2300      	movs	r3, #0
 8001e18:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e20:	2b01      	cmp	r3, #1
 8001e22:	d101      	bne.n	8001e28 <HAL_TIM_ConfigClockSource+0x1c>
 8001e24:	2302      	movs	r3, #2
 8001e26:	e0b4      	b.n	8001f92 <HAL_TIM_ConfigClockSource+0x186>
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2202      	movs	r2, #2
 8001e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	689b      	ldr	r3, [r3, #8]
 8001e3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001e46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001e4e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	68ba      	ldr	r2, [r7, #8]
 8001e56:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e60:	d03e      	beq.n	8001ee0 <HAL_TIM_ConfigClockSource+0xd4>
 8001e62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e66:	f200 8087 	bhi.w	8001f78 <HAL_TIM_ConfigClockSource+0x16c>
 8001e6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e6e:	f000 8086 	beq.w	8001f7e <HAL_TIM_ConfigClockSource+0x172>
 8001e72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e76:	d87f      	bhi.n	8001f78 <HAL_TIM_ConfigClockSource+0x16c>
 8001e78:	2b70      	cmp	r3, #112	; 0x70
 8001e7a:	d01a      	beq.n	8001eb2 <HAL_TIM_ConfigClockSource+0xa6>
 8001e7c:	2b70      	cmp	r3, #112	; 0x70
 8001e7e:	d87b      	bhi.n	8001f78 <HAL_TIM_ConfigClockSource+0x16c>
 8001e80:	2b60      	cmp	r3, #96	; 0x60
 8001e82:	d050      	beq.n	8001f26 <HAL_TIM_ConfigClockSource+0x11a>
 8001e84:	2b60      	cmp	r3, #96	; 0x60
 8001e86:	d877      	bhi.n	8001f78 <HAL_TIM_ConfigClockSource+0x16c>
 8001e88:	2b50      	cmp	r3, #80	; 0x50
 8001e8a:	d03c      	beq.n	8001f06 <HAL_TIM_ConfigClockSource+0xfa>
 8001e8c:	2b50      	cmp	r3, #80	; 0x50
 8001e8e:	d873      	bhi.n	8001f78 <HAL_TIM_ConfigClockSource+0x16c>
 8001e90:	2b40      	cmp	r3, #64	; 0x40
 8001e92:	d058      	beq.n	8001f46 <HAL_TIM_ConfigClockSource+0x13a>
 8001e94:	2b40      	cmp	r3, #64	; 0x40
 8001e96:	d86f      	bhi.n	8001f78 <HAL_TIM_ConfigClockSource+0x16c>
 8001e98:	2b30      	cmp	r3, #48	; 0x30
 8001e9a:	d064      	beq.n	8001f66 <HAL_TIM_ConfigClockSource+0x15a>
 8001e9c:	2b30      	cmp	r3, #48	; 0x30
 8001e9e:	d86b      	bhi.n	8001f78 <HAL_TIM_ConfigClockSource+0x16c>
 8001ea0:	2b20      	cmp	r3, #32
 8001ea2:	d060      	beq.n	8001f66 <HAL_TIM_ConfigClockSource+0x15a>
 8001ea4:	2b20      	cmp	r3, #32
 8001ea6:	d867      	bhi.n	8001f78 <HAL_TIM_ConfigClockSource+0x16c>
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d05c      	beq.n	8001f66 <HAL_TIM_ConfigClockSource+0x15a>
 8001eac:	2b10      	cmp	r3, #16
 8001eae:	d05a      	beq.n	8001f66 <HAL_TIM_ConfigClockSource+0x15a>
 8001eb0:	e062      	b.n	8001f78 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6818      	ldr	r0, [r3, #0]
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	6899      	ldr	r1, [r3, #8]
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	685a      	ldr	r2, [r3, #4]
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	68db      	ldr	r3, [r3, #12]
 8001ec2:	f000 f95e 	bl	8002182 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001ed4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	68ba      	ldr	r2, [r7, #8]
 8001edc:	609a      	str	r2, [r3, #8]
      break;
 8001ede:	e04f      	b.n	8001f80 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6818      	ldr	r0, [r3, #0]
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	6899      	ldr	r1, [r3, #8]
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	685a      	ldr	r2, [r3, #4]
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	f000 f947 	bl	8002182 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	689a      	ldr	r2, [r3, #8]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001f02:	609a      	str	r2, [r3, #8]
      break;
 8001f04:	e03c      	b.n	8001f80 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6818      	ldr	r0, [r3, #0]
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	6859      	ldr	r1, [r3, #4]
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	68db      	ldr	r3, [r3, #12]
 8001f12:	461a      	mov	r2, r3
 8001f14:	f000 f8be 	bl	8002094 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	2150      	movs	r1, #80	; 0x50
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f000 f915 	bl	800214e <TIM_ITRx_SetConfig>
      break;
 8001f24:	e02c      	b.n	8001f80 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6818      	ldr	r0, [r3, #0]
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	6859      	ldr	r1, [r3, #4]
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	68db      	ldr	r3, [r3, #12]
 8001f32:	461a      	mov	r2, r3
 8001f34:	f000 f8dc 	bl	80020f0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	2160      	movs	r1, #96	; 0x60
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f000 f905 	bl	800214e <TIM_ITRx_SetConfig>
      break;
 8001f44:	e01c      	b.n	8001f80 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6818      	ldr	r0, [r3, #0]
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	6859      	ldr	r1, [r3, #4]
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	68db      	ldr	r3, [r3, #12]
 8001f52:	461a      	mov	r2, r3
 8001f54:	f000 f89e 	bl	8002094 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	2140      	movs	r1, #64	; 0x40
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f000 f8f5 	bl	800214e <TIM_ITRx_SetConfig>
      break;
 8001f64:	e00c      	b.n	8001f80 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4619      	mov	r1, r3
 8001f70:	4610      	mov	r0, r2
 8001f72:	f000 f8ec 	bl	800214e <TIM_ITRx_SetConfig>
      break;
 8001f76:	e003      	b.n	8001f80 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	73fb      	strb	r3, [r7, #15]
      break;
 8001f7c:	e000      	b.n	8001f80 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8001f7e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2201      	movs	r2, #1
 8001f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8001f90:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3710      	adds	r7, #16
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}

08001f9a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f9a:	b480      	push	{r7}
 8001f9c:	b083      	sub	sp, #12
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001fa2:	bf00      	nop
 8001fa4:	370c      	adds	r7, #12
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bc80      	pop	{r7}
 8001faa:	4770      	bx	lr

08001fac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b083      	sub	sp, #12
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001fb4:	bf00      	nop
 8001fb6:	370c      	adds	r7, #12
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bc80      	pop	{r7}
 8001fbc:	4770      	bx	lr

08001fbe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001fbe:	b480      	push	{r7}
 8001fc0:	b083      	sub	sp, #12
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001fc6:	bf00      	nop
 8001fc8:	370c      	adds	r7, #12
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bc80      	pop	{r7}
 8001fce:	4770      	bx	lr

08001fd0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001fd8:	bf00      	nop
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bc80      	pop	{r7}
 8001fe0:	4770      	bx	lr
	...

08001fe4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b085      	sub	sp, #20
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	4a25      	ldr	r2, [pc, #148]	; (800208c <TIM_Base_SetConfig+0xa8>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d007      	beq.n	800200c <TIM_Base_SetConfig+0x28>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002002:	d003      	beq.n	800200c <TIM_Base_SetConfig+0x28>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	4a22      	ldr	r2, [pc, #136]	; (8002090 <TIM_Base_SetConfig+0xac>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d108      	bne.n	800201e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002012:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	68fa      	ldr	r2, [r7, #12]
 800201a:	4313      	orrs	r3, r2
 800201c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	4a1a      	ldr	r2, [pc, #104]	; (800208c <TIM_Base_SetConfig+0xa8>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d007      	beq.n	8002036 <TIM_Base_SetConfig+0x52>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800202c:	d003      	beq.n	8002036 <TIM_Base_SetConfig+0x52>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4a17      	ldr	r2, [pc, #92]	; (8002090 <TIM_Base_SetConfig+0xac>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d108      	bne.n	8002048 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800203c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	68db      	ldr	r3, [r3, #12]
 8002042:	68fa      	ldr	r2, [r7, #12]
 8002044:	4313      	orrs	r3, r2
 8002046:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	695b      	ldr	r3, [r3, #20]
 8002052:	4313      	orrs	r3, r2
 8002054:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	68fa      	ldr	r2, [r7, #12]
 800205a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	689a      	ldr	r2, [r3, #8]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	4a07      	ldr	r2, [pc, #28]	; (800208c <TIM_Base_SetConfig+0xa8>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d103      	bne.n	800207c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	691a      	ldr	r2, [r3, #16]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2201      	movs	r2, #1
 8002080:	615a      	str	r2, [r3, #20]
}
 8002082:	bf00      	nop
 8002084:	3714      	adds	r7, #20
 8002086:	46bd      	mov	sp, r7
 8002088:	bc80      	pop	{r7}
 800208a:	4770      	bx	lr
 800208c:	40012c00 	.word	0x40012c00
 8002090:	40000400 	.word	0x40000400

08002094 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002094:	b480      	push	{r7}
 8002096:	b087      	sub	sp, #28
 8002098:	af00      	add	r7, sp, #0
 800209a:	60f8      	str	r0, [r7, #12]
 800209c:	60b9      	str	r1, [r7, #8]
 800209e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	6a1b      	ldr	r3, [r3, #32]
 80020a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	6a1b      	ldr	r3, [r3, #32]
 80020aa:	f023 0201 	bic.w	r2, r3, #1
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	699b      	ldr	r3, [r3, #24]
 80020b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80020be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	011b      	lsls	r3, r3, #4
 80020c4:	693a      	ldr	r2, [r7, #16]
 80020c6:	4313      	orrs	r3, r2
 80020c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	f023 030a 	bic.w	r3, r3, #10
 80020d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80020d2:	697a      	ldr	r2, [r7, #20]
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	4313      	orrs	r3, r2
 80020d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	693a      	ldr	r2, [r7, #16]
 80020de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	697a      	ldr	r2, [r7, #20]
 80020e4:	621a      	str	r2, [r3, #32]
}
 80020e6:	bf00      	nop
 80020e8:	371c      	adds	r7, #28
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bc80      	pop	{r7}
 80020ee:	4770      	bx	lr

080020f0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b087      	sub	sp, #28
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	60f8      	str	r0, [r7, #12]
 80020f8:	60b9      	str	r1, [r7, #8]
 80020fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	6a1b      	ldr	r3, [r3, #32]
 8002100:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	6a1b      	ldr	r3, [r3, #32]
 8002106:	f023 0210 	bic.w	r2, r3, #16
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	699b      	ldr	r3, [r3, #24]
 8002112:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800211a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	031b      	lsls	r3, r3, #12
 8002120:	693a      	ldr	r2, [r7, #16]
 8002122:	4313      	orrs	r3, r2
 8002124:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002126:	697b      	ldr	r3, [r7, #20]
 8002128:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800212c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800212e:	68bb      	ldr	r3, [r7, #8]
 8002130:	011b      	lsls	r3, r3, #4
 8002132:	697a      	ldr	r2, [r7, #20]
 8002134:	4313      	orrs	r3, r2
 8002136:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	693a      	ldr	r2, [r7, #16]
 800213c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	697a      	ldr	r2, [r7, #20]
 8002142:	621a      	str	r2, [r3, #32]
}
 8002144:	bf00      	nop
 8002146:	371c      	adds	r7, #28
 8002148:	46bd      	mov	sp, r7
 800214a:	bc80      	pop	{r7}
 800214c:	4770      	bx	lr

0800214e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800214e:	b480      	push	{r7}
 8002150:	b085      	sub	sp, #20
 8002152:	af00      	add	r7, sp, #0
 8002154:	6078      	str	r0, [r7, #4]
 8002156:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002164:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002166:	683a      	ldr	r2, [r7, #0]
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	4313      	orrs	r3, r2
 800216c:	f043 0307 	orr.w	r3, r3, #7
 8002170:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	68fa      	ldr	r2, [r7, #12]
 8002176:	609a      	str	r2, [r3, #8]
}
 8002178:	bf00      	nop
 800217a:	3714      	adds	r7, #20
 800217c:	46bd      	mov	sp, r7
 800217e:	bc80      	pop	{r7}
 8002180:	4770      	bx	lr

08002182 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002182:	b480      	push	{r7}
 8002184:	b087      	sub	sp, #28
 8002186:	af00      	add	r7, sp, #0
 8002188:	60f8      	str	r0, [r7, #12]
 800218a:	60b9      	str	r1, [r7, #8]
 800218c:	607a      	str	r2, [r7, #4]
 800218e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800219c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	021a      	lsls	r2, r3, #8
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	431a      	orrs	r2, r3
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	4313      	orrs	r3, r2
 80021aa:	697a      	ldr	r2, [r7, #20]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	697a      	ldr	r2, [r7, #20]
 80021b4:	609a      	str	r2, [r3, #8]
}
 80021b6:	bf00      	nop
 80021b8:	371c      	adds	r7, #28
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bc80      	pop	{r7}
 80021be:	4770      	bx	lr

080021c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b085      	sub	sp, #20
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021d0:	2b01      	cmp	r3, #1
 80021d2:	d101      	bne.n	80021d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80021d4:	2302      	movs	r3, #2
 80021d6:	e041      	b.n	800225c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2201      	movs	r2, #1
 80021dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2202      	movs	r2, #2
 80021e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80021fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	68fa      	ldr	r2, [r7, #12]
 8002206:	4313      	orrs	r3, r2
 8002208:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	68fa      	ldr	r2, [r7, #12]
 8002210:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a14      	ldr	r2, [pc, #80]	; (8002268 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d009      	beq.n	8002230 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002224:	d004      	beq.n	8002230 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a10      	ldr	r2, [pc, #64]	; (800226c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d10c      	bne.n	800224a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002236:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	68ba      	ldr	r2, [r7, #8]
 800223e:	4313      	orrs	r3, r2
 8002240:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	68ba      	ldr	r2, [r7, #8]
 8002248:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2201      	movs	r2, #1
 800224e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2200      	movs	r2, #0
 8002256:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800225a:	2300      	movs	r3, #0
}
 800225c:	4618      	mov	r0, r3
 800225e:	3714      	adds	r7, #20
 8002260:	46bd      	mov	sp, r7
 8002262:	bc80      	pop	{r7}
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop
 8002268:	40012c00 	.word	0x40012c00
 800226c:	40000400 	.word	0x40000400

08002270 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002278:	bf00      	nop
 800227a:	370c      	adds	r7, #12
 800227c:	46bd      	mov	sp, r7
 800227e:	bc80      	pop	{r7}
 8002280:	4770      	bx	lr

08002282 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002282:	b480      	push	{r7}
 8002284:	b083      	sub	sp, #12
 8002286:	af00      	add	r7, sp, #0
 8002288:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800228a:	bf00      	nop
 800228c:	370c      	adds	r7, #12
 800228e:	46bd      	mov	sp, r7
 8002290:	bc80      	pop	{r7}
 8002292:	4770      	bx	lr

08002294 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d101      	bne.n	80022a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e042      	b.n	800232c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80022ac:	b2db      	uxtb	r3, r3
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d106      	bne.n	80022c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2200      	movs	r2, #0
 80022b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f7fe fb6e 	bl	800099c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2224      	movs	r2, #36	; 0x24
 80022c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	68da      	ldr	r2, [r3, #12]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80022d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80022d8:	6878      	ldr	r0, [r7, #4]
 80022da:	f000 f91d 	bl	8002518 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	691a      	ldr	r2, [r3, #16]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80022ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	695a      	ldr	r2, [r3, #20]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80022fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	68da      	ldr	r2, [r3, #12]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800230c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2200      	movs	r2, #0
 8002312:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2220      	movs	r2, #32
 8002318:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2220      	movs	r2, #32
 8002320:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2200      	movs	r2, #0
 8002328:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800232a:	2300      	movs	r3, #0
}
 800232c:	4618      	mov	r0, r3
 800232e:	3708      	adds	r7, #8
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}

08002334 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b08a      	sub	sp, #40	; 0x28
 8002338:	af02      	add	r7, sp, #8
 800233a:	60f8      	str	r0, [r7, #12]
 800233c:	60b9      	str	r1, [r7, #8]
 800233e:	603b      	str	r3, [r7, #0]
 8002340:	4613      	mov	r3, r2
 8002342:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002344:	2300      	movs	r3, #0
 8002346:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800234e:	b2db      	uxtb	r3, r3
 8002350:	2b20      	cmp	r3, #32
 8002352:	d16d      	bne.n	8002430 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d002      	beq.n	8002360 <HAL_UART_Transmit+0x2c>
 800235a:	88fb      	ldrh	r3, [r7, #6]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d101      	bne.n	8002364 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002360:	2301      	movs	r3, #1
 8002362:	e066      	b.n	8002432 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	2200      	movs	r2, #0
 8002368:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2221      	movs	r2, #33	; 0x21
 800236e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002372:	f7fe fcbb 	bl	8000cec <HAL_GetTick>
 8002376:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	88fa      	ldrh	r2, [r7, #6]
 800237c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	88fa      	ldrh	r2, [r7, #6]
 8002382:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800238c:	d108      	bne.n	80023a0 <HAL_UART_Transmit+0x6c>
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	691b      	ldr	r3, [r3, #16]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d104      	bne.n	80023a0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002396:	2300      	movs	r3, #0
 8002398:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	61bb      	str	r3, [r7, #24]
 800239e:	e003      	b.n	80023a8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80023a4:	2300      	movs	r3, #0
 80023a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80023a8:	e02a      	b.n	8002400 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	9300      	str	r3, [sp, #0]
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	2200      	movs	r2, #0
 80023b2:	2180      	movs	r1, #128	; 0x80
 80023b4:	68f8      	ldr	r0, [r7, #12]
 80023b6:	f000 f840 	bl	800243a <UART_WaitOnFlagUntilTimeout>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d001      	beq.n	80023c4 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80023c0:	2303      	movs	r3, #3
 80023c2:	e036      	b.n	8002432 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80023c4:	69fb      	ldr	r3, [r7, #28]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d10b      	bne.n	80023e2 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80023ca:	69bb      	ldr	r3, [r7, #24]
 80023cc:	881b      	ldrh	r3, [r3, #0]
 80023ce:	461a      	mov	r2, r3
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80023d8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80023da:	69bb      	ldr	r3, [r7, #24]
 80023dc:	3302      	adds	r3, #2
 80023de:	61bb      	str	r3, [r7, #24]
 80023e0:	e007      	b.n	80023f2 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	781a      	ldrb	r2, [r3, #0]
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80023ec:	69fb      	ldr	r3, [r7, #28]
 80023ee:	3301      	adds	r3, #1
 80023f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80023f6:	b29b      	uxth	r3, r3
 80023f8:	3b01      	subs	r3, #1
 80023fa:	b29a      	uxth	r2, r3
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002404:	b29b      	uxth	r3, r3
 8002406:	2b00      	cmp	r3, #0
 8002408:	d1cf      	bne.n	80023aa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	9300      	str	r3, [sp, #0]
 800240e:	697b      	ldr	r3, [r7, #20]
 8002410:	2200      	movs	r2, #0
 8002412:	2140      	movs	r1, #64	; 0x40
 8002414:	68f8      	ldr	r0, [r7, #12]
 8002416:	f000 f810 	bl	800243a <UART_WaitOnFlagUntilTimeout>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	d001      	beq.n	8002424 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002420:	2303      	movs	r3, #3
 8002422:	e006      	b.n	8002432 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	2220      	movs	r2, #32
 8002428:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800242c:	2300      	movs	r3, #0
 800242e:	e000      	b.n	8002432 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002430:	2302      	movs	r3, #2
  }
}
 8002432:	4618      	mov	r0, r3
 8002434:	3720      	adds	r7, #32
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}

0800243a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800243a:	b580      	push	{r7, lr}
 800243c:	b090      	sub	sp, #64	; 0x40
 800243e:	af00      	add	r7, sp, #0
 8002440:	60f8      	str	r0, [r7, #12]
 8002442:	60b9      	str	r1, [r7, #8]
 8002444:	603b      	str	r3, [r7, #0]
 8002446:	4613      	mov	r3, r2
 8002448:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800244a:	e050      	b.n	80024ee <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800244c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800244e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002452:	d04c      	beq.n	80024ee <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002454:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002456:	2b00      	cmp	r3, #0
 8002458:	d007      	beq.n	800246a <UART_WaitOnFlagUntilTimeout+0x30>
 800245a:	f7fe fc47 	bl	8000cec <HAL_GetTick>
 800245e:	4602      	mov	r2, r0
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	1ad3      	subs	r3, r2, r3
 8002464:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002466:	429a      	cmp	r2, r3
 8002468:	d241      	bcs.n	80024ee <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	330c      	adds	r3, #12
 8002470:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002472:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002474:	e853 3f00 	ldrex	r3, [r3]
 8002478:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800247a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800247c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002480:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	330c      	adds	r3, #12
 8002488:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800248a:	637a      	str	r2, [r7, #52]	; 0x34
 800248c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800248e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002490:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002492:	e841 2300 	strex	r3, r2, [r1]
 8002496:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002498:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800249a:	2b00      	cmp	r3, #0
 800249c:	d1e5      	bne.n	800246a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	3314      	adds	r3, #20
 80024a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	e853 3f00 	ldrex	r3, [r3]
 80024ac:	613b      	str	r3, [r7, #16]
   return(result);
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	f023 0301 	bic.w	r3, r3, #1
 80024b4:	63bb      	str	r3, [r7, #56]	; 0x38
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	3314      	adds	r3, #20
 80024bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80024be:	623a      	str	r2, [r7, #32]
 80024c0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024c2:	69f9      	ldr	r1, [r7, #28]
 80024c4:	6a3a      	ldr	r2, [r7, #32]
 80024c6:	e841 2300 	strex	r3, r2, [r1]
 80024ca:	61bb      	str	r3, [r7, #24]
   return(result);
 80024cc:	69bb      	ldr	r3, [r7, #24]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d1e5      	bne.n	800249e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	2220      	movs	r2, #32
 80024d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	2220      	movs	r2, #32
 80024de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	2200      	movs	r2, #0
 80024e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80024ea:	2303      	movs	r3, #3
 80024ec:	e00f      	b.n	800250e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	4013      	ands	r3, r2
 80024f8:	68ba      	ldr	r2, [r7, #8]
 80024fa:	429a      	cmp	r2, r3
 80024fc:	bf0c      	ite	eq
 80024fe:	2301      	moveq	r3, #1
 8002500:	2300      	movne	r3, #0
 8002502:	b2db      	uxtb	r3, r3
 8002504:	461a      	mov	r2, r3
 8002506:	79fb      	ldrb	r3, [r7, #7]
 8002508:	429a      	cmp	r2, r3
 800250a:	d09f      	beq.n	800244c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800250c:	2300      	movs	r3, #0
}
 800250e:	4618      	mov	r0, r3
 8002510:	3740      	adds	r7, #64	; 0x40
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
	...

08002518 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	691b      	ldr	r3, [r3, #16]
 8002526:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	68da      	ldr	r2, [r3, #12]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	430a      	orrs	r2, r1
 8002534:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	689a      	ldr	r2, [r3, #8]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	691b      	ldr	r3, [r3, #16]
 800253e:	431a      	orrs	r2, r3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	695b      	ldr	r3, [r3, #20]
 8002544:	4313      	orrs	r3, r2
 8002546:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	68db      	ldr	r3, [r3, #12]
 800254e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002552:	f023 030c 	bic.w	r3, r3, #12
 8002556:	687a      	ldr	r2, [r7, #4]
 8002558:	6812      	ldr	r2, [r2, #0]
 800255a:	68b9      	ldr	r1, [r7, #8]
 800255c:	430b      	orrs	r3, r1
 800255e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	695b      	ldr	r3, [r3, #20]
 8002566:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	699a      	ldr	r2, [r3, #24]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	430a      	orrs	r2, r1
 8002574:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a2c      	ldr	r2, [pc, #176]	; (800262c <UART_SetConfig+0x114>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d103      	bne.n	8002588 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002580:	f7ff fa6e 	bl	8001a60 <HAL_RCC_GetPCLK2Freq>
 8002584:	60f8      	str	r0, [r7, #12]
 8002586:	e002      	b.n	800258e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002588:	f7ff fa56 	bl	8001a38 <HAL_RCC_GetPCLK1Freq>
 800258c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800258e:	68fa      	ldr	r2, [r7, #12]
 8002590:	4613      	mov	r3, r2
 8002592:	009b      	lsls	r3, r3, #2
 8002594:	4413      	add	r3, r2
 8002596:	009a      	lsls	r2, r3, #2
 8002598:	441a      	add	r2, r3
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80025a4:	4a22      	ldr	r2, [pc, #136]	; (8002630 <UART_SetConfig+0x118>)
 80025a6:	fba2 2303 	umull	r2, r3, r2, r3
 80025aa:	095b      	lsrs	r3, r3, #5
 80025ac:	0119      	lsls	r1, r3, #4
 80025ae:	68fa      	ldr	r2, [r7, #12]
 80025b0:	4613      	mov	r3, r2
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	4413      	add	r3, r2
 80025b6:	009a      	lsls	r2, r3, #2
 80025b8:	441a      	add	r2, r3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80025c4:	4b1a      	ldr	r3, [pc, #104]	; (8002630 <UART_SetConfig+0x118>)
 80025c6:	fba3 0302 	umull	r0, r3, r3, r2
 80025ca:	095b      	lsrs	r3, r3, #5
 80025cc:	2064      	movs	r0, #100	; 0x64
 80025ce:	fb00 f303 	mul.w	r3, r0, r3
 80025d2:	1ad3      	subs	r3, r2, r3
 80025d4:	011b      	lsls	r3, r3, #4
 80025d6:	3332      	adds	r3, #50	; 0x32
 80025d8:	4a15      	ldr	r2, [pc, #84]	; (8002630 <UART_SetConfig+0x118>)
 80025da:	fba2 2303 	umull	r2, r3, r2, r3
 80025de:	095b      	lsrs	r3, r3, #5
 80025e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025e4:	4419      	add	r1, r3
 80025e6:	68fa      	ldr	r2, [r7, #12]
 80025e8:	4613      	mov	r3, r2
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	4413      	add	r3, r2
 80025ee:	009a      	lsls	r2, r3, #2
 80025f0:	441a      	add	r2, r3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80025fc:	4b0c      	ldr	r3, [pc, #48]	; (8002630 <UART_SetConfig+0x118>)
 80025fe:	fba3 0302 	umull	r0, r3, r3, r2
 8002602:	095b      	lsrs	r3, r3, #5
 8002604:	2064      	movs	r0, #100	; 0x64
 8002606:	fb00 f303 	mul.w	r3, r0, r3
 800260a:	1ad3      	subs	r3, r2, r3
 800260c:	011b      	lsls	r3, r3, #4
 800260e:	3332      	adds	r3, #50	; 0x32
 8002610:	4a07      	ldr	r2, [pc, #28]	; (8002630 <UART_SetConfig+0x118>)
 8002612:	fba2 2303 	umull	r2, r3, r2, r3
 8002616:	095b      	lsrs	r3, r3, #5
 8002618:	f003 020f 	and.w	r2, r3, #15
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	440a      	add	r2, r1
 8002622:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002624:	bf00      	nop
 8002626:	3710      	adds	r7, #16
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	40013800 	.word	0x40013800
 8002630:	51eb851f 	.word	0x51eb851f

08002634 <__errno>:
 8002634:	4b01      	ldr	r3, [pc, #4]	; (800263c <__errno+0x8>)
 8002636:	6818      	ldr	r0, [r3, #0]
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop
 800263c:	20000010 	.word	0x20000010

08002640 <__libc_init_array>:
 8002640:	b570      	push	{r4, r5, r6, lr}
 8002642:	2600      	movs	r6, #0
 8002644:	4d0c      	ldr	r5, [pc, #48]	; (8002678 <__libc_init_array+0x38>)
 8002646:	4c0d      	ldr	r4, [pc, #52]	; (800267c <__libc_init_array+0x3c>)
 8002648:	1b64      	subs	r4, r4, r5
 800264a:	10a4      	asrs	r4, r4, #2
 800264c:	42a6      	cmp	r6, r4
 800264e:	d109      	bne.n	8002664 <__libc_init_array+0x24>
 8002650:	f000 fc9c 	bl	8002f8c <_init>
 8002654:	2600      	movs	r6, #0
 8002656:	4d0a      	ldr	r5, [pc, #40]	; (8002680 <__libc_init_array+0x40>)
 8002658:	4c0a      	ldr	r4, [pc, #40]	; (8002684 <__libc_init_array+0x44>)
 800265a:	1b64      	subs	r4, r4, r5
 800265c:	10a4      	asrs	r4, r4, #2
 800265e:	42a6      	cmp	r6, r4
 8002660:	d105      	bne.n	800266e <__libc_init_array+0x2e>
 8002662:	bd70      	pop	{r4, r5, r6, pc}
 8002664:	f855 3b04 	ldr.w	r3, [r5], #4
 8002668:	4798      	blx	r3
 800266a:	3601      	adds	r6, #1
 800266c:	e7ee      	b.n	800264c <__libc_init_array+0xc>
 800266e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002672:	4798      	blx	r3
 8002674:	3601      	adds	r6, #1
 8002676:	e7f2      	b.n	800265e <__libc_init_array+0x1e>
 8002678:	08003044 	.word	0x08003044
 800267c:	08003044 	.word	0x08003044
 8002680:	08003044 	.word	0x08003044
 8002684:	08003048 	.word	0x08003048

08002688 <memset>:
 8002688:	4603      	mov	r3, r0
 800268a:	4402      	add	r2, r0
 800268c:	4293      	cmp	r3, r2
 800268e:	d100      	bne.n	8002692 <memset+0xa>
 8002690:	4770      	bx	lr
 8002692:	f803 1b01 	strb.w	r1, [r3], #1
 8002696:	e7f9      	b.n	800268c <memset+0x4>

08002698 <siprintf>:
 8002698:	b40e      	push	{r1, r2, r3}
 800269a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800269e:	b500      	push	{lr}
 80026a0:	b09c      	sub	sp, #112	; 0x70
 80026a2:	ab1d      	add	r3, sp, #116	; 0x74
 80026a4:	9002      	str	r0, [sp, #8]
 80026a6:	9006      	str	r0, [sp, #24]
 80026a8:	9107      	str	r1, [sp, #28]
 80026aa:	9104      	str	r1, [sp, #16]
 80026ac:	4808      	ldr	r0, [pc, #32]	; (80026d0 <siprintf+0x38>)
 80026ae:	4909      	ldr	r1, [pc, #36]	; (80026d4 <siprintf+0x3c>)
 80026b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80026b4:	9105      	str	r1, [sp, #20]
 80026b6:	6800      	ldr	r0, [r0, #0]
 80026b8:	a902      	add	r1, sp, #8
 80026ba:	9301      	str	r3, [sp, #4]
 80026bc:	f000 f868 	bl	8002790 <_svfiprintf_r>
 80026c0:	2200      	movs	r2, #0
 80026c2:	9b02      	ldr	r3, [sp, #8]
 80026c4:	701a      	strb	r2, [r3, #0]
 80026c6:	b01c      	add	sp, #112	; 0x70
 80026c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80026cc:	b003      	add	sp, #12
 80026ce:	4770      	bx	lr
 80026d0:	20000010 	.word	0x20000010
 80026d4:	ffff0208 	.word	0xffff0208

080026d8 <__ssputs_r>:
 80026d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80026dc:	688e      	ldr	r6, [r1, #8]
 80026de:	4682      	mov	sl, r0
 80026e0:	429e      	cmp	r6, r3
 80026e2:	460c      	mov	r4, r1
 80026e4:	4690      	mov	r8, r2
 80026e6:	461f      	mov	r7, r3
 80026e8:	d838      	bhi.n	800275c <__ssputs_r+0x84>
 80026ea:	898a      	ldrh	r2, [r1, #12]
 80026ec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80026f0:	d032      	beq.n	8002758 <__ssputs_r+0x80>
 80026f2:	6825      	ldr	r5, [r4, #0]
 80026f4:	6909      	ldr	r1, [r1, #16]
 80026f6:	3301      	adds	r3, #1
 80026f8:	eba5 0901 	sub.w	r9, r5, r1
 80026fc:	6965      	ldr	r5, [r4, #20]
 80026fe:	444b      	add	r3, r9
 8002700:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002704:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002708:	106d      	asrs	r5, r5, #1
 800270a:	429d      	cmp	r5, r3
 800270c:	bf38      	it	cc
 800270e:	461d      	movcc	r5, r3
 8002710:	0553      	lsls	r3, r2, #21
 8002712:	d531      	bpl.n	8002778 <__ssputs_r+0xa0>
 8002714:	4629      	mov	r1, r5
 8002716:	f000 fb6f 	bl	8002df8 <_malloc_r>
 800271a:	4606      	mov	r6, r0
 800271c:	b950      	cbnz	r0, 8002734 <__ssputs_r+0x5c>
 800271e:	230c      	movs	r3, #12
 8002720:	f04f 30ff 	mov.w	r0, #4294967295
 8002724:	f8ca 3000 	str.w	r3, [sl]
 8002728:	89a3      	ldrh	r3, [r4, #12]
 800272a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800272e:	81a3      	strh	r3, [r4, #12]
 8002730:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002734:	464a      	mov	r2, r9
 8002736:	6921      	ldr	r1, [r4, #16]
 8002738:	f000 face 	bl	8002cd8 <memcpy>
 800273c:	89a3      	ldrh	r3, [r4, #12]
 800273e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002742:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002746:	81a3      	strh	r3, [r4, #12]
 8002748:	6126      	str	r6, [r4, #16]
 800274a:	444e      	add	r6, r9
 800274c:	6026      	str	r6, [r4, #0]
 800274e:	463e      	mov	r6, r7
 8002750:	6165      	str	r5, [r4, #20]
 8002752:	eba5 0509 	sub.w	r5, r5, r9
 8002756:	60a5      	str	r5, [r4, #8]
 8002758:	42be      	cmp	r6, r7
 800275a:	d900      	bls.n	800275e <__ssputs_r+0x86>
 800275c:	463e      	mov	r6, r7
 800275e:	4632      	mov	r2, r6
 8002760:	4641      	mov	r1, r8
 8002762:	6820      	ldr	r0, [r4, #0]
 8002764:	f000 fac6 	bl	8002cf4 <memmove>
 8002768:	68a3      	ldr	r3, [r4, #8]
 800276a:	2000      	movs	r0, #0
 800276c:	1b9b      	subs	r3, r3, r6
 800276e:	60a3      	str	r3, [r4, #8]
 8002770:	6823      	ldr	r3, [r4, #0]
 8002772:	4433      	add	r3, r6
 8002774:	6023      	str	r3, [r4, #0]
 8002776:	e7db      	b.n	8002730 <__ssputs_r+0x58>
 8002778:	462a      	mov	r2, r5
 800277a:	f000 fbb1 	bl	8002ee0 <_realloc_r>
 800277e:	4606      	mov	r6, r0
 8002780:	2800      	cmp	r0, #0
 8002782:	d1e1      	bne.n	8002748 <__ssputs_r+0x70>
 8002784:	4650      	mov	r0, sl
 8002786:	6921      	ldr	r1, [r4, #16]
 8002788:	f000 face 	bl	8002d28 <_free_r>
 800278c:	e7c7      	b.n	800271e <__ssputs_r+0x46>
	...

08002790 <_svfiprintf_r>:
 8002790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002794:	4698      	mov	r8, r3
 8002796:	898b      	ldrh	r3, [r1, #12]
 8002798:	4607      	mov	r7, r0
 800279a:	061b      	lsls	r3, r3, #24
 800279c:	460d      	mov	r5, r1
 800279e:	4614      	mov	r4, r2
 80027a0:	b09d      	sub	sp, #116	; 0x74
 80027a2:	d50e      	bpl.n	80027c2 <_svfiprintf_r+0x32>
 80027a4:	690b      	ldr	r3, [r1, #16]
 80027a6:	b963      	cbnz	r3, 80027c2 <_svfiprintf_r+0x32>
 80027a8:	2140      	movs	r1, #64	; 0x40
 80027aa:	f000 fb25 	bl	8002df8 <_malloc_r>
 80027ae:	6028      	str	r0, [r5, #0]
 80027b0:	6128      	str	r0, [r5, #16]
 80027b2:	b920      	cbnz	r0, 80027be <_svfiprintf_r+0x2e>
 80027b4:	230c      	movs	r3, #12
 80027b6:	603b      	str	r3, [r7, #0]
 80027b8:	f04f 30ff 	mov.w	r0, #4294967295
 80027bc:	e0d1      	b.n	8002962 <_svfiprintf_r+0x1d2>
 80027be:	2340      	movs	r3, #64	; 0x40
 80027c0:	616b      	str	r3, [r5, #20]
 80027c2:	2300      	movs	r3, #0
 80027c4:	9309      	str	r3, [sp, #36]	; 0x24
 80027c6:	2320      	movs	r3, #32
 80027c8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80027cc:	2330      	movs	r3, #48	; 0x30
 80027ce:	f04f 0901 	mov.w	r9, #1
 80027d2:	f8cd 800c 	str.w	r8, [sp, #12]
 80027d6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800297c <_svfiprintf_r+0x1ec>
 80027da:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80027de:	4623      	mov	r3, r4
 80027e0:	469a      	mov	sl, r3
 80027e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80027e6:	b10a      	cbz	r2, 80027ec <_svfiprintf_r+0x5c>
 80027e8:	2a25      	cmp	r2, #37	; 0x25
 80027ea:	d1f9      	bne.n	80027e0 <_svfiprintf_r+0x50>
 80027ec:	ebba 0b04 	subs.w	fp, sl, r4
 80027f0:	d00b      	beq.n	800280a <_svfiprintf_r+0x7a>
 80027f2:	465b      	mov	r3, fp
 80027f4:	4622      	mov	r2, r4
 80027f6:	4629      	mov	r1, r5
 80027f8:	4638      	mov	r0, r7
 80027fa:	f7ff ff6d 	bl	80026d8 <__ssputs_r>
 80027fe:	3001      	adds	r0, #1
 8002800:	f000 80aa 	beq.w	8002958 <_svfiprintf_r+0x1c8>
 8002804:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002806:	445a      	add	r2, fp
 8002808:	9209      	str	r2, [sp, #36]	; 0x24
 800280a:	f89a 3000 	ldrb.w	r3, [sl]
 800280e:	2b00      	cmp	r3, #0
 8002810:	f000 80a2 	beq.w	8002958 <_svfiprintf_r+0x1c8>
 8002814:	2300      	movs	r3, #0
 8002816:	f04f 32ff 	mov.w	r2, #4294967295
 800281a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800281e:	f10a 0a01 	add.w	sl, sl, #1
 8002822:	9304      	str	r3, [sp, #16]
 8002824:	9307      	str	r3, [sp, #28]
 8002826:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800282a:	931a      	str	r3, [sp, #104]	; 0x68
 800282c:	4654      	mov	r4, sl
 800282e:	2205      	movs	r2, #5
 8002830:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002834:	4851      	ldr	r0, [pc, #324]	; (800297c <_svfiprintf_r+0x1ec>)
 8002836:	f000 fa41 	bl	8002cbc <memchr>
 800283a:	9a04      	ldr	r2, [sp, #16]
 800283c:	b9d8      	cbnz	r0, 8002876 <_svfiprintf_r+0xe6>
 800283e:	06d0      	lsls	r0, r2, #27
 8002840:	bf44      	itt	mi
 8002842:	2320      	movmi	r3, #32
 8002844:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002848:	0711      	lsls	r1, r2, #28
 800284a:	bf44      	itt	mi
 800284c:	232b      	movmi	r3, #43	; 0x2b
 800284e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002852:	f89a 3000 	ldrb.w	r3, [sl]
 8002856:	2b2a      	cmp	r3, #42	; 0x2a
 8002858:	d015      	beq.n	8002886 <_svfiprintf_r+0xf6>
 800285a:	4654      	mov	r4, sl
 800285c:	2000      	movs	r0, #0
 800285e:	f04f 0c0a 	mov.w	ip, #10
 8002862:	9a07      	ldr	r2, [sp, #28]
 8002864:	4621      	mov	r1, r4
 8002866:	f811 3b01 	ldrb.w	r3, [r1], #1
 800286a:	3b30      	subs	r3, #48	; 0x30
 800286c:	2b09      	cmp	r3, #9
 800286e:	d94e      	bls.n	800290e <_svfiprintf_r+0x17e>
 8002870:	b1b0      	cbz	r0, 80028a0 <_svfiprintf_r+0x110>
 8002872:	9207      	str	r2, [sp, #28]
 8002874:	e014      	b.n	80028a0 <_svfiprintf_r+0x110>
 8002876:	eba0 0308 	sub.w	r3, r0, r8
 800287a:	fa09 f303 	lsl.w	r3, r9, r3
 800287e:	4313      	orrs	r3, r2
 8002880:	46a2      	mov	sl, r4
 8002882:	9304      	str	r3, [sp, #16]
 8002884:	e7d2      	b.n	800282c <_svfiprintf_r+0x9c>
 8002886:	9b03      	ldr	r3, [sp, #12]
 8002888:	1d19      	adds	r1, r3, #4
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	9103      	str	r1, [sp, #12]
 800288e:	2b00      	cmp	r3, #0
 8002890:	bfbb      	ittet	lt
 8002892:	425b      	neglt	r3, r3
 8002894:	f042 0202 	orrlt.w	r2, r2, #2
 8002898:	9307      	strge	r3, [sp, #28]
 800289a:	9307      	strlt	r3, [sp, #28]
 800289c:	bfb8      	it	lt
 800289e:	9204      	strlt	r2, [sp, #16]
 80028a0:	7823      	ldrb	r3, [r4, #0]
 80028a2:	2b2e      	cmp	r3, #46	; 0x2e
 80028a4:	d10c      	bne.n	80028c0 <_svfiprintf_r+0x130>
 80028a6:	7863      	ldrb	r3, [r4, #1]
 80028a8:	2b2a      	cmp	r3, #42	; 0x2a
 80028aa:	d135      	bne.n	8002918 <_svfiprintf_r+0x188>
 80028ac:	9b03      	ldr	r3, [sp, #12]
 80028ae:	3402      	adds	r4, #2
 80028b0:	1d1a      	adds	r2, r3, #4
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	9203      	str	r2, [sp, #12]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	bfb8      	it	lt
 80028ba:	f04f 33ff 	movlt.w	r3, #4294967295
 80028be:	9305      	str	r3, [sp, #20]
 80028c0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8002980 <_svfiprintf_r+0x1f0>
 80028c4:	2203      	movs	r2, #3
 80028c6:	4650      	mov	r0, sl
 80028c8:	7821      	ldrb	r1, [r4, #0]
 80028ca:	f000 f9f7 	bl	8002cbc <memchr>
 80028ce:	b140      	cbz	r0, 80028e2 <_svfiprintf_r+0x152>
 80028d0:	2340      	movs	r3, #64	; 0x40
 80028d2:	eba0 000a 	sub.w	r0, r0, sl
 80028d6:	fa03 f000 	lsl.w	r0, r3, r0
 80028da:	9b04      	ldr	r3, [sp, #16]
 80028dc:	3401      	adds	r4, #1
 80028de:	4303      	orrs	r3, r0
 80028e0:	9304      	str	r3, [sp, #16]
 80028e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80028e6:	2206      	movs	r2, #6
 80028e8:	4826      	ldr	r0, [pc, #152]	; (8002984 <_svfiprintf_r+0x1f4>)
 80028ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80028ee:	f000 f9e5 	bl	8002cbc <memchr>
 80028f2:	2800      	cmp	r0, #0
 80028f4:	d038      	beq.n	8002968 <_svfiprintf_r+0x1d8>
 80028f6:	4b24      	ldr	r3, [pc, #144]	; (8002988 <_svfiprintf_r+0x1f8>)
 80028f8:	bb1b      	cbnz	r3, 8002942 <_svfiprintf_r+0x1b2>
 80028fa:	9b03      	ldr	r3, [sp, #12]
 80028fc:	3307      	adds	r3, #7
 80028fe:	f023 0307 	bic.w	r3, r3, #7
 8002902:	3308      	adds	r3, #8
 8002904:	9303      	str	r3, [sp, #12]
 8002906:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002908:	4433      	add	r3, r6
 800290a:	9309      	str	r3, [sp, #36]	; 0x24
 800290c:	e767      	b.n	80027de <_svfiprintf_r+0x4e>
 800290e:	460c      	mov	r4, r1
 8002910:	2001      	movs	r0, #1
 8002912:	fb0c 3202 	mla	r2, ip, r2, r3
 8002916:	e7a5      	b.n	8002864 <_svfiprintf_r+0xd4>
 8002918:	2300      	movs	r3, #0
 800291a:	f04f 0c0a 	mov.w	ip, #10
 800291e:	4619      	mov	r1, r3
 8002920:	3401      	adds	r4, #1
 8002922:	9305      	str	r3, [sp, #20]
 8002924:	4620      	mov	r0, r4
 8002926:	f810 2b01 	ldrb.w	r2, [r0], #1
 800292a:	3a30      	subs	r2, #48	; 0x30
 800292c:	2a09      	cmp	r2, #9
 800292e:	d903      	bls.n	8002938 <_svfiprintf_r+0x1a8>
 8002930:	2b00      	cmp	r3, #0
 8002932:	d0c5      	beq.n	80028c0 <_svfiprintf_r+0x130>
 8002934:	9105      	str	r1, [sp, #20]
 8002936:	e7c3      	b.n	80028c0 <_svfiprintf_r+0x130>
 8002938:	4604      	mov	r4, r0
 800293a:	2301      	movs	r3, #1
 800293c:	fb0c 2101 	mla	r1, ip, r1, r2
 8002940:	e7f0      	b.n	8002924 <_svfiprintf_r+0x194>
 8002942:	ab03      	add	r3, sp, #12
 8002944:	9300      	str	r3, [sp, #0]
 8002946:	462a      	mov	r2, r5
 8002948:	4638      	mov	r0, r7
 800294a:	4b10      	ldr	r3, [pc, #64]	; (800298c <_svfiprintf_r+0x1fc>)
 800294c:	a904      	add	r1, sp, #16
 800294e:	f3af 8000 	nop.w
 8002952:	1c42      	adds	r2, r0, #1
 8002954:	4606      	mov	r6, r0
 8002956:	d1d6      	bne.n	8002906 <_svfiprintf_r+0x176>
 8002958:	89ab      	ldrh	r3, [r5, #12]
 800295a:	065b      	lsls	r3, r3, #25
 800295c:	f53f af2c 	bmi.w	80027b8 <_svfiprintf_r+0x28>
 8002960:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002962:	b01d      	add	sp, #116	; 0x74
 8002964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002968:	ab03      	add	r3, sp, #12
 800296a:	9300      	str	r3, [sp, #0]
 800296c:	462a      	mov	r2, r5
 800296e:	4638      	mov	r0, r7
 8002970:	4b06      	ldr	r3, [pc, #24]	; (800298c <_svfiprintf_r+0x1fc>)
 8002972:	a904      	add	r1, sp, #16
 8002974:	f000 f87c 	bl	8002a70 <_printf_i>
 8002978:	e7eb      	b.n	8002952 <_svfiprintf_r+0x1c2>
 800297a:	bf00      	nop
 800297c:	0800300e 	.word	0x0800300e
 8002980:	08003014 	.word	0x08003014
 8002984:	08003018 	.word	0x08003018
 8002988:	00000000 	.word	0x00000000
 800298c:	080026d9 	.word	0x080026d9

08002990 <_printf_common>:
 8002990:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002994:	4616      	mov	r6, r2
 8002996:	4699      	mov	r9, r3
 8002998:	688a      	ldr	r2, [r1, #8]
 800299a:	690b      	ldr	r3, [r1, #16]
 800299c:	4607      	mov	r7, r0
 800299e:	4293      	cmp	r3, r2
 80029a0:	bfb8      	it	lt
 80029a2:	4613      	movlt	r3, r2
 80029a4:	6033      	str	r3, [r6, #0]
 80029a6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80029aa:	460c      	mov	r4, r1
 80029ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80029b0:	b10a      	cbz	r2, 80029b6 <_printf_common+0x26>
 80029b2:	3301      	adds	r3, #1
 80029b4:	6033      	str	r3, [r6, #0]
 80029b6:	6823      	ldr	r3, [r4, #0]
 80029b8:	0699      	lsls	r1, r3, #26
 80029ba:	bf42      	ittt	mi
 80029bc:	6833      	ldrmi	r3, [r6, #0]
 80029be:	3302      	addmi	r3, #2
 80029c0:	6033      	strmi	r3, [r6, #0]
 80029c2:	6825      	ldr	r5, [r4, #0]
 80029c4:	f015 0506 	ands.w	r5, r5, #6
 80029c8:	d106      	bne.n	80029d8 <_printf_common+0x48>
 80029ca:	f104 0a19 	add.w	sl, r4, #25
 80029ce:	68e3      	ldr	r3, [r4, #12]
 80029d0:	6832      	ldr	r2, [r6, #0]
 80029d2:	1a9b      	subs	r3, r3, r2
 80029d4:	42ab      	cmp	r3, r5
 80029d6:	dc28      	bgt.n	8002a2a <_printf_common+0x9a>
 80029d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80029dc:	1e13      	subs	r3, r2, #0
 80029de:	6822      	ldr	r2, [r4, #0]
 80029e0:	bf18      	it	ne
 80029e2:	2301      	movne	r3, #1
 80029e4:	0692      	lsls	r2, r2, #26
 80029e6:	d42d      	bmi.n	8002a44 <_printf_common+0xb4>
 80029e8:	4649      	mov	r1, r9
 80029ea:	4638      	mov	r0, r7
 80029ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80029f0:	47c0      	blx	r8
 80029f2:	3001      	adds	r0, #1
 80029f4:	d020      	beq.n	8002a38 <_printf_common+0xa8>
 80029f6:	6823      	ldr	r3, [r4, #0]
 80029f8:	68e5      	ldr	r5, [r4, #12]
 80029fa:	f003 0306 	and.w	r3, r3, #6
 80029fe:	2b04      	cmp	r3, #4
 8002a00:	bf18      	it	ne
 8002a02:	2500      	movne	r5, #0
 8002a04:	6832      	ldr	r2, [r6, #0]
 8002a06:	f04f 0600 	mov.w	r6, #0
 8002a0a:	68a3      	ldr	r3, [r4, #8]
 8002a0c:	bf08      	it	eq
 8002a0e:	1aad      	subeq	r5, r5, r2
 8002a10:	6922      	ldr	r2, [r4, #16]
 8002a12:	bf08      	it	eq
 8002a14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	bfc4      	itt	gt
 8002a1c:	1a9b      	subgt	r3, r3, r2
 8002a1e:	18ed      	addgt	r5, r5, r3
 8002a20:	341a      	adds	r4, #26
 8002a22:	42b5      	cmp	r5, r6
 8002a24:	d11a      	bne.n	8002a5c <_printf_common+0xcc>
 8002a26:	2000      	movs	r0, #0
 8002a28:	e008      	b.n	8002a3c <_printf_common+0xac>
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	4652      	mov	r2, sl
 8002a2e:	4649      	mov	r1, r9
 8002a30:	4638      	mov	r0, r7
 8002a32:	47c0      	blx	r8
 8002a34:	3001      	adds	r0, #1
 8002a36:	d103      	bne.n	8002a40 <_printf_common+0xb0>
 8002a38:	f04f 30ff 	mov.w	r0, #4294967295
 8002a3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a40:	3501      	adds	r5, #1
 8002a42:	e7c4      	b.n	80029ce <_printf_common+0x3e>
 8002a44:	2030      	movs	r0, #48	; 0x30
 8002a46:	18e1      	adds	r1, r4, r3
 8002a48:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002a4c:	1c5a      	adds	r2, r3, #1
 8002a4e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002a52:	4422      	add	r2, r4
 8002a54:	3302      	adds	r3, #2
 8002a56:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002a5a:	e7c5      	b.n	80029e8 <_printf_common+0x58>
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	4622      	mov	r2, r4
 8002a60:	4649      	mov	r1, r9
 8002a62:	4638      	mov	r0, r7
 8002a64:	47c0      	blx	r8
 8002a66:	3001      	adds	r0, #1
 8002a68:	d0e6      	beq.n	8002a38 <_printf_common+0xa8>
 8002a6a:	3601      	adds	r6, #1
 8002a6c:	e7d9      	b.n	8002a22 <_printf_common+0x92>
	...

08002a70 <_printf_i>:
 8002a70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002a74:	7e0f      	ldrb	r7, [r1, #24]
 8002a76:	4691      	mov	r9, r2
 8002a78:	2f78      	cmp	r7, #120	; 0x78
 8002a7a:	4680      	mov	r8, r0
 8002a7c:	460c      	mov	r4, r1
 8002a7e:	469a      	mov	sl, r3
 8002a80:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002a82:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002a86:	d807      	bhi.n	8002a98 <_printf_i+0x28>
 8002a88:	2f62      	cmp	r7, #98	; 0x62
 8002a8a:	d80a      	bhi.n	8002aa2 <_printf_i+0x32>
 8002a8c:	2f00      	cmp	r7, #0
 8002a8e:	f000 80d9 	beq.w	8002c44 <_printf_i+0x1d4>
 8002a92:	2f58      	cmp	r7, #88	; 0x58
 8002a94:	f000 80a4 	beq.w	8002be0 <_printf_i+0x170>
 8002a98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002a9c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002aa0:	e03a      	b.n	8002b18 <_printf_i+0xa8>
 8002aa2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002aa6:	2b15      	cmp	r3, #21
 8002aa8:	d8f6      	bhi.n	8002a98 <_printf_i+0x28>
 8002aaa:	a101      	add	r1, pc, #4	; (adr r1, 8002ab0 <_printf_i+0x40>)
 8002aac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002ab0:	08002b09 	.word	0x08002b09
 8002ab4:	08002b1d 	.word	0x08002b1d
 8002ab8:	08002a99 	.word	0x08002a99
 8002abc:	08002a99 	.word	0x08002a99
 8002ac0:	08002a99 	.word	0x08002a99
 8002ac4:	08002a99 	.word	0x08002a99
 8002ac8:	08002b1d 	.word	0x08002b1d
 8002acc:	08002a99 	.word	0x08002a99
 8002ad0:	08002a99 	.word	0x08002a99
 8002ad4:	08002a99 	.word	0x08002a99
 8002ad8:	08002a99 	.word	0x08002a99
 8002adc:	08002c2b 	.word	0x08002c2b
 8002ae0:	08002b4d 	.word	0x08002b4d
 8002ae4:	08002c0d 	.word	0x08002c0d
 8002ae8:	08002a99 	.word	0x08002a99
 8002aec:	08002a99 	.word	0x08002a99
 8002af0:	08002c4d 	.word	0x08002c4d
 8002af4:	08002a99 	.word	0x08002a99
 8002af8:	08002b4d 	.word	0x08002b4d
 8002afc:	08002a99 	.word	0x08002a99
 8002b00:	08002a99 	.word	0x08002a99
 8002b04:	08002c15 	.word	0x08002c15
 8002b08:	682b      	ldr	r3, [r5, #0]
 8002b0a:	1d1a      	adds	r2, r3, #4
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	602a      	str	r2, [r5, #0]
 8002b10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002b14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e0a4      	b.n	8002c66 <_printf_i+0x1f6>
 8002b1c:	6820      	ldr	r0, [r4, #0]
 8002b1e:	6829      	ldr	r1, [r5, #0]
 8002b20:	0606      	lsls	r6, r0, #24
 8002b22:	f101 0304 	add.w	r3, r1, #4
 8002b26:	d50a      	bpl.n	8002b3e <_printf_i+0xce>
 8002b28:	680e      	ldr	r6, [r1, #0]
 8002b2a:	602b      	str	r3, [r5, #0]
 8002b2c:	2e00      	cmp	r6, #0
 8002b2e:	da03      	bge.n	8002b38 <_printf_i+0xc8>
 8002b30:	232d      	movs	r3, #45	; 0x2d
 8002b32:	4276      	negs	r6, r6
 8002b34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002b38:	230a      	movs	r3, #10
 8002b3a:	485e      	ldr	r0, [pc, #376]	; (8002cb4 <_printf_i+0x244>)
 8002b3c:	e019      	b.n	8002b72 <_printf_i+0x102>
 8002b3e:	680e      	ldr	r6, [r1, #0]
 8002b40:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002b44:	602b      	str	r3, [r5, #0]
 8002b46:	bf18      	it	ne
 8002b48:	b236      	sxthne	r6, r6
 8002b4a:	e7ef      	b.n	8002b2c <_printf_i+0xbc>
 8002b4c:	682b      	ldr	r3, [r5, #0]
 8002b4e:	6820      	ldr	r0, [r4, #0]
 8002b50:	1d19      	adds	r1, r3, #4
 8002b52:	6029      	str	r1, [r5, #0]
 8002b54:	0601      	lsls	r1, r0, #24
 8002b56:	d501      	bpl.n	8002b5c <_printf_i+0xec>
 8002b58:	681e      	ldr	r6, [r3, #0]
 8002b5a:	e002      	b.n	8002b62 <_printf_i+0xf2>
 8002b5c:	0646      	lsls	r6, r0, #25
 8002b5e:	d5fb      	bpl.n	8002b58 <_printf_i+0xe8>
 8002b60:	881e      	ldrh	r6, [r3, #0]
 8002b62:	2f6f      	cmp	r7, #111	; 0x6f
 8002b64:	bf0c      	ite	eq
 8002b66:	2308      	moveq	r3, #8
 8002b68:	230a      	movne	r3, #10
 8002b6a:	4852      	ldr	r0, [pc, #328]	; (8002cb4 <_printf_i+0x244>)
 8002b6c:	2100      	movs	r1, #0
 8002b6e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002b72:	6865      	ldr	r5, [r4, #4]
 8002b74:	2d00      	cmp	r5, #0
 8002b76:	bfa8      	it	ge
 8002b78:	6821      	ldrge	r1, [r4, #0]
 8002b7a:	60a5      	str	r5, [r4, #8]
 8002b7c:	bfa4      	itt	ge
 8002b7e:	f021 0104 	bicge.w	r1, r1, #4
 8002b82:	6021      	strge	r1, [r4, #0]
 8002b84:	b90e      	cbnz	r6, 8002b8a <_printf_i+0x11a>
 8002b86:	2d00      	cmp	r5, #0
 8002b88:	d04d      	beq.n	8002c26 <_printf_i+0x1b6>
 8002b8a:	4615      	mov	r5, r2
 8002b8c:	fbb6 f1f3 	udiv	r1, r6, r3
 8002b90:	fb03 6711 	mls	r7, r3, r1, r6
 8002b94:	5dc7      	ldrb	r7, [r0, r7]
 8002b96:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002b9a:	4637      	mov	r7, r6
 8002b9c:	42bb      	cmp	r3, r7
 8002b9e:	460e      	mov	r6, r1
 8002ba0:	d9f4      	bls.n	8002b8c <_printf_i+0x11c>
 8002ba2:	2b08      	cmp	r3, #8
 8002ba4:	d10b      	bne.n	8002bbe <_printf_i+0x14e>
 8002ba6:	6823      	ldr	r3, [r4, #0]
 8002ba8:	07de      	lsls	r6, r3, #31
 8002baa:	d508      	bpl.n	8002bbe <_printf_i+0x14e>
 8002bac:	6923      	ldr	r3, [r4, #16]
 8002bae:	6861      	ldr	r1, [r4, #4]
 8002bb0:	4299      	cmp	r1, r3
 8002bb2:	bfde      	ittt	le
 8002bb4:	2330      	movle	r3, #48	; 0x30
 8002bb6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002bba:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002bbe:	1b52      	subs	r2, r2, r5
 8002bc0:	6122      	str	r2, [r4, #16]
 8002bc2:	464b      	mov	r3, r9
 8002bc4:	4621      	mov	r1, r4
 8002bc6:	4640      	mov	r0, r8
 8002bc8:	f8cd a000 	str.w	sl, [sp]
 8002bcc:	aa03      	add	r2, sp, #12
 8002bce:	f7ff fedf 	bl	8002990 <_printf_common>
 8002bd2:	3001      	adds	r0, #1
 8002bd4:	d14c      	bne.n	8002c70 <_printf_i+0x200>
 8002bd6:	f04f 30ff 	mov.w	r0, #4294967295
 8002bda:	b004      	add	sp, #16
 8002bdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002be0:	4834      	ldr	r0, [pc, #208]	; (8002cb4 <_printf_i+0x244>)
 8002be2:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002be6:	6829      	ldr	r1, [r5, #0]
 8002be8:	6823      	ldr	r3, [r4, #0]
 8002bea:	f851 6b04 	ldr.w	r6, [r1], #4
 8002bee:	6029      	str	r1, [r5, #0]
 8002bf0:	061d      	lsls	r5, r3, #24
 8002bf2:	d514      	bpl.n	8002c1e <_printf_i+0x1ae>
 8002bf4:	07df      	lsls	r7, r3, #31
 8002bf6:	bf44      	itt	mi
 8002bf8:	f043 0320 	orrmi.w	r3, r3, #32
 8002bfc:	6023      	strmi	r3, [r4, #0]
 8002bfe:	b91e      	cbnz	r6, 8002c08 <_printf_i+0x198>
 8002c00:	6823      	ldr	r3, [r4, #0]
 8002c02:	f023 0320 	bic.w	r3, r3, #32
 8002c06:	6023      	str	r3, [r4, #0]
 8002c08:	2310      	movs	r3, #16
 8002c0a:	e7af      	b.n	8002b6c <_printf_i+0xfc>
 8002c0c:	6823      	ldr	r3, [r4, #0]
 8002c0e:	f043 0320 	orr.w	r3, r3, #32
 8002c12:	6023      	str	r3, [r4, #0]
 8002c14:	2378      	movs	r3, #120	; 0x78
 8002c16:	4828      	ldr	r0, [pc, #160]	; (8002cb8 <_printf_i+0x248>)
 8002c18:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002c1c:	e7e3      	b.n	8002be6 <_printf_i+0x176>
 8002c1e:	0659      	lsls	r1, r3, #25
 8002c20:	bf48      	it	mi
 8002c22:	b2b6      	uxthmi	r6, r6
 8002c24:	e7e6      	b.n	8002bf4 <_printf_i+0x184>
 8002c26:	4615      	mov	r5, r2
 8002c28:	e7bb      	b.n	8002ba2 <_printf_i+0x132>
 8002c2a:	682b      	ldr	r3, [r5, #0]
 8002c2c:	6826      	ldr	r6, [r4, #0]
 8002c2e:	1d18      	adds	r0, r3, #4
 8002c30:	6961      	ldr	r1, [r4, #20]
 8002c32:	6028      	str	r0, [r5, #0]
 8002c34:	0635      	lsls	r5, r6, #24
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	d501      	bpl.n	8002c3e <_printf_i+0x1ce>
 8002c3a:	6019      	str	r1, [r3, #0]
 8002c3c:	e002      	b.n	8002c44 <_printf_i+0x1d4>
 8002c3e:	0670      	lsls	r0, r6, #25
 8002c40:	d5fb      	bpl.n	8002c3a <_printf_i+0x1ca>
 8002c42:	8019      	strh	r1, [r3, #0]
 8002c44:	2300      	movs	r3, #0
 8002c46:	4615      	mov	r5, r2
 8002c48:	6123      	str	r3, [r4, #16]
 8002c4a:	e7ba      	b.n	8002bc2 <_printf_i+0x152>
 8002c4c:	682b      	ldr	r3, [r5, #0]
 8002c4e:	2100      	movs	r1, #0
 8002c50:	1d1a      	adds	r2, r3, #4
 8002c52:	602a      	str	r2, [r5, #0]
 8002c54:	681d      	ldr	r5, [r3, #0]
 8002c56:	6862      	ldr	r2, [r4, #4]
 8002c58:	4628      	mov	r0, r5
 8002c5a:	f000 f82f 	bl	8002cbc <memchr>
 8002c5e:	b108      	cbz	r0, 8002c64 <_printf_i+0x1f4>
 8002c60:	1b40      	subs	r0, r0, r5
 8002c62:	6060      	str	r0, [r4, #4]
 8002c64:	6863      	ldr	r3, [r4, #4]
 8002c66:	6123      	str	r3, [r4, #16]
 8002c68:	2300      	movs	r3, #0
 8002c6a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c6e:	e7a8      	b.n	8002bc2 <_printf_i+0x152>
 8002c70:	462a      	mov	r2, r5
 8002c72:	4649      	mov	r1, r9
 8002c74:	4640      	mov	r0, r8
 8002c76:	6923      	ldr	r3, [r4, #16]
 8002c78:	47d0      	blx	sl
 8002c7a:	3001      	adds	r0, #1
 8002c7c:	d0ab      	beq.n	8002bd6 <_printf_i+0x166>
 8002c7e:	6823      	ldr	r3, [r4, #0]
 8002c80:	079b      	lsls	r3, r3, #30
 8002c82:	d413      	bmi.n	8002cac <_printf_i+0x23c>
 8002c84:	68e0      	ldr	r0, [r4, #12]
 8002c86:	9b03      	ldr	r3, [sp, #12]
 8002c88:	4298      	cmp	r0, r3
 8002c8a:	bfb8      	it	lt
 8002c8c:	4618      	movlt	r0, r3
 8002c8e:	e7a4      	b.n	8002bda <_printf_i+0x16a>
 8002c90:	2301      	movs	r3, #1
 8002c92:	4632      	mov	r2, r6
 8002c94:	4649      	mov	r1, r9
 8002c96:	4640      	mov	r0, r8
 8002c98:	47d0      	blx	sl
 8002c9a:	3001      	adds	r0, #1
 8002c9c:	d09b      	beq.n	8002bd6 <_printf_i+0x166>
 8002c9e:	3501      	adds	r5, #1
 8002ca0:	68e3      	ldr	r3, [r4, #12]
 8002ca2:	9903      	ldr	r1, [sp, #12]
 8002ca4:	1a5b      	subs	r3, r3, r1
 8002ca6:	42ab      	cmp	r3, r5
 8002ca8:	dcf2      	bgt.n	8002c90 <_printf_i+0x220>
 8002caa:	e7eb      	b.n	8002c84 <_printf_i+0x214>
 8002cac:	2500      	movs	r5, #0
 8002cae:	f104 0619 	add.w	r6, r4, #25
 8002cb2:	e7f5      	b.n	8002ca0 <_printf_i+0x230>
 8002cb4:	0800301f 	.word	0x0800301f
 8002cb8:	08003030 	.word	0x08003030

08002cbc <memchr>:
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	b510      	push	{r4, lr}
 8002cc0:	b2c9      	uxtb	r1, r1
 8002cc2:	4402      	add	r2, r0
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	d101      	bne.n	8002cce <memchr+0x12>
 8002cca:	2000      	movs	r0, #0
 8002ccc:	e003      	b.n	8002cd6 <memchr+0x1a>
 8002cce:	7804      	ldrb	r4, [r0, #0]
 8002cd0:	3301      	adds	r3, #1
 8002cd2:	428c      	cmp	r4, r1
 8002cd4:	d1f6      	bne.n	8002cc4 <memchr+0x8>
 8002cd6:	bd10      	pop	{r4, pc}

08002cd8 <memcpy>:
 8002cd8:	440a      	add	r2, r1
 8002cda:	4291      	cmp	r1, r2
 8002cdc:	f100 33ff 	add.w	r3, r0, #4294967295
 8002ce0:	d100      	bne.n	8002ce4 <memcpy+0xc>
 8002ce2:	4770      	bx	lr
 8002ce4:	b510      	push	{r4, lr}
 8002ce6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002cea:	4291      	cmp	r1, r2
 8002cec:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002cf0:	d1f9      	bne.n	8002ce6 <memcpy+0xe>
 8002cf2:	bd10      	pop	{r4, pc}

08002cf4 <memmove>:
 8002cf4:	4288      	cmp	r0, r1
 8002cf6:	b510      	push	{r4, lr}
 8002cf8:	eb01 0402 	add.w	r4, r1, r2
 8002cfc:	d902      	bls.n	8002d04 <memmove+0x10>
 8002cfe:	4284      	cmp	r4, r0
 8002d00:	4623      	mov	r3, r4
 8002d02:	d807      	bhi.n	8002d14 <memmove+0x20>
 8002d04:	1e43      	subs	r3, r0, #1
 8002d06:	42a1      	cmp	r1, r4
 8002d08:	d008      	beq.n	8002d1c <memmove+0x28>
 8002d0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002d0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002d12:	e7f8      	b.n	8002d06 <memmove+0x12>
 8002d14:	4601      	mov	r1, r0
 8002d16:	4402      	add	r2, r0
 8002d18:	428a      	cmp	r2, r1
 8002d1a:	d100      	bne.n	8002d1e <memmove+0x2a>
 8002d1c:	bd10      	pop	{r4, pc}
 8002d1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002d22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002d26:	e7f7      	b.n	8002d18 <memmove+0x24>

08002d28 <_free_r>:
 8002d28:	b538      	push	{r3, r4, r5, lr}
 8002d2a:	4605      	mov	r5, r0
 8002d2c:	2900      	cmp	r1, #0
 8002d2e:	d040      	beq.n	8002db2 <_free_r+0x8a>
 8002d30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002d34:	1f0c      	subs	r4, r1, #4
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	bfb8      	it	lt
 8002d3a:	18e4      	addlt	r4, r4, r3
 8002d3c:	f000 f910 	bl	8002f60 <__malloc_lock>
 8002d40:	4a1c      	ldr	r2, [pc, #112]	; (8002db4 <_free_r+0x8c>)
 8002d42:	6813      	ldr	r3, [r2, #0]
 8002d44:	b933      	cbnz	r3, 8002d54 <_free_r+0x2c>
 8002d46:	6063      	str	r3, [r4, #4]
 8002d48:	6014      	str	r4, [r2, #0]
 8002d4a:	4628      	mov	r0, r5
 8002d4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002d50:	f000 b90c 	b.w	8002f6c <__malloc_unlock>
 8002d54:	42a3      	cmp	r3, r4
 8002d56:	d908      	bls.n	8002d6a <_free_r+0x42>
 8002d58:	6820      	ldr	r0, [r4, #0]
 8002d5a:	1821      	adds	r1, r4, r0
 8002d5c:	428b      	cmp	r3, r1
 8002d5e:	bf01      	itttt	eq
 8002d60:	6819      	ldreq	r1, [r3, #0]
 8002d62:	685b      	ldreq	r3, [r3, #4]
 8002d64:	1809      	addeq	r1, r1, r0
 8002d66:	6021      	streq	r1, [r4, #0]
 8002d68:	e7ed      	b.n	8002d46 <_free_r+0x1e>
 8002d6a:	461a      	mov	r2, r3
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	b10b      	cbz	r3, 8002d74 <_free_r+0x4c>
 8002d70:	42a3      	cmp	r3, r4
 8002d72:	d9fa      	bls.n	8002d6a <_free_r+0x42>
 8002d74:	6811      	ldr	r1, [r2, #0]
 8002d76:	1850      	adds	r0, r2, r1
 8002d78:	42a0      	cmp	r0, r4
 8002d7a:	d10b      	bne.n	8002d94 <_free_r+0x6c>
 8002d7c:	6820      	ldr	r0, [r4, #0]
 8002d7e:	4401      	add	r1, r0
 8002d80:	1850      	adds	r0, r2, r1
 8002d82:	4283      	cmp	r3, r0
 8002d84:	6011      	str	r1, [r2, #0]
 8002d86:	d1e0      	bne.n	8002d4a <_free_r+0x22>
 8002d88:	6818      	ldr	r0, [r3, #0]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	4401      	add	r1, r0
 8002d8e:	6011      	str	r1, [r2, #0]
 8002d90:	6053      	str	r3, [r2, #4]
 8002d92:	e7da      	b.n	8002d4a <_free_r+0x22>
 8002d94:	d902      	bls.n	8002d9c <_free_r+0x74>
 8002d96:	230c      	movs	r3, #12
 8002d98:	602b      	str	r3, [r5, #0]
 8002d9a:	e7d6      	b.n	8002d4a <_free_r+0x22>
 8002d9c:	6820      	ldr	r0, [r4, #0]
 8002d9e:	1821      	adds	r1, r4, r0
 8002da0:	428b      	cmp	r3, r1
 8002da2:	bf01      	itttt	eq
 8002da4:	6819      	ldreq	r1, [r3, #0]
 8002da6:	685b      	ldreq	r3, [r3, #4]
 8002da8:	1809      	addeq	r1, r1, r0
 8002daa:	6021      	streq	r1, [r4, #0]
 8002dac:	6063      	str	r3, [r4, #4]
 8002dae:	6054      	str	r4, [r2, #4]
 8002db0:	e7cb      	b.n	8002d4a <_free_r+0x22>
 8002db2:	bd38      	pop	{r3, r4, r5, pc}
 8002db4:	20000260 	.word	0x20000260

08002db8 <sbrk_aligned>:
 8002db8:	b570      	push	{r4, r5, r6, lr}
 8002dba:	4e0e      	ldr	r6, [pc, #56]	; (8002df4 <sbrk_aligned+0x3c>)
 8002dbc:	460c      	mov	r4, r1
 8002dbe:	6831      	ldr	r1, [r6, #0]
 8002dc0:	4605      	mov	r5, r0
 8002dc2:	b911      	cbnz	r1, 8002dca <sbrk_aligned+0x12>
 8002dc4:	f000 f8bc 	bl	8002f40 <_sbrk_r>
 8002dc8:	6030      	str	r0, [r6, #0]
 8002dca:	4621      	mov	r1, r4
 8002dcc:	4628      	mov	r0, r5
 8002dce:	f000 f8b7 	bl	8002f40 <_sbrk_r>
 8002dd2:	1c43      	adds	r3, r0, #1
 8002dd4:	d00a      	beq.n	8002dec <sbrk_aligned+0x34>
 8002dd6:	1cc4      	adds	r4, r0, #3
 8002dd8:	f024 0403 	bic.w	r4, r4, #3
 8002ddc:	42a0      	cmp	r0, r4
 8002dde:	d007      	beq.n	8002df0 <sbrk_aligned+0x38>
 8002de0:	1a21      	subs	r1, r4, r0
 8002de2:	4628      	mov	r0, r5
 8002de4:	f000 f8ac 	bl	8002f40 <_sbrk_r>
 8002de8:	3001      	adds	r0, #1
 8002dea:	d101      	bne.n	8002df0 <sbrk_aligned+0x38>
 8002dec:	f04f 34ff 	mov.w	r4, #4294967295
 8002df0:	4620      	mov	r0, r4
 8002df2:	bd70      	pop	{r4, r5, r6, pc}
 8002df4:	20000264 	.word	0x20000264

08002df8 <_malloc_r>:
 8002df8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002dfc:	1ccd      	adds	r5, r1, #3
 8002dfe:	f025 0503 	bic.w	r5, r5, #3
 8002e02:	3508      	adds	r5, #8
 8002e04:	2d0c      	cmp	r5, #12
 8002e06:	bf38      	it	cc
 8002e08:	250c      	movcc	r5, #12
 8002e0a:	2d00      	cmp	r5, #0
 8002e0c:	4607      	mov	r7, r0
 8002e0e:	db01      	blt.n	8002e14 <_malloc_r+0x1c>
 8002e10:	42a9      	cmp	r1, r5
 8002e12:	d905      	bls.n	8002e20 <_malloc_r+0x28>
 8002e14:	230c      	movs	r3, #12
 8002e16:	2600      	movs	r6, #0
 8002e18:	603b      	str	r3, [r7, #0]
 8002e1a:	4630      	mov	r0, r6
 8002e1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002e20:	4e2e      	ldr	r6, [pc, #184]	; (8002edc <_malloc_r+0xe4>)
 8002e22:	f000 f89d 	bl	8002f60 <__malloc_lock>
 8002e26:	6833      	ldr	r3, [r6, #0]
 8002e28:	461c      	mov	r4, r3
 8002e2a:	bb34      	cbnz	r4, 8002e7a <_malloc_r+0x82>
 8002e2c:	4629      	mov	r1, r5
 8002e2e:	4638      	mov	r0, r7
 8002e30:	f7ff ffc2 	bl	8002db8 <sbrk_aligned>
 8002e34:	1c43      	adds	r3, r0, #1
 8002e36:	4604      	mov	r4, r0
 8002e38:	d14d      	bne.n	8002ed6 <_malloc_r+0xde>
 8002e3a:	6834      	ldr	r4, [r6, #0]
 8002e3c:	4626      	mov	r6, r4
 8002e3e:	2e00      	cmp	r6, #0
 8002e40:	d140      	bne.n	8002ec4 <_malloc_r+0xcc>
 8002e42:	6823      	ldr	r3, [r4, #0]
 8002e44:	4631      	mov	r1, r6
 8002e46:	4638      	mov	r0, r7
 8002e48:	eb04 0803 	add.w	r8, r4, r3
 8002e4c:	f000 f878 	bl	8002f40 <_sbrk_r>
 8002e50:	4580      	cmp	r8, r0
 8002e52:	d13a      	bne.n	8002eca <_malloc_r+0xd2>
 8002e54:	6821      	ldr	r1, [r4, #0]
 8002e56:	3503      	adds	r5, #3
 8002e58:	1a6d      	subs	r5, r5, r1
 8002e5a:	f025 0503 	bic.w	r5, r5, #3
 8002e5e:	3508      	adds	r5, #8
 8002e60:	2d0c      	cmp	r5, #12
 8002e62:	bf38      	it	cc
 8002e64:	250c      	movcc	r5, #12
 8002e66:	4638      	mov	r0, r7
 8002e68:	4629      	mov	r1, r5
 8002e6a:	f7ff ffa5 	bl	8002db8 <sbrk_aligned>
 8002e6e:	3001      	adds	r0, #1
 8002e70:	d02b      	beq.n	8002eca <_malloc_r+0xd2>
 8002e72:	6823      	ldr	r3, [r4, #0]
 8002e74:	442b      	add	r3, r5
 8002e76:	6023      	str	r3, [r4, #0]
 8002e78:	e00e      	b.n	8002e98 <_malloc_r+0xa0>
 8002e7a:	6822      	ldr	r2, [r4, #0]
 8002e7c:	1b52      	subs	r2, r2, r5
 8002e7e:	d41e      	bmi.n	8002ebe <_malloc_r+0xc6>
 8002e80:	2a0b      	cmp	r2, #11
 8002e82:	d916      	bls.n	8002eb2 <_malloc_r+0xba>
 8002e84:	1961      	adds	r1, r4, r5
 8002e86:	42a3      	cmp	r3, r4
 8002e88:	6025      	str	r5, [r4, #0]
 8002e8a:	bf18      	it	ne
 8002e8c:	6059      	strne	r1, [r3, #4]
 8002e8e:	6863      	ldr	r3, [r4, #4]
 8002e90:	bf08      	it	eq
 8002e92:	6031      	streq	r1, [r6, #0]
 8002e94:	5162      	str	r2, [r4, r5]
 8002e96:	604b      	str	r3, [r1, #4]
 8002e98:	4638      	mov	r0, r7
 8002e9a:	f104 060b 	add.w	r6, r4, #11
 8002e9e:	f000 f865 	bl	8002f6c <__malloc_unlock>
 8002ea2:	f026 0607 	bic.w	r6, r6, #7
 8002ea6:	1d23      	adds	r3, r4, #4
 8002ea8:	1af2      	subs	r2, r6, r3
 8002eaa:	d0b6      	beq.n	8002e1a <_malloc_r+0x22>
 8002eac:	1b9b      	subs	r3, r3, r6
 8002eae:	50a3      	str	r3, [r4, r2]
 8002eb0:	e7b3      	b.n	8002e1a <_malloc_r+0x22>
 8002eb2:	6862      	ldr	r2, [r4, #4]
 8002eb4:	42a3      	cmp	r3, r4
 8002eb6:	bf0c      	ite	eq
 8002eb8:	6032      	streq	r2, [r6, #0]
 8002eba:	605a      	strne	r2, [r3, #4]
 8002ebc:	e7ec      	b.n	8002e98 <_malloc_r+0xa0>
 8002ebe:	4623      	mov	r3, r4
 8002ec0:	6864      	ldr	r4, [r4, #4]
 8002ec2:	e7b2      	b.n	8002e2a <_malloc_r+0x32>
 8002ec4:	4634      	mov	r4, r6
 8002ec6:	6876      	ldr	r6, [r6, #4]
 8002ec8:	e7b9      	b.n	8002e3e <_malloc_r+0x46>
 8002eca:	230c      	movs	r3, #12
 8002ecc:	4638      	mov	r0, r7
 8002ece:	603b      	str	r3, [r7, #0]
 8002ed0:	f000 f84c 	bl	8002f6c <__malloc_unlock>
 8002ed4:	e7a1      	b.n	8002e1a <_malloc_r+0x22>
 8002ed6:	6025      	str	r5, [r4, #0]
 8002ed8:	e7de      	b.n	8002e98 <_malloc_r+0xa0>
 8002eda:	bf00      	nop
 8002edc:	20000260 	.word	0x20000260

08002ee0 <_realloc_r>:
 8002ee0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ee4:	4680      	mov	r8, r0
 8002ee6:	4614      	mov	r4, r2
 8002ee8:	460e      	mov	r6, r1
 8002eea:	b921      	cbnz	r1, 8002ef6 <_realloc_r+0x16>
 8002eec:	4611      	mov	r1, r2
 8002eee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002ef2:	f7ff bf81 	b.w	8002df8 <_malloc_r>
 8002ef6:	b92a      	cbnz	r2, 8002f04 <_realloc_r+0x24>
 8002ef8:	f7ff ff16 	bl	8002d28 <_free_r>
 8002efc:	4625      	mov	r5, r4
 8002efe:	4628      	mov	r0, r5
 8002f00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f04:	f000 f838 	bl	8002f78 <_malloc_usable_size_r>
 8002f08:	4284      	cmp	r4, r0
 8002f0a:	4607      	mov	r7, r0
 8002f0c:	d802      	bhi.n	8002f14 <_realloc_r+0x34>
 8002f0e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002f12:	d812      	bhi.n	8002f3a <_realloc_r+0x5a>
 8002f14:	4621      	mov	r1, r4
 8002f16:	4640      	mov	r0, r8
 8002f18:	f7ff ff6e 	bl	8002df8 <_malloc_r>
 8002f1c:	4605      	mov	r5, r0
 8002f1e:	2800      	cmp	r0, #0
 8002f20:	d0ed      	beq.n	8002efe <_realloc_r+0x1e>
 8002f22:	42bc      	cmp	r4, r7
 8002f24:	4622      	mov	r2, r4
 8002f26:	4631      	mov	r1, r6
 8002f28:	bf28      	it	cs
 8002f2a:	463a      	movcs	r2, r7
 8002f2c:	f7ff fed4 	bl	8002cd8 <memcpy>
 8002f30:	4631      	mov	r1, r6
 8002f32:	4640      	mov	r0, r8
 8002f34:	f7ff fef8 	bl	8002d28 <_free_r>
 8002f38:	e7e1      	b.n	8002efe <_realloc_r+0x1e>
 8002f3a:	4635      	mov	r5, r6
 8002f3c:	e7df      	b.n	8002efe <_realloc_r+0x1e>
	...

08002f40 <_sbrk_r>:
 8002f40:	b538      	push	{r3, r4, r5, lr}
 8002f42:	2300      	movs	r3, #0
 8002f44:	4d05      	ldr	r5, [pc, #20]	; (8002f5c <_sbrk_r+0x1c>)
 8002f46:	4604      	mov	r4, r0
 8002f48:	4608      	mov	r0, r1
 8002f4a:	602b      	str	r3, [r5, #0]
 8002f4c:	f7fd fda2 	bl	8000a94 <_sbrk>
 8002f50:	1c43      	adds	r3, r0, #1
 8002f52:	d102      	bne.n	8002f5a <_sbrk_r+0x1a>
 8002f54:	682b      	ldr	r3, [r5, #0]
 8002f56:	b103      	cbz	r3, 8002f5a <_sbrk_r+0x1a>
 8002f58:	6023      	str	r3, [r4, #0]
 8002f5a:	bd38      	pop	{r3, r4, r5, pc}
 8002f5c:	20000268 	.word	0x20000268

08002f60 <__malloc_lock>:
 8002f60:	4801      	ldr	r0, [pc, #4]	; (8002f68 <__malloc_lock+0x8>)
 8002f62:	f000 b811 	b.w	8002f88 <__retarget_lock_acquire_recursive>
 8002f66:	bf00      	nop
 8002f68:	2000026c 	.word	0x2000026c

08002f6c <__malloc_unlock>:
 8002f6c:	4801      	ldr	r0, [pc, #4]	; (8002f74 <__malloc_unlock+0x8>)
 8002f6e:	f000 b80c 	b.w	8002f8a <__retarget_lock_release_recursive>
 8002f72:	bf00      	nop
 8002f74:	2000026c 	.word	0x2000026c

08002f78 <_malloc_usable_size_r>:
 8002f78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002f7c:	1f18      	subs	r0, r3, #4
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	bfbc      	itt	lt
 8002f82:	580b      	ldrlt	r3, [r1, r0]
 8002f84:	18c0      	addlt	r0, r0, r3
 8002f86:	4770      	bx	lr

08002f88 <__retarget_lock_acquire_recursive>:
 8002f88:	4770      	bx	lr

08002f8a <__retarget_lock_release_recursive>:
 8002f8a:	4770      	bx	lr

08002f8c <_init>:
 8002f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f8e:	bf00      	nop
 8002f90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f92:	bc08      	pop	{r3}
 8002f94:	469e      	mov	lr, r3
 8002f96:	4770      	bx	lr

08002f98 <_fini>:
 8002f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f9a:	bf00      	nop
 8002f9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f9e:	bc08      	pop	{r3}
 8002fa0:	469e      	mov	lr, r3
 8002fa2:	4770      	bx	lr
