<?xml version="1.0" encoding="UTF-8"?>
<device xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" schemaVersion="1.1" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd"><addressUnitBits>0x8</addressUnitBits>
<cpu>
  <dcachePresent>
    <dcachePresen></dcachePresen>
  </dcachePresent>
  <deviceNumInterrupts>0x0</deviceNumInterrupts>
  <dtcmPresent>
    <dtcmPresen></dtcmPresen>
  </dtcmPresent>
  <endian>little</endian>
  <fpuPresent>0x0</fpuPresent>
  <icachePresent>
    <icachePresen></icachePresen>
  </icachePresent>
  <itcmPresent>
    <itcmPresen></itcmPresen>
  </itcmPresent>
  <mpuPresent>0x0</mpuPresent>
  <name>CM0PLUS</name>
  <nvicPrioBits>0x2</nvicPrioBits>
  <revision>r0p0</revision>
  <sauNumRegions>0x0</sauNumRegions>
  <vendorSystickConfig>0x0</vendorSystickConfig>
  <vtorPresent>0x1</vtorPresent>
</cpu>
<description>MKW20Z4 Freescale Microcontroller</description>
<name>MKW20Z4</name>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0xE</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400</baseAddress>
    <description>Flash configuration field</description>
    <interrupts></interrupts>
    <name>FTFA_FlashConfig</name>
    <prependToName>NV_</prependToName>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x0</addressOffset>
        <description>Backdoor Comparison Key 3.</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Backdoor Comparison Key.</description>
            <name>KEY</name>
          </field>
        </fields>
        <name>BACKKEY3</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1</addressOffset>
        <description>Backdoor Comparison Key 2.</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Backdoor Comparison Key.</description>
            <name>KEY</name>
          </field>
        </fields>
        <name>BACKKEY2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2</addressOffset>
        <description>Backdoor Comparison Key 1.</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Backdoor Comparison Key.</description>
            <name>KEY</name>
          </field>
        </fields>
        <name>BACKKEY1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x3</addressOffset>
        <description>Backdoor Comparison Key 0.</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Backdoor Comparison Key.</description>
            <name>KEY</name>
          </field>
        </fields>
        <name>BACKKEY0</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x4</addressOffset>
        <description>Backdoor Comparison Key 7.</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Backdoor Comparison Key.</description>
            <name>KEY</name>
          </field>
        </fields>
        <name>BACKKEY7</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x5</addressOffset>
        <description>Backdoor Comparison Key 6.</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Backdoor Comparison Key.</description>
            <name>KEY</name>
          </field>
        </fields>
        <name>BACKKEY6</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x6</addressOffset>
        <description>Backdoor Comparison Key 5.</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Backdoor Comparison Key.</description>
            <name>KEY</name>
          </field>
        </fields>
        <name>BACKKEY5</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x7</addressOffset>
        <description>Backdoor Comparison Key 4.</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Backdoor Comparison Key.</description>
            <name>KEY</name>
          </field>
        </fields>
        <name>BACKKEY4</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x8</addressOffset>
        <description>Non-volatile P-Flash Protection 1 - Low Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>P-Flash Region Protect</description>
            <name>PROT</name>
          </field>
        </fields>
        <name>FPROT3</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x9</addressOffset>
        <description>Non-volatile P-Flash Protection 1 - High Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>P-Flash Region Protect</description>
            <name>PROT</name>
          </field>
        </fields>
        <name>FPROT2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xA</addressOffset>
        <description>Non-volatile P-Flash Protection 0 - Low Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>P-Flash Region Protect</description>
            <name>PROT</name>
          </field>
        </fields>
        <name>FPROT1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xB</addressOffset>
        <description>Non-volatile P-Flash Protection 0 - High Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>P-Flash Region Protect</description>
            <name>PROT</name>
          </field>
        </fields>
        <name>FPROT0</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xC</addressOffset>
        <description>Non-volatile Flash Security Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Flash Security</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>MCU security status is unsecure</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MCU security status is secure</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SEC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Freescale Failure Analysis Access Code</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Freescale factory access denied</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Freescale factory access granted</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FSLACC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>no description available</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mass erase is disabled</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mass erase is enabled</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MEEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Backdoor Key Security Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Backdoor key access enabled</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Backdoor key access disabled</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>KEYEN</name>
          </field>
        </fields>
        <name>FSEC</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xD</addressOffset>
        <description>Non-volatile Flash Option Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>no description available</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Core and system clock divider (OUTDIV1) is 0x7 (divide by 8) when LPBOOT1=0 or 0x1 (divide by 2) when LPBOOT1=1.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Core and system clock divider (OUTDIV1) is 0x3 (divide by 4) when LPBOOT1=0 or 0x0 (divide by 1) when LPBOOT1=1.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LPBOOT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>no description available</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>NMI interrupts are always blocked</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>NMI_b pin/interrupts reset default to enabled</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>NMI_DIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>no description available</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RESET pin is disabled following a POR and cannot be enabled as reset function</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RESET_b pin is dedicated</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RESET_PIN_CFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>no description available</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Core and system clock divider (OUTDIV1) is 0x7 (divide by 8) when LPBOOT0=0 or 0x3 (divide by 4) when LPBOOT0=1.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Core and system clock divider (OUTDIV1) is 0x1 (divide by 2) when LPBOOT0=0 or 0x0 (divide by 1) when LPBOOT0=1.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LPBOOT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>no description available</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slower initialization</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast Initialization</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAST_INIT</name>
          </field>
        </fields>
        <name>FOPT</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x100</offset>
      <size>0x40</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40008000</baseAddress>
    <description>DMA Controller</description>
    <interrupts>
      <interrupt>
        <name>DMA0</name>
        <value>0x0</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>DMA1</name>
        <value>0x1</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>DMA2</name>
        <value>0x2</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>DMA3</name>
        <value>0x3</value>
      </interrupt>
    </interrupts>
    <name>DMA</name>
    <prependToName>DMA_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x100</addressOffset>
        <description>Source Address Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>SAR</description>
            <name>SAR</name>
          </field>
        </fields>
        <name>SAR0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x104</addressOffset>
        <description>Destination Address Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>DAR</description>
            <name>DAR</name>
          </field>
        </fields>
        <name>DAR0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x108</addressOffset>
        <description>DMA Status Register / Byte Count Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>BCR</description>
            <name>BCR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transactions Done</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA transfer is not yet complete. Writing a 0 has no effect.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA transfer completed. Writing a 1 to this bit clears all DMA status bits and should be used in an interrupt service routine to clear the DMA interrupt and error bits.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Busy</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA channel is inactive. Cleared when the DMA has finished the last transaction.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>BSY is set the first time the channel is enabled after a transfer is initiated.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Request</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No request is pending or the channel is currently active. Cleared when the channel is selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DMA channel has a transfer remaining and the channel is not selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>REQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Error on Destination</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No bus error occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DMA channel terminated with a bus error during the write portion of a transfer.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BED</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Error on Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No bus error occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DMA channel terminated with a bus error during the read portion of a transfer.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BES</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Configuration Error</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No configuration error exists.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A configuration error has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CE</name>
          </field>
        </fields>
        <name>DSR_BCR0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10B</addressOffset>
        <description>DMA_DSR0 register.</description>
        <fields></fields>
        <name>DSR0</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10C</addressOffset>
        <description>DMA Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Link Channel 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 0</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 1</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 2</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 3</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LCH2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Link Channel 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 0</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 1</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 2</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 3</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LCH1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Link Channel Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel-to-channel linking</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Perform a link to channel LCH1 after each cycle-steal transfer followed by a link to LCH2 after the BCR decrements to 0.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Perform a link to channel LCH1 after each cycle-steal transfer</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Perform a link to channel LCH1 after the BCR decrements to 0.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LINKCC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Request</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel's ERQ bit is not affected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel's ERQ bit is cleared when the BCR is exhausted.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>D_REQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Destination Address Modulo</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Buffer disabled</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 16 bytes</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 32 bytes</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 64 bytes</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 128 bytes</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 256 bytes</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 512 bytes</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 1 KB</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 2 KB</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 4 KB</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 8 KB</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 16 KB</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 32 KB</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 64 KB</description>
                <name>1101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 128 KB</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 256 KB</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Source Address Modulo</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Buffer disabled</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 16 bytes.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 32 bytes.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 64 bytes.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 128 bytes.</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 256 bytes.</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 512 bytes.</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 1 KB.</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 2 KB.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 4 KB.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 8 KB.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 16 KB.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 32 KB.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 64 KB.</description>
                <name>1101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 128 KB.</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 256 KB.</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Transfer</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA inactive</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DMA begins the transfer in accordance to the values in the TCDn. START is cleared automatically after one module clock and always reads as logic 0.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>START</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Destination Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>32-bit</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8-bit</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16-bit</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Destination Increment</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No change to the DAR after a successful transfer.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAR increments by 1, 2, 4 depending upon the size of the transfer.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DINC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Source Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>32-bit</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8-bit</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16-bit</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Source Increment</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No change to SAR after a successful transfer.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The SAR increments by 1, 2, 4 as determined by the transfer size.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SINC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable asynchronous DMA requests</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EADREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Auto-align</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Auto-align disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>If SSIZE indicates a transfer no smaller than DSIZE, source accesses are auto-aligned; otherwise, destination accesses are auto-aligned. Source alignment takes precedence over destination alignment. If auto-alignment is enabled, the appropriate address register increments, regardless of DINC or SINC.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Cycle Steal</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA continuously makes read/write transfers until the BCR decrements to 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Forces a single read/write transfer per request.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Peripheral Request</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Peripheral request is ignored.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables peripheral request to initiate transfer. A software-initiated request (setting START) is always enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ERQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Interrupt on Completion of Transfer</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No interrupt is generated.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SINT asserts. Interrupt signal is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EINT</name>
          </field>
        </fields>
        <name>DCR0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x110</addressOffset>
        <description>Source Address Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>SAR</description>
            <name>SAR</name>
          </field>
        </fields>
        <name>SAR1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x114</addressOffset>
        <description>Destination Address Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>DAR</description>
            <name>DAR</name>
          </field>
        </fields>
        <name>DAR1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x118</addressOffset>
        <description>DMA Status Register / Byte Count Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>BCR</description>
            <name>BCR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transactions Done</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA transfer is not yet complete. Writing a 0 has no effect.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA transfer completed. Writing a 1 to this bit clears all DMA status bits and should be used in an interrupt service routine to clear the DMA interrupt and error bits.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Busy</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA channel is inactive. Cleared when the DMA has finished the last transaction.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>BSY is set the first time the channel is enabled after a transfer is initiated.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Request</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No request is pending or the channel is currently active. Cleared when the channel is selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DMA channel has a transfer remaining and the channel is not selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>REQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Error on Destination</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No bus error occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DMA channel terminated with a bus error during the write portion of a transfer.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BED</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Error on Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No bus error occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DMA channel terminated with a bus error during the read portion of a transfer.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BES</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Configuration Error</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No configuration error exists.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A configuration error has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CE</name>
          </field>
        </fields>
        <name>DSR_BCR1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x11B</addressOffset>
        <description>DMA_DSR1 register.</description>
        <fields></fields>
        <name>DSR1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x11C</addressOffset>
        <description>DMA Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Link Channel 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 0</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 1</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 2</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 3</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LCH2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Link Channel 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 0</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 1</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 2</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 3</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LCH1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Link Channel Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel-to-channel linking</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Perform a link to channel LCH1 after each cycle-steal transfer followed by a link to LCH2 after the BCR decrements to 0.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Perform a link to channel LCH1 after each cycle-steal transfer</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Perform a link to channel LCH1 after the BCR decrements to 0.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LINKCC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Request</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel's ERQ bit is not affected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel's ERQ bit is cleared when the BCR is exhausted.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>D_REQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Destination Address Modulo</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Buffer disabled</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 16 bytes</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 32 bytes</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 64 bytes</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 128 bytes</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 256 bytes</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 512 bytes</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 1 KB</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 2 KB</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 4 KB</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 8 KB</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 16 KB</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 32 KB</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 64 KB</description>
                <name>1101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 128 KB</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 256 KB</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Source Address Modulo</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Buffer disabled</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 16 bytes.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 32 bytes.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 64 bytes.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 128 bytes.</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 256 bytes.</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 512 bytes.</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 1 KB.</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 2 KB.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 4 KB.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 8 KB.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 16 KB.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 32 KB.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 64 KB.</description>
                <name>1101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 128 KB.</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 256 KB.</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Transfer</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA inactive</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DMA begins the transfer in accordance to the values in the TCDn. START is cleared automatically after one module clock and always reads as logic 0.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>START</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Destination Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>32-bit</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8-bit</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16-bit</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Destination Increment</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No change to the DAR after a successful transfer.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAR increments by 1, 2, 4 depending upon the size of the transfer.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DINC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Source Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>32-bit</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8-bit</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16-bit</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Source Increment</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No change to SAR after a successful transfer.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The SAR increments by 1, 2, 4 as determined by the transfer size.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SINC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable asynchronous DMA requests</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EADREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Auto-align</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Auto-align disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>If SSIZE indicates a transfer no smaller than DSIZE, source accesses are auto-aligned; otherwise, destination accesses are auto-aligned. Source alignment takes precedence over destination alignment. If auto-alignment is enabled, the appropriate address register increments, regardless of DINC or SINC.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Cycle Steal</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA continuously makes read/write transfers until the BCR decrements to 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Forces a single read/write transfer per request.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Peripheral Request</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Peripheral request is ignored.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables peripheral request to initiate transfer. A software-initiated request (setting START) is always enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ERQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Interrupt on Completion of Transfer</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No interrupt is generated.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SINT asserts. Interrupt signal is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EINT</name>
          </field>
        </fields>
        <name>DCR1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x120</addressOffset>
        <description>Source Address Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>SAR</description>
            <name>SAR</name>
          </field>
        </fields>
        <name>SAR2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x124</addressOffset>
        <description>Destination Address Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>DAR</description>
            <name>DAR</name>
          </field>
        </fields>
        <name>DAR2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x128</addressOffset>
        <description>DMA Status Register / Byte Count Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>BCR</description>
            <name>BCR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transactions Done</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA transfer is not yet complete. Writing a 0 has no effect.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA transfer completed. Writing a 1 to this bit clears all DMA status bits and should be used in an interrupt service routine to clear the DMA interrupt and error bits.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Busy</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA channel is inactive. Cleared when the DMA has finished the last transaction.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>BSY is set the first time the channel is enabled after a transfer is initiated.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Request</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No request is pending or the channel is currently active. Cleared when the channel is selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DMA channel has a transfer remaining and the channel is not selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>REQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Error on Destination</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No bus error occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DMA channel terminated with a bus error during the write portion of a transfer.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BED</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Error on Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No bus error occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DMA channel terminated with a bus error during the read portion of a transfer.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BES</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Configuration Error</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No configuration error exists.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A configuration error has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CE</name>
          </field>
        </fields>
        <name>DSR_BCR2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x12B</addressOffset>
        <description>DMA_DSR2 register.</description>
        <fields></fields>
        <name>DSR2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x12C</addressOffset>
        <description>DMA Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Link Channel 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 0</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 1</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 2</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 3</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LCH2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Link Channel 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 0</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 1</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 2</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 3</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LCH1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Link Channel Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel-to-channel linking</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Perform a link to channel LCH1 after each cycle-steal transfer followed by a link to LCH2 after the BCR decrements to 0.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Perform a link to channel LCH1 after each cycle-steal transfer</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Perform a link to channel LCH1 after the BCR decrements to 0.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LINKCC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Request</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel's ERQ bit is not affected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel's ERQ bit is cleared when the BCR is exhausted.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>D_REQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Destination Address Modulo</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Buffer disabled</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 16 bytes</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 32 bytes</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 64 bytes</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 128 bytes</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 256 bytes</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 512 bytes</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 1 KB</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 2 KB</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 4 KB</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 8 KB</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 16 KB</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 32 KB</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 64 KB</description>
                <name>1101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 128 KB</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 256 KB</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Source Address Modulo</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Buffer disabled</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 16 bytes.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 32 bytes.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 64 bytes.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 128 bytes.</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 256 bytes.</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 512 bytes.</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 1 KB.</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 2 KB.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 4 KB.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 8 KB.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 16 KB.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 32 KB.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 64 KB.</description>
                <name>1101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 128 KB.</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 256 KB.</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Transfer</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA inactive</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DMA begins the transfer in accordance to the values in the TCDn. START is cleared automatically after one module clock and always reads as logic 0.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>START</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Destination Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>32-bit</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8-bit</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16-bit</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Destination Increment</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No change to the DAR after a successful transfer.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAR increments by 1, 2, 4 depending upon the size of the transfer.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DINC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Source Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>32-bit</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8-bit</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16-bit</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Source Increment</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No change to SAR after a successful transfer.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The SAR increments by 1, 2, 4 as determined by the transfer size.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SINC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable asynchronous DMA requests</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EADREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Auto-align</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Auto-align disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>If SSIZE indicates a transfer no smaller than DSIZE, source accesses are auto-aligned; otherwise, destination accesses are auto-aligned. Source alignment takes precedence over destination alignment. If auto-alignment is enabled, the appropriate address register increments, regardless of DINC or SINC.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Cycle Steal</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA continuously makes read/write transfers until the BCR decrements to 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Forces a single read/write transfer per request.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Peripheral Request</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Peripheral request is ignored.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables peripheral request to initiate transfer. A software-initiated request (setting START) is always enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ERQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Interrupt on Completion of Transfer</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No interrupt is generated.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SINT asserts. Interrupt signal is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EINT</name>
          </field>
        </fields>
        <name>DCR2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x130</addressOffset>
        <description>Source Address Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>SAR</description>
            <name>SAR</name>
          </field>
        </fields>
        <name>SAR3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x134</addressOffset>
        <description>Destination Address Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>DAR</description>
            <name>DAR</name>
          </field>
        </fields>
        <name>DAR3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x138</addressOffset>
        <description>DMA Status Register / Byte Count Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>BCR</description>
            <name>BCR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transactions Done</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA transfer is not yet complete. Writing a 0 has no effect.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA transfer completed. Writing a 1 to this bit clears all DMA status bits and should be used in an interrupt service routine to clear the DMA interrupt and error bits.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Busy</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA channel is inactive. Cleared when the DMA has finished the last transaction.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>BSY is set the first time the channel is enabled after a transfer is initiated.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Request</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No request is pending or the channel is currently active. Cleared when the channel is selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DMA channel has a transfer remaining and the channel is not selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>REQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Error on Destination</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No bus error occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DMA channel terminated with a bus error during the write portion of a transfer.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BED</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Error on Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No bus error occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DMA channel terminated with a bus error during the read portion of a transfer.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BES</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Configuration Error</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No configuration error exists.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A configuration error has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CE</name>
          </field>
        </fields>
        <name>DSR_BCR3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x13B</addressOffset>
        <description>DMA_DSR3 register.</description>
        <fields></fields>
        <name>DSR3</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x13C</addressOffset>
        <description>DMA Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Link Channel 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 0</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 1</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 2</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 3</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LCH2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Link Channel 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 0</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 1</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 2</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Channel 3</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LCH1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Link Channel Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel-to-channel linking</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Perform a link to channel LCH1 after each cycle-steal transfer followed by a link to LCH2 after the BCR decrements to 0.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Perform a link to channel LCH1 after each cycle-steal transfer</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Perform a link to channel LCH1 after the BCR decrements to 0.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LINKCC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Request</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel's ERQ bit is not affected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel's ERQ bit is cleared when the BCR is exhausted.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>D_REQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Destination Address Modulo</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Buffer disabled</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 16 bytes</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 32 bytes</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 64 bytes</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 128 bytes</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 256 bytes</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 512 bytes</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 1 KB</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 2 KB</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 4 KB</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 8 KB</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 16 KB</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 32 KB</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 64 KB</description>
                <name>1101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 128 KB</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 256 KB</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Source Address Modulo</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Buffer disabled</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 16 bytes.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 32 bytes.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 64 bytes.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 128 bytes.</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 256 bytes.</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 512 bytes.</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 1 KB.</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 2 KB.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 4 KB.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 8 KB.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 16 KB.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 32 KB.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 64 KB.</description>
                <name>1101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 128 KB.</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Circular buffer size is 256 KB.</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Start Transfer</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA inactive</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DMA begins the transfer in accordance to the values in the TCDn. START is cleared automatically after one module clock and always reads as logic 0.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>START</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Destination Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>32-bit</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8-bit</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16-bit</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Destination Increment</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No change to the DAR after a successful transfer.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAR increments by 1, 2, 4 depending upon the size of the transfer.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DINC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Source Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>32-bit</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8-bit</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16-bit</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Source Increment</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No change to SAR after a successful transfer.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The SAR increments by 1, 2, 4 as determined by the transfer size.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SINC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable asynchronous DMA requests</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EADREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Auto-align</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Auto-align disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>If SSIZE indicates a transfer no smaller than DSIZE, source accesses are auto-aligned; otherwise, destination accesses are auto-aligned. Source alignment takes precedence over destination alignment. If auto-alignment is enabled, the appropriate address register increments, regardless of DINC or SINC.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Cycle Steal</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA continuously makes read/write transfers until the BCR decrements to 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Forces a single read/write transfer per request.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Peripheral Request</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Peripheral request is ignored.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables peripheral request to initiate transfer. A software-initiated request (setting START) is always enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ERQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Interrupt on Completion of Transfer</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No interrupt is generated.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SINT asserts. Interrupt signal is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EINT</name>
          </field>
        </fields>
        <name>DCR3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x2C</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40020000</baseAddress>
    <description>Flash Memory Interface</description>
    <interrupts>
      <interrupt>
        <name>FTFA</name>
        <value>0x5</value>
      </interrupt>
    </interrupts>
    <name>FTFA</name>
    <prependToName>FTFA_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Flash Status Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Memory Controller Command Completion Status Flag</description>
            <name>MGSTAT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flash Protection Violation Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No protection violation detected</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Protection violation detected</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FPVIOL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flash Access Error Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No access error detected</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Access error detected</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ACCERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flash Read Collision Error Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No collision error detected</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Collision error detected</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RDCOLERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Command Complete Interrupt Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Flash command in progress</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Flash command has completed</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CCIF</name>
          </field>
        </fields>
        <name>FSTAT</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1</addressOffset>
        <description>Flash Configuration Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Erase Suspend</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No suspend requested</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Suspend the current Erase Flash Sector command execution.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ERSSUSP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Erase All Request</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No request or request complete</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Request to: run the Erase All Blocks command, verify the erased state, program the security byte in the Flash Configuration Field to the unsecure state, and release MCU security by setting the FSEC[SEC] field to the unsecure state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ERSAREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read Collision Error Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Read collision error interrupt disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Read collision error interrupt enabled. An interrupt request is generated whenever a flash memory read collision error is detected (see the description of FSTAT[RDCOLERR]).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RDCOLLIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Command Complete Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Command complete interrupt disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Command complete interrupt enabled. An interrupt request is generated whenever the FSTAT[CCIF] flag is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CCIE</name>
          </field>
        </fields>
        <name>FCNFG</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2</addressOffset>
        <description>Flash Security Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Flash Security</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>MCU security status is secure.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MCU security status is secure.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MCU security status is unsecure. (The standard shipping condition of the flash memory module is unsecure.)</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MCU security status is secure.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SEC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Factory Security Level Access Code</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>NXP factory access granted</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>NXP factory access denied</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>NXP factory access denied</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>NXP factory access granted</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FSLACC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Mass Erase Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mass erase is enabled</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mass erase is enabled</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mass erase is disabled</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mass erase is enabled</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MEEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Backdoor Key Security Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Backdoor key access disabled</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Backdoor key access disabled (preferred KEYEN state to disable backdoor key access)</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Backdoor key access enabled</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Backdoor key access disabled</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>KEYEN</name>
          </field>
        </fields>
        <name>FSEC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x3</addressOffset>
        <description>Flash Option Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Nonvolatile Option</description>
            <name>OPT</name>
          </field>
        </fields>
        <name>FOPT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x28</addressOffset>
        <description>Flash Access Segment Size Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Segment Size</description>
            <name>SGSIZE</name>
          </field>
        </fields>
        <name>FACSS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2B</addressOffset>
        <description>Flash Access Segment Number Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Number of Segments Indicator</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Program flash memory is divided into 32 segments (64 Kbytes, 128 Kbytes)</description>
                <name>100000</name>
                <value>0x20</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Program flash memory is divided into 40 segments (160 Kbytes)</description>
                <name>101000</name>
                <value>0x28</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Program flash memory is divided into 64 segments (256 Kbytes, 512 Kbytes)</description>
                <name>1000000</name>
                <value>0x40</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>NUMSG</name>
          </field>
        </fields>
        <name>FACSN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Flash Common Command Object Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>The FCCOB register provides a command code and relevant parameters to the memory controller</description>
            <name>CCOBn</name>
          </field>
        </fields>
        <name>FCCOB3</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5</addressOffset>
        <description>Flash Common Command Object Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>The FCCOB register provides a command code and relevant parameters to the memory controller</description>
            <name>CCOBn</name>
          </field>
        </fields>
        <name>FCCOB2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6</addressOffset>
        <description>Flash Common Command Object Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>The FCCOB register provides a command code and relevant parameters to the memory controller</description>
            <name>CCOBn</name>
          </field>
        </fields>
        <name>FCCOB1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7</addressOffset>
        <description>Flash Common Command Object Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>The FCCOB register provides a command code and relevant parameters to the memory controller</description>
            <name>CCOBn</name>
          </field>
        </fields>
        <name>FCCOB0</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Flash Common Command Object Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>The FCCOB register provides a command code and relevant parameters to the memory controller</description>
            <name>CCOBn</name>
          </field>
        </fields>
        <name>FCCOB7</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x9</addressOffset>
        <description>Flash Common Command Object Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>The FCCOB register provides a command code and relevant parameters to the memory controller</description>
            <name>CCOBn</name>
          </field>
        </fields>
        <name>FCCOB6</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA</addressOffset>
        <description>Flash Common Command Object Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>The FCCOB register provides a command code and relevant parameters to the memory controller</description>
            <name>CCOBn</name>
          </field>
        </fields>
        <name>FCCOB5</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB</addressOffset>
        <description>Flash Common Command Object Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>The FCCOB register provides a command code and relevant parameters to the memory controller</description>
            <name>CCOBn</name>
          </field>
        </fields>
        <name>FCCOB4</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Flash Common Command Object Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>The FCCOB register provides a command code and relevant parameters to the memory controller</description>
            <name>CCOBn</name>
          </field>
        </fields>
        <name>FCCOBB</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xD</addressOffset>
        <description>Flash Common Command Object Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>The FCCOB register provides a command code and relevant parameters to the memory controller</description>
            <name>CCOBn</name>
          </field>
        </fields>
        <name>FCCOBA</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE</addressOffset>
        <description>Flash Common Command Object Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>The FCCOB register provides a command code and relevant parameters to the memory controller</description>
            <name>CCOBn</name>
          </field>
        </fields>
        <name>FCCOB9</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF</addressOffset>
        <description>Flash Common Command Object Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>The FCCOB register provides a command code and relevant parameters to the memory controller</description>
            <name>CCOBn</name>
          </field>
        </fields>
        <name>FCCOB8</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Program Flash Protection Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Program Flash Region Protect</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Program flash region is protected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Program flash region is not protected</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PROT</name>
          </field>
        </fields>
        <name>FPROT3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x11</addressOffset>
        <description>Program Flash Protection Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Program Flash Region Protect</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Program flash region is protected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Program flash region is not protected</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PROT</name>
          </field>
        </fields>
        <name>FPROT2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x12</addressOffset>
        <description>Program Flash Protection Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Program Flash Region Protect</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Program flash region is protected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Program flash region is not protected</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PROT</name>
          </field>
        </fields>
        <name>FPROT1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x13</addressOffset>
        <description>Program Flash Protection Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Program Flash Region Protect</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Program flash region is protected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Program flash region is not protected</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PROT</name>
          </field>
        </fields>
        <name>FPROT0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x18</addressOffset>
        <description>Execute-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Execute-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in execute mode only (as an instruction fetch)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible as data or in execute mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>XA</name>
          </field>
        </fields>
        <name>XACCH3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x19</addressOffset>
        <description>Execute-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Execute-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in execute mode only (as an instruction fetch)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible as data or in execute mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>XA</name>
          </field>
        </fields>
        <name>XACCH2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1A</addressOffset>
        <description>Execute-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Execute-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in execute mode only (as an instruction fetch)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible as data or in execute mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>XA</name>
          </field>
        </fields>
        <name>XACCH1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1B</addressOffset>
        <description>Execute-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Execute-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in execute mode only (as an instruction fetch)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible as data or in execute mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>XA</name>
          </field>
        </fields>
        <name>XACCH0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1C</addressOffset>
        <description>Execute-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Execute-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in execute mode only (as an instruction fetch)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible as data or in execute mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>XA</name>
          </field>
        </fields>
        <name>XACCL3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1D</addressOffset>
        <description>Execute-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Execute-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in execute mode only (as an instruction fetch)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible as data or in execute mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>XA</name>
          </field>
        </fields>
        <name>XACCL2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1E</addressOffset>
        <description>Execute-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Execute-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in execute mode only (as an instruction fetch)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible as data or in execute mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>XA</name>
          </field>
        </fields>
        <name>XACCL1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1F</addressOffset>
        <description>Execute-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Execute-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in execute mode only (as an instruction fetch)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible as data or in execute mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>XA</name>
          </field>
        </fields>
        <name>XACCL0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x20</addressOffset>
        <description>Supervisor-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Supervisor-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in supervisor mode only</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in user or supervisor mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SA</name>
          </field>
        </fields>
        <name>SACCH3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x21</addressOffset>
        <description>Supervisor-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Supervisor-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in supervisor mode only</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in user or supervisor mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SA</name>
          </field>
        </fields>
        <name>SACCH2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x22</addressOffset>
        <description>Supervisor-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Supervisor-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in supervisor mode only</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in user or supervisor mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SA</name>
          </field>
        </fields>
        <name>SACCH1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x23</addressOffset>
        <description>Supervisor-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Supervisor-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in supervisor mode only</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in user or supervisor mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SA</name>
          </field>
        </fields>
        <name>SACCH0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x24</addressOffset>
        <description>Supervisor-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Supervisor-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in supervisor mode only</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in user or supervisor mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SA</name>
          </field>
        </fields>
        <name>SACCL3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x25</addressOffset>
        <description>Supervisor-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Supervisor-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in supervisor mode only</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in user or supervisor mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SA</name>
          </field>
        </fields>
        <name>SACCL2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x26</addressOffset>
        <description>Supervisor-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Supervisor-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in supervisor mode only</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in user or supervisor mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SA</name>
          </field>
        </fields>
        <name>SACCL1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x27</addressOffset>
        <description>Supervisor-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Supervisor-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in supervisor mode only</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in user or supervisor mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SA</name>
          </field>
        </fields>
        <name>SACCL0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x4</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40021000</baseAddress>
    <description>DMA channel multiplexor</description>
    <interrupts></interrupts>
    <name>DMAMUX0</name>
    <prependToName>DMAMUX0_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Channel Configuration register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DMA Channel Source (Slot)</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable_Signal</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPUART0_Rx_Signal</description>
                <name>2</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPUART0_Tx_Signal</description>
                <name>3</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SPI0_Rx_Signal</description>
                <name>16</name>
                <value>0x10</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SPI0_Tx_Signal</description>
                <name>17</name>
                <value>0x11</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SPI1_Rx_Signal</description>
                <name>18</name>
                <value>0x12</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SPI1_Tx_Signal</description>
                <name>19</name>
                <value>0x13</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>AESA_Input_FIFO_Signal</description>
                <name>20</name>
                <value>0x14</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>AESA_Output_FIFO_Signal</description>
                <name>21</name>
                <value>0x15</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>I2C0_Signal</description>
                <name>22</name>
                <value>0x16</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>I2C1_Signal</description>
                <name>23</name>
                <value>0x17</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM0_Channel0_Signal</description>
                <name>24</name>
                <value>0x18</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM0_Channel1_Signal</description>
                <name>25</name>
                <value>0x19</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM0_Channel2_Signal</description>
                <name>26</name>
                <value>0x1A</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM0_Channel3_Signal</description>
                <name>27</name>
                <value>0x1B</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM1_Channel0_Signal</description>
                <name>32</name>
                <value>0x20</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM1_Channel1_Signal</description>
                <name>33</name>
                <value>0x21</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM2_Channel0_Signal</description>
                <name>34</name>
                <value>0x22</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM2_Channel1_Signal</description>
                <name>35</name>
                <value>0x23</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC0_Signal</description>
                <name>40</name>
                <value>0x28</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMP0_Signal</description>
                <name>42</name>
                <value>0x2A</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DAC0_Signal</description>
                <name>45</name>
                <value>0x2D</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMT_Signal</description>
                <name>47</name>
                <value>0x2F</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PortA_Signal</description>
                <name>49</name>
                <value>0x31</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PortB_Signal</description>
                <name>50</name>
                <value>0x32</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PortC_Signal</description>
                <name>51</name>
                <value>0x33</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM0_Overflow_Signal</description>
                <name>54</name>
                <value>0x36</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM1_Overflow_Signal</description>
                <name>55</name>
                <value>0x37</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM2_Overflow_Signal</description>
                <name>56</name>
                <value>0x38</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TSI0_Signal</description>
                <name>57</name>
                <value>0x39</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>AlwaysOn60_Signal</description>
                <name>60</name>
                <value>0x3C</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>AlwaysOn61_Signal</description>
                <name>61</name>
                <value>0x3D</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>AlwaysOn62_Signal</description>
                <name>62</name>
                <value>0x3E</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>AlwaysOn63_Signal</description>
                <name>63</name>
                <value>0x3F</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SOURCE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Channel Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Channel Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA channel is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ENBL</name>
          </field>
        </fields>
        <name>CHCFG0</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1</addressOffset>
        <description>Channel Configuration register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DMA Channel Source (Slot)</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable_Signal</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPUART0_Rx_Signal</description>
                <name>2</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPUART0_Tx_Signal</description>
                <name>3</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SPI0_Rx_Signal</description>
                <name>16</name>
                <value>0x10</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SPI0_Tx_Signal</description>
                <name>17</name>
                <value>0x11</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SPI1_Rx_Signal</description>
                <name>18</name>
                <value>0x12</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SPI1_Tx_Signal</description>
                <name>19</name>
                <value>0x13</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>AESA_Input_FIFO_Signal</description>
                <name>20</name>
                <value>0x14</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>AESA_Output_FIFO_Signal</description>
                <name>21</name>
                <value>0x15</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>I2C0_Signal</description>
                <name>22</name>
                <value>0x16</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>I2C1_Signal</description>
                <name>23</name>
                <value>0x17</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM0_Channel0_Signal</description>
                <name>24</name>
                <value>0x18</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM0_Channel1_Signal</description>
                <name>25</name>
                <value>0x19</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM0_Channel2_Signal</description>
                <name>26</name>
                <value>0x1A</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM0_Channel3_Signal</description>
                <name>27</name>
                <value>0x1B</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM1_Channel0_Signal</description>
                <name>32</name>
                <value>0x20</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM1_Channel1_Signal</description>
                <name>33</name>
                <value>0x21</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM2_Channel0_Signal</description>
                <name>34</name>
                <value>0x22</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM2_Channel1_Signal</description>
                <name>35</name>
                <value>0x23</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC0_Signal</description>
                <name>40</name>
                <value>0x28</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMP0_Signal</description>
                <name>42</name>
                <value>0x2A</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DAC0_Signal</description>
                <name>45</name>
                <value>0x2D</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMT_Signal</description>
                <name>47</name>
                <value>0x2F</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PortA_Signal</description>
                <name>49</name>
                <value>0x31</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PortB_Signal</description>
                <name>50</name>
                <value>0x32</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PortC_Signal</description>
                <name>51</name>
                <value>0x33</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM0_Overflow_Signal</description>
                <name>54</name>
                <value>0x36</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM1_Overflow_Signal</description>
                <name>55</name>
                <value>0x37</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM2_Overflow_Signal</description>
                <name>56</name>
                <value>0x38</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TSI0_Signal</description>
                <name>57</name>
                <value>0x39</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>AlwaysOn60_Signal</description>
                <name>60</name>
                <value>0x3C</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>AlwaysOn61_Signal</description>
                <name>61</name>
                <value>0x3D</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>AlwaysOn62_Signal</description>
                <name>62</name>
                <value>0x3E</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>AlwaysOn63_Signal</description>
                <name>63</name>
                <value>0x3F</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SOURCE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Channel Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Channel Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA channel is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ENBL</name>
          </field>
        </fields>
        <name>CHCFG1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2</addressOffset>
        <description>Channel Configuration register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DMA Channel Source (Slot)</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable_Signal</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPUART0_Rx_Signal</description>
                <name>2</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPUART0_Tx_Signal</description>
                <name>3</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SPI0_Rx_Signal</description>
                <name>16</name>
                <value>0x10</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SPI0_Tx_Signal</description>
                <name>17</name>
                <value>0x11</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SPI1_Rx_Signal</description>
                <name>18</name>
                <value>0x12</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SPI1_Tx_Signal</description>
                <name>19</name>
                <value>0x13</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>AESA_Input_FIFO_Signal</description>
                <name>20</name>
                <value>0x14</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>AESA_Output_FIFO_Signal</description>
                <name>21</name>
                <value>0x15</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>I2C0_Signal</description>
                <name>22</name>
                <value>0x16</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>I2C1_Signal</description>
                <name>23</name>
                <value>0x17</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM0_Channel0_Signal</description>
                <name>24</name>
                <value>0x18</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM0_Channel1_Signal</description>
                <name>25</name>
                <value>0x19</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM0_Channel2_Signal</description>
                <name>26</name>
                <value>0x1A</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM0_Channel3_Signal</description>
                <name>27</name>
                <value>0x1B</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM1_Channel0_Signal</description>
                <name>32</name>
                <value>0x20</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM1_Channel1_Signal</description>
                <name>33</name>
                <value>0x21</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM2_Channel0_Signal</description>
                <name>34</name>
                <value>0x22</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM2_Channel1_Signal</description>
                <name>35</name>
                <value>0x23</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC0_Signal</description>
                <name>40</name>
                <value>0x28</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMP0_Signal</description>
                <name>42</name>
                <value>0x2A</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DAC0_Signal</description>
                <name>45</name>
                <value>0x2D</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMT_Signal</description>
                <name>47</name>
                <value>0x2F</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PortA_Signal</description>
                <name>49</name>
                <value>0x31</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PortB_Signal</description>
                <name>50</name>
                <value>0x32</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PortC_Signal</description>
                <name>51</name>
                <value>0x33</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM0_Overflow_Signal</description>
                <name>54</name>
                <value>0x36</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM1_Overflow_Signal</description>
                <name>55</name>
                <value>0x37</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM2_Overflow_Signal</description>
                <name>56</name>
                <value>0x38</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TSI0_Signal</description>
                <name>57</name>
                <value>0x39</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>AlwaysOn60_Signal</description>
                <name>60</name>
                <value>0x3C</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>AlwaysOn61_Signal</description>
                <name>61</name>
                <value>0x3D</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>AlwaysOn62_Signal</description>
                <name>62</name>
                <value>0x3E</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>AlwaysOn63_Signal</description>
                <name>63</name>
                <value>0x3F</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SOURCE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Channel Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Channel Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA channel is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ENBL</name>
          </field>
        </fields>
        <name>CHCFG2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3</addressOffset>
        <description>Channel Configuration register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DMA Channel Source (Slot)</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable_Signal</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPUART0_Rx_Signal</description>
                <name>2</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPUART0_Tx_Signal</description>
                <name>3</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SPI0_Rx_Signal</description>
                <name>16</name>
                <value>0x10</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SPI0_Tx_Signal</description>
                <name>17</name>
                <value>0x11</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SPI1_Rx_Signal</description>
                <name>18</name>
                <value>0x12</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SPI1_Tx_Signal</description>
                <name>19</name>
                <value>0x13</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>AESA_Input_FIFO_Signal</description>
                <name>20</name>
                <value>0x14</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>AESA_Output_FIFO_Signal</description>
                <name>21</name>
                <value>0x15</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>I2C0_Signal</description>
                <name>22</name>
                <value>0x16</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>I2C1_Signal</description>
                <name>23</name>
                <value>0x17</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM0_Channel0_Signal</description>
                <name>24</name>
                <value>0x18</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM0_Channel1_Signal</description>
                <name>25</name>
                <value>0x19</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM0_Channel2_Signal</description>
                <name>26</name>
                <value>0x1A</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM0_Channel3_Signal</description>
                <name>27</name>
                <value>0x1B</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM1_Channel0_Signal</description>
                <name>32</name>
                <value>0x20</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM1_Channel1_Signal</description>
                <name>33</name>
                <value>0x21</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM2_Channel0_Signal</description>
                <name>34</name>
                <value>0x22</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM2_Channel1_Signal</description>
                <name>35</name>
                <value>0x23</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC0_Signal</description>
                <name>40</name>
                <value>0x28</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMP0_Signal</description>
                <name>42</name>
                <value>0x2A</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DAC0_Signal</description>
                <name>45</name>
                <value>0x2D</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMT_Signal</description>
                <name>47</name>
                <value>0x2F</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PortA_Signal</description>
                <name>49</name>
                <value>0x31</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PortB_Signal</description>
                <name>50</name>
                <value>0x32</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PortC_Signal</description>
                <name>51</name>
                <value>0x33</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM0_Overflow_Signal</description>
                <name>54</name>
                <value>0x36</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM1_Overflow_Signal</description>
                <name>55</name>
                <value>0x37</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM2_Overflow_Signal</description>
                <name>56</name>
                <value>0x38</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TSI0_Signal</description>
                <name>57</name>
                <value>0x39</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>AlwaysOn60_Signal</description>
                <name>60</name>
                <value>0x3C</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>AlwaysOn61_Signal</description>
                <name>61</name>
                <value>0x3D</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>AlwaysOn62_Signal</description>
                <name>62</name>
                <value>0x3E</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>AlwaysOn63_Signal</description>
                <name>63</name>
                <value>0x3F</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SOURCE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Channel Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Channel Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA channel is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ENBL</name>
          </field>
        </fields>
        <name>CHCFG3</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0xF8</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40029000</baseAddress>
    <description>RNG</description>
    <interrupts>
      <interrupt>
        <name>TRNG0</name>
        <value>0xD</value>
      </interrupt>
    </interrupts>
    <name>TRNG0</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>RNG Miscellaneous Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Sample Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>use Von Neumann data into both Entropy shifter and Statistical Checker</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>use raw data into both Entropy shifter and Statistical Checker</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>use Von Neumann data into Entropy shifter. Use raw data into Statistical Checker</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SAMP_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Oscillator Divide</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>use ring oscillator with no divide</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>use ring oscillator divided-by-2</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>use ring oscillator divided-by-4</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>use ring oscillator divided-by-8</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>OSC_DIV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>This bit is unused but write-able. Must be left as zero.</description>
            <name>UNUSED</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TRNG Access Mode</description>
            <name>TRNG_ACC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Reset Defaults</description>
            <name>RST_DEF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Force System Clock</description>
            <name>FOR_SCLK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read only: Frequency Count Fail</description>
            <name>FCT_FAIL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read only: Frequency Count Valid. Indicates that a valid frequency count may be read from FRQCNT.</description>
            <name>FCT_VAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read only: Entropy Valid</description>
            <name>ENT_VAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read only: Test point inside ring oscillator.</description>
            <name>TST_OUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read: Error status</description>
            <name>ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TRNG_OK_TO_STOP</description>
            <name>TSTOP_OK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Programming Mode Select</description>
            <name>PRGM</name>
          </field>
        </fields>
        <name>TRNG0_MCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x12001</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>RNG Statistical Check Miscellaneous Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>LONG RUN MAX LIMIT</description>
            <name>LRUN_MAX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>RETRY COUNT</description>
            <name>RTY_CT</name>
          </field>
        </fields>
        <name>TRNG0_SCMISC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1001F</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>RNG Poker Range Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Poker Range</description>
            <name>PKR_RNG</name>
          </field>
        </fields>
        <name>TRNG0_PKRRNG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x9A3</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <alternateGroup>TRNG0</alternateGroup>
        <description>RNG Poker Maximum Limit Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>Poker Maximum Limit</description>
            <name>PKR_MAX</name>
          </field>
        </fields>
        <name>TRNG0_PKRMAX</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6920</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xC</addressOffset>
        <alternateGroup>TRNG0</alternateGroup>
        <description>RNG Poker Square Calculation Result Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>Poker Square Calculation Result</description>
            <name>PKR_SQ</name>
          </field>
        </fields>
        <name>TRNG0_PKRSQ</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>RNG Seed Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Sample Size</description>
            <name>SAMP_SIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Entropy Delay</description>
            <name>ENT_DLY</name>
          </field>
        </fields>
        <name>TRNG0_SDCTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xC8009C4</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <alternateGroup>TRNG0</alternateGroup>
        <description>RNG Sparse Bit Limit Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>Sparse Bit Limit</description>
            <name>SB_LIM</name>
          </field>
        </fields>
        <name>TRNG0_SBLIM</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3F</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x14</addressOffset>
        <alternateGroup>TRNG0</alternateGroup>
        <description>RNG Total Samples Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x14</bitWidth>
            <description>Total Samples</description>
            <name>TOT_SAM</name>
          </field>
        </fields>
        <name>TRNG0_TOTSAM</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>RNG Frequency Count Minimum Limit Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x16</bitWidth>
            <description>Frequency Count Minimum Limit</description>
            <name>FRQ_MIN</name>
          </field>
        </fields>
        <name>TRNG0_FRQMIN</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x640</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1C</addressOffset>
        <alternateGroup>TRNG0</alternateGroup>
        <description>RNG Frequency Count Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x16</bitWidth>
            <description>Frequency Count</description>
            <name>FRQ_CT</name>
          </field>
        </fields>
        <name>TRNG0_FRQCNT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <alternateGroup>TRNG0</alternateGroup>
        <description>RNG Frequency Count Maximum Limit Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x16</bitWidth>
            <description>Frequency Counter Maximum Limit</description>
            <name>FRQ_MAX</name>
          </field>
        </fields>
        <name>TRNG0_FRQMAX</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6400</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x20</addressOffset>
        <alternateGroup>TRNG0</alternateGroup>
        <description>RNG Statistical Check Monobit Count Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Monobit Count</description>
            <name>MONO_CT</name>
          </field>
        </fields>
        <name>TRNG0_SCMC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <alternateGroup>TRNG0</alternateGroup>
        <description>RNG Statistical Check Monobit Limit Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Monobit Maximum Limit</description>
            <name>MONO_MAX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Monobit Range</description>
            <name>MONO_RNG</name>
          </field>
        </fields>
        <name>TRNG0_SCML</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x10C0568</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x24</addressOffset>
        <alternateGroup>TRNG0</alternateGroup>
        <description>RNG Statistical Check Run Length 1 Count Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xF</bitWidth>
            <description>Runs of Zero, Length 1 Count</description>
            <name>R1_0_CT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xF</bitWidth>
            <description>Runs of One, Length 1 Count</description>
            <name>R1_1_CT</name>
          </field>
        </fields>
        <name>TRNG0_SCR1C</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <alternateGroup>TRNG0</alternateGroup>
        <description>RNG Statistical Check Run Length 1 Limit Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xF</bitWidth>
            <description>Run Length 1 Maximum Limit</description>
            <name>RUN1_MAX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xF</bitWidth>
            <description>Run Length 1 Range</description>
            <name>RUN1_RNG</name>
          </field>
        </fields>
        <name>TRNG0_SCR1L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xB20195</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x28</addressOffset>
        <alternateGroup>TRNG0</alternateGroup>
        <description>RNG Statistical Check Run Length 2 Count Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>Runs of Zero, Length 2 Count</description>
            <name>R2_0_CT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>Runs of One, Length 2 Count</description>
            <name>R2_1_CT</name>
          </field>
        </fields>
        <name>TRNG0_SCR2C</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <alternateGroup>TRNG0</alternateGroup>
        <description>RNG Statistical Check Run Length 2 Limit Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>Run Length 2 Maximum Limit</description>
            <name>RUN2_MAX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>Run Length 2 Range</description>
            <name>RUN2_RNG</name>
          </field>
        </fields>
        <name>TRNG0_SCR2L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x7A00DC</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2C</addressOffset>
        <alternateGroup>TRNG0</alternateGroup>
        <description>RNG Statistical Check Run Length 3 Count Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>Runs of Zeroes, Length 3 Count</description>
            <name>R3_0_CT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>Runs of Ones, Length 3 Count</description>
            <name>R3_1_CT</name>
          </field>
        </fields>
        <name>TRNG0_SCR3C</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <alternateGroup>TRNG0</alternateGroup>
        <description>RNG Statistical Check Run Length 3 Limit Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>Run Length 3 Maximum Limit</description>
            <name>RUN3_MAX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>Run Length 3 Range</description>
            <name>RUN3_RNG</name>
          </field>
        </fields>
        <name>TRNG0_SCR3L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x58007D</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x30</addressOffset>
        <alternateGroup>TRNG0</alternateGroup>
        <description>RNG Statistical Check Run Length 4 Count Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Runs of Zero, Length 4 Count</description>
            <name>R4_0_CT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Runs of One, Length 4 Count</description>
            <name>R4_1_CT</name>
          </field>
        </fields>
        <name>TRNG0_SCR4C</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <alternateGroup>TRNG0</alternateGroup>
        <description>RNG Statistical Check Run Length 4 Limit Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Run Length 4 Maximum Limit</description>
            <name>RUN4_MAX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Run Length 4 Range</description>
            <name>RUN4_RNG</name>
          </field>
        </fields>
        <name>TRNG0_SCR4L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x40004B</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x34</addressOffset>
        <alternateGroup>TRNG0</alternateGroup>
        <description>RNG Statistical Check Run Length 5 Count Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>Runs of Zero, Length 5 Count</description>
            <name>R5_0_CT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>Runs of One, Length 5 Count</description>
            <name>R5_1_CT</name>
          </field>
        </fields>
        <name>TRNG0_SCR5C</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <alternateGroup>TRNG0</alternateGroup>
        <description>RNG Statistical Check Run Length 5 Limit Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>Run Length 5 Maximum Limit</description>
            <name>RUN5_MAX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>Run Length 5 Range</description>
            <name>RUN5_RNG</name>
          </field>
        </fields>
        <name>TRNG0_SCR5L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x2E002F</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x38</addressOffset>
        <alternateGroup>TRNG0</alternateGroup>
        <description>RNG Statistical Check Run Length 6+ Count Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>Runs of Zero, Length 6+ Count</description>
            <name>R6P_0_CT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>Runs of One, Length 6+ Count</description>
            <name>R6P_1_CT</name>
          </field>
        </fields>
        <name>TRNG0_SCR6PC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <alternateGroup>TRNG0</alternateGroup>
        <description>RNG Statistical Check Run Length 6+ Limit Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>Run Length 6+ Maximum Limit</description>
            <name>RUN6P_MAX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>Run Length 6+ Range</description>
            <name>RUN6P_RNG</name>
          </field>
        </fields>
        <name>TRNG0_SCR6PL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x2E002F</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x3C</addressOffset>
        <description>RNG Status Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Test Fail, 1-Bit Run, Sampling 0s. If TF1BR0=1, the 1-Bit Run, Sampling 0s Test has failed.</description>
            <name>TF1BR0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Test Fail, 1-Bit Run, Sampling 1s. If TF1BR1=1, the 1-Bit Run, Sampling 1s Test has failed.</description>
            <name>TF1BR1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Test Fail, 2-Bit Run, Sampling 0s. If TF2BR0=1, the 2-Bit Run, Sampling 0s Test has failed.</description>
            <name>TF2BR0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Test Fail, 2-Bit Run, Sampling 1s. If TF2BR1=1, the 2-Bit Run, Sampling 1s Test has failed.</description>
            <name>TF2BR1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Test Fail, 3-Bit Run, Sampling 0s. If TF3BR0=1, the 3-Bit Run, Sampling 0s Test has failed.</description>
            <name>TF3BR0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Test Fail, 3-Bit Run, Sampling 1s. If TF3BR1=1, the 3-Bit Run, Sampling 1s Test has failed.</description>
            <name>TF3BR1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Test Fail, 4-Bit Run, Sampling 0s. If TF4BR0=1, the 4-Bit Run, Sampling 0s Test has failed.</description>
            <name>TF4BR0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Test Fail, 4-Bit Run, Sampling 1s. If TF4BR1=1, the 4-Bit Run, Sampling 1s Test has failed.</description>
            <name>TF4BR1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Test Fail, 5-Bit Run, Sampling 0s. If TF5BR0=1, the 5-Bit Run, Sampling 0s Test has failed.</description>
            <name>TF5BR0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Test Fail, 5-Bit Run, Sampling 1s. If TF5BR1=1, the 5-Bit Run, Sampling 1s Test has failed.</description>
            <name>TF5BR1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Test Fail, 6 Plus Bit Run, Sampling 0s</description>
            <name>TF6PBR0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Test Fail, 6 Plus Bit Run, Sampling 1s</description>
            <name>TF6PBR1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Test Fail, Sparse Bit. If TFSB=1, the Sparse Bit Test has failed.</description>
            <name>TFSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Test Fail, Long Run. If TFLR=1, the Long Run Test has failed.</description>
            <name>TFLR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Test Fail, Poker. If TFP=1, the Poker Test has failed.</description>
            <name>TFP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Test Fail, Mono Bit. If TFMB=1, the Mono Bit Test has failed.</description>
            <name>TFMB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>RETRY COUNT</description>
            <name>RETRY_CT</name>
          </field>
        </fields>
        <name>TRNG0_STATUS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x40</addressOffset>
        <description>RNG TRNG Entropy Read Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Entropy Value</description>
            <name>ENT</name>
          </field>
        </fields>
        <name>TRNG0_ENT0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x44</addressOffset>
        <description>RNG TRNG Entropy Read Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Entropy Value</description>
            <name>ENT</name>
          </field>
        </fields>
        <name>TRNG0_ENT1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x48</addressOffset>
        <description>RNG TRNG Entropy Read Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Entropy Value</description>
            <name>ENT</name>
          </field>
        </fields>
        <name>TRNG0_ENT2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x4C</addressOffset>
        <description>RNG TRNG Entropy Read Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Entropy Value</description>
            <name>ENT</name>
          </field>
        </fields>
        <name>TRNG0_ENT3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x50</addressOffset>
        <description>RNG TRNG Entropy Read Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Entropy Value</description>
            <name>ENT</name>
          </field>
        </fields>
        <name>TRNG0_ENT4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x54</addressOffset>
        <description>RNG TRNG Entropy Read Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Entropy Value</description>
            <name>ENT</name>
          </field>
        </fields>
        <name>TRNG0_ENT5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x58</addressOffset>
        <description>RNG TRNG Entropy Read Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Entropy Value</description>
            <name>ENT</name>
          </field>
        </fields>
        <name>TRNG0_ENT6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x5C</addressOffset>
        <description>RNG TRNG Entropy Read Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Entropy Value</description>
            <name>ENT</name>
          </field>
        </fields>
        <name>TRNG0_ENT7</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x60</addressOffset>
        <description>RNG TRNG Entropy Read Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Entropy Value</description>
            <name>ENT</name>
          </field>
        </fields>
        <name>TRNG0_ENT8</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x64</addressOffset>
        <description>RNG TRNG Entropy Read Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Entropy Value</description>
            <name>ENT</name>
          </field>
        </fields>
        <name>TRNG0_ENT9</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x68</addressOffset>
        <description>RNG TRNG Entropy Read Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Entropy Value</description>
            <name>ENT</name>
          </field>
        </fields>
        <name>TRNG0_ENT10</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x6C</addressOffset>
        <description>RNG TRNG Entropy Read Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Entropy Value</description>
            <name>ENT</name>
          </field>
        </fields>
        <name>TRNG0_ENT11</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x70</addressOffset>
        <description>RNG TRNG Entropy Read Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Entropy Value</description>
            <name>ENT</name>
          </field>
        </fields>
        <name>TRNG0_ENT12</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x74</addressOffset>
        <description>RNG TRNG Entropy Read Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Entropy Value</description>
            <name>ENT</name>
          </field>
        </fields>
        <name>TRNG0_ENT13</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x78</addressOffset>
        <description>RNG TRNG Entropy Read Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Entropy Value</description>
            <name>ENT</name>
          </field>
        </fields>
        <name>TRNG0_ENT14</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x7C</addressOffset>
        <description>RNG TRNG Entropy Read Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Entropy Value</description>
            <name>ENT</name>
          </field>
        </fields>
        <name>TRNG0_ENT15</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x80</addressOffset>
        <description>RNG Statistical Check Poker Count 1 and 0 Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Poker 0h Count</description>
            <name>PKR_0_CT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Poker 1h Count</description>
            <name>PKR_1_CT</name>
          </field>
        </fields>
        <name>TRNG0_PKRCNT10</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x84</addressOffset>
        <description>RNG Statistical Check Poker Count 3 and 2 Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Poker 2h Count</description>
            <name>PKR_2_CT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Poker 3h Count</description>
            <name>PKR_3_CT</name>
          </field>
        </fields>
        <name>TRNG0_PKRCNT32</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x88</addressOffset>
        <description>RNG Statistical Check Poker Count 5 and 4 Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Poker 4h Count</description>
            <name>PKR_4_CT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Poker 5h Count</description>
            <name>PKR_5_CT</name>
          </field>
        </fields>
        <name>TRNG0_PKRCNT54</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x8C</addressOffset>
        <description>RNG Statistical Check Poker Count 7 and 6 Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Poker 6h Count</description>
            <name>PKR_6_CT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Poker 7h Count</description>
            <name>PKR_7_CT</name>
          </field>
        </fields>
        <name>TRNG0_PKRCNT76</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x90</addressOffset>
        <description>RNG Statistical Check Poker Count 9 and 8 Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Poker 8h Count</description>
            <name>PKR_8_CT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Poker 9h Count</description>
            <name>PKR_9_CT</name>
          </field>
        </fields>
        <name>TRNG0_PKRCNT98</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x94</addressOffset>
        <description>RNG Statistical Check Poker Count B and A Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Poker Ah Count</description>
            <name>PKR_A_CT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Poker Bh Count</description>
            <name>PKR_B_CT</name>
          </field>
        </fields>
        <name>TRNG0_PKRCNTBA</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x98</addressOffset>
        <description>RNG Statistical Check Poker Count D and C Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Poker Ch Count</description>
            <name>PKR_C_CT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Poker Dh Count</description>
            <name>PKR_D_CT</name>
          </field>
        </fields>
        <name>TRNG0_PKRCNTDC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x9C</addressOffset>
        <description>RNG Statistical Check Poker Count F and E Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Poker Eh Count</description>
            <name>PKR_E_CT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Poker Fh Count</description>
            <name>PKR_F_CT</name>
          </field>
        </fields>
        <name>TRNG0_PKRCNTFE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB0</addressOffset>
        <description>RNG Security Configuration Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Reserved. DRNG specific, not applicable to this version.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>See DRNG version.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>See DRNG version.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SH0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>If set the TRNG registers cannot be programmed</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Programability of registers controlled only by the RNG Miscellaneous Control Register's access mode bit.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Overides RNG Miscellaneous Control Register access mode and prevents TRNG register programming.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>NO_PRGM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Reserved. DRNG-specific, not applicable to this version.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>See DRNG version.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>See DRNG version.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SK_VAL</name>
          </field>
        </fields>
        <name>TRNG0_SEC_CFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB4</addressOffset>
        <description>RNG Interrupt Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bit position that can be cleared if corresponding bit of INT_STATUS has been asserted.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit of INT_STATUS cleared.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit of INT_STATUS active.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HW_ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Same behavior as bit 0 above.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Same behavior as bit 0 above.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Same behavior as bit 0 above.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ENT_VAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Same behavior as bit 0 above.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Same behavior as bit 0 above.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Same behavior as bit 0 above.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FRQ_CT_FAIL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1D</bitWidth>
            <description>Reserved but writeable.</description>
            <name>UNUSED</name>
          </field>
        </fields>
        <name>TRNG0_INT_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB8</addressOffset>
        <description>RNG Mask Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bit position that can be cleared if corresponding bit of INT_STATUS has been asserted.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding interrupt of INT_STATUS is masked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit of INT_STATUS is active.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HW_ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Same behavior as bit 0 above.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Same behavior as bit 0 above.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Same behavior as bit 0 above.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ENT_VAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Same behavior as bit 0 above.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Same behavior as bit 0 above.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Same behavior as bit 0 above.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FRQ_CT_FAIL</name>
          </field>
        </fields>
        <name>TRNG0_INT_MASK</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xBC</addressOffset>
        <description>RNG Interrupt Status Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read: Error status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>no error</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>error detected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HW_ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read only: Entropy Valid</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Busy generation entropy. Any value read is invalid.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TRNG can be stopped and entropy is valid if read.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ENT_VAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read only: Frequency Count Fail</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No hardware nor self test frequency errors.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The frequency counter has detected a failure.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FRQ_CT_FAIL</name>
          </field>
        </fields>
        <name>TRNG0_INT_STATUS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xF0</addressOffset>
        <description>RNG Version ID Register (MS)</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Shows the Freescale IP's Minor revision of the TRNG.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Minor revision number for TRNG.</description>
                <name>0x00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RNG_MIN_REV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Shows the Freescale IP's Major revision of the TRNG.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Major revision number for TRNG.</description>
                <name>0x01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RNG_MAJ_REV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Shows the Freescale IP ID.</description>
            <name>RNG_IP_ID</name>
          </field>
        </fields>
        <name>TRNG0_VID1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x300100</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xF4</addressOffset>
        <description>RNG Version ID Register (LS)</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Shows the Freescale IP's Configuaration options for the TRNG.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TRNG_CONFIG_OPT for TRNG.</description>
                <name>0x00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RNG_CONFIG_OPT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Shows the Freescale IP's ECO revision of the TRNG.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TRNG_ECO_REV for TRNG.</description>
                <name>0x00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RNG_ECO_REV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Shows the Freescale integration options for the TRNG.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>INTG_OPT for TRNG.</description>
                <name>0x00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RNG_INTG_OPT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Shows the Freescale compile options for the TRNG.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>COMPILE_OPT for TRNG.</description>
                <name>0x00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RNG_ERA</name>
          </field>
        </fields>
        <name>TRNG0_VID2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x8C</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4002C000</baseAddress>
    <description>Serial Peripheral Interface</description>
    <groupName>SPI</groupName>
    <interrupts>
      <interrupt>
        <name>SPI0</name>
        <value>0xA</value>
      </interrupt>
    </interrupts>
    <name>SPI0</name>
    <prependToName>SPI0_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Module Configuration Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Halt</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Start transfers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Stop transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HALT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Sample Point</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>0 protocol clock cycles between SCK edge and SIN sample</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1 protocol clock cycle between SCK edge and SIN sample</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2 protocol clock cycles between SCK edge and SIN sample</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SMPL_PT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CLR_RXF</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not clear the RX FIFO counter.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear the RX FIFO counter.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CLR_RXF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear TX FIFO</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not clear the TX FIFO counter.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear the TX FIFO counter.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CLR_TXF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Receive FIFO</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO is enabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO is disabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DIS_RXF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Transmit FIFO</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO is enabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO is disabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DIS_TXF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Module Disable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables the module clocks.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Allows external logic to disable the module clocks.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MDIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Doze Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Doze mode has no effect on the module.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Doze mode disables the module.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DOZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Peripheral Chip Select x Inactive State</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The inactive state of PCSx is low.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The inactive state of PCSx is high.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PCSIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Overflow Overwrite Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Incoming data is ignored.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Incoming data is shifted into the shift register.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ROOE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Modified Transfer Format Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Modified SPI transfer format disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Modified SPI transfer format enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MTFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Freeze</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not halt serial transfers in Debug mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Halt serial transfers in Debug mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FRZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SPI Configuration.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>SPI</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DCONF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Continuous SCK Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Continuous SCK disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Continuous SCK enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CONT_SCKE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master/Slave Mode Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables Slave mode</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables Master mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MSTR</name>
          </field>
        </fields>
        <name>MCR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x4001</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Transfer Count Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>SPI Transfer Counter</description>
            <name>SPI_TCNT</name>
          </field>
        </fields>
        <name>TCR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <alternateGroup>SPI0</alternateGroup>
        <description>Clock and Transfer Attributes Register (In Slave Mode)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Phase</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is captured on the leading edge of SCK and changed on the following edge.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is changed on the leading edge of SCK and captured on the following edge.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPHA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The inactive state value of SCK is low.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The inactive state value of SCK is high.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPOL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Frame Size</description>
            <name>FMSZ</name>
          </field>
        </fields>
        <name>CTAR_SLAVE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x78000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>Status Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Pop Next Pointer</description>
            <name>POPNXTPTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>RX FIFO Counter</description>
            <name>RXCTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Transmit Next Pointer</description>
            <name>TXNXTPTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>TX FIFO Counter</description>
            <name>TXCTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Drain Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO is empty.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO is not empty.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RFDF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Overflow Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No Rx FIFO overflow.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Rx FIFO overflow has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RFOF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Fill Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO is full.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO is not full.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TFFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Underflow Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No TX FIFO underflow.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO underflow has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TFUF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Queue Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>EOQ is not set in the executing command.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>EOQ is set in the executing SPI command.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EOQF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX and RX Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit and receive operations are disabled (The module is in Stopped state).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit and receive operations are enabled (The module is in Running state).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXRXS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transfer Complete Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transfer not complete.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transfer complete.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TCF</name>
          </field>
        </fields>
        <name>SR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x2000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>DMA/Interrupt Request Select and Enable Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Drain DMA or Interrupt Request Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt request.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RFDF_DIRS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Drain Request Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RFDF interrupt or DMA requests are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RFDF interrupt or DMA requests are enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RFDF_RE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Overflow Request Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RFOF interrupt requests are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RFOF interrupt requests are enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RFOF_RE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Fill DMA or Interrupt Request Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TFFF flag generates interrupt requests.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TFFF flag generates DMA requests.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TFFF_DIRS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Fill Request Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TFFF interrupts or DMA requests are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TFFF interrupts or DMA requests are enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TFFF_RE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Underflow Request Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TFUF interrupt requests are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TFUF interrupt requests are enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TFUF_RE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Finished Request Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>EOQF interrupt requests are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>EOQF interrupt requests are enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EOQF_RE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmission Complete Request Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TCF interrupt requests are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TCF interrupt requests are enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TCF_RE</name>
          </field>
        </fields>
        <name>RSER</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <alternateGroup>SPI0</alternateGroup>
        <description>PUSH TX FIFO Register In Master Mode</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmit Data</description>
            <name>TXDATA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Select which PCS signals are to be asserted for the transfer</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Negate the PCS[x] signal</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Assert the PCS[x] signal.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PCS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear Transfer Counter</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not clear the TCR[TCNT] field.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear the TCR[TCNT] field.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CTCNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End Of Queue</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The SPI data is not the last data to transfer.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The SPI data is the last data to transfer.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EOQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Clock and Transfer Attributes Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>CTAR0</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CTAR1</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CTAS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Continuous Peripheral Chip Select Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Return PCSn signals to their inactive state between transfers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Keep PCSn signals asserted between transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CONT</name>
          </field>
        </fields>
        <name>PUSHR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <alternateGroup>SPI0</alternateGroup>
        <description>PUSH TX FIFO Register In Slave Mode</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Transmit Data</description>
            <name>TXDATA</name>
          </field>
        </fields>
        <name>PUSHR_SLAVE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x38</addressOffset>
        <description>POP RX FIFO Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Received Data</description>
            <name>RXDATA</name>
          </field>
        </fields>
        <name>POPR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <alternateGroup>SPI0</alternateGroup>
        <description>Clock and Transfer Attributes Register (In Master Mode)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Baud Rate Scaler</description>
            <name>BR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Delay After Transfer Scaler</description>
            <name>DT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>After SCK Delay Scaler</description>
            <name>ASC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>PCS to SCK Delay Scaler</description>
            <name>CSSCK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Baud Rate Prescaler</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Baud Rate Prescaler value is 2.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Baud Rate Prescaler value is 3.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Baud Rate Prescaler value is 5.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Baud Rate Prescaler value is 7.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PBR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Delay after Transfer Prescaler</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 1.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 3.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 5.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 7.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>After SCK Delay Prescaler</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 1.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 3.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 5.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 7.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PASC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PCS to SCK Delay Prescaler</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PCS to SCK Prescaler value is 1.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PCS to SCK Prescaler value is 3.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PCS to SCK Prescaler value is 5.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PCS to SCK Prescaler value is 7.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PCSSCK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LSB First</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is transferred MSB first.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is transferred LSB first.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LSBFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Phase</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is captured on the leading edge of SCK and changed on the following edge.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is changed on the leading edge of SCK and captured on the following edge.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPHA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The inactive state value of SCK is low.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The inactive state value of SCK is high.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPOL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Frame Size</description>
            <name>FMSZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Double Baud Rate</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The baud rate is computed normally with a 50/50 duty cycle.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DBR</name>
          </field>
        </fields>
        <name>CTAR0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x78000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <alternateGroup>SPI0</alternateGroup>
        <description>Clock and Transfer Attributes Register (In Master Mode)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Baud Rate Scaler</description>
            <name>BR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Delay After Transfer Scaler</description>
            <name>DT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>After SCK Delay Scaler</description>
            <name>ASC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>PCS to SCK Delay Scaler</description>
            <name>CSSCK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Baud Rate Prescaler</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Baud Rate Prescaler value is 2.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Baud Rate Prescaler value is 3.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Baud Rate Prescaler value is 5.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Baud Rate Prescaler value is 7.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PBR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Delay after Transfer Prescaler</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 1.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 3.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 5.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 7.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>After SCK Delay Prescaler</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 1.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 3.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 5.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 7.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PASC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PCS to SCK Delay Prescaler</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PCS to SCK Prescaler value is 1.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PCS to SCK Prescaler value is 3.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PCS to SCK Prescaler value is 5.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PCS to SCK Prescaler value is 7.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PCSSCK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LSB First</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is transferred MSB first.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is transferred LSB first.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LSBFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Phase</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is captured on the leading edge of SCK and changed on the following edge.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is changed on the leading edge of SCK and captured on the following edge.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPHA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The inactive state value of SCK is low.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The inactive state value of SCK is high.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPOL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Frame Size</description>
            <name>FMSZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Double Baud Rate</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The baud rate is computed normally with a 50/50 duty cycle.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DBR</name>
          </field>
        </fields>
        <name>CTAR1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x78000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x3C</addressOffset>
        <description>Transmit FIFO Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmit Data</description>
            <name>TXDATA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmit Command or Transmit Data</description>
            <name>TXCMD_TXDATA</name>
          </field>
        </fields>
        <name>TXFR0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x40</addressOffset>
        <description>Transmit FIFO Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmit Data</description>
            <name>TXDATA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmit Command or Transmit Data</description>
            <name>TXCMD_TXDATA</name>
          </field>
        </fields>
        <name>TXFR1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x44</addressOffset>
        <description>Transmit FIFO Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmit Data</description>
            <name>TXDATA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmit Command or Transmit Data</description>
            <name>TXCMD_TXDATA</name>
          </field>
        </fields>
        <name>TXFR2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x48</addressOffset>
        <description>Transmit FIFO Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmit Data</description>
            <name>TXDATA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmit Command or Transmit Data</description>
            <name>TXCMD_TXDATA</name>
          </field>
        </fields>
        <name>TXFR3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x7C</addressOffset>
        <description>Receive FIFO Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Receive Data</description>
            <name>RXDATA</name>
          </field>
        </fields>
        <name>RXFR0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x80</addressOffset>
        <description>Receive FIFO Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Receive Data</description>
            <name>RXDATA</name>
          </field>
        </fields>
        <name>RXFR1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x84</addressOffset>
        <description>Receive FIFO Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Receive Data</description>
            <name>RXDATA</name>
          </field>
        </fields>
        <name>RXFR2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x88</addressOffset>
        <description>Receive FIFO Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Receive Data</description>
            <name>RXDATA</name>
          </field>
        </fields>
        <name>RXFR3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x8C</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4002D000</baseAddress>
    <description>Serial Peripheral Interface</description>
    <groupName>SPI</groupName>
    <interrupts>
      <interrupt>
        <name>SPI1</name>
        <value>0x1D</value>
      </interrupt>
    </interrupts>
    <name>SPI1</name>
    <prependToName>SPI1_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Module Configuration Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Halt</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Start transfers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Stop transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HALT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Sample Point</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>0 protocol clock cycles between SCK edge and SIN sample</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1 protocol clock cycle between SCK edge and SIN sample</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2 protocol clock cycles between SCK edge and SIN sample</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SMPL_PT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CLR_RXF</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not clear the RX FIFO counter.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear the RX FIFO counter.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CLR_RXF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear TX FIFO</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not clear the TX FIFO counter.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear the TX FIFO counter.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CLR_TXF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Receive FIFO</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO is enabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO is disabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DIS_RXF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Transmit FIFO</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO is enabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO is disabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DIS_TXF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Module Disable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables the module clocks.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Allows external logic to disable the module clocks.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MDIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Doze Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Doze mode has no effect on the module.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Doze mode disables the module.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DOZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Peripheral Chip Select x Inactive State</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The inactive state of PCSx is low.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The inactive state of PCSx is high.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PCSIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Overflow Overwrite Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Incoming data is ignored.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Incoming data is shifted into the shift register.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ROOE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Modified Transfer Format Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Modified SPI transfer format disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Modified SPI transfer format enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MTFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Freeze</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not halt serial transfers in Debug mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Halt serial transfers in Debug mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FRZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SPI Configuration.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>SPI</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DCONF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Continuous SCK Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Continuous SCK disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Continuous SCK enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CONT_SCKE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master/Slave Mode Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables Slave mode</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables Master mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MSTR</name>
          </field>
        </fields>
        <name>MCR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x4001</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Transfer Count Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>SPI Transfer Counter</description>
            <name>SPI_TCNT</name>
          </field>
        </fields>
        <name>TCR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <alternateGroup>SPI1</alternateGroup>
        <description>Clock and Transfer Attributes Register (In Slave Mode)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Phase</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is captured on the leading edge of SCK and changed on the following edge.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is changed on the leading edge of SCK and captured on the following edge.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPHA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The inactive state value of SCK is low.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The inactive state value of SCK is high.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPOL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Frame Size</description>
            <name>FMSZ</name>
          </field>
        </fields>
        <name>CTAR_SLAVE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x78000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>Status Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Pop Next Pointer</description>
            <name>POPNXTPTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>RX FIFO Counter</description>
            <name>RXCTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Transmit Next Pointer</description>
            <name>TXNXTPTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>TX FIFO Counter</description>
            <name>TXCTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Drain Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO is empty.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO is not empty.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RFDF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Overflow Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No Rx FIFO overflow.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Rx FIFO overflow has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RFOF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Fill Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO is full.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO is not full.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TFFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Underflow Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No TX FIFO underflow.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO underflow has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TFUF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Queue Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>EOQ is not set in the executing command.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>EOQ is set in the executing SPI command.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EOQF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX and RX Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit and receive operations are disabled (The module is in Stopped state).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit and receive operations are enabled (The module is in Running state).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXRXS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transfer Complete Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transfer not complete.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transfer complete.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TCF</name>
          </field>
        </fields>
        <name>SR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x2000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>DMA/Interrupt Request Select and Enable Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Drain DMA or Interrupt Request Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt request.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RFDF_DIRS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Drain Request Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RFDF interrupt or DMA requests are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RFDF interrupt or DMA requests are enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RFDF_RE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Overflow Request Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RFOF interrupt requests are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RFOF interrupt requests are enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RFOF_RE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Fill DMA or Interrupt Request Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TFFF flag generates interrupt requests.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TFFF flag generates DMA requests.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TFFF_DIRS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Fill Request Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TFFF interrupts or DMA requests are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TFFF interrupts or DMA requests are enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TFFF_RE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Underflow Request Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TFUF interrupt requests are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TFUF interrupt requests are enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TFUF_RE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Finished Request Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>EOQF interrupt requests are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>EOQF interrupt requests are enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EOQF_RE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmission Complete Request Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TCF interrupt requests are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TCF interrupt requests are enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TCF_RE</name>
          </field>
        </fields>
        <name>RSER</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <alternateGroup>SPI1</alternateGroup>
        <description>PUSH TX FIFO Register In Master Mode</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmit Data</description>
            <name>TXDATA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Select which PCS signals are to be asserted for the transfer</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Negate the PCS[x] signal</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Assert the PCS[x] signal.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PCS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear Transfer Counter</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not clear the TCR[TCNT] field.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear the TCR[TCNT] field.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CTCNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End Of Queue</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The SPI data is not the last data to transfer.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The SPI data is the last data to transfer.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EOQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Clock and Transfer Attributes Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>CTAR0</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CTAR1</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CTAS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Continuous Peripheral Chip Select Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Return PCSn signals to their inactive state between transfers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Keep PCSn signals asserted between transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CONT</name>
          </field>
        </fields>
        <name>PUSHR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <alternateGroup>SPI1</alternateGroup>
        <description>PUSH TX FIFO Register In Slave Mode</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Transmit Data</description>
            <name>TXDATA</name>
          </field>
        </fields>
        <name>PUSHR_SLAVE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x38</addressOffset>
        <description>POP RX FIFO Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Received Data</description>
            <name>RXDATA</name>
          </field>
        </fields>
        <name>POPR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <alternateGroup>SPI1</alternateGroup>
        <description>Clock and Transfer Attributes Register (In Master Mode)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Baud Rate Scaler</description>
            <name>BR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Delay After Transfer Scaler</description>
            <name>DT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>After SCK Delay Scaler</description>
            <name>ASC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>PCS to SCK Delay Scaler</description>
            <name>CSSCK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Baud Rate Prescaler</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Baud Rate Prescaler value is 2.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Baud Rate Prescaler value is 3.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Baud Rate Prescaler value is 5.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Baud Rate Prescaler value is 7.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PBR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Delay after Transfer Prescaler</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 1.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 3.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 5.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 7.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>After SCK Delay Prescaler</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 1.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 3.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 5.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 7.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PASC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PCS to SCK Delay Prescaler</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PCS to SCK Prescaler value is 1.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PCS to SCK Prescaler value is 3.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PCS to SCK Prescaler value is 5.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PCS to SCK Prescaler value is 7.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PCSSCK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LSB First</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is transferred MSB first.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is transferred LSB first.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LSBFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Phase</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is captured on the leading edge of SCK and changed on the following edge.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is changed on the leading edge of SCK and captured on the following edge.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPHA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The inactive state value of SCK is low.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The inactive state value of SCK is high.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPOL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Frame Size</description>
            <name>FMSZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Double Baud Rate</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The baud rate is computed normally with a 50/50 duty cycle.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DBR</name>
          </field>
        </fields>
        <name>CTAR0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x78000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <alternateGroup>SPI1</alternateGroup>
        <description>Clock and Transfer Attributes Register (In Master Mode)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Baud Rate Scaler</description>
            <name>BR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Delay After Transfer Scaler</description>
            <name>DT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>After SCK Delay Scaler</description>
            <name>ASC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>PCS to SCK Delay Scaler</description>
            <name>CSSCK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Baud Rate Prescaler</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Baud Rate Prescaler value is 2.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Baud Rate Prescaler value is 3.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Baud Rate Prescaler value is 5.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Baud Rate Prescaler value is 7.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PBR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Delay after Transfer Prescaler</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 1.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 3.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 5.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 7.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>After SCK Delay Prescaler</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 1.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 3.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 5.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 7.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PASC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PCS to SCK Delay Prescaler</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PCS to SCK Prescaler value is 1.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PCS to SCK Prescaler value is 3.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PCS to SCK Prescaler value is 5.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PCS to SCK Prescaler value is 7.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PCSSCK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LSB First</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is transferred MSB first.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is transferred LSB first.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LSBFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Phase</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is captured on the leading edge of SCK and changed on the following edge.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is changed on the leading edge of SCK and captured on the following edge.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPHA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The inactive state value of SCK is low.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The inactive state value of SCK is high.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPOL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Frame Size</description>
            <name>FMSZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Double Baud Rate</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The baud rate is computed normally with a 50/50 duty cycle.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DBR</name>
          </field>
        </fields>
        <name>CTAR1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x78000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x3C</addressOffset>
        <description>Transmit FIFO Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmit Data</description>
            <name>TXDATA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmit Command or Transmit Data</description>
            <name>TXCMD_TXDATA</name>
          </field>
        </fields>
        <name>TXFR0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x40</addressOffset>
        <description>Transmit FIFO Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmit Data</description>
            <name>TXDATA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmit Command or Transmit Data</description>
            <name>TXCMD_TXDATA</name>
          </field>
        </fields>
        <name>TXFR1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x44</addressOffset>
        <description>Transmit FIFO Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmit Data</description>
            <name>TXDATA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmit Command or Transmit Data</description>
            <name>TXCMD_TXDATA</name>
          </field>
        </fields>
        <name>TXFR2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x48</addressOffset>
        <description>Transmit FIFO Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmit Data</description>
            <name>TXDATA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmit Command or Transmit Data</description>
            <name>TXCMD_TXDATA</name>
          </field>
        </fields>
        <name>TXFR3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x7C</addressOffset>
        <description>Receive FIFO Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Receive Data</description>
            <name>RXDATA</name>
          </field>
        </fields>
        <name>RXFR0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x80</addressOffset>
        <description>Receive FIFO Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Receive Data</description>
            <name>RXDATA</name>
          </field>
        </fields>
        <name>RXFR1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x84</addressOffset>
        <description>Receive FIFO Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Receive Data</description>
            <name>RXDATA</name>
          </field>
        </fields>
        <name>RXFR2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x88</addressOffset>
        <description>Receive FIFO Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Receive Data</description>
            <name>RXDATA</name>
          </field>
        </fields>
        <name>RXFR3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x120</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40037000</baseAddress>
    <description>Periodic Interrupt Timer</description>
    <interrupts>
      <interrupt>
        <name>PIT</name>
        <value>0x16</value>
      </interrupt>
    </interrupts>
    <name>PIT</name>
    <prependToName>PIT_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>PIT Module Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Freeze</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timers continue to run in Debug mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timers are stopped in Debug mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FRZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Module Disable - (PIT section)</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock for standard PIT timers is enabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock for standard PIT timers is disabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MDIS</name>
          </field>
        </fields>
        <name>MCR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xE0</addressOffset>
        <description>PIT Upper Lifetime Timer Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Life Timer value</description>
            <name>LTH</name>
          </field>
        </fields>
        <name>LTMR64H</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xE4</addressOffset>
        <description>PIT Lower Lifetime Timer Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Life Timer value</description>
            <name>LTL</name>
          </field>
        </fields>
        <name>LTMR64L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x100</addressOffset>
        <description>Timer Load Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Timer Start Value</description>
            <name>TSV</name>
          </field>
        </fields>
        <name>LDVAL0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x110</addressOffset>
        <description>Timer Load Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Timer Start Value</description>
            <name>TSV</name>
          </field>
        </fields>
        <name>LDVAL1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x104</addressOffset>
        <description>Current Timer Value Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Current Timer Value</description>
            <name>TVL</name>
          </field>
        </fields>
        <name>CVAL0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x114</addressOffset>
        <description>Current Timer Value Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Current Timer Value</description>
            <name>TVL</name>
          </field>
        </fields>
        <name>CVAL1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x108</addressOffset>
        <description>Timer Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer n is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer n is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt requests from Timer n are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt will be requested whenever TIF is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Chain Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer is not chained.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHN</name>
          </field>
        </fields>
        <name>TCTRL0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x118</addressOffset>
        <description>Timer Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer n is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer n is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt requests from Timer n are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt will be requested whenever TIF is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Chain Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer is not chained.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHN</name>
          </field>
        </fields>
        <name>TCTRL1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10C</addressOffset>
        <description>Timer Flag Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Interrupt Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timeout has not yet occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timeout has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIF</name>
          </field>
        </fields>
        <name>TFLG0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x11C</addressOffset>
        <description>Timer Flag Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Interrupt Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timeout has not yet occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timeout has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIF</name>
          </field>
        </fields>
        <name>TFLG1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x88</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40038000</baseAddress>
    <description>Timer/PWM Module</description>
    <groupName>TPM</groupName>
    <interrupts>
      <interrupt>
        <name>TPM0</name>
        <value>0x11</value>
      </interrupt>
    </interrupts>
    <name>TPM0</name>
    <prependToName>TPM0_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Status and Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Prescale Factor Selection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 1</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 2</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 4</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 8</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 16</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 32</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 64</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 128</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Clock Mode Selection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter is disabled</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter increments on every TPM counter clock</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter increments on rising edge of TPM_EXTCLK synchronized to the TPM counter clock</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Center-Aligned PWM Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter operates in up counting mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter operates in up-down counting mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPWMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Overflow Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable TOF interrupts. Use software polling or DMA request.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable TOF interrupts. An interrupt is generated when TOF equals one.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Overflow Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter has not overflowed.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter has overflowed.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disables DMA transfers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables DMA transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMA</name>
          </field>
        </fields>
        <name>SC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Counter</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Counter value</description>
            <name>COUNT</name>
          </field>
        </fields>
        <name>CNT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Modulo</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Modulo value</description>
            <name>MOD</name>
          </field>
        </fields>
        <name>MOD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>Capture and Compare Status</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH0F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH1F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH2F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH3F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Overflow Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter has not overflowed.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter has overflowed.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOF</name>
          </field>
        </fields>
        <name>STATUS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>Combine Channel Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Combine Channels 0 and 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels 0 and 1 are independent.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels 0 and 1 are combined.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMBINE0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Combine Channel 0 and 1 Swap</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Even channel is used for input capture and 1st compare.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Odd channel is used for input capture and 1st compare.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMSWAP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Combine Channels 2 and 3</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels 2 and 3 are independent.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels 2 and 3 are combined.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMBINE1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Combine Channels 2 and 3 Swap</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Even channel is used for input capture and 1st compare.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Odd channel is used for input capture and 1st compare.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMSWAP1</name>
          </field>
        </fields>
        <name>COMBINE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>Channel Polarity</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL3</name>
          </field>
        </fields>
        <name>POL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x78</addressOffset>
        <description>Filter Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Channel 0 Filter Value</description>
            <name>CH0FVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Channel 1 Filter Value</description>
            <name>CH1FVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Channel 2 Filter Value</description>
            <name>CH2FVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Channel 3 Filter Value</description>
            <name>CH3FVAL</name>
          </field>
        </fields>
        <name>FILTER</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80</addressOffset>
        <description>Quadrature Decoder Control and Status</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enables the quadrature decoder mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Quadrature decoder mode is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Quadrature decoder mode is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>QUADEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Indicates if the TOF bit was set on the top or the bottom of counting.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (zero) to its maximum value (MOD register).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (zero).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOFDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter Direction in Quadrature Decode Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counter direction is decreasing (counter decrement).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counter direction is increasing (counter increment).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>QUADIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quadrature Decoder Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Phase encoding mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Count and direction encoding mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>QUADMODE</name>
          </field>
        </fields>
        <name>QDCTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x84</addressOffset>
        <description>Configuration</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Doze Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal TPM counter continues in Doze mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal TPM counter is paused and does not increment during Doze mode. Trigger inputs and input capture events are also ignored.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DOZEEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Debug Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter is paused and does not increment during debug mode. Trigger inputs and input capture events are also ignored.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter continues in debug mode.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DBGMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Global Time Base Synchronization</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Global timebase synchronization disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Global timebase synchronization enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GTBSYNC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Global time base enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>All channels use the internally generated TPM counter as their timebase</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>All channels use an externally generated global timebase as their timebase</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GTBEEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter Start on Trigger</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter starts to increment immediately, once it is enabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter only starts to increment when it a rising edge on the selected input trigger is detected, after it has been enabled or after it has stopped due to overflow.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CSOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter Stop On Overflow</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter continues incrementing or decrementing after overflow</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter stops incrementing or decrementing after overflow.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CSOO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter Reload On Trigger</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counter is not reloaded due to a rising edge on the selected input trigger</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counter is reloaded when a rising edge is detected on the selected input trigger</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CROT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter Pause On Trigger</description>
            <name>CPOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRGPOL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger source selected by TRGSEL is external.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger source selected by TRGSEL is internal (channel pin input capture).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRGSRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Trigger Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 0 pin input capture</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 1 pin input capture</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 0 or Channel 1 pin input capture</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 2 pin input capture</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 0 or Channel 2 pin input capture</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 1 or Channel 2 pin input capture</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 0 or Channel 1 or Channel 2 pin input capture</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 3 pin input capture</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 0 or Channel 3 pin input capture</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 1 or Channel 3 pin input capture</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 0 or Channel 1 or Channel 3 pin input capture</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 2 or Channel 3 pin input capture</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 0 or Channel 2 or Channel 3 pin input capture</description>
                <name>1101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 1 or Channel 2 or Channel 3 pin input capture</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 0 or Channel 1 or Channel 2 or Channel 3 pin input capture</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRGSEL</name>
          </field>
        </fields>
        <name>CONF</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Channel (n) Status and Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable DMA transfers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable DMA transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable channel interrupts.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable channel interrupts.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHF</name>
          </field>
        </fields>
        <name>C0SC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Channel (n) Status and Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable DMA transfers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable DMA transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable channel interrupts.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable channel interrupts.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHF</name>
          </field>
        </fields>
        <name>C1SC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>Channel (n) Status and Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable DMA transfers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable DMA transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable channel interrupts.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable channel interrupts.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHF</name>
          </field>
        </fields>
        <name>C2SC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>Channel (n) Status and Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable DMA transfers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable DMA transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable channel interrupts.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable channel interrupts.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHF</name>
          </field>
        </fields>
        <name>C3SC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Channel (n) Value</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Channel Value</description>
            <name>VAL</name>
          </field>
        </fields>
        <name>C0V</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Channel (n) Value</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Channel Value</description>
            <name>VAL</name>
          </field>
        </fields>
        <name>C1V</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>Channel (n) Value</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Channel Value</description>
            <name>VAL</name>
          </field>
        </fields>
        <name>C2V</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>Channel (n) Value</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Channel Value</description>
            <name>VAL</name>
          </field>
        </fields>
        <name>C3V</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x88</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40039000</baseAddress>
    <description>Timer/PWM Module</description>
    <groupName>TPM</groupName>
    <interrupts>
      <interrupt>
        <name>TPM1</name>
        <value>0x12</value>
      </interrupt>
    </interrupts>
    <name>TPM1</name>
    <prependToName>TPM1_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Status and Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Prescale Factor Selection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 1</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 2</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 4</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 8</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 16</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 32</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 64</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 128</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Clock Mode Selection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter is disabled</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter increments on every TPM counter clock</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter increments on rising edge of TPM_EXTCLK synchronized to the TPM counter clock</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Center-Aligned PWM Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter operates in up counting mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter operates in up-down counting mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPWMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Overflow Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable TOF interrupts. Use software polling or DMA request.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable TOF interrupts. An interrupt is generated when TOF equals one.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Overflow Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter has not overflowed.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter has overflowed.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disables DMA transfers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables DMA transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMA</name>
          </field>
        </fields>
        <name>SC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Counter</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Counter value</description>
            <name>COUNT</name>
          </field>
        </fields>
        <name>CNT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Modulo</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Modulo value</description>
            <name>MOD</name>
          </field>
        </fields>
        <name>MOD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>Capture and Compare Status</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH0F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH1F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH2F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH3F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Overflow Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter has not overflowed.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter has overflowed.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOF</name>
          </field>
        </fields>
        <name>STATUS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>Combine Channel Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Combine Channels 0 and 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels 0 and 1 are independent.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels 0 and 1 are combined.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMBINE0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Combine Channel 0 and 1 Swap</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Even channel is used for input capture and 1st compare.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Odd channel is used for input capture and 1st compare.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMSWAP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Combine Channels 2 and 3</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels 2 and 3 are independent.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels 2 and 3 are combined.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMBINE1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Combine Channels 2 and 3 Swap</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Even channel is used for input capture and 1st compare.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Odd channel is used for input capture and 1st compare.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMSWAP1</name>
          </field>
        </fields>
        <name>COMBINE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>Channel Polarity</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL3</name>
          </field>
        </fields>
        <name>POL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x78</addressOffset>
        <description>Filter Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Channel 0 Filter Value</description>
            <name>CH0FVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Channel 1 Filter Value</description>
            <name>CH1FVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Channel 2 Filter Value</description>
            <name>CH2FVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Channel 3 Filter Value</description>
            <name>CH3FVAL</name>
          </field>
        </fields>
        <name>FILTER</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80</addressOffset>
        <description>Quadrature Decoder Control and Status</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enables the quadrature decoder mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Quadrature decoder mode is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Quadrature decoder mode is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>QUADEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Indicates if the TOF bit was set on the top or the bottom of counting.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (zero) to its maximum value (MOD register).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (zero).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOFDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter Direction in Quadrature Decode Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counter direction is decreasing (counter decrement).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counter direction is increasing (counter increment).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>QUADIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quadrature Decoder Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Phase encoding mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Count and direction encoding mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>QUADMODE</name>
          </field>
        </fields>
        <name>QDCTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x84</addressOffset>
        <description>Configuration</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Doze Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal TPM counter continues in Doze mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal TPM counter is paused and does not increment during Doze mode. Trigger inputs and input capture events are also ignored.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DOZEEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Debug Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter is paused and does not increment during debug mode. Trigger inputs and input capture events are also ignored.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter continues in debug mode.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DBGMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Global Time Base Synchronization</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Global timebase synchronization disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Global timebase synchronization enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GTBSYNC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Global time base enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>All channels use the internally generated TPM counter as their timebase</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>All channels use an externally generated global timebase as their timebase</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GTBEEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter Start on Trigger</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter starts to increment immediately, once it is enabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter only starts to increment when it a rising edge on the selected input trigger is detected, after it has been enabled or after it has stopped due to overflow.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CSOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter Stop On Overflow</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter continues incrementing or decrementing after overflow</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter stops incrementing or decrementing after overflow.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CSOO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter Reload On Trigger</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counter is not reloaded due to a rising edge on the selected input trigger</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counter is reloaded when a rising edge is detected on the selected input trigger</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CROT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter Pause On Trigger</description>
            <name>CPOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRGPOL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger source selected by TRGSEL is external.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger source selected by TRGSEL is internal (channel pin input capture).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRGSRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Trigger Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 0 pin input capture</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 1 pin input capture</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 0 or Channel 1 pin input capture</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 2 pin input capture</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 0 or Channel 2 pin input capture</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 1 or Channel 2 pin input capture</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 0 or Channel 1 or Channel 2 pin input capture</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 3 pin input capture</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 0 or Channel 3 pin input capture</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 1 or Channel 3 pin input capture</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 0 or Channel 1 or Channel 3 pin input capture</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 2 or Channel 3 pin input capture</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 0 or Channel 2 or Channel 3 pin input capture</description>
                <name>1101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 1 or Channel 2 or Channel 3 pin input capture</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 0 or Channel 1 or Channel 2 or Channel 3 pin input capture</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRGSEL</name>
          </field>
        </fields>
        <name>CONF</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Channel (n) Status and Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable DMA transfers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable DMA transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable channel interrupts.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable channel interrupts.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHF</name>
          </field>
        </fields>
        <name>C0SC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Channel (n) Status and Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable DMA transfers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable DMA transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable channel interrupts.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable channel interrupts.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHF</name>
          </field>
        </fields>
        <name>C1SC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Channel (n) Value</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Channel Value</description>
            <name>VAL</name>
          </field>
        </fields>
        <name>C0V</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Channel (n) Value</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Channel Value</description>
            <name>VAL</name>
          </field>
        </fields>
        <name>C1V</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x88</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4003A000</baseAddress>
    <description>Timer/PWM Module</description>
    <groupName>TPM</groupName>
    <interrupts>
      <interrupt>
        <name>TPM2</name>
        <value>0x13</value>
      </interrupt>
    </interrupts>
    <name>TPM2</name>
    <prependToName>TPM2_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Status and Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Prescale Factor Selection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 1</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 2</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 4</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 8</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 16</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 32</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 64</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 128</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Clock Mode Selection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter is disabled</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter increments on every TPM counter clock</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter increments on rising edge of TPM_EXTCLK synchronized to the TPM counter clock</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Center-Aligned PWM Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter operates in up counting mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter operates in up-down counting mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPWMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Overflow Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable TOF interrupts. Use software polling or DMA request.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable TOF interrupts. An interrupt is generated when TOF equals one.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Overflow Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter has not overflowed.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter has overflowed.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disables DMA transfers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables DMA transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMA</name>
          </field>
        </fields>
        <name>SC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Counter</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Counter value</description>
            <name>COUNT</name>
          </field>
        </fields>
        <name>CNT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Modulo</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Modulo value</description>
            <name>MOD</name>
          </field>
        </fields>
        <name>MOD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>Capture and Compare Status</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH0F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH1F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH2F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH3F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Overflow Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter has not overflowed.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter has overflowed.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOF</name>
          </field>
        </fields>
        <name>STATUS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>Combine Channel Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Combine Channels 0 and 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels 0 and 1 are independent.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels 0 and 1 are combined.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMBINE0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Combine Channel 0 and 1 Swap</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Even channel is used for input capture and 1st compare.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Odd channel is used for input capture and 1st compare.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMSWAP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Combine Channels 2 and 3</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels 2 and 3 are independent.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels 2 and 3 are combined.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMBINE1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Combine Channels 2 and 3 Swap</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Even channel is used for input capture and 1st compare.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Odd channel is used for input capture and 1st compare.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMSWAP1</name>
          </field>
        </fields>
        <name>COMBINE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>Channel Polarity</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL3</name>
          </field>
        </fields>
        <name>POL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x78</addressOffset>
        <description>Filter Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Channel 0 Filter Value</description>
            <name>CH0FVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Channel 1 Filter Value</description>
            <name>CH1FVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Channel 2 Filter Value</description>
            <name>CH2FVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Channel 3 Filter Value</description>
            <name>CH3FVAL</name>
          </field>
        </fields>
        <name>FILTER</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80</addressOffset>
        <description>Quadrature Decoder Control and Status</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enables the quadrature decoder mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Quadrature decoder mode is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Quadrature decoder mode is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>QUADEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Indicates if the TOF bit was set on the top or the bottom of counting.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (zero) to its maximum value (MOD register).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (zero).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOFDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter Direction in Quadrature Decode Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counter direction is decreasing (counter decrement).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counter direction is increasing (counter increment).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>QUADIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quadrature Decoder Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Phase encoding mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Count and direction encoding mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>QUADMODE</name>
          </field>
        </fields>
        <name>QDCTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x84</addressOffset>
        <description>Configuration</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Doze Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal TPM counter continues in Doze mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal TPM counter is paused and does not increment during Doze mode. Trigger inputs and input capture events are also ignored.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DOZEEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Debug Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter is paused and does not increment during debug mode. Trigger inputs and input capture events are also ignored.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter continues in debug mode.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DBGMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Global Time Base Synchronization</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Global timebase synchronization disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Global timebase synchronization enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GTBSYNC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Global time base enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>All channels use the internally generated TPM counter as their timebase</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>All channels use an externally generated global timebase as their timebase</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GTBEEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter Start on Trigger</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter starts to increment immediately, once it is enabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter only starts to increment when it a rising edge on the selected input trigger is detected, after it has been enabled or after it has stopped due to overflow.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CSOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter Stop On Overflow</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter continues incrementing or decrementing after overflow</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM counter stops incrementing or decrementing after overflow.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CSOO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter Reload On Trigger</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counter is not reloaded due to a rising edge on the selected input trigger</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counter is reloaded when a rising edge is detected on the selected input trigger</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CROT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Counter Pause On Trigger</description>
            <name>CPOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRGPOL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger source selected by TRGSEL is external.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger source selected by TRGSEL is internal (channel pin input capture).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRGSRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Trigger Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 0 pin input capture</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 1 pin input capture</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 0 or Channel 1 pin input capture</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 2 pin input capture</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 0 or Channel 2 pin input capture</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 1 or Channel 2 pin input capture</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 0 or Channel 1 or Channel 2 pin input capture</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 3 pin input capture</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 0 or Channel 3 pin input capture</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 1 or Channel 3 pin input capture</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 0 or Channel 1 or Channel 3 pin input capture</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 2 or Channel 3 pin input capture</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 0 or Channel 2 or Channel 3 pin input capture</description>
                <name>1101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 1 or Channel 2 or Channel 3 pin input capture</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 0 or Channel 1 or Channel 2 or Channel 3 pin input capture</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRGSEL</name>
          </field>
        </fields>
        <name>CONF</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Channel (n) Status and Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable DMA transfers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable DMA transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable channel interrupts.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable channel interrupts.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHF</name>
          </field>
        </fields>
        <name>C0SC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Channel (n) Status and Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable DMA transfers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable DMA transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable channel interrupts.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable channel interrupts.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHF</name>
          </field>
        </fields>
        <name>C1SC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Channel (n) Value</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Channel Value</description>
            <name>VAL</name>
          </field>
        </fields>
        <name>C0V</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Channel (n) Value</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Channel Value</description>
            <name>VAL</name>
          </field>
        </fields>
        <name>C1V</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x70</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4003B000</baseAddress>
    <description>Analog-to-Digital Converter</description>
    <interrupts>
      <interrupt>
        <name>ADC0</name>
        <value>0xF</value>
      </interrupt>
    </interrupts>
    <name>ADC0</name>
    <prependToName>ADC0_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>ADC Configuration Register 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Input Clock Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock divided by 2(BUSCLK/2)</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternate clock (ALTCLK)</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Asynchronous clock (ADACK)</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADICLK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Conversion mode selection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0:It is single-ended 8-bit conversion; when DIFF=1, it is differential 9-bit conversion with 2's complement output.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0:It is single-ended 12-bit conversion ; when DIFF=1, it is differential 13-bit conversion with 2's complement output.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0:It is single-ended 10-bit conversion. ; when DIFF=1, it is differential 11-bit conversion with 2's complement output</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0:It is single-ended 16-bit conversion..; when DIFF=1, it is differential 16-bit conversion with 2's complement output</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample Time Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Short sample time.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Long sample time.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADLSMP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Clock Divide Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The divide ratio is 1 and the clock rate is input clock.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The divide ratio is 2 and the clock rate is (input clock)/2.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The divide ratio is 4 and the clock rate is (input clock)/4.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The divide ratio is 8 and the clock rate is (input clock)/8.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADIV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low-Power Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal power configuration.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low-power configuration. The power is reduced at the expense of maximum clock speed.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADLPC</name>
          </field>
        </fields>
        <name>CFG1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>ADC Configuration Register 2</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Long Sample Time Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Default longest sample time; 20 extra ADCK cycles; 24 ADCK cycles total.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>12 extra ADCK cycles; 16 ADCK cycles total sample time.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>6 extra ADCK cycles; 10 ADCK cycles total sample time.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2 extra ADCK cycles; 6 ADCK cycles total sample time.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADLSTS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal conversion sequence selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High-speed conversion sequence selected with 2 additional ADCK cycles to total conversion time.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADHSC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Asynchronous Clock Output Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Asynchronous clock output disabled; Asynchronous clock is enabled only if selected by ADICLK and a conversion is active.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Asynchronous clock and clock output is enabled regardless of the state of the ADC.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADACKEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC Mux Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADxxa channels are selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADxxb channels are selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUXSEL</name>
          </field>
        </fields>
        <name>CFG2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>Status and Control Register 2</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Voltage Reference Selection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Default voltage reference pin pair, that is, external pins VREFH and VREFL</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternate reference pair, that is, VALTH and VALTL . This pair may be additional external pins or internal sources depending on the MCU configuration. See the chip configuration information for details specific to this MCU</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reserved - Selects default voltage reference (V REFH and V REFL ) pin pair.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>REFSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA is enabled and will assert the ADC DMA request during an ADC conversion complete event noted when any of the SC1n[COCO] flags is asserted.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Compare Function Range Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Range function disabled. Only CV1 is compared.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Range function enabled. Both CV1 and CV2 are compared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ACREN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Compare Function Greater Than Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configures less than threshold, outside range not inclusive and inside range not inclusive; functionality based on the values placed in CV1 and CV2.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configures greater than or equal to threshold, outside and inside ranges inclusive; functionality based on the values placed in CV1 and CV2.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ACFGT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Compare Function Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Compare function disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Compare function enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ACFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Conversion Trigger Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Software trigger selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware trigger selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADTRG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Conversion Active</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Conversion not in progress.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Conversion in progress.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADACT</name>
          </field>
        </fields>
        <name>SC2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>Status and Control Register 3</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Hardware Average Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 samples averaged.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 samples averaged.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16 samples averaged.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>32 samples averaged.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AVGS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Hardware Average Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware average function disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware average function enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AVGE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Continuous Conversion Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>One conversion or one set of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Continuous conversions or sets of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADCO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Calibration Failed Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Calibration completed normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Calibration failed. ADC accuracy specifications are not guaranteed.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CALF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Calibration</description>
            <name>CAL</name>
          </field>
        </fields>
        <name>SC3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>ADC Offset Correction Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Offset Error Correction Value</description>
            <name>OFS</name>
          </field>
        </fields>
        <name>OFS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x4</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>ADC Plus-Side Gain Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Plus-Side Gain</description>
            <name>PG</name>
          </field>
        </fields>
        <name>PG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x8200</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>ADC Minus-Side Gain Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Minus-Side Gain</description>
            <name>MG</name>
          </field>
        </fields>
        <name>MG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x8200</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>ADC Plus-Side General Calibration Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Calibration Value</description>
            <name>CLPD</name>
          </field>
        </fields>
        <name>CLPD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xA</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>ADC Plus-Side General Calibration Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Calibration Value</description>
            <name>CLPS</name>
          </field>
        </fields>
        <name>CLPS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x20</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>ADC Plus-Side General Calibration Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>Calibration Value</description>
            <name>CLP4</name>
          </field>
        </fields>
        <name>CLP4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x200</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>ADC Plus-Side General Calibration Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x9</bitWidth>
            <description>Calibration Value</description>
            <name>CLP3</name>
          </field>
        </fields>
        <name>CLP3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x100</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>ADC Plus-Side General Calibration Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Calibration Value</description>
            <name>CLP2</name>
          </field>
        </fields>
        <name>CLP2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x80</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>ADC Plus-Side General Calibration Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Calibration Value</description>
            <name>CLP1</name>
          </field>
        </fields>
        <name>CLP1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x40</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>ADC Plus-Side General Calibration Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Calibration Value</description>
            <name>CLP0</name>
          </field>
        </fields>
        <name>CLP0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x20</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>ADC Minus-Side General Calibration Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Calibration Value</description>
            <name>CLMD</name>
          </field>
        </fields>
        <name>CLMD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xA</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>ADC Minus-Side General Calibration Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Calibration Value</description>
            <name>CLMS</name>
          </field>
        </fields>
        <name>CLMS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x20</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>ADC Minus-Side General Calibration Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>Calibration Value</description>
            <name>CLM4</name>
          </field>
        </fields>
        <name>CLM4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x200</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>ADC Minus-Side General Calibration Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x9</bitWidth>
            <description>Calibration Value</description>
            <name>CLM3</name>
          </field>
        </fields>
        <name>CLM3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x100</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>ADC Minus-Side General Calibration Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Calibration Value</description>
            <name>CLM2</name>
          </field>
        </fields>
        <name>CLM2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x80</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>ADC Minus-Side General Calibration Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Calibration Value</description>
            <name>CLM1</name>
          </field>
        </fields>
        <name>CLM1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x40</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>ADC Minus-Side General Calibration Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Calibration Value</description>
            <name>CLM0</name>
          </field>
        </fields>
        <name>CLM0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x20</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>ADC Status and Control Registers 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Input channel select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input.</description>
                <name>00000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input.</description>
                <name>00001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input.</description>
                <name>00010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input.</description>
                <name>00011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved.</description>
                <name>00100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved.</description>
                <name>00101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved.</description>
                <name>00110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved.</description>
                <name>00111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10000</name>
                <value>0x10</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10001</name>
                <value>0x11</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10010</name>
                <value>0x12</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10011</name>
                <value>0x13</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10100</name>
                <value>0x14</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10101</name>
                <value>0x15</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10110</name>
                <value>0x16</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10111</name>
                <value>0x17</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, Temp Sensor (single-ended) is selected as input; when DIFF=1, Temp Sensor (differential) is selected as input.</description>
                <name>11010</name>
                <value>0x1A</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input.</description>
                <name>11011</name>
                <value>0x1B</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0,VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by SC2[REFSEL].</description>
                <name>11101</name>
                <value>0x1D</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0,VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by SC2[REFSEL].</description>
                <name>11110</name>
                <value>0x1E</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module is disabled.</description>
                <name>11111</name>
                <value>0x1F</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADCH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Differential Mode Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Single-ended conversions and input channels are selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Differential conversions and input channels are selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DIFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Conversion complete interrupt is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Conversion complete interrupt is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AIEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Conversion Complete Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Conversion is not completed.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Conversion is completed.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COCO</name>
          </field>
        </fields>
        <name>SC1A</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1F</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>ADC Status and Control Registers 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Input channel select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input.</description>
                <name>00000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input.</description>
                <name>00001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input.</description>
                <name>00010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input.</description>
                <name>00011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved.</description>
                <name>00100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved.</description>
                <name>00101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved.</description>
                <name>00110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved.</description>
                <name>00111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10000</name>
                <value>0x10</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10001</name>
                <value>0x11</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10010</name>
                <value>0x12</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10011</name>
                <value>0x13</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10100</name>
                <value>0x14</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10101</name>
                <value>0x15</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10110</name>
                <value>0x16</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10111</name>
                <value>0x17</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, Temp Sensor (single-ended) is selected as input; when DIFF=1, Temp Sensor (differential) is selected as input.</description>
                <name>11010</name>
                <value>0x1A</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input.</description>
                <name>11011</name>
                <value>0x1B</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0,VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by SC2[REFSEL].</description>
                <name>11101</name>
                <value>0x1D</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0,VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by SC2[REFSEL].</description>
                <name>11110</name>
                <value>0x1E</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module is disabled.</description>
                <name>11111</name>
                <value>0x1F</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADCH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Differential Mode Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Single-ended conversions and input channels are selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Differential conversions and input channels are selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DIFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Conversion complete interrupt is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Conversion complete interrupt is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AIEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Conversion Complete Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Conversion is not completed.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Conversion is completed.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COCO</name>
          </field>
        </fields>
        <name>SC1B</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1F</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x10</addressOffset>
        <description>ADC Data Result Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Data result</description>
            <name>D</name>
          </field>
        </fields>
        <name>RA</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x14</addressOffset>
        <description>ADC Data Result Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Data result</description>
            <name>D</name>
          </field>
        </fields>
        <name>RB</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Compare Value Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Compare Value.</description>
            <name>CV</name>
          </field>
        </fields>
        <name>CV1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>Compare Value Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Compare Value.</description>
            <name>CV</name>
          </field>
        </fields>
        <name>CV2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x20</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4003D000</baseAddress>
    <description>Secure Real Time Clock</description>
    <interrupts>
      <interrupt>
        <name>RTC</name>
        <value>0x14</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>RTC_Seconds</name>
        <value>0x15</value>
      </interrupt>
    </interrupts>
    <name>RTC</name>
    <prependToName>RTC_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>RTC Time Seconds Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Time Seconds Register</description>
            <name>TSR</name>
          </field>
        </fields>
        <name>TSR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>RTC Time Prescaler Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Time Prescaler Register</description>
            <name>TPR</name>
          </field>
        </fields>
        <name>TPR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>RTC Time Alarm Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Time Alarm Register</description>
            <name>TAR</name>
          </field>
        </fields>
        <name>TAR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>RTC Time Compensation Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Time Compensation Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Time Prescaler Register overflows every 32896 clock cycles.</description>
                <name>10000000</name>
                <value>0x80</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Time Prescaler Register overflows every 32769 clock cycles.</description>
                <name>11111111</name>
                <value>0xFF</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Time Prescaler Register overflows every 32768 clock cycles.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Time Prescaler Register overflows every 32767 clock cycles.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Time Prescaler Register overflows every 32641 clock cycles.</description>
                <name>1111111</name>
                <value>0x7F</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TCR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Compensation Interval Register</description>
            <name>CIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Time Compensation Value</description>
            <name>TCV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Compensation Interval Counter</description>
            <name>CIC</name>
          </field>
        </fields>
        <name>TCR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>RTC Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Software Reset</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No effect.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Resets all RTC registers except for the SWR bit . The SWR bit is cleared by POR and by software explicitly clearing it.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SWR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Pin Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Wakeup pin is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Wakeup pin is enabled and wakeup pin asserts if the RTC interrupt asserts or the wakeup pin is turned on.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Supervisor Access</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Non-supervisor mode write accesses are not supported and generate a bus error.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Non-supervisor mode write accesses are supported.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SUP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Update Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Registers cannot be written when locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Registers can be written when locked under limited conditions.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Pin Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Wakeup pin asserts (active low, open drain) if the RTC interrupt asserts or the wakeup pin is turned on.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Wakeup pin instead outputs the RTC 32kHz clock, provided the wakeup pin is turned on and the 32kHz clock is output to other peripherals.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Oscillator Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>32.768 kHz oscillator is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>32.768 kHz oscillator is enabled. After setting this bit, wait the oscillator startup time before enabling the time counter to allow the 32.768 kHz clock time to stabilize.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>OSCE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The 32 kHz clock is output to other peripherals.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The 32 kHz clock is not output to other peripherals.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CLKO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Oscillator 16pF Load Configure</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable the load.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable the additional load.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SC16P</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Oscillator 8pF Load Configure</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable the load.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable the additional load.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SC8P</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Oscillator 4pF Load Configure</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable the load.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable the additional load.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SC4P</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Oscillator 2pF Load Configure</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable the load.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable the additional load.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SC2P</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Oscillator Test Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable oscillator test mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable oscillator test mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>OTE</name>
          </field>
        </fields>
        <name>CR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>RTC Status Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Time Invalid Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Time is valid.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Time is invalid and time counter is read as zero.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Time Overflow Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Time overflow has not occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Time overflow has occurred and time counter is read as zero.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Time Alarm Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Time alarm has not occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Time alarm has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TAF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Time Counter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Time counter is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Time counter is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TCE</name>
          </field>
        </fields>
        <name>SR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>RTC Lock Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Time Compensation Lock</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Time Compensation Register is locked and writes are ignored.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Time Compensation Register is not locked and writes complete as normal.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TCL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Control Register Lock</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Control Register is locked and writes are ignored.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Control Register is not locked and writes complete as normal.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CRL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Status Register Lock</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Status Register is locked and writes are ignored.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Status Register is not locked and writes complete as normal.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register Lock</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Lock Register is locked and writes are ignored.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Lock Register is not locked and writes complete as normal.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LRL</name>
          </field>
        </fields>
        <name>LR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>RTC Interrupt Enable Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Time Invalid Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Time invalid flag does not generate an interrupt.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Time invalid flag does generate an interrupt.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Time Overflow Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Time overflow flag does not generate an interrupt.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Time overflow flag does generate an interrupt.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Time Alarm Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Time alarm flag does not generate an interrupt.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Time alarm flag does generate an interrupt.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TAIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Time Seconds Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Seconds interrupt is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Seconds interrupt is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TSIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Pin On</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No effect.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>If the wakeup pin is enabled, then the wakeup pin will assert.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WPON</name>
          </field>
        </fields>
        <name>IER</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x7</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x24</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4003F000</baseAddress>
    <description>12-Bit Digital-to-Analog Converter</description>
    <interrupts>
      <interrupt>
        <name>DAC0</name>
        <value>0x19</value>
      </interrupt>
    </interrupts>
    <name>DAC0</name>
    <prependToName>DAC0_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>DAC Status Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Buffer Read Pointer Bottom Position Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC buffer read pointer is not equal to C2[DACBFUP].</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC buffer read pointer is equal to C2[DACBFUP].</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DACBFRPBF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Buffer Read Pointer Top Position Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC buffer read pointer is not zero.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC buffer read pointer is zero.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DACBFRPTF</name>
          </field>
        </fields>
        <name>SR</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x2</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x21</addressOffset>
        <description>DAC Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Buffer Read Pointer Bottom Flag Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC buffer read pointer bottom flag interrupt is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC buffer read pointer bottom flag interrupt is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DACBBIEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Buffer Read Pointer Top Flag Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC buffer read pointer top flag interrupt is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC buffer read pointer top flag interrupt is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DACBTIEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Low Power Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>High-Power mode</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low-Power mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LPEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Software Trigger</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC soft trigger is not valid.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC soft trigger is valid.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DACSWTRG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Trigger Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC hardware trigger is selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC software trigger is selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DACTRGSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Reference Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC selects DACREF_1 as the reference voltage.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC selects DACREF_2 as the reference voltage.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DACRFS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC system is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC system is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DACEN</name>
          </field>
        </fields>
        <name>C0</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x22</addressOffset>
        <description>DAC Control Register 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Buffer Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Buffer read pointer is disabled. The converted data is always the first word of the buffer.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Buffer read pointer is enabled. The converted data is the word that the read pointer points to. It means converted data can be from any word of the buffer.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DACBFEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Buffer Work Mode Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal mode</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>One-Time Scan mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DACBFMD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA is enabled. When DMA is enabled, the DMA request will be generated by original interrupts. The interrupts will not be presented on this module at the same time.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMAEN</name>
          </field>
        </fields>
        <name>C1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x23</addressOffset>
        <description>DAC Control Register 2</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Buffer Upper Limit</description>
            <name>DACBFUP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Buffer Read Pointer</description>
            <name>DACBFRP</name>
          </field>
        </fields>
        <name>C2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>DAC Data Low Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DATA0</description>
            <name>DATA0</name>
          </field>
        </fields>
        <name>DAT0L</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2</addressOffset>
        <description>DAC Data Low Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DATA0</description>
            <name>DATA0</name>
          </field>
        </fields>
        <name>DAT1L</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1</addressOffset>
        <description>DAC Data High Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>DATA1</description>
            <name>DATA1</name>
          </field>
        </fields>
        <name>DAT0H</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3</addressOffset>
        <description>DAC Data High Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>DATA1</description>
            <name>DATA1</name>
          </field>
        </fields>
        <name>DAT1H</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x10</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40040000</baseAddress>
    <description>Low Power Timer</description>
    <interrupts>
      <interrupt>
        <name>LPTMR0</name>
        <value>0x1C</value>
      </interrupt>
    </interrupts>
    <name>LPTMR0</name>
    <prependToName>LPTMR0_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Low Power Timer Control Status Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPTMR is disabled and internal logic is reset.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPTMR is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Mode Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Time Counter mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pulse Counter mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Free-Running Counter</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>CNR is reset whenever TCF is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CNR is reset on overflow.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TFC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Pin Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pulse Counter input source is active-high, and the CNR will increment on the rising-edge.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pulse Counter input source is active-low, and the CNR will increment on the falling-edge.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TPP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Timer Pin Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pulse counter input 0 is selected.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pulse counter input 1 is selected.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pulse counter input 2 is selected.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pulse counter input 3 is selected.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer interrupt disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer interrupt enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Compare Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The value of CNR is not equal to CMR and increments.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The value of CNR is equal to CMR and increments.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TCF</name>
          </field>
        </fields>
        <name>CSR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Low Power Timer Prescale Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Prescaler Clock Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler/glitch filter clock 0 selected.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler/glitch filter clock 1 selected.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler/glitch filter clock 2 selected.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler/glitch filter clock 3 selected.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PCS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Prescaler Bypass</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler/glitch filter is enabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler/glitch filter is bypassed.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PBYP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Prescale Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 2; glitch filter does not support this configuration.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 4; glitch filter recognizes change on input pin after 2 rising clock edges.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 8; glitch filter recognizes change on input pin after 4 rising clock edges.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 16; glitch filter recognizes change on input pin after 8 rising clock edges.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 32; glitch filter recognizes change on input pin after 16 rising clock edges.</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 64; glitch filter recognizes change on input pin after 32 rising clock edges.</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 128; glitch filter recognizes change on input pin after 64 rising clock edges.</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 256; glitch filter recognizes change on input pin after 128 rising clock edges.</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 512; glitch filter recognizes change on input pin after 256 rising clock edges.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 1024; glitch filter recognizes change on input pin after 512 rising clock edges.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 2048; glitch filter recognizes change on input pin after 1024 rising clock edges.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 4096; glitch filter recognizes change on input pin after 2048 rising clock edges.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 8192; glitch filter recognizes change on input pin after 4096 rising clock edges.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 16,384; glitch filter recognizes change on input pin after 8192 rising clock edges.</description>
                <name>1101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 32,768; glitch filter recognizes change on input pin after 16,384 rising clock edges.</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 65,536; glitch filter recognizes change on input pin after 32,768 rising clock edges.</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PRESCALE</name>
          </field>
        </fields>
        <name>PSR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Low Power Timer Compare Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Compare Value</description>
            <name>COMPARE</name>
          </field>
        </fields>
        <name>CMR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Low Power Timer Counter Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Counter Value</description>
            <name>COUNTER</name>
          </field>
        </fields>
        <name>CNR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0xC</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40045000</baseAddress>
    <description>Touch sense input</description>
    <interrupts>
      <interrupt>
        <name>TSI0</name>
        <value>0xB</value>
      </interrupt>
    </interrupts>
    <name>TSI0</name>
    <prependToName>TSI0_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>TSI General Control and Status Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CURSW</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The current source pair are not swapped.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The current source pair are swapped.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CURSW</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Scan Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Scan not complete.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Scan complete.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EOSF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Scan In Progress Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No scan in progress.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Scan in progress.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SCNIP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Scan Trigger Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Software trigger scan.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware trigger scan.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>STM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TSI STOP Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TSI is disabled when MCU goes into low power mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Allows TSI to continue running in all low power modes.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>STPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Touch Sensing Input Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TSI interrupt is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TSI interrupt is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TSIIEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Touch Sensing Input Module Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TSI module disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TSI module enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TSIEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>NSCN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Once per electrode</description>
                <name>00000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Twice per electrode</description>
                <name>00001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>3 times per electrode</description>
                <name>00010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 times per electrode</description>
                <name>00011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>5 times per electrode</description>
                <name>00100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>6 times per electrode</description>
                <name>00101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>7 times per electrode</description>
                <name>00110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 times per electrode</description>
                <name>00111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>9 times per electrode</description>
                <name>01000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>10 times per electrode</description>
                <name>01001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>11 times per electrode</description>
                <name>01010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>12 times per electrode</description>
                <name>01011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>13 times per electrode</description>
                <name>01100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>14 times per electrode</description>
                <name>01101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>15 times per electrode</description>
                <name>01110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16 times per electrode</description>
                <name>01111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>17 times per electrode</description>
                <name>10000</name>
                <value>0x10</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>18 times per electrode</description>
                <name>10001</name>
                <value>0x11</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>19 times per electrode</description>
                <name>10010</name>
                <value>0x12</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>20 times per electrode</description>
                <name>10011</name>
                <value>0x13</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>21 times per electrode</description>
                <name>10100</name>
                <value>0x14</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>22 times per electrode</description>
                <name>10101</name>
                <value>0x15</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>23 times per electrode</description>
                <name>10110</name>
                <value>0x16</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>24 times per electrode</description>
                <name>10111</name>
                <value>0x17</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>25 times per electrode</description>
                <name>11000</name>
                <value>0x18</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>26 times per electrode</description>
                <name>11001</name>
                <value>0x19</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>27 times per electrode</description>
                <name>11010</name>
                <value>0x1A</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>28 times per electrode</description>
                <name>11011</name>
                <value>0x1B</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>29 times per electrode</description>
                <name>11100</name>
                <value>0x1C</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>30 times per electrode</description>
                <name>11101</name>
                <value>0x1D</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>31 times per electrode</description>
                <name>11110</name>
                <value>0x1E</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>32 times per electrode</description>
                <name>11111</name>
                <value>0x1F</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>NSCN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>PS</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Electrode Oscillator Frequency divided by 1</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Electrode Oscillator Frequency divided by 2</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Electrode Oscillator Frequency divided by 4</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Electrode Oscillator Frequency divided by 8</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Electrode Oscillator Frequency divided by 16</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Electrode Oscillator Frequency divided by 32</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Electrode Oscillator Frequency divided by 64</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Electrode Oscillator Frequency divided by 128</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>EXTCHRG</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>500 nA.</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1 uA.</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2 uA.</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 uA.</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 uA.</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16 uA.</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>32 uA.</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>64 uA.</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EXTCHRG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>DVOLT</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DV = 1.026 V; VP = 1.328 V; Vm = 0.302 V.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DV = 0.592 V; VP = 1.111 V; Vm = 0.519 V.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DV = 0.342 V; VP = 0.986 V; Vm = 0.644 V.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DV = 0.197 V; VP = 0.914 V; Vm = 0.716 V.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DVOLT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>REFCHRG</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>500 nA.</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1 uA.</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2 uA.</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 uA.</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 uA.</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16 uA.</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>32 uA.</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>64 uA.</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>REFCHRG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>TSI analog modes setup and status bits.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set TSI in capacitive sensing(non-noise detection) mode.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set TSI analog to work in single threshold noise detection mode and the frequency limitation circuit is disabled.</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set TSI analog to work in single threshold noise detection mode and the frequency limitation circuit is enabled to work in higher frequencies operations.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set TSI analog to work in automatic noise detection mode.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End-of-scan or Out-of-Range Interrupt Selection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Out-of-range interrupt is allowed.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>End-of-scan interrupt is allowed.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ESOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Out of Range Flag.</description>
            <name>OUTRGF</name>
          </field>
        </fields>
        <name>GENCS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>TSI DATA Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>TSI Conversion Counter Value</description>
            <name>TSICNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Software Trigger Start</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No effect.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Start a scan to determine which channel is specified by TSI_DATA[TSICH].</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SWTS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Transfer Enabled</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt is selected when the interrupt enable bit is set and the corresponding TSI events assert.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA transfer request is selected when the interrupt enable bit is set and the corresponding TSI events assert.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>TSICH</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 0.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 1.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 2.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 3.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 4.</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 5.</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 6.</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 7.</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 8.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 9.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 10.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 11.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 12.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 13.</description>
                <name>1101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 14.</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel 15.</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TSICH</name>
          </field>
        </fields>
        <name>DATA</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>TSI Threshold Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>TSI Wakeup Channel Low-threshold</description>
            <name>THRESL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>TSI Wakeup Channel High-threshold</description>
            <name>THRESH</name>
          </field>
        </fields>
        <name>TSHD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1108</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40047000</baseAddress>
    <description>System Integration Module</description>
    <interrupts></interrupts>
    <name>SIM</name>
    <prependToName>SIM_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>System Options Register 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>32K oscillator clock output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>ERCLK32K is not output.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ERCLK32K is output on PTB3.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>OSC32KOUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>32K Oscillator Clock Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>32kHz oscillator (OSC32KCLK)</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RTC_CLKIN</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPO 1kHz</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>OSC32KSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>This bit control the function of RF_ACTIVE on PTC1/PTC19 ALT7</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Radio active status is output from RF_ACTIVE</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MCU low power status is output from RF_ACTIVE. Output logic is high when MCU is in STOP, VLPS, LLSx or VLLSx modes and low when not.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SIM_MISCTL</name>
          </field>
        </fields>
        <name>SOPT1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1004</addressOffset>
        <description>System Options Register 2</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>CLKOUT select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>OSCERCLK DIV2</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>OSCERCLK DIV4</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPO clock 1 kHz</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MCGIRCLK</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>OSCERCLK DIV8</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>OSCERCLK</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CLKOUTSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>TPM Clock Source Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MCGFLLCLK clock</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>OSCERCLK clock</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MCGIRCLK clock</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TPMSRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>LPUART0 Clock Source Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MCGFLLCLK clock</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>OSCERCLK clock</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MCGIRCLK clock</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LPUART0SRC</name>
          </field>
        </fields>
        <name>SOPT2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x100C</addressOffset>
        <description>System Options Register 4</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TPM1 Channel 0 Input Capture Source Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM1_CH0 signal</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMP0 output</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TPM1CH0SRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TPM2 Channel 0 Input Capture Source Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM2_CH0 signal</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMP0 output</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TPM2CH0SRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TPM0 External Clock Pin Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM0 external clock driven by TPM_CLKIN0 pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM0 external clock driven by TPM_CLKIN1 pin.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TPM0CLKSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TPM1 External Clock Pin Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM1 external clock driven by TPM_CLKIN0 pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM1 external clock driven by TPM_CLKIN1 pin.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TPM1CLKSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TPM2 External Clock Pin Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM2 external clock driven by TPM_CLKIN0 pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM2 external clock driven by TPM_CLKIN1 pin.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TPM2CLKSEL</name>
          </field>
        </fields>
        <name>SOPT4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1010</addressOffset>
        <description>System Options Register 5</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>LPUART0 Transmit Data Source Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPUART0_TX pin</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPUART0_TX pin modulated with TPM1 channel 0 output</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPUART0_TX pin modulated with TPM2 channel 0 output</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LPUART0TXSRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPUART0 Receive Data Source Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPUART_RX pin</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMP0 output</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LPUART0RXSRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPUART0 Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain is disabled on LPUART0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain is enabled on LPUART0.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LPUART0ODE</name>
          </field>
        </fields>
        <name>SOPT5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1018</addressOffset>
        <description>System Options Register 7</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>ADC0 Trigger Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External trigger pin input (EXTRG_IN)</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMP0 output</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PIT trigger 0</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PIT trigger 1</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM0 overflow</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM1 overflow</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TPM2 overflow</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RTC alarm</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RTC seconds</description>
                <name>1101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPTMR0 trigger</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Radio TSM</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC0TRGSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC0 Pretrigger Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pre-trigger ADHDWTSA is selected, thus ADC0 will use ADC0_SC1A configuration for the next ADC conversion and store the result in ADC0_RA register.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pre-trigger ADHDWTSB is selected, thus ADC0 will use ADC0_SC1B configuration for the next ADC conversion and store the result in ADC0_RB register.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC0PRETRGSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC0 Alternate Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC ADHWT trigger comes from TPM1 channel 0 and channel1. Prior to the assertion of TPM1 channel 0, a pre-trigger pulse will be sent to ADHWTSA to initiate an ADC acquisition using ADCx_SC1A configuration and store ADC conversion in ADCx_RA Register. Prior to the assertion of TPM1 channel 1 a pre-trigger pulse will be sent to ADHWTSB to initiate an ADC acquisition using ADCx_SC1Bconfiguration and store ADC conversion in ADCx_RB Register.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADC ADHWT trigger comes from a peripheral event selected by ADC0TRGSEL bits.ADC0PRETRGSEL bit will select the optional ADHWTSA or ADHWTSB select lines for choosing the ADCx_SC1x config and ADCx_Rx result regsiter to store the ADC conversion.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC0ALTTRGEN</name>
          </field>
        </fields>
        <name>SOPT7</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1024</addressOffset>
        <description>System Device Identification Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Pin count Identification</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>32-pin</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>48-pin</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CSP</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PINID</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Device Die Number</description>
            <name>DIEID</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Device Revision Number</description>
            <name>REVID</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>System SRAM Size</description>
            <name>SRAMSIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Kinetis Series ID</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>KW family</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SERIESID</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Kinetis Sub-Family ID.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>KWx0 Subfamily</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>KWx1 Subfamily</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>KWx2 Subfamily</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>KWx3 Subfamily</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SUBFAMID</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Kinetis family ID</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>KW2x Family (802.15.4/ZigBee)</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>KW3x Family (BTLE)</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>KW4x Family (802.15.4/ZigBee, BTLE)</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAMID</name>
          </field>
        </fields>
        <name>SDID</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5F0000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1034</addressOffset>
        <description>System Clock Gating Control Register 4</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CMT Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CMT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C0 Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>I2C0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C1 Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>I2C1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CMP</name>
          </field>
        </fields>
        <name>SCGC4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xF0000030</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1038</addressOffset>
        <description>System Clock Gating Control Register 5</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low Power Timer Access Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Access disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Access enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LPTMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TSI Access Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Access disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Access enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TSI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Port A Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PORTA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Port B Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PORTB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Port C Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PORTC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPUART0 Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LPUART0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LTC Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LTC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RSIM Clock Gate Control</description>
            <name>RSIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DCDC Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DCDC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BTLL System Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BTLL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PHY Digital Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PHYDIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ZigBee Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ZigBee</name>
          </field>
        </fields>
        <name>SCGC5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x2000182</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x103C</addressOffset>
        <description>System Clock Gating Control Register 6</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flash Memory Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Mux Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMAMUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TRNG Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRNG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SPI0 Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SPI0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SPI1 Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SPI1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PIT Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PIT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TPM0 Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TPM0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TPM1 Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TPM1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TPM2 Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TPM2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC0 Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTC Access Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Access and interrupts disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Access and interrupts enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RTC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC0 Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DAC0</name>
          </field>
        </fields>
        <name>SCGC6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1040</addressOffset>
        <description>System Clock Gating Control Register 7</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMA</name>
          </field>
        </fields>
        <name>SCGC7</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x100</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1044</addressOffset>
        <description>System Clock Divider Register 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Clock 4 Output Divider value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-1.</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-2.</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-3.</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-4.</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-5.</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-6.</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-7.</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-8.</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>OUTDIV4</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Clock 1 Output Divider value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-1.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-2.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-3.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-4.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-5.</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-6.</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-7.</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-8.</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-9.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-10.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-11.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-12.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-13.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-14.</description>
                <name>1101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-15.</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-16.</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>OUTDIV1</name>
          </field>
        </fields>
        <name>CLKDIV1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x10000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x104C</addressOffset>
        <description>Flash Configuration Register 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flash Disable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Flash is enabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Flash is disabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLASHDIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flash Doze</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Flash remains enabled during Doze mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Flash is disabled for the duration of Doze mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLASHDOZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Program Flash Size</description>
            <name>PFSIZE</name>
          </field>
        </fields>
        <name>FCFG1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xF000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1050</addressOffset>
        <description>Flash Configuration Register 2</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>This field concatenated with leading zeros plus the value of the MAXADDR1 field indicates the first invalid address of the second program flash block (flash block 1)</description>
            <name>MAXADDR1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Max Address lock</description>
            <name>MAXADDR0</name>
          </field>
        </fields>
        <name>FCFG2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x7FFF0000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1058</addressOffset>
        <description>Unique Identification Register Mid-High</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Unique Identification</description>
            <name>UID</name>
          </field>
        </fields>
        <name>UIDMH</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x105C</addressOffset>
        <description>Unique Identification Register Mid Low</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Unique Identification</description>
            <name>UID</name>
          </field>
        </fields>
        <name>UIDML</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1060</addressOffset>
        <description>Unique Identification Register Low</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Unique Identification</description>
            <name>UID</name>
          </field>
        </fields>
        <name>UIDL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1100</addressOffset>
        <description>COP Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>COP Windowed Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal mode</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Windowed mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COPW</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>COP Clock Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>COP configured for short timeout</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>COP configured for long timeout</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COPCLKS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>COP Watchdog Timeout</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>COP disabled</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>COP timeout after 25 cycles for short timeout or 213 cycles for long timeout</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>COP timeout after 28 cycles for short timeout or 216 cycles for long timeout</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>COP timeout after 210 cycles for short timeout or 218 cycles for long timeout</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COPT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>COP Stop Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>COP is disabled and the counter is reset in Stop modes</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>COP is enabled in Stop modes</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COPSTPEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>COP Debug Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>COP is disabled and the counter is reset in Debug mode</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>COP is enabled in Debug mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COPDBGEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>COP Clock Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPO clock (1 kHz)</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MCGIRCLK</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>OSCERCLK</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COPCLKSEL</name>
          </field>
        </fields>
        <name>COPC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xC</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1104</addressOffset>
        <description>Service COP</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Service COP Register</description>
            <name>SRVCOP</name>
          </field>
        </fields>
        <name>SRVCOP</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0xA4</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40049000</baseAddress>
    <description>Pin Control and Interrupts</description>
    <groupName>PORT</groupName>
    <interrupts>
      <interrupt>
        <name>PORTA</name>
        <value>0x1E</value>
      </interrupt>
    </interrupts>
    <name>PORTA</name>
    <prependToName>PORTA_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x707</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x706</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x707</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR7</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR8</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR9</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR10</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR11</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR12</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR13</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR14</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR15</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR16</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR17</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR18</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR19</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR20</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR21</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR22</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR23</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR24</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR25</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR26</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR27</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR28</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x74</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR29</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x78</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR30</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR31</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x80</addressOffset>
        <description>Global Pin Control Low Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Data</description>
            <name>GPWD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is not updated with the value in GPWD.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is updated with the value in GPWD.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPWE</name>
          </field>
        </fields>
        <name>GPCLR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x84</addressOffset>
        <description>Global Pin Control High Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Data</description>
            <name>GPWD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is not updated with the value in GPWD.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is updated with the value in GPWD.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPWE</name>
          </field>
        </fields>
        <name>GPCHR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA0</addressOffset>
        <description>Interrupt Status Flag Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>ISFR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0xA4</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4004A000</baseAddress>
    <description>Pin Control and Interrupts</description>
    <groupName>PORT</groupName>
    <interrupts>
      <interrupt>
        <name>PORTB_PORTC</name>
        <value>0x1F</value>
      </interrupt>
    </interrupts>
    <name>PORTB</name>
    <prependToName>PORTB_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR7</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR8</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR9</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR10</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR11</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR12</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR13</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR14</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR15</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR16</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR17</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR18</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x715</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR19</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR20</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR21</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR22</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR23</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR24</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR25</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR26</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR27</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR28</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x74</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR29</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x78</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR30</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR31</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x80</addressOffset>
        <description>Global Pin Control Low Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Data</description>
            <name>GPWD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is not updated with the value in GPWD.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is updated with the value in GPWD.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPWE</name>
          </field>
        </fields>
        <name>GPCLR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x84</addressOffset>
        <description>Global Pin Control High Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Data</description>
            <name>GPWD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is not updated with the value in GPWD.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is updated with the value in GPWD.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPWE</name>
          </field>
        </fields>
        <name>GPCHR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA0</addressOffset>
        <description>Interrupt Status Flag Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>ISFR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0xA4</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4004B000</baseAddress>
    <description>Pin Control and Interrupts</description>
    <groupName>PORT</groupName>
    <interrupts>
      <interrupt>
        <name>PORTB_PORTC</name>
        <value>0x1F</value>
      </interrupt>
    </interrupts>
    <name>PORTC</name>
    <prependToName>PORTC_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR7</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR8</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR9</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR10</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR11</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR12</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR13</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR14</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR15</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR16</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR17</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR18</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR19</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR20</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR21</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR22</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR23</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR24</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR25</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR26</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR27</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR28</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x74</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR29</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x78</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR30</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (Alternative 0) (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt Status Flag (ISF) is disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ISF flag and Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR31</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x80</addressOffset>
        <description>Global Pin Control Low Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Data</description>
            <name>GPWD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is not updated with the value in GPWD.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is updated with the value in GPWD.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPWE</name>
          </field>
        </fields>
        <name>GPCLR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x84</addressOffset>
        <description>Global Pin Control High Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Data</description>
            <name>GPWD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is not updated with the value in GPWD.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is updated with the value in GPWD.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPWE</name>
          </field>
        </fields>
        <name>GPCHR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA0</addressOffset>
        <description>Interrupt Status Flag Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>ISFR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x18</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40054000</baseAddress>
    <description>Universal Asynchronous Receiver/Transmitter</description>
    <interrupts>
      <interrupt>
        <name>LPUART0</name>
        <value>0xC</value>
      </interrupt>
    </interrupts>
    <name>LPUART0</name>
    <prependToName>LPUART0_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>LPUART Baud Rate Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>Baud Rate Modulo Divisor.</description>
            <name>SBR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Bit Number Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>One stop bit.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Two stop bits.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SBNS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Input Active Edge Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware interrupts from LPUART_STAT[RXEDGIF] disabled (use polling).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware interrupt requested when LPUART_STAT[RXEDGIF] flag is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXEDGIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LIN Break Detect Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware interrupts from LPUART_STAT[LBKDIF] disabled (use polling).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware interrupt requested when LPUART_STAT[LBKDIF] flag is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LBKDIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Resynchronization Disable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Resynchronization during received data word is supported</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Resynchronization during received data word is disabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RESYNCDIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Both Edge Sampling</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receiver samples input data using the rising edge of the baud rate clock.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receiver samples input data using the rising and falling edge of the baud rate clock.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BOTHEDGE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Match Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Address Match Wakeup</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Idle Match Wakeup</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Match On and Match Off</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables RWU on Data Match and Match On/Off for transmitter CTS input</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MATCFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Full DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RDMAE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmitter DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TDMAE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Oversampling Ratio</description>
            <name>OSR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>10-bit Mode select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receiver and transmitter use 8-bit or 9-bit data characters.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receiver and transmitter use 10-bit data characters.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>M10</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Match Address Mode Enable 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables automatic address matching or data matching mode for MATCH[MA2].</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MAEN2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Match Address Mode Enable 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables automatic address matching or data matching mode for MATCH[MA1].</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MAEN1</name>
          </field>
        </fields>
        <name>BAUD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xF000004</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>LPUART Status Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Match 2 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Received data is not equal to MA2</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Received data is equal to MA2</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MA2F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Match 1 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Received data is not equal to MA1</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Received data is equal to MA1</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MA1F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Parity Error Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No parity error.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Parity error.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Framing Error Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No framing error detected. This does not guarantee the framing is correct.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Framing error.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Noise Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No noise detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Noise detected in the received character in LPUART_DATA.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>NF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Overrun Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No overrun.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive overrun (new LPUART data lost).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>OR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Idle Line Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No idle line detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Idle line was detected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IDLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Data Register Full Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive data buffer empty.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive data buffer full.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RDRF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmission Complete Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmitter active (sending data, a preamble, or a break).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmitter idle (transmission activity complete).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Data Register Empty Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit data buffer full.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit data buffer empty.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TDRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Active Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPUART receiver idle waiting for a start bit.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPUART receiver active (LPUART_RX input not idle).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RAF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LIN Break Detection Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Break character is detected at length 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Break character is detected at length of 11 bit times (if M = 0, SBNS = 0) or 12 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 14 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 15 (if M10 = 1, SNBS = 1).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LBKDE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Break Character Generation Length</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Break character is transmitted with length of 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Break character is transmitted with length of 13 bit times (if M = 0, SBNS = 0) or 14 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 15 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 16 (if M10 = 1, SNBS = 1).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BRK13</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Wake Up Idle Detect</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not get set when an address does not match.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does get set when an address does not match.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RWUID</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Data Inversion</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive data not inverted.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive data inverted.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXINV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MSB First</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE].</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MSBF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPUART_RX Pin Active Edge Interrupt Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No active edge on the receive pin has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>An active edge on the receive pin has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXEDGIF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LIN Break Detect Interrupt Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No LIN break character has been detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LIN break character has been detected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LBKDIF</name>
          </field>
        </fields>
        <name>STAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xC00000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>LPUART Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Parity Type</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Even parity.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Odd parity.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Parity Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No hardware parity generation or checking.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Parity enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Idle Line Type Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Idle character bit count starts after start bit.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Idle character bit count starts after stop bit.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ILT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Wakeup Method Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configures RWU for idle-line wakeup.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configures RWU with address-mark wakeup.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WAKE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-Bit or 8-Bit Mode Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receiver and transmitter use 8-bit data characters.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receiver and transmitter use 9-bit data characters.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>M</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Source Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the LPUART_RX pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Single-wire LPUART mode where the LPUART_TX pin is connected to the transmitter output and receiver input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RSRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Doze Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPUART is enabled in Doze mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPUART is disabled in Doze mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DOZEEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Loop Mode Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation - LPUART_RX and LPUART_TX use separate pins.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LOOPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Idle Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>1 idle character</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2 idle characters</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 idle characters</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 idle characters</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16 idle characters</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>32 idle characters</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>64 idle characters</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>128 idle characters</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IDLECFG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Match 2 Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>MA2F interrupt disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MA2F interrupt enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MA2IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Match 1 Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>MA1F interrupt disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MA1F interrupt enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MA1IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Send Break</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal transmitter operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Queue break character(s) to be sent.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SBK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Wakeup Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal receiver operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPUART receiver in standby waiting for wakeup condition.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RWU</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receiver disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receiver enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmitter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmitter disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmitter enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Idle Line Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware interrupts from IDLE disabled; use polling.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware interrupt requested when IDLE flag is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ILIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware interrupts from RDRF disabled; use polling.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware interrupt requested when RDRF flag is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmission Complete Interrupt Enable for</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware interrupts from TC disabled; use polling.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware interrupt requested when TC flag is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TCIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware interrupts from TDRE disabled; use polling.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware interrupt requested when TDRE flag is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Parity Error Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PF interrupts disabled; use polling).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware interrupt requested when PF is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PEIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Framing Error Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FE interrupts disabled; use polling.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware interrupt requested when FE is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FEIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Noise Error Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>NF interrupts disabled; use polling.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware interrupt requested when NF is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>NEIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Overrun Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>OR interrupts disabled; use polling.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware interrupt requested when OR is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ORIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Data Inversion</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit data not inverted.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit data inverted.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXINV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPUART_TX Pin Direction in Single-Wire Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPUART_TX pin is an input in single-wire mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPUART_TX pin is an output in single-wire mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Bit 9 / Transmit Bit 8</description>
            <name>R9T8</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Bit 8 / Transmit Bit 9</description>
            <name>R8T9</name>
          </field>
        </fields>
        <name>CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>LPUART Data Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read receive data buffer 0 or write transmit data buffer 0.</description>
            <name>R0T0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read receive data buffer 1 or write transmit data buffer 1.</description>
            <name>R1T1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read receive data buffer 2 or write transmit data buffer 2.</description>
            <name>R2T2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read receive data buffer 3 or write transmit data buffer 3.</description>
            <name>R3T3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read receive data buffer 4 or write transmit data buffer 4.</description>
            <name>R4T4</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read receive data buffer 5 or write transmit data buffer 5.</description>
            <name>R5T5</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read receive data buffer 6 or write transmit data buffer 6.</description>
            <name>R6T6</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read receive data buffer 7 or write transmit data buffer 7.</description>
            <name>R7T7</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read receive data buffer 8 or write transmit data buffer 8.</description>
            <name>R8T8</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read receive data buffer 9 or write transmit data buffer 9.</description>
            <name>R9T9</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Idle Line</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receiver was not idle before receiving this character.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receiver was idle before receiving this character.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IDLINE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Buffer Empty</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive buffer contains valid data.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive buffer is empty, data returned on read is not valid.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXEMPT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Frame Error / Transmit Special Character</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dataword was received without a frame error on read, transmit a normal character on write.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dataword was received with a frame error, transmit an idle or break character on transmit.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FRETSC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>The current received dataword contained in DATA[R9:R0] was received with a parity error.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dataword was received without a parity error.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dataword was received with a parity error.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PARITYE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>The current received dataword contained in DATA[R9:R0] was received with noise.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dataword was received without noise.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The data was received with noise.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>NOISY</name>
          </field>
        </fields>
        <name>DATA</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>LPUART Match Address Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>Match Address 1</description>
            <name>MA1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>Match Address 2</description>
            <name>MA2</name>
          </field>
        </fields>
        <name>MATCH</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>LPUART Modem IrDA Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmitter clear-to-send enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>CTS has no effect on the transmitter.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXCTSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmitter request-to-send enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The transmitter has no effect on RTS.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXRTSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmitter request-to-send polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmitter RTS is active low.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmitter RTS is active high.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXRTSPOL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver request-to-send enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The receiver has no effect on RTS.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RTS assertion is configured by the RTSWATER field</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXRTSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit CTS Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>CTS input is sampled at the start of each character.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CTS input is sampled when the transmitter is idle.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXCTSC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit CTS Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>CTS input is the LPUART_CTS pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CTS input is the inverted Receiver Match result.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXCTSSRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Transmitter narrow pulse</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/OSR.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2/OSR.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>3/OSR.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4/OSR.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TNP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Infrared enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>IR disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IR enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IREN</name>
          </field>
        </fields>
        <name>MODIR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x8FC</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40058000</baseAddress>
    <description>LTC</description>
    <interrupts>
      <interrupt>
        <name>LTC0</name>
        <value>0x17</value>
      </interrupt>
    </interrupts>
    <name>LTC0</name>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>LTC Mode Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Encrypt/Decrypt. This bit selects encryption or decryption.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Decrypt.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Encrypt.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ENC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ICV Checking / Test AES fault detection</description>
            <name>ICV_TEST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Algorithm State</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Update</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Initialize</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Finalize</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Initialize/Finalize</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x9</bitWidth>
            <description>Additional Algorithm information</description>
            <name>AAI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Algorithm. This field specifies which algorithm is being selected.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>AES</description>
                <name>00010000</name>
                <value>0x10</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ALG</name>
          </field>
        </fields>
        <name>LTC_MD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>LTC Key Size Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Key Size. This is the size of a Key measured in bytes</description>
            <name>KS</name>
          </field>
        </fields>
        <name>LTC_KS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x10</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>LTC Data Size Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Data Size</description>
            <name>DS</name>
          </field>
        </fields>
        <name>LTC_DS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>LTC ICV Size Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>ICV Size, in Bytes.</description>
            <name>ICVS</name>
          </field>
        </fields>
        <name>LTC_ICVS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>LTC Command Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Reset All Internal Logic</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do Not Reset</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset all CHAs in use by this CCB.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Reset AESA. Writing a 1 to this bit resets the AES Accelerator core engine.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do Not Reset</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset AES Accelerator</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AES</name>
          </field>
        </fields>
        <name>LTC_COM</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>LTC Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Mask. Once this bit is set, it can only be cleared by hard reset.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt not masked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt masked</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Input FIFO DMA Enable.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Request and Done signals disabled for the Input FIFO.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Request and Done signals enabled for the Input FIFO.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Input FIFO DMA Request Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request size is 1 entry.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request size is 4 entries.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IFR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Output FIFO DMA Enable.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Request and Done signals disabled for the Output FIFO.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA Request and Done signals enabled for the Output FIFO.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>OFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Output FIFO DMA Request Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request size is 1 entry.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request size is 4 entries.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>OFR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Input FIFO Byte Swap. Byte swap all data that is written to the Input FIFO.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do Not Byte Swap Data.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Byte Swap Data.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IFS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Output FIFO Byte Swap. Byte swap all data that is read from the Onput FIFO.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do Not Byte Swap Data.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Byte Swap Data.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>OFS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Key Register Input Byte Swap</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do Not Byte Swap Data.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Byte Swap Data.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>KIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Key Register Output Byte Swap</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do Not Byte Swap Data.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Byte Swap Data.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>KOS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context Register Input Byte Swap</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do Not Byte Swap Data.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Byte Swap Data.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Context Register Output Byte Swap</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do Not Byte Swap Data.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Byte Swap Data.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Key Register Access Lock</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Key Register is readable.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Key Register is not readable.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>KAL</name>
          </field>
        </fields>
        <name>LTC_CTL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>LTC Clear Written Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear the Mode Register. Writing a one to this bit causes the Mode Register to be cleared.</description>
            <name>CM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear the Data Size Register</description>
            <name>CDS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear the ICV Size Register. Writing a one to this bit causes the ICV Size Register to be cleared.</description>
            <name>CICV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear the Context Register. Writing a one to this bit causes the Context Register to be cleared.</description>
            <name>CCR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear the Key Register</description>
            <name>CKR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear Output FIFO. Writing a 1 to this bit causes the Output FIFO to be cleared.</description>
            <name>COF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear Input FIFO. Writing a 1 to this bit causes the Input Data FIFO.</description>
            <name>CIF</name>
          </field>
        </fields>
        <name>LTC_CW</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>LTC Status Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AESA Busy</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>AESA Idle</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>AESA Busy.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Done Interrupt</description>
            <name>DI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error Interrupt</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Not Error.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Error Interrupt.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EI</name>
          </field>
        </fields>
        <name>LTC_STA</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x4C</addressOffset>
        <description>LTC Error Status Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Error ID 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mode Error</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data Size Error</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Key Size Error</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data Arrived out of Sequence Error</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ICV Check Failed</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal Hardware Failure</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CCM AAD Size Error (either 1. AAD flag in B0 =1 and no AAD type provided, 2. AAD flag in B0 = 0 and AAD povided, or 3. AAD flag in B0 =1 and not enough AAD provided - expecting more based on AAD size.)</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invalid Crypto Engine Selected</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ERRID1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>algorithms. The algorithms field indicates which algorithm is asserting an error. Others reserved</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LTC General Error</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>AES</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CL1</name>
          </field>
        </fields>
        <name>LTC_ESTA</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>LTC AAD Size Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>AAD size in Bytes, mod 16.</description>
            <name>AADSZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AAD Last. Only AAD data will be written into the Input FIFO.</description>
            <name>AL</name>
          </field>
        </fields>
        <name>LTC_AADSZ</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x100</addressOffset>
        <description>LTC Context Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CTX</description>
            <name>CTX</name>
          </field>
        </fields>
        <name>LTC_CTX_0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x104</addressOffset>
        <description>LTC Context Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CTX</description>
            <name>CTX</name>
          </field>
        </fields>
        <name>LTC_CTX_1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x108</addressOffset>
        <description>LTC Context Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CTX</description>
            <name>CTX</name>
          </field>
        </fields>
        <name>LTC_CTX_2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10C</addressOffset>
        <description>LTC Context Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CTX</description>
            <name>CTX</name>
          </field>
        </fields>
        <name>LTC_CTX_3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x110</addressOffset>
        <description>LTC Context Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CTX</description>
            <name>CTX</name>
          </field>
        </fields>
        <name>LTC_CTX_4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x114</addressOffset>
        <description>LTC Context Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CTX</description>
            <name>CTX</name>
          </field>
        </fields>
        <name>LTC_CTX_5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x118</addressOffset>
        <description>LTC Context Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CTX</description>
            <name>CTX</name>
          </field>
        </fields>
        <name>LTC_CTX_6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x11C</addressOffset>
        <description>LTC Context Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CTX</description>
            <name>CTX</name>
          </field>
        </fields>
        <name>LTC_CTX_7</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x120</addressOffset>
        <description>LTC Context Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CTX</description>
            <name>CTX</name>
          </field>
        </fields>
        <name>LTC_CTX_8</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x124</addressOffset>
        <description>LTC Context Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CTX</description>
            <name>CTX</name>
          </field>
        </fields>
        <name>LTC_CTX_9</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x128</addressOffset>
        <description>LTC Context Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CTX</description>
            <name>CTX</name>
          </field>
        </fields>
        <name>LTC_CTX_10</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x12C</addressOffset>
        <description>LTC Context Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CTX</description>
            <name>CTX</name>
          </field>
        </fields>
        <name>LTC_CTX_11</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x130</addressOffset>
        <description>LTC Context Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CTX</description>
            <name>CTX</name>
          </field>
        </fields>
        <name>LTC_CTX_12</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x134</addressOffset>
        <description>LTC Context Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CTX</description>
            <name>CTX</name>
          </field>
        </fields>
        <name>LTC_CTX_13</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x138</addressOffset>
        <description>LTC Context Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CTX</description>
            <name>CTX</name>
          </field>
        </fields>
        <name>LTC_CTX_14</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x13C</addressOffset>
        <description>LTC Context Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>CTX</description>
            <name>CTX</name>
          </field>
        </fields>
        <name>LTC_CTX_15</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x200</addressOffset>
        <description>LTC Key Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>KEY</description>
            <name>KEY</name>
          </field>
        </fields>
        <name>LTC_KEY_0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x204</addressOffset>
        <description>LTC Key Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>KEY</description>
            <name>KEY</name>
          </field>
        </fields>
        <name>LTC_KEY_1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x208</addressOffset>
        <description>LTC Key Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>KEY</description>
            <name>KEY</name>
          </field>
        </fields>
        <name>LTC_KEY_2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20C</addressOffset>
        <description>LTC Key Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>KEY</description>
            <name>KEY</name>
          </field>
        </fields>
        <name>LTC_KEY_3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x4F4</addressOffset>
        <description>LTC Version ID 2 Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>ECO revision number.</description>
            <name>ECO_REV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Architectural ERA.</description>
            <name>ARCH_ERA</name>
          </field>
        </fields>
        <name>LTC_VID2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x7C0</addressOffset>
        <description>LTC FIFO Status Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Input FIFO Level. These bits indicate the current number of entries in the Input FIFO.</description>
            <name>IFL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Input FIFO Full. The Input FIFO is full and should not be written to.</description>
            <name>IFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Output FIFO Level. These bits indicate the current number of entries in the Output FIFO.</description>
            <name>OFL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Output FIFO Full. The Output FIFO is full and should not be written to.</description>
            <name>OFF</name>
          </field>
        </fields>
        <name>LTC_FIFOSTA</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x7E0</addressOffset>
        <description>LTC Input Data FIFO</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>IFIFO</description>
            <name>IFIFO</name>
          </field>
        </fields>
        <name>LTC_IFIFO</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x7F0</addressOffset>
        <description>LTC Output Data FIFO</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Output FIFO</description>
            <name>OFIFO</name>
          </field>
        </fields>
        <name>LTC_OFIFO</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x8F0</addressOffset>
        <description>LTC Version ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Minor revision number.</description>
            <name>MIN_REV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Major revision number.</description>
            <name>MAJ_REV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>no description available</description>
            <name>IP_ID</name>
          </field>
        </fields>
        <name>LTC_VID1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x340100</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x8F8</addressOffset>
        <description>LTC CHA Version ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>AES Revision Number</description>
            <name>AESREV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>AES Version ID</description>
            <name>AESVID</name>
          </field>
        </fields>
        <name>LTC_CHAVID</name>
        <resetMask>0xFFFF00FF</resetMask>
        <resetValue>0x51</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x14</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40059000</baseAddress>
    <description>Radio System Integration Module</description>
    <interrupts>
      <interrupt>
        <name>BTLL_RSIM</name>
        <value>0x18</value>
      </interrupt>
    </interrupts>
    <name>RSIM</name>
    <prependToName>RSIM_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>RSIM Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BLE Ref Osc (Sysclk) Request Enable</description>
            <name>BLE_RF_OSC_REQ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BLE Ref Osc (Sysclk) Request Status</description>
            <name>BLE_RF_OSC_REQ_STAT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BLE Ref Osc (Sysclk) Request Interrupt Enable</description>
            <name>BLE_RF_OSC_REQ_INT_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BLE Ref Osc (Sysclk) Request Interrupt Flag</description>
            <name>BLE_RF_OSC_REQ_INT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>RF Ref Osc Enable [3:0]</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RF Ref Osc will be controlled by the SoC or the BLE link layer</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RF Ref Osc on in Run/Wait</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RF Ref Osc on in Stop</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RF Ref Osc on in VLPR/VLPW</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RF Ref Osc on in VLPS</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RF_OSC_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Gasket Bypass Override Enable</description>
            <name>GASKET_BYPASS_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Gasket Bypass Override</description>
            <name>GASKET_BYPASS_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RF Ref Osc Bypass Enable</description>
            <name>RF_OSC_BYPASS_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BLE Active port 1 select</description>
            <name>BLE_ACTIVE_PORT_1_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BLE Active port 2 select</description>
            <name>BLE_ACTIVE_PORT_2_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BLE Deep Sleep Exit</description>
            <name>BLE_DEEP_SLEEP_EXIT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Acknowledge Override Enable</description>
            <name>STOP_ACK_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Acknowledge Override</description>
            <name>STOP_ACK_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RF Ref Osc Ready</description>
            <name>RF_OSC_READY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RF Ref Osc Ready Override Enable</description>
            <name>RF_OSC_READY_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RF Ref Osc Ready Override</description>
            <name>RF_OSC_READY_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Block Radio Resets</description>
            <name>BLOCK_RADIO_RESETS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Block Radio Outputs</description>
            <name>BLOCK_RADIO_OUTPUTS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Software Reset for the Radio</description>
            <name>RADIO_RESET</name>
          </field>
        </fields>
        <name>CONTROL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xC00000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>RSIM BLE Active Delay</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>The SoC Flash is presented with a BLE Active early warning signal to allow the Flash to complete any program or erase activities prior to a Radio communication event</description>
            <name>BLE_ACTIVE_FINE_DELAY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>The SoC Flash is presented with a BLE Active early warning signal to allow the Flash to complete any program or erase activities prior to a Radio communication event</description>
            <name>BLE_ACTIVE_COARSE_DELAY</name>
          </field>
        </fields>
        <name>ACTIVE_DELAY</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x8</addressOffset>
        <description>RSIM MAC MSB</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>MAC Address MSB</description>
            <name>MAC_ADDR_MSB</name>
          </field>
        </fields>
        <name>MAC_MSB</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xC</addressOffset>
        <description>RSIM MAC LSB</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>MAC Address LSB</description>
            <name>MAC_ADDR_LSB</name>
          </field>
        </fields>
        <name>MAC_LSB</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>RSIM Analog Test</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>ATST Transmission Gate Enables</description>
            <name>ATST_GATE_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Radio Version ID number</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Apache 1.0</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Apache 2.0</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2.4 GHz Radio 2.0, Used by various SoC implementations</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RADIO_ID</name>
          </field>
        </fields>
        <name>ANA_TEST</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x20</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4005A000</baseAddress>
    <description>DC to DC Converter</description>
    <interrupts>
      <interrupt>
        <name>LVD_LVW_DCDC</name>
        <value>0x6</value>
      </interrupt>
    </interrupts>
    <name>DCDC</name>
    <prependToName>DCDC_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>DCDC REGISTER 0</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable automatic clock switch from internal oscillator to external clock.</description>
            <name>DCDC_DISABLE_AUTO_CLK_SWITCH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Select external clock for DCDC when DCDC_DISABLE_AUTO_CLK_SWITCH is set.</description>
            <name>DCDC_SEL_CLK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Power down internal oscillator. Only set this bit when 32M crystal oscillator is available.</description>
            <name>DCDC_PWD_OSC_INT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable low power differential comparators, to sense lower supply in pulsed mode</description>
            <name>DCDC_LP_DF_CMP_ENABLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Controls VBAT voltage divider</description>
            <name>DCDC_VBAT_DIV_CTRL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Configure the hysteretic lower threshold value in low power mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Target voltage value - 0 mV</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Target voltage value - 25 mV</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Target voltage value - 50 mV</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Target voltage value - 75 mV</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DCDC_LP_STATE_HYS_L</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Configure the hysteretic upper threshold value in low power mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Target voltage value + 0 mV</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Target voltage value + 25 mV</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Target voltage value + 50 mV</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Target voltage value + 75 mV</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DCDC_LP_STATE_HYS_H</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Adjust hysteretic value in low power comparator.</description>
            <name>HYST_LP_COMP_ADJ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable hysteresis in low power comparator.</description>
            <name>HYST_LP_CMP_DISABLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Adjust hysteretic value in low power voltage sense.</description>
            <name>OFFSET_RSNS_LP_ADJ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable hysteresis in low power voltage sense.</description>
            <name>OFFSET_RSNS_LP_DISABLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Reduce DCDC current. It will save approximately 20 uA in RUN.</description>
            <name>DCDC_LESS_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Power down output range comparator</description>
            <name>PWD_CMP_OFFSET</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable xtalok detection circuit.</description>
            <name>DCDC_XTALOK_DISABLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Status register to indicate PSWITCH status</description>
            <name>PSWITCH_STATUS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Selects behavior of DCDC in device VLPS low power mode</description>
            <name>VLPS_CONFIG_DCDC_HP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Selects behavior of DCDC in device VLPR and VLPW low power modes</description>
            <name>VLPR_VLPW_CONFIG_DCDC_HP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Status register to indicate DCDC lock</description>
            <name>DCDC_STS_DC_OK</name>
          </field>
        </fields>
        <name>REG0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x4180000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>DCDC REGISTER 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Upper limit duty cycle limit in DC-DC converter</description>
            <name>POSLIMIT_BUCK_IN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Upper limit duty cycle limit in DC-DC converter</description>
            <name>POSLIMIT_BOOST_IN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable hysteresis in switching converter common mode analog comparators</description>
            <name>DCDC_LOOPCTRL_CM_HST_THRESH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable hysteresis in switching converter differential mode analog comparators</description>
            <name>DCDC_LOOPCTRL_DF_HST_THRESH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable hysteresis in switching converter common mode analog comparators</description>
            <name>DCDC_LOOPCTRL_EN_CM_HYST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable hysteresis in switching converter differential mode analog comparators</description>
            <name>DCDC_LOOPCTRL_EN_DF_HYST</name>
          </field>
        </fields>
        <name>REG1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x17C21C</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>DCDC REGISTER 2</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Ratio of integral control parameter to proportional control parameter in the switching DC-DC converter, it can be used to optimize efficiency and loop response</description>
            <name>DCDC_LOOPCTRL_DC_C</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Two complement feed forward step in duty cycle in the switching DC-DC converter</description>
            <name>DCDC_LOOPCTRL_DC_FF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Invert the sign of the hysteresis in DC-DC analog comparators. This bit is set when in Pulsed mode.</description>
            <name>DCDC_LOOPCTRL_HYST_SIGN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Set high to enable supply stepping to change, only after the differential control loop has toggled</description>
            <name>DCDC_LOOPCTRL_TOGGLE_DIF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>This bit enables the DC-DC to improve efficiency and minimize ripple using the information from the BATT_VAL field</description>
            <name>DCDC_BATTMONITOR_EN_BATADJ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>Software should be configured to place the battery voltage in this register measured with an 8 mV LSB resolution through the ADC</description>
            <name>DCDC_BATTMONITOR_BATT_VAL</name>
          </field>
        </fields>
        <name>REG2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x4009</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>DCDC REGISTER 3</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Target value of VDD1P8, 25 mV each step in two ranges, from 0x00 to 0x11 and 0x20 to 0x3F.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.65 V</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.8 V</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2.075 V</description>
                <name>10001</name>
                <value>0x11</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2.8 V</description>
                <name>100000</name>
                <value>0x20</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>3.3 V</description>
                <name>110100</name>
                <value>0x34</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>3.575 V</description>
                <name>111111</name>
                <value>0x3F</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DCDC_VDD1P8CTRL_TRG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Target value of VDD1P45 in buck mode, 25 mV each step from 0x00 to 0x0F</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.65 V</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.45 V</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.275 V</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DCDC_VDD1P45CTRL_TRG_BUCK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Target value of VDD1P45 in boost mode, 25 mV each step from 0x00 to 0x0F</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.8 V</description>
                <name>10101</name>
                <value>0x15</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.65 V</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.45 V</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.275 V</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DCDC_VDD1P45CTRL_TRG_BOOST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Adjust value of duty cycle when switching between VDD1P45 and VDD1P8. The unit is 1/32 or 3.125%.</description>
            <name>DCDC_VDD1P45CTRL_ADJTN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Set DCDC clock to half frequency for the Pulsed mode.</description>
            <name>DCDC_MINPWR_DC_HALFCLK_PULSED</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Use double switch FET for the Pulsed mode.</description>
            <name>DCDC_MINPWR_DOUBLE_FETS_PULSED</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Use half switch FET for the Pulsed mode.</description>
            <name>DCDC_MINPWR_HALF_FETS_PULSED</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Set DCDC clock to half frequency for the continuous mode.</description>
            <name>DCDC_MINPWR_DC_HALFCLK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Use double switch FET for the continuous mode.</description>
            <name>DCDC_MINPWR_DOUBLE_FETS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Use half switch FET for the continuous mode.</description>
            <name>DCDC_MINPWR_HALF_FETS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable stepping for VDD1P45. Must set this bit before enter low power modes.</description>
            <name>DCDC_VDD1P45CTRL_DISABLE_STEP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable stepping for VDD1P8. Must set this bit before enter low power modes.</description>
            <name>DCDC_VDD1P8CTRL_DISABLE_STEP</name>
          </field>
        </fields>
        <name>REG3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xA9C6</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>DCDC REGISTER 4</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Shut down DCDC in buck mode. DCDC can be turned on by pulling PSWITCH to high momentarily (min 50 ms).</description>
            <name>DCDC_SW_SHUTDOWN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>0x3E77 KEY-Key needed to unlock HW_POWER_RESET register</description>
            <name>UNLOCK</name>
          </field>
        </fields>
        <name>REG4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>DCDC REGISTER 6</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable rising edge detect for interrupt.</description>
            <name>PSWITCH_INT_RISE_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable falling edge detect for interrupt.</description>
            <name>PSWITCH_INT_FALL_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write 1 to clear interrupt. Set to 0 after clear.</description>
            <name>PSWITCH_INT_CLEAR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Mask interrupt to SoC, edge detection result can be read from PSIWTCH_INT_STS.</description>
            <name>PSWITCH_INT_MUTE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PSWITCH edge detection interrupt status</description>
            <name>PSWITCH_INT_STS</name>
          </field>
        </fields>
        <name>REG6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>DCDC REGISTER 7</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x13</bitWidth>
            <description>Integrator value which can be loaded in pulsed mode</description>
            <name>INTEGRATOR_VALUE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Select the integrator value from above register or saved value in hardware.</description>
            <name>INTEGRATOR_VALUE_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable pulse run speedup</description>
            <name>PULSE_RUN_SPEEDUP</name>
          </field>
        </fields>
        <name>REG7</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0xD00</offset>
      <size>0xE</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4005B000</baseAddress>
    <description>Bluetooth Low Energy RF Registers</description>
    <interrupts></interrupts>
    <name>BLE_RF_REGS</name>
    <prependToName>BLE_RF_REGS_</prependToName>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xD00</addressOffset>
        <description>Bluetooth Low Energy Part ID</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>BLE Part ID</description>
            <name>BLE_PART_ID</name>
          </field>
        </fields>
        <name>BLE_PART_ID</name>
        <resetMask>0xFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xD04</addressOffset>
        <description>DSM Status</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RF Oscillator Requested</description>
            <name>ORF_SYSCLK_REQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Link Layer Active</description>
            <name>RIF_LL_ACTIVE</name>
          </field>
        </fields>
        <name>DSM_STATUS</name>
        <resetMask>0xFFFC</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xD08</addressOffset>
        <description>Bluetooth Low Energy AFC</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>BLE AFC Result</description>
            <name>BLE_AFC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Latch AFC Estimation on Access Address Match</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>BLE_AFC[13:0] is updated whenever preamble is detected</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>BLE_AFC[13:0] is latched at access address match, and will not be updated until the next access address match.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LATCH_AFC_ON_ACCESS_MATCH</name>
          </field>
        </fields>
        <name>BLE_AFC</name>
        <resetMask>0xFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xD0C</addressOffset>
        <description>Bluetooth Low Energy BSM</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BLE Bit Streaming Mode Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>BLE Bit Streaming Mode disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>BLE Bit Streaming Mode enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BSM_EN_BLE</name>
          </field>
        </fields>
        <name>BLE_BSM</name>
        <resetMask>0xFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x480</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4005C000</baseAddress>
    <description>Apache 1.0 Transceiver</description>
    <interrupts></interrupts>
    <name>XCVR</name>
    <prependToName>XCVR_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>RX Digital Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive ADC Negative Edge Selection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Register ADC data on positive edge of clock</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Register ADC data on negative edge of clock</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RX_ADC_NEGEDGE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Channel Filter Bypass</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel filter is enabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable and bypass channel filter.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RX_CH_FILT_BYPASS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC Raw Mode selection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The decimation filter's 12bit output consists of two unfiltered 5-bit ADC samples. This is for test purposes only to observe ADC output via XCVR DMA or DTEST.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RX_ADC_RAW_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Decimation Filter Oversampling</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>OSR 2</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>OSR 4</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>OSR 8</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>OSR 9</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>OSR 16</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>OSR 18</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RX_DEC_FILT_OSR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interpolator Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interpolator is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interpolator is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RX_INTERP_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Normalizer Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normalizer is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normalizer is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RX_NORM_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RSSI Measurement Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RSSI measurement is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RSSI measurement is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RX_RSSI_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AGC Global Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>AGC is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>AGC is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RX_AGC_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DCOC Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DCOC is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DCOC is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RX_DCOC_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DCOC Calibration Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DCOC calibration is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DCOC calibration is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RX_DCOC_CAL_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX IQ Swap</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>IQ swap is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IQ swap is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RX_IQ_SWAP</name>
          </field>
        </fields>
        <name>RX_DIG_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>AGC Control 0</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slow AGC Enable</description>
            <name>SLOW_AGC_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Slow AGC Source Selection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>BTLE Preamble Detect</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Zigbee Preamble Detect</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast AGC expire timer</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SLOW_AGC_SRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AGC Freeze Enable</description>
            <name>AGC_FREEZE_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Freeze AGC Source Selection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>BTLE Preamble Detect</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Zigbee Preamble Detect</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>BTLE access match (orf_access_match freeze)</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Zigbee LQI done (1=freeze, 0=run AGC)</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FREEZE_AGC_SRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AGC Up Enable</description>
            <name>AGC_UP_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AGC Up Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PDET LO</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RSSI</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AGC_UP_SRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>AGC_DOWN_BBF_STEP_SZ</description>
            <name>AGC_DOWN_BBF_STEP_SZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>AGC_DOWN_TZA_STEP_SZ</description>
            <name>AGC_DOWN_TZA_STEP_SZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>AGC UP RSSI Threshold</description>
            <name>AGC_UP_RSSI_THRESH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>AGC DOWN RSSI Threshold</description>
            <name>AGC_DOWN_RSSI_THRESH</name>
          </field>
        </fields>
        <name>AGC_CTRL_0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>AGC Control 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF_ALT_CODE</description>
            <name>BBF_ALT_CODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>LNM_ALT_CODE</description>
            <name>LNM_ALT_CODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNM_USER_GAIN</description>
            <name>LNM_USER_GAIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF_USER_GAIN</description>
            <name>BBF_USER_GAIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>User LNM Gain Enable</description>
            <name>USER_LNM_GAIN_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>User BBF Gain Enable</description>
            <name>USER_BBF_GAIN_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pre-slow Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pre-slow is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pre-slow is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PRESLOW_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TZA_GAIN_SETTLE_TIME</description>
            <name>TZA_GAIN_SETTLE_TIME</name>
          </field>
        </fields>
        <name>AGC_CTRL_1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>AGC Control 2</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BBF PDET Reset</description>
            <name>BBF_PDET_RST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TZA PDET Reset</description>
            <name>TZA_PDET_RST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BBF Gain Settle Time</description>
            <name>BBF_GAIN_SETTLE_TIME</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>BBF PDET Threshold Low</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.6V</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.675V</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.75V</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.825V</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.9V</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.975V</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.05V</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.125V</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BBF_PDET_THRESH_LO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>BBF PDET Threshold High</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.6V</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.675V</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.75V</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.825V</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.9V</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.975V</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.05V</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.125V</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BBF_PDET_THRESH_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>TZA PDET Threshold Low</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.6V</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.675V</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.75V</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.825V</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.9V</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.975V</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.05V</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.125V</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TZA_PDET_THRESH_LO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>TZA PDET Threshold High</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.6V</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.675V</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.75V</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.825V</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.9V</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.975V</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.05V</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.125V</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TZA_PDET_THRESH_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>AGC Fast Expire</description>
            <name>AGC_FAST_EXPIRE</name>
          </field>
        </fields>
        <name>AGC_CTRL_2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>AGC Control 3</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>AGC Unfreeze Time</description>
            <name>AGC_UNFREEZE_TIME</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>AGC Peak Detect Low Delay</description>
            <name>AGC_PDET_LO_DLY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>AGC_RSSI_DELT_H2S</description>
            <name>AGC_RSSI_DELT_H2S</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>AGC_H2S_STEP_SZ</description>
            <name>AGC_H2S_STEP_SZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>AGC Up Step Size</description>
            <name>AGC_UP_STEP_SZ</name>
          </field>
        </fields>
        <name>AGC_CTRL_3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x14</addressOffset>
        <description>AGC Status</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BBF Peak Detector Low Status</description>
            <name>BBF_PDET_LO_STAT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BBF Peak Detector High Status</description>
            <name>BBF_PDET_HI_STAT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TZA Peak Detector Low Status</description>
            <name>TZA_PDET_LO_STAT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TZA Peak Detector High Status</description>
            <name>TZA_PDET_HI_STAT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Current AGC Gain Index</description>
            <name>CURR_AGC_IDX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AGC Frozen Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>AGC is not frozen.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>AGC is frozen.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AGC_FROZEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>ADC RAW RSSI Reading</description>
            <name>RSSI_ADC_RAW</name>
          </field>
        </fields>
        <name>AGC_STAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>RSSI Control 0</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RSSI Values Selection</description>
            <name>RSSI_USE_VALS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Hold RSSI Source Selection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>BTLE Preamble Detect</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Zigbee Preamble Detect</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>BTLE access match (orf_access_match freeze)</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Zigbee LQI done (1=freeze, 0=run AGC)</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RSSI_HOLD_SRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RSSI Hold Enable</description>
            <name>RSSI_HOLD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RSSI Decimation Enable</description>
            <name>RSSI_DEC_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>RSSI IIR CW Weighting</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bypass</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/8</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/16</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/32</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RSSI_IIR_CW_WEIGHT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>RSSI IIR Weighting</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bypass</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/2</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/4</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/8</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/16</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/32</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RSSI_IIR_WEIGHT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RSSI Adjustment</description>
            <name>RSSI_ADJ</name>
          </field>
        </fields>
        <name>RSSI_CTRL_0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>RSSI Control 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RSSI Energy Detect 0 Threshold</description>
            <name>RSSI_ED_THRESH0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RSSI Energy Detect 1 Threshold</description>
            <name>RSSI_ED_THRESH1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>RSSI Energy Detect 0 Hysteresis</description>
            <name>RSSI_ED_THRESH0_H</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>RSSI Energy Detect 1 Hysteresis</description>
            <name>RSSI_ED_THRESH1_H</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RSSI Reading</description>
            <name>RSSI_OUT</name>
          </field>
        </fields>
        <name>RSSI_CTRL_1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>DCOC Control 0</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DCOC Manual Override</description>
            <name>DCOC_MAN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DCOC Tracking Enable</description>
            <name>DCOC_TRACK_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DCOC Correction Enable</description>
            <name>DCOC_CORRECT_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>DCOC Sign Scaling</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/4</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/8</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/16</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/32</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DCOC_SIGN_SCALE_IDX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>DCOC Alpha-C Scaling</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/2</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/4</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/8</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/16</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DCOC_ALPHAC_SCALE_IDX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Alpha-R Scaling</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>1</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/2</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/4</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/8</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/16</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/32</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/64</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DCOC_ALPHA_RADIUS_IDX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>DCOC Calibration Duration</description>
            <name>DCOC_CAL_DURATION</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>DCOC Correction Delay</description>
            <name>DCOC_CORR_DLY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>DCOC Correction Hold Time</description>
            <name>DCOC_CORR_HOLD_TIME</name>
          </field>
        </fields>
        <name>DCOC_CTRL_0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>DCOC Control 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x9</bitWidth>
            <description>DCOC BBF Step Size</description>
            <name>BBF_DCOC_STEP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Track from Zero</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Track from current I/Q sample.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Track from zero.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRACK_FROM_ZERO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BBA Correction Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal polarity.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Negative polarity. This should be set if the ADC output is inverted, or if the BBA DACs were implemented with negative polarity.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BBA_CORR_POL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TZA Correction Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal polarity.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Negative polarity. This should be set if the ADC output is inverted, or if the TZA DACs were implemented with negative polarity.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TZA_CORR_POL</name>
          </field>
        </fields>
        <name>DCOC_CTRL_1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>DCOC Control 2</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>DCOC BBF Reciprocal of Step Size</description>
            <name>BBF_DCOC_STEP_RECIP</name>
          </field>
        </fields>
        <name>DCOC_CTRL_2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>DCOC Control 3</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Init I</description>
            <name>BBF_DCOC_INIT_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Init Q</description>
            <name>BBF_DCOC_INIT_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Init I</description>
            <name>TZA_DCOC_INIT_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Init Q</description>
            <name>TZA_DCOC_INIT_Q</name>
          </field>
        </fields>
        <name>DCOC_CTRL_3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>DCOC Control 4</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>DCOC DIG Init I</description>
            <name>DIG_DCOC_INIT_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>DCOC DIG Init Q</description>
            <name>DIG_DCOC_INIT_Q</name>
          </field>
        </fields>
        <name>DCOC_CTRL_4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>DCOC Calibration Gain</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>DCOC BBF Calibration Gain 1</description>
            <name>DCOC_BBF_CAL_GAIN1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>DCOC TZA Calibration Gain 1</description>
            <name>DCOC_TZA_CAL_GAIN1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>DCOC BBF Calibration Gain 2</description>
            <name>DCOC_BBF_CAL_GAIN2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>DCOC TZA Calibration Gain 2</description>
            <name>DCOC_TZA_CAL_GAIN2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>DCOC BBF Calibration Gain 3</description>
            <name>DCOC_BBF_CAL_GAIN3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>DCOC TZA Calibration Gain 3</description>
            <name>DCOC_TZA_CAL_GAIN3</name>
          </field>
        </fields>
        <name>DCOC_CAL_GAIN</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x38</addressOffset>
        <description>DCOC Status</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF DAC I</description>
            <name>BBF_DCOC_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF DAC Q</description>
            <name>BBF_DCOC_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA DAC I</description>
            <name>TZA_DCOC_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA DAC Q</description>
            <name>TZA_DCOC_Q</name>
          </field>
        </fields>
        <name>DCOC_STAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x80802020</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x3C</addressOffset>
        <description>DCOC DC Estimate</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>DCOC DC Estimate I</description>
            <name>DC_EST_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>DCOC DC Estimate Q</description>
            <name>DC_EST_Q</name>
          </field>
        </fields>
        <name>DCOC_DC_EST</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>DCOC Calibration Reciprocals</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>DCOC Calculation Reciprocal</description>
            <name>DCOC_TMP_CALC_RECIP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>Alpha Calculation Reciprocal</description>
            <name>ALPHA_CALC_RECIP</name>
          </field>
        </fields>
        <name>DCOC_CAL_RCP</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>IQMC Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IQ Mismatch Cal Enable</description>
            <name>IQMC_CAL_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>IQ Mismatch Cal Num Iter</description>
            <name>IQMC_NUM_ITER</name>
          </field>
        </fields>
        <name>IQMC_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x8000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>IQMC Calibration</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>IQ Mismatch Correction Gain Coeff</description>
            <name>IQMC_GAIN_ADJ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>IQ Mismatch Correction Phase Coeff</description>
            <name>IQMC_PHASE_ADJ</name>
          </field>
        </fields>
        <name>IQMC_CAL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x400</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>TCA AGC Step Values 3..0</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TCA_AGC step 0</description>
            <name>TCA_AGC_VAL_0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TCA_AGC step 1</description>
            <name>TCA_AGC_VAL_1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TCA_AGC step 2</description>
            <name>TCA_AGC_VAL_2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TCA_AGC step 3</description>
            <name>TCA_AGC_VAL_3</name>
          </field>
        </fields>
        <name>TCA_AGC_VAL_3_0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3C242C14</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>TCA AGC Step Values 7..4</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TCA_AGC step 4</description>
            <name>TCA_AGC_VAL_4</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TCA_AGC step 5</description>
            <name>TCA_AGC_VAL_5</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TCA_AGC step 6</description>
            <name>TCA_AGC_VAL_6</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TCA_AGC step 7</description>
            <name>TCA_AGC_VAL_7</name>
          </field>
        </fields>
        <name>TCA_AGC_VAL_7_4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x9C846C54</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>TCA AGC Step Values 8</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TCA_AGC step 8</description>
            <name>TCA_AGC_VAL_8</name>
          </field>
        </fields>
        <name>TCA_AGC_VAL_8</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xB4</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>BBF Resistor Tune Values 7..0</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Resistor Tune Step 0</description>
            <name>BBF_RES_TUNE_VAL_0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Resistor Tune Step 1</description>
            <name>BBF_RES_TUNE_VAL_1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Resistor Tune Step 2</description>
            <name>BBF_RES_TUNE_VAL_2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Resistor Tune Step 3</description>
            <name>BBF_RES_TUNE_VAL_3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Resistor Tune Step 4</description>
            <name>BBF_RES_TUNE_VAL_4</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Resistor Tune Step 5</description>
            <name>BBF_RES_TUNE_VAL_5</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Resistor Tune Step 6</description>
            <name>BBF_RES_TUNE_VAL_6</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Resistor Tune Step 7</description>
            <name>BBF_RES_TUNE_VAL_7</name>
          </field>
        </fields>
        <name>BBF_RES_TUNE_VAL_7_0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>BBF Resistor Tune Values 10..8</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Resistor Tune Step 8</description>
            <name>BBF_RES_TUNE_VAL_8</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Resistor Tune Step 9</description>
            <name>BBF_RES_TUNE_VAL_9</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Resistor Tune Step 10</description>
            <name>BBF_RES_TUNE_VAL_10</name>
          </field>
        </fields>
        <name>BBF_RES_TUNE_VAL_10_8</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>TCA AGC Linear Gain Values 2..0</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>LNM linear gain value for index 0, e.g. nominal value is 10^(-3/20). Stored with 2 fractional bits, e.g. round([10^(-3/20)]*2^2) = 3decimal</description>
            <name>TCA_AGC_LIN_VAL_0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>TCA AGC Linear Gain Step 1</description>
            <name>TCA_AGC_LIN_VAL_1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>TCA AGC Linear Gain Step 2</description>
            <name>TCA_AGC_LIN_VAL_2</name>
          </field>
        </fields>
        <name>TCA_AGC_LIN_VAL_2_0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>TCA AGC Linear Gain Values 5..3</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>TCA AGC Linear Gain Step 3</description>
            <name>TCA_AGC_LIN_VAL_3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>TCA AGC Linear Gain Step 4</description>
            <name>TCA_AGC_LIN_VAL_4</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>TCA AGC Linear Gain Step 5</description>
            <name>TCA_AGC_LIN_VAL_5</name>
          </field>
        </fields>
        <name>TCA_AGC_LIN_VAL_5_3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>TCA AGC Linear Gain Values 8..6</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>TCA AGC Linear Gain Step 6</description>
            <name>TCA_AGC_LIN_VAL_6</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>TCA AGC Linear Gain Step 7</description>
            <name>TCA_AGC_LIN_VAL_7</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>TCA AGC Linear Gain Step 8</description>
            <name>TCA_AGC_LIN_VAL_8</name>
          </field>
        </fields>
        <name>TCA_AGC_LIN_VAL_8_6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x74</addressOffset>
        <description>BBF Resistor Tune Values 3..0</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BBF Resistor Tune Linear Gain Step 0</description>
            <name>BBF_RES_TUNE_LIN_VAL_0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BBF Resistor Tune Linear Gain Step 1</description>
            <name>BBF_RES_TUNE_LIN_VAL_1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BBF Resistor Tune Linear Gain Step 2</description>
            <name>BBF_RES_TUNE_LIN_VAL_2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BBF Resistor Tune Linear Gain Step 3</description>
            <name>BBF_RES_TUNE_LIN_VAL_3</name>
          </field>
        </fields>
        <name>BBF_RES_TUNE_LIN_VAL_3_0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x78</addressOffset>
        <description>BBF Resistor Tune Values 7..4</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BBF Resistor Tune Linear Gain Step 4</description>
            <name>BBF_RES_TUNE_LIN_VAL_4</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BBF Resistor Tune Linear Gain Step 5</description>
            <name>BBF_RES_TUNE_LIN_VAL_5</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BBF Resistor Tune Linear Gain Step 6</description>
            <name>BBF_RES_TUNE_LIN_VAL_6</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BBF Resistor Tune Linear Gain Step 7</description>
            <name>BBF_RES_TUNE_LIN_VAL_7</name>
          </field>
        </fields>
        <name>BBF_RES_TUNE_LIN_VAL_7_4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7C</addressOffset>
        <description>BBF Resistor Tune Values 10..8</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BBF Resistor Tune Linear Gain Step 8</description>
            <name>BBF_RES_TUNE_LIN_VAL_8</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BBF Resistor Tune Linear Gain Step 9</description>
            <name>BBF_RES_TUNE_LIN_VAL_9</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>BBF Resistor Tune Linear Gain Step 10</description>
            <name>BBF_RES_TUNE_LIN_VAL_10</name>
          </field>
        </fields>
        <name>BBF_RES_TUNE_LIN_VAL_10_8</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80</addressOffset>
        <description>AGC Gain Tables Step 03..00</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Gain 00</description>
            <name>BBF_GAIN_00</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNM Gain 00</description>
            <name>LNM_GAIN_00</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Gain 01</description>
            <name>BBF_GAIN_01</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNM Gain 01</description>
            <name>LNM_GAIN_01</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Gain 02</description>
            <name>BBF_GAIN_02</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNM Gain 02</description>
            <name>LNM_GAIN_02</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Gain 03</description>
            <name>BBF_GAIN_03</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNM Gain 03</description>
            <name>LNM_GAIN_03</name>
          </field>
        </fields>
        <name>AGC_GAIN_TBL_03_00</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x84</addressOffset>
        <description>AGC Gain Tables Step 07..04</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Gain 04</description>
            <name>BBF_GAIN_04</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNM Gain 04</description>
            <name>LNM_GAIN_04</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Gain 05</description>
            <name>BBF_GAIN_05</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNM Gain 05</description>
            <name>LNM_GAIN_05</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Gain 06</description>
            <name>BBF_GAIN_06</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNM Gain 06</description>
            <name>LNM_GAIN_06</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Gain 07</description>
            <name>BBF_GAIN_07</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNM Gain 07</description>
            <name>LNM_GAIN_07</name>
          </field>
        </fields>
        <name>AGC_GAIN_TBL_07_04</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x88</addressOffset>
        <description>AGC Gain Tables Step 11..08</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Gain 08</description>
            <name>BBF_GAIN_08</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNM Gain 08</description>
            <name>LNM_GAIN_08</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Gain 09</description>
            <name>BBF_GAIN_09</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNM Gain 09</description>
            <name>LNM_GAIN_09</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Gain 10</description>
            <name>BBF_GAIN_10</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNM Gain 10</description>
            <name>LNM_GAIN_10</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Gain 11</description>
            <name>BBF_GAIN_11</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNM Gain 11</description>
            <name>LNM_GAIN_11</name>
          </field>
        </fields>
        <name>AGC_GAIN_TBL_11_08</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8C</addressOffset>
        <description>AGC Gain Tables Step 15..12</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Gain 12</description>
            <name>BBF_GAIN_12</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNM Gain 12</description>
            <name>LNM_GAIN_12</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Gain 13</description>
            <name>BBF_GAIN_13</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNM Gain 13</description>
            <name>LNM_GAIN_13</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Gain 14</description>
            <name>BBF_GAIN_14</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNM Gain 14</description>
            <name>LNM_GAIN_14</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Gain 15</description>
            <name>BBF_GAIN_15</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNM Gain 15</description>
            <name>LNM_GAIN_15</name>
          </field>
        </fields>
        <name>AGC_GAIN_TBL_15_12</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x90</addressOffset>
        <description>AGC Gain Tables Step 19..16</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Gain 16</description>
            <name>BBF_GAIN_16</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNM Gain 16</description>
            <name>LNM_GAIN_16</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Gain 17</description>
            <name>BBF_GAIN_17</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNM Gain 17</description>
            <name>LNM_GAIN_17</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Gain 18</description>
            <name>BBF_GAIN_18</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNM Gain 18</description>
            <name>LNM_GAIN_18</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Gain 193</description>
            <name>BBF_GAIN_19</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNM Gain 19</description>
            <name>LNM_GAIN_19</name>
          </field>
        </fields>
        <name>AGC_GAIN_TBL_19_16</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x94</addressOffset>
        <description>AGC Gain Tables Step 23..20</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Gain 20</description>
            <name>BBF_GAIN_20</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNM Gain 20</description>
            <name>LNM_GAIN_20</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Gain 21</description>
            <name>BBF_GAIN_21</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNM Gain 21</description>
            <name>LNM_GAIN_21</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Gain 22</description>
            <name>BBF_GAIN_22</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNM Gain 22</description>
            <name>LNM_GAIN_22</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Gain 23</description>
            <name>BBF_GAIN_23</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNM Gain 23</description>
            <name>LNM_GAIN_23</name>
          </field>
        </fields>
        <name>AGC_GAIN_TBL_23_20</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x98</addressOffset>
        <description>AGC Gain Tables Step 26..24</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Gain 24</description>
            <name>BBF_GAIN_24</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNM Gain 24</description>
            <name>LNM_GAIN_24</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Gain 25</description>
            <name>BBF_GAIN_25</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNM Gain 25</description>
            <name>LNM_GAIN_25</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF Gain 26</description>
            <name>BBF_GAIN_26</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LNM Gain 26</description>
            <name>LNM_GAIN_26</name>
          </field>
        </fields>
        <name>AGC_GAIN_TBL_26_24</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x16C</addressOffset>
        <description>DCOC Calibration Alpha</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>DCOC Calibration I-channel ALPHA constant</description>
            <name>DCOC_CAL_ALPHA_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>DCOC_CAL_ALPHA_Q</description>
            <name>DCOC_CAL_ALPHA_Q</name>
          </field>
        </fields>
        <name>DCOC_CAL_ALPHA</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x170</addressOffset>
        <description>DCOC Calibration Beta</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>DCOC_CAL_BETA_I</description>
            <name>DCOC_CAL_BETA_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>DCOC_CAL_BETA_Q</description>
            <name>DCOC_CAL_BETA_Q</name>
          </field>
        </fields>
        <name>DCOC_CAL_BETA</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x174</addressOffset>
        <description>DCOC Calibration Gamma</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>DCOC_CAL_GAMMA_I</description>
            <name>DCOC_CAL_GAMMA_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>DCOC_CAL_GAMMA_Q</description>
            <name>DCOC_CAL_GAMMA_Q</name>
          </field>
        </fields>
        <name>DCOC_CAL_GAMMA</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x178</addressOffset>
        <description>DCOC Calibration IIR</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>DCOC Calibration IIR 1A Index</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/1</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/4</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/8</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/16</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DCOC_CAL_IIR1A_IDX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>DCOC Calibration IIR 2A Index</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/1</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/4</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/8</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/16</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DCOC_CAL_IIR2A_IDX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>DCOC Calibration IIR 3A Index</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/4</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/8</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/16</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/32</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DCOC_CAL_IIR3A_IDX</name>
          </field>
        </fields>
        <name>DCOC_CAL_IIR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x200</addressOffset>
        <description>TX Digital Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Radio DFT Modes</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal Radio Operation. DFT not engaged.</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pattern Register Mode. TX DFT Modulation Pattern Register is shifted out as the transmission data stream. Note that the DFT_EN bit must be set.</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LFSR Data Mode. TX LFSR is used as the transmission data stream. Note that the LFSR_EN bit must be set.</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LFSR Symbol Mode. TX LFSR is used to create 802.15.4 symbols which are then converted to Chips and transmitted. Note that the LFSR_EN bit must be set.</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Not implemented on Apache 1.0, future use will allow a package pin to be used as the source of the TX data stream. Note that the DFT_EN bit must be set.</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Constant Frequency Mode. No data modulation is done, Radio transmits at the channel frequency selected.</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LFSR Tone Mode. TX LFSR is used to select the DFT Tone register to transmit, LFSR_EN bit must be set.</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Manual Tone Mode. TONE_SEL is used to select the DFT Tone register to transmit.</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DFT_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Radio DFT Mode Enable</description>
            <name>DFT_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>DFT LFSR Length</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LFSR 9, tap mask 100010000</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LFSR 10, tap mask 1001000000</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LFSR 11, tap mask 11101000000</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LFSR 13, tap mask 1101100000000</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LFSR 15, tap mask 111010000000000</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LFSR 17, tap mask 11110000000000000</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DFT_LFSR_LEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DFT LFSR Enable</description>
            <name>LFSR_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>DFT Clock Selection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>62.5 kHz</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>125 kHz</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>250 kHz</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>500 kHz</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1 MHz</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2 MHz</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 MHz</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock is off</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DFT_CLK_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>DFT Tone Selection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DFT Tone 0</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DFT Tone 1</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DFT Tone 2</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DFT Tone 3</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TONE_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Oversample Clock Capture Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Selects Even clock cycle</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Selects Odd clock cycle, a one cycle delay</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Padding Pattern Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Selects DATA_PADDING_PATTERN_0 as the source for data padding</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Selects DATA_PADDING_PATTERN_1 as the source for data padding</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DP_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>GFSK Frequency Word Adjustment</description>
            <name>FREQ_WORD_ADJ</name>
          </field>
        </fields>
        <name>TX_DIG_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x140</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x204</addressOffset>
        <description>TX Data Padding Pattern</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Data Padding Pattern 0</description>
            <name>DATA_PADDING_PAT_0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Data Padding Pattern 1</description>
            <name>DATA_PADDING_PAT_1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xF</bitWidth>
            <description>Transmit DFT LFSR Output</description>
            <name>DFT_LFSR_OUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LFSR Reset Mask</description>
            <name>LRM</name>
          </field>
        </fields>
        <name>TX_DATA_PAD_PAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x7FFF55AA</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x208</addressOffset>
        <description>TX GFSK Modulation Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>GFSK Multiply Lookup Table Override Value</description>
            <name>GFSK_MULTIPLY_TABLE_MANUAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>GFSK Modulation Index</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.32</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.50</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>0.80</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.00</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GFSK_MI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GFSK Multiply Lookup Table Disable</description>
            <name>GFSK_MLD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>GFSK Symbol Rate</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>50 kHz</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>100 kHz</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>200 kHz</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1 MHz</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2 MHz</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GFSK_SYMBOL_RATE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>GFSK Filter Lookup Table Disable</description>
            <name>GFSK_FLD</name>
          </field>
        </fields>
        <name>TX_GFSK_MOD_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3014000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20C</addressOffset>
        <description>TX GFSK Filter Coefficients 2</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>GFSK Manual Filter Coefficients[63:32]</description>
            <name>GFSK_FILTER_COEFF_MANUAL2</name>
          </field>
        </fields>
        <name>TX_GFSK_COEFF2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xC0630401</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x210</addressOffset>
        <description>TX GFSK Filter Coefficients 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>GFSK Manual Filter Coefficient [31:0]</description>
            <name>GFSK_FILTER_COEFF_MANUAL1</name>
          </field>
        </fields>
        <name>TX_GFSK_COEFF1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xBB29960D</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x214</addressOffset>
        <description>TX FSK Modulation Scale</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>FSK Modulation Scale for a data 0</description>
            <name>FSK_MODULATION_SCALE_0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>FSK Modulation Scale for a data 1</description>
            <name>FSK_MODULATION_SCALE_1</name>
          </field>
        </fields>
        <name>TX_FSK_MOD_SCALE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x7FF1800</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x218</addressOffset>
        <description>TX DFT Modulation Pattern</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>DFT Modulation Pattern</description>
            <name>DFT_MOD_PATTERN</name>
          </field>
        </fields>
        <name>TX_DFT_MOD_PAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x21C</addressOffset>
        <description>TX DFT Tones 0 and 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>DFT Tone 1</description>
            <name>DFT_TONE_1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>DFT Tone 0</description>
            <name>DFT_TONE_0</name>
          </field>
        </fields>
        <name>TX_DFT_TONE_0_1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x10000FFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x220</addressOffset>
        <description>TX DFT Tones 2 and 3</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>DFT Tone 3</description>
            <name>DFT_TONE_3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>DFT Tone 2</description>
            <name>DFT_TONE_2</name>
          </field>
        </fields>
        <name>TX_DFT_TONE_2_3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1E0001FF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x228</addressOffset>
        <description>PLL Modulation Overrides</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>Manual Modulation Word</description>
            <name>MODULATION_WORD_MANUAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Modulation Word</description>
            <name>MOD_DIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Manual HPM bank</description>
            <name>HPM_BANK_MANUAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable HPM Bank</description>
            <name>HPM_BANK_DIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Manual HPM LSB</description>
            <name>HPM_LSB_MANUAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable HPM LSB</description>
            <name>HPM_LSB_DIS</name>
          </field>
        </fields>
        <name>PLL_MOD_OVRD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x22C</addressOffset>
        <description>PLL Channel Mapping</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Protocol specific Channel Number for PLL Frequency Mapping</description>
            <name>CHANNEL_NUM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BLE Channel Number Override</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>BLE channel number comes from the BLE Link Layer</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>BLE channel number comes from the CHANNEL_NUM register</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BOC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BLE MBAN Channel Remap</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>BLE channel 39 is mapped to BLE channel 39, 2.480 GHz</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>BLE channel 39 is mapped to MBAN channel 39, 2.399 GHz</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Zigbee Channel Number Override</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Zigbee channel number comes from the 802.15.4 Link Layer.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Zigbee channel number comes from the CHANNEL_NUM register</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ZOC</name>
          </field>
        </fields>
        <name>PLL_CHAN_MAP</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x200</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x230</addressOffset>
        <description>PLL Lock Detect</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Real time status of Coarse Tune Fail signal</description>
            <name>CT_FAIL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CTUNE Failure Flag, held until cleared</description>
            <name>CTFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Real time status of Cycle Slip circuit</description>
            <name>CS_FAIL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Cycle Slip Failure Flag, held until cleared</description>
            <name>CSFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Real time status of Frequency Target Failure</description>
            <name>FT_FAIL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Frequency Target Failure Flag</description>
            <name>FTFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TSM Abort Failure Flag</description>
            <name>TAFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>CTUNE Lock Detect Fail Level</description>
            <name>CTUNE_LDF_LEV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>RX Frequency Target Fail Threshold</description>
            <name>FTF_RX_THRSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Frequency Target Window time select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 us</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 us</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTW_RX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>TX Frequency Target Fail Threshold</description>
            <name>FTF_TX_THRSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX Frequency Target Window time select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 us</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 us</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTW_TX</name>
          </field>
        </fields>
        <name>PLL_LOCK_DETECT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x202600</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x234</addressOffset>
        <description>PLL High Port Modulation Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>PLL HPM SDM MANUAL</description>
            <name>HPM_SDM_MANUAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HPM SDM Invalid Flag</description>
            <name>HPFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Invert HPM SDM</description>
            <name>HP_SDM_INV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable HPM SDM</description>
            <name>HP_SDM_DIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>HPM LFSR Length</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LFSR 9, tap mask 100010000</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LFSR 10, tap mask 1001000000</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LFSR 11, tap mask 11101000000</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LFSR 13, tap mask 1101100000000</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LFSR 15, tap mask 111010000000000</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LFSR 17, tap mask 11110000000000000</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HPM_LFSR_LEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HPM Dither Scale</description>
            <name>HP_DTH_SCL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dither Enable for HPM LFSR</description>
            <name>HPM_DTH_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>HPM Scale Factor</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No Scaling</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Multiply by 2</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 2</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HPM_SCALE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>HPM Invert</description>
            <name>HP_MOD_INV</name>
          </field>
        </fields>
        <name>PLL_HP_MOD_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x840000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x238</addressOffset>
        <description>PLL HPM Calibration Control</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>High Port Modulation Calibration Factor</description>
            <name>HPM_CAL_FACTOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>If this bit is set, the lookup table value for the HPM Calibration Factor is overridden by the HPM_CAL_FACTOR_MANUAL register</description>
            <name>HP_CAL_DIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>HPM Manual Calibration Factor</description>
            <name>HPM_CAL_FACTOR_MANUAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High Port Modulation Calibration Array Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>128</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>256</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HP_CAL_ARY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High Port Modulation Calibration Time</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>25 us</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>50 us</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HP_CAL_TIME</name>
          </field>
        </fields>
        <name>PLL_HPM_CAL_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x400002A2</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x23C</addressOffset>
        <description>PLL Cycle Slip Lock Detect Configuration and HPM Calibration 1</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x11</bitWidth>
            <description>High Port Modulation Counter Value 1</description>
            <name>CNT_1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Cycle Slip Wait Time</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>128 us</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>256 us</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>384 us</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>512 us</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>640 us</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>768 us</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>896 us</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1024 us</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CS_WT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Cycle Slip Flag Window</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 us</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16 us</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>24 us</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>32 us</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>64 us</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>96 us</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>128 us</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>256 us</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CS_FW</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Cycle Slip Flag Count</description>
            <name>CS_FCNT</name>
          </field>
        </fields>
        <name>PLL_LD_HPM_CAL1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x44300000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x240</addressOffset>
        <description>PLL Cycle Slip Lock Detect Configuration and HPM Calibration 2</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x11</bitWidth>
            <description>High Port Modulation Counter Value 2</description>
            <name>CNT_2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Cycle Slip Recycle</description>
            <name>CS_RC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Cycle Slip Flag Timeout</description>
            <name>CS_FT</name>
          </field>
        </fields>
        <name>PLL_LD_HPM_CAL2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x2100000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x244</addressOffset>
        <description>PLL HPM SDM Fraction</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>HPM_NUM_SELECTED</description>
            <name>HPM_NUM_SELECTED</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>High Port Modulation Denominator</description>
            <name>HPM_DENOM</name>
          </field>
        </fields>
        <name>PLL_HPM_SDM_FRACTION</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1FF0000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x248</addressOffset>
        <description>PLL Low Port Modulation Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>PLL Loop Divider Manual</description>
            <name>PLL_LOOP_DIVIDER_MANUAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PLL Loop Divider Disable</description>
            <name>PLL_LD_DIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPM SDM Invalid Flag</description>
            <name>LPFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Invert LPM SDM</description>
            <name>LPM_SDM_INV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable LPM SDM</description>
            <name>LPM_SDM_DIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LPM Dither Scale</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>-128 to 96</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>-256 to 192</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>-512 to 384</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>-1024 to 768</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>-2048 to 1536</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>-4096 to 3072</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>-8192 to 6144</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LPM_DTH_SCL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPM Dither Control in Override Mode</description>
            <name>LPM_D_CTRL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPM Dither Override Mode Select</description>
            <name>LPM_D_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LPM Scale Factor</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No Scaling</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Multiply by 2</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Multiply by 4</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Multiply by 8</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Multiply by 16</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Multiply by 32</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Multiply by 64</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Multiply by 128</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Multiply by 256</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Multiply by 512</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Multiply by 1024</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Multiply by 2048</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LPM_SCALE</name>
          </field>
        </fields>
        <name>PLL_LP_MOD_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x8080000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24C</addressOffset>
        <description>PLL Low Port SDM Control 1</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Low Port Modulation Integer Value Selected</description>
            <name>LPM_INTG_SELECTED</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Low Port Modulation Integer Manual Value</description>
            <name>LPM_INTG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SDM Mapping Disable</description>
            <name>SDM_MAP_DIS</name>
          </field>
        </fields>
        <name>PLL_LP_SDM_CTRL1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x260026</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x250</addressOffset>
        <description>PLL Low Port SDM Control 2</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1C</bitWidth>
            <description>Low Port Modulation Numerator</description>
            <name>LPM_NUM</name>
          </field>
        </fields>
        <name>PLL_LP_SDM_CTRL2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x2000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x254</addressOffset>
        <description>PLL Low Port SDM Control 3</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1C</bitWidth>
            <description>Low Port Modulation Denominator</description>
            <name>LPM_DENOM</name>
          </field>
        </fields>
        <name>PLL_LP_SDM_CTRL3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x4000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x258</addressOffset>
        <description>PLL Low Port SDM Numerator Applied</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1C</bitWidth>
            <description>Low Port Modulation Numerator Applied</description>
            <name>LPM_NUM_SELECTED</name>
          </field>
        </fields>
        <name>PLL_LP_SDM_NUM</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xE200000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x25C</addressOffset>
        <description>PLL Low Port SDM Denominator Applied</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1C</bitWidth>
            <description>Low Port Modulation Denominator Selected</description>
            <name>LPM_DENOM_SELECTED</name>
          </field>
        </fields>
        <name>PLL_LP_SDM_DENOM</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x4000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x260</addressOffset>
        <description>PLL Delay Matching</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>LP_SDM_DELAY</description>
            <name>LP_SDM_DELAY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>HPM_SDM_DELAY</description>
            <name>HPM_SDM_DELAY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>HPM Bank Delay</description>
            <name>HPM_BANK_DELAY</name>
          </field>
        </fields>
        <name>PLL_DELAY_MATCH</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x201</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x264</addressOffset>
        <description>PLL Coarse Tune Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>CTUNE Target Manual</description>
            <name>CTUNE_TARGET_MANUAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CTUNE Target Disable</description>
            <name>CTUNE_TD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>CTUNE Count Adjustment</description>
            <name>CTUNE_ADJUST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>CTUNE Manual</description>
            <name>CTUNE_MANUAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CTUNE Disable</description>
            <name>CTUNE_DIS</name>
          </field>
        </fields>
        <name>PLL_CTUNE_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x268</addressOffset>
        <description>PLL Coarse Tune Count 6</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>CTUNE Count 6</description>
            <name>CTUNE_COUNT_6</name>
          </field>
        </fields>
        <name>PLL_CTUNE_CNT6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x26C</addressOffset>
        <description>PLL Coarse Tune Counts 5 and 4</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>CTUNE Count 4</description>
            <name>CTUNE_COUNT_4</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>CTUNE Count 5</description>
            <name>CTUNE_COUNT_5</name>
          </field>
        </fields>
        <name>PLL_CTUNE_CNT5_4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x270</addressOffset>
        <description>PLL Coarse Tune Counts 3 and 2</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>CTUNE Count 2</description>
            <name>CTUNE_COUNT_2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>CTUNE Count 3</description>
            <name>CTUNE_COUNT_3</name>
          </field>
        </fields>
        <name>PLL_CTUNE_CNT3_2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x274</addressOffset>
        <description>PLL Coarse Tune Counts 1 and 0</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>CTUNE Count 0</description>
            <name>CTUNE_COUNT_0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>CTUNE Count 1</description>
            <name>CTUNE_COUNT_1</name>
          </field>
        </fields>
        <name>PLL_CTUNE_CNT1_0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x278</addressOffset>
        <description>PLL Coarse Tune Results</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Coarse Tune Band to VCO</description>
            <name>CTUNE_SELECTED</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Coarse Tune Absolute Best Difference</description>
            <name>CTUNE_BEST_DIFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>Coarse Tune Frequency Target</description>
            <name>CTUNE_FREQ_TARGET</name>
          </field>
        </fields>
        <name>PLL_CTUNE_RESULTS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x9620040</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x280</addressOffset>
        <description>Transceiver Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Radio Protocol Selection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>BLE</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>BLE in MBAN</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>BLE overlap MBAN</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Zigbee</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>802.15.4j</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>128 Channel FSK</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>128 Channel GFSK</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PROTOCOL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Target Power Source</description>
            <name>TGT_PWR_SRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Radio Reference Clock Frequency</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>32 MHz</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>REF_CLK_FREQ</name>
          </field>
        </fields>
        <name>CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x284</addressOffset>
        <description>Transceiver Status</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TSM Count</description>
            <name>TSM_COUNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>PLL Sequence State</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PLL OFF</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CTUNE</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CTUNE_SETTLE</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>HPMCAL1</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>HPMCAL1_SETTLE</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>HPMCAL2_SETTLE</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PLLREADY</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PLL_SEQ_STATE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Mode</description>
            <name>RX_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Mode</description>
            <name>TX_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BTLE System Clock Request</description>
            <name>BTLE_SYSCLK_REQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Link Layer Active Indication</description>
            <name>RIF_LL_ACTIVE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RF Osciallator Xtal Ready</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Indicates that the RF Oscillator is disabled or has not completed its warmup.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Indicates that the RF Oscillator has completed its warmup count and is ready for use.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>XTAL_READY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SOC Using RF Clock Indication</description>
            <name>SOC_USING_RF_OSC_CLK</name>
          </field>
        </fields>
        <name>STATUS</name>
        <resetMask>0xFFF0CFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x288</addressOffset>
        <description>Soft Reset</description>
        <fields></fields>
        <name>SOFT_RESET</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x290</addressOffset>
        <description>Overwrite Version</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Overwrite Version Number.</description>
            <name>OVERWRITE_VER</name>
          </field>
        </fields>
        <name>OVERWRITE_VER</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x294</addressOffset>
        <description>DMA Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA I Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transceiver I channel DMA disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable the transceiver DMA engine to store RX_DIG I channel outputs to system memory.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMA_I_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Q Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transceiver Q channel DMA disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable the transceiver DMA engine to store RX_DIG Q channel outputs to system memory.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMA_Q_EN</name>
          </field>
        </fields>
        <name>DMA_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x298</addressOffset>
        <description>DMA Data</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>DMA_DATA_11_0</description>
            <name>DMA_DATA_11_0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>DMA_DATA_27_16</description>
            <name>DMA_DATA_27_16</name>
          </field>
        </fields>
        <name>DMA_DATA</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x29C</addressOffset>
        <description>Digital Test Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DTEST Page Selector</description>
            <name>DTEST_PAGE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DTEST Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disables DTEST. The IC's DTEST pins assume their mission function.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables DTEST. The contents of the selected page (DTEST_PAGE) will appear on the IC's DTEST output pins.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DTEST_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>GPIO 0 Overlay Pin</description>
            <name>GPIO0_OVLAY_PIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>GPIO 1 Overlay Pin</description>
            <name>GPIO1_OVLAY_PIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TSM GPIO 0 Overlay Pin</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>there is no overlay, and the DTEST Page Table dictates the node that appears on each DTEST pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>the register GPIO0_OVLAY_PIN[3:0] selects the DTEST pin on which GPIO0_TRIG_EN will appear.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TSM_GPIO_OVLAY_0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TSM GPIO 1 Overlay Pin</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>there is no overlay, and the DTEST Page Table dictates the node that appears on each DTEST pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>the register GPIO1_OVLAY_PIN[3:0] selects the DTEST pin on which GPIO1_TRIG_EN will appear.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TSM_GPIO_OVLAY_1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>DTEST Shift Control</description>
            <name>DTEST_SHFT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DTEST Raw Mode Enable for I Channel</description>
            <name>RAW_MODE_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DTEST Raw Mode Enable for Q Channel</description>
            <name>RAW_MODE_Q</name>
          </field>
        </fields>
        <name>DTEST_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2A0</addressOffset>
        <description>Packet Buffer Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PB Protect</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Incoming received packets overwrite Packet Buffer contents (default)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Incoming received packets are blocked from overwriting Packet Buffer contents</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PB_PROTECT</name>
          </field>
        </fields>
        <name>PB_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C0</addressOffset>
        <description>Transceiver Sequence Manager Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Force Transmit Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TSM Idle</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TSM executes a TX sequence</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FORCE_TX_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Force Receive Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TSM Idle</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TSM executes a RX sequence</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FORCE_RX_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PA Ramp Selection</description>
            <name>PA_RAMP_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Padding Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable TX Data Padding</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable TX Data Padding</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DATA_PADDING_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Abort Disable</description>
            <name>TX_ABORT_DIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Abort Disable</description>
            <name>RX_ABORT_DIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Abort On Coarse Tune Lock Detect Failure</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>don't allow TSM abort on Coarse Tune Unlock Detect</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>allow TSM abort on Coarse Tune Unlock Detect</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ABORT_ON_CTUNE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Abort On Cycle Slip Lock Detect Failure</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>don't allow TSM abort on Cycle Slip Unlock Detect</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>allow TSM abort on Cycle Slip Unlock Detect</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ABORT_ON_CYCLE_SLIP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Abort On Frequency Target Lock Detect Failure</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>don't allow TSM abort on Frequency Target Unlock Detect</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>allow TSM abort on Frequency Target Unlock Detect</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ABORT_ON_FREQ_TARG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TSM Breakpoint</description>
            <name>BKPT</name>
          </field>
        </fields>
        <name>TSM_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFF000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C4</addressOffset>
        <description>End of Sequence Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>End of TX Warmup</description>
            <name>END_OF_TX_WU</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>End of TX Warmdown</description>
            <name>END_OF_TX_WD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>End of RX Warmup</description>
            <name>END_OF_RX_WU</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>End of RX Warmdown</description>
            <name>END_OF_RX_WD</name>
          </field>
        </fields>
        <name>END_OF_SEQ</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x65646A67</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C8</addressOffset>
        <description>TSM Override 0</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for PLL_REG_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of PLL_REG_EN_OVRD to override the signal "pll_reg_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PLL_REG_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for PLL_REG_EN</description>
            <name>PLL_REG_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for PLL_VCO_REG_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of PLL_VCO_REG_EN_OVRD to override the signal "pll_vco_reg_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PLL_VCO_REG_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for PLL_VCO_REG_EN</description>
            <name>PLL_VCO_REG_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for QGEN_REG_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of QGEN_REG_EN_OVRD to override the signal "qgen_reg_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>QGEN_REG_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for QGEN_REG_EN</description>
            <name>QGEN_REG_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for TCA_TX_REG_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of TCA_TX_REG_EN_OVRD to override the signal "tca_tx_reg_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TCA_TX_REG_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for TCA_TX_REG_EN</description>
            <name>TCA_TX_REG_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for ADC_ANA_REG_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of ADC_ANA_REG_EN_OVRD to override the signal "adc_ana_reg_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_ANA_REG_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for ADC_ANA_REG_EN</description>
            <name>ADC_ANA_REG_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for ADC_DIG_REG_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of ADC_DIG_REG_EN_OVRD to override the signal "adc_dig_reg_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DIG_REG_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for ADC_DIG_REG_EN</description>
            <name>ADC_DIG_REG_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for XTAL_PLL_REF_CLK_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of XTAL_PLL_REF_CLK_EN_OVRD to override the signal "xtal_pll_ref_clk_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>XTAL_PLL_REF_CLK_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for XTAL_PLL_REF_CLK_EN</description>
            <name>XTAL_PLL_REF_CLK_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for XTAL_ADC_REF_CLK_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of XTAL_ADC_REF_CLK_EN_OVRD to override the signal "xtal_adc_ref_clk_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>XTAL_ADC_REF_CLK_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for XTAL_ADC_REF_CLK_EN</description>
            <name>XTAL_ADC_REF_CLK_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for PLL_VCO_AUTOTUNE_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of PLL_VCO_AUTOTUNE_EN_OVRD to override the signal "pll_vco_autotune_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PLL_VCO_AUTOTUNE_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for PLL_VCO_AUTOTUNE_EN</description>
            <name>PLL_VCO_AUTOTUNE_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for PLL_CYCLE_SLIP_LD_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of PLL_CYCLE_SLIP_LD_EN_OVRD to override the signal "pll_cycle_slip_ld_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PLL_CYCLE_SLIP_LD_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for PLL_CYCLE_SLIP_LD_EN</description>
            <name>PLL_CYCLE_SLIP_LD_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for PLL_VCO_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of PLL_VCO_EN_OVRD to override the signal "pll_vco_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PLL_VCO_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for PLL_VCO_EN</description>
            <name>PLL_VCO_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for PLL_VCO_BUF_RX_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of PLL_VCO_BUF_RX_EN_OVRD to override the signal "pll_vco_buf_rx_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PLL_VCO_BUF_RX_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for PLL_VCO_BUF_RX_EN</description>
            <name>PLL_VCO_BUF_RX_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for PLL_VCO_BUF_TX_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of PLL_VCO_BUF_TX_EN_OVRD to override the signal "pll_vco_buf_tx_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PLL_VCO_BUF_TX_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for PLL_VCO_BUF_TX_EN</description>
            <name>PLL_VCO_BUF_TX_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for PLL_PA_BUF_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of PLL_PA_BUF_EN_OVRD to override the signal "pll_pa_buf_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PLL_PA_BUF_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for PLL_PA_BUF_EN</description>
            <name>PLL_PA_BUF_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for PLL_LDV_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of PLL_LDV_EN_OVRD to override the signal "pll_ldv_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PLL_LDV_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for PLL_LDV_EN</description>
            <name>PLL_LDV_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for PLL_RX_LDV_RIPPLE_MUX_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of PLL_RX_LDV_RIPPLE_MUX_EN_OVRD to override the signal "pll_rx_ldv_ripple_mux_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PLL_RX_LDV_RIPPLE_MUX_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for PLL_RX_LDV_RIPPLE_MUX_EN</description>
            <name>PLL_RX_LDV_RIPPLE_MUX_EN_OVRD</name>
          </field>
        </fields>
        <name>TSM_OVRD0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2CC</addressOffset>
        <description>TSM Override 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for PLL_TX_LDV_RIPPLE_MUX_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of PLL_TX_LDV_RIPPLE_MUX_EN_OVRD to override the signal "pll_tx_ldv_ripple_mux_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PLL_TX_LDV_RIPPLE_MUX_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for PLL_TX_LDV_RIPPLE_MUX_EN</description>
            <name>PLL_TX_LDV_RIPPLE_MUX_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for PLL_FILTER_CHARGE_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of PLL_FILTER_CHARGE_EN_OVRD to override the signal "pll_filter_charge_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PLL_FILTER_CHARGE_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for PLL_FILTER_CHARGE_EN</description>
            <name>PLL_FILTER_CHARGE_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for PLL_PHDET_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of PLL_PHDET_EN_OVRD to override the signal "pll_phdet_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PLL_PHDET_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for PLL_PHDET_EN</description>
            <name>PLL_PHDET_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for QGEN25_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of QGEN25_EN_OVRD to override the signal "qgen25_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>QGEN25_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for QGEN25_EN</description>
            <name>QGEN25_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for TX_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of TX_EN_OVRD to override the signal "tx_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TX_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for TX_EN</description>
            <name>TX_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for ADC_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of ADC_EN_OVRD to override the signal "adc_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for ADC_EN</description>
            <name>ADC_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for ADC_BIAS_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of ADC_BIAS_EN_OVRD to override the signal "adc_bias_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_BIAS_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for ADC_BIAS_EN</description>
            <name>ADC_BIAS_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for ADC_CLK_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of ADC_CLK_EN_OVRD to override the signal "adc_clk_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_CLK_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for ADC_CLK_EN</description>
            <name>ADC_CLK_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for ADC_I_ADC_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of ADC_I_ADC_EN_OVRD to override the signal "adc_i_adc_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_I_ADC_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for ADC_I_ADC_EN</description>
            <name>ADC_I_ADC_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for ADC_Q_ADC_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of ADC_Q_ADC_EN_OVRD to override the signal "adc_q_adc_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_Q_ADC_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for ADC_Q_ADC_EN</description>
            <name>ADC_Q_ADC_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for ADC_DAC1_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of ADC_DAC1_EN_OVRD to override the signal "adc_dac1_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DAC1_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for ADC_DAC1_EN</description>
            <name>ADC_DAC1_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for ADC_DAC2_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of ADC_DAC2_EN_OVRD to override the signal "adc_dac2_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_DAC2_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for ADC_DAC2_EN</description>
            <name>ADC_DAC2_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for ADC_RST_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of ADC_RST_EN_OVRD to override the signal "adc_rst_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_RST_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for ADC_RST_EN</description>
            <name>ADC_RST_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for BBF_I_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of BBF_I_EN_OVRD to override the signal "bbf_i_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BBF_I_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for BBF_I_EN</description>
            <name>BBF_I_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for BBF_Q_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of BBF_Q_EN_OVRD to override the signal "bbf_q_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BBF_Q_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for BBF_Q_EN</description>
            <name>BBF_Q_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for BBF_PDET_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of BBF_PDET_EN_OVRD to override the signal "bbf_pdet_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BBF_PDET_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for BBF_PDET_EN</description>
            <name>BBF_PDET_EN_OVRD</name>
          </field>
        </fields>
        <name>TSM_OVRD1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2D0</addressOffset>
        <description>TSM Override 2</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for BBF_DCOC_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of BBF_DCOC_EN_OVRD to override the signal "bbf_dcoc_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BBF_DCOC_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for BBF_DCOC_EN</description>
            <name>BBF_DCOC_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for TCA_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of TCA_EN_OVRD to override the signal "tca_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TCA_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for TCA_EN</description>
            <name>TCA_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for TZA_I_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of TZA_I_EN_OVRD to override the signal "tza_i_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TZA_I_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for TZA_I_EN</description>
            <name>TZA_I_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for TZA_Q_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of TZA_Q_EN_OVRD to override the signal "tza_q_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TZA_Q_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for TZA_Q_EN</description>
            <name>TZA_Q_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for TZA_PDET_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of TZA_PDET_EN_OVRD to override the signal "tza_pdet_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TZA_PDET_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for TZA_PDET_EN</description>
            <name>TZA_PDET_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for TZA_DCOC_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of TZA_DCOC_EN_OVRD to override the signal "tza_dcoc_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TZA_DCOC_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for TZA_DCOC_EN</description>
            <name>TZA_DCOC_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for PLL_DIG_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of PLL_DIG_EN_OVRD to override the signal "pll_dig_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PLL_DIG_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for PLL_DIG_EN</description>
            <name>PLL_DIG_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for TX_DIG_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of TX_DIG_EN_OVRD to override the signal "tx_dig_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TX_DIG_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for TX_DIG_EN</description>
            <name>TX_DIG_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for RX_DIG_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of RX_DIG_EN_OVRD to override the signal "rx_dig_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RX_DIG_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for RX_DIG_EN</description>
            <name>RX_DIG_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for RX_INIT</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of RX_INIT_OVRD to override the signal "rx_init".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RX_INIT_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for RX_INIT</description>
            <name>RX_INIT_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for SIGMA_DELTA_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of SIGMA_DELTA_EN_OVRD to override the signal "sigma_delta_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SIGMA_DELTA_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for SIGMA_DELTA_EN</description>
            <name>SIGMA_DELTA_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for ZBDEM_RX_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of ZBDEM_RX_EN_OVRD to override the signal "zbdem_rx_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ZBDEM_RX_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for ZBDEM_RX_EN</description>
            <name>ZBDEM_RX_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for DCOC_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of DCOC_EN_OVRD to override the signal "dcoc_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DCOC_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for DCOC_EN</description>
            <name>DCOC_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for DCOC_INIT</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of DCOC_INIT_OVRD to override the signal "dcoc_init".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DCOC_INIT_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for DCOC_INIT</description>
            <name>DCOC_INIT_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for FREQ_TARG_LD_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of FREQ_TARG_LD_EN_OVRD to override the signal "freq_targ_ld_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FREQ_TARG_LD_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for FREQ_TARG_LD_EN</description>
            <name>FREQ_TARG_LD_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for SAR_ADC_TRIG_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of SAR_ADC_TRIG_EN_OVRD to override the signal "sar_adc_trig_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SAR_ADC_TRIG_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for SAR_ADC_TRIG_EN</description>
            <name>SAR_ADC_TRIG_EN_OVRD</name>
          </field>
        </fields>
        <name>TSM_OVRD2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2D4</addressOffset>
        <description>TSM Override 3</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for TSM_SPARE0_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of TSM_SPARE0_EN_OVRD to override the signal "tsm_spare0_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TSM_SPARE0_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for TSM_SPARE0_EN</description>
            <name>TSM_SPARE0_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for TSM_SPARE1_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of TSM_SPARE1_EN_OVRD to override the signal "tsm_spare1_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TSM_SPARE1_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for TSM_SPARE1_EN</description>
            <name>TSM_SPARE1_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for TSM_SPARE2_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of TSM_SPARE2_EN_OVRD to override the signal "tsm_spare2_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TSM_SPARE2_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for TSM_SPARE2_EN</description>
            <name>TSM_SPARE2_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for TSM_SPARE3_EN</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of TSM_SPARE3_EN_OVRD to override the signal "tsm_spare3_en".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TSM_SPARE3_EN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for TSM_SPARE3_EN</description>
            <name>TSM_SPARE3_EN_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for TX_MODE</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of TX_MODE_OVRD to override the signal "tx_mode".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TX_MODE_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for TX_MODE</description>
            <name>TX_MODE_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override control for RX_MODE</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use the state of RX_MODE_OVRD to override the signal "rx_mode".</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RX_MODE_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Override value for RX_MODE</description>
            <name>RX_MODE_OVRD</name>
          </field>
        </fields>
        <name>TSM_OVRD3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2D8</addressOffset>
        <description>PA Power</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>PA Power</description>
            <name>PA_POWER</name>
          </field>
        </fields>
        <name>PA_POWER</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2DC</addressOffset>
        <description>PA Bias Table 0</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>PA_BIAS0</description>
            <name>PA_BIAS0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>PA_BIAS1</description>
            <name>PA_BIAS1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>PA_BIAS2</description>
            <name>PA_BIAS2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>PA_BIAS3</description>
            <name>PA_BIAS3</name>
          </field>
        </fields>
        <name>PA_BIAS_TBL0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2E0</addressOffset>
        <description>PA Bias Table 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>PA_BIAS4</description>
            <name>PA_BIAS4</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>PA_BIAS5</description>
            <name>PA_BIAS5</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>PA_BIAS6</description>
            <name>PA_BIAS6</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>PA_BIAS7</description>
            <name>PA_BIAS7</name>
          </field>
        </fields>
        <name>PA_BIAS_TBL1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2E4</addressOffset>
        <description>Recycle Count Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TSM RX Recycle Count 0</description>
            <name>RECYCLE_COUNT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>TSM RX Recycle Count 1</description>
            <name>RECYCLE_COUNT1</name>
          </field>
        </fields>
        <name>RECYCLE_COUNT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x826</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2E8</addressOffset>
        <description>TSM_TIMING00</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for PLL_REG_EN TX sequence.</description>
            <name>PLL_REG_EN_TX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for PLL_REG_EN signal or group TX sequence.</description>
            <name>PLL_REG_EN_TX_LO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for PLL_REG_EN signal or group RX sequence.</description>
            <name>PLL_REG_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for PLL_REG_EN signal or group RX sequence.</description>
            <name>PLL_REG_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING00</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x65006A00</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2EC</addressOffset>
        <description>TSM_TIMING01</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for PLL_VCO_REG_EN TX sequence.</description>
            <name>PLL_VCO_REG_EN_TX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for PLL_VCO_REG_EN signal or group TX sequence.</description>
            <name>PLL_VCO_REG_EN_TX_LO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for PLL_VCO_REG_EN signal or group RX sequence.</description>
            <name>PLL_VCO_REG_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for PLL_VCO_REG_EN signal or group RX sequence.</description>
            <name>PLL_VCO_REG_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING01</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x65006A00</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2F0</addressOffset>
        <description>TSM_TIMING02</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for QGEN_REG_EN TX sequence.</description>
            <name>QGEN_REG_EN_TX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for QGEN_REG_EN signal or group TX sequence.</description>
            <name>QGEN_REG_EN_TX_LO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for QGEN_REG_EN signal or group RX sequence.</description>
            <name>QGEN_REG_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for QGEN_REG_EN signal or group RX sequence.</description>
            <name>QGEN_REG_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING02</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x65006A00</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2F4</addressOffset>
        <description>TSM_TIMING03</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for TCA_TX_REG_EN TX sequence.</description>
            <name>TCA_TX_REG_EN_TX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for TCA_TX_REG_EN signal or group TX sequence.</description>
            <name>TCA_TX_REG_EN_TX_LO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for TCA_TX_REG_EN signal or group RX sequence.</description>
            <name>TCA_TX_REG_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for TCA_TX_REG_EN signal or group RX sequence.</description>
            <name>TCA_TX_REG_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING03</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x65006A00</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2F8</addressOffset>
        <description>TSM_TIMING04</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for ADC_REG_EN signal or group RX sequence.</description>
            <name>ADC_REG_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for ADC_REG_EN signal or group RX sequence.</description>
            <name>ADC_REG_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING04</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6500FFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2FC</addressOffset>
        <description>TSM_TIMING05</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for PLL_REF_CLK_EN TX sequence.</description>
            <name>PLL_REF_CLK_EN_TX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for PLL_REF_CLK_EN signal or group TX sequence.</description>
            <name>PLL_REF_CLK_EN_TX_LO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for PLL_REF_CLK_EN signal or group RX sequence.</description>
            <name>PLL_REF_CLK_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for PLL_REF_CLK_EN signal or group RX sequence.</description>
            <name>PLL_REF_CLK_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING05</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x650B6A3F</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x300</addressOffset>
        <description>TSM_TIMING06</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for ADC_CLK_EN signal or group RX sequence.</description>
            <name>ADC_CLK_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for ADC_CLK_EN signal or group RX sequence.</description>
            <name>ADC_CLK_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING06</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x651AFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x304</addressOffset>
        <description>TSM_TIMING07</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for PLL_VCO_AUTOTUNE_EN TX sequence.</description>
            <name>PLL_VCO_AUTOTUNE_EN_TX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for PLL_VCO_AUTOTUNE_EN signal or group TX sequence.</description>
            <name>PLL_VCO_AUTOTUNE_EN_TX_LO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for PLL_VCO_AUTOTUNE_EN signal or group RX sequence.</description>
            <name>PLL_VCO_AUTOTUNE_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for PLL_VCO_AUTOTUNE_EN signal or group RX sequence.</description>
            <name>PLL_VCO_AUTOTUNE_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING07</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1A004E00</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x308</addressOffset>
        <description>TSM_TIMING08</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for PLL_CYCLE_SLIP_LD_EN TX sequence.</description>
            <name>PLL_CYCLE_SLIP_LD_EN_TX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for PLL_CYCLE_SLIP_LD_EN signal or group TX sequence.</description>
            <name>PLL_CYCLE_SLIP_LD_EN_TX_LO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for PLL_CYCLE_SLIP_LD_EN signal or group RX sequence.</description>
            <name>PLL_CYCLE_SLIP_LD_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for PLL_CYCLE_SLIP_LD_EN signal or group RX sequence.</description>
            <name>PLL_CYCLE_SLIP_LD_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING08</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x65336867</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30C</addressOffset>
        <description>TSM_TIMING09</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for PLL_VCO_EN TX sequence.</description>
            <name>PLL_VCO_EN_TX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for PLL_VCO_EN signal or group TX sequence.</description>
            <name>PLL_VCO_EN_TX_LO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for PLL_VCO_EN signal or group RX sequence.</description>
            <name>PLL_VCO_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for PLL_VCO_EN signal or group RX sequence.</description>
            <name>PLL_VCO_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING09</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x65056A05</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x310</addressOffset>
        <description>TSM_TIMING10</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for PLL_VCO_BUF_RX_EN signal or group RX sequence.</description>
            <name>PLL_VCO_BUF_RX_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for PLL_VCO_BUF_RX_EN signal or group RX sequence.</description>
            <name>PLL_VCO_BUF_RX_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING10</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6509FFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x314</addressOffset>
        <description>TSM_TIMING11</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for PLL_VCO_BUF_TX_EN TX sequence.</description>
            <name>PLL_VCO_BUF_TX_EN_TX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for PLL_VCO_BUF_TX_EN signal or group TX sequence.</description>
            <name>PLL_VCO_BUF_TX_EN_TX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING11</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF6A09</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x318</addressOffset>
        <description>TSM_TIMING12</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for PLL_PA_BUF_EN TX sequence.</description>
            <name>PLL_PA_BUF_EN_TX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for PLL_PA_BUF_EN signal or group TX sequence.</description>
            <name>PLL_PA_BUF_EN_TX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING12</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF6A64</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x31C</addressOffset>
        <description>TSM_TIMING13</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for PLL_LDV_EN TX sequence.</description>
            <name>PLL_LDV_EN_TX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for PLL_LDV_EN signal or group TX sequence.</description>
            <name>PLL_LDV_EN_TX_LO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for PLL_LDV_EN signal or group RX sequence.</description>
            <name>PLL_LDV_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for PLL_LDV_EN signal or group RX sequence.</description>
            <name>PLL_LDV_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING13</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x651A6A4E</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x320</addressOffset>
        <description>TSM_TIMING14</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for PLL_RX_LDV_RIPPLE_MUX_EN signal or group RX sequence.</description>
            <name>PLL_RX_LDV_RIPPLE_MUX_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for PLL_RX_LDV_RIPPLE_MUX_EN signal or group RX sequence.</description>
            <name>PLL_RX_LDV_RIPPLE_MUX_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING14</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x650AFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x324</addressOffset>
        <description>TSM_TIMING15</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for PLL_TX_LDV_RIPPLE_MUX_EN TX sequence.</description>
            <name>PLL_TX_LDV_RIPPLE_MUX_EN_TX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for PLL_TX_LDV_RIPPLE_MUX_EN signal or group TX sequence.</description>
            <name>PLL_TX_LDV_RIPPLE_MUX_EN_TX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING15</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF6A0A</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x328</addressOffset>
        <description>TSM_TIMING16</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for PLL_FILTER_CHARGE_EN TX sequence.</description>
            <name>PLL_FILTER_CHARGE_EN_TX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for PLL_FILTER_CHARGE_EN signal or group TX sequence.</description>
            <name>PLL_FILTER_CHARGE_EN_TX_LO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for PLL_FILTER_CHARGE_EN signal or group RX sequence.</description>
            <name>PLL_FILTER_CHARGE_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for PLL_FILTER_CHARGE_EN signal or group RX sequence.</description>
            <name>PLL_FILTER_CHARGE_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING16</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1A104E44</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x32C</addressOffset>
        <description>TSM_TIMING17</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for PLL_PHDET_EN TX sequence.</description>
            <name>PLL_PHDET_EN_TX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for PLL_PHDET_EN signal or group TX sequence.</description>
            <name>PLL_PHDET_EN_TX_LO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for PLL_PHDET_EN signal or group RX sequence.</description>
            <name>PLL_PHDET_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for PLL_PHDET_EN signal or group RX sequence.</description>
            <name>PLL_PHDET_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING17</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x65106A44</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x330</addressOffset>
        <description>TSM_TIMING18</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for QGEN25_EN signal or group RX sequence.</description>
            <name>QGEN25_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for QGEN25_EN signal or group RX sequence.</description>
            <name>QGEN25_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING18</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6505FFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x334</addressOffset>
        <description>TSM_TIMING19</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for TX_EN TX sequence.</description>
            <name>TX_EN_TX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for TX_EN signal or group TX sequence.</description>
            <name>TX_EN_TX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING19</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF6864</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x338</addressOffset>
        <description>TSM_TIMING20</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for ADC_EN signal or group RX sequence.</description>
            <name>ADC_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for ADC_EN signal or group RX sequence.</description>
            <name>ADC_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING20</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x651AFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x33C</addressOffset>
        <description>TSM_TIMING21</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for ADC_I_Q_EN signal or group RX sequence.</description>
            <name>ADC_I_Q_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for ADC_I_Q_EN signal or group RX sequence.</description>
            <name>ADC_I_Q_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING21</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x651AFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x340</addressOffset>
        <description>TSM_TIMING22</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for ADC_DAC_EN signal or group RX sequence.</description>
            <name>ADC_DAC_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for ADC_DAC_EN signal or group RX sequence.</description>
            <name>ADC_DAC_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING22</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x651AFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x344</addressOffset>
        <description>TSM_TIMING23</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for ADC_RST_EN signal or group RX sequence.</description>
            <name>ADC_RST_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for ADC_RST_EN signal or group RX sequence.</description>
            <name>ADC_RST_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING23</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x651AFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x348</addressOffset>
        <description>TSM_TIMING24</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for BBF_EN signal or group RX sequence.</description>
            <name>BBF_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for BBF_EN signal or group RX sequence.</description>
            <name>BBF_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING24</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6518FFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34C</addressOffset>
        <description>TSM_TIMING25</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for TCA_EN signal or group RX sequence.</description>
            <name>TCA_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for TCA_EN signal or group RX sequence.</description>
            <name>TCA_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING25</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6518FFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x350</addressOffset>
        <description>TSM_TIMING26</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for PLL_DIG_EN TX sequence.</description>
            <name>PLL_DIG_EN_TX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for PLL_DIG_EN signal or group TX sequence.</description>
            <name>PLL_DIG_EN_TX_LO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for PLL_DIG_EN signal or group RX sequence.</description>
            <name>PLL_DIG_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for PLL_DIG_EN signal or group RX sequence.</description>
            <name>PLL_DIG_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING26</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x65096A09</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x354</addressOffset>
        <description>TSM_TIMING27</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for TX_DIG_EN TX sequence.</description>
            <name>TX_DIG_EN_TX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for TX_DIG_EN signal or group TX sequence.</description>
            <name>TX_DIG_EN_TX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING27</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF6A67</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x358</addressOffset>
        <description>TSM_TIMING28</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for RX_DIG_EN signal or group RX sequence.</description>
            <name>RX_DIG_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for RX_DIG_EN signal or group RX sequence.</description>
            <name>RX_DIG_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING28</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6562FFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x35C</addressOffset>
        <description>TSM_TIMING29</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for RX_INIT signal or group RX sequence.</description>
            <name>RX_INIT_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for RX_INIT signal or group RX sequence.</description>
            <name>RX_INIT_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING29</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6362FFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x360</addressOffset>
        <description>TSM_TIMING30</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for SIGMA_DELTA_EN TX sequence.</description>
            <name>SIGMA_DELTA_EN_TX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for SIGMA_DELTA_EN signal or group TX sequence.</description>
            <name>SIGMA_DELTA_EN_TX_LO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for SIGMA_DELTA_EN signal or group RX sequence.</description>
            <name>SIGMA_DELTA_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for SIGMA_DELTA_EN signal or group RX sequence.</description>
            <name>SIGMA_DELTA_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING30</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x65106A44</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x364</addressOffset>
        <description>TSM_TIMING31</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for ZBDEM_RX_EN signal or group RX sequence.</description>
            <name>ZBDEM_RX_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for ZBDEM_RX_EN signal or group RX sequence.</description>
            <name>ZBDEM_RX_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING31</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6562FFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x368</addressOffset>
        <description>TSM_TIMING32</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for DCOC_EN signal or group RX sequence.</description>
            <name>DCOC_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for DCOC_EN signal or group RX sequence.</description>
            <name>DCOC_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING32</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6526FFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x36C</addressOffset>
        <description>TSM_TIMING33</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for DCOC_INIT signal or group RX sequence.</description>
            <name>DCOC_INIT_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for DCOC_INIT signal or group RX sequence.</description>
            <name>DCOC_INIT_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING33</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x2726FFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x370</addressOffset>
        <description>TSM_TIMING34</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for FREQ_TARG_LD_EN TX sequence.</description>
            <name>FREQ_TARG_LD_EN_TX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for FREQ_TARG_LD_EN signal or group TX sequence.</description>
            <name>FREQ_TARG_LD_EN_TX_LO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for FREQ_TARG_LD_EN signal or group RX sequence.</description>
            <name>FREQ_TARG_LD_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for FREQ_TARG_LD_EN signal or group RX sequence.</description>
            <name>FREQ_TARG_LD_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING34</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x65336865</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x374</addressOffset>
        <description>TSM_TIMING35</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for SAR_ADC_TRIG_EN TX sequence.</description>
            <name>SAR_ADC_TRIG_EN_TX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for SAR_ADC_TRIG_EN signal or group TX sequence.</description>
            <name>SAR_ADC_TRIG_EN_TX_LO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for SAR_ADC_TRIG_EN signal or group RX sequence.</description>
            <name>SAR_ADC_TRIG_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for SAR_ADC_TRIG_EN signal or group RX sequence.</description>
            <name>SAR_ADC_TRIG_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING35</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x378</addressOffset>
        <description>TSM_TIMING36</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for TSM_SPARE0_EN TX sequence.</description>
            <name>TSM_SPARE0_EN_TX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for TSM_SPARE0_EN signal or group TX sequence.</description>
            <name>TSM_SPARE0_EN_TX_LO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for TSM_SPARE0_EN signal or group RX sequence.</description>
            <name>TSM_SPARE0_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for TSM_SPARE0_EN signal or group RX sequence.</description>
            <name>TSM_SPARE0_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING36</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x37C</addressOffset>
        <description>TSM_TIMING37</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for TSM_SPARE1_EN TX sequence.</description>
            <name>TSM_SPARE1_EN_TX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for TSM_SPARE1_EN signal or group TX sequence.</description>
            <name>TSM_SPARE1_EN_TX_LO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for TSM_SPARE1_EN signal or group RX sequence.</description>
            <name>TSM_SPARE1_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for TSM_SPARE1_EN signal or group RX sequence.</description>
            <name>TSM_SPARE1_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING37</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x380</addressOffset>
        <description>TSM_TIMING38</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for TSM_SPARE2_EN TX sequence.</description>
            <name>TSM_SPARE2_EN_TX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for TSM_SPARE2_EN signal or group TX sequence.</description>
            <name>TSM_SPARE2_EN_TX_LO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for TSM_SPARE2_EN signal or group RX sequence.</description>
            <name>TSM_SPARE2_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for TSM_SPARE2_EN signal or group RX sequence.</description>
            <name>TSM_SPARE2_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING38</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x384</addressOffset>
        <description>TSM_TIMING39</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for TSM_SPARE3_EN TX sequence.</description>
            <name>TSM_SPARE3_EN_TX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for TSM_SPARE3_EN signal or group TX sequence.</description>
            <name>TSM_SPARE3_EN_TX_LO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for TSM_SPARE3_EN signal or group RX sequence.</description>
            <name>TSM_SPARE3_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for TSM_SPARE3_EN signal or group RX sequence.</description>
            <name>TSM_SPARE3_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING39</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x388</addressOffset>
        <description>TSM_TIMING40</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for GPIO0_TRIG_EN TX sequence.</description>
            <name>GPIO0_TRIG_EN_TX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for GPIO0_TRIG_EN signal or group TX sequence.</description>
            <name>GPIO0_TRIG_EN_TX_LO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for GPIO0_TRIG_EN signal or group RX sequence.</description>
            <name>GPIO0_TRIG_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for GPIO0_TRIG_EN signal or group RX sequence.</description>
            <name>GPIO0_TRIG_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING40</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38C</addressOffset>
        <description>TSM_TIMING41</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for GPIO1_TRIG_EN TX sequence.</description>
            <name>GPIO1_TRIG_EN_TX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for GPIO1_TRIG_EN signal or group TX sequence.</description>
            <name>GPIO1_TRIG_EN_TX_LO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for GPIO1_TRIG_EN signal or group RX sequence.</description>
            <name>GPIO1_TRIG_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for GPIO1_TRIG_EN signal or group RX sequence.</description>
            <name>GPIO1_TRIG_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING41</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x390</addressOffset>
        <description>TSM_TIMING42</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for GPIO2_TRIG_EN TX sequence.</description>
            <name>GPIO2_TRIG_EN_TX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for GPIO2_TRIG_EN signal or group TX sequence.</description>
            <name>GPIO2_TRIG_EN_TX_LO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for GPIO2_TRIG_EN signal or group RX sequence.</description>
            <name>GPIO2_TRIG_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for GPIO2_TRIG_EN signal or group RX sequence.</description>
            <name>GPIO2_TRIG_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING42</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x394</addressOffset>
        <description>TSM_TIMING43</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for GPIO3_TRIG_EN TX sequence.</description>
            <name>GPIO3_TRIG_EN_TX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for GPIO3_TRIG_EN signal or group TX sequence.</description>
            <name>GPIO3_TRIG_EN_TX_LO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Assertion time setting for GPIO3_TRIG_EN signal or group RX sequence.</description>
            <name>GPIO3_TRIG_EN_RX_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Deassertion time setting for GPIO3_TRIG_EN signal or group RX sequence.</description>
            <name>GPIO3_TRIG_EN_RX_LO</name>
          </field>
        </fields>
        <name>TSM_TIMING43</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C0</addressOffset>
        <description>CORR_CTRL</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>CORR_VT</description>
            <name>CORR_VT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>CORR_NVAL</description>
            <name>CORR_NVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MAX_CORR_EN</description>
            <name>MAX_CORR_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RX_MAX_CORR</description>
            <name>RX_MAX_CORR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RX_MAX_PREAMBLE</description>
            <name>RX_MAX_PREAMBLE</name>
          </field>
        </fields>
        <name>CORR_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x482</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C4</addressOffset>
        <description>PN_TYPE</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PN_TYPE</description>
            <name>PN_TYPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX_INV</description>
            <name>TX_INV</name>
          </field>
        </fields>
        <name>PN_TYPE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C8</addressOffset>
        <description>PN_CODE</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>PN_LSB</description>
            <name>PN_LSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>PN_MSB</description>
            <name>PN_MSB</name>
          </field>
        </fields>
        <name>PN_CODE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x744AC39B</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3CC</addressOffset>
        <description>Sync Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Symbol Sync Tracking Period</description>
            <name>SYNC_PER</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TRACK_ENABLE</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>symbol timing synchronization tracking disabled in Rx frontend</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>symbol timing synchronization tracking enabled in Rx frontend (default)</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRACK_ENABLE</name>
          </field>
        </fields>
        <name>SYNC_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x8</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3D0</addressOffset>
        <description>SNF_THR</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>SNIFF Mode Threshold</description>
            <name>SNF_THR</name>
          </field>
        </fields>
        <name>SNF_THR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3D4</addressOffset>
        <description>FAD_THR</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>FAD_THR</description>
            <name>FAD_THR</name>
          </field>
        </fields>
        <name>FAD_THR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x82</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3D8</addressOffset>
        <description>ZBDEM_AFC</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AFC_EN</description>
            <name>AFC_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DCD Mode Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>NCD Mode (default)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DCD Mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DCD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>AFC_OUT</description>
            <name>AFC_OUT</name>
          </field>
        </fields>
        <name>ZBDEM_AFC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3DC</addressOffset>
        <description>LPPS Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPPS Mode Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPPS mode disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPPS mode enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LPPS_ENABLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPPS_QGEN25_ALLOW</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disallow TSM output qgen25_en to be duty-cycled during LPPS</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Allow TSM output qgen25_en to be duty-cycled during LPPS</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LPPS_QGEN25_ALLOW</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPPS_ADC_ALLOW</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disallow ADC-related TSM outputs {adc_en, adc_bias_en} to be duty-cycled during LPPS.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Allow ADC-related TSM outputs {adc_en, adc_bias_en} to be duty-cycled during LPPS.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LPPS_ADC_ALLOW</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPPS_ADC_CLK_ALLOW</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disallow ADC-related TSM outputs {xtal_adc_ref_clk_en, adc_clk_en} to be duty-cycled during LPPS.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Allow ADC_CLK-related TSM outputs {xtal_adc_ref_clk_en, adc_clk_en} to be duty-cycled during LPPS.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LPPS_ADC_CLK_ALLOW</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPPS_ADC_I_Q_ALLOW</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disallow ADC_I/Q-related TSM outputs {adc_I_adc_en, adc_Q_adc_en} to be duty-cycled during LPPS.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Allow ADC_I/Q-related TSM outputs {adc_I_adc_en, adc_Q_adc_en} to be duty-cycled during LPPS.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LPPS_ADC_I_Q_ALLOW</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPPS_ADC_DAC_ALLOW</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disallow ADC_DAC-related TSM outputs {adc_dac1_en, adc_dac2_en} to be duty-cycled during LPPS.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Allow ADC_DAC-related TSM outputs {adc_dac1_en, adc_dac2_en} to be duty-cycled during LPPS.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LPPS_ADC_DAC_ALLOW</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPPS_BBF_ALLOW</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disallow BBF-related TSM outputs {bbf_i_en, bbf_q_en, bbf_pdet_en, bbf_dcoc_en} to be duty-cycled during LPPS.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Allow BBF-related TSM outputs {bbf_i_en, bbf_q_en, bbf_pdet_en, bbf_dcoc_en} to be duty-cycled during LPPS.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LPPS_BBF_ALLOW</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LPPS_TCA_ALLOW</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disallow TCA-related TSM outputs {tca_en, tza_i_en, tza_q_en, tza_pdet_en, tza_dcoc_en} to be duty-cycled during LPPS.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Allow TCA-related TSM outputs {tca_en, tza_i_en, tza_q_en, tza_pdet_en, tza_dcoc_en} to be duty-cycled during LPPS.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LPPS_TCA_ALLOW</name>
          </field>
        </fields>
        <name>LPPS_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x400</addressOffset>
        <description>ADC Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC 32MHZ Clock Select</description>
            <name>ADC_32MHZ_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_2X_CLK_SEL</description>
            <name>ADC_2X_CLK_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC Dither On</description>
            <name>ADC_DITHER_ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC Test On</description>
            <name>ADC_TEST_ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>ADC Comparator Enable</description>
            <name>ADC_COMP_ON</name>
          </field>
        </fields>
        <name>ADC_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF0001</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x404</addressOffset>
        <description>ADC Tuning</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>ADC_R1_TUNE</description>
            <name>ADC_R1_TUNE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>ADC_R2_TUNE</description>
            <name>ADC_R2_TUNE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>ADC_C1_TUNE</description>
            <name>ADC_C1_TUNE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>ADC_C2_TUNE</description>
            <name>ADC_C2_TUNE</name>
          </field>
        </fields>
        <name>ADC_TUNE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x880033</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x408</addressOffset>
        <description>ADC Adjustment</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>ADC_IB_OPAMP1_ADJ</description>
            <name>ADC_IB_OPAMP1_ADJ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>ADC_IB_OPAMP2_ADJ</description>
            <name>ADC_IB_OPAMP2_ADJ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>ADC_IB_DAC1_ADJ</description>
            <name>ADC_IB_DAC1_ADJ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>ADC_IB_DAC2_ADJ</description>
            <name>ADC_IB_DAC2_ADJ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>ADC_IB_FLSH_ADJ</description>
            <name>ADC_IB_FLSH_ADJ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>ADC_FLSH_RES_ADJ</description>
            <name>ADC_FLSH_RES_ADJ</name>
          </field>
        </fields>
        <name>ADC_ADJ</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x43033033</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40C</addressOffset>
        <description>ADC Regulators</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>ADC_ANA_REG_SUPPLY</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.2V</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.05V</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.075V</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.1V</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.125V</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.15V</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.175V</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.2V</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.225V</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.25V</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.325V</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.35V</description>
                <name>1101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.375V</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.4V</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_ANA_REG_SUPPLY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>ADC_REG_DIG_SUPPLY</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.2V</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.05V</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.075V</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.1V</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.125V</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.15V</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.175V</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.2V</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.225V</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.25V</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.325V</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.35V</description>
                <name>1101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.375V</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.4V</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_REG_DIG_SUPPLY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_ANA_REG_BYPASS_ON</description>
            <name>ADC_ANA_REG_BYPASS_ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_DIG_REG_BYPASS_ON</description>
            <name>ADC_DIG_REG_BYPASS_ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_VCMREF_BYPASS_ON</description>
            <name>ADC_VCMREF_BYPASS_ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_INTERNAL_IREF_BYPASS_ON</description>
            <name>ADC_INTERNAL_IREF_BYPASS_ON</name>
          </field>
        </fields>
        <name>ADC_REGS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x410</addressOffset>
        <description>ADC Regulator Trims</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>ADC_IREF_OPAMPS_RES_TRIM</description>
            <name>ADC_IREF_OPAMPS_RES_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>ADC_IREF_FLSH_RES_TRIM</description>
            <name>ADC_IREF_FLSH_RES_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>ADC_VCM_TRIM</description>
            <name>ADC_VCM_TRIM</name>
          </field>
        </fields>
        <name>ADC_TRIMS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x444</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x414</addressOffset>
        <description>ADC Test Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>ADC Analog Test Selection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inject 5uA refrence current on ATST0 ,Inject 0.6V reference voltage on ATST1</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Monitor Flash refrence currents on ATST3</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Monitor DAC refrence current on ATST0,Monitor mirrored reference current at ATST1,Monitor operational amplifiers reference current at ATST2, Monitor buffered 0.6V reference voltage used for opamp1 common mode at ATST3</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Monitored buffered 0.6V reference voltrage used for opamp2 common mode at ATST0 monitor buffered 0.6V reference voltage used for opam3 comon mode at ATST2. However opamp3 does not exisit in this silicon but there is still a buffered reference available.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC_ATST_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>ADC_DIG_REG_ATST_SEL</description>
            <name>ADC_DIG_REG_ATST_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>ADC_ANA_REG_ATST_SEL</description>
            <name>ADC_ANA_REG_ATST_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Alpha-R Scaling</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>1</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/2</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/4</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/8</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/16</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/32</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/64</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DCOC_ALPHA_RADIUS_GS_IDX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC_SPARE3</description>
            <name>ADC_SPARE3</name>
          </field>
        </fields>
        <name>ADC_TEST_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x420</addressOffset>
        <description>Baseband Filter Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF_CAP_TUNE</description>
            <name>BBF_CAP_TUNE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BBF_RES_TUNE2</description>
            <name>BBF_RES_TUNE2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BBF_CUR_CNTL</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low current setting.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High current setting.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BBF_CUR_CNTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BBF_DCOC_ON</description>
            <name>BBF_DCOC_ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BBF_TMUX_ON</description>
            <name>BBF_TMUX_ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>DCOC Alpha-C Scaling</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/2</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/4</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/8</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/16</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DCOC_ALPHAC_SCALE_GS_IDX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>BBF_SPARE_3_2</description>
            <name>BBF_SPARE_3_2</name>
          </field>
        </fields>
        <name>BBF_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x173</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x42C</addressOffset>
        <description>RX Analog Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>RX_ATST_SEL</description>
            <name>RX_ATST_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IQMC_DC_GAIN_ADJ_EN</description>
            <name>IQMC_DC_GAIN_ADJ_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>LNM_SPARE_3_2_1</description>
            <name>LNM_SPARE_3_2_1</name>
          </field>
        </fields>
        <name>RX_ANA_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x434</addressOffset>
        <description>Crystal Oscillator Control Register 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>XTAL Trim</description>
            <name>XTAL_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>XTAL_GM</description>
            <name>XTAL_GM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>XTAL Bypass</description>
            <name>XTAL_BYPASS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>XTAL Ready Count Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>1024 clock cycles</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2048 clock cycles</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4096 clock cycles</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8192 clock cycles</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>XTAL_READY_COUNT_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>XTAL_COMP_BIAS (Low)</description>
            <name>XTAL_COMP_BIAS_LO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>XTAL_ALC_START_512U</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Start XTAL ALC at 256usec</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Start XTAL ALC at 512usec</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>XTAL_ALC_START_512U</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>XTAL_ALC_ON</description>
            <name>XTAL_ALC_ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>XTAL_COMP_BIAS (High)</description>
            <name>XTAL_COMP_BIAS_HI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>XTAL Ready Indicator</description>
            <name>XTAL_READY</name>
          </field>
        </fields>
        <name>XTAL_CTRL</name>
        <resetMask>0x7FFFFFFF</resetMask>
        <resetValue>0xACAC177</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x438</addressOffset>
        <description>Crystal Oscillator Control Register 2</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>XTAL_REG_SUPPLY</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.2V</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.05V</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.075V</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.1V</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.125V</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.15V</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.175V</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.2V</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.225V</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.25V</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.325V</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.35V</description>
                <name>1101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.375V</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.4V</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>XTAL_REG_SUPPLY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>XTAL_REG_BYPASS_ON</description>
            <name>XTAL_REG_BYPASS_ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>XTAL_REG_ON_OVRD_ON</description>
            <name>XTAL_REG_ON_OVRD_ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>XTAL_REG_ON_OVRD</description>
            <name>XTAL_REG_ON_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>XTAL_ON_OVRD_ON</description>
            <name>XTAL_ON_OVRD_ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>XTAL_ON_OVRD</description>
            <name>XTAL_ON_OVRD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>XTAL_DIG_CLK_OUT_ON</description>
            <name>XTAL_DIG_CLK_OUT_ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>XTAL_REG_ATST_SEL</description>
            <name>XTAL_REG_ATST_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>XTAL_ATST_SEL</description>
            <name>XTAL_ATST_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>XTAL_ATST_ON</description>
            <name>XTAL_ATST_ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>XTAL_SPARE</description>
            <name>XTAL_SPARE</name>
          </field>
        </fields>
        <name>XTAL_CTRL2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x43C</addressOffset>
        <description>Bandgap Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BGAP_CURRENT_TRIM</description>
            <name>BGAP_CURRENT_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BGAP_VOLTAGE_TRIM</description>
            <name>BGAP_VOLTAGE_TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>BGAP_ATST_SEL</description>
            <name>BGAP_ATST_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BGAP_ATST_ON</description>
            <name>BGAP_ATST_ON</name>
          </field>
        </fields>
        <name>BGAP_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x87</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x444</addressOffset>
        <description>PLL Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>PLL VCO Bias Control</description>
            <name>PLL_VCO_BIAS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>PLL Loop Filter Control</description>
            <name>PLL_LFILT_CNTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>PLL_REG_SUPPLY</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.2V</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.05V</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.075V</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.1V</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.125V</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.15V</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.175V</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.2V</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.225V</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.25V</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.325V</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.35V</description>
                <name>1101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.375V</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.4V</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PLL_REG_SUPPLY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PLL_REG_BYPASS_ON</description>
            <name>PLL_REG_BYPASS_ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PLL_VCO_LDO_BYPASS</description>
            <name>PLL_VCO_LDO_BYPASS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>HPM Array Bias</description>
            <name>HPM_BIAS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PLL_VCO_SPARE7</description>
            <name>PLL_VCO_SPARE7</name>
          </field>
        </fields>
        <name>PLL_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x23</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x448</addressOffset>
        <description>PLL Control Register 2</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>PLL_VCO_KV</description>
            <name>PLL_VCO_KV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PLL_KMOD_SLOPE</description>
            <name>PLL_KMOD_SLOPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PLL_VCO_REG_SUPPLY</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.15V</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.2V</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.25V</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.3V</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PLL_VCO_REG_SUPPLY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PLL_TMUX_ON</description>
            <name>PLL_TMUX_ON</name>
          </field>
        </fields>
        <name>PLL_CTRL2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x4</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44C</addressOffset>
        <description>PLL Test Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PLL_TMUX_SEL</description>
            <name>PLL_TMUX_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PLL_VCO_REG_ATST</description>
            <name>PLL_VCO_REG_ATST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PLL_REG_ATST_SEL</description>
            <name>PLL_REG_ATST_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PLL_VCO_TEST_CLK_MODE</description>
            <name>PLL_VCO_TEST_CLK_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PLL_FORCE_VTUNE_EXTERNALLY</description>
            <name>PLL_FORCE_VTUNE_EXTERNALLY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PLL_RIPPLE_COUNTER_TEST_MODE</description>
            <name>PLL_RIPPLE_COUNTER_TEST_MODE</name>
          </field>
        </fields>
        <name>PLL_TEST_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x458</addressOffset>
        <description>QGEN Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>QGEN_REG_SUPPLY</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.2V</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.05V</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.075V</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.1V</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.125V</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.15V</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.175V</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.2V</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.225V</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.25V</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.325V</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.35V</description>
                <name>1101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.375V</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.4V</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>QGEN_REG_SUPPLY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>QGEN_REG_ATST_SEL</description>
            <name>QGEN_REG_ATST_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>QGEN_REG_BYPASS_ON</description>
            <name>QGEN_REG_BYPASS_ON</name>
          </field>
        </fields>
        <name>QGEN_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x464</addressOffset>
        <description>TCA Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>TCA_BIAS_CURR</description>
            <name>TCA_BIAS_CURR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TCA_LOW_PWR_ON</description>
            <name>TCA_LOW_PWR_ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TCA_TX_REG_BYPASS_ON</description>
            <name>TCA_TX_REG_BYPASS_ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>TCA_TX_REG_SUPPLY</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.2V</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.05V</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.075V</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.1V</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.125V</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.15V</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.175V</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.2V</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.225V</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.25V</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.325V</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.35V</description>
                <name>1101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.375V</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1.4V</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TCA_TX_REG_SUPPLY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>TCA_TX_REG_ATST_SEL</description>
            <name>TCA_TX_REG_ATST_SEL</name>
          </field>
        </fields>
        <name>TCA_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x468</addressOffset>
        <description>TZA Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>TZA_CAP_TUNE</description>
            <name>TZA_CAP_TUNE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TZA_GAIN</description>
            <name>TZA_GAIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TZA_DCOC_ON</description>
            <name>TZA_DCOC_ON</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>TZA_CUR_CNTL</description>
            <name>TZA_CUR_CNTL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>TZA_SPARE</description>
            <name>TZA_SPARE</name>
          </field>
        </fields>
        <name>TZA_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x44</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x474</addressOffset>
        <description>TX Analog Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>HPM Cal Count Adjust</description>
            <name>HPM_CAL_ADJUST</name>
          </field>
        </fields>
        <name>TX_ANA_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x47C</addressOffset>
        <description>Analog Spare</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xB</bitWidth>
            <description>IQ Mismatch Correction DC Gain Coeff</description>
            <name>IQMC_DC_GAIN_ADJ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>DCOC Tracking Estimator Gearshift Count</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Only use {dcoc_alpha_radius_idx, dcoc_alphac_scaling_idx, dcoc_sign_scaling_idx}</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Switch from {dcoc_alpha_radius_idx, dcoc_alphac_scaling_idx, dcoc_sign_scaling_idx} to {dcoc_alpha_radius_gs_idx, dcoc_alphac_scaling_gs_idx, dcoc_sign_scaling_idx} after the 1 update correction.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Switch after 2 update corrections.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Switch after 3 update corrections.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Switch after 4 update corrections.</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Switch after 5 update corrections.</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Switch after 6 update corrections.</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Switch after 7 update corrections.</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DCOC_TRK_EST_GS_CNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>High port LSB array inversion control</description>
            <name>HPM_LSB_INVERT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>ANA_DTEST</description>
            <name>ANA_DTEST</name>
          </field>
        </fields>
        <name>ANA_SPARE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA0</addressOffset>
        <description>DCOC Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF I-channel offset</description>
            <name>DCOC_BBF_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Q-channel offset</description>
            <name>DCOC_BBF_OFFSET_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA I-channel offset</description>
            <name>DCOC_TZA_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Q-channel offset</description>
            <name>DCOC_TZA_OFFSET_Q</name>
          </field>
        </fields>
        <name>DCOC_OFFSET_00</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA4</addressOffset>
        <description>DCOC Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF I-channel offset</description>
            <name>DCOC_BBF_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Q-channel offset</description>
            <name>DCOC_BBF_OFFSET_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA I-channel offset</description>
            <name>DCOC_TZA_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Q-channel offset</description>
            <name>DCOC_TZA_OFFSET_Q</name>
          </field>
        </fields>
        <name>DCOC_OFFSET_01</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA8</addressOffset>
        <description>DCOC Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF I-channel offset</description>
            <name>DCOC_BBF_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Q-channel offset</description>
            <name>DCOC_BBF_OFFSET_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA I-channel offset</description>
            <name>DCOC_TZA_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Q-channel offset</description>
            <name>DCOC_TZA_OFFSET_Q</name>
          </field>
        </fields>
        <name>DCOC_OFFSET_02</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xAC</addressOffset>
        <description>DCOC Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF I-channel offset</description>
            <name>DCOC_BBF_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Q-channel offset</description>
            <name>DCOC_BBF_OFFSET_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA I-channel offset</description>
            <name>DCOC_TZA_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Q-channel offset</description>
            <name>DCOC_TZA_OFFSET_Q</name>
          </field>
        </fields>
        <name>DCOC_OFFSET_03</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB0</addressOffset>
        <description>DCOC Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF I-channel offset</description>
            <name>DCOC_BBF_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Q-channel offset</description>
            <name>DCOC_BBF_OFFSET_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA I-channel offset</description>
            <name>DCOC_TZA_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Q-channel offset</description>
            <name>DCOC_TZA_OFFSET_Q</name>
          </field>
        </fields>
        <name>DCOC_OFFSET_04</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB4</addressOffset>
        <description>DCOC Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF I-channel offset</description>
            <name>DCOC_BBF_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Q-channel offset</description>
            <name>DCOC_BBF_OFFSET_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA I-channel offset</description>
            <name>DCOC_TZA_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Q-channel offset</description>
            <name>DCOC_TZA_OFFSET_Q</name>
          </field>
        </fields>
        <name>DCOC_OFFSET_05</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB8</addressOffset>
        <description>DCOC Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF I-channel offset</description>
            <name>DCOC_BBF_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Q-channel offset</description>
            <name>DCOC_BBF_OFFSET_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA I-channel offset</description>
            <name>DCOC_TZA_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Q-channel offset</description>
            <name>DCOC_TZA_OFFSET_Q</name>
          </field>
        </fields>
        <name>DCOC_OFFSET_06</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xBC</addressOffset>
        <description>DCOC Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF I-channel offset</description>
            <name>DCOC_BBF_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Q-channel offset</description>
            <name>DCOC_BBF_OFFSET_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA I-channel offset</description>
            <name>DCOC_TZA_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Q-channel offset</description>
            <name>DCOC_TZA_OFFSET_Q</name>
          </field>
        </fields>
        <name>DCOC_OFFSET_07</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC0</addressOffset>
        <description>DCOC Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF I-channel offset</description>
            <name>DCOC_BBF_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Q-channel offset</description>
            <name>DCOC_BBF_OFFSET_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA I-channel offset</description>
            <name>DCOC_TZA_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Q-channel offset</description>
            <name>DCOC_TZA_OFFSET_Q</name>
          </field>
        </fields>
        <name>DCOC_OFFSET_08</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC4</addressOffset>
        <description>DCOC Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF I-channel offset</description>
            <name>DCOC_BBF_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Q-channel offset</description>
            <name>DCOC_BBF_OFFSET_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA I-channel offset</description>
            <name>DCOC_TZA_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Q-channel offset</description>
            <name>DCOC_TZA_OFFSET_Q</name>
          </field>
        </fields>
        <name>DCOC_OFFSET_09</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC8</addressOffset>
        <description>DCOC Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF I-channel offset</description>
            <name>DCOC_BBF_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Q-channel offset</description>
            <name>DCOC_BBF_OFFSET_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA I-channel offset</description>
            <name>DCOC_TZA_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Q-channel offset</description>
            <name>DCOC_TZA_OFFSET_Q</name>
          </field>
        </fields>
        <name>DCOC_OFFSET_10</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xCC</addressOffset>
        <description>DCOC Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF I-channel offset</description>
            <name>DCOC_BBF_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Q-channel offset</description>
            <name>DCOC_BBF_OFFSET_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA I-channel offset</description>
            <name>DCOC_TZA_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Q-channel offset</description>
            <name>DCOC_TZA_OFFSET_Q</name>
          </field>
        </fields>
        <name>DCOC_OFFSET_11</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xD0</addressOffset>
        <description>DCOC Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF I-channel offset</description>
            <name>DCOC_BBF_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Q-channel offset</description>
            <name>DCOC_BBF_OFFSET_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA I-channel offset</description>
            <name>DCOC_TZA_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Q-channel offset</description>
            <name>DCOC_TZA_OFFSET_Q</name>
          </field>
        </fields>
        <name>DCOC_OFFSET_12</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xD4</addressOffset>
        <description>DCOC Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF I-channel offset</description>
            <name>DCOC_BBF_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Q-channel offset</description>
            <name>DCOC_BBF_OFFSET_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA I-channel offset</description>
            <name>DCOC_TZA_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Q-channel offset</description>
            <name>DCOC_TZA_OFFSET_Q</name>
          </field>
        </fields>
        <name>DCOC_OFFSET_13</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xD8</addressOffset>
        <description>DCOC Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF I-channel offset</description>
            <name>DCOC_BBF_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Q-channel offset</description>
            <name>DCOC_BBF_OFFSET_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA I-channel offset</description>
            <name>DCOC_TZA_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Q-channel offset</description>
            <name>DCOC_TZA_OFFSET_Q</name>
          </field>
        </fields>
        <name>DCOC_OFFSET_14</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xDC</addressOffset>
        <description>DCOC Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF I-channel offset</description>
            <name>DCOC_BBF_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Q-channel offset</description>
            <name>DCOC_BBF_OFFSET_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA I-channel offset</description>
            <name>DCOC_TZA_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Q-channel offset</description>
            <name>DCOC_TZA_OFFSET_Q</name>
          </field>
        </fields>
        <name>DCOC_OFFSET_15</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE0</addressOffset>
        <description>DCOC Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF I-channel offset</description>
            <name>DCOC_BBF_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Q-channel offset</description>
            <name>DCOC_BBF_OFFSET_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA I-channel offset</description>
            <name>DCOC_TZA_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Q-channel offset</description>
            <name>DCOC_TZA_OFFSET_Q</name>
          </field>
        </fields>
        <name>DCOC_OFFSET_16</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE4</addressOffset>
        <description>DCOC Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF I-channel offset</description>
            <name>DCOC_BBF_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Q-channel offset</description>
            <name>DCOC_BBF_OFFSET_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA I-channel offset</description>
            <name>DCOC_TZA_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Q-channel offset</description>
            <name>DCOC_TZA_OFFSET_Q</name>
          </field>
        </fields>
        <name>DCOC_OFFSET_17</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE8</addressOffset>
        <description>DCOC Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF I-channel offset</description>
            <name>DCOC_BBF_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Q-channel offset</description>
            <name>DCOC_BBF_OFFSET_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA I-channel offset</description>
            <name>DCOC_TZA_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Q-channel offset</description>
            <name>DCOC_TZA_OFFSET_Q</name>
          </field>
        </fields>
        <name>DCOC_OFFSET_18</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xEC</addressOffset>
        <description>DCOC Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF I-channel offset</description>
            <name>DCOC_BBF_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Q-channel offset</description>
            <name>DCOC_BBF_OFFSET_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA I-channel offset</description>
            <name>DCOC_TZA_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Q-channel offset</description>
            <name>DCOC_TZA_OFFSET_Q</name>
          </field>
        </fields>
        <name>DCOC_OFFSET_19</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF0</addressOffset>
        <description>DCOC Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF I-channel offset</description>
            <name>DCOC_BBF_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Q-channel offset</description>
            <name>DCOC_BBF_OFFSET_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA I-channel offset</description>
            <name>DCOC_TZA_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Q-channel offset</description>
            <name>DCOC_TZA_OFFSET_Q</name>
          </field>
        </fields>
        <name>DCOC_OFFSET_20</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF4</addressOffset>
        <description>DCOC Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF I-channel offset</description>
            <name>DCOC_BBF_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Q-channel offset</description>
            <name>DCOC_BBF_OFFSET_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA I-channel offset</description>
            <name>DCOC_TZA_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Q-channel offset</description>
            <name>DCOC_TZA_OFFSET_Q</name>
          </field>
        </fields>
        <name>DCOC_OFFSET_21</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF8</addressOffset>
        <description>DCOC Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF I-channel offset</description>
            <name>DCOC_BBF_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Q-channel offset</description>
            <name>DCOC_BBF_OFFSET_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA I-channel offset</description>
            <name>DCOC_TZA_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Q-channel offset</description>
            <name>DCOC_TZA_OFFSET_Q</name>
          </field>
        </fields>
        <name>DCOC_OFFSET_22</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xFC</addressOffset>
        <description>DCOC Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF I-channel offset</description>
            <name>DCOC_BBF_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Q-channel offset</description>
            <name>DCOC_BBF_OFFSET_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA I-channel offset</description>
            <name>DCOC_TZA_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Q-channel offset</description>
            <name>DCOC_TZA_OFFSET_Q</name>
          </field>
        </fields>
        <name>DCOC_OFFSET_23</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x100</addressOffset>
        <description>DCOC Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF I-channel offset</description>
            <name>DCOC_BBF_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Q-channel offset</description>
            <name>DCOC_BBF_OFFSET_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA I-channel offset</description>
            <name>DCOC_TZA_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Q-channel offset</description>
            <name>DCOC_TZA_OFFSET_Q</name>
          </field>
        </fields>
        <name>DCOC_OFFSET_24</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x104</addressOffset>
        <description>DCOC Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF I-channel offset</description>
            <name>DCOC_BBF_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Q-channel offset</description>
            <name>DCOC_BBF_OFFSET_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA I-channel offset</description>
            <name>DCOC_TZA_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Q-channel offset</description>
            <name>DCOC_TZA_OFFSET_Q</name>
          </field>
        </fields>
        <name>DCOC_OFFSET_25</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x108</addressOffset>
        <description>DCOC Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF I-channel offset</description>
            <name>DCOC_BBF_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DCOC BBF Q-channel offset</description>
            <name>DCOC_BBF_OFFSET_Q</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA I-channel offset</description>
            <name>DCOC_TZA_OFFSET_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DCOC TZA Q-channel offset</description>
            <name>DCOC_TZA_OFFSET_Q</name>
          </field>
        </fields>
        <name>DCOC_OFFSET_26</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x110</addressOffset>
        <description>DCOC TZA DC step</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>DCOC_TZA_STEP_RCP</description>
            <name>DCOC_TZA_STEP_RCP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>DCOC_TZA_STEP_GAIN</description>
            <name>DCOC_TZA_STEP_GAIN</name>
          </field>
        </fields>
        <name>DCOC_TZA_STEP_00</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x114</addressOffset>
        <description>DCOC TZA DC step</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>DCOC_TZA_STEP_RCP</description>
            <name>DCOC_TZA_STEP_RCP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>DCOC_TZA_STEP_GAIN</description>
            <name>DCOC_TZA_STEP_GAIN</name>
          </field>
        </fields>
        <name>DCOC_TZA_STEP_01</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x118</addressOffset>
        <description>DCOC TZA DC step</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>DCOC_TZA_STEP_RCP</description>
            <name>DCOC_TZA_STEP_RCP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>DCOC_TZA_STEP_GAIN</description>
            <name>DCOC_TZA_STEP_GAIN</name>
          </field>
        </fields>
        <name>DCOC_TZA_STEP_02</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x11C</addressOffset>
        <description>DCOC TZA DC step</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>DCOC_TZA_STEP_RCP</description>
            <name>DCOC_TZA_STEP_RCP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>DCOC_TZA_STEP_GAIN</description>
            <name>DCOC_TZA_STEP_GAIN</name>
          </field>
        </fields>
        <name>DCOC_TZA_STEP_03</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x120</addressOffset>
        <description>DCOC TZA DC step</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>DCOC_TZA_STEP_RCP</description>
            <name>DCOC_TZA_STEP_RCP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>DCOC_TZA_STEP_GAIN</description>
            <name>DCOC_TZA_STEP_GAIN</name>
          </field>
        </fields>
        <name>DCOC_TZA_STEP_04</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x124</addressOffset>
        <description>DCOC TZA DC step</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>DCOC_TZA_STEP_RCP</description>
            <name>DCOC_TZA_STEP_RCP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>DCOC_TZA_STEP_GAIN</description>
            <name>DCOC_TZA_STEP_GAIN</name>
          </field>
        </fields>
        <name>DCOC_TZA_STEP_05</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x128</addressOffset>
        <description>DCOC TZA DC step</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>DCOC_TZA_STEP_RCP</description>
            <name>DCOC_TZA_STEP_RCP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>DCOC_TZA_STEP_GAIN</description>
            <name>DCOC_TZA_STEP_GAIN</name>
          </field>
        </fields>
        <name>DCOC_TZA_STEP_06</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x12C</addressOffset>
        <description>DCOC TZA DC step</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>DCOC_TZA_STEP_RCP</description>
            <name>DCOC_TZA_STEP_RCP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>DCOC_TZA_STEP_GAIN</description>
            <name>DCOC_TZA_STEP_GAIN</name>
          </field>
        </fields>
        <name>DCOC_TZA_STEP_07</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x130</addressOffset>
        <description>DCOC TZA DC step</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>DCOC_TZA_STEP_RCP</description>
            <name>DCOC_TZA_STEP_RCP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>DCOC_TZA_STEP_GAIN</description>
            <name>DCOC_TZA_STEP_GAIN</name>
          </field>
        </fields>
        <name>DCOC_TZA_STEP_08</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x134</addressOffset>
        <description>DCOC TZA DC step</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>DCOC_TZA_STEP_RCP</description>
            <name>DCOC_TZA_STEP_RCP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>DCOC_TZA_STEP_GAIN</description>
            <name>DCOC_TZA_STEP_GAIN</name>
          </field>
        </fields>
        <name>DCOC_TZA_STEP_09</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x138</addressOffset>
        <description>DCOC TZA DC step</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xD</bitWidth>
            <description>DCOC_TZA_STEP_RCP</description>
            <name>DCOC_TZA_STEP_RCP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>DCOC_TZA_STEP_GAIN</description>
            <name>DCOC_TZA_STEP_GAIN</name>
          </field>
        </fields>
        <name>DCOC_TZA_STEP_10</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x180</addressOffset>
        <description>DCOC Calibration Result</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>DCOC Calibration Result - I Channel</description>
            <name>DCOC_CAL_RES_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>DCOC Calibration Result - Q Channel</description>
            <name>DCOC_CAL_RES_Q</name>
          </field>
        </fields>
        <name>DCOC_CAL1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x184</addressOffset>
        <description>DCOC Calibration Result</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>DCOC Calibration Result - I Channel</description>
            <name>DCOC_CAL_RES_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>DCOC Calibration Result - Q Channel</description>
            <name>DCOC_CAL_RES_Q</name>
          </field>
        </fields>
        <name>DCOC_CAL2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x188</addressOffset>
        <description>DCOC Calibration Result</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>DCOC Calibration Result - I Channel</description>
            <name>DCOC_CAL_RES_I</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0xC</bitWidth>
            <description>DCOC Calibration Result - Q Channel</description>
            <name>DCOC_CAL_RES_Q</name>
          </field>
        </fields>
        <name>DCOC_CAL3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1A0</addressOffset>
        <description>Receive Channel Filter Coefficient</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RX Channel Filter Coefficient</description>
            <name>RX_CH_FILT_HX</name>
          </field>
        </fields>
        <name>RX_CHF_COEF0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1A4</addressOffset>
        <description>Receive Channel Filter Coefficient</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RX Channel Filter Coefficient</description>
            <name>RX_CH_FILT_HX</name>
          </field>
        </fields>
        <name>RX_CHF_COEF1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1A8</addressOffset>
        <description>Receive Channel Filter Coefficient</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RX Channel Filter Coefficient</description>
            <name>RX_CH_FILT_HX</name>
          </field>
        </fields>
        <name>RX_CHF_COEF2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1AC</addressOffset>
        <description>Receive Channel Filter Coefficient</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RX Channel Filter Coefficient</description>
            <name>RX_CH_FILT_HX</name>
          </field>
        </fields>
        <name>RX_CHF_COEF3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1B0</addressOffset>
        <description>Receive Channel Filter Coefficient</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RX Channel Filter Coefficient</description>
            <name>RX_CH_FILT_HX</name>
          </field>
        </fields>
        <name>RX_CHF_COEF4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1B4</addressOffset>
        <description>Receive Channel Filter Coefficient</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RX Channel Filter Coefficient</description>
            <name>RX_CH_FILT_HX</name>
          </field>
        </fields>
        <name>RX_CHF_COEF5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1B8</addressOffset>
        <description>Receive Channel Filter Coefficient</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RX Channel Filter Coefficient</description>
            <name>RX_CH_FILT_HX</name>
          </field>
        </fields>
        <name>RX_CHF_COEF6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1BC</addressOffset>
        <description>Receive Channel Filter Coefficient</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RX Channel Filter Coefficient</description>
            <name>RX_CH_FILT_HX</name>
          </field>
        </fields>
        <name>RX_CHF_COEF7</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x180</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4005D000</baseAddress>
    <description>Zigbee Link Layer</description>
    <interrupts></interrupts>
    <name>ZLL</name>
    <prependToName>ZLL_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>INTERRUPT REQUEST STATUS</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sequence-end Interrupt Status bit. A '1' indicates the completion of an autosequence. This interrupt will assert whenever the Sequence Manager transitions from non-idle to idle state, for any reason. This is write a '1' to clear bit.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A Sequencer Interrupt has not occurred</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A Sequencer Interrupt has occurred</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SEQIRQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmitter Interrupt Status bit. A '1' indicates the completion of a transmit operation. This is write a '1' to clear bit.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A TX Interrupt has not occurred</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A TX Interrupt has occurred</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXIRQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Interrupt Status bit. A '1' indicates the completion of a receive operation. This is write a '1' to clear bit.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A RX Interrupt has not occurred</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A RX Interrupt has occurred</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXIRQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear Channel Assessment Interrupt Status bit. A '1' indicates completion of CCA operation. This is write '1' to clear bit.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A CCA Interrupt has not occurred</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A CCA Interrupt has occurred</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CCAIRQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Byte Count Water Mark Interrupt Status bit. A '1' indicates that the number of bytes specified in the RX_WTR_MARK register has been reached. This is write a '1' to clear bit.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A RX Watermark Interrupt has not occurred</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A RX Watermark Interrupt has occurred</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXWTRMRKIRQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Packet Filter Fail Interrupt Status bit. A '1' indicates that the most-recently received packet has been rejected due to elements within the packet. This is write a '1' to clear bit. In Dual PAN mode, FILTERFAIL_IRQ applies to either or both networks, as follows: A: If PAN0 and PAN1 occupy different channels and CURRENT_NETWORK=0, FILTERFAIL_IRQ applies to PAN0. B: If PAN0 and PAN1 occupy different channels and CURRENT_NETWORK=1, FILTERFAIL_IRQ applies to PAN1. C: If PAN0 and PAN1 occupy the same channel, FILTERFAIL_IRQ is the logical 'AND' of the individual PANs' Filter Fail status.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A Filter Fail Interrupt has not occurred</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A Filter Fail Interrupt has occurred</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FILTERFAIL_IRQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PLL Un-lock Interrupt Status bit. A '1' indicates an unlock event has occurred in the PLL. This is write a '1' to clear bit.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A PLL Unlock Interrupt has not occurred</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A PLL Unlock Interrupt has occurred</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PLL_UNLOCK_IRQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Status of the frame pending bit of the frame control field for the most-recently received packet. Read-only.</description>
            <name>RX_FRM_PEND</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Packet Buffer Underrun Error IRQ</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A Packet Buffer Underrun Error Interrupt has not occurred</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A Packet Buffer Underrun Error Interrupt has occurred</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PB_ERR_IRQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Composite TMR Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>no TMRxIRQ is asserted</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>At least one of the TMRxIRQ is asserted (TMR1IRQ, TMR2IRQ, TMR3IRQ, or TMR4IRQ)</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TMRSTATUS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Poll Indication</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>the received packet was not a data request</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>the received packet was a data request, regardless of whether a Source Address table match occurred, or whether Source Address Management is enabled or not</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Source Address Match Status</description>
            <name>SRCADDR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CCA Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>IDLE</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>BUSY</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CCA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CRC Valid Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Rx FCS != calculated CRC (incorrect)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Rx FCS = calculated CRC (correct)</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CRCVALID</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer 1 IRQ</description>
            <name>TMR1IRQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer 2 IRQ</description>
            <name>TMR2IRQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer 3 IRQ</description>
            <name>TMR3IRQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer 4 IRQ</description>
            <name>TMR4IRQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Comperator 1 Interrupt Mask bit</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>allows interrupt when comparator matches event timer count</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt generation is disabled, but a TMR1IRQ flag can be set</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TMR1MSK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Comperator 2 Interrupt Mask bit</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>allows interrupt when comparator matches event timer count</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt generation is disabled, but a TMR2IRQ flag can be set</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TMR2MSK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Comperator 3 Interrupt Mask bit</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>allows interrupt when comparator matches event timer count</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt generation is disabled, but a TMR3IRQ flag can be set</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TMR3MSK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Comperator 4 Interrupt Mask bit</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>allows interrupt when comparator matches event timer count</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt generation is disabled, but a TMR4IRQ flag can be set</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TMR4MSK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Receive Frame Length</description>
            <name>RX_FRAME_LENGTH</name>
          </field>
        </fields>
        <name>IRQSTS</name>
        <resetMask>0xFFF00500</resetMask>
        <resetValue>0xF00000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>PHY CONTROL</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Zigbee Transceiver Sequence Selector</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>I (IDLE)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>R (RECEIVE)</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>T (TRANSMIT)</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>C (CCA)</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TR (TRANSMIT/RECEIVE)</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CCCA (CONTINUOUS CCA)</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>XCVSEQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Auto Acknowledge Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>sequence manager will not follow a receive frame with a Tx Ack frame, under any conditions; the autosequence will terminate after the receive frame.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>sequence manager will follow a receive frame with an automatic hardware-generated Tx Ack frame, assuming other necessary conditions are met.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AUTOACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Acknowledge Frame required</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>An ordinary receive frame (any type of frame) follows the transmit frame.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A receive Ack frame is expected to follow the transmit frame (non-Ack frames are rejected).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXACKRQD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CCA Before TX</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>no CCA required, transmit operation begins immediately.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>at least one CCA measurement is required prior to the transmit operation (see also SLOTTED).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CCABFRTX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slotted Mode</description>
            <name>SLOTTED</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer2 Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>programmed sequence initiates immediately upon write to XCVSEQ.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>allow timer TC2 (or TC2') to initiate a preprogrammed sequence (see XCVSEQ register).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TMRTRIGEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sequencer Interrupt Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>allows completion of an autosequence to generate a zigbee interrupt</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Completion of an autosequence will set the SEQIRQ status bit, but a zigbee interrupt is not generated</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SEQMSK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX Interrupt Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>allows completion of a TX operation to generate a zigbee interrupt</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Completion of a TX operation will set the TXIRQ status bit, but a zigbee interrupt is not generated</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXMSK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Interrupt Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>allows completion of a RX operation to generate a zigbee interrupt</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Completion of a RX operation will set the RXIRQ status bit, but a zigbee interrupt is not generated</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXMSK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CCA Interrupt Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>allows completion of a CCA operation to generate a zigbee interrupt</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Completion of a CCA operation will set the CCAIRQ status bit, but an zigbee interrupt</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CCAMSK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Watermark Interrupt Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>allows a Received Byte Count match to the RX_WTR_MARK threshold register to generate a zigbee interrupt</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A Received Byte Count match to the RX_WTR_MARK threshold register will set the RXWTRMRKIRQ status bit, but a zigbee interrupt is not generated</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RX_WMRK_MSK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FilterFail Interrupt Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>allows Packet Processor Filtering Failure to generate a zigbee interrupt</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A Packet Processor Filtering Failure will set the FILTERFAIL_IRQ status bit, but a zigbee interrupt is not generated</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FILTERFAIL_MSK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PLL Unlock Interrupt Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>allows PLL unlock event to generate a zigbee interrupt</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A PLL unlock event will set the PLL_UNLOCK_IRQ status bit, but a zigbee interrupt is not generated</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PLL_UNLOCK_MSK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CRC Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>sequence manager ignores CRCVALID and considers the receive operation complete after the last octet of the frame has been received.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>sequence manager requires CRCVALID=1 at the end of the received frame in order for the receive operation to complete successfully; if CRCVALID=0, sequence manager will return to preamble-detect mode after the last octet of the frame has been received.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CRC_MSK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Packet Buffer Error Interrupt Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable Packet Buffer Error to assert a zigbee interrupt</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mask Packet Buffer Error from generating a zigbee interrupt</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PB_ERR_MSK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer 1 Compare Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Don't allow an Event Timer Match to T1CMP to set TMR1IRQ</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Allow an Event Timer Match to T1CMP to set TMR1IRQ</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TMR1CMP_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer 2 Compare Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Don't allow an Event Timer Match to T2CMP or T2PRIMECMP to set TMR2IRQ</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Allow an Event Timer Match to T2CMP or T2PRIMECMP to set TMR2IRQ</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TMR2CMP_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer 3 Compare Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Don't allow an Event Timer Match to T3CMP to set TMR3IRQ</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Allow an Event Timer Match to T3CMP to set TMR3IRQ</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TMR3CMP_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer 4 Compare Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Don't allow an Event Timer Match to T4CMP to set TMR4IRQ</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Allow an Event Timer Match to T4CMP to set TMR4IRQ</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TMR4CMP_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer 2 Prime Compare Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Don't allow a match of the lower 16 bits of Event Timer to T2PRIMECMP to set TMR2IRQ</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Allow a match of the lower 16 bits of Event Timer to T2PRIMECMP to set TMR2IRQ</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TC2PRIME_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Promiscuous Mode Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>normal mode</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>all packet filtering except frame length checking (FrameLength&gt;=5 and FrameLength&lt;=127) is bypassed.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PROMISCUOUS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Event Timer Load Enable</description>
            <name>TMRLOAD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Clear Channel Assessment Type</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>ENERGY DETECT</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CCA MODE 1</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CCA MODE 2</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CCA MODE 3</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CCATYPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Device is a PAN Coordinator on PAN0</description>
            <name>PANCORDNTR0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TMR3 Timeout Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TMR3 is a software timer only</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable TMR3 to abort Rx or CCCA operations.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TC3TMOUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transceiver Global Interrupt Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable any unmasked interrupt source to assert zigbee interrupt</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mask all interrupt sources from asserting zigbee interrupt</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRCV_MSK</name>
          </field>
        </fields>
        <name>PHY_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x802FF00</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x8</addressOffset>
        <description>EVENT TIMER</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>Event Timer</description>
            <name>EVENT_TMR</name>
          </field>
        </fields>
        <name>EVENT_TMR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xC</addressOffset>
        <description>TIMESTAMP</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>Timestamp</description>
            <name>TIMESTAMP</name>
          </field>
        </fields>
        <name>TIMESTAMP</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>T1 COMPARE</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>TMR1 Compare Value</description>
            <name>T1CMP</name>
          </field>
        </fields>
        <name>T1CMP</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>T2 COMPARE</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>TMR2 Compare Value</description>
            <name>T2CMP</name>
          </field>
        </fields>
        <name>T2CMP</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>T2 PRIME COMPARE</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>TMR2 Prime Compare Value</description>
            <name>T2PRIMECMP</name>
          </field>
        </fields>
        <name>T2PRIMECMP</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>T3 COMPARE</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>TMR3 Compare Value</description>
            <name>T3CMP</name>
          </field>
        </fields>
        <name>T3CMP</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>T4 COMPARE</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x18</bitWidth>
            <description>TMR4 Compare Value</description>
            <name>T4CMP</name>
          </field>
        </fields>
        <name>T4CMP</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>PA POWER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>PA Power</description>
            <name>PA_PWR</name>
          </field>
        </fields>
        <name>PA_PWR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x8</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>CHANNEL NUMBER 0</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Channel Number for PAN0</description>
            <name>CHANNEL_NUM0</name>
          </field>
        </fields>
        <name>CHANNEL_NUM0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x12</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2C</addressOffset>
        <description>LQI AND RSSI</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>LQI Value</description>
            <name>LQI_VALUE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RSSI Value</description>
            <name>RSSI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>RSSI Value</description>
            <name>CCA1_ED_FNL</name>
          </field>
        </fields>
        <name>LQI_AND_RSSI</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>MAC SHORT ADDRESS 0</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>MAC PAN ID for PAN0</description>
            <name>MACPANID0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>MAC SHORT ADDRESS for PAN0</description>
            <name>MACSHORTADDRS0</name>
          </field>
        </fields>
        <name>MACSHORTADDRS0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>MAC LONG ADDRESS 0 LSB</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>MAC LONG ADDRESS for PAN0 LSB</description>
            <name>MACLONGADDRS0_LSB</name>
          </field>
        </fields>
        <name>MACLONGADDRS0_LSB</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>MAC LONG ADDRESS 0 MSB</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>MAC LONG ADDRESS for PAN0 MSB</description>
            <name>MACLONGADDRS0_MSB</name>
          </field>
        </fields>
        <name>MACLONGADDRS0_MSB</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>RECEIVE FRAME FILTER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Beacon Frame Type Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>reject all Beacon frames</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Beacon frame type enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BEACON_FT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Frame Type Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>reject all Data frames</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data frame type enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DATA_FT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Ack Frame Type Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>reject all Acknowledge frames</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Acknowledge frame type enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ACK_FT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MAC Command Frame Type Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>reject all MAC Command frames</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MAC Command frame type enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CMD_FT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Not Specified Frame Type Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>reject all reserved frame types</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Not-specified (reserved) frame type enabled. No packet filtering is performed, except for frame length checking (FrameLength&gt;=5 and FrameLength&lt;=127).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>NS_FT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Active Promiscuous</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>normal operation</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Provide Data Indication on all received packets under the same rules which apply in PROMISCUOUS mode, however acknowledge those packets under rules which apply in non-PROMISCUOUS mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ACTIVE_PROMISCUOUS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Frame Version Selector</description>
            <name>FRM_VER</name>
          </field>
        </fields>
        <name>RX_FRAME_FILTER</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>CCA AND LQI CONTROL</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>CCA Mode 1 Threshold</description>
            <name>CCA1_THRESH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>LQI Offset Compensation</description>
            <name>LQI_OFFSET_COMP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CCA Mode 3 AND not OR</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>CCA1 or CCA2</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CCA1 and CCA2</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CCA3_AND_NOT_OR</name>
          </field>
        </fields>
        <name>CCA_LQI_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x866004B</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>CCA2 CONTROL</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>CCA Mode 2 Number of Correlation Peaks Detected</description>
            <name>CCA2_NUM_CORR_PEAKS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>CCA Mode 2 Threshold Number of Correlation Peaks</description>
            <name>CCA2_MIN_NUM_CORR_TH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>CCA Mode 2 Correlation Threshold</description>
            <name>CCA2_CORR_THRESH</name>
          </field>
        </fields>
        <name>CCA2_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x8230</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>FAD CONTROL</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FAD Enable</description>
            <name>FAD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Antenna Selection</description>
            <name>ANTX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FAD/GPIO Selector</description>
            <name>FAD_NOT_GPIO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>FAD Antenna Controls Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>all disabled (held low)</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>only RX/TX_SWITCH enabled</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>only ANT_A/B enabled</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>all enabled</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ANTX_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FAD PAD Tristate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>ANT_A, ANT_B, RX_SWITCH and TX_SWITCH are actively driven outputs.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Antenna controls high impedance- Set ANT_A, ANT_B, RX_SWITCH and TX_SWITCH in high impedance.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ANTX_HZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Antenna Diversity Control Mode</description>
            <name>ANTX_CTRLMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Antenna Diversity PAD Polarity</description>
            <name>ANTX_POL</name>
          </field>
        </fields>
        <name>FAD_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x804</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>SNF CONTROL</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SNF Enable</description>
            <name>SNF_EN</name>
          </field>
        </fields>
        <name>SNF_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>BSM CONTROL</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BSM Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Zigbee Bit Streaming Mode Disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Zigbee Bit Streaming Mode Enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BSM_EN</name>
          </field>
        </fields>
        <name>BSM_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>MAC SHORT ADDRESS 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>MAC PAN ID for PAN1</description>
            <name>MACPANID1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>MAC SHORT ADDRESS for PAN1</description>
            <name>MACSHORTADDRS1</name>
          </field>
        </fields>
        <name>MACSHORTADDRS1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>MAC LONG ADDRESS 1 LSB</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>MAC LONG ADDRESS for PAN1 LSB</description>
            <name>MACLONGADDRS1_LSB</name>
          </field>
        </fields>
        <name>MACLONGADDRS1_LSB</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>MAC LONG ADDRESS 1 MSB</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>MAC LONG ADDRESS for PAN1 MSB</description>
            <name>MACLONGADDRS1_MSB</name>
          </field>
        </fields>
        <name>MACLONGADDRS1_MSB</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>DUAL PAN CONTROL</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Active Network Selector</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Select PAN0</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Select PAN1</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ACTIVE_NETWORK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Activates automatic Dual PAN operating mode</description>
            <name>DUAL_PAN_AUTO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Device is a PAN Coordinator on PAN1</description>
            <name>PANCORDNTR1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Indicates which PAN is currently selected by hardware</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PAN0 is selected</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PAN1 is selected</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CURRENT_NETWORK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dual PAN Channel Override Enable</description>
            <name>ZB_DP_CHAN_OVRD_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dual PAN Channel Override Selector</description>
            <name>ZB_DP_CHAN_OVRD_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Dual PAN Channel Frequency Dwell Time</description>
            <name>DUAL_PAN_DWELL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Time Remaining before next PAN switch in auto Dual PAN mode</description>
            <name>DUAL_PAN_REMAIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Last Packet was Received on PAN0</description>
            <name>RECD_ON_PAN0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Last Packet was Received on PAN1</description>
            <name>RECD_ON_PAN1</name>
          </field>
        </fields>
        <name>DUAL_PAN_CTRL</name>
        <resetMask>0xFF3FFFF7</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>CHANNEL NUMBER 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Channel Number for PAN1</description>
            <name>CHANNEL_NUM1</name>
          </field>
        </fields>
        <name>CHANNEL_NUM1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x7F</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>SAM CONTROL</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enables SAP0 Partition of the SAM Table</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disables SAP0 Partition</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables SAP0 Partition</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SAP0_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enables SAA0 Partition of the SAM Table</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disables SAA0 Partition</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables SAA0 Partition</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SAA0_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enables SAP1 Partition of the SAM Table</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disables SAP1 Partition</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables SAP1 Partition</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SAP1_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enables SAA1 Partition of the SAM Table</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disables SAA1 Partition</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables SAA1 Partition</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SAA1_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>First Index of SAA0 partition</description>
            <name>SAA0_START</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>First Index of SAP1 partition</description>
            <name>SAP1_START</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>First Index of SAA1 partition</description>
            <name>SAA1_START</name>
          </field>
        </fields>
        <name>SAM_CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x80804000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>SOURCE ADDRESS MANAGEMENT TABLE</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Contains the SAM table index to be enabled or invalidated</description>
            <name>SAM_INDEX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enables SAM Table Contents to be updated</description>
            <name>SAM_INDEX_WR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Software-computed source address checksum, to be installed into a table index</description>
            <name>SAM_CHECKSUM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Invalidate the SAM table index selected by SAM_INDEX</description>
            <name>SAM_INDEX_INV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable the SAM table index selected by SAM_INDEX</description>
            <name>SAM_INDEX_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Software-override value for the state of the AutoTxAck FramePending field</description>
            <name>ACK_FRM_PND</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Software-override control for the state of the AutoTxAck FramePending field</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>the FramePending field of the Frame Control Field of the next automatic TX acknowledge packet is determined by hardware</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>the FramePending field of the Frame Control Field of the next automatic TX acknowledge packet tracks ACK_FRM_PEND</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ACK_FRM_PND_CTRL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Find First Free Index</description>
            <name>FIND_FREE_IDX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Invalidated Entire SAM Table</description>
            <name>INVALIDATE_ALL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SAM Table Update Status Bit</description>
            <name>SAM_BUSY</name>
          </field>
        </fields>
        <name>SAM_TABLE</name>
        <resetMask>0x4CFFFF7F</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x70</addressOffset>
        <description>SAM MATCH</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Index in the SAP0 Partition of the SAM Table corresponding to the first checksum match</description>
            <name>SAP0_MATCH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>A Checksum Match is Present in the SAP0 Partition of the SAM Table</description>
            <name>SAP0_ADDR_PRESENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Index in the SAA0 Partition of the SAM Table corresponding to the first checksum match</description>
            <name>SAA0_MATCH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>A Checksum Match is Absent in the SAA0 Partition of the SAM Table</description>
            <name>SAA0_ADDR_ABSENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Index in the SAP1 Partition of the SAM Table corresponding to the first checksum match</description>
            <name>SAP1_MATCH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>A Checksum Match is Present in the SAP1 Partition of the SAM Table</description>
            <name>SAP1_ADDR_PRESENT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Index in the SAA1 Partition of the SAM Table corresponding to the first checksum match</description>
            <name>SAA1_MATCH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>A Checksum Match is Absent in the SAP1 Partition of the SAM Table</description>
            <name>SAA1_ADDR_ABSENT</name>
          </field>
        </fields>
        <name>SAM_MATCH</name>
        <resetMask>0x7F7F7F7F</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x74</addressOffset>
        <description>SAM FREE INDEX</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>First non-enabled (invalid) index in the SAP0 partition</description>
            <name>SAP0_1ST_FREE_IDX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>First non-enabled (invalid) index in the SAA0 partition</description>
            <name>SAA0_1ST_FREE_IDX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>First non-enabled (invalid) index in the SAP1 partition</description>
            <name>SAP1_1ST_FREE_IDX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>First non-enabled (invalid) index in the SAA1 partition</description>
            <name>SAA1_1ST_FREE_IDX</name>
          </field>
        </fields>
        <name>SAM_FREE_IDX</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x78</addressOffset>
        <description>SEQUENCE CONTROL AND STATUS</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Overrides the automatic hardware locking of the programmed XCVSEQ while an autosequence is underway</description>
            <name>CLR_NEW_SEQ_INHIBIT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Overrides the automatic hardware latching of the Event Timer</description>
            <name>EVENT_TMR_DO_NOT_LATCH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stickiness Control for Preamble Detection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Don't make PREAMBLE_DET and SFD_DET bits of PHY_STS (SEQ_STATE) Register "sticky", i.e, these status bits reflect the realtime, dynamic state of preamble_detect and sfd_detect</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Make PREAMBLE_DET and SFD_DET bits of PHY_STS (SEQ_STATE) Register "sticky", i.e.,occurrences of preamble and SFD detection are latched and held until the start of the next autosequence</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LATCH_PREAMBLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Automatic RX Sequence Recycling</description>
            <name>NO_RX_RECYCLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Induce a CRC Error in Transmitted Packets</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>normal operation</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Force the next transmitted packet to have a CRC error</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FORCE_CRC_ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Continuous TX or RX Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>normal operation</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Continuous TX or RX mode is enabled (depending on XCVSEQ setting).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CONTINUOUS_EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Reflects the programmed sequence that has been recognized by the ZSM Sequence Manager</description>
            <name>XCVSEQ_ACTUAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ZSM Sequence Idle Indicator</description>
            <name>SEQ_IDLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>New Sequence Inhibit</description>
            <name>NEW_SEQ_INHIBIT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Indicates a TMR3 RX Timeout is Pending</description>
            <name>RX_TIMEOUT_PENDING</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RX Operation in Progress</description>
            <name>RX_MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>indicates that TMR2 has been programmed and is armed to trigger a new autosequence</description>
            <name>TMR2_SEQ_TRIG_ARMED</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Status of the just-completed or ongoing Sequence T or Sequence TR</description>
            <name>SEQ_T_STATUS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Autosequence has terminated due to a Software abort.</description>
            <name>SW_ABORTED</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Autosequence has terminated due to an TMR3 timeout</description>
            <name>TC3_ABORTED</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Autosequence has terminated due to an PLL unlock event</description>
            <name>PLL_ABORTED</name>
          </field>
        </fields>
        <name>SEQ_CTRL_STS</name>
        <resetMask>0xF8FF07FF</resetMask>
        <resetValue>0x8</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7C</addressOffset>
        <description>ACK DELAY</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Provides a fine-tune adjustment of the time delay between Rx warmdown and the beginning of Tx warmup for an autoTxAck packet</description>
            <name>ACKDELAY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Provides a fine-tune adjustment of the time delay between post-CCA Rx warm-down and the beginning of Tx warm-up</description>
            <name>TXDELAY</name>
          </field>
        </fields>
        <name>ACKDELAY</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x7</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80</addressOffset>
        <description>FILTER FAIL CODE</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>Filter Fail Code</description>
            <name>FILTERFAIL_CODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PAN Selector for Filter Fail Code</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FILTERFAIL_CODE[9:0] will report the FILTERFAIL status of PAN0</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FILTERFAIL_CODE[9:0] will report the FILTERFAIL status of PAN1</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FILTERFAIL_PAN_SEL</name>
          </field>
        </fields>
        <name>FILTERFAIL_CODE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x84</addressOffset>
        <description>RECEIVE WATER MARK</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Receive byte count needed to trigger a RXWTRMRKIRQ interrupt</description>
            <name>RX_WTR_MARK</name>
          </field>
        </fields>
        <name>RX_WTR_MARK</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8C</addressOffset>
        <description>SLOT PRELOAD</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Slotted Mode Preload</description>
            <name>SLOT_PRELOAD</name>
          </field>
        </fields>
        <name>SLOT_PRELOAD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x74</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x90</addressOffset>
        <description>ZIGBEE SEQUENCE STATE</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>ZSM Sequence State</description>
            <name>SEQ_STATE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Preamble Detected</description>
            <name>PREAMBLE_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SFD Detected</description>
            <name>SFD_DET</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Consolidated Filter Fail Flag</description>
            <name>FILTERFAIL_FLAG_SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CRC Valid Indicator</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Rx FCS != calculated CRC (incorrect)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Rx FCS = calculated CRC (correct)</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CRCVALID</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Raw PLL Abort Signal</description>
            <name>PLL_ABORT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Autosequence has terminated due to an PLL unlock event</description>
            <name>PLL_ABORTED</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Realtime Received Byte Count</description>
            <name>RX_BYTE_COUNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Number of CCA Measurements resulting in Busy Channel</description>
            <name>CCCA_BUSY_CNT</name>
          </field>
        </fields>
        <name>SEQ_STATE</name>
        <resetMask>0xFFFFC0FF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x94</addressOffset>
        <description>TIMER PRESCALER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Timer Prescaler</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>500kHz (33.55 S)</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>250kHz (67.11 S) -- default</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>125kHz (134.22 S)</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>62.5kHz (268.44 S)</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>31.25kHz (536.87 S)</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>15.625kHz (1073.74 S)</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TMR_PRESCALE</name>
          </field>
        </fields>
        <name>TMR_PRESCALE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x98</addressOffset>
        <description>LENIENCY LSB</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Leniency Register, bits [31:0]</description>
            <name>LENIENCY_REGISTER</name>
          </field>
        </fields>
        <name>LENIENCY_LSB</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x9C</addressOffset>
        <description>LENIENCY MSB</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Leniency Register, bits [39:32]</description>
            <name>LENIENCY_REGISTER</name>
          </field>
        </fields>
        <name>LENIENCY_MSB</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xA0</addressOffset>
        <description>PART ID</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Zigbee Part ID</description>
            <name>PART_ID</name>
          </field>
        </fields>
        <name>PART_ID</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x100</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x104</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x108</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10C</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x110</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x114</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x118</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x11C</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER7</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x120</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER8</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x124</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER9</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x128</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER10</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x12C</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER11</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x130</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER12</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x134</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER13</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x138</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER14</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x13C</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER15</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x140</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER16</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x144</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER17</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x148</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER18</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14C</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER19</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x150</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER20</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x154</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER21</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x158</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER22</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x15C</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER23</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x160</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER24</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x164</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER25</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x168</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER26</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x16C</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER27</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x170</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER28</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x174</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER29</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x178</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER30</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x17C</addressOffset>
        <description>PACKET BUFFER</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Packet Buffer Entry</description>
            <name>PKT_BUFFER</name>
          </field>
        </fields>
        <name>PKT_BUFFER31</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0xC</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40062000</baseAddress>
    <description>Carrier Modulator Transmitter</description>
    <interrupts>
      <interrupt>
        <name>CMT</name>
        <value>0xE</value>
      </interrupt>
    </interrupts>
    <name>CMT</name>
    <prependToName>CMT_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>CMT Carrier Generator High Data Register 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Primary Carrier High Time Data Value</description>
            <name>PH</name>
          </field>
        </fields>
        <name>CGH1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1</addressOffset>
        <description>CMT Carrier Generator Low Data Register 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Primary Carrier Low Time Data Value</description>
            <name>PL</name>
          </field>
        </fields>
        <name>CGL1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2</addressOffset>
        <description>CMT Carrier Generator High Data Register 2</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Secondary Carrier High Time Data Value</description>
            <name>SH</name>
          </field>
        </fields>
        <name>CGH2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3</addressOffset>
        <description>CMT Carrier Generator Low Data Register 2</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Secondary Carrier Low Time Data Value</description>
            <name>SL</name>
          </field>
        </fields>
        <name>CGL2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>CMT Output Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IRO Pin Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The IRO signal is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The IRO signal is enabled as output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IROPEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CMT Output Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The IRO signal is active-low.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The IRO signal is active-high.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CMTPOL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>IRO Latch Control</description>
            <name>IROL</name>
          </field>
        </fields>
        <name>OC</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5</addressOffset>
        <description>CMT Modulator Status and Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Modulator and Carrier Generator Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Modulator and carrier generator disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Modulator and carrier generator enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MCGEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Cycle Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>CPU interrupt is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CPU interrupt is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EOCIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FSK Mode Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The CMT operates in Time or Baseband mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The CMT operates in FSK mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FSK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Baseband Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Baseband mode is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Baseband mode is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BASE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Extended Space Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Extended space is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Extended space is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EXSPC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>CMT Clock Divide Prescaler</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>IF * 1</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IF * 2</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IF * 4</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IF * 8</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CMTDIV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End Of Cycle Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>End of modulation cycle has not occured since the flag last cleared.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>End of modulator cycle has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EOCF</name>
          </field>
        </fields>
        <name>MSC</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6</addressOffset>
        <description>CMT Modulator Data Register Mark High</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>MB[15:8]</description>
            <name>MB</name>
          </field>
        </fields>
        <name>CMD1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7</addressOffset>
        <description>CMT Modulator Data Register Mark Low</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>MB[7:0]</description>
            <name>MB</name>
          </field>
        </fields>
        <name>CMD2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>CMT Modulator Data Register Space High</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>SB[15:8]</description>
            <name>SB</name>
          </field>
        </fields>
        <name>CMD3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x9</addressOffset>
        <description>CMT Modulator Data Register Space Low</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>SB[7:0]</description>
            <name>SB</name>
          </field>
        </fields>
        <name>CMD4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA</addressOffset>
        <description>CMT Primary Prescaler Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Primary Prescaler Divider</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock * 1</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock * 2</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock * 3</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock * 4</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock * 5</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock * 6</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock * 7</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock * 8</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock * 9</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock * 10</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock * 11</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock * 12</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock * 13</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock * 14</description>
                <name>1101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock * 15</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock * 16</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PPSDIV</name>
          </field>
        </fields>
        <name>PPS</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB</addressOffset>
        <description>CMT Direct Memory Access Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA transfer request and done are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA transfer request and done are enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMA</name>
          </field>
        </fields>
        <name>DMA</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0xE</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40064000</baseAddress>
    <description>Multipurpose Clock Generator module</description>
    <interrupts>
      <interrupt>
        <name>MCG</name>
        <value>0x1B</value>
      </interrupt>
    </interrupts>
    <name>MCG</name>
    <prependToName>MCG_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>MCG Control 1 Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Internal Reference Stop Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal reference clock is disabled in Stop mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal reference clock is enabled in Stop mode if IRCLKEN is set or if MCG is in FEI, FBI, or BLPI modes before entering Stop mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IREFSTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Internal Reference Clock Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>MCGIRCLK inactive.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MCGIRCLK active.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRCLKEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Internal Reference Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External reference clock is selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The slow internal reference clock is selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IREFS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>FLL External Reference Divider</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>If RANGE = 0 or OSCSEL=1 , Divide Factor is 1; for all other RANGE values, Divide Factor is 32.</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>If RANGE = 0 or OSCSEL=1 , Divide Factor is 2; for all other RANGE values, Divide Factor is 64.</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>If RANGE = 0 or OSCSEL=1 , Divide Factor is 4; for all other RANGE values, Divide Factor is 128.</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>If RANGE = 0 or OSCSEL=1 , Divide Factor is 8; for all other RANGE values, Divide Factor is 256.</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>If RANGE = 0 or OSCSEL=1 , Divide Factor is 16; for all other RANGE values, Divide Factor is 512.</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>If RANGE = 0 or OSCSEL=1 , Divide Factor is 32; for all other RANGE values, Divide Factor is 1024.</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>If RANGE = 0 or OSCSEL=1 , Divide Factor is 64; for all other RANGE values, Divide Factor is 1280 .</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>If RANGE = 0 or OSCSEL=1 , Divide Factor is 128; for all other RANGE values, Divide Factor is 1536 .</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FRDIV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Clock Source Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Encoding 0 - Output of FLL is selected.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Encoding 1 - Internal reference clock is selected.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Encoding 2 - External reference clock is selected.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Encoding 3 - Reserved.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CLKS</name>
          </field>
        </fields>
        <name>C1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x4</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1</addressOffset>
        <description>MCG Control 2 Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Internal Reference Clock Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow internal reference clock selected. (32 kHz Internal Reference Clock (32 kHz IRC)).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast internal reference clock selected. (4 MHz Internal Reference Clock (4 MHz IRC)).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRCS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low Power Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FLL is not disabled in bypass modes.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FLL is disabled in bypass modes (lower power)</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>External Reference Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External reference clock requested.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Oscillator requested.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EREFS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High Gain Oscillator Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configure crystal oscillator for low-power operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configure crystal oscillator for high-gain operation.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HGO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Frequency Range Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Encoding 0 - Low frequency range selected for the crystal oscillator .</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Encoding 1 - High frequency range selected for the crystal oscillator .</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Encoding 2 - Very high frequency range selected for the crystal oscillator .</description>
                <name>1X</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RANGE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fast Internal Reference Clock Fine Trim</description>
            <name>FCFTRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Loss of Clock Reset Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt request is generated on a loss of OSC0 external reference clock.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Generate a reset request on a loss of OSC0 external reference clock.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LOCRE0</name>
          </field>
        </fields>
        <name>C2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xC0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2</addressOffset>
        <description>MCG Control 3 Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Slow Internal Reference Clock Trim Setting</description>
            <name>SCTRIM</name>
          </field>
        </fields>
        <name>C3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3</addressOffset>
        <description>MCG Control 4 Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slow Internal Reference Clock Fine Trim</description>
            <name>SCFTRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Fast Internal Reference Clock Trim Setting</description>
            <name>FCTRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>DCO Range Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Encoding 0 - Low range (reset default).</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Encoding 1 - Mid range.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Encoding 2 - Mid-high range.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Encoding 3 - High range.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DRST_DRS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DCO Maximum Frequency with 32.768 kHz Reference</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DCO has a default range of 25%.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DCO is fine-tuned for maximum frequency with 32.768 kHz reference.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMX32</name>
          </field>
        </fields>
        <name>C4</name>
        <resetMask>0xE0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x4</addressOffset>
        <description>MCG Control 5 Register</description>
        <fields></fields>
        <name>C5</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5</addressOffset>
        <description>MCG Control 6 Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Monitor Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External clock monitor is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Generate an interrupt or a reset request (see MCG_C2[LOCRE0]) on loss of external clock.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CME0</name>
          </field>
        </fields>
        <name>C6</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x6</addressOffset>
        <description>MCG Status Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Internal Reference Clock Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Source of internal reference clock is the slow clock (32 kHz IRC).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Source of internal reference clock is the fast clock (4 MHz IRC).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRCST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OSC Initialization</description>
            <name>OSCINIT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Clock Mode Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Encoding 0 - Output of the FLL is selected (reset default).</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Encoding 1 - Internal reference clock is selected.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Encoding 2 - External reference clock is selected.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CLKST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Internal Reference Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Source of FLL reference clock is the external reference clock.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Source of FLL reference clock is the internal reference clock.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IREFST</name>
          </field>
        </fields>
        <name>S</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x10</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>MCG Status and Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OSC0 Loss of Clock Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Loss of OSC0 has not occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Loss of OSC0 has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LOCS0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Fast Clock Internal Reference Divider</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide Factor is 1</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide Factor is 2.</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide Factor is 4.</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide Factor is 8.</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide Factor is 16</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide Factor is 32</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide Factor is 64</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide Factor is 128.</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FCRDIV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FLL Filter Preserve Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FLL filter and FLL frequency will reset on changes to currect clock mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fll filter and FLL frequency retain their previous values during new clock mode change.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLTPRSRV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Automatic Trim Machine Fail Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Automatic Trim Machine completed normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Automatic Trim Machine failed.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ATMF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Automatic Trim Machine Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>32 kHz Internal Reference Clock selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 MHz Internal Reference Clock selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ATMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Automatic Trim Machine Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Auto Trim Machine disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Auto Trim Machine enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ATME</name>
          </field>
        </fields>
        <name>SC</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x2</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA</addressOffset>
        <description>MCG Auto Trim Compare Value High Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>ATM Compare Value High</description>
            <name>ATCVH</name>
          </field>
        </fields>
        <name>ATCVH</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB</addressOffset>
        <description>MCG Auto Trim Compare Value Low Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>ATM Compare Value Low</description>
            <name>ATCVL</name>
          </field>
        </fields>
        <name>ATCVL</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>MCG Control 7 Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MCG OSC Clock Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Selects Oscillator (OSCCLK).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Selects 32 kHz RTC Oscillator.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>OSCSEL</name>
          </field>
        </fields>
        <name>C7</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xD</addressOffset>
        <description>MCG Control 8 Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTC Loss of Clock Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Loss of RTC has not occur.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Loss of RTC has occur</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LOCS1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Monitor Enable1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External clock monitor is disabled for RTC clock.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External clock monitor is enabled for RTC clock.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CME1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Loss of Clock Reset Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt request is generated on a loss of RTC external reference clock.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Generate a reset request on a loss of RTC external reference clock</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LOCRE1</name>
          </field>
        </fields>
        <name>C8</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x80</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0xD</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40066000</baseAddress>
    <description>Inter-Integrated Circuit</description>
    <groupName>I2C</groupName>
    <interrupts>
      <interrupt>
        <name>I2C0</name>
        <value>0x8</value>
      </interrupt>
    </interrupts>
    <name>I2C0</name>
    <prependToName>I2C0_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>I2C Address Register 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Address</description>
            <name>AD</name>
          </field>
        </fields>
        <name>A1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1</addressOffset>
        <description>I2C Frequency Divider register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>ClockRate</description>
            <name>ICR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Multiplier Factor</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>mul = 1</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>mul = 2</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>mul = 4</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MULT</name>
          </field>
        </fields>
        <name>F</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2</addressOffset>
        <description>I2C Control Register 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>All DMA signalling disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA transfer is enabled. While SMB[FACK] = 0, the following conditions trigger the DMA request: a data byte is received, and either address or data is transmitted. (ACK/NACK is automatic) the first byte received matches the A1 register or is a general call address. If any address matching occurs, S[IAAS] and S[TCF] are set. If the direction of transfer is known from master to slave, then it is not required to check S[SRW]. With this assumption, DMA can also be used in this case. In other cases, if the master reads data from the slave, then it is required to rewrite the C1 register operation. With this assumption, DMA cannot be used. When FACK = 1, an address or a data byte is transmitted.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation. No interrupt generated when address matching in low power mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables the wakeup function in low power mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Repeat START</description>
            <name>RSTA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Acknowledge Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>An acknowledge signal is sent to the bus on the following receiving byte (if FACK is cleared) or the current receiving byte (if FACK is set).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>No acknowledge signal is sent to the bus on the following receiving data byte (if FACK is cleared) or the current receiving data byte (if FACK is set).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXAK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Mode Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Mode Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slave mode</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Master mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IICIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IICEN</name>
          </field>
        </fields>
        <name>C1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3</addressOffset>
        <description>I2C Status register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Acknowledge</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Acknowledge signal was received after the completion of one byte of data transmission on the bus</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>No acknowledge signal detected</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXAK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No interrupt pending</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt pending</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IICIF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slave Read/Write</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slave receive, master writing to slave</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slave transmit, master reading from slave</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRW</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Range Address Match</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Not addressed</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Addressed as a slave</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RAM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Standard bus operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Loss of arbitration.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ARBL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Busy</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus is idle</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus is busy</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Addressed As A Slave</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Not addressed</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Addressed as a slave</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IAAS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transfer Complete Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transfer in progress</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transfer complete</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TCF</name>
          </field>
        </fields>
        <name>S</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x80</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>I2C Data I/O register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Data</description>
            <name>DATA</name>
          </field>
        </fields>
        <name>D</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5</addressOffset>
        <description>I2C Control Register 2</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Slave Address</description>
            <name>AD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Range Address Matching Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Range mode disabled. No address matching occurs for an address within the range of values of the A1 and RA registers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Range mode enabled. Address matching occurs when a slave receives an address within the range of values of the A1 and RA registers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RMEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slave Baud Rate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The slave baud rate follows the master baud rate and clock stretching may occur</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slave baud rate is independent of the master baud rate</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SBRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High Drive Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal drive mode</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HDRS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address Extension</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>7-bit address scheme</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>10-bit address scheme</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADEXT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>General Call Address Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GCAEN</name>
          </field>
        </fields>
        <name>C2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6</addressOffset>
        <description>I2C Programmable Input Glitch Filter Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>I2C Programmable Filter Factor</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No filter/bypass</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Bus Start Detect Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No start happens on I2C bus</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Start detected on I2C bus</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>STARTF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Bus Stop or Start Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Stop or start detection interrupt is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Stop or start detection interrupt is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Bus Stop Detect Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No stop happens on I2C bus</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Stop detected on I2C bus</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>STOPF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Hold Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Stop holdoff is disabled. The MCU's entry to stop mode is not gated. Clocks to peripherals are gated when the core stop occurs.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Stop holdoff is enabled. Stop mode entry is gated until the current transaction phase is complete, and the IP enters stop mode (clocks are gated) after the current phase's completion. That is to say: If the system stop request occurs between the address or data phase, the stop acknowledge is asserted after the current byte and IIC ack completion (after the acknowledge in the ninth cycle).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SHEN</name>
          </field>
        </fields>
        <name>FLT</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7</addressOffset>
        <description>I2C Range Address register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Range Slave Address</description>
            <name>RAD</name>
          </field>
        </fields>
        <name>RA</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>I2C SMBus Control and Status register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SHTF2 Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>SHTF2 interrupt is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SHTF2 interrupt is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SHTF2IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SCL High Timeout Flag 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No SCL high and SDA low timeout occurs</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SCL high and SDA low timeout occurs</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SHTF2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SCL High Timeout Flag 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No SCL high and SDA high timeout occurs</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SCL high and SDA high timeout occurs</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SHTF1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SCL Low Timeout Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No low timeout occurs</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low timeout occurs</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SLTF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timeout Counter Clock Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timeout counter counts at the frequency of the I2C module clock / 64</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timeout counter counts at the frequency of the I2C module clock</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TCKSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Second I2C Address Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>I2C address register 2 matching is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>I2C address register 2 matching is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SIICAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SMBus Alert Response Address Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>SMBus alert response address matching is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SMBus alert response address matching is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ALERTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fast NACK/ACK Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>An ACK or NACK is sent on the following receiving data byte</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Writing 0 to TXAK after receiving a data byte generates an ACK. Writing 1 to TXAK after receiving a data byte generates a NACK. Enable I2C_S2[DFEN] in the master receive mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FACK</name>
          </field>
        </fields>
        <name>SMB</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x9</addressOffset>
        <description>I2C Address Register 2</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>SMBus Address</description>
            <name>SAD</name>
          </field>
        </fields>
        <name>A2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xC2</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA</addressOffset>
        <description>I2C SCL Low Timeout Register High</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>SSLT[15:8]</description>
            <name>SSLT</name>
          </field>
        </fields>
        <name>SLTH</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB</addressOffset>
        <description>I2C SCL Low Timeout Register Low</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>SSLT[7:0]</description>
            <name>SSLT</name>
          </field>
        </fields>
        <name>SLTL</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>I2C Status register 2</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Empty flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Tx or Rx buffer is not empty and cannot be written to, that is new data cannot be loaded into the buffer.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Tx or Rx buffer is empty and can be written to, that is new data can be loaded into the buffer. Write 1 to reset this flag (to the default value 1, which means that the Tx or Rx buffer is empty).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EMPTY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The buffer is not full and all write/read operations have no errors.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>There are 3 or more write/read errors during the data transfer phase (when the Empty flag is not set and the buffer is busy).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Double Buffer Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disables the double buffer mode; clock stretch is enabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables the double buffer mode; clock stretch is disabled. In the slave mode, the I2C will not hold bus between data transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DFEN</name>
          </field>
        </fields>
        <name>S2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0xD</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40067000</baseAddress>
    <description>Inter-Integrated Circuit</description>
    <groupName>I2C</groupName>
    <interrupts>
      <interrupt>
        <name>I2C1</name>
        <value>0x9</value>
      </interrupt>
    </interrupts>
    <name>I2C1</name>
    <prependToName>I2C1_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>I2C Address Register 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Address</description>
            <name>AD</name>
          </field>
        </fields>
        <name>A1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1</addressOffset>
        <description>I2C Frequency Divider register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>ClockRate</description>
            <name>ICR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Multiplier Factor</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>mul = 1</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>mul = 2</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>mul = 4</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MULT</name>
          </field>
        </fields>
        <name>F</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2</addressOffset>
        <description>I2C Control Register 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>All DMA signalling disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA transfer is enabled. While SMB[FACK] = 0, the following conditions trigger the DMA request: a data byte is received, and either address or data is transmitted. (ACK/NACK is automatic) the first byte received matches the A1 register or is a general call address. If any address matching occurs, S[IAAS] and S[TCF] are set. If the direction of transfer is known from master to slave, then it is not required to check S[SRW]. With this assumption, DMA can also be used in this case. In other cases, if the master reads data from the slave, then it is required to rewrite the C1 register operation. With this assumption, DMA cannot be used. When FACK = 1, an address or a data byte is transmitted.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation. No interrupt generated when address matching in low power mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables the wakeup function in low power mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Repeat START</description>
            <name>RSTA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Acknowledge Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>An acknowledge signal is sent to the bus on the following receiving byte (if FACK is cleared) or the current receiving byte (if FACK is set).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>No acknowledge signal is sent to the bus on the following receiving data byte (if FACK is cleared) or the current receiving data byte (if FACK is set).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXAK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Mode Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Mode Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slave mode</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Master mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IICIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IICEN</name>
          </field>
        </fields>
        <name>C1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3</addressOffset>
        <description>I2C Status register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Acknowledge</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Acknowledge signal was received after the completion of one byte of data transmission on the bus</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>No acknowledge signal detected</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXAK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No interrupt pending</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt pending</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IICIF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slave Read/Write</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slave receive, master writing to slave</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slave transmit, master reading from slave</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRW</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Range Address Match</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Not addressed</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Addressed as a slave</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RAM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Standard bus operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Loss of arbitration.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ARBL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Busy</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus is idle</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus is busy</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Addressed As A Slave</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Not addressed</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Addressed as a slave</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IAAS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transfer Complete Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transfer in progress</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transfer complete</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TCF</name>
          </field>
        </fields>
        <name>S</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x80</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>I2C Data I/O register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Data</description>
            <name>DATA</name>
          </field>
        </fields>
        <name>D</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5</addressOffset>
        <description>I2C Control Register 2</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Slave Address</description>
            <name>AD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Range Address Matching Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Range mode disabled. No address matching occurs for an address within the range of values of the A1 and RA registers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Range mode enabled. Address matching occurs when a slave receives an address within the range of values of the A1 and RA registers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RMEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slave Baud Rate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The slave baud rate follows the master baud rate and clock stretching may occur</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slave baud rate is independent of the master baud rate</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SBRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High Drive Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal drive mode</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HDRS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address Extension</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>7-bit address scheme</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>10-bit address scheme</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADEXT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>General Call Address Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GCAEN</name>
          </field>
        </fields>
        <name>C2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6</addressOffset>
        <description>I2C Programmable Input Glitch Filter Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>I2C Programmable Filter Factor</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No filter/bypass</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Bus Start Detect Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No start happens on I2C bus</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Start detected on I2C bus</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>STARTF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Bus Stop or Start Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Stop or start detection interrupt is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Stop or start detection interrupt is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Bus Stop Detect Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No stop happens on I2C bus</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Stop detected on I2C bus</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>STOPF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Hold Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Stop holdoff is disabled. The MCU's entry to stop mode is not gated. Clocks to peripherals are gated when the core stop occurs.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Stop holdoff is enabled. Stop mode entry is gated until the current transaction phase is complete, and the IP enters stop mode (clocks are gated) after the current phase's completion. That is to say: If the system stop request occurs between the address or data phase, the stop acknowledge is asserted after the current byte and IIC ack completion (after the acknowledge in the ninth cycle).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SHEN</name>
          </field>
        </fields>
        <name>FLT</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7</addressOffset>
        <description>I2C Range Address register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Range Slave Address</description>
            <name>RAD</name>
          </field>
        </fields>
        <name>RA</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>I2C SMBus Control and Status register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SHTF2 Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>SHTF2 interrupt is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SHTF2 interrupt is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SHTF2IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SCL High Timeout Flag 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No SCL high and SDA low timeout occurs</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SCL high and SDA low timeout occurs</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SHTF2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SCL High Timeout Flag 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No SCL high and SDA high timeout occurs</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SCL high and SDA high timeout occurs</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SHTF1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SCL Low Timeout Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No low timeout occurs</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low timeout occurs</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SLTF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timeout Counter Clock Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timeout counter counts at the frequency of the I2C module clock / 64</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timeout counter counts at the frequency of the I2C module clock</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TCKSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Second I2C Address Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>I2C address register 2 matching is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>I2C address register 2 matching is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SIICAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SMBus Alert Response Address Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>SMBus alert response address matching is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SMBus alert response address matching is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ALERTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fast NACK/ACK Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>An ACK or NACK is sent on the following receiving data byte</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Writing 0 to TXAK after receiving a data byte generates an ACK. Writing 1 to TXAK after receiving a data byte generates a NACK. Enable I2C_S2[DFEN] in the master receive mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FACK</name>
          </field>
        </fields>
        <name>SMB</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x9</addressOffset>
        <description>I2C Address Register 2</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>SMBus Address</description>
            <name>SAD</name>
          </field>
        </fields>
        <name>A2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xC2</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA</addressOffset>
        <description>I2C SCL Low Timeout Register High</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>SSLT[15:8]</description>
            <name>SSLT</name>
          </field>
        </fields>
        <name>SLTH</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB</addressOffset>
        <description>I2C SCL Low Timeout Register Low</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>SSLT[7:0]</description>
            <name>SSLT</name>
          </field>
        </fields>
        <name>SLTL</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>I2C Status register 2</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Empty flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Tx or Rx buffer is not empty and cannot be written to, that is new data cannot be loaded into the buffer.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Tx or Rx buffer is empty and can be written to, that is new data can be loaded into the buffer. Write 1 to reset this flag (to the default value 1, which means that the Tx or Rx buffer is empty).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EMPTY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The buffer is not full and all write/read operations have no errors.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>There are 3 or more write/read errors during the data transfer phase (when the Empty flag is not set and the buffer is busy).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ERROR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Double Buffer Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disables the double buffer mode; clock stretch is enabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables the double buffer mode; clock stretch is disabled. In the slave mode, the I2C will not hold bus between data transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DFEN</name>
          </field>
        </fields>
        <name>S2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x6</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40073000</baseAddress>
    <description>High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog Converter (DAC), and Analog Mux (ANMUX)</description>
    <interrupts>
      <interrupt>
        <name>CMP0</name>
        <value>0x10</value>
      </interrupt>
    </interrupts>
    <name>CMP0</name>
    <prependToName>CMP0_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>CMP Control Register 0</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparator hard block hysteresis control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Level 0 The hard block output has no hysteresis internally.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Level 1 The hard block output has 20 mv hysteresis internally.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Level 2 The hard block output has 40 mv hysteresis internally.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Level 3 The hard block output has 60 mv hysteresis internally.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HYSTCTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Filter Sample Count</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Filter is disabled. SE = 0, COUT = COUTA.</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>One sample must agree. The comparator output is simply sampled.</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2 consecutive samples must agree.</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>3 consecutive samples must agree.</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 consecutive samples must agree.</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>5 consecutive samples must agree.</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>6 consecutive samples must agree.</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>7 consecutive samples must agree.</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FILTER_CNT</name>
          </field>
        </fields>
        <name>CR0</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1</addressOffset>
        <description>CMP Control Register 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator Module Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator Output Pin Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMPO is not available on the associated CMPO output pin. For devices that use explicit muxing control to I/O pin functions (DSC and non-Flexis ColdFire devices): If the comparator does not own the pin, this field has no effect.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMPO is available on the associated CMPO output pin. For devices that use explicit muxing control to I/O pin functions (DSC and non-Flexis ColdFire devices): The comparator output (CMPO) is driven out on the associated CMPO output pin if the comparator owns the pin. If the comparator does not own the field, this bit has no effect.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>OPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator Output Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set the filtered comparator output (CMPO) to equal COUT.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set the unfiltered comparator output (CMPO) to equal COUTA.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator INVERT</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Does not invert the comparator output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverts the comparator output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Power Mode Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low-Speed (LS) Comparison mode selected. In this mode, CMP has slower output propagation delay and lower current consumption.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High-Speed (HS) Comparison mode selected. In this mode, CMP has faster output propagation delay and higher current consumption.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger Mode Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger mode is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger mode is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRIGM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Windowing Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Windowing mode is not selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Windowing mode is selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Sampling mode is not selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Sampling mode is selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SE</name>
          </field>
        </fields>
        <name>CR1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2</addressOffset>
        <description>CMP Filter Period Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Filter Sample Period</description>
            <name>FILT_PER</name>
          </field>
        </fields>
        <name>FPR</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3</addressOffset>
        <description>CMP Status and Control Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Analog Comparator Output</description>
            <name>COUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Analog Comparator Flag Falling</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Falling-edge on COUT has not been detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Falling-edge on COUT has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Analog Comparator Flag Rising</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Rising-edge on COUT has not been detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Rising-edge on COUT has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CFR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator Interrupt Enable Falling</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IEF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator Interrupt Enable Rising</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IER</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMAEN</name>
          </field>
        </fields>
        <name>SCR</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>DAC Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DAC Output Voltage Select</description>
            <name>VOSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Supply Voltage Reference Source Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Vin1 is selected as resistor ladder network supply reference.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Vin2 is selected as resistor ladder network supply reference.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>VRSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DAC is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DAC is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DACEN</name>
          </field>
        </fields>
        <name>DACCR</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5</addressOffset>
        <description>MUX Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Minus Input Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN0</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN1</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN2</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN3</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN4</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN5</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN6</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN7</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Plus Input Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN0</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN1</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN2</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN3</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN4</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN5</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN6</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN7</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pass Through Mode Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pass Through Mode is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pass Through Mode is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PSTM</name>
          </field>
        </fields>
        <name>MUXCR</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0xA</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4007C000</baseAddress>
    <description>Low leakage wakeup unit</description>
    <interrupts>
      <interrupt>
        <name>LLWU</name>
        <value>0x7</value>
      </interrupt>
    </interrupts>
    <name>LLWU</name>
    <prependToName>LLWU_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>LLWU Pin Enable 1 register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P3</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE3</name>
          </field>
        </fields>
        <name>PE1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1</addressOffset>
        <description>LLWU Pin Enable 2 register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE4</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P5</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE5</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE6</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P7</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE7</name>
          </field>
        </fields>
        <name>PE2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2</addressOffset>
        <description>LLWU Pin Enable 3 register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P8</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE8</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P9</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE9</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P10</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE10</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P11</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE11</name>
          </field>
        </fields>
        <name>PE3</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3</addressOffset>
        <description>LLWU Pin Enable 4 register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P12</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE12</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P13</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE13</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P14</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE14</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P15</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE15</name>
          </field>
        </fields>
        <name>PE4</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>LLWU Module Enable register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Module Enable For Module 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag not used as wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag used as wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUME0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Module Enable for Module 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag not used as wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag used as wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUME1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Module Enable For Module 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag not used as wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag used as wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUME2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Module Enable For Module 3</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag not used as wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag used as wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUME3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Module Enable For Module 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag not used as wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag used as wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUME4</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Module Enable For Module 5</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag not used as wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag used as wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUME5</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Module Enable For Module 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag not used as wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag used as wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUME6</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Module Enable For Module 7</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag not used as wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag used as wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUME7</name>
          </field>
        </fields>
        <name>ME</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5</addressOffset>
        <description>LLWU Flag 1 register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P0 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P0 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P1 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P1 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P2 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P2 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P3</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P3 input was not a wake-up source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P3 input was a wake-up source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P4 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P4 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF4</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P5</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P5 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P5 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF5</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P6 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P6 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF6</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P7</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P7 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P7 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF7</name>
          </field>
        </fields>
        <name>F1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6</addressOffset>
        <description>LLWU Flag 2 register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P8</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P8 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P8 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF8</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P9</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P9 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P9 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF9</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P10</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P10 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P10 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF10</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P11</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P11 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P11 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF11</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P12</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P12 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P12 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF12</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P13</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P13 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P13 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF13</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P14</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P14 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P14 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF14</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P15</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P15 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P15 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF15</name>
          </field>
        </fields>
        <name>F2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x7</addressOffset>
        <description>LLWU Flag 3 register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup flag For module 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 0 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 0 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MWUF0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup flag For module 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 1 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 1 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MWUF1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup flag For module 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 2 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 2 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MWUF2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup flag For module 3</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 3 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 3 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MWUF3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup flag For module 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 4 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 4 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MWUF4</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup flag For module 5</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 5 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 5 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MWUF5</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup flag For module 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 6 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 6 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MWUF6</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup flag For module 7</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 7 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 7 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MWUF7</name>
          </field>
        </fields>
        <name>F3</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>LLWU Pin Filter 1 register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Filter Pin Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Select LLWU_P0 for filter</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Select LLWU_P15 for filter</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FILTSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Digital Filter On External Pin</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Filter disabled</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Filter posedge detect enabled</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Filter negedge detect enabled</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Filter any edge detect enabled</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FILTE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Filter Detect Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Filter 1 was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Filter 1 was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FILTF</name>
          </field>
        </fields>
        <name>FILT1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x9</addressOffset>
        <description>LLWU Pin Filter 2 register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Filter Pin Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Select LLWU_P0 for filter</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Select LLWU_P15 for filter</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FILTSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Digital Filter On External Pin</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Filter disabled</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Filter posedge detect enabled</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Filter negedge detect enabled</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Filter any edge detect enabled</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FILTE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Filter Detect Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Filter 2 was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Filter 2 was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FILTF</name>
          </field>
        </fields>
        <name>FILT2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x3</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4007D000</baseAddress>
    <description>Power Management Controller</description>
    <interrupts>
      <interrupt>
        <name>LVD_LVW_DCDC</name>
        <value>0x6</value>
      </interrupt>
    </interrupts>
    <name>PMC</name>
    <prependToName>PMC_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Low Voltage Detect Status And Control 1 register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Low-Voltage Detect Voltage Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low trip point selected (V LVD = V LVDL )</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High trip point selected (V LVD = V LVDH )</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>NON-CUSTOMER INFO: High trip point selected (VLVD = VLVDH). Change 11 from reserved on 5V devices to high trip point.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LVDV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low-Voltage Detect Reset Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LVDF does not generate hardware resets</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Force an MCU reset when LVDF = 1</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LVDRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low-Voltage Detect Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware interrupt disabled (use polling)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Request a hardware interrupt when LVDF = 1</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LVDIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low-Voltage Detect Acknowledge</description>
            <name>LVDACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low-Voltage Detect Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low-voltage event not detected</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low-voltage event detected</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LVDF</name>
          </field>
        </fields>
        <name>LVDSC1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x10</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1</addressOffset>
        <description>Low Voltage Detect Status And Control 2 register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Low-Voltage Warning Voltage Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low trip point selected (VLVW = VLVW1)</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid 1 trip point selected (VLVW = VLVW2)</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid 2 trip point selected (VLVW = VLVW3)</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High trip point selected (VLVW = VLVW4)</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LVWV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low-Voltage Warning Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware interrupt disabled (use polling)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Request a hardware interrupt when LVWF = 1</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LVWIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low-Voltage Warning Acknowledge</description>
            <name>LVWACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low-Voltage Warning Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low-voltage warning event not detected</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low-voltage warning event detected</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LVWF</name>
          </field>
        </fields>
        <name>LVDSC2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2</addressOffset>
        <description>Regulator Status And Control register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bandgap Buffer Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bandgap buffer not enabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bandgap buffer enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BGBE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Regulator In Run Regulation Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Regulator is in stop regulation or in transition to/from it</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Regulator is in run regulation</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>REGONS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Acknowledge Isolation</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Peripherals and I/O pads are in normal run state.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Certain peripherals and I/O pads are in an isolated and latched state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ACKISO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VLPx Option</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Operating frequencies and MCG clocking modes are restricted during VLPx modes as listed in the Power Management chapter.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>If BGEN is also set, operating frequencies and MCG clocking modes are unrestricted during VLPx modes. Note that flash access frequency is still restricted however.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>VLPO</name>
          </field>
        </fields>
        <name>REGSC</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x4</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x4</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4007E000</baseAddress>
    <description>System Mode Controller</description>
    <interrupts></interrupts>
    <name>SMC</name>
    <prependToName>SMC_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Power Mode Protection register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Allow Very-Low-Leakage Stop Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Any VLLSx mode is not allowed</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Any VLLSx mode is allowed</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AVLLS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Allow Low-Leakage Stop Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Any LLSx mode is not allowed</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Any LLSx mode is allowed</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ALLS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Allow Very-Low-Power Modes</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>VLPR, VLPW, and VLPS are not allowed.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>VLPR, VLPW, and VLPS are allowed.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AVLP</name>
          </field>
        </fields>
        <name>PMPROT</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1</addressOffset>
        <description>Power Mode Control register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Stop Mode Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal Stop (STOP)</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Very-Low-Power Stop (VLPS)</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low-Leakage Stop (LLSx)</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Very-Low-Leakage Stop (VLLSx)</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reseved</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>STOPM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Aborted</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The previous stop mode entry was successful.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The previous stop mode entry was aborted.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>STOPA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Run Mode Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal Run mode (RUN)</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Very-Low-Power Run mode (VLPR)</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RUNM</name>
          </field>
        </fields>
        <name>PMCTRL</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2</addressOffset>
        <description>Stop Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>LLS or VLLS Mode Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>VLLS0 if PMCTRL[STOPM]=VLLSx, reserved if PMCTRL[STOPM]=LLSx</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>VLLS1 if PMCTRL[STOPM]=VLLSx, reserved if PMCTRL[STOPM]=LLSx</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>VLLS2 if PMCTRL[STOPM]=VLLSx, LLS2 if PMCTRL[STOPM]=LLSx</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>VLLS3 if PMCTRL[STOPM]=VLLSx, LLS3 if PMCTRL[STOPM]=LLSx</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LLSM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>POR Power Option</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>POR detect circuit is enabled in VLLS0</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>POR detect circuit is disabled in VLLS0</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PORPO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Partial Stop Option</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>STOP - Normal Stop mode</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PSTOP1 - Partial Stop with both system and bus clocks disabled</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PSTOP2 - Partial Stop with system clock disabled and bus clock enabled</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PSTOPO</name>
          </field>
        </fields>
        <name>STOPCTRL</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x3</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x3</addressOffset>
        <description>Power Mode Status register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Power Mode Status</description>
            <name>PMSTAT</name>
          </field>
        </fields>
        <name>PMSTAT</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x6</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4007F000</baseAddress>
    <description>Reset Control Module</description>
    <interrupts></interrupts>
    <name>RCM</name>
    <prependToName>RCM_</prependToName>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x0</addressOffset>
        <description>System Reset Status Register 0</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low Leakage Wakeup Reset</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by LLWU module wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by LLWU module wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WAKEUP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low-Voltage Detect Reset</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by LVD trip or POR</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by LVD trip or POR</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LVD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Loss-of-Clock Reset</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by a loss of external clock.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by a loss of external clock.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LOC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by watchdog timeout</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by watchdog timeout</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WDOG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>External Reset Pin</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by external reset pin</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by external reset pin</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Power-On Reset</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by POR</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by POR</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POR</name>
          </field>
        </fields>
        <name>SRS0</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x82</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1</addressOffset>
        <description>System Reset Status Register 1</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Core Lockup</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by core LOCKUP event</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by core LOCKUP event</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LOCKUP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Software</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by software setting of SYSRESETREQ bit</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by software setting of SYSRESETREQ bit</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SW</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MDM-AP System Reset Request</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by host debugger system setting of the System Reset Request bit</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by host debugger system setting of the System Reset Request bit</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MDM_AP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Mode Acknowledge Error Reset</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by peripheral failure to acknowledge attempt to enter stop mode</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by peripheral failure to acknowledge attempt to enter stop mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SACKERR</name>
          </field>
        </fields>
        <name>SRS1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Reset Pin Filter Control register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Reset Pin Filter Select in Run and Wait Modes</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>All filtering disabled</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter enabled for normal operation</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPO clock filter enabled for normal operation</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reserved (all filtering disabled)</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RSTFLTSRW</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Reset Pin Filter Select in Stop Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>All filtering disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPO clock filter enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RSTFLTSS</name>
          </field>
        </fields>
        <name>RPFC</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5</addressOffset>
        <description>Reset Pin Filter Width register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Reset Pin Filter Bus Clock Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 1</description>
                <name>00000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 2</description>
                <name>00001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 3</description>
                <name>00010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 4</description>
                <name>00011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 5</description>
                <name>00100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 6</description>
                <name>00101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 7</description>
                <name>00110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 8</description>
                <name>00111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 9</description>
                <name>01000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 10</description>
                <name>01001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 11</description>
                <name>01010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 12</description>
                <name>01011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 13</description>
                <name>01100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 14</description>
                <name>01101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 15</description>
                <name>01110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 16</description>
                <name>01111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 17</description>
                <name>10000</name>
                <value>0x10</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 18</description>
                <name>10001</name>
                <value>0x11</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 19</description>
                <name>10010</name>
                <value>0x12</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 20</description>
                <name>10011</name>
                <value>0x13</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 21</description>
                <name>10100</name>
                <value>0x14</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 22</description>
                <name>10101</name>
                <value>0x15</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 23</description>
                <name>10110</name>
                <value>0x16</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 24</description>
                <name>10111</name>
                <value>0x17</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 25</description>
                <name>11000</name>
                <value>0x18</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 26</description>
                <name>11001</name>
                <value>0x19</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 27</description>
                <name>11010</name>
                <value>0x1A</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 28</description>
                <name>11011</name>
                <value>0x1B</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 29</description>
                <name>11100</name>
                <value>0x1C</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 30</description>
                <name>11101</name>
                <value>0x1D</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 31</description>
                <name>11110</name>
                <value>0x1E</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 32</description>
                <name>11111</name>
                <value>0x1F</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RSTFLTSEL</name>
          </field>
        </fields>
        <name>RPFW</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x18</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400FF000</baseAddress>
    <description>General Purpose Input/Output</description>
    <groupName>GPIO</groupName>
    <interrupts>
      <interrupt>
        <name>PORTA</name>
        <value>0x1E</value>
      </interrupt>
    </interrupts>
    <name>GPIOA</name>
    <prependToName>GPIOA_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Port Data Output Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Logic level 0 is driven on pin, provided pin is configured for general-purpose output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Logic level 1 is driven on pin, provided pin is configured for general-purpose output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDO</name>
          </field>
        </fields>
        <name>PDOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x4</addressOffset>
        <description>Port Set Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Set Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is set to logic 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTSO</name>
          </field>
        </fields>
        <name>PSOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x8</addressOffset>
        <description>Port Clear Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Clear Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is cleared to logic 0.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTCO</name>
          </field>
        </fields>
        <name>PCOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0xC</addressOffset>
        <description>Port Toggle Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Toggle Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is set to the inverse of its existing logic state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTTO</name>
          </field>
        </fields>
        <name>PTOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x10</addressOffset>
        <description>Port Data Input Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Input</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin logic level is logic 0, or is not configured for use by digital function.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin logic level is logic 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDI</name>
          </field>
        </fields>
        <name>PDIR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Port Data Direction Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Direction</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin is configured as general-purpose input, for the GPIO function.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin is configured as general-purpose output, for the GPIO function.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDD</name>
          </field>
        </fields>
        <name>PDDR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x18</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400FF040</baseAddress>
    <description>General Purpose Input/Output</description>
    <groupName>GPIO</groupName>
    <interrupts>
      <interrupt>
        <name>PORTB_PORTC</name>
        <value>0x1F</value>
      </interrupt>
    </interrupts>
    <name>GPIOB</name>
    <prependToName>GPIOB_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Port Data Output Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Logic level 0 is driven on pin, provided pin is configured for general-purpose output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Logic level 1 is driven on pin, provided pin is configured for general-purpose output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDO</name>
          </field>
        </fields>
        <name>PDOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x4</addressOffset>
        <description>Port Set Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Set Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is set to logic 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTSO</name>
          </field>
        </fields>
        <name>PSOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x8</addressOffset>
        <description>Port Clear Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Clear Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is cleared to logic 0.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTCO</name>
          </field>
        </fields>
        <name>PCOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0xC</addressOffset>
        <description>Port Toggle Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Toggle Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is set to the inverse of its existing logic state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTTO</name>
          </field>
        </fields>
        <name>PTOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x10</addressOffset>
        <description>Port Data Input Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Input</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin logic level is logic 0, or is not configured for use by digital function.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin logic level is logic 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDI</name>
          </field>
        </fields>
        <name>PDIR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Port Data Direction Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Direction</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin is configured as general-purpose input, for the GPIO function.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin is configured as general-purpose output, for the GPIO function.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDD</name>
          </field>
        </fields>
        <name>PDDR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x18</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400FF080</baseAddress>
    <description>General Purpose Input/Output</description>
    <groupName>GPIO</groupName>
    <interrupts>
      <interrupt>
        <name>PORTB_PORTC</name>
        <value>0x1F</value>
      </interrupt>
    </interrupts>
    <name>GPIOC</name>
    <prependToName>GPIOC_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Port Data Output Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Logic level 0 is driven on pin, provided pin is configured for general-purpose output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Logic level 1 is driven on pin, provided pin is configured for general-purpose output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDO</name>
          </field>
        </fields>
        <name>PDOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x4</addressOffset>
        <description>Port Set Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Set Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is set to logic 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTSO</name>
          </field>
        </fields>
        <name>PSOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x8</addressOffset>
        <description>Port Clear Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Clear Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is cleared to logic 0.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTCO</name>
          </field>
        </fields>
        <name>PCOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0xC</addressOffset>
        <description>Port Toggle Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Toggle Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is set to the inverse of its existing logic state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTTO</name>
          </field>
        </fields>
        <name>PTOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x10</addressOffset>
        <description>Port Data Input Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Input</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin logic level is logic 0, or is not configured for use by digital function.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin logic level is logic 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDI</name>
          </field>
        </fields>
        <name>PDIR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Port Data Direction Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Direction</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin is configured as general-purpose input, for the GPIO function.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin is configured as general-purpose output, for the GPIO function.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDD</name>
          </field>
        </fields>
        <name>PDDR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0xF0000000</baseAddress>
    <description>Micro Trace Buffer</description>
    <interrupts></interrupts>
    <name>MTB</name>
    <prependToName>MTB_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>MTB Position Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>WRAP</description>
            <name>WRAP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1D</bitWidth>
            <description>Trace Packet Address Pointer[28:0]</description>
            <name>POINTER</name>
          </field>
        </fields>
        <name>POSITION</name>
        <resetMask>0x3</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>MTB Master Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Mask</description>
            <name>MASK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trace Start Input Enable</description>
            <name>TSTARTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trace Stop Input Enable</description>
            <name>TSTOPEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Special Function Register Write Privilege</description>
            <name>SFRWPRIV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RAM Privilege</description>
            <name>RAMPRIV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Halt Request</description>
            <name>HALTREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Main Trace Enable</description>
            <name>EN</name>
          </field>
        </fields>
        <name>MASTER</name>
        <resetMask>0xFFFFFFE0</resetMask>
        <resetValue>0x80</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>MTB Flow Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUTOSTOP</description>
            <name>AUTOSTOP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>AUTOHALT</description>
            <name>AUTOHALT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1D</bitWidth>
            <description>WATERMARK[28:0]</description>
            <name>WATERMARK</name>
          </field>
        </fields>
        <name>FLOW</name>
        <resetMask>0x4</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xC</addressOffset>
        <description>MTB Base Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>BASEADDR</description>
            <name>BASEADDR</name>
          </field>
        </fields>
        <name>BASE</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xF00</addressOffset>
        <description>Integration Mode Control Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>MODECTRL</description>
            <name>MODECTRL</name>
          </field>
        </fields>
        <name>MODECTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFA0</addressOffset>
        <description>Claim TAG Set Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TAGSET</description>
            <name>TAGSET</name>
          </field>
        </fields>
        <name>TAGSET</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFA4</addressOffset>
        <description>Claim TAG Clear Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>TAGCLEAR</description>
            <name>TAGCLEAR</name>
          </field>
        </fields>
        <name>TAGCLEAR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFB0</addressOffset>
        <description>Lock Access Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Hardwired to 0x0000_0000</description>
            <name>LOCKACCESS</name>
          </field>
        </fields>
        <name>LOCKACCESS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFB4</addressOffset>
        <description>Lock Status Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>LOCKSTAT</description>
            <name>LOCKSTAT</name>
          </field>
        </fields>
        <name>LOCKSTAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFB8</addressOffset>
        <description>Authentication Status Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Connected to DBGEN.</description>
            <name>BIT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BIT1</description>
            <name>BIT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BIT2</description>
            <name>BIT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>BIT3</description>
            <name>BIT3</name>
          </field>
        </fields>
        <name>AUTHSTAT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFBC</addressOffset>
        <description>Device Architecture Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>DEVICEARCH</description>
            <name>DEVICEARCH</name>
          </field>
        </fields>
        <name>DEVICEARCH</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x47700A31</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFC8</addressOffset>
        <description>Device Configuration Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>DEVICECFG</description>
            <name>DEVICECFG</name>
          </field>
        </fields>
        <name>DEVICECFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFCC</addressOffset>
        <description>Device Type Identifier Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>DEVICETYPID</description>
            <name>DEVICETYPID</name>
          </field>
        </fields>
        <name>DEVICETYPID</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x31</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFD0</addressOffset>
        <description>Peripheral ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PERIPHID</description>
            <name>PERIPHID</name>
          </field>
        </fields>
        <name>PERIPHID4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFD4</addressOffset>
        <description>Peripheral ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PERIPHID</description>
            <name>PERIPHID</name>
          </field>
        </fields>
        <name>PERIPHID5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFD8</addressOffset>
        <description>Peripheral ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PERIPHID</description>
            <name>PERIPHID</name>
          </field>
        </fields>
        <name>PERIPHID6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFDC</addressOffset>
        <description>Peripheral ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PERIPHID</description>
            <name>PERIPHID</name>
          </field>
        </fields>
        <name>PERIPHID7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFE0</addressOffset>
        <description>Peripheral ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PERIPHID</description>
            <name>PERIPHID</name>
          </field>
        </fields>
        <name>PERIPHID0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFE4</addressOffset>
        <description>Peripheral ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PERIPHID</description>
            <name>PERIPHID</name>
          </field>
        </fields>
        <name>PERIPHID1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFE8</addressOffset>
        <description>Peripheral ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PERIPHID</description>
            <name>PERIPHID</name>
          </field>
        </fields>
        <name>PERIPHID2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFEC</addressOffset>
        <description>Peripheral ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PERIPHID</description>
            <name>PERIPHID</name>
          </field>
        </fields>
        <name>PERIPHID3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFF0</addressOffset>
        <description>Component ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Component ID</description>
            <name>COMPID</name>
          </field>
        </fields>
        <name>COMPID0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFF4</addressOffset>
        <description>Component ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Component ID</description>
            <name>COMPID</name>
          </field>
        </fields>
        <name>COMPID1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFF8</addressOffset>
        <description>Component ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Component ID</description>
            <name>COMPID</name>
          </field>
        </fields>
        <name>COMPID2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFFC</addressOffset>
        <description>Component ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Component ID</description>
            <name>COMPID</name>
          </field>
        </fields>
        <name>COMPID3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0xF0001000</baseAddress>
    <description>MTB data watchpoint and trace</description>
    <interrupts></interrupts>
    <name>MTBDWT</name>
    <prependToName>MTBDWT_</prependToName>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x0</addressOffset>
        <description>MTB DWT Control Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1C</bitWidth>
            <description>DWT configuration controls</description>
            <name>DWTCFGCTRL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Number of comparators</description>
            <name>NUMCMP</name>
          </field>
        </fields>
        <name>CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x2F000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>MTB_DWT Comparator Function Register 0</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Function</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Instruction fetch.</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data operand read.</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data operand write.</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data operand (read + write).</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FUNCTION</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Data Value Match</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Perform address comparison.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Perform data value comparison.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DATAVMATCH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Data Value Size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Byte.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Halfword.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Word.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reserved. Any attempts to use this value results in UNPREDICTABLE behavior.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DATAVSIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Data Value Address 0</description>
            <name>DATAVADDR0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator match</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No match.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Match occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MATCHED</name>
          </field>
        </fields>
        <name>FCT0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>MTB_DWT Comparator Function Register 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Function</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Instruction fetch.</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data operand read.</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data operand write.</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data operand (read + write).</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FUNCTION</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator match</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No match.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Match occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MATCHED</name>
          </field>
        </fields>
        <name>FCT1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x200</addressOffset>
        <description>MTB_DWT Trace Buffer Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Action based on Comparator 0 match</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger TSTOP based on the assertion of MTBDWT_FCT0[MATCHED].</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger TSTART based on the assertion of MTBDWT_FCT0[MATCHED].</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ACOMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Action based on Comparator 1 match</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger TSTOP based on the assertion of MTBDWT_FCT1[MATCHED].</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger TSTART based on the assertion of MTBDWT_FCT1[MATCHED].</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ACOMP1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Number of Comparators</description>
            <name>NUMCOMP</name>
          </field>
        </fields>
        <name>TBCTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x20000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFC8</addressOffset>
        <description>Device Configuration Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>DEVICECFG</description>
            <name>DEVICECFG</name>
          </field>
        </fields>
        <name>DEVICECFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFCC</addressOffset>
        <description>Device Type Identifier Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>DEVICETYPID</description>
            <name>DEVICETYPID</name>
          </field>
        </fields>
        <name>DEVICETYPID</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x4</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>MTB_DWT Comparator Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Reference value for comparison</description>
            <name>COMP</name>
          </field>
        </fields>
        <name>COMP0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>MTB_DWT Comparator Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Reference value for comparison</description>
            <name>COMP</name>
          </field>
        </fields>
        <name>COMP1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>MTB_DWT Comparator Mask Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>MASK</description>
            <name>MASK</name>
          </field>
        </fields>
        <name>MASK0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>MTB_DWT Comparator Mask Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>MASK</description>
            <name>MASK</name>
          </field>
        </fields>
        <name>MASK1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFD0</addressOffset>
        <description>Peripheral ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PERIPHID</description>
            <name>PERIPHID</name>
          </field>
        </fields>
        <name>PERIPHID4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFD4</addressOffset>
        <description>Peripheral ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PERIPHID</description>
            <name>PERIPHID</name>
          </field>
        </fields>
        <name>PERIPHID5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFD8</addressOffset>
        <description>Peripheral ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PERIPHID</description>
            <name>PERIPHID</name>
          </field>
        </fields>
        <name>PERIPHID6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFDC</addressOffset>
        <description>Peripheral ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PERIPHID</description>
            <name>PERIPHID</name>
          </field>
        </fields>
        <name>PERIPHID7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFE0</addressOffset>
        <description>Peripheral ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PERIPHID</description>
            <name>PERIPHID</name>
          </field>
        </fields>
        <name>PERIPHID0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFE4</addressOffset>
        <description>Peripheral ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PERIPHID</description>
            <name>PERIPHID</name>
          </field>
        </fields>
        <name>PERIPHID1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFE8</addressOffset>
        <description>Peripheral ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PERIPHID</description>
            <name>PERIPHID</name>
          </field>
        </fields>
        <name>PERIPHID2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFEC</addressOffset>
        <description>Peripheral ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PERIPHID</description>
            <name>PERIPHID</name>
          </field>
        </fields>
        <name>PERIPHID3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFF0</addressOffset>
        <description>Component ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Component ID</description>
            <name>COMPID</name>
          </field>
        </fields>
        <name>COMPID0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFF4</addressOffset>
        <description>Component ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Component ID</description>
            <name>COMPID</name>
          </field>
        </fields>
        <name>COMPID1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFF8</addressOffset>
        <description>Component ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Component ID</description>
            <name>COMPID</name>
          </field>
        </fields>
        <name>COMPID2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFFC</addressOffset>
        <description>Component ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Component ID</description>
            <name>COMPID</name>
          </field>
        </fields>
        <name>COMPID3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0xF0002000</baseAddress>
    <description>System ROM</description>
    <interrupts></interrupts>
    <name>ROM</name>
    <prependToName>ROM_</prependToName>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xC</addressOffset>
        <description>End of Table Marker Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>MARK</description>
            <name>MARK</name>
          </field>
        </fields>
        <name>TABLEMARK</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFCC</addressOffset>
        <description>System Access Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>SYSACCESS</description>
            <name>SYSACCESS</name>
          </field>
        </fields>
        <name>SYSACCESS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x0</addressOffset>
        <description>Entry</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>ENTRY</description>
            <name>ENTRY</name>
          </field>
        </fields>
        <name>ENTRY0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x4</addressOffset>
        <description>Entry</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>ENTRY</description>
            <name>ENTRY</name>
          </field>
        </fields>
        <name>ENTRY1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x8</addressOffset>
        <description>Entry</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>ENTRY</description>
            <name>ENTRY</name>
          </field>
        </fields>
        <name>ENTRY2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFD0</addressOffset>
        <description>Peripheral ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PERIPHID</description>
            <name>PERIPHID</name>
          </field>
        </fields>
        <name>PERIPHID4</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFD4</addressOffset>
        <description>Peripheral ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PERIPHID</description>
            <name>PERIPHID</name>
          </field>
        </fields>
        <name>PERIPHID5</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFD8</addressOffset>
        <description>Peripheral ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PERIPHID</description>
            <name>PERIPHID</name>
          </field>
        </fields>
        <name>PERIPHID6</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFDC</addressOffset>
        <description>Peripheral ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PERIPHID</description>
            <name>PERIPHID</name>
          </field>
        </fields>
        <name>PERIPHID7</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFE0</addressOffset>
        <description>Peripheral ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PERIPHID</description>
            <name>PERIPHID</name>
          </field>
        </fields>
        <name>PERIPHID0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFE4</addressOffset>
        <description>Peripheral ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PERIPHID</description>
            <name>PERIPHID</name>
          </field>
        </fields>
        <name>PERIPHID1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFE8</addressOffset>
        <description>Peripheral ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PERIPHID</description>
            <name>PERIPHID</name>
          </field>
        </fields>
        <name>PERIPHID2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFEC</addressOffset>
        <description>Peripheral ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>PERIPHID</description>
            <name>PERIPHID</name>
          </field>
        </fields>
        <name>PERIPHID3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFF0</addressOffset>
        <description>Component ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Component ID</description>
            <name>COMPID</name>
          </field>
        </fields>
        <name>COMPID0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFF4</addressOffset>
        <description>Component ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Component ID</description>
            <name>COMPID</name>
          </field>
        </fields>
        <name>COMPID1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFF8</addressOffset>
        <description>Component ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Component ID</description>
            <name>COMPID</name>
          </field>
        </fields>
        <name>COMPID2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xFFC</addressOffset>
        <description>Component ID Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Component ID</description>
            <name>COMPID</name>
          </field>
        </fields>
        <name>COMPID3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x8</offset>
      <size>0x3C</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0xF0003000</baseAddress>
    <description>Core Platform Miscellaneous Control Module</description>
    <interrupts></interrupts>
    <name>MCM</name>
    <prependToName>MCM_</prependToName>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x8</addressOffset>
        <description>Crossbar Switch (AXBS) Slave Configuration</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A bus slave connection to AXBS input port n is absent.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A bus slave connection to AXBS input port n is present.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ASC</name>
          </field>
        </fields>
        <name>PLASC</name>
        <resetMask>0xFFFF</resetMask>
        <resetValue>0x7</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xA</addressOffset>
        <description>Crossbar Switch (AXBS) Master Configuration</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A bus master connection to AXBS input port n is absent</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A bus master connection to AXBS input port n is present</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AMC</name>
          </field>
        </fields>
        <name>PLAMC</name>
        <resetMask>0xFFFF</resetMask>
        <resetValue>0x5</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Platform Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fixed-priority arbitration for the crossbar masters</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Round-robin arbitration for the crossbar masters</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ARB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear Flash Controller Cache</description>
            <name>CFCC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Flash Controller Data Caching</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable flash controller data caching</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable flash controller data caching.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DFCDA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Flash Controller Instruction Caching</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable flash controller instruction caching.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable flash controller instruction caching.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DFCIC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Flash Controller Cache</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable flash controller cache.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable flash controller cache.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DFCC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Flash Data Speculation</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable flash data speculation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable flash data speculation.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EFDS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Flash Controller Speculation</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable flash controller speculation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable flash controller speculation.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DFCS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Stalling Flash Controller</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable stalling flash controller when flash is busy.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable stalling flash controller when flash is busy.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ESFC</name>
          </field>
        </fields>
        <name>PLACR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x50</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>Compute Operation Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Compute Operation Request</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Request is cleared.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Request Compute Operation.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPOREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Compute Operation Acknowledge</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Compute operation entry has not completed or compute operation exit has completed.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Compute operation entry has completed or compute operation exit has not completed.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPOACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Compute Operation Wake-up on Interrupt</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No effect.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When set, the CPOREQ is cleared on any interrupt or exception vector fetch.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPOWOI</name>
          </field>
        </fields>
        <name>CPO</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x18</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0xF8000000</baseAddress>
    <description>General Purpose Input/Output</description>
    <groupName>FGPIO</groupName>
    <interrupts></interrupts>
    <name>FGPIOA</name>
    <prependToName>FGPIOA_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Port Data Output Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Logic level 0 is driven on pin, provided pin is configured for general-purpose output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Logic level 1 is driven on pin, provided pin is configured for general-purpose output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDO</name>
          </field>
        </fields>
        <name>PDOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x4</addressOffset>
        <description>Port Set Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Set Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is set to logic 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTSO</name>
          </field>
        </fields>
        <name>PSOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x8</addressOffset>
        <description>Port Clear Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Clear Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is cleared to logic 0.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTCO</name>
          </field>
        </fields>
        <name>PCOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0xC</addressOffset>
        <description>Port Toggle Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Toggle Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is set to the inverse of its existing logic state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTTO</name>
          </field>
        </fields>
        <name>PTOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x10</addressOffset>
        <description>Port Data Input Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Input</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin logic level is logic 0, or is not configured for use by digital function.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin logic level is logic 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDI</name>
          </field>
        </fields>
        <name>PDIR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Port Data Direction Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Direction</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin is configured as general-purpose input, for the GPIO function.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin is configured as general-purpose output, for the GPIO function.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDD</name>
          </field>
        </fields>
        <name>PDDR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x18</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0xF8000040</baseAddress>
    <description>General Purpose Input/Output</description>
    <groupName>FGPIO</groupName>
    <interrupts></interrupts>
    <name>FGPIOB</name>
    <prependToName>FGPIOB_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Port Data Output Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Logic level 0 is driven on pin, provided pin is configured for general-purpose output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Logic level 1 is driven on pin, provided pin is configured for general-purpose output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDO</name>
          </field>
        </fields>
        <name>PDOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x4</addressOffset>
        <description>Port Set Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Set Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is set to logic 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTSO</name>
          </field>
        </fields>
        <name>PSOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x8</addressOffset>
        <description>Port Clear Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Clear Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is cleared to logic 0.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTCO</name>
          </field>
        </fields>
        <name>PCOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0xC</addressOffset>
        <description>Port Toggle Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Toggle Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is set to the inverse of its existing logic state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTTO</name>
          </field>
        </fields>
        <name>PTOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x10</addressOffset>
        <description>Port Data Input Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Input</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin logic level is logic 0, or is not configured for use by digital function.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin logic level is logic 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDI</name>
          </field>
        </fields>
        <name>PDIR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Port Data Direction Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Direction</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin is configured as general-purpose input, for the GPIO function.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin is configured as general-purpose output, for the GPIO function.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDD</name>
          </field>
        </fields>
        <name>PDDR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x18</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0xF8000080</baseAddress>
    <description>General Purpose Input/Output</description>
    <groupName>FGPIO</groupName>
    <interrupts></interrupts>
    <name>FGPIOC</name>
    <prependToName>FGPIOC_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Port Data Output Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Logic level 0 is driven on pin, provided pin is configured for general-purpose output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Logic level 1 is driven on pin, provided pin is configured for general-purpose output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDO</name>
          </field>
        </fields>
        <name>PDOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x4</addressOffset>
        <description>Port Set Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Set Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is set to logic 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTSO</name>
          </field>
        </fields>
        <name>PSOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x8</addressOffset>
        <description>Port Clear Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Clear Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is cleared to logic 0.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTCO</name>
          </field>
        </fields>
        <name>PCOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0xC</addressOffset>
        <description>Port Toggle Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Toggle Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is set to the inverse of its existing logic state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTTO</name>
          </field>
        </fields>
        <name>PTOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x10</addressOffset>
        <description>Port Data Input Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Input</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin logic level is logic 0, or is not configured for use by digital function.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin logic level is logic 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDI</name>
          </field>
        </fields>
        <name>PDIR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Port Data Direction Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Direction</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin is configured as general-purpose input, for the GPIO function.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin is configured as general-purpose output, for the GPIO function.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDD</name>
          </field>
        </fields>
        <name>PDDR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<vendor>Freescale Semiconductor, Inc.</vendor>
<vendorId>Freescale</vendorId>
<version>1.6</version>
<width>0x20</width></device>