<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/IRTranslator.h' l='680' type='void llvm::IRTranslator::IRTranslator(CodeGenOpt::Level OptLevel = CodeGenOpt::None)'/>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='120' ll='121' type='void llvm::IRTranslator::IRTranslator(CodeGenOpt::Level optlevel = CodeGenOpt::None)'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='556' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig15addIRTranslatorEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1087' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig15addIRTranslatorEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='475' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig15addIRTranslatorEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='319' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig15addIRTranslatorEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='556' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig15addIRTranslatorEv'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVTargetMachine.cpp' l='162' u='c' c='_ZN12_GLOBAL__N_115RISCVPassConfig15addIRTranslatorEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='452' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig15addIRTranslatorEv'/>
