#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jan 19 13:34:31 2025
# Process ID: 7080
# Current directory: C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9040 C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Sampler\Sampler.xpr
# Log file: C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/vivado.log
# Journal file: C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler\vivado.jou
# Running On: DESKTOP-5RUADSS, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 12, Host memory: 34287 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/SHA3_imp/Sampler' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 1467.551 ; gain = 381.871
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Sampler_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
ERROR: [VRFC 10-4982] syntax error near 's_sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:209]
ERROR: [VRFC 10-2989] 's_sel' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:175]
ERROR: [VRFC 10-2989] 's_sel' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:176]
ERROR: [VRFC 10-2989] 's_sel' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:209]
ERROR: [VRFC 10-2989] 's_sel' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:239]
ERROR: [VRFC 10-8530] module 'Sampler_tb' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:2]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1485.723 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1485.723 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Sampler_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
ERROR: [VRFC 10-4982] syntax error near 's_sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:210]
ERROR: [VRFC 10-8530] module 'Sampler_tb' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Sampler_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
ERROR: [VRFC 10-4982] syntax error near 's_sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:210]
ERROR: [VRFC 10-8530] module 'Sampler_tb' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Sampler_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:160]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:161]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1509.836 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sampler_tb_behav -key {Behavioral:sim_1:Functional:Sampler_tb} -tclbatch {Sampler_tb.tcl} -view {C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
source Sampler_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 545 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 555 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 565 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 575 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 585 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 595 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 605 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 635 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 665 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 675 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 715 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 725 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 785 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 795 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 825 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 855 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 875 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 885 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 895 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 935 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 955 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 975 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 985 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1551.660 ; gain = 41.824
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sampler_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1551.660 ; gain = 41.824
save_wave_config {C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg}
save_wave_config {C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg}
current_wave_config {tb_Sampler_behav.wcfg}
C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/uut/ExpandS_/sampler_in_ready}} {{/Sampler_tb/uut/ExpandS_/sampler_in}} {{/Sampler_tb/uut/ExpandS_/sampler_squeeze}} {{/Sampler_tb/uut/ExpandS_/next_element}} {{/Sampler_tb/uut/ExpandS_/z0}} {{/Sampler_tb/uut/ExpandS_/z1}} {{/Sampler_tb/uut/ExpandS_/addr_z0}} {{/Sampler_tb/uut/ExpandS_/addr_z1}} {{/Sampler_tb/uut/ExpandS_/en_z}} {{/Sampler_tb/uut/ExpandS_/we_z}} {{/Sampler_tb/uut/ExpandS_/curr_state}} {{/Sampler_tb/uut/ExpandS_/next_state}} {{/Sampler_tb/uut/ExpandS_/element_choose}} {{/Sampler_tb/uut/ExpandS_/j}} {{/Sampler_tb/uut/ExpandS_/shake_cnt}} {{/Sampler_tb/uut/ExpandS_/j_plus_num}} {{/Sampler_tb/uut/ExpandS_/CFHB_0_out}} {{/Sampler_tb/uut/ExpandS_/CFHB_1_out}} {{/Sampler_tb/uut/ExpandS_/a}} {{/Sampler_tb/uut/ExpandS_/b}} {{/Sampler_tb/uut/ExpandS_/z0_tmp}} {{/Sampler_tb/uut/ExpandS_/z1_tmp}} {{/Sampler_tb/uut/ExpandS_/mux_data_out}} {{/Sampler_tb/uut/ExpandS_/waddr_z0}} {{/Sampler_tb/uut/ExpandS_/waddr_z1}} 
current_wave_config {tb_Sampler_behav.wcfg}
C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/DM/s0/data_a}} {{/Sampler_tb/DM/s0/data_b}} {{/Sampler_tb/DM/s0/addr_a}} {{/Sampler_tb/DM/s0/addr_b}} {{/Sampler_tb/DM/s0/en_a}} {{/Sampler_tb/DM/s0/en_b}} {{/Sampler_tb/DM/s0/we_a}} {{/Sampler_tb/DM/s0/we_b}} {{/Sampler_tb/DM/s0/q_a}} {{/Sampler_tb/DM/s0/q_b}} {{/Sampler_tb/DM/s0/ram}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 545 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 555 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 565 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 575 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 585 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 595 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 605 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 635 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 665 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 675 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 715 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 725 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 785 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 795 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 825 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 855 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 875 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 885 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 895 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 935 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 955 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 975 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 985 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1025 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                1035 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1045 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1055 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1065 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1075 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1095 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1105 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1115 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1125 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1135 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1145 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                1155 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1175 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1185 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                1195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1215 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1225 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1235 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1275 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1315 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1325 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1345 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1365 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1395 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1405 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1415 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1435 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1455 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1465 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1475 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1485 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1495 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1505 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1535 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1555 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                1585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1615 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1625 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1635 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1645 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1655 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1665 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1675 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1685 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1695 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1715 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1735 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1755 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1765 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1775 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1785 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1805 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1835 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1855 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1875 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                1885 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                1895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                2295 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                2305 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2315 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2325 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2345 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2355 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2385 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2405 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2425 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2455 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2485 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2505 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2515 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2525 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2575 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2595 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2615 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2645 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2655 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2695 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2705 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2735 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2775 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2785 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2795 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2815 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2825 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2835 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2865 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2895 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2925 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2935 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2955 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2965 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3005 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3025 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3035 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3085 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3115 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3125 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3135 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3145 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3155 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3175 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3185 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3205 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3215 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3255 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3295 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3315 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3335 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3345 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3365 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3375 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3385 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3415 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3435 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3455 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3465 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3475 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3485 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3495 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3505 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3515 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3575 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3585 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3595 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3605 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3615 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3635 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3645 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3655 sampler_squeeze=1, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3665 sampler_squeeze=0, next_element=1, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                3675 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                4085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                4095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4105 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4115 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4125 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4165 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4175 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4185 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4195 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4215 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4225 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4245 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4255 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4265 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4275 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4315 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4355 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4365 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4375 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4405 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4425 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4435 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4455 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4465 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4495 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4515 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4525 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4555 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4575 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4595 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4625 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4655 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4685 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4695 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4725 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4765 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4775 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4795 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4805 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4825 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4835 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4845 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4865 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4885 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4905 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4915 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4945 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4955 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4965 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4985 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4995 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5025 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5045 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5055 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5075 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5085 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5095 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5105 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5115 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5125 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5135 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5145 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5175 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5205 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5235 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5275 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5295 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5305 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5315 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5325 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5335 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5365 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5385 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5395 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5415 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5435 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5445 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
run 10 us
current_wave_config {tb_Sampler_behav.wcfg}
C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/s0_en_z}} {{/Sampler_tb/s0_we_z}} {{/Sampler_tb/s1_en_z}} {{/Sampler_tb/s1_we_z}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 545 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 555 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 565 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 575 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 585 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 595 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 605 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 635 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 665 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 675 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 715 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 725 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 785 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 795 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 825 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 855 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 875 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 885 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 895 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 935 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 955 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 975 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 985 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1025 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                1035 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1045 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1055 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1065 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1075 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1095 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1105 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1115 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1125 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1135 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1145 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                1155 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1175 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1185 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                1195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1215 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1225 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1235 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1275 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1315 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1325 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1345 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1365 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1395 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1405 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1415 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1435 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1455 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1465 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1475 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1485 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1495 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1505 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1535 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1555 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                1585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1615 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1625 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1635 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1645 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1655 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1665 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1675 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1685 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1695 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1715 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1735 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1755 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1765 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1775 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1785 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1805 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1835 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1855 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1875 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                1885 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                1895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                2295 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                2305 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2315 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2325 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2345 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2355 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2385 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2405 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2425 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2455 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2485 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2505 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2515 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2525 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2575 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2595 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2615 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2645 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2655 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2695 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2705 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2735 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2775 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2785 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2795 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2815 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2825 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2835 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2865 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2895 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2925 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2935 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2955 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2965 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3005 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3025 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3035 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3085 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3115 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3125 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3135 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3145 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3155 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3175 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3185 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3205 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3215 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3255 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3295 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3315 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3335 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3345 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3365 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3375 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3385 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3415 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3435 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3455 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3465 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3475 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3485 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3495 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3505 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3515 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3575 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3585 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3595 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3605 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3615 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3635 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3645 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3655 sampler_squeeze=1, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3665 sampler_squeeze=0, next_element=1, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                3675 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                4085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                4095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4105 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4115 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4125 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4165 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4175 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4185 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4195 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4215 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4225 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4245 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4255 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4265 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4275 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4315 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4355 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4365 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4375 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4405 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4425 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4435 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4455 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4465 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4495 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4515 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4525 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4555 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4575 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4595 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4625 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4655 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4685 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4695 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4725 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4765 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4775 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4795 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4805 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4825 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4835 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4845 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4865 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4885 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4905 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4915 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4945 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4955 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4965 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4985 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4995 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5025 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5045 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5055 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5075 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5085 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5095 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5105 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5115 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5125 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5135 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5145 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5175 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5205 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5235 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5275 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5295 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5305 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5315 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5325 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5335 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5365 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5385 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5395 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5415 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5435 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5445 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Sampler_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:160]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:161]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1626.344 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1626.344 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 545 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 555 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 565 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 575 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 585 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 595 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 605 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 635 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 665 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 675 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 715 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 725 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 785 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 795 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 825 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 855 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 875 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 885 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 895 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 935 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 955 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 975 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 985 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1626.344 ; gain = 0.000
run 10 us
                1005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1025 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                1035 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1045 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1055 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1065 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1075 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1095 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1105 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1115 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1125 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1135 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1145 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                1155 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1175 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1185 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                1195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1215 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1225 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1235 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1275 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1315 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1325 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1345 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1365 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1395 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1405 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1415 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1435 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1455 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1465 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1475 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1485 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1495 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1505 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1535 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1555 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                1585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1615 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1625 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1635 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1645 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1655 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1665 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1675 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1685 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1695 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1715 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1735 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1755 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1765 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1775 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1785 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1805 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1835 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1855 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1875 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                1885 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                1895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                2295 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                2305 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2315 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2325 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2345 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2355 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2385 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2405 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2425 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2455 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2485 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2505 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2515 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2525 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2575 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2595 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2615 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2645 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2655 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2695 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2705 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2735 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2775 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2785 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2795 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2815 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2825 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2835 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2865 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2895 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2925 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2935 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2955 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2965 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3005 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3025 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3035 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3085 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3115 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3125 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3135 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3145 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3155 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3175 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3185 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3205 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3215 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3255 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3295 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3315 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3335 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3345 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3365 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3375 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3385 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3415 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3435 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3455 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3465 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3475 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3485 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3495 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3505 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3515 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3575 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3585 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3595 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3605 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3615 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3635 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3645 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3655 sampler_squeeze=1, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3665 sampler_squeeze=0, next_element=1, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                3675 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                4085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                4095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4105 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4115 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4125 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4165 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4175 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4185 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4195 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4215 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4225 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4245 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4255 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4265 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4275 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4315 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4355 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4365 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4375 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4405 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4425 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4435 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4455 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4465 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4495 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4515 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4525 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4555 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4575 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4595 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4625 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4655 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4685 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4695 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4725 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4765 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4775 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4795 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4805 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4825 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4835 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4845 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4865 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4885 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4905 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4915 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4945 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4955 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4965 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4985 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4995 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5025 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5045 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5055 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5075 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5085 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5095 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5105 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5115 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5125 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5135 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5145 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5175 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5205 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5235 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5275 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5295 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5305 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5315 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5325 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5335 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5365 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5385 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5395 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5415 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5435 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5445 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:160]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:161]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1648.336 ; gain = 21.992
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1648.336 ; gain = 21.992
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 545 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 555 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 565 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 575 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 585 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 595 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 605 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 635 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 665 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 675 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 715 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 725 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 785 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 795 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 825 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 855 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 875 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 885 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 895 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 935 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 955 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 975 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 985 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1709.883 ; gain = 83.539
run 10 us
                1005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1025 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                1035 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1045 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1055 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1065 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1075 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1095 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1105 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1115 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1125 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1135 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1145 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                1155 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1175 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1185 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                1195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1215 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1225 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1235 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1275 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1315 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1325 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1345 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1365 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1395 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1405 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1415 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1435 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1455 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1465 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1475 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1485 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1495 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1505 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1535 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1555 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                1585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1615 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1625 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1635 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1645 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1655 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1665 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1675 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1685 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1695 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1715 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1735 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1755 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1765 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1775 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1785 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1805 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1835 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1855 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1875 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                1885 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                1895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                2295 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                2305 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2315 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2325 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2345 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2355 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2385 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2405 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2425 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2455 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2485 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2505 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2515 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2525 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2575 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2595 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2615 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2645 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2655 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2695 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2705 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2735 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2775 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2785 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2795 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2815 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2825 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2835 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2865 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2895 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2925 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2935 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2955 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2965 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3005 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3025 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3035 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3085 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3115 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3125 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3135 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3145 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3155 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3175 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3185 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3205 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3215 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3255 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3295 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3315 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3335 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3345 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3365 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3375 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3385 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3415 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3435 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3455 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3465 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3475 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3485 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3495 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3505 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3515 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3575 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3585 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3595 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3605 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3615 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3635 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3645 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3655 sampler_squeeze=1, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3665 sampler_squeeze=0, next_element=1, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                3675 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                4085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                4095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4105 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4115 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4125 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4165 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4175 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4185 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4195 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4215 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4225 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4245 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4255 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4265 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4275 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4315 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4355 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4365 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4375 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4405 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4425 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4435 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4455 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4465 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4495 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4515 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4525 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4555 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4575 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4595 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4625 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4655 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4685 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4695 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4725 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4765 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4775 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4795 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4805 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4825 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4835 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4845 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4865 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4885 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4905 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4915 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4945 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4955 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4965 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4985 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4995 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5025 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5045 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5055 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5075 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5085 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5095 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5105 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5115 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5125 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5135 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5145 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5175 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5205 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5235 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5275 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5295 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5305 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5315 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5325 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5335 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5365 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5385 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5395 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5415 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5435 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5445 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:165]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.883 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 545 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 555 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 565 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 575 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 585 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 595 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 605 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 635 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 665 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 675 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 715 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 725 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 785 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 795 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 825 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 855 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 875 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 885 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 895 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 935 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 955 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 975 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 985 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1709.883 ; gain = 0.000
current_wave_config {tb_Sampler_behav.wcfg}
C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/s_sel}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 545 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 555 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 565 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 575 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 585 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 595 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 605 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 635 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 665 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 675 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 715 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 725 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 785 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 795 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 825 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 855 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 875 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 885 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 895 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 935 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 955 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 975 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 985 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1025 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                1035 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1045 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1055 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1065 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1075 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1095 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1105 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1115 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1125 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1135 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1145 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                1155 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1175 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1185 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                1195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1215 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1225 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1235 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1275 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1315 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1325 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1345 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1365 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1395 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1405 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1415 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1435 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1455 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1465 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1475 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1485 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1495 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1505 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1535 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1555 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                1585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1615 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1625 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1635 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1645 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1655 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1665 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1675 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1685 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1695 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1715 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1735 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1755 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1765 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1775 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1785 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1805 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1835 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1855 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1875 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                1885 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                1895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                2295 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                2305 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2315 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2325 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2345 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2355 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2385 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2405 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2425 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2455 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2485 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2505 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2515 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2525 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2575 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2595 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2615 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2645 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2655 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2695 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2705 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2735 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2775 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2785 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2795 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2815 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2825 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2835 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2865 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2895 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2925 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2935 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2955 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2965 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3005 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3025 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3035 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3085 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3115 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3125 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3135 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3145 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3155 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3175 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3185 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3205 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3215 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3255 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3295 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3315 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3335 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3345 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3365 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3375 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3385 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3415 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3435 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3455 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3465 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3475 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3485 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3495 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3505 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3515 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3575 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3585 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3595 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3605 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3615 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3635 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3645 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3655 sampler_squeeze=1, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3665 sampler_squeeze=0, next_element=1, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                3675 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                4085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                4095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4105 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4115 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4125 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4165 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4175 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4185 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4195 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4215 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4225 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4245 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4255 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4265 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4275 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4315 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4355 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4365 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4375 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4405 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4425 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4435 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4455 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4465 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4495 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4515 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4525 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4555 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4575 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4595 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4625 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4655 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4685 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4695 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4725 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4765 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4775 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4795 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4805 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4825 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4835 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4845 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4865 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4885 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4905 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4915 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4945 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4955 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4965 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4985 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4995 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5025 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5045 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5055 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5075 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5085 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5095 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5105 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5115 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5125 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5135 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5145 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5175 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5205 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5235 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5275 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5295 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5305 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5315 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5325 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5335 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5365 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5385 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5395 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5415 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5435 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5445 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:165]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.883 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 545 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 555 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 565 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 575 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 585 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 595 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 605 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 635 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 665 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 675 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 715 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 725 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 785 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 795 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 825 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 855 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 875 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 885 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 895 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 935 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 955 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 975 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 985 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1709.883 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:165]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.883 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 545 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 555 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 565 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 575 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 585 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 595 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 605 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 635 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 665 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 675 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 715 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 725 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 785 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 795 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 825 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 855 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 875 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 885 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 895 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 935 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 955 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 975 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 985 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1709.883 ; gain = 0.000
run 10 us
                1005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1025 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                1035 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1045 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1055 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1065 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1075 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1095 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1105 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1115 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1125 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1135 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1145 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                1155 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1175 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1185 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                1195 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1215 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1225 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1235 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1245 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1255 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1265 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1275 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1295 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1315 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1325 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1335 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1345 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1365 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1395 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1405 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1415 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1435 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1455 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1465 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1475 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1485 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1495 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1505 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1515 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1535 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1555 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1575 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                1585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1595 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1615 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1625 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1635 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1645 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1655 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1665 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1675 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1685 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1695 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1715 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1735 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1745 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1755 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1765 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1775 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1785 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                1795 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1805 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1825 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1835 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                1855 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                1865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                1875 sampler_squeeze=0, next_element=1, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                1885 sampler_squeeze=0, next_element=1, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                1895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                2295 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                2305 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2315 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2325 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2345 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2355 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2365 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2385 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2405 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2425 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2435 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2455 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2465 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2475 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2485 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2495 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2505 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2515 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2525 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2545 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2565 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2575 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2585 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2595 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2605 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2615 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2645 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2655 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2665 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2685 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2695 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2705 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2725 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2735 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2745 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2755 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2775 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2785 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2795 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2805 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2815 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2825 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2835 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2845 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2865 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2875 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2885 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2895 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2905 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2915 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2925 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2935 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2945 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                2955 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                2965 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                2975 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                2985 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                2995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3005 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3025 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3035 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3055 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3075 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3085 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3105 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3115 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3125 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3135 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3145 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3155 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3175 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3185 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3205 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3215 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3255 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3275 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3285 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3295 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3305 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3315 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3325 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3335 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3345 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3355 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3365 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3375 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3385 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3415 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3435 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3445 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3455 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3465 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3475 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3485 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3495 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3505 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3515 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                3525 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3545 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3555 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3575 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3585 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3595 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                3605 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3615 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3635 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                3645 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                3655 sampler_squeeze=1, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                3665 sampler_squeeze=0, next_element=1, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                3675 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                4085 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
                4095 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4105 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4115 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4125 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4135 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4145 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4165 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4175 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4185 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4195 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4205 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4215 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4225 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4235 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4245 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4255 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4265 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4275 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4295 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4305 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4315 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4325 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4335 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4355 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4365 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4375 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4385 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4395 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4405 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4425 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4435 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4445 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4455 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4465 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4475 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4485 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4495 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4505 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4515 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4525 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4535 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4545 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4555 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4565 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4575 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4585 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4595 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4605 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4625 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4635 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4655 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4675 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4685 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4695 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4715 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4725 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4765 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4775 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4785 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4795 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                4805 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4815 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4825 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4835 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4845 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4855 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4865 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4875 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4885 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4895 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4905 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4915 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4935 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4945 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4955 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                4965 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                4975 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                4985 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                4995 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5005 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5015 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5025 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5035 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5045 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5055 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5065 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5075 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5085 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5095 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5105 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5115 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5125 sampler_squeeze=0, next_element=0, z0=000002, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5135 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5145 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5155 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5165 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5175 sampler_squeeze=0, next_element=0, z0=000001, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5185 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5195 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5205 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5215 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5225 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5235 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5245 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5255 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5265 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5275 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5285 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5295 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5305 sampler_squeeze=0, next_element=0, z0=000001, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5315 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5325 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5335 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5345 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5355 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                5365 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5375 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5385 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5395 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                5405 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5415 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5425 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                5435 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                5445 sampler_squeeze=1, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                5455 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=0
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:165]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.883 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 545 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 555 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 565 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 575 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 585 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 595 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 605 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 635 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 665 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 675 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 715 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 725 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 785 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 795 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 825 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 855 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 875 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 885 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 895 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 935 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 955 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 975 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 985 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1709.883 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:166]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.883 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 545 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 555 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 565 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 575 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 585 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 595 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 605 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 635 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 665 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 675 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 715 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 725 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 785 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 795 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 825 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 855 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 875 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 885 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 895 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 935 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 955 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 975 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 985 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1709.883 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:166]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.883 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 545 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 555 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 565 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 575 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 585 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 595 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 605 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 635 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 665 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 675 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 715 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 725 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 785 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 795 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 825 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 855 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 875 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 885 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 895 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 935 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 955 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 975 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 985 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1709.883 ; gain = 0.000
current_wave_config {tb_Sampler_behav.wcfg}
C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/uut/ExpandS_/en_z}} {{/Sampler_tb/uut/ExpandS_/we_z}} 
current_wave_config {tb_Sampler_behav.wcfg}
C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/DM/s0_en_a}} {{/Sampler_tb/DM/s0_en_b}} {{/Sampler_tb/DM/s0_we_a}} {{/Sampler_tb/DM/s0_we_b}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:166]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.883 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 545 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 555 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 565 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 575 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 585 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 595 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 605 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 635 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 665 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 675 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 715 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 725 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 785 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 795 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 825 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 855 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 875 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 885 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 895 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 935 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 955 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 975 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 985 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1709.883 ; gain = 0.000
current_wave_config {tb_Sampler_behav.wcfg}
C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/en_z}} {{/Sampler_tb/we_z}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SampleInBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:166]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_m=48) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1080,param_m=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/SampleInBall.v" Line 1. Module SampleInBall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v" Line 2. Module mux_gen(param_in=1088) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Sampler/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_gen(param_in=1088)
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.mux_gen(param_m=48)
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.mux_gen(param_in=1080,param_m=36...
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.SampleInBall
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.883 ; gain = 0.000
Time resolution is 1 ps
                   0 sampler_squeeze=x, next_element=x, z0=xxxxxx, z1=xxxxxx, addr_z0=   z, addr_z1=   z, we_z=x
                   5 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 525 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=0
                 535 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 545 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 555 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 565 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 575 sampler_squeeze=0, next_element=0, z0=000002, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 585 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 595 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 605 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 615 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 625 sampler_squeeze=0, next_element=0, z0=000000, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 635 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 645 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 655 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 665 sampler_squeeze=0, next_element=0, z0=000001, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 675 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 685 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 695 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 705 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 715 sampler_squeeze=0, next_element=0, z0=000002, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 725 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 735 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 745 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 755 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 765 sampler_squeeze=0, next_element=0, z0=7fe000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 775 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 785 sampler_squeeze=0, next_element=0, z0=000001, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 795 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 805 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 825 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 835 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 845 sampler_squeeze=0, next_element=0, z0=000000, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 855 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 865 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 875 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 885 sampler_squeeze=0, next_element=0, z0=000002, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 895 sampler_squeeze=0, next_element=0, z0=000000, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 905 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fe000, addr_z0=   z, addr_z1=   z, we_z=1
                 915 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 925 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 935 sampler_squeeze=0, next_element=0, z0=000002, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 945 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 955 sampler_squeeze=0, next_element=0, z0=000000, z1=000002, addr_z0=   z, addr_z1=   z, we_z=1
                 965 sampler_squeeze=0, next_element=0, z0=7fdfff, z1=7fdfff, addr_z0=   z, addr_z1=   z, we_z=1
                 975 sampler_squeeze=0, next_element=0, z0=000001, z1=000001, addr_z0=   z, addr_z1=   z, we_z=1
                 985 sampler_squeeze=0, next_element=0, z0=000000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
                 995 sampler_squeeze=0, next_element=0, z0=7fe000, z1=000000, addr_z0=   z, addr_z1=   z, we_z=1
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1709.883 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 19 14:06:26 2025...
