
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.024148                       # Number of seconds simulated
sim_ticks                                 24147885000                       # Number of ticks simulated
final_tick                                24147885000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 102285                       # Simulator instruction rate (inst/s)
host_op_rate                                   199710                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               94289738                       # Simulator tick rate (ticks/s)
host_mem_usage                                 707764                       # Number of bytes of host memory used
host_seconds                                   256.10                       # Real time elapsed on the host
sim_insts                                    26195418                       # Number of instructions simulated
sim_ops                                      51146313                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  24147885000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          107200                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          137344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              244544                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       107200                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         107200                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1675                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2146                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3821                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            4439312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            5687620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               10126932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       4439312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           4439312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           4439312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           5687620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              10126932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1675.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2146.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                10074                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         3821                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3821                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  244544                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   244544                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                197                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                361                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                378                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                365                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                268                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                291                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                243                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                255                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                248                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                255                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               168                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                93                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               171                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               184                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               149                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               195                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    24147793500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3821                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3173                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      519                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      109                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       13                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        7                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         2038                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     119.709519                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean     85.980452                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    162.806540                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          1570     77.04%     77.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          279     13.69%     90.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           57      2.80%     93.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           40      1.96%     95.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           28      1.37%     96.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           16      0.79%     97.64% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           11      0.54%     98.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            7      0.34%     98.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           30      1.47%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          2038                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       107200                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       137344                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 4439312.179927973077                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 5687620.261567420326                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1675                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2146                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     74839500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    541854500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     44680.30                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data    252495.11                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                     545050250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                616694000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    19105000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                     142645.97                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                161395.97                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         10.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      10.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.08                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.08                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1777                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  46.51                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     6319757.52                       # Average gap between requests
system.mem_ctrl.pageHitRate                     46.51                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   9103500                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   4834830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 16836120                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          983424000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             213360120                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              79507200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       2735021310                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy       2285199360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        3098771820                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              9426607380                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             390.369897                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           23471524500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE     172398500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      416000000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   11522848250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   5951072000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       87672750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   5997893500                       # Time in different power states
system.mem_ctrl_1.actEnergy                   5490660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   2899380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 10445820                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          545800320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             120562980                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              40943040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       1579720800                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy       1216677120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        4281922320                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              7805021820                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             323.217616                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           23775562750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      87556000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      230880000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   17142886500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   3168416500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       53838000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   3464308000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  24147885000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 7855053                       # Number of BP lookups
system.cpu.branchPred.condPredicted           7855053                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            810540                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4340703                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 2830848                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             350383                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         4340703                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2428074                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1912629                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       378450                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24147885000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     9663376                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7836645                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         19645                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1977                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  24147885000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  24147885000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     7541152                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1925                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    17                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     24147885000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         48295771                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             879317                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       39444351                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     7855053                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            5258922                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      46511298                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1635268                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  945                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         14898                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           20                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          282                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   7539360                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1470                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           48224394                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.624819                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.718740                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6803655     14.11%     14.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  4485553      9.30%     23.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 36935186     76.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             48224394                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.162645                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.816725                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  3785559                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               5688193                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  35397994                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2535014                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 817634                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               71246633                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               2873642                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 817634                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  7380888                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1393741                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1625                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  34174491                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4456015                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               68331728                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               1404734                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   883                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 784320                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   3130                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2398475                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents           100185                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            61358686                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             165158485                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        120582232                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             40170                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              45202472                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 16156214                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 36                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             32                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3672788                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             11636807                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8614583                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1310200                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           355611                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   65495741                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1647                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  58390560                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            498999                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        14351074                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     22761930                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1621                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      48224394                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.210810                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.843752                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13154389     27.28%     27.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11749450     24.36%     51.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            23320555     48.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        48224394                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    633      0.01%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    260      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    42      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                3930639     57.79%     57.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2870037     42.20%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            220605      0.38%      0.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              40181151     68.81%     69.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                21794      0.04%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1677      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  202      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1032      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1788      0.00%     69.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 455      0.00%     69.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9970739     17.08%     86.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7956359     13.63%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25670      0.04%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           9086      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               58390560                       # Type of FU issued
system.cpu.iq.rate                           1.209020                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6801611                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.116485                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          172225594                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          79763435                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     55812689                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               80530                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              92498                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        24389                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               64932388                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   39178                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          4027627                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2917144                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        18978                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         7651                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1096384                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          753                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2367                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 817634                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  658033                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                185225                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            65497388                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            833699                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              11636807                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              8614583                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                587                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   6868                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 97090                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           7651                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         382560                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       487398                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               869958                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              56465126                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               9661891                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1925434                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     17496750                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  5307281                       # Number of branches executed
system.cpu.iew.exec_stores                    7834859                       # Number of stores executed
system.cpu.iew.exec_rate                     1.169153                       # Inst execution rate
system.cpu.iew.wb_sent                       56043384                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      55837078                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  38498705                       # num instructions producing a value
system.cpu.iew.wb_consumers                  69449460                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.156148                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.554341                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        12940927                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              26                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            811430                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     46968283                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.088954                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.928224                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     18330761     39.03%     39.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      6128731     13.05%     52.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     22508791     47.92%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     46968283                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             26195418                       # Number of instructions committed
system.cpu.commit.committedOps               51146313                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       16237862                       # Number of memory references committed
system.cpu.commit.loads                       8719663                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    4989960                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      18080                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  50846401                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1855286                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       137947      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         34746005     67.93%     68.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           21506      0.04%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1645      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             764      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             284      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            282      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         8711217     17.03%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        7509921     14.68%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         8446      0.02%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         8278      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          51146313                       # Class of committed instruction
system.cpu.commit.bw_lim_events              22508791                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     88546732                       # The number of ROB reads
system.cpu.rob.rob_writes                   129431618                       # The number of ROB writes
system.cpu.timesIdled                             823                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           71377                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    26195418                       # Number of Instructions Simulated
system.cpu.committedOps                      51146313                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.843672                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.843672                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.542396                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.542396                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 98916692                       # number of integer regfile reads
system.cpu.int_regfile_writes                42425454                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     15752                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    15255                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   9396340                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7417517                       # number of cc regfile writes
system.cpu.misc_regfile_reads                26627021                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  24147885000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.999584                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12999696                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            264971                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.060826                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.999584                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999974                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105325891                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105325891                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  24147885000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      5277439                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5277439                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      7457246                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7457246                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::.cpu.data            2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             2                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::.cpu.data     12734685                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12734685                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12734687                       # number of overall hits
system.cpu.dcache.overall_hits::total        12734687                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       335879                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        335879                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        62047                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        62047                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::.cpu.data       397926                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         397926                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       397928                       # number of overall misses
system.cpu.dcache.overall_misses::total        397928                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3970327500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3970327500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1389636999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1389636999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   5359964499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5359964499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5359964499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5359964499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5613318                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5613318                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      7519293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7519293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     13132611                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13132611                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13132615                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13132615                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059836                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059836                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008252                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008252                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030301                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030301                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030301                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030301                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 11820.707755                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11820.707755                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 22396.521975                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22396.521975                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13469.751911                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13469.751911                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13469.684212                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13469.684212                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        26280                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3657                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.186218                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       261506                       # number of writebacks
system.cpu.dcache.writebacks::total            261506                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       128962                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       128962                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3962                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3962                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       132924                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       132924                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       132924                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       132924                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       206917                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       206917                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        58085                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        58085                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       265002                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       265002                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       265004                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       265004                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2477562000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2477562000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1295776999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1295776999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data        23000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        23000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3773338999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3773338999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3773361999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3773361999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.036862                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.036862                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020179                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020179                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020179                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020179                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 11973.699599                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11973.699599                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 22308.289558                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22308.289558                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        11500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        11500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14238.907627                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14238.907627                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14238.886956                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14238.886956                       # average overall mshr miss latency
system.cpu.dcache.replacements                 264955                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  24147885000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.535561                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7538807                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2139                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3524.453950                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.535561                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993234                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993234                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          220                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          60317019                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         60317019                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  24147885000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      7536668                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7536668                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      7536668                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7536668                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7536668                       # number of overall hits
system.cpu.icache.overall_hits::total         7536668                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2692                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2692                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2692                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2692                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2692                       # number of overall misses
system.cpu.icache.overall_misses::total          2692                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    196363000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    196363000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    196363000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    196363000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    196363000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    196363000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7539360                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7539360                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      7539360                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7539360                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7539360                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7539360                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000357                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000357                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000357                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000357                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000357                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000357                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72943.164933                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72943.164933                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72943.164933                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72943.164933                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72943.164933                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72943.164933                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          723                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.642857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          552                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          552                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          552                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          552                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          552                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          552                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2140                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2140                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2140                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2140                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2140                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2140                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    163414500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    163414500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    163414500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    163414500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    163414500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    163414500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000284                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000284                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000284                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000284                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000284                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000284                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76361.915888                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76361.915888                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76361.915888                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76361.915888                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76361.915888                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76361.915888                       # average overall mshr miss latency
system.cpu.icache.replacements                   1511                       # number of replacements
system.l2bus.snoop_filter.tot_requests         533610                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests       266480                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests        10715                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                6                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  24147885000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp              208975                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty        261535                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              5206                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                33                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp               13                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              58135                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             58135                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         208976                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         5686                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       794909                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  800595                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       130240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     33693184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 33823424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               413                       # Total snoops (count)
system.l2bus.snoopTraffic                        9856                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             267419                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.040139                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.196286                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   256685     95.99%     95.99% # Request fanout histogram
system.l2bus.snoop_fanout::1                    10734      4.01%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               267419                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            789817000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             5371951                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           662435497                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  24147885000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2748.070831                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 528491                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 3833                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs               137.879207                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1426.484641                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1321.586190                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.348263                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.322653                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.670916                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3558                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          616                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2695                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.868652                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              4231769                       # Number of tag accesses
system.l2cache.tags.data_accesses             4231769                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  24147885000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks       261506                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       261506                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data        56197                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            56197                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          353                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data       206602                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       206955                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             353                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          262799                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              263152                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            353                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         262799                       # number of overall hits
system.l2cache.overall_hits::total             263152                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data         1938                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1938                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1683                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          213                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1896                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1683                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          2151                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              3834                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1683                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         2151                       # number of overall misses
system.l2cache.overall_misses::total             3834                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    626342000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    626342000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    155827000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     19043000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    174870000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    155827000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    645385000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    801212000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    155827000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    645385000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    801212000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks       261506                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       261506                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data        58135                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        58135                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2036                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       206815                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       208851                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         2036                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       264950                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          266986                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2036                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       264950                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         266986                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.033336                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.033336                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.826621                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.001030                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.009078                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.826621                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.008119                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.014360                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.826621                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.008119                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.014360                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 323189.886481                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 323189.886481                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 92588.829471                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 89403.755869                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 92231.012658                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 92588.829471                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 300039.516504                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 208975.482525                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 92588.829471                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 300039.516504                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 208975.482525                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             29                       # number of writebacks
system.l2cache.writebacks::total                   29                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1938                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1938                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1683                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          213                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1896                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1683                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         2151                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         3834                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1683                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         2151                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         3834                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    622466000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    622466000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    152463000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     18617000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    171080000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    152463000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    641083000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    793546000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    152463000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    641083000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    793546000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.033336                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.033336                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.826621                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.001030                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.009078                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.826621                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.008119                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.014360                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.826621                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.008119                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.014360                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 321189.886481                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 321189.886481                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 90590.017825                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87403.755869                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 90232.067511                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 90590.017825                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 298039.516504                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 206976.004173                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 90590.017825                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 298039.516504                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 206976.004173                       # average overall mshr miss latency
system.l2cache.replacements                       275                       # number of replacements
system.l3bus.snoop_filter.tot_requests           4102                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests          269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  24147885000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1895                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty            29                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict               240                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               1938                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              1938                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1895                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         7935                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       247168                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               3833                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     3833    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 3833                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              2109000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             9582500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  24147885000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2808.243889                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   3862                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 3821                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.010730                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1470.825284                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  1337.418604                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.044886                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.040815                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.085701                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         3821                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3          615                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4         2969                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.116608                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                65613                       # Number of tag accesses
system.l3cache.tags.data_accesses               65613                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  24147885000                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks           29                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total           29                       # number of WritebackDirty hits
system.l3cache.ReadSharedReq_hits::.cpu.inst            7                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data            5                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total           12                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst               7                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data               5                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                  12                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst              7                       # number of overall hits
system.l3cache.overall_hits::.cpu.data              5                       # number of overall hits
system.l3cache.overall_hits::total                 12                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data         1938                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           1938                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1675                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          208                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1883                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1675                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          2146                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              3821                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1675                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         2146                       # number of overall misses
system.l3cache.overall_misses::total             3821                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data    605024000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    605024000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    137171000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     16590000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    153761000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    137171000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    621614000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    758785000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    137171000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    621614000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    758785000                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks           29                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total           29                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data         1938                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         1938                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1682                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          213                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1895                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1682                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         2151                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            3833                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1682                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         2151                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           3833                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.995838                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.976526                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.993668                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.995838                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.997675                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.996869                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.995838                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.997675                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.996869                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 312189.886481                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 312189.886481                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 81893.134328                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 79759.615385                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 81657.461498                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 81893.134328                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 289661.696179                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 198582.831719                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 81893.134328                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 289661.696179                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 198582.831719                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data         1938                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         1938                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1675                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          208                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1883                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1675                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         2146                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         3821                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1675                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         2146                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         3821                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data    601148000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    601148000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    133821000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16174000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    149995000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    133821000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    617322000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    751143000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    133821000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    617322000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    751143000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.995838                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.976526                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.993668                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.995838                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.997675                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.996869                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.995838                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.997675                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.996869                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 310189.886481                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 310189.886481                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 79893.134328                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77759.615385                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 79657.461498                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 79893.134328                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 287661.696179                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 196582.831719                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 79893.134328                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 287661.696179                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 196582.831719                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          3821                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  24147885000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1883                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1938                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1938                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1883                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         7642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         7642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       244544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       244544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  244544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3821                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3821    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3821                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1910500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           10266500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
