<?xml version="1.0" encoding="utf-8"?>
<xd:acceleratorMap xmlns:xd="http://www.xilinx.com/xidane" xd:functionName="SkyNet" xd:componentRef="SkyNet" xd:initiationInterval="14125204" xd:clockPeriod="4.000" xd:sequential="true" xd:hostMachine="64" xd:reset="control">
  <xd:controlReg xd:name="control" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:type="generic_axi_lite" xd:offset="0x0"/>
  <xd:arg xd:name="image_in_raw_pad[]" xd:originalName="image_in_raw_pad" xd:direction="inout" xd:interfaceRef="m_axi_IMG" xd:busTypeRef="aximm" xd:arraySize="1259712" xd:dataWidth="32" xd:bufferDirection="in"/>
  <xd:arg xd:name="conv_weight_1x1_all[][]" xd:originalName="conv_weight_1x1_all" xd:direction="inout" xd:interfaceRef="m_axi_BUS512" xd:busTypeRef="aximm" xd:dataPack="true" xd:bitMapping="511:0" xd:arraySize="32000" xd:dataWidth="512" xd:bufferDirection="in"/>
  <xd:arg xd:name="conv_weight_3x3_all[][][]" xd:originalName="conv_weight_3x3_all" xd:direction="inout" xd:interfaceRef="m_axi_BUS512" xd:busTypeRef="aximm" xd:dataPack="true" xd:bitMapping="511:0" xd:arraySize="9000" xd:dataWidth="512" xd:bufferDirection="in"/>
  <xd:arg xd:name="bias_all[]" xd:originalName="bias_all" xd:direction="inout" xd:interfaceRef="m_axi_BUS512" xd:busTypeRef="aximm" xd:dataPack="true" xd:bitMapping="511:0" xd:arraySize="500" xd:dataWidth="512" xd:bufferDirection="in"/>
  <xd:arg xd:name="*(DDR_buff_merge)" xd:originalName="DDR_buff_merge" xd:direction="inout" xd:interfaceRef="m_axi_DDR256" xd:busTypeRef="aximm" xd:arraySize="1048576" xd:dataWidth="256" xd:bufferDirection="inout"/>
  <xd:arg xd:name="predict_boxes[][]" xd:originalName="predict_boxes" xd:direction="inout" xd:interfaceRef="m_axi_BUS32" xd:busTypeRef="aximm" xd:dataPack="true" xd:bitMapping="31:0" xd:arraySize="20" xd:dataWidth="32" xd:bufferDirection="out"/>
  <xd:arg xd:name="constant[][]" xd:originalName="constant" xd:direction="inout" xd:interfaceRef="m_axi_BUS32" xd:busTypeRef="aximm" xd:dataPack="true" xd:bitMapping="31:0" xd:arraySize="12" xd:dataWidth="32" xd:bufferDirection="out"/>
  <xd:arg xd:name="image_in_raw_pad" xd:originalName="image_in_raw_pad" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:aximmInterfaceRef="m_axi_IMG" xd:dataWidth="32" xd:offset="0x10" xd:handshakeRef="ap_none"/>
  <xd:arg xd:name="conv_weight_1x1_all_V" xd:originalName="conv_weight_1x1_all_V" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:aximmInterfaceRef="m_axi_BUS512" xd:dataWidth="32" xd:offset="0x18" xd:handshakeRef="ap_none"/>
  <xd:arg xd:name="conv_weight_3x3_all_V" xd:originalName="conv_weight_3x3_all_V" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:aximmInterfaceRef="m_axi_BUS512" xd:dataWidth="32" xd:offset="0x20" xd:handshakeRef="ap_none"/>
  <xd:arg xd:name="bias_all_V" xd:originalName="bias_all_V" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:aximmInterfaceRef="m_axi_BUS512" xd:dataWidth="32" xd:offset="0x28" xd:handshakeRef="ap_none"/>
  <xd:arg xd:name="DDR_buff_merge_V" xd:originalName="DDR_buff_merge_V" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:aximmInterfaceRef="m_axi_DDR256" xd:dataWidth="32" xd:offset="0x30" xd:handshakeRef="ap_none"/>
  <xd:arg xd:name="predict_boxes" xd:originalName="predict_boxes" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:aximmInterfaceRef="m_axi_BUS32" xd:dataWidth="32" xd:offset="0x38" xd:handshakeRef="ap_none"/>
  <xd:arg xd:name="constant_r" xd:originalName="constant_r" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:aximmInterfaceRef="m_axi_BUS32" xd:dataWidth="32" xd:offset="0x40" xd:handshakeRef="ap_none"/>
  <xd:latencyEstimates xd:best-case="8826581" xd:worst-case="14125203" xd:average-case="undef"/>
  <xd:resourceEstimates xd:LUT="150716" xd:FF="88568" xd:BRAM="515" xd:DSP="353"/>
</xd:acceleratorMap>
