the memory which is connected to the CPU 

behave like a port to bus(?)

ver 1.0:
·support lb lh lw lbu lhu sb sh sw
·controlled by store/load code