Info: constrained 'led[7]' to bel 'X9/Y0/io1'
Info: constrained 'led[6]' to bel 'X6/Y0/io0'
Info: constrained 'led[5]' to bel 'X5/Y0/io0'
Info: constrained 'led[4]' to bel 'X6/Y31/io0'
Info: constrained 'led[3]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X19/Y0/io1'
Info: constrained 'led[1]' to bel 'X4/Y31/io0'
Info: constrained 'led[0]' to bel 'X13/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     1955 LCs used as LUT4 only
Info:      168 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      508 LCs used as DFF only
Info: Packing carries..
Info:        0 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'OSCInst0_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 6.0 MHz for net clk
Info: Promoting globals..
Info: promoting clk_proc (fanout 582)
Info: promoting processor.if_id_reg.data_out_SB_DFFSR_Q_R [reset] (fanout 40)
Info: promoting processor.id_ex_reg.data_out_SB_DFFSR_Q_9_R [reset] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O [cen] (fanout 49)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O [cen] (fanout 32)
Info: promoting data_mem_inst.state_SB_DFFE_Q_31_D_SB_LUT4_O_I3_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting processor.PC.outAddr_SB_DFFE_Q_E [cen] (fanout 32)
Info: Constraining chains...
Info:        0 LCs used to legalise carry chains.
Info: Checksum: 0x195970d9

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x49b88ae0

Info: Device utilisation:
Info: 	         ICESTORM_LC:  2633/ 5280    49%
Info: 	        ICESTORM_RAM:    20/   30    66%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     4/    8    50%
Info: 	      ICESTORM_HFOSC:     1/    1   100%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 10 cells based on constraints.
Info: Creating initial placement for remaining 2664 cells.
Info:   initial placement placed 500/2664 cells
Info:   initial placement placed 1000/2664 cells
Info:   initial placement placed 1500/2664 cells
Info:   initial placement placed 2000/2664 cells
Info:   initial placement placed 2500/2664 cells
Info:   initial placement placed 2664/2664 cells
Info: Initial placement time 1.37s
Info: Running simulated annealing placer.
Info:   at iteration #1: temp = 1.000000, timing cost = 2695, wirelen = 72075
Info:   at iteration #5: temp = 0.062500, timing cost = 2612, wirelen = 71520
Info:   at iteration #10: temp = 0.001953, timing cost = 2813, wirelen = 71203
Info:   at iteration #15: temp = 0.001153, timing cost = 3747, wirelen = 69350
Info:   at iteration #20: temp = 0.000681, timing cost = 3122, wirelen = 68940
Info:   at iteration #25: temp = 0.000613, timing cost = 3242, wirelen = 65785
Info:   at iteration #30: temp = 0.000402, timing cost = 3689, wirelen = 64603
Info:   at iteration #35: temp = 0.000345, timing cost = 3285, wirelen = 64818
Info:   at iteration #40: temp = 0.000311, timing cost = 2961, wirelen = 61769
Info:   at iteration #45: temp = 0.000253, timing cost = 3917, wirelen = 61045
Info:   at iteration #50: temp = 0.000217, timing cost = 3191, wirelen = 59824
Info:   at iteration #55: temp = 0.000196, timing cost = 3581, wirelen = 57641
Info:   at iteration #60: temp = 0.000177, timing cost = 3116, wirelen = 55175
Info:   at iteration #65: temp = 0.000152, timing cost = 3771, wirelen = 54452
Info:   at iteration #70: temp = 0.000144, timing cost = 2149, wirelen = 52087
Info:   at iteration #75: temp = 0.000137, timing cost = 2679, wirelen = 48557
Info:   at iteration #80: temp = 0.000124, timing cost = 3093, wirelen = 47469
Info:   at iteration #85: temp = 0.000117, timing cost = 3061, wirelen = 44303
Info:   at iteration #90: temp = 0.000117, timing cost = 3033, wirelen = 41164
Info:   at iteration #95: temp = 0.000112, timing cost = 2990, wirelen = 39437
Info:   at iteration #100: temp = 0.000106, timing cost = 2805, wirelen = 36768
Info:   at iteration #105: temp = 0.000101, timing cost = 2565, wirelen = 34380
Info:   at iteration #110: temp = 0.000101, timing cost = 2819, wirelen = 32556
Info:   at iteration #115: temp = 0.000091, timing cost = 2866, wirelen = 29522
Info:   at iteration #120: temp = 0.000091, timing cost = 2744, wirelen = 28824
Info:   at iteration #125: temp = 0.000086, timing cost = 1948, wirelen = 27239
Info:   at iteration #130: temp = 0.000082, timing cost = 2471, wirelen = 25780
Info:   at iteration #135: temp = 0.000078, timing cost = 2603, wirelen = 24716
Info:   at iteration #140: temp = 0.000074, timing cost = 2436, wirelen = 23436
Info: Legalising relative constraints...
Info:     moved 0 cells, 0 unplaced (after legalising chains)
Info:   at iteration #145: temp = 0.000067, timing cost = 2846, wirelen = 22614
Info:   at iteration #150: temp = 0.000063, timing cost = 2742, wirelen = 21651
Info:   at iteration #155: temp = 0.000057, timing cost = 2564, wirelen = 20577
Info:   at iteration #160: temp = 0.000054, timing cost = 1991, wirelen = 19794
Info:   at iteration #165: temp = 0.000052, timing cost = 2288, wirelen = 18765
Info:   at iteration #170: temp = 0.000047, timing cost = 2709, wirelen = 17987
Info:   at iteration #175: temp = 0.000042, timing cost = 2649, wirelen = 17414
Info:   at iteration #180: temp = 0.000040, timing cost = 2345, wirelen = 16752
Info:   at iteration #185: temp = 0.000034, timing cost = 2325, wirelen = 16418
Info:   at iteration #190: temp = 0.000027, timing cost = 2018, wirelen = 15261
Info:   at iteration #195: temp = 0.000022, timing cost = 1974, wirelen = 14691
Info:   at iteration #200: temp = 0.000018, timing cost = 1944, wirelen = 14159
Info:   at iteration #205: temp = 0.000009, timing cost = 1886, wirelen = 13722
Info:   at iteration #210: temp = 0.000005, timing cost = 1856, wirelen = 13487
Info:   at iteration #215: temp = 0.000002, timing cost = 1885, wirelen = 13404
Info:   at iteration #220: temp = 0.000001, timing cost = 1866, wirelen = 13386
Info:   at iteration #225: temp = 0.000000, timing cost = 1874, wirelen = 13373
Info:   at iteration #230: temp = 0.000000, timing cost = 1882, wirelen = 13369
Info:   at iteration #235: temp = 0.000000, timing cost = 1866, wirelen = 13367
Info:   at iteration #237: temp = 0.000000, timing cost = 1877, wirelen = 13363 
Info: SA placement time 42.85s

Info: Max frequency for clock               'clk': 19.87 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 22.53 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 5.47 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 37.87 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 57.43 ns

Info: Slack histogram:
Info:  legend: * represents 10 endpoint(s)
Info:          + represents [1,10) endpoint(s)
Info: [ 37281,  43588) |***+
Info: [ 43588,  49895) |******+
Info: [ 49895,  56202) |******************+
Info: [ 56202,  62509) |****************+
Info: [ 62509,  68816) |***************************************+
Info: [ 68816,  75123) |****************************+
Info: [ 75123,  81430) |************************************************************ 
Info: [ 81430,  87737) | 
Info: [ 87737,  94044) | 
Info: [ 94044, 100351) | 
Info: [100351, 106658) | 
Info: [106658, 112965) |+
Info: [112965, 119272) |+
Info: [119272, 125579) |*+
Info: [125579, 131886) |*+
Info: [131886, 138193) |*+
Info: [138193, 144500) |****************+
Info: [144500, 150807) |*********+
Info: [150807, 157114) |***+
Info: [157114, 163421) |******************+
Info: Checksum: 0x2e1bab06

Info: Routing..
Info: Setting up routing queue.
Info: Routing 8717 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       35        964 |   35   964 |      7763|       0.22       0.22|
Info:       2000 |      156       1843 |  121   879 |      6910|       0.14       0.36|
Info:       3000 |      382       2617 |  226   774 |      6209|       0.19       0.55|
Info:       4000 |      642       3357 |  260   740 |      5527|       0.21       0.75|
Info:       5000 |      790       4209 |  148   852 |      4693|       0.24       1.00|
Info:       6000 |     1071       4928 |  281   719 |      4077|       0.38       1.38|
Info:       7000 |     1320       5679 |  249   751 |      3458|       0.36       1.74|
Info:       8000 |     1547       6452 |  227   773 |      2741|       0.42       2.15|
Info:       9000 |     1766       7233 |  219   781 |      2101|       0.41       2.56|
Info:      10000 |     2078       7921 |  312   688 |      1631|       0.44       3.00|
Info:      11000 |     2460       8539 |  382   618 |      1259|       0.45       3.45|
Info:      12000 |     2938       9061 |  478   522 |      1085|       0.52       3.96|
Info:      13000 |     3344       9655 |  406   594 |       751|       0.42       4.38|
Info:      14000 |     3758      10241 |  414   586 |       417|       0.40       4.78|
Info:      15000 |     4157      10842 |  399   601 |        72|       0.81       5.59|
Info:      15077 |     4163      10914 |    6    72 |         0|       0.07       5.67|
Info: Routing complete.
Info: Router1 time 5.67s
Info: Checksum: 0xbd57dd1c

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_data_SB_DFFE_Q_31_D_SB_LUT4_O_LC.O
Info:  3.5  4.9    Net data_out[0] budget 3.897000 ns (17,18) -> (10,17)
Info:                Sink processor.alu_main.A_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  1.2  6.1  Source processor.alu_main.A_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8  7.9    Net processor.alu_main.A_SB_LUT4_O_31_I3_SB_LUT4_O_I1 budget 1.926000 ns (10,17) -> (9,17)
Info:                Sink processor.alu_main.A_SB_LUT4_O_31_I3_SB_LUT4_O_LC.I1
Info:  1.2  9.1  Source processor.alu_main.A_SB_LUT4_O_31_I3_SB_LUT4_O_LC.O
Info:  1.8 10.9    Net processor.alu_main.A_SB_LUT4_O_31_I3 budget 2.168000 ns (9,17) -> (10,17)
Info:                Sink processor.alu_main.A_SB_LUT4_O_31_LC.I3
Info:  0.9 11.7  Source processor.alu_main.A_SB_LUT4_O_31_LC.O
Info:  4.0 15.8    Net processor.wb_fwd1_mux_out[0] budget 3.092000 ns (10,17) -> (20,15)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 16.7  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 18.4    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 3.432000 ns (20,15) -> (20,15)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 19.6  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 21.4    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 2.594000 ns (20,15) -> (20,15)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 22.6  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.3 24.9    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 budget 3.391000 ns (20,15) -> (18,15)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 25.8  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.5 29.3    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1 budget 2.151000 ns (18,15) -> (13,18)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 30.5  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 32.3    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2 budget 6.448000 ns (13,18) -> (13,19)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I0_LC.I2
Info:  1.2 33.5  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I0_LC.O
Info:  1.8 35.2    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I0_O budget 6.448000 ns (13,19) -> (14,19)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_LC.I3
Info:  0.9 36.1  Source data_mem_inst.addr_buf_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_LC.O
Info:  3.6 39.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O budget 6.369000 ns (14,19) -> (18,14)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I3_LC.I0
Info:  1.3 41.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I3_LC.O
Info:  2.4 43.4    Net data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I3_O budget 5.952000 ns (18,14) -> (18,11)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I0_O_SB_LUT4_I3_LC.I1
Info:  1.2 44.6  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I0_O_SB_LUT4_I3_LC.O
Info:  4.8 49.4    Net data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I0_O_SB_LUT4_I3_O budget 7.031000 ns (18,11) -> (9,4)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info:  0.1 49.5  Setup data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info: 14.8 ns logic, 34.7 ns routing

Info: Critical path report for clock 'clk_proc_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_12_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[141] budget 1.550000 ns (8,18) -> (9,19)
Info:                Sink processor.alu_main.A_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3  4.4  Source processor.alu_main.A_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8  6.2    Net processor.alu_main.A_SB_LUT4_O_31_I2_SB_LUT4_O_I1 budget 2.101000 ns (9,19) -> (9,20)
Info:                Sink processor.alu_main.A_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I1_LC.I2
Info:  1.2  7.4  Source processor.alu_main.A_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I1_LC.O
Info:  1.8  9.2    Net processor.alu_main.A_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I1_O budget 1.366000 ns (9,20) -> (9,20)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I3_LC.I2
Info:  1.2 10.4  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I3_LC.O
Info:  4.2 14.6    Net processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I3_O budget 1.987000 ns (9,20) -> (11,9)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_LC.I3
Info:  0.9 15.5  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_LC.O
Info:  4.2 19.7    Net processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O budget 2.509000 ns (11,9) -> (13,14)
Info:                Sink processor.alu_main.A_SB_LUT4_O_31_I0_SB_LUT4_I1_LC.I3
Info:  0.9 20.6  Source processor.alu_main.A_SB_LUT4_O_31_I0_SB_LUT4_I1_LC.O
Info:  1.8 22.3    Net processor.alu_main.A_SB_LUT4_O_31_I0_SB_LUT4_I1_O budget 1.608000 ns (13,14) -> (12,13)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_61_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_LC.I3
Info:  0.9 23.2  Source processor.ex_mem_reg.data_out_SB_DFF_Q_61_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_LC.O
Info:  1.8 25.0    Net processor.ex_mem_reg.data_out_SB_DFF_Q_61_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2 budget 2.451000 ns (12,13) -> (13,14)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_61_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_LC.I2
Info:  1.2 26.2  Source processor.ex_mem_reg.data_out_SB_DFF_Q_61_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_LC.O
Info:  2.4 28.6    Net processor.ex_mem_reg.data_out_SB_DFF_Q_61_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O budget 2.455000 ns (13,14) -> (14,16)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 29.8  Source data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.3 32.1    Net data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 2.451000 ns (14,16) -> (15,16)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 33.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 34.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 1.747000 ns (15,16) -> (16,16)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 35.6  Source data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.0 38.6    Net data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 2.111000 ns (16,16) -> (17,13)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_59_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 39.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_59_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 41.2    Net processor.ex_mem_reg.data_out_SB_DFF_Q_59_D_SB_LUT4_O_I3 budget 2.807000 ns (17,13) -> (18,12)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_59_D_SB_LUT4_O_LC.I3
Info:  0.9 42.1  Source processor.ex_mem_reg.data_out_SB_DFF_Q_59_D_SB_LUT4_O_LC.O
Info:  1.8 43.8    Net processor.ex_mem_reg.data_out_SB_DFF_Q_59_D budget 1.464000 ns (18,12) -> (18,11)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_59_DFFLC.I0
Info:  1.2 45.1  Setup processor.ex_mem_reg.data_out_SB_DFF_Q_59_DFFLC.I0
Info: 14.8 ns logic, 30.2 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.led_reg_SB_DFFE_Q_4_DFFLC.O
Info:  4.2  5.6    Net led[3]$SB_IO_OUT budget 81.943001 ns (7,21) -> (5,31)
Info:                Sink led[3]$sb_io.D_OUT_0
Info: 1.4 ns logic, 4.2 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_data_SB_DFFE_Q_31_D_SB_LUT4_O_LC.O
Info:  3.5  4.9    Net data_out[0] budget 3.897000 ns (17,18) -> (10,17)
Info:                Sink processor.alu_main.A_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  1.2  6.1  Source processor.alu_main.A_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8  7.9    Net processor.alu_main.A_SB_LUT4_O_31_I3_SB_LUT4_O_I1 budget 0.903000 ns (10,17) -> (9,16)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2  9.1  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0 12.1    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2 budget 1.627000 ns (9,16) -> (13,14)
Info:                Sink processor.alu_main.A_SB_LUT4_O_31_I0_SB_LUT4_I1_LC.I2
Info:  1.2 13.3  Source processor.alu_main.A_SB_LUT4_O_31_I0_SB_LUT4_I1_LC.O
Info:  1.8 15.0    Net processor.alu_main.A_SB_LUT4_O_31_I0_SB_LUT4_I1_O budget 1.608000 ns (13,14) -> (12,13)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_61_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_LC.I3
Info:  0.9 15.9  Source processor.ex_mem_reg.data_out_SB_DFF_Q_61_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_LC.O
Info:  1.8 17.7    Net processor.ex_mem_reg.data_out_SB_DFF_Q_61_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2 budget 2.451000 ns (12,13) -> (13,14)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_61_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_LC.I2
Info:  1.2 18.9  Source processor.ex_mem_reg.data_out_SB_DFF_Q_61_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_LC.O
Info:  2.4 21.3    Net processor.ex_mem_reg.data_out_SB_DFF_Q_61_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O budget 2.455000 ns (13,14) -> (14,16)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 22.5  Source data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.3 24.8    Net data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 2.451000 ns (14,16) -> (15,16)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 25.7  Source data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 27.4    Net data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 1.747000 ns (15,16) -> (16,16)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 28.3  Source data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.0 31.2    Net data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 2.111000 ns (16,16) -> (17,13)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_59_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 32.1  Source processor.ex_mem_reg.data_out_SB_DFF_Q_59_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 33.9    Net processor.ex_mem_reg.data_out_SB_DFF_Q_59_D_SB_LUT4_O_I3 budget 2.807000 ns (17,13) -> (18,12)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_59_D_SB_LUT4_O_LC.I3
Info:  0.9 34.8  Source processor.ex_mem_reg.data_out_SB_DFF_Q_59_D_SB_LUT4_O_LC.O
Info:  1.8 36.5    Net processor.ex_mem_reg.data_out_SB_DFF_Q_59_D budget 1.464000 ns (18,12) -> (18,11)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_59_DFFLC.I0
Info:  1.2 37.7  Setup processor.ex_mem_reg.data_out_SB_DFF_Q_59_DFFLC.I0
Info: 13.1 ns logic, 24.7 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_12_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[141] budget 1.550000 ns (8,18) -> (9,19)
Info:                Sink processor.alu_main.A_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3  4.4  Source processor.alu_main.A_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8  6.2    Net processor.alu_main.A_SB_LUT4_O_31_I2_SB_LUT4_O_I1 budget 2.101000 ns (9,19) -> (9,20)
Info:                Sink processor.alu_main.A_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I1_LC.I2
Info:  1.2  7.4  Source processor.alu_main.A_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I1_LC.O
Info:  1.8  9.2    Net processor.alu_main.A_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I1_O budget 1.366000 ns (9,20) -> (9,20)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I3_LC.I2
Info:  1.2 10.4  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I3_LC.O
Info:  4.2 14.6    Net processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I3_O budget 1.987000 ns (9,20) -> (11,9)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_LC.I3
Info:  0.9 15.5  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_LC.O
Info:  3.1 18.5    Net processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O budget 2.438000 ns (11,9) -> (10,16)
Info:                Sink processor.alu_main.A_SB_LUT4_O_6_I1_SB_LUT4_I0_LC.I3
Info:  0.9 19.4  Source processor.alu_main.A_SB_LUT4_O_6_I1_SB_LUT4_I0_LC.O
Info:  3.5 22.9    Net processor.alu_main.A_SB_LUT4_O_6_I1_SB_LUT4_I0_O budget 1.765000 ns (10,16) -> (15,17)
Info:                Sink processor.alu_main.B_SB_LUT4_O_9_LC.I3
Info:  0.9 23.8  Source processor.alu_main.B_SB_LUT4_O_9_LC.O
Info:  2.8 26.6    Net processor.alu_mux_out[3] budget 2.239000 ns (15,17) -> (21,17)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 27.5  Source data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 29.3    Net data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 2.411000 ns (21,17) -> (21,17)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 30.1  Source data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.5 33.6    Net data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 budget 3.134000 ns (21,17) -> (15,18)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 34.5  Source data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 36.3    Net data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1 budget 2.393000 ns (15,18) -> (14,19)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 37.5  Source data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 39.3    Net data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I2 budget 2.154000 ns (14,19) -> (14,19)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_LC.I2
Info:  1.2 40.5  Source data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_LC.O
Info:  3.0 43.4    Net data_mem_inst.addr_buf_SB_DFFE_Q_8_D budget 5.952000 ns (14,19) -> (18,16)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_I3_LC.I3
Info:  0.9 44.3  Source data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_I3_LC.O
Info:  2.4 46.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_I3_O budget 5.952000 ns (18,16) -> (18,14)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I3_LC.I3
Info:  0.9 47.6  Source data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I3_LC.O
Info:  2.4 50.0    Net data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I3_O budget 5.952000 ns (18,14) -> (18,11)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I0_O_SB_LUT4_I3_LC.I1
Info:  1.2 51.2  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I0_O_SB_LUT4_I3_LC.O
Info:  4.8 56.1    Net data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I0_O_SB_LUT4_I3_O budget 7.031000 ns (18,11) -> (9,4)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info:  0.1 56.2  Setup data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info: 15.8 ns logic, 40.3 ns routing

Info: Max frequency for clock               'clk': 20.18 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 22.19 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 5.64 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 37.75 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 56.15 ns

Info: Slack histogram:
Info:  legend: * represents 10 endpoint(s)
Info:          + represents [1,10) endpoint(s)
Info: [ 37281,  43588) |***+
Info: [ 43588,  49895) |******+
Info: [ 49895,  56202) |***********+
Info: [ 56202,  62509) |***********************+
Info: [ 62509,  68816) |**************************************+
Info: [ 68816,  75123) |******************************+
Info: [ 75123,  81430) |************************************************************ 
Info: [ 81430,  87737) | 
Info: [ 87737,  94044) | 
Info: [ 94044, 100351) | 
Info: [100351, 106658) | 
Info: [106658, 112965) |+
Info: [112965, 119272) |+
Info: [119272, 125579) |*+
Info: [125579, 131886) |*+
Info: [131886, 138193) | 
Info: [138193, 144500) |**********+
Info: [144500, 150807) |*****************+
Info: [150807, 157114) |***+
Info: [157114, 163421) |******************+
