// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2020 MediaTek Inc.
 * Author: Seiya Wang <seiya.wang@mediatek.com>
 */

/dts-v1/;
#include <dt-bindings/clock/mt8192-clk.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/memory/mt6873-larb-port.h>
#include <dt-bindings/phy/phy.h>
#include <dt-bindings/pinctrl/mt6873-pinfunc.h>
#include <dt-bindings/power/mt6873-power.h>
#include <dt-bindings/interconnect/mtk,mt6873-emi.h>
#include <dt-bindings/gce/mt6873-gce.h>

/ {
	compatible = "mediatek,mt6873";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		i2c0 = "/i2c0@11f00000";
		i2c1 = "/i2c1@11d20000";
		i2c2 = "/i2c2@11d21000";
		i2c3 = "/i2c3@11cb0000";
		i2c4 = "/i2c4@11d22000";
		i2c5 = "/i2c5@11e00000";
		i2c6 = "/i2c6@11f01000";
		i2c7 = "/i2c7@11d00000";
		i2c8 = "/i2c8@11d01000";
		i2c9 = "/i2c9@11d02000";
		i2c10 = "/i2c10@11015000";
		i2c11 = "/i2c11@11017000";
		ovl0  = &disp_ovl0;
		ovl3  = &disp_ovl0_2l;
		ovl5  = &disp_ovl2_2l;
		rdma0 = &disp_rdma0;
		rdma4 = &disp_rdma4;
		dsi0  = &dsi0;
	};

	/* chosen */
	chosen: chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram vmalloc=400M slub_debug=OFZPU swiotlb=noforce firmware_class.path=/vendor/firmware page_owner=on loop.max_part=7";
		kaslr-seed = <0 0>;
	};

	clocks {
		clk_null: clk_null {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <0>;
		};

		clk26m: clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <26000000>;
		};

		clk13m: clk13m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <13000000>;
		};

		clk12m: clk12m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <12000000>;
		};

		clk32k: clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32000>;
		};
	};

	cluster0_opp: opp_table0 {
		compatible = "operating-points-v2";
		opp-shared;
		opp0 {
			opp-hz = /bits/ 64 <2000000000>;
			opp-microvolt = <925000>;
		};
		opp1 {
			opp-hz = /bits/ 64 <1875000000>;
			opp-microvolt = <887500>;
		};
		opp2 {
			opp-hz = /bits/ 64 <1812000000>;
			opp-microvolt = <868750>;
		};
		opp3 {
			opp-hz = /bits/ 64 <1750000000>;
			opp-microvolt = <856250>;
		};
		opp4 {
			opp-hz = /bits/ 64 <1687000000>;
			opp-microvolt = <837500>;
		};
		opp5 {
			opp-hz = /bits/ 64 <1625000000>;
			opp-microvolt = <818750>;
		};
		opp6 {
			opp-hz = /bits/ 64 <1541000000>;
			opp-microvolt = <800000>;
		};
		opp7 {
			opp-hz = /bits/ 64 <1500000000>;
			opp-microvolt = <781250>;
		};
		opp8 {
			opp-hz = /bits/ 64 <1358000000>;
			opp-microvolt = <750000>;
		};
		opp9 {
			opp-hz = /bits/ 64 <1181000000>;
			opp-microvolt = <712500>;
		};
		opp10 {
			opp-hz = /bits/ 64 <1075000000>;
			opp-microvolt = <693750>;
		};
		opp11 {
			opp-hz = /bits/ 64 <968000000>;
			opp-microvolt = <668750>;
		};
		opp12 {
			opp-hz = /bits/ 64 <862000000>;
			opp-microvolt = <643750>;
		};
		opp13 {
			opp-hz = /bits/ 64 <756000000>;
			opp-microvolt = <625000>;
		};
		opp14 {
			opp-hz = /bits/ 64 <650000000>;
			opp-microvolt = <600000>;
		};
		opp15 {
			opp-hz = /bits/ 64 <500000000>;
			opp-microvolt = <600000>;
		};
	};

	cluster1_opp: opp_table1 {
		compatible = "operating-points-v2";
		opp-shared;
		opp0 {
			opp-hz = /bits/ 64 <2000000000>;
			opp-microvolt = <925000>;
		};
		opp1 {
			opp-hz = /bits/ 64 <1950000000>;
			opp-microvolt = <906250>;
		};
		opp2 {
			opp-hz = /bits/ 64 <1900000000>;
			opp-microvolt = <887500>;
		};
		opp3 {
			opp-hz = /bits/ 64 <1850000000>;
			opp-microvolt = <868750>;
		};
		opp4 {
			opp-hz = /bits/ 64 <1800000000>;
			opp-microvolt = <850000>;
		};
		opp5 {
			opp-hz = /bits/ 64 <1716000000>;
			opp-microvolt = <831250>;
		};
		opp6 {
			opp-hz = /bits/ 64 <1633000000>;
			opp-microvolt = <806250>;
		};
		opp7 {
			opp-hz = /bits/ 64 <1548000000>;
			opp-microvolt = <800000>;
		};
		opp8 {
			opp-hz = /bits/ 64 <1383000000>;
			opp-microvolt = <750000>;
		};
		opp9 {
			opp-hz = /bits/ 64 <1258000000>;
			opp-microvolt = <718750>;
		};
		opp10 {
			opp-hz = /bits/ 64 <1175000000>;
			opp-microvolt = <700000>;
		};
		opp11 {
			opp-hz = /bits/ 64 <1091000000>;
			opp-microvolt = <675000>;
		};
		opp12 {
			opp-hz = /bits/ 64 <1008000000>;
			opp-microvolt = <656250>;
		};
		opp13 {
			opp-hz = /bits/ 64 <925000000>;
			opp-microvolt = <637500>;
		};
		opp14 {
			opp-hz = /bits/ 64 <841000000>;
			opp-microvolt = <618750>;
		};
		opp15 {
			opp-hz = /bits/ 64 <774000000>;
			opp-microvolt = <600000>;
		};
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0000>;
			enable-method = "psci";
			clock-frequency = <1701000000>;
			operating-points-v2 = <&cluster0_opp>;
			dynamic-power-coefficient = <365>;
		};

		cpu1: cpu@001 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0100>;
			enable-method = "psci";
			clock-frequency = <1701000000>;
			operating-points-v2 = <&cluster0_opp>;
			dynamic-power-coefficient = <365>;
		};

		cpu2: cpu@002 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0200>;
			enable-method = "psci";
			clock-frequency = <1701000000>;
			operating-points-v2 = <&cluster0_opp>;
			dynamic-power-coefficient = <365>;
		};

		cpu3: cpu@003 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0300>;
			enable-method = "psci";
			clock-frequency = <1701000000>;
			operating-points-v2 = <&cluster0_opp>;
			dynamic-power-coefficient = <365>;
		};

		cpu4: cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x0400>;
			enable-method = "psci";
			clock-frequency = <2171000000>;
			operating-points-v2 = <&cluster1_opp>;
			dynamic-power-coefficient = <1024>;
		};

		cpu5: cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x0500>;
			enable-method = "psci";
			clock-frequency = <2171000000>;
			operating-points-v2 = <&cluster1_opp>;
			dynamic-power-coefficient = <1024>;
		};

		cpu6: cpu@102 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x0600>;
			enable-method = "psci";
			clock-frequency = <2171000000>;
			operating-points-v2 = <&cluster1_opp>;
			dynamic-power-coefficient = <1024>;
		};

		cpu7: cpu@103 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x0700>;
			enable-method = "psci";
			clock-frequency = <2171000000>;
			operating-points-v2 = <&cluster1_opp>;
			dynamic-power-coefficient = <1024>;
		};

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu0>;
				};
				core1 {
					cpu = <&cpu1>;
				};
				core2 {
					cpu = <&cpu2>;
				};
				core3 {
					cpu = <&cpu3>;
				};
			};

			cluster1 {
				core0 {
					cpu = <&cpu4>;
				};
				core1 {
					cpu = <&cpu5>;
				};
				core2 {
					cpu = <&cpu6>;
				};
				core3 {
					cpu = <&cpu7>;
				};
			};
		};
	};

	dvfsp: dvfsp@0011bc00 {
		compatible = "mediatek,mcupm-dvfsp";
		reg = <0 0x0011bc00 0 0x1400>;
	};

	gic: interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <4>;
		#address-cells = <2>;
		#size-cells = <2>;
		#redistributor-regions = <1>;
		interrupt-parent = <&gic>;
		interrupt-controller;
		reg = <0 0x0c000000 0 0x40000>, // distributor
		      <0 0x0c040000 0 0x200000>; // redistributor
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH 0>;

		ppi-partitions {
			ppi_cluster0: interrupt-partition-0 {
				affinity = <&cpu0 &cpu1 &cpu2 &cpu3>;
			};
			ppi_cluster1: interrupt-partition-1 {
				affinity = <&cpu4 &cpu5 &cpu6 &cpu7>;
			};
		};
	};

	dcm: dcm@10001000 {
		compatible = "mediatek,mt6873-dcm";
		reg = <0 0x10001000 0 0x1000>,
			<0 0x10002000 0 0x1000>,
			<0 0x10022000 0 0x1000>,
			<0 0x10219000 0 0x1000>,
			<0 0x10230000 0 0x2000>,
			<0 0x10235000 0 0x1000>,
			<0 0x10238000 0 0x1000>,
			<0 0x10240000 0 0x2000>,
			<0 0x10248000 0 0x1000>,
			<0 0x10400000 0 0x1000>,
			<0 0x11210000 0 0x1000>,
			<0 0xc538000 0 0x5000>,
			<0 0xc53a800 0 0x1000>;
		reg-names = "infracfg_ao",
			"infracfg_ao_mem",
			"infra_ao_bcrm",
			"emi",
			"dramc_ch0_top0",
			"chn0_emi",
			"dramc_ch0_top5",
			"dramc_ch1_top0",
			"dramc_ch1_top5",
			"sspm",
			"audio",
			"mp_cpusys_top",
			"cpccfg_reg";
	};

	gpio: gpio@10005000 {
		compatible = "mediatek,gpio";
		reg = <0 0x10005000 0 0x1000>;
	};

	pmu-a55 {
		compatible = "arm,cortex-a55-pmu";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH &ppi_cluster0>;
	};

	pmu-a76 {
		compatible = "arm,cortex-a76-pmu";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH &ppi_cluster1>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	reserved_memory: reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		reserve-memory-mcupm_share {
			compatible = "mediatek,reserve-memory-mcupm_share";
			no-map;
			status = "okay";
#if defined(CONFIG_MTK_GMO_RAM_OPTIMIZE) || defined(CONFIG_MTK_MET_MEM_ALLOC)
			size = <0 0x210000>; /* 2M + 64K */
#else
			size = <0 0x610000>; /* 6M + 64K */
#endif
			alignment = <0 0x10000>;
			alloc-ranges = <0 0x40000000 0 0x60000000>;
		};
	};

	timer: timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_PPI 14 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH 0>;
		clock-frequency = <13000000>;
	};

	hwrng: hwrng {
		compatible = "arm,sec-rng";
		methods = "smc";
		method-fid = /bits/ 16 <0x26a>;
		quality = /bits/ 16 <900>;
	};

	pwrap: pwrap@10026000 {
		compatible = "mediatek,mt6873-pwrap";
		reg = <0 0x10026000 0 0x1000>;
		reg-names = "pwrap";
		interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&infracfg CLK_INFRA_PMIC_AP>,
			     <&infracfg CLK_INFRA_PMIC_TMR>,
			     <&topckgen CLK_TOP_PWRAP_ULPOSC_SEL>,
			     <&topckgen CLK_TOP_OSC_D10>;
		clock-names = "spi", "wrap", "ulposc", "ulposc_osc";
	};

	soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "simple-bus";
		ranges;

		cm_mgr: cm_mgr@0c530000 {
			compatible = "mediatek,mt6873-cm_mgr";
			reg = <0 0x0c530000 0 0x9000>;
			reg-names = "cm_mgr_base";
			/* required-opps = <&dvfsrc_freq_opp0>, */
					/* <&dvfsrc_freq_opp1>, */
					/* <&dvfsrc_freq_opp2>, */
					/* <&dvfsrc_freq_opp3>, */
					/* <&dvfsrc_freq_opp4>, */
					/* <&dvfsrc_freq_opp5>; */
					/* <&dvfsrc_freq_opp6>; */
					/* <&dvfsrc_freq_opp7>; */
			cm_mgr,cp_down = <140 100 140 100 140>;
			cm_mgr,cp_up = <100 100 100 100 100>;
			cm_mgr,dt_down = <3 0 0 0 0>;
			cm_mgr,dt_up = <0 0 0 0 0>;
			cm_mgr,vp_down = <100 100 100 100 100>;
			cm_mgr,vp_up = <100 100 100 100 100>;
		};

		mcupm: mcupm@0c540000 {
			compatible = "mediatek,mcupm";
			reg = <0 0x0c540000 0 0x22000>,
			      <0 0x0c55fb00 0 0xa0>,
			      <0 0x0c562004 0 0x4>,
			      <0 0x0c560074 0 0x4>,
			      <0 0x0c562000 0 0x4>,
			      <0 0x0c560078 0 0x4>,
			      <0 0x0c55fba0 0 0xa0>,
			      <0 0x0c562004 0 0x4>,
			      <0 0x0c560074 0 0x4>,
			      <0 0x0c562000 0 0x4>,
			      <0 0x0c560078 0 0x4>,
			      <0 0x0c55fc40 0 0xa0>,
			      <0 0x0c562004 0 0x4>,
			      <0 0x0c560074 0 0x4>,
			      <0 0x0c562000 0 0x4>,
			      <0 0x0c560078 0 0x4>,
			      <0 0x0c55fce0 0 0xa0>,
			      <0 0x0c562004 0 0x4>,
			      <0 0x0c560074 0 0x4>,
			      <0 0x0c562000 0 0x4>,
			      <0 0x0c560078 0 0x4>,
			      <0 0x0c55fd80 0 0xa0>,
			      <0 0x0c562004 0 0x4>,
			      <0 0x0c560074 0 0x4>,
			      <0 0x0c562000 0 0x4>,
			      <0 0x0c560078 0 0x4>,
			      <0 0x0c55fe20 0 0xa0>,
			      <0 0x0c562004 0 0x4>,
			      <0 0x0c560074 0 0x4>,
			      <0 0x0c562000 0 0x4>,
			      <0 0x0c560078 0 0x4>,
			      <0 0x0c55fec0 0 0xa0>,
			      <0 0x0c562004 0 0x4>,
			      <0 0x0c560074 0 0x4>,
			      <0 0x0c562000 0 0x4>,
			      <0 0x0c560078 0 0x4>,
			      <0 0x0c55ff60 0 0xa0>,
			      <0 0x0c562004 0 0x4>,
			      <0 0x0c560074 0 0x4>,
			      <0 0x0c562000 0 0x4>,
			      <0 0x0c560078 0 0x4>;
			reg-names = "mcupm_base",
				    "mbox0_base",
				    "mbox0_set",
				    "mbox0_clr",
				    "mbox0_send",
				    "mbox0_recv",
				    "mbox1_base",
				    "mbox1_set",
				    "mbox1_clr",
				    "mbox1_send",
				    "mbox1_recv",
				    "mbox2_base",
				    "mbox2_set",
				    "mbox2_clr",
				    "mbox2_send",
				    "mbox2_recv",
				    "mbox3_base",
				    "mbox3_set",
				    "mbox3_clr",
				    "mbox3_send",
				    "mbox3_recv",
				    "mbox4_base",
				    "mbox4_set",
				    "mbox4_clr",
				    "mbox4_send",
				    "mbox4_recv",
				    "mbox5_base",
				    "mbox5_set",
				    "mbox5_clr",
				    "mbox5_send",
				    "mbox5_recv",
				    "mbox6_base",
				    "mbox6_set",
				    "mbox6_clr",
				    "mbox6_send",
				    "mbox6_recv",
				    "mbox7_base",
				    "mbox7_set",
				    "mbox7_clr",
				    "mbox7_send",
				    "mbox7_recv";
			interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "mbox0",
					  "mbox1",
					  "mbox2",
					  "mbox3",
					  "mbox4",
					  "mbox5",
					  "mbox6",
					  "mbox7";
		};

		topckgen: topckgen@10000000 {
			compatible = "mediatek,mt8192-topckgen", "syscon";
			reg = <0 0x10000000 0 0x1000>;
			#clock-cells = <1>;
		};

		infracfg: infracfg@10001000 {
			compatible = "mediatek,mt8192-infracfg", "syscon";
			reg = <0 0x10001000 0 0x1000>;
			#clock-cells = <1>;
		};

		pericfg: pericfg@10003000 {
			compatible = "mediatek,mt8192-pericfg", "syscon";
			reg = <0 0x10003000 0 0x1000>;
			#clock-cells = <1>;
		};

		pio: pinctrl@10005000 {
			compatible = "mediatek,mt6873-pinctrl";
			reg = <0 0x10005000 0 0x1000>,
			      <0 0x11c20000 0 0x1000>,
			      <0 0x11d10000 0 0x1000>,
			      <0 0x11d30000 0 0x1000>,
			      <0 0x11d40000 0 0x1000>,
			      <0 0x11e20000 0 0x1000>,
			      <0 0x11e70000 0 0x1000>,
			      <0 0x11ea0000 0 0x1000>,
			      <0 0x11f20000 0 0x1000>,
			      <0 0x11f30000 0 0x1000>,
			      <0 0x1000b000 0 0x1000>;
			reg-names = "iocfg0", "iocfg_rm", "iocfg_bm",
				    "iocfg_bl", "iocfg_br", "iocfg_lm",
				    "iocfg_lb", "iocfg_rt", "iocfg_lt",
				    "iocfg_tl", "eint";
			gpio-controller;
			#gpio-cells = <2>;
			gpio-ranges = <&pio 0 0 220>;
			interrupt-controller;
			interrupts = <GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH 0>;
			#interrupt-cells = <2>;
		};

		scpsys: power-controller@10006000 {
			compatible = "mediatek,mt6873-scpsys", "syscon";
			reg = <0 0x10006000 0 0x1000>;
			#power-domain-cells = <1>;
			clocks = <&topckgen CLK_TOP_MFG_PLL_SEL>,
				 <&topckgen CLK_TOP_IMG1_SEL>,
				 <&topckgen CLK_TOP_IMG2_SEL>,
				 <&topckgen CLK_TOP_IPE_SEL>,
				 <&topckgen CLK_TOP_VDEC_SEL>,
				 <&topckgen CLK_TOP_VENC_SEL>,
				 <&topckgen CLK_TOP_MDP_SEL>,
				 <&topckgen CLK_TOP_DISP_SEL>,
				 <&topckgen CLK_TOP_AUD_INTBUS_SEL>,
				 <&infracfg CLK_INFRA_AUDIO_26M_B>,
				 <&infracfg CLK_INFRA_AUDIO>,
				 <&topckgen CLK_TOP_ADSP_SEL>,
				 <&topckgen CLK_TOP_CAM_SEL>,
				 <&imgsys CLK_IMG_LARB9>,
				 <&imgsys CLK_IMG_GALS>,
				 <&imgsys2 CLK_IMG2_LARB11>,
				 <&imgsys2 CLK_IMG2_GALS>,
				 <&ipesys CLK_IPE_LARB19>,
				 <&ipesys CLK_IPE_LARB20>,
				 <&ipesys CLK_IPE_SMI_SUBCOM>,
				 <&ipesys CLK_IPE_GALS>,
				 <&vdecsys_soc CLK_VDEC_SOC_VDEC>,
				 <&vdecsys_soc CLK_VDEC_SOC_LAT>,
				 <&vdecsys_soc CLK_VDEC_SOC_LARB1>,
				 <&vdecsys CLK_VDEC_VDEC>,
				 <&vdecsys CLK_VDEC_LAT>,
				 <&vdecsys CLK_VDEC_LARB1>,
				 <&vencsys CLK_VENC_SET1_VENC>,
				 <&mdpsys CLK_MDP_SMI0>,
				 <&mmsys CLK_MM_SMI_INFRA>,
				 <&mmsys CLK_MM_SMI_COMMON>,
				 <&mmsys CLK_MM_SMI_GALS>,
				 <&mmsys CLK_MM_SMI_IOMMU>,
				 <&camsys CLK_CAM_LARB13>,
				 <&camsys CLK_CAM_LARB14>,
				 <&camsys CLK_CAM_CCU_GALS>,
				 <&camsys CLK_CAM_CAM2MM_GALS>,
				 <&camsys_rawa CLK_CAM_RAWA_LARBX>,
				 <&camsys_rawb CLK_CAM_RAWB_LARBX>,
				 <&camsys_rawc CLK_CAM_RAWC_LARBX>;
			clock-names = "mfg", "isp", "isp2", "ipe",
				      "vdec", "venc", "mdp", "disp",
				      "audio", "audio1", "audio2", "adsp",
				      "cam", "isp-0", "isp-1", "isp2-0",
				      "isp2-1", "ipe-0", "ipe-1", "ipe-2",
				      "ipe-3", "vdec-0", "vdec-1", "vdec-2",
				      "vdec2-0", "vdec2-1", "vdec2-2", "venc-0",
				      "mdp-0", "disp-0", "disp-1", "disp-2",
				      "disp-3", "cam-0", "cam-1", "cam-2",
				      "cam-3", "cam_rawa-0", "cam_rawb-0",
				      "cam_rawc-0";
			infracfg = <&infracfg>;
		};

		sleep@10006000 {
			compatible = "mediatek,sleep";
			reg = <0 0x10006000 0 0x100>;
		};

		watchdog: watchdog@10007000 {
			compatible = "mediatek,mt6873-wdt",
				     "mediatek,mt6589-wdt";
			reg = <0 0x10007000 0 0x100>;
		};

		apmixedsys: apmixedsys@1000c000 {
			compatible = "mediatek,mt8192-apmixedsys", "syscon";
			reg = <0 0x1000c000 0 0x1000>;
			#clock-cells = <1>;
		};

		fhctl: fhctl@1000ce00 {
			compatible = "mediatek,mt6873-fhctl";
			reg = <0 0x1000ce00 0 0x200>;
			mediatek,apmixed = <&apmixedsys>;

			armpll_ll {
				mediatek,fh-id = <0>;
				mediatek,fh-cpu-pll;
			};

			armpll_bl0 {
				mediatek,fh-id = <1>;
				mediatek,fh-cpu-pll;
			};

			armpll_bl1 {
				mediatek,fh-id = <2>;
				mediatek,fh-cpu-pll;
			};

			armpll_bl2 {
				mediatek,fh-id = <3>;
				mediatek,fh-cpu-pll;
			};

			armpll_bl3 {
				mediatek,fh-id = <4>;
				mediatek,fh-cpu-pll;
			};

			ccipll {
				mediatek,fh-id = <5>;
				mediatek,fh-cpu-pll;
			};

			mfgpll {
				mediatek,fh-id = <6>;
				mediatek,fh-pll-id = <CLK_APMIXED_MFGPLL>;
			};

			mpll {
				mediatek,fh-id = <8>;
			};

			mmpll {
				mediatek,fh-id = <9>;
			};

			mainpll {
				mediatek,fh-id = <10>;
				mediatek,fh-pll-id = <CLK_APMIXED_MAINPLL>;
			};

			msdcpll {
				mediatek,fh-id = <11>;
				mediatek,fh-pll-id = <CLK_APMIXED_MSDCPLL>;
			};

			adsppll {
				mediatek,fh-id = <12>;
				mediatek,fh-pll-id = <CLK_APMIXED_ADSPPLL>;
			};

			apupll {
				mediatek,fh-id = <13>;
				mediatek,fh-pll-id = <CLK_APMIXED_APUPLL>;
			};

			tvdpll {
				mediatek,fh-id = <14>;
				mediatek,fh-pll-id = <CLK_APMIXED_TVDPLL>;
			};
		};

		keypad: kp@10010000 {
			compatible = "mediatek,kp";
			reg = <0 0x10010000 0 0x1000>;
			interrupts = <GIC_SPI 74 IRQ_TYPE_EDGE_RISING 0>;
			mediatek,key-debounce-ms = <1024>;
			mediatek,hw-map-num = <72>;
			mediatek,hw-init-map = <114 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0>;
			clocks = <&clk26m>;
			clock-names = "kpd";
		};

		dvfsrc: dvfsrc@10012000 {
			compatible = "mediatek,mt6873-dvfsrc";
			reg = <0 0x10012000 0 0x1000>;
			reg-names = "dvfsrc";
			#interconnect-cells = <1>;

			dvfsrc_vcore: dvfsrc-vcore {
				regulator-name = "dvfsrc-vcore";
				regulator-min-microvolt = <575000>;
				regulator-max-microvolt = <725000>;
				regulator-always-on;
			};
			dvfsrc_vscp: dvfsrc-vscp {
				regulator-name = "dvfsrc-vscp";
				regulator-min-microvolt = <575000>;
				regulator-max-microvolt = <725000>;
				regulator-always-on;
			};

			dvfsrc_freq_opp6: opp6 {
				opp-peak-KBps = <0>;
			};
			dvfsrc_freq_opp5: opp5 {
				opp-peak-KBps = <3200000>;
			};
			dvfsrc_freq_opp4: opp4 {
				opp-peak-KBps = <4800000>;
			};
			dvfsrc_freq_opp3: opp3 {
				opp-peak-KBps = <6400000>;
			};
			dvfsrc_freq_opp2: opp2 {
				opp-peak-KBps = <7464000>;
			};
			dvfsrc_freq_opp1: opp1 {
				opp-peak-KBps = <9600000>;
			};
			dvfsrc_freq_opp0: opp0 {
				opp-peak-KBps = <12800000>;
			};
		};

		dpmaif:dpmaif@10014000 {
			compatible = "mediatek,dpmaif";
			reg = <0 0x10014000 0 0x1000>, /*AO_UL*/
				<0 0x1022d000 0 0x1000>, /*PD_UL*/
				<0 0x1022c000 0 0x1000>, /*PD_MD_MISC*/
				<0 0x1022e000 0 0x1000>; /*SRAM*/
			interrupts = <GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,dpmaif_capability = <6>;
			clocks = <&infracfg CLK_INFRA_DPMAIF_MAIN>,
				<&infracfg CLK_INFRA_CLDMA_B>;
			clock-names = "infra-dpmaif-clk",
					"infra-dpmaif-blk-clk";
		};

		systimer: systimer@10017000 {
			compatible = "mediatek,mt6873-timer",
				     "mediatek,mt6765-timer";
			reg = <0 0x10017000 0 0x1000>;
			interrupts = <GIC_SPI 233 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk13m>;
		};

		devapc: devapc@10207000 {
			compatible = "mediatek,mt6873-devapc";
			reg = <0 0x10207000 0 0x1000>,
			      <0 0x10274000 0 0x1000>,
			      <0 0x10275000 0 0x1000>,
			      <0 0x11020000 0 0x1000>,
			      <0 0x10030000 0 0x1000>,
			      <0 0x1020e000 0 0x1000>;
			interrupts = <GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&infracfg CLK_INFRA_DEVICE_APC>;
			clock-names = "devapc-infra-clock";
		};

		ccifdriver:ccifdriver@10209000 {
			compatible = "mediatek,ccci_ccif";
			reg = <0 0x10209000 0 0x1000>, /*AP_CCIF_BASE*/
				<0 0x1020a000 0 0x1000>; /*MD_CCIF_BASE*/
			mediatek,sram_size = <512>;
			/*CCIF0 174/206, CCIF0 175/207*/
			interrupts = <GIC_SPI 194 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 195 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&infracfg CLK_INFRA_CCIF_AP>,
				<&infracfg CLK_INFRA_CCIF_MD>,
				<&infracfg CLK_INFRA_CCIF1_AP>,
				<&infracfg CLK_INFRA_CCIF1_MD>,
				<&infracfg CLK_INFRA_CCIF2_AP>,
				<&infracfg CLK_INFRA_CCIF2_MD>,
				<&infracfg CLK_INFRA_CCIF4_MD>,
				<&infracfg CLK_INFRA_CCIF5_MD>;
			clock-names = "infra-ccif-ap",
				"infra-ccif-md",
				"infra-ccif1-ap",
				"infra-ccif1-md",
				"infra-ccif2-ap",
				"infra-ccif2-md",
				"infra-ccif4-md",
				"infra-ccif5-md";
		};

		mddriver:mddriver {
			compatible = "mediatek,mddriver";
			/* bit0~3: CLDMA|CCIF|DPMAIF */
			mediatek,mdhif_type = <6>;
			mediatek,md_id = <0>;
			mediatek,ap_plat_info = <6873>;
			mediatek,md_generation = <6297>;
			mediatek,offset_apon_md1 = <0x1c24>;
			mediatek,cldma_capability = <6>;
			reg = <0 0x10209000 0 0x1000>, /*AP_CCIF_BASE*/
				<0 0x1020a000 0 0x1000>; /*MD_CCIF_BASE*/
			/* MDWDT; CCIF0 194/226; CCIF0 195/227 */
			interrupts = <GIC_SPI 78 IRQ_TYPE_EDGE_RISING 0>,
				     <GIC_SPI 194 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 195 IRQ_TYPE_LEVEL_HIGH 0>;
			vmodem-supply = <&mt6359p_vmodem_reg>;
			vsram-supply = <&mt6359p_vsram_md_reg>;
			power-domains = <&scpsys MT6873_POWER_DOMAIN_MD>;
			ccci-infracfg = <&infracfg>;
		};

		md_auxadc:md_auxadc {
			compatible = "mediatek,md_auxadc";
			io-channels = <&auxadc 2>;
			io-channel-names = "md-channel",
				"md-battery";
		};

		md_ccci_rtc:md_ccci_rtc {
			compatible = "mediatek,md_ccci_rtc";
			nvmem-cells = <&ext_32k>;
			nvmem-cell-names = "external-32k";
		};

		gpio_usage_mapping:gpio {
			compatible = "mediatek,gpio_usage_mapping";
		};

		md1_sim1_hot_plug_eint: md1_sim1_hot_plug_eint {
		};

		md1_sim2_hot_plug_eint: md1_sim2_hot_plug_eint {
		};

		cqdma: cq_dma@10212000 {
			compatible = "mediatek,mt6765-cqdma";
			reg = <0 0x10212000 0 0x80>,
			      <0 0x10212100 0 0x80>,
			      <0 0x10212200 0 0x80>,
			      <0 0x10212300 0 0x80>;
			interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH 0>,
			      <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH 0>,
			      <GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH 0>,
			      <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-channels = <4>;
			dma-channel-mask = <63>;
			clocks = <&infracfg CLK_INFRA_CQ_DMA>;
			clock-names = "cqdma";
		};

		apdma: dma-controller@10217a80 {
			compatible = "mediatek,mt6577-uart-dma";
			reg =   <0 0x10217a80 0 0x80>,
				<0 0x10217b00 0 0x80>,
				<0 0x10217b80 0 0x80>,
				<0 0x10217c00 0 0x80>;
			interrupts =    <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&infracfg CLK_INFRA_AP_DMA>;
			clock-names = "apdma";
			dma-requests = <4>;
			dma-bits = <34>;
			#dma-cells = <1>;
		};

		emicen: emicen@10219000 {
			compatible = "mediatek,mt6873-emicen",
				     "mediatek,common-emicen";
			reg = <0 0x10219000 0 0x1000>;
			mediatek,emi-reg = <&emichn>;
		};

		emiisu: emiisu {
			compatible = "mediatek,mt6873-emiisu",
				     "mediatek,common-emiisu";
			ctrl_intf = <1>;
		};

		device_mpu_low@1021a000 {
			compatible = "mediatek,device_mpu_low";
			reg = <0 0x1021a000 0 0x1000>;
			prot-base = <0x0 0x40000000>;
			prot-size = <0x4 0x00000000>;
			page-size = <0x200000>;
			interrupts = <GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		cmdq-test {
			compatible = "mediatek,cmdq-test";
			mediatek,gce = <&gce>;
			mmsys_config = <&mmsys>;
			mediatek,gce-subsys = <99>, <SUBSYS_1400XXXX>;
			mboxes = <&gce 21 0 CMDQ_THR_PRIO_1>,
				 <&gce 22 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			token_user0 = /bits/ 16 <CMDQ_SYNC_TOKEN_USER_0>;
			token_gpr_set4 = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>;
		};

		emimpu:emimpu@10226000 {
			compatible = "mediatek,mt6873-emimpu",
				     "mediatek,common-emimpu";
			reg = <0 0x10226000 0 0x1000>;
			mediatek,emi-reg = <&emicen>;
			interrupts = <GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH 0>;
			region_cnt = <32>;
			domain_cnt = <16>;
			addr_align = <16>;
			ap_region = <31>;
			ap_apc = <0 5 5 5 0 0 6 5>,
				 <0 0 5 0 0 1 5 5>;
			dump = <0x1f0 0x1f8 0x1fc>;
			clear = <0x160 0xffffffff 16>,
				<0x200 0x00000003 16>,
				<0x1f0 0x80000000 1>;
			clear_md = <0x1fc 0x80000000 1>;
			ctrl_intf = <1>;
			slverr = <0>;
		};

		gce: mailbox@10228000 {
			compatible = "mediatek,mt6873-gce";
			reg = <0 0x10228000 0 0x4000>;
			interrupts = <GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH 0>;
			#mbox-cells = <3>;
			#gce-event-cells = <1>;
			#gce-subsys-cells = <2>;
			default_tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
				/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
				/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
				/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
				/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
				/bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
				/bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>;
			clocks = <&infracfg CLK_INFRA_GCE>,
				 <&infracfg CLK_INFRA_GCE_26M>;
			clock-names = "gce", "gce-timer";
		};

		dramc: dramc@10230000 {
			compatible = "mediatek,mt6873-dramc",
				"mediatek,common-dramc";
			reg = <0 0x10230000 0 0x2000>, /* DRAMC AO CHA */
				<0 0x10240000 0 0x2000>, /* DRAMC AO CHB */
				<0 0x10234000 0 0x1000>, /* DRAMC NAO CHA */
				<0 0x10244000 0 0x1000>, /* DRAMC NAO CHB */
				<0 0x10238000 0 0x2000>, /* DDRPHY AO CHA */
				<0 0x10248000 0 0x2000>, /* DDRPHY AO CHB */
				<0 0x10236000 0 0x1000>, /* DDRPHY NAO CHA */
				<0 0x10246000 0 0x1000>, /* DDRPHY NAO CHB */
				<0 0x10006000 0 0x1000>; /* SLEEP BASE */
			mr4_version = <1>;
			mr4_rg = <0x0090 0x0000ffff 0>;
			fmeter_version = <1>;
			crystal_freq = <52>;
			pll_id = <0x050c 0x00000100 8>;
			shu_lv = <0x050c 0x00030000 16>;
			shu_of = <0x700>;
			sdmpcw = <0x0704 0xffff0000 16>,
				<0x0724 0xffff0000 16>;
			prediv = <0x0708 0x000c0000 18>,
				<0x0728 0x000c0000 18>;
			posdiv = <0x0708 0x00000007 0>,
				<0x0728 0x00000007 0>;
			ckdiv4 = <0x0874 0x00000004 2>,
				<0x0874 0x00000004 2>;
			pll_md = <0x0744 0x00000100 8>,
				<0x0744 0x00000100 8>;
			cldiv2 = <0x08b4 0x00000002 1>,
				<0x08b4 0x00000002 1>;
			fbksel = <0x070c 0x00000040 6>,
				<0x070c 0x00000040 6>;
			dqopen = <0x0870 0x00100000 20>,
				<0x0870 0x00100000 20>;
		};

		emichn: emichn@10235000 {
			compatible = "mediatek,mt6873-emichn",
				     "mediatek,common-emichn";
			reg = <0 0x10235000 0 0x1000>,
			      <0 0x10245000 0 0x1000>;
		};

		md_ccif4@1024d000 {
			compatible = "mediatek,md_ccif4";
			reg = <0 0x1024d000 0 0x1000>;
		};

		device_mpu_acp@1030d000 {
			compatible = "mediatek,device_mpu_acp";
			reg = <0 0x1030d000 0 0x1000>;
			prot-base = <0x0 0x40000000>;
			prot-size = <0x4 0x00000000>;
			page-size = <0x200000>;
			interrupts = <GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		scp_adsp: scp_adsp@10720000 {
			compatible = "mediatek,mt8192-scp_adsp", "syscon";
			reg = <0 0x10720000 0 0x1000>;
			#clock-cells = <1>;
		};

		auxadc: auxadc@11001000 {
			compatible = "mediatek,mt6765-auxadc";
			reg = <0 0x11001000 0 0x1000>;
			interrupts = <GIC_SPI 64 IRQ_TYPE_EDGE_RISING 0>;
			clocks = <&infracfg CLK_INFRA_AUXADC>;
			clock-names = "main";
			#io-channel-cells = <1>;
			/* Auxadc efuse calibration */
			/* 1. Auxadc cali on/off bit shift */
			mediatek,cali-en-bit = <20>;
			/* 2. Auxadc cali ge bits shift */
			mediatek,cali-ge-bit = <10>;
			/* 3. Auxadc cali oe bits shift */
			mediatek,cali-oe-bit = <0>;
			/* 4. Auxadc cali efuse reg offset */
			mediatek,cali-efuse-reg-offset = <0x1c4>;
			nvmem = <&efuse>;
			nvmem-names = "mtk_efuse";
			#interconnect-cells = <1>;
		};

		uart0: serial@11002000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11002000 0 0x1000>;
			interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&infracfg CLK_INFRA_UART0>;
			clock-names = "baud", "bus";
			dmas = <&apdma 0 &apdma 1>;
			dma-names = "tx", "rx";
		};

		uart1: serial@11003000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11003000 0 0x1000>;
			interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&infracfg CLK_INFRA_UART0>;
			clock-names = "baud", "bus";
			dmas = <&apdma 0 &apdma 1>;
			dma-names = "tx", "rx";
		};

		imp_iic_wrap_c: imp_iic_wrap_c@11007000 {
			compatible = "mediatek,mt8192-imp_iic_wrap_c", "syscon";
			reg = <0 0x11007000 0 0x1000>;
			#clock-cells = <1>;
		};

		spi0: spi@1100a000 {
			compatible = "mediatek,mt6765-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x1100a000 0 0x100>;
			interrupts = <GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>,
				<&topckgen CLK_TOP_SPI_SEL>,
				<&infracfg CLK_INFRA_SPI0>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		disp_pwm: pwm@1100e000 {
			compatible = "mediatek,mt6873-disp-pwm";
			reg = <0 0x1100e000 0 0x1000>;
			interrupts = <GIC_SPI 171 IRQ_TYPE_LEVEL_HIGH 0>;
			#pwm-cells = <2>;
			clocks = <&infracfg  CLK_INFRA_DISP_PWM>,
				<&topckgen CLK_TOP_DISP_PWM_SEL>;
			clock-names = "main", "mm";
		};

		spi1: spi@11010000 {
			compatible = "mediatek,mt6765-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11010000 0 0x100>;
			interrupts = <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>,
				<&topckgen CLK_TOP_SPI_SEL>,
				<&infracfg CLK_INFRA_SPI1>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi2: spi@11012000 {
			compatible = "mediatek,mt6765-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11012000 0 0x100>;
			interrupts = <GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>,
				<&topckgen CLK_TOP_SPI_SEL>,
				<&infracfg CLK_INFRA_SPI2>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi3: spi@11013000 {
			compatible = "mediatek,mt6765-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11013000 0 0x100>;
			interrupts = <GIC_SPI 162 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>,
				<&topckgen CLK_TOP_SPI_SEL>,
				<&infracfg CLK_INFRA_SPI3>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		i2c10: i2c@11015000 {
			compatible = "mediatek,mt6873-i2c";
			reg = <0 0x11015000 0 0x1000>;
			interrupts = <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_c CLK_IMP_IIC_WRAP_C_I2C10>;
			clock-names = "main";
			clock-div = <1>;
			mediatek,fifo_only;
		};

		i2c11: i2c@11017000 {
			compatible = "mediatek,mt6873-i2c";
			reg = <0 0x11017000 0 0x1000>;
			interrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_c CLK_IMP_IIC_WRAP_C_I2C11>;
			clock-names = "main";
			clock-div = <1>;
			mediatek,fifo_only;
		};

		spi4: spi@11018000 {
			compatible = "mediatek,mt6765-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11018000 0 0x100>;
			interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>,
				<&topckgen CLK_TOP_SPI_SEL>,
				<&infracfg CLK_INFRA_SPI4>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi5: spi@11019000 {
			compatible = "mediatek,mt6765-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11019000 0 0x100>;
			interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>,
				<&topckgen CLK_TOP_SPI_SEL>,
				<&infracfg CLK_INFRA_SPI5>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi6: spi@1101d000 {
			compatible = "mediatek,mt6765-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x1101d000 0 0x100>;
			interrupts = <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>,
				<&topckgen CLK_TOP_SPI_SEL>,
				<&infracfg CLK_INFRA_SPI6>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi7: spi@1101e000 {
			compatible = "mediatek,mt6765-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x1101e000 0 0x100>;
			interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen CLK_TOP_MAINPLL_D5_D4>,
				<&topckgen CLK_TOP_SPI_SEL>,
				<&infracfg CLK_INFRA_SPI7>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		ssusb: usb0@11201000 {
			compatible = "mediatek,mtu3";
			reg = <0 0x11201000 0 0x2e00>,
				<0 0x11203e00 0 0x0100>;
			reg-names = "mac", "ippc";
			vusb33-supply = <&mt6359p_vusb_reg>;
			interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH 0>;
			phy-cells = <1>;
			phys = <&u2port0 PHY_TYPE_USB2>,
				 <&u3port0 PHY_TYPE_USB3>;
			clocks = <&infracfg CLK_INFRA_SSUSB>,
				 <&infracfg CLK_INFRA_SSUSB_XHCI>;
			clock-names = "sys_ck","ref_ck";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			dr_mode = "peripheral";
			maximum-speed = "high-speed";
			mediatek,force-vbus;
			usb-role-switch;
		};

		audsys: audsys@11210000 {
			compatible = "mediatek,mt8192-audsys", "syscon";
			reg = <0 0x11210000 0 0x1000>;
			#clock-cells = <1>;
		};

		ufshci: ufshci@11270000 {
			compatible = "mediatek,mt8183-ufshci";
			reg = <0 0x11270000 0 0x2300>;
			interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH 0>;
			phys = <&ufsphy>;

			clocks = <&infracfg CLK_INFRA_UFS>,
				 <&infracfg CLK_INFRA_UFS_TICK>,
				 <&infracfg CLK_INFRA_UFS_AXI>,
				 <&infracfg CLK_INFRA_UNIPRO_TICK>,
				 <&infracfg CLK_INFRA_UNIPRO_MBIST>;
			clock-names = "ufs", "ufs_tick", "ufs_axi",
				      "unipro_tick", "unipro_mbist";

			freq-table-hz = <0 0>, <0 0>, <0 0>,
					<0 0>, <0 0>;

			vcc-supply = <&mt6359p_vemc_reg>;

			/* Reference clock control mode */
			/* SW mode: 0, Half-HW mode: 1, HW mode: 2 */
			mediatek,refclk_ctrl = <1>;
		};

		efuse: efuse@11c10000 {
			compatible = "mediatek,devinfo";
			reg = <0 0x11c10000 0 0x10000>;
			#address-cells = <1>;
			#size-cells = <1>;
			efuse_segment: segment@78 {
				reg = <0x78 0x4>;
			};
		};

		regulator_vibrator {
			compatible = "regulator-vibrator";
			min-volt = <1200000>;
			max-volt = <3300000>;
			min-limit = <15>;
			max-limit = <15000>;
			vib-supply = <&mt6359p_vibr_reg>;
		};

		i2c3: i2c@11cb0000 {
			compatible = "mediatek,mt6873-i2c";
			reg = <0 0x11cb0000 0 0x1000>,
				<0 0x10217300 0 0x80>;
			interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_e CLK_IMP_IIC_WRAP_E_I2C3>,
				<&infracfg CLK_INFRA_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		imp_iic_wrap_e: imp_iic_wrap_e@11cb1000 {
			compatible = "mediatek,mt8192-imp_iic_wrap_e", "syscon";
			reg = <0 0x11cb1000 0 0x1000>;
			#clock-cells = <1>;
		};

		i2c7: i2c@11d00000 {
			compatible = "mediatek,mt6873-i2c";
			reg = <0 0x11d00000 0 0x1000>,
				<0 0x10217600 0 0x180>;
			interrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_s CLK_IMP_IIC_WRAP_S_I2C7>,
				<&infracfg CLK_INFRA_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c8: i2c@11d01000 {
			compatible = "mediatek,mt6873-i2c";
			reg = <0 0x11d01000 0 0x1000>,
				<0 0x10217780 0 0x180>;
			interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_s CLK_IMP_IIC_WRAP_S_I2C8>,
				<&infracfg CLK_INFRA_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c9: i2c@11d02000 {
			compatible = "mediatek,mt6873-i2c";
			reg = <0 0x11d02000 0 0x1000>,
				<0 0x10217900 0 0x180>;
			interrupts = <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_s CLK_IMP_IIC_WRAP_S_I2C9>,
				<&infracfg CLK_INFRA_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		imp_iic_wrap_s: imp_iic_wrap_s@11d03000 {
			compatible = "mediatek,mt8192-imp_iic_wrap_s", "syscon";
			reg = <0 0x11d03000 0 0x1000>;
			#clock-cells = <1>;
		};

		i2c1: i2c@11d20000 {
			compatible = "mediatek,mt6873-i2c";
			reg = <0 0x11d20000 0 0x1000>,
				<0 0x10217100 0 0x80>;
			interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_ws CLK_IMP_IIC_WRAP_WS_I2C1>,
				<&infracfg CLK_INFRA_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c2: i2c@11d21000 {
			compatible = "mediatek,mt6873-i2c";
			reg = <0 0x11d21000 0 0x1000>,
				<0 0x10217180 0 0x180>;
			interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_ws CLK_IMP_IIC_WRAP_WS_I2C2>,
				<&infracfg CLK_INFRA_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c4: i2c@11d22000 {
			compatible = "mediatek,mt6873-i2c";
			reg = <0 0x11d22000 0 0x1000>,
				<0 0x10217380 0 0x180>;
			interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_ws CLK_IMP_IIC_WRAP_WS_I2C4>,
				<&infracfg CLK_INFRA_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		imp_iic_wrap_ws: imp_iic_wrap_ws@11d23000 {
			compatible = "mediatek,mt8192-imp_iic_wrap_ws",
				"syscon";
			reg = <0 0x11d23000 0 0x1000>;
			#clock-cells = <1>;
		};

		i2c5: i2c@11e00000 {
			compatible = "mediatek,mt6873-i2c";
			reg = <0 0x11e00000 0 0x1000>,
				<0 0x10217500 0 0x80>;
			interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_w CLK_IMP_IIC_WRAP_W_I2C5>,
				<&infracfg CLK_INFRA_AP_DMA >;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		imp_iic_wrap_w: imp_iic_wrap_w@11e01000 {
			compatible = "mediatek,mt8192-imp_iic_wrap_w", "syscon";
			reg = <0 0x11e01000 0 0x1000>;
			#clock-cells = <1>;
		};

		u3phy: usb0-phy@11e40000 {
			compatible = "mediatek,generic-tphy-v2";
			clocks = <&clk26m>;
			clock-names = "u3phya_ref";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;

			u2port0: usb2-phy0@11e40000 {
				reg = <0 0x11e40000 0 0x700>;
				#phy-cells = <1>;
			};

			u3port0: usb3-phy0@11e40700 {
				reg = <0 0x11e40700 0 0x900>;
				#phy-cells = <1>;
			};
		};

		i2c0: i2c@11f00000 {
			compatible = "mediatek,mt6873-i2c";
			reg = <0 0x11f00000 0 0x1000>,
				<0 0x10217080 0 0x80>;
			interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_n CLK_IMP_IIC_WRAP_N_I2C0>,
				<&infracfg CLK_INFRA_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c6: i2c@11f01000 {
			compatible = "mediatek,mt6873-i2c";
			reg = <0 0x11f01000 0 0x1000>,
				<0 0x10217580 0 0x80>;
			interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_n CLK_IMP_IIC_WRAP_N_I2C6>,
				<&infracfg CLK_INFRA_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			clock-frequency = <400000>;
			mediatek,use-open-drain;
			i2c_lcd_bias_mtk:i2c_lcd_bias@3e {
				compatible = "mediatek,i2c_lcd_bias";
				reg = <0x3e>;
				status = "okay";
			};
		};

		imp_iic_wrap_n: imp_iic_wrap_n@11f02000 {
			compatible = "mediatek,mt8192-imp_iic_wrap_n", "syscon";
			reg = <0 0x11f02000 0 0x1000>;
			#clock-cells = <1>;
		};

		msdc_top: msdc_top@11f10000 {
			compatible = "mediatek,mt8192-msdc_top", "syscon";
			reg = <0 0x11f10000 0 0x1000>;
			#clock-cells = <1>;
		};

		msdc: msdc@11f60000 {
			compatible = "mediatek,mt8192-msdc", "syscon";
			reg = <0 0x11f60000 0 0x1000>;
			#clock-cells = <1>;
		};

		ufsphy: phy@11fa0000 {
			compatible = "mediatek,mt8183-ufsphy";
			reg = <0 0x11fa0000 0 0xc000>;
			#phy-cells = <0>;

			clocks = <&infracfg CLK_INFRA_UNIPRO_SYS>,
				 <&infracfg CLK_INFRA_UFS_MP_SAP_B>;
			clock-names = "unipro", "mp";
		};

		mali: mali@13000000 {
		compatible = "mediatek,mali", "arm,mali-valhall";
		reg = <0 0x13000000 0 0x4000>;
		interrupts =
			<GIC_SPI 363 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 364 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 365 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 366 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 367 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names =
			"GPU",
			"MMU",
			"JOB",
			"EVENT",
			"PWR";
		};

		mali_dvfs_hint@13fbb000 {
			compatible = "mediatek,mali_dvfs_hint", "syscon";
			reg = <0 0x13fbb000 0 0x1000>;
			#clock-cells = <1>;
		};

		g3d_secure_reg@13fbc000 {
			compatible = "mediatek,g3d_secure_reg";
			reg = <0 0x13fbc000 0 0x1000>;
		};

		g3d_testbench@13fbd000 {
			compatible = "mediatek,g3d_testbench", "syscon";
			reg = <0 0x13fbd000 0 0x1000>;
			#clock-cells = <1>;
		};

		g3d_config: g3d_config@13fbf000 {
			compatible = "mediatek,g3d_config", "syscon";
			reg = <0 0x13fbf000 0 0x1000>;
			#clock-cells = <1>;
		};

		mfgcfg: mfgcfg@13fbf000 {
			compatible = "mediatek,mt8192-mfgcfg", "syscon";
			reg = <0 0x13fbf000 0 0x1000>;
			#clock-cells = <1>;
		};

		mmsys: mmsys@14000000 {
			compatible = "mediatek,mt8192-mmsys", "syscon";
			reg = <0 0x14000000 0 0x1000>;
			#clock-cells = <1>;
		};

		smi_common: smi@14002000 {
			compatible = "mediatek,mt6873-smi-common", "syscon";
			reg = <0 0x14002000 0 0x1000>;
			power-domains = <&scpsys MT6873_POWER_DOMAIN_DISP>;
			clocks = <&mmsys CLK_MM_SMI_COMMON>,
				 <&mmsys CLK_MM_SMI_GALS>,
				 <&mmsys CLK_MM_SMI_INFRA>,
				 <&mmsys CLK_MM_SMI_IOMMU>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		larb0: larb@14003000 {
			compatible = "mediatek,mt6873-smi-larb";
			mediatek,smi = <&smi_common>;
			reg = <0 0x14003000 0 0x1000>;
			mediatek,larb-id = <0>;
			power-domains = <&scpsys MT6873_POWER_DOMAIN_DISP>;
			clocks = <&mmsys CLK_MM_SMI_INFRA>,
				 <&mmsys CLK_MM_SMI_COMMON>,
				 <&mmsys CLK_MM_SMI_GALS>;
			clock-names = "apb", "smi", "gals0";
		};

		larb1: larb@14004000 {
			compatible = "mediatek,mt6873-smi-larb";
			mediatek,smi = <&smi_common>;
			reg = <0 0x14004000 0 0x1000>;
			mediatek,larb-id = <1>;
			power-domains = <&scpsys MT6873_POWER_DOMAIN_DISP>;
			clocks = <&mmsys CLK_MM_SMI_INFRA>,
				 <&mmsys CLK_MM_SMI_COMMON>,
				 <&mmsys CLK_MM_SMI_GALS>;
			clock-names = "apb", "smi", "gals0";
		};

		iommu0: iommu@1401d000 {
			compatible = "mediatek,mt6873-m4u";
			reg = <0 0x1401d000 0 0x1000>;
			interrupts = <GIC_SPI 277 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larbs = <&larb0 &larb1 &larb2
					  &larb4 &larb5 &larb7
					  &larb9 &larb11 &larb13
					  &larb14 &larb16 &larb17
					  &larb18 &larb19 &larb20>;
			power-domains = <&scpsys MT6873_POWER_DOMAIN_DISP>;
			clocks = <&mmsys CLK_MM_SMI_IOMMU>;
			clock-names = "bclk";
			#iommu-cells = <1>;
		};

		disp_smi_2x1_sub_common_u0@14022000 {
			compatible = "mediatek,disp_smi_2x1_sub_common_u0",
				     "mediatek,mt6873-smi-common";
			reg = <0 0x14022000 0 0x1000>;
			power-domains = <&scpsys MT6873_POWER_DOMAIN_DISP>;
			clocks = <&mmsys CLK_MM_SMI_IOMMU>,
				 <&mmsys CLK_MM_SMI_IOMMU>,
				 <&mmsys CLK_MM_SMI_IOMMU>,
				 <&mmsys CLK_MM_SMI_IOMMU>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		disp_smi_2x1_sub_common_u1@14023000 {
			compatible = "mediatek,disp_smi_2x1_sub_common_u1",
				     "mediatek,mt6873-smi-common";
			reg = <0 0x14023000 0 0x1000>;
			power-domains = <&scpsys MT6873_POWER_DOMAIN_DISP>;
			clocks = <&mmsys CLK_MM_SMI_IOMMU>,
				 <&mmsys CLK_MM_SMI_IOMMU>,
				 <&mmsys CLK_MM_SMI_IOMMU>,
				 <&mmsys CLK_MM_SMI_IOMMU>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		img0_smi_2x1_sub_common@14024000 {
			compatible = "mediatek,img0_smi_2x1_sub_common",
				     "mediatek,mt6873-smi-common";
			reg = <0 0x14024000 0 0x1000>;
			power-domains = <&scpsys MT6873_POWER_DOMAIN_DISP>;
			clocks = <&mmsys CLK_MM_SMI_INFRA>,
				 <&mmsys CLK_MM_SMI_COMMON>,
				 <&mmsys CLK_MM_SMI_GALS>,
				 <&mmsys CLK_MM_SMI_GALS>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		img1_smi_2x1_sub_common@14025000 {
			compatible = "mediatek,img1_smi_2x1_sub_common",
				     "mediatek,mt6873-smi-common";
			reg = <0 0x14025000 0 0x1000>;
			power-domains = <&scpsys MT6873_POWER_DOMAIN_DISP>;
			clocks = <&mmsys CLK_MM_SMI_INFRA>,
				 <&mmsys CLK_MM_SMI_COMMON>,
				 <&mmsys CLK_MM_SMI_GALS>,
				 <&mmsys CLK_MM_SMI_GALS>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		imgsys: imgsys@15020000 {
			compatible = "mediatek,mt8192-imgsys", "syscon";
			reg = <0 0x15020000 0 0x1000>;
			#clock-cells = <1>;
		};

		larb9: larb@1502e000 {
			compatible = "mediatek,mt6873-smi-larb";
			mediatek,smi = <&smi_common>;
			reg = <0 0x1502e000 0 0x1000>;
			mediatek,larb-id = <9>;
			power-domains = <&scpsys MT6873_POWER_DOMAIN_ISP>;
			clocks = <&imgsys CLK_IMG_LARB9>,
				 <&imgsys CLK_IMG_LARB9>;
			clock-names = "apb", "smi";
		};

		imgsys2: imgsys2@15820000 {
			compatible = "mediatek,mt8192-imgsys2", "syscon";
			reg = <0 0x15820000 0 0x1000>;
			#clock-cells = <1>;
		};

		larb11: larb@1582e000 {
			compatible = "mediatek,mt6873-smi-larb";
			mediatek,smi = <&smi_common>;
			reg = <0 0x1582e000 0 0x1000>;
			mediatek,larb-id = <11>;
			power-domains = <&scpsys MT6873_POWER_DOMAIN_ISP2>;
			clocks = <&imgsys2 CLK_IMG2_LARB11>,
				 <&imgsys2 CLK_IMG2_LARB11>;
			clock-names = "apb", "smi";
		};

		vdec_smi_subcom@1600a000 {
			compatible = "mediatek,vdec_smi_subcom",
				     "mediatek,mt6873-smi-common";
			reg = <0 0x1600a000 0 0x1000>;
			power-domains = <&scpsys MT6873_POWER_DOMAIN_VDEC>;
			clocks = <&vdecsys_soc CLK_VDEC_SOC_LARB1>,
				 <&vdecsys_soc CLK_VDEC_SOC_LARB1>,
				 <&vdecsys_soc CLK_VDEC_SOC_LARB1>,
				 <&vdecsys_soc CLK_VDEC_SOC_LARB1>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		larb5: larb@1600d000 {
			compatible = "mediatek,mt6873-smi-larb";
			mediatek,smi = <&smi_common>;
			reg = <0 0x1600d000 0 0x1000>;
			mediatek,larb-id = <5>;
			power-domains = <&scpsys MT6873_POWER_DOMAIN_VDEC>;
			clocks = <&vdecsys_soc CLK_VDEC_SOC_LARB1>,
				 <&vdecsys_soc CLK_VDEC_SOC_LARB1>;
			clock-names = "apb", "smi";
		};

		vdecsys_soc: vdecsys_soc@1600f000 {
			compatible = "mediatek,mt8192-vdecsys_soc", "syscon";
			reg = <0 0x1600f000 0 0x1000>;
			#clock-cells = <1>;
		};

		vdecsys: vdecsys@1602f000 {
			compatible = "mediatek,mt8192-vdecsys", "syscon";
			reg = <0 0x1602f000 0 0x1000>;
			#clock-cells = <1>;
		};

		larb4: larb@1602e000 {
			compatible = "mediatek,mt6873-smi-larb";
			mediatek,smi = <&smi_common>;
			reg = <0 0x1602e000 0 0x1000>;
			mediatek,larb-id = <4>;
			power-domains = <&scpsys MT6873_POWER_DOMAIN_VDEC2>;
			clocks = <&vdecsys CLK_VDEC_LARB1>,
				 <&vdecsys CLK_VDEC_LARB1>;
			clock-names = "apb", "smi";
		};

		vencsys: vencsys@17000000 {
			compatible = "mediatek,mt8192-vencsys", "syscon";
			reg = <0 0x17000000 0 0x1000>;
			#clock-cells = <1>;
		};

		larb7: larb@17010000 {
			compatible = "mediatek,mt6873-smi-larb";
			mediatek,smi = <&smi_common>;
			reg = <0 0x17010000 0 0x1000>;
			mediatek,larb-id = <7>;
			power-domains = <&scpsys MT6873_POWER_DOMAIN_VENC>;
			clocks = <&vencsys CLK_VENC_SET0_LARB>,
				 <&vencsys CLK_VENC_SET1_VENC>;
			clock-names = "apb", "smi";
		};

		apu_conn: apu_conn@19020000 {
			compatible = "mediatek,mt8192-apu_conn", "syscon";
			reg = <0 0x19020000 0 0x1000>;
			#clock-cells = <1>;
		};

		apu_vcore: apu_vcore@19029000 {
			compatible = "mediatek,mt8192-apu_vcore", "syscon";
			reg = <0 0x19029000 0 0x1000>;
			#clock-cells = <1>;
		};

		apu0: apu0@19030000 {
			compatible = "mediatek,mt8192-apu0", "syscon";
			reg = <0 0x19030000 0 0x1000>;
			#clock-cells = <1>;
		};

		apu1: apu1@19031000 {
			compatible = "mediatek,mt8192-apu1", "syscon";
			reg = <0 0x19031000 0 0x1000>;
			#clock-cells = <1>;
		};

		apu_mdla0: apu_mdla0@19034000 {
			compatible = "mediatek,mt8192-apu_mdla0", "syscon";
			reg = <0 0x19034000 0 0x1000>;
			#clock-cells = <1>;
		};

		mtk_mdla: mdla@19036000 {
			compatible = "mediatek, mt6873-mdla";
			core_num = <1>;
			reg = <0 0x19034000 0 0x1000>,   /* dla0 config  */
			      <0 0x19036000 0 0x1000>,   /* dla0 command */
			      <0 0x19035000 0 0x1000>,   /* dla0 biu     */
			      <0 0x1d000000 0 0x100000>, /* GSM,TODO     */
			      <0 0x19020000 0 0x40000>;  /* APU CONN     */
			interrupts = <GIC_SPI 414 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		seninf1@1a004000 {
			compatible = "mediatek,seninf1";
			reg = <0 0x1a004000 0 0x1000>;
		};

		seninf2@1a005000 {
			compatible = "mediatek,seninf2";
			reg = <0 0x1a005000 0 0x1000>;
		};

		seninf3@1a006000 {
			compatible = "mediatek,seninf3";
			reg = <0 0x1a006000 0 0x1000>;
		};

		seninf4@1a007000 {
			compatible = "mediatek,seninf4";
			reg = <0 0x1a007000 0 0x1000>;
		};

		seninf5@1a008000 {
			compatible = "mediatek,seninf5";
			reg = <0 0x1a008000 0 0x1000>;
		};

		seninf6@1a009000 {
			compatible = "mediatek,seninf6";
			reg = <0 0x1a009000 0 0x1000>;
		};

		seninf7@1a00a000 {
			compatible = "mediatek,seninf7";
			reg = <0 0x1a00a000 0 0x1000>;
		};

		seninf8@1a00b000 {
			compatible = "mediatek,seninf8";
			reg = <0 0x1a00b000 0 0x1000>;
		};

		seninf_top@1a004000 {
			compatible = "mediatek,seninf_top";
			reg = <0 0x1a004000 0 0x1000>;
	#if 0
			interrupts = <GIC_SPI 251 IRQ_TYPE_LEVEL_LOW>;
	#endif
			power-domains = <&scpsys MT6873_POWER_DOMAIN_CAM>;
			clocks = <&camsys CLK_CAM_SENINF>,
				<&topckgen CLK_TOP_SENINF_SEL>,
				<&topckgen CLK_TOP_SENINF1_SEL>,
				<&topckgen CLK_TOP_SENINF2_SEL>,
				<&topckgen CLK_TOP_SENINF3_SEL>,
				<&topckgen CLK_TOP_CAMTG_SEL>,
				<&topckgen CLK_TOP_CAMTG2_SEL>,
				<&topckgen CLK_TOP_CAMTG3_SEL>,
				<&topckgen CLK_TOP_CAMTG4_SEL>,
				<&topckgen CLK_TOP_CAMTG5_SEL>,
				<&topckgen CLK_TOP_CAMTG6_SEL>,
				<&clk26m>,
				<&topckgen CLK_TOP_UNIVPLL_192M_D8>,
				<&topckgen CLK_TOP_UNIVPLL_D6_D8>,
				<&topckgen CLK_TOP_UNIVPLL_192M_D4>,
				<&topckgen CLK_TOP_CSW_F26M_D2>,
				<&topckgen CLK_TOP_UNIVPLL_192M_D16>,
				<&topckgen CLK_TOP_UNIVPLL_192M_D32>;
			clock-names = "CAMSYS_SENINF_CGPDN",
				"TOP_MUX_SENINF",
				"TOP_MUX_SENINF1",
				"TOP_MUX_SENINF2",
				"TOP_MUX_SENINF3",
				"TOP_MUX_CAMTG",
				"TOP_MUX_CAMTG2",
				"TOP_MUX_CAMTG3",
				"TOP_MUX_CAMTG4",
				"TOP_MUX_CAMTG5",
				"TOP_MUX_CAMTG6",
				"TOP_CLK26M",
				"TOP_UNIVP_192M_D8",
				"TOP_UNIVPLL_D6_D8",
				"TOP_UNIVP_192M_D4",
				"TOP_F26M_CK_D2",
				"TOP_UNIVP_192M_D16",
				"TOP_UNIVP_192M_D32";
			//operating-points-v2 = <&opp_table_cam>;
			//dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		};

		kd_camera_hw1:kd_camera_hw1@1a004000 {
			compatible = "mediatek,imgsensor";
		};

		camsys: camsys@1a000000 {
			compatible = "mediatek,mt8192-camsys", "syscon";
			reg = <0 0x1a000000 0 0x1000>;
			#clock-cells = <1>;
		};

		larb13: larb@1a001000 {
			compatible = "mediatek,mt6873-smi-larb";
			mediatek,smi = <&smi_common>;
			reg = <0 0x1a001000 0 0x1000>;
			mediatek,larb-id = <13>;
			power-domains = <&scpsys MT6873_POWER_DOMAIN_CAM>;
			clocks = <&camsys CLK_CAM_CAM>,
				 <&camsys CLK_CAM_LARB13>;
			clock-names = "apb", "smi";
		};

		larb14: larb@1a002000 {
			compatible = "mediatek,mt6873-smi-larb";
			mediatek,smi = <&smi_common>;
			reg = <0 0x1a002000 0 0x1000>;
			mediatek,larb-id = <14>;
			power-domains = <&scpsys MT6873_POWER_DOMAIN_CAM>;
			clocks = <&camsys CLK_CAM_CAM>,
				 <&camsys CLK_CAM_LARB14>;
			clock-names = "apb", "smi";
		};

		cam_smi_subcom@1a00c000 {
			compatible = "mediatek,cam_smi_subcom",
				     "mediatek,mt6873-smi-common";
			reg = <0 0x1a00c000 0 0x1000>;
			power-domains = <&scpsys MT6873_POWER_DOMAIN_CAM>;
			clocks = <&camsys CLK_CAM_CAM>,
				 <&camsys CLK_CAM_CAM>,
				 <&camsys CLK_CAM_CAM>,
				 <&camsys CLK_CAM_CAM>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		cam_smi_subcom@1a00d000 {
			compatible = "mediatek,cam_smi_subcom",
				     "mediatek,mt6873-smi-common";
			reg = <0 0x1a00d000 0 0x1000>;
			power-domains = <&scpsys MT6873_POWER_DOMAIN_CAM>;
			clocks = <&camsys CLK_CAM_CAM>,
				 <&camsys CLK_CAM_CAM>,
				 <&camsys CLK_CAM_CAM>,
				 <&camsys CLK_CAM_CAM>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		larb16: larb@1a00f000 {
			compatible = "mediatek,mt6873-smi-larb";
			mediatek,smi = <&smi_common>;
			reg = <0 0x1a00f000 0 0x1000>;
			mediatek,larb-id = <16>;
			power-domains = <&scpsys MT6873_POWER_DOMAIN_CAM_RAWA>;
			clocks = <&camsys_rawa CLK_CAM_RAWA_LARBX>,
				 <&camsys_rawa CLK_CAM_RAWA_CAM>;
			clock-names = "apb", "smi";
		};

		larb17: larb@1a010000 {
			compatible = "mediatek,mt6873-smi-larb";
			mediatek,smi = <&smi_common>;
			reg = <0 0x1a010000 0 0x1000>;
			mediatek,larb-id = <17>;
			power-domains = <&scpsys MT6873_POWER_DOMAIN_CAM_RAWB>;
			clocks = <&camsys_rawb CLK_CAM_RAWB_LARBX>,
				 <&camsys_rawb CLK_CAM_RAWB_CAM>;
			clock-names = "apb", "smi";
		};

		larb18: larb@1a011000 {
			compatible = "mediatek,mt6873-smi-larb";
			mediatek,smi = <&smi_common>;
			reg = <0 0x1a011000 0 0x1000>;
			mediatek,larb-id = <18>;
			power-domains = <&scpsys MT6873_POWER_DOMAIN_CAM_RAWC>;
			clocks = <&camsys_rawc CLK_CAM_RAWC_LARBX>,
				 <&camsys_rawc CLK_CAM_RAWC_CAM>;
			clock-names = "apb", "smi";
		};

		camsys_rawa: camsys_rawa@1a04f000 {
			compatible = "mediatek,mt8192-camsys_rawa", "syscon";
			reg = <0 0x1a04f000 0 0x1000>;
			#clock-cells = <1>;
		};

		camsys_rawb: camsys_rawb@1a06f000 {
			compatible = "mediatek,mt8192-camsys_rawb", "syscon";
			reg = <0 0x1a06f000 0 0x1000>;
			#clock-cells = <1>;
		};

		camsys_rawc: camsys_rawc@1a08f000 {
			compatible = "mediatek,mt8192-camsys_rawc", "syscon";
			reg = <0 0x1a08f000 0 0x1000>;
			#clock-cells = <1>;
		};

		ipesys: ipesys@1b000000 {
			compatible = "mediatek,mt8192-ipesys", "syscon";
			reg = <0 0x1b000000 0 0x1000>;
			#clock-cells = <1>;
		};

		ipe_smi_subcom@1b00e000 {
			compatible = "mediatek,ipe_smi_subcom",
				     "mediatek,mt6873-smi-common";
			reg = <0 0x1b00e000 0 0x1000>;
			power-domains = <&scpsys MT6873_POWER_DOMAIN_IPE>;
			clocks = <&ipesys CLK_IPE_SMI_SUBCOM>,
				 <&ipesys CLK_IPE_SMI_SUBCOM>,
				 <&ipesys CLK_IPE_SMI_SUBCOM>,
				 <&ipesys CLK_IPE_SMI_SUBCOM>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		larb20: larb@1b00f000 {
			compatible =  "mediatek,mt6873-smi-larb";
			mediatek,smi = <&smi_common>;
			reg = <0 0x1b00f000 0 0x1000>;
			mediatek,larb-id = <20>;
			power-domains = <&scpsys MT6873_POWER_DOMAIN_IPE>;
			clocks = <&ipesys CLK_IPE_SMI_SUBCOM>,
				 <&ipesys CLK_IPE_LARB20>;
			clock-names = "apb", "smi";
		};

		dvs: dvs@1b100000 {
			compatible = "mediatek,dvs";
			reg = <0 0x1b100000 0 0x1000>;
			#clock-cells = <1>;
		};

		dvp: dvp@1b100800 {
			compatible = "mediatek,dvp";
			reg = <0 0x1b100000 0 0x1000>;
			#clock-cells = <1>;
		};

		larb19: larb@1b10f000 {
			compatible = "mediatek,mt6873-smi-larb";
			mediatek,smi = <&smi_common>;
			reg = <0 0x1b10f000 0 0x1000>;
			mediatek,larb-id = <19>;
			power-domains = <&scpsys MT6873_POWER_DOMAIN_IPE>;
			clocks = <&ipesys CLK_IPE_SMI_SUBCOM>,
				 <&ipesys CLK_IPE_LARB19>;
			clock-names = "apb", "smi";
		};

		mdpsys: mdpsys@1f000000 {
			compatible = "mediatek,mt8192-mdpsys", "syscon";
			reg = <0 0x1f000000 0 0x1000>;
			#clock-cells = <1>;
		};

		larb2: larb@1f002000 {
			compatible = "mediatek,mt6873-smi-larb";
			mediatek,smi = <&smi_common>;
			reg = <0 0x1f002000 0 0x1000>;
			mediatek,larb-id = <2>;
			power-domains = <&scpsys MT6873_POWER_DOMAIN_MDP>;
			clocks = <&mdpsys CLK_MDP_SMI0>,
				 <&mdpsys CLK_MDP_SMI0>;
			clock-names = "apb", "smi";
		};

		dispsys_config: dispsys_config@14000000 {
			compatible = "mediatek,mt6873-mmsys";
			power-domains = <&scpsys MT6873_POWER_DOMAIN_DISP>;
			reg = <0 0x14000000 0 0x1000>;
			#clock-cells = <1>;
			iommus = <&iommu0 M4U_PORT_L1_OVL_2L_RDMA0>;
			mediatek,larb = <&larb1>;
			fake-engine = <&larb0 M4U_PORT_L0_DISP_FAKE0>,
					<&larb1 M4U_PORT_L1_DISP_FAKE1>;

			clocks = <&mmsys CLK_MM_26MHZ>,
				   <&mmsys CLK_MM_DISP_CONFIG>,
				   <&mmsys CLK_MM_DISP_MUTEX0>;
			clock-num = <3>;

			/* define threads, see mt6873-gce.h */
			mediatek,mailbox-gce = <&gce>;
			mboxes = <&gce 0 0 CMDQ_THR_PRIO_4>,
				<&gce 5 0 CMDQ_THR_PRIO_4>,
				<&gce 2 0 CMDQ_THR_PRIO_4>,
				<&gce 3 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
				<&gce 1 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_6>,

#if defined(CONFIG_MTK_SEC_VIDEO_PATH_SUPPORT)
				<&gce 4 0 CMDQ_THR_PRIO_4>,
				<&gce 6 0 CMDQ_THR_PRIO_3>,
#else
				<&gce 4 0 CMDQ_THR_PRIO_4>,
				<&gce 6 0 CMDQ_THR_PRIO_3>;
#endif

			gce-client-names = "CLIENT_CFG0",
				"CLIENT_CFG1",
				"CLIENT_CFG2",
				"CLIENT_TRIG_LOOP0",
				"CLIENT_SODI_LOOP0",
#if defined(CONFIG_MTK_SEC_VIDEO_PATH_SUPPORT)
				"CLIENT_SUB_CFG0",
				"CLIENT_DSI_CFG0",
				"CLIENT_SEC_CFG0";
#else
				"CLIENT_SUB_CFG0",
				"CLIENT_DSI_CFG0";
#endif

			/* define subsys, see mt6873-gce.h */
			gce-subsys = <&gce 0x14000000 SUBSYS_1400XXXX>,
				<&gce 0x14010000 SUBSYS_1401XXXX>,
				<&gce 0x14020000 SUBSYS_1402XXXX>;

			/* define subsys, see mt6873-gce.h */
			gce-event-names = "disp_mutex0_eof",
				"disp_mutex1_eof",
				"disp_token_stream_dirty0",
				"disp_token_sodi0",
				"disp_wait_dsi0_te",
				"disp_token_stream_eof0",
				"disp_dsi0_eof",
				"disp_token_esd_eof0",
				"disp_rdma0_eof0",
				"disp_wdma0_eof0",
				"disp_token_stream_block0",
				"disp_token_cabc_eof0",
				"disp_wdma0_eof2",
				"disp_dsi0_sof0";

			gce-events =
				<&gce CMDQ_EVENT_DISP_STREAM_DONE_ENG_EVENT_0>,
				<&gce CMDQ_EVENT_DISP_STREAM_DONE_ENG_EVENT_1>,
				<&gce CMDQ_SYNC_TOKEN_CONFIG_DIRTY>,
				<&gce CMDQ_SYNC_TOKEN_SODI>,
				<&gce CMDQ_EVENT_DSI0_TE_ENG_EVENT>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_EOF>,
				<&gce CMDQ_EVENT_DSI0_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_ESD_EOF>,
				<&gce CMDQ_EVENT_DISP_RDMA0_FRAME_DONE>,
				<&gce CMDQ_EVENT_DISP_WDMA0_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_BLOCK>,
				<&gce CMDQ_SYNC_TOKEN_CABC_EOF>,
				<&gce CMDQ_EVENT_DISP_WDMA0_FRAME_DONE>,
				<&gce CMDQ_EVENT_DSI0_SOF>;

			helper-name = "MTK_DRM_OPT_STAGE",
				"MTK_DRM_OPT_USE_CMDQ",
				"MTK_DRM_OPT_USE_M4U",
				"MTK_DRM_OPT_SODI_SUPPORT",
				"MTK_DRM_OPT_IDLE_MGR",
				"MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE",
				"MTK_DRM_OPT_IDLEMGR_BY_REPAINT",
				"MTK_DRM_OPT_IDLEMGR_ENTER_ULPS",
				"MTK_DRM_OPT_IDLEMGR_KEEP_LP11",
				"MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING",
				"MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ",
				"MTK_DRM_OPT_MET_LOG",
				"MTK_DRM_OPT_USE_PQ",
				"MTK_DRM_OPT_ESD_CHECK_RECOVERY",
				"MTK_DRM_OPT_ESD_CHECK_SWITCH",
				"MTK_DRM_OPT_PRESENT_FENCE",
				"MTK_DRM_OPT_RDMA_UNDERFLOW_AEE",
				"MTK_DRM_OPT_DSI_UNDERRUN_AEE",
				"MTK_DRM_OPT_HRT",
				"MTK_DRM_OPT_HRT_MODE",
				"MTK_DRM_OPT_DELAYED_TRIGGER",
				"MTK_DRM_OPT_OVL_EXT_LAYER",
				"MTK_DRM_OPT_AOD",
				"MTK_DRM_OPT_RPO",
				"MTK_DRM_OPT_DUAL_PIPE",
				"MTK_DRM_OPT_DC_BY_HRT",
				"MTK_DRM_OPT_OVL_WCG",
				"MTK_DRM_OPT_OVL_SBCH",
				"MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK",
				"MTK_DRM_OPT_MET",
				"MTK_DRM_OPT_REG_PARSER_RAW_DUMP",
				"MTK_DRM_OPT_VP_PQ",
				"MTK_DRM_OPT_GAME_PQ",
				"MTK_DRM_OPT_MMPATH",
				"MTK_DRM_OPT_HBM",
				"MTK_DRM_OPT_LAYER_REC",
				"MTK_DRM_OPT_CLEAR_LAYER";

			helper-value = <0>, /*MTK_DRM_OPT_STAGE*/
				<1>, /*MTK_DRM_OPT_USE_CMDQ*/
				<1>, /*MTK_DRM_OPT_USE_M4U*/
				<0>, /*MTK_DRM_OPT_SODI_SUPPORT*/
				<1>, /*MTK_DRM_OPT_IDLE_MGR*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE*/
				<1>, /*MTK_DRM_OPT_IDLEMGR_BY_REPAINT*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_ENTER_ULPS*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_KEEP_LP11*/
				<0>, /*MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING*/
				<1>, /*MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ*/
				<0>, /*MTK_DRM_OPT_MET_LOG*/
				<1>, /*MTK_DRM_OPT_USE_PQ*/
				<1>, /*MTK_DRM_OPT_ESD_CHECK_RECOVERY*/
				<1>, /*MTK_DRM_OPT_ESD_CHECK_SWITCH*/
				<1>, /*MTK_DRM_OPT_PRESENT_FENCE*/
				<0>, /*MTK_DRM_OPT_RDMA_UNDERFLOW_AEE*/
				<1>, /*MTK_DRM_OPT_DSI_UNDERRUN_AEE*/
				<1>, /*MTK_DRM_OPT_HRT*/
				<1>, /*MTK_DRM_OPT_HRT_MODE*/
				<0>, /*MTK_DRM_OPT_DELAYED_TRIGGER*/
				<1>, /*MTK_DRM_OPT_OVL_EXT_LAYER*/
				<0>, /*MTK_DRM_OPT_AOD*/
				<1>, /*MTK_DRM_OPT_RPO*/
				<0>, /*MTK_DRM_OPT_DUAL_PIPE*/
				<0>, /*MTK_DRM_OPT_DC_BY_HRT*/
				<1>, /*MTK_DRM_OPT_OVL_WCG*/
				<0>, /*MTK_DRM_OPT_OVL_SBCH*/
				<1>, /*MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK*/
				<0>, /*MTK_DRM_OPT_MET*/
				<0>, /*MTK_DRM_OPT_REG_PARSER_RAW_DUMP*/
				<0>, /*MTK_DRM_OPT_VP_PQ*/
				<0>, /*MTK_DRM_OPT_GAME_PQ*/
				<0>, /*MTK_DRM_OPT_MMPATH*/
				<0>, /*MTK_DRM_OPT_HBM*/
				<0>, /*MTK_DRM_OPT_LAYER_REC*/
				<1>; /*MTK_DRM_OPT_CLEAR_LAYER*/
		};

		disp_mutex0: disp_mutex@14001000 {
			compatible = "mediatek,disp_mutex0",
						"mediatek,mt6873-disp-mutex";
			reg = <0 0x14001000 0 0x1000>;
			interrupts = <GIC_SPI 252 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys CLK_MM_DISP_MUTEX0>;
		};

		disp_ovl0: disp_ovl0@14005000 {
			compatible = "mediatek,disp_ovl0",
						"mediatek,mt6873-disp-ovl";
			reg = <0 0x14005000 0 0x1000>;
			interrupts = <GIC_SPI 254 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys CLK_MM_DISP_OVL0>;
			mediatek,larb = <&larb0>;
			mediatek,smi-id = <0>;
			iommus = <&iommu0 M4U_PORT_L0_OVL_RDMA0>,
				 <&iommu0 M4U_PORT_L0_OVL_RDMA0_HDR>;
		};

		disp_ovl0_2l: disp_ovl0_2l@14006000 {
			compatible = "mediatek,disp_ovl0_2l",
						"mediatek,mt6873-disp-ovl";
			reg = <0 0x14006000 0 0x1000>;
			interrupts = <GIC_SPI 255 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys CLK_MM_DISP_OVL0_2L>;
			mediatek,larb = <&larb1>;
			mediatek,smi-id = <1>;
			iommus = <&iommu0 M4U_PORT_L1_OVL_2L_RDMA0>,
				 <&iommu0 M4U_PORT_L1_OVL_2L_RDMA0_HDR>;
		};

		disp_rdma0: disp_rdma0@14007000 {
			compatible = "mediatek,disp_rdma0",
						"mediatek,mt6873-disp-rdma";
			reg = <0 0x14007000 0 0x1000>;
			interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys CLK_MM_DISP_RDMA0>;
			mediatek,larb = <&larb0>;
			mediatek,smi-id = <0>;
			iommus = <&iommu0 M4U_PORT_L0_DISP_RDMA0>;
		};

		disp_rsz0: disp_rsz0@14008000 {
			compatible = "mediatek,disp_rsz0",
						"mediatek,mt6873-disp-rsz";
			reg = <0 0x14008000 0 0x1000>;
			interrupts = <GIC_SPI 257 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys CLK_MM_DISP_RSZ0>;
		};

		disp_color0: disp_color0@14009000 {
			compatible = "mediatek,disp_color0",
						"mediatek,mt6873-disp-color";
			reg = <0 0x14009000 0 0x1000>;
			interrupts = <GIC_SPI 258 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys CLK_MM_DISP_COLOR0>;
		};

		disp_ccorr0: disp_ccorr0@1400a000 {
			compatible = "mediatek,disp_ccorr0",
						"mediatek,mt6873-disp-ccorr";
			reg = <0 0x1400a000 0 0x1000>;
			interrupts = <GIC_SPI 259 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys CLK_MM_DISP_CCORR0>;
		};

		disp_aal0: disp_aal0@1400b000 {
			compatible = "mediatek,disp_aal0",
						"mediatek,mt6873-disp-aal";
			reg = <0 0x1400b000 0 0x1000>;
			interrupts = <GIC_SPI 260 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys CLK_MM_DISP_AAL0>;
			aal_dre3 = <&mdp_aal4>;
		};

		disp_gamma0: disp_gamma0@1400c000 {
			compatible = "mediatek,disp_gamma0",
						"mediatek,mt6873-disp-gamma";
			reg = <0 0x1400c000 0 0x1000>;
			interrupts = <GIC_SPI 261 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys CLK_MM_DISP_GAMMA0>;
		};

		disp_postmask0: disp_postmask0@1400d000 {
			compatible = "mediatek,disp_postmask0",
						"mediatek,mt6873-disp-postmask";
			reg = <0 0x1400d000 0 0x1000>;
			interrupts = <GIC_SPI 262 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys CLK_MM_DISP_POSTMASK0>;
			mediatek,larb = <&larb0>;
			mediatek,smi-id = <0>;
			iommus = <&iommu0 M4U_PORT_L0_DISP_POSTMASK0>;
		};

		disp_dither0: disp_dither0@1400e000 {
			compatible = "mediatek,disp_dither0",
						"mediatek,mt6873-disp-dither";
			reg = <0 0x1400e000 0 0x1000>;
			interrupts = <GIC_SPI 263 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys CLK_MM_DISP_DITHER0>;
		};

		disp_dsc_wrap: disp_dsc_wrap@1400f000 {
			compatible = "mediatek,disp_dsc_wrap",
						"mediatek,mt6873-disp-dsc";
			reg = <0 0x1400f000 0 0x1000>;
			interrupts = <GIC_SPI 264 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys  CLK_MM_DISP_DSC_WRAP0>;
		};

		mipi_tx_config0: mipi_tx_config@11e50000 {
			compatible = "mediatek,mipi_tx_config0",
						"mediatek,mt6873-mipi-tx";
			reg = <0 0x11e50000 0 0x1000>;
			clocks = <&clk26m>;
			#clock-cells = <0>;
			#phy-cells = <0>;
			clock-output-names = "mipi_tx0_pll";
		};

		dsi0: dsi@14010000 {
			compatible = "mediatek,dsi0",
						"mediatek,mt6873-dsi";
			reg = <0 0x14010000 0 0x1000>;
			interrupts = <GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys CLK_MM_DSI0>,
				<&mmsys CLK_MM_DSI_DSI0>,
				<&mipi_tx_config0>;
			clock-names = "engine", "digital", "hs";
			phys = <&mipi_tx_config0>;
			phy-names = "dphy";
		};

		disp_wdma0: disp_wdma0@14011000 {
			compatible = "mediatek,disp_wdma0",
						"mediatek,mt6873-disp-wdma";
			reg = <0 0x14011000 0 0x1000>;
			interrupts = <GIC_SPI 266 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys CLK_MM_DISP_WDMA0>;
			mediatek,larb = <&larb0>;
			mediatek,smi-id = <0>;
			iommus = <&iommu0 M4U_PORT_L0_DISP_WDMA0>;
		};

		disp_ufbc_wdma0@14012000 {
			compatible = "mediatek,disp_ufbc_wdma0";
			reg = <0 0x14012000 0 0x1000>;
			interrupts = <GIC_SPI 267 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larb = <&larb1>;
		};

		disp_ovl2_2l: disp_ovl2_2l@14014000 {
			compatible = "mediatek,disp_ovl2_2l",
						"mediatek,mt6873-disp-ovl";
			reg = <0 0x14014000 0 0x1000>;
			interrupts = <GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys CLK_MM_DISP_OVL2_2L>;
			mediatek,larb = <&larb1>;
			mediatek,smi-id = <1>;
			iommus = <&iommu0 M4U_PORT_L1_OVL_2L_RDMA2>,
				 <&iommu0 M4U_PORT_L1_OVL_2L_RDMA2_HDR>;
		};

		disp_rdma4: disp_rdma4@14015000 {
			compatible = "mediatek,disp_rdma4",
						"mediatek,mt6873-disp-rdma";
			reg = <0 0x14015000 0 0x1000>;
			interrupts = <GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys CLK_MM_DISP_RDMA4>;
			mediatek,larb = <&larb1>;
			mediatek,smi-id = <1>;
			iommus = <&iommu0 M4U_PORT_L0_DISP_RDMA0>;
		};

		dpi0@14016000 {
			compatible = "mediatek,dpi0";
			reg = <0 0x14016000 0 0x1000>;
			interrupts = <GIC_SPI 270 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		mdp_aal4: mdp_aal4@1401a000 {
			compatible = "mediatek,mdp_aal4",
						"mediatek,mt6873-dmdp-aal";
			reg = <0 0x1401a000 0 0x1000>;
			interrupts = <GIC_SPI 274 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys CLK_MM_MDP_AAL4>;
			clock-names = "DRE3_AAL0";
		};
	};

	dsi_te: dsi_te {
			compatible = "mediatek, dsi_te-eint";
			status = "disabled";
	};

	mtkfb: mtkfb@0 {
		compatible = "mediatek,mtkfb";
	};
};
