# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1 \
    name in_state_0_0_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_0_0_V_s \
    op interface \
    ports { in_state_0_0_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2 \
    name in_state_0_0_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_0_1_V_s \
    op interface \
    ports { in_state_0_0_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3 \
    name in_state_0_0_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_0_2_V_s \
    op interface \
    ports { in_state_0_0_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4 \
    name in_state_0_0_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_0_3_V_s \
    op interface \
    ports { in_state_0_0_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5 \
    name in_state_0_1_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_1_0_V_s \
    op interface \
    ports { in_state_0_1_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6 \
    name in_state_0_1_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_1_1_V_s \
    op interface \
    ports { in_state_0_1_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7 \
    name in_state_0_1_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_1_2_V_s \
    op interface \
    ports { in_state_0_1_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8 \
    name in_state_0_1_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_1_3_V_s \
    op interface \
    ports { in_state_0_1_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name in_state_0_2_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_2_0_V_s \
    op interface \
    ports { in_state_0_2_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name in_state_0_2_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_2_1_V_s \
    op interface \
    ports { in_state_0_2_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name in_state_0_2_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_2_2_V_s \
    op interface \
    ports { in_state_0_2_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name in_state_0_2_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_2_3_V_s \
    op interface \
    ports { in_state_0_2_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name in_state_0_3_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_3_0_V_s \
    op interface \
    ports { in_state_0_3_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name in_state_0_3_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_3_1_V_s \
    op interface \
    ports { in_state_0_3_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name in_state_0_3_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_3_2_V_s \
    op interface \
    ports { in_state_0_3_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name in_state_0_3_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_0_3_3_V_s \
    op interface \
    ports { in_state_0_3_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name in_state_1_0_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_0_0_V_s \
    op interface \
    ports { in_state_1_0_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name in_state_1_0_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_0_1_V_s \
    op interface \
    ports { in_state_1_0_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name in_state_1_0_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_0_2_V_s \
    op interface \
    ports { in_state_1_0_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name in_state_1_0_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_0_3_V_s \
    op interface \
    ports { in_state_1_0_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name in_state_1_1_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_1_0_V_s \
    op interface \
    ports { in_state_1_1_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name in_state_1_1_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_1_1_V_s \
    op interface \
    ports { in_state_1_1_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name in_state_1_1_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_1_2_V_s \
    op interface \
    ports { in_state_1_1_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name in_state_1_1_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_1_3_V_s \
    op interface \
    ports { in_state_1_1_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name in_state_1_2_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_2_0_V_s \
    op interface \
    ports { in_state_1_2_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name in_state_1_2_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_2_1_V_s \
    op interface \
    ports { in_state_1_2_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name in_state_1_2_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_2_2_V_s \
    op interface \
    ports { in_state_1_2_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name in_state_1_2_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_2_3_V_s \
    op interface \
    ports { in_state_1_2_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name in_state_1_3_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_3_0_V_s \
    op interface \
    ports { in_state_1_3_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name in_state_1_3_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_3_1_V_s \
    op interface \
    ports { in_state_1_3_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name in_state_1_3_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_3_2_V_s \
    op interface \
    ports { in_state_1_3_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name in_state_1_3_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_1_3_3_V_s \
    op interface \
    ports { in_state_1_3_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name in_state_2_0_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_0_0_V_s \
    op interface \
    ports { in_state_2_0_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name in_state_2_0_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_0_1_V_s \
    op interface \
    ports { in_state_2_0_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name in_state_2_0_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_0_2_V_s \
    op interface \
    ports { in_state_2_0_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name in_state_2_0_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_0_3_V_s \
    op interface \
    ports { in_state_2_0_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name in_state_2_1_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_1_0_V_s \
    op interface \
    ports { in_state_2_1_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name in_state_2_1_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_1_1_V_s \
    op interface \
    ports { in_state_2_1_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name in_state_2_1_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_1_2_V_s \
    op interface \
    ports { in_state_2_1_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name in_state_2_1_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_1_3_V_s \
    op interface \
    ports { in_state_2_1_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name in_state_2_2_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_2_0_V_s \
    op interface \
    ports { in_state_2_2_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name in_state_2_2_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_2_1_V_s \
    op interface \
    ports { in_state_2_2_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name in_state_2_2_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_2_2_V_s \
    op interface \
    ports { in_state_2_2_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name in_state_2_2_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_2_3_V_s \
    op interface \
    ports { in_state_2_2_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name in_state_2_3_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_3_0_V_s \
    op interface \
    ports { in_state_2_3_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name in_state_2_3_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_3_1_V_s \
    op interface \
    ports { in_state_2_3_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name in_state_2_3_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_3_2_V_s \
    op interface \
    ports { in_state_2_3_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name in_state_2_3_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_2_3_3_V_s \
    op interface \
    ports { in_state_2_3_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name in_state_3_0_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_0_0_V_s \
    op interface \
    ports { in_state_3_0_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name in_state_3_0_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_0_1_V_s \
    op interface \
    ports { in_state_3_0_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name in_state_3_0_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_0_2_V_s \
    op interface \
    ports { in_state_3_0_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name in_state_3_0_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_0_3_V_s \
    op interface \
    ports { in_state_3_0_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name in_state_3_1_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_1_0_V_s \
    op interface \
    ports { in_state_3_1_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name in_state_3_1_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_1_1_V_s \
    op interface \
    ports { in_state_3_1_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name in_state_3_1_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_1_2_V_s \
    op interface \
    ports { in_state_3_1_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name in_state_3_1_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_1_3_V_s \
    op interface \
    ports { in_state_3_1_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name in_state_3_2_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_2_0_V_s \
    op interface \
    ports { in_state_3_2_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name in_state_3_2_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_2_1_V_s \
    op interface \
    ports { in_state_3_2_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name in_state_3_2_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_2_2_V_s \
    op interface \
    ports { in_state_3_2_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name in_state_3_2_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_2_3_V_s \
    op interface \
    ports { in_state_3_2_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name in_state_3_3_0_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_3_0_V_s \
    op interface \
    ports { in_state_3_3_0_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name in_state_3_3_1_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_3_1_V_s \
    op interface \
    ports { in_state_3_3_1_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name in_state_3_3_2_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_3_2_V_s \
    op interface \
    ports { in_state_3_3_2_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name in_state_3_3_3_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_state_3_3_3_V_s \
    op interface \
    ports { in_state_3_3_3_V_s { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name sub_key_V_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sub_key_V_6 \
    op interface \
    ports { sub_key_V_6 { I 128 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_ready { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


