Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jun  9 12:00:01 2023
| Host         : LAPTOP-IT23Q15D running 64-bit major release  (build 9200)
| Command      : report_methodology -file display_methodology_drc_routed.rpt -pb display_methodology_drc_routed.pb -rpx display_methodology_drc_routed.rpx
| Design       : display
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 3
+--------+----------+------------------------------------------+------------+
| Rule   | Severity | Description                              | Violations |
+--------+----------+------------------------------------------+------------+
| HPDR-1 | Warning  | Port pin direction inconsistency         | 1          |
| XDCH-2 | Warning  | Same min and max delay values on IO port | 2          |
+--------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
HPDR-1#1 Warning
Port pin direction inconsistency  
Hierarchical port(pin) o_oled_sda direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (o_oled_sda) connected to this Port, but both were not found.
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'o_oled_scl' relative to clock i_clck for both max and min. Make sure this reflects the design intent.
set_output_delay -clock i_clck 0.000 [get_ports {o_oled_scl o_oled_sda}]
C:/git/git repositories/CHIP8-FPGA/constraints/Arty-A7-100-display.xdc (Line: 141)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'o_oled_sda' relative to clock i_clck for both max and min. Make sure this reflects the design intent.
set_output_delay -clock i_clck 0.000 [get_ports {o_oled_scl o_oled_sda}]
C:/git/git repositories/CHIP8-FPGA/constraints/Arty-A7-100-display.xdc (Line: 141)
Related violations: <none>


