// Seed: 2321072247
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input supply0 id_4
    , id_6
);
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wire id_2,
    output wand id_3
);
  assign id_3 = (id_0);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_2
  );
  assign modCall_1.id_3 = 0;
  tri id_5 = 1'b0;
  reg id_6;
  reg id_7;
  supply1 id_8;
  assign id_8 = 1;
  nor primCall (id_3, id_1, id_0);
  final
    #1 begin : LABEL_0
      id_5 = id_5;
    end
  assign id_7 = 1 - 1;
  always
  fork
    id_6 <= 1;
  join_none
  wire id_9;
  assign id_6 = 1 - id_0;
  assign id_7 = id_6;
  assign id_7 = id_6;
endmodule
