<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p902" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_902{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_902{left:500px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_902{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_902{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_902{left:283px;bottom:309px;letter-spacing:0.16px;word-spacing:0.49px;}
#t6_902{left:365px;bottom:309px;}
#t7_902{left:371px;bottom:309px;letter-spacing:0.14px;}
#t8_902{left:415px;bottom:309px;letter-spacing:0.18px;word-spacing:-0.02px;}
#t9_902{left:96px;bottom:262px;letter-spacing:0.13px;}
#ta_902{left:173px;bottom:262px;letter-spacing:0.17px;word-spacing:0.01px;}
#tb_902{left:96px;bottom:230px;letter-spacing:0.1px;word-spacing:-0.43px;}
#tc_902{left:96px;bottom:209px;letter-spacing:0.11px;word-spacing:-0.46px;}
#td_902{left:96px;bottom:187px;letter-spacing:0.13px;word-spacing:-0.47px;}
#te_902{left:121px;bottom:1026px;letter-spacing:0.13px;word-spacing:0.03px;}
#tf_902{left:210px;bottom:1026px;letter-spacing:0.1px;word-spacing:0.05px;}
#tg_902{left:300px;bottom:1026px;letter-spacing:0.13px;word-spacing:-0.06px;}
#th_902{left:389px;bottom:1026px;letter-spacing:0.13px;word-spacing:0.03px;}
#ti_902{left:479px;bottom:1026px;letter-spacing:0.1px;word-spacing:0.05px;}
#tj_902{left:568px;bottom:1026px;letter-spacing:0.13px;word-spacing:-0.06px;}
#tk_902{left:658px;bottom:1026px;letter-spacing:0.13px;word-spacing:0.03px;}
#tl_902{left:747px;bottom:1026px;letter-spacing:0.1px;word-spacing:0.05px;}
#tm_902{left:248px;bottom:984px;letter-spacing:-0.1px;}
#tn_902{left:459px;bottom:987px;letter-spacing:0.14px;}
#to_902{left:503.1px;bottom:980.6px;letter-spacing:-1.07px;}
#tp_902{left:535px;bottom:984px;letter-spacing:-0.1px;}
#tq_902{left:655px;bottom:984px;letter-spacing:-0.1px;}
#tr_902{left:732px;bottom:984px;letter-spacing:-0.1px;}
#ts_902{left:821px;bottom:984px;}
#tt_902{left:390px;bottom:929px;letter-spacing:-0.09px;}
#tu_902{left:821px;bottom:929px;}
#tv_902{left:411px;bottom:874px;letter-spacing:-0.1px;}
#tw_902{left:817px;bottom:874px;letter-spacing:-0.16px;}
#tx_902{left:415px;bottom:819px;letter-spacing:-0.18px;}
#ty_902{left:817px;bottom:819px;letter-spacing:-0.16px;}
#tz_902{left:99px;bottom:756px;letter-spacing:0.13px;}
#t10_902{left:154px;bottom:756px;letter-spacing:0.12px;}
#t11_902{left:209px;bottom:756px;letter-spacing:0.13px;}
#t12_902{left:361px;bottom:756px;letter-spacing:0.12px;}
#t13_902{left:99px;bottom:735px;}
#t14_902{left:154px;bottom:735px;letter-spacing:0.13px;}
#t15_902{left:209px;bottom:735px;letter-spacing:0.12px;}
#t16_902{left:361px;bottom:735px;letter-spacing:0.1px;}
#t17_902{left:99px;bottom:713px;}
#t18_902{left:154px;bottom:713px;letter-spacing:0.13px;}
#t19_902{left:209px;bottom:713px;letter-spacing:0.12px;}
#t1a_902{left:361px;bottom:713px;letter-spacing:0.08px;word-spacing:0.05px;}
#t1b_902{left:99px;bottom:692px;letter-spacing:0.15px;}
#t1c_902{left:154px;bottom:692px;letter-spacing:-0.06px;}
#t1d_902{left:361px;bottom:692px;letter-spacing:0.13px;}
#t1e_902{left:99px;bottom:660px;}
#t1f_902{left:154px;bottom:660px;}
#t1g_902{left:209px;bottom:660px;letter-spacing:-0.8px;}
#t1h_902{left:361px;bottom:670px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1i_902{left:361px;bottom:649px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1j_902{left:99px;bottom:539px;}
#t1k_902{left:154px;bottom:539px;letter-spacing:0.13px;}
#t1l_902{left:209px;bottom:539px;letter-spacing:0.18px;}
#t1m_902{left:361px;bottom:628px;letter-spacing:0.1px;word-spacing:0.02px;}
#t1n_902{left:99px;bottom:429px;letter-spacing:0.15px;}
#t1o_902{left:209px;bottom:429px;letter-spacing:0.12px;}
#t1p_902{left:361px;bottom:429px;letter-spacing:0.07px;word-spacing:0.07px;}
#t1q_902{left:99px;bottom:408px;letter-spacing:0.14px;}
#t1r_902{left:209px;bottom:408px;letter-spacing:0.11px;}
#t1s_902{left:361px;bottom:408px;letter-spacing:0.1px;word-spacing:0.04px;}
#t1t_902{left:99px;bottom:386px;letter-spacing:0.13px;}
#t1u_902{left:209px;bottom:386px;letter-spacing:0.13px;}
#t1v_902{left:361px;bottom:386px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1w_902{left:99px;bottom:356px;letter-spacing:0.13px;}
#t1x_902{left:209px;bottom:356px;letter-spacing:0.07px;}
#t1y_902{left:361px;bottom:365px;letter-spacing:0.07px;word-spacing:0.02px;}
#t1z_902{left:361px;bottom:346px;letter-spacing:0.09px;word-spacing:0.02px;}
#t20_902{left:389px;bottom:610px;}
#t21_902{left:417px;bottom:610px;letter-spacing:0.1px;word-spacing:0.04px;}
#t22_902{left:389px;bottom:589px;}
#t23_902{left:417px;bottom:589px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t24_902{left:389px;bottom:567px;}
#t25_902{left:417px;bottom:567px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t26_902{left:389px;bottom:546px;}
#t27_902{left:417px;bottom:546px;letter-spacing:0.18px;}
#t28_902{left:389px;bottom:525px;}
#t29_902{left:417px;bottom:525px;letter-spacing:0.12px;}
#t2a_902{left:389px;bottom:503px;}
#t2b_902{left:417px;bottom:503px;letter-spacing:0.12px;}
#t2c_902{left:389px;bottom:482px;}
#t2d_902{left:417px;bottom:482px;letter-spacing:0.12px;}
#t2e_902{left:389px;bottom:460px;}
#t2f_902{left:417px;bottom:460px;letter-spacing:0.13px;word-spacing:0.04px;}
#t2g_902{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_902{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_902{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_902{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_902{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s5_902{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_902{font-size:15px;font-family:TimesNewRoman_61y;color:#000;}
.s7_902{font-size:17px;font-family:TimesNewRoman_61y;color:#000;}
.s8_902{font-size:12px;font-family:TimesNewRoman_61y;color:#000;}
.s9_902{font-size:14px;font-family:TimesNewRoman_61y;color:#000;}
.sa_902{font-size:15px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.sb_902{font-size:18px;font-family:Arial_62w;color:#00AB00;}
.t.m0_902{transform:matrix(0,-1,1,0,0,0);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts902" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg902Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg902" style="-webkit-user-select: none;"><object width="935" height="1210" data="902/902.svg" type="image/svg+xml" id="pdf902" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_902" class="t s1_902">447 </span><span id="t2_902" class="t s2_902">Software Debug and Performance Resources </span>
<span id="t3_902" class="t s1_902">AMD64 Technology </span><span id="t4_902" class="t s1_902">24593—Rev. 3.41—June 2023 </span>
<span id="t5_902" class="t s3_902">Figure 13</span><span id="t6_902" class="t s4_902">-</span><span id="t7_902" class="t s3_902">33. </span><span id="t8_902" class="t s3_902">DCache Miss Event Record </span>
<span id="t9_902" class="t s3_902">13.4.2.5 </span><span id="ta_902" class="t s3_902">CPU Clocks not Halted </span>
<span id="tb_902" class="t s5_902">LWP decrements the event counter each clock cycle that the CPU is not in a halted state (due to </span>
<span id="tc_902" class="t s5_902">STPCLK or a HLT instruction). When the counter becomes negative, it stores a generic event record </span>
<span id="td_902" class="t s5_902">with an EventId of 5. This counter varies in real-time frequency as the core clock frequency changes. </span>
<span id="te_902" class="t s6_902">Byte 7 </span><span id="tf_902" class="t s6_902">Byte 6 </span><span id="tg_902" class="t s6_902">Byte 5 </span><span id="th_902" class="t s6_902">Byte 4 </span><span id="ti_902" class="t s6_902">Byte 3 </span><span id="tj_902" class="t s6_902">Byte 2 </span><span id="tk_902" class="t s6_902">Byte 1 </span><span id="tl_902" class="t s6_902">Byte 0 </span>
<span id="tm_902" class="t s7_902">Latency </span><span id="tn_902" class="t s8_902">SRC </span>
<span id="to_902" class="t m0_902 s9_902">DAV </span>
<span id="tp_902" class="t s7_902">Reserved </span><span id="tq_902" class="t s7_902">CoreId </span><span id="tr_902" class="t s7_902">EventId=4 </span><span id="ts_902" class="t s7_902">0 </span>
<span id="tt_902" class="t s7_902">InstructionAddress </span><span id="tu_902" class="t s7_902">8 </span>
<span id="tv_902" class="t s7_902">DataAddress </span><span id="tw_902" class="t s7_902">16 </span>
<span id="tx_902" class="t s7_902">TimeStamp </span><span id="ty_902" class="t s7_902">24 </span>
<span id="tz_902" class="t sa_902">Bytes </span><span id="t10_902" class="t sa_902">Bits </span><span id="t11_902" class="t sa_902">Field </span><span id="t12_902" class="t sa_902">Description </span>
<span id="t13_902" class="t s6_902">0 </span><span id="t14_902" class="t s6_902">7:0 </span><span id="t15_902" class="t s6_902">EventId </span><span id="t16_902" class="t s6_902">Event identifier = 4 </span>
<span id="t17_902" class="t s6_902">1 </span><span id="t18_902" class="t s6_902">7:0 </span><span id="t19_902" class="t s6_902">CoreId </span><span id="t1a_902" class="t s6_902">CPU identifier from LWP_CFG </span>
<span id="t1b_902" class="t s6_902">2–3 </span><span id="t1c_902" class="t s6_902">11:0 </span><span id="t1d_902" class="t s6_902">Reserved </span>
<span id="t1e_902" class="t s6_902">3 </span><span id="t1f_902" class="t s6_902">4 </span><span id="t1g_902" class="t s6_902">DAV </span>
<span id="t1h_902" class="t s6_902">1—DataAddress is valid </span>
<span id="t1i_902" class="t s6_902">0—Address is unavailable </span>
<span id="t1j_902" class="t s6_902">3 </span><span id="t1k_902" class="t s6_902">5:7 </span><span id="t1l_902" class="t s6_902">SRC </span>
<span id="t1m_902" class="t s6_902">Data source for the requested data </span>
<span id="t1n_902" class="t s6_902">7–4 </span><span id="t1o_902" class="t s6_902">Latency </span><span id="t1p_902" class="t s6_902">Total latency of cache miss (in cycles) </span>
<span id="t1q_902" class="t s6_902">15–8 </span><span id="t1r_902" class="t s6_902">InstructionAddress </span><span id="t1s_902" class="t s6_902">Instruction address </span>
<span id="t1t_902" class="t s6_902">23–16 </span><span id="t1u_902" class="t s6_902">DataAddress </span><span id="t1v_902" class="t s6_902">Address of memory reference (if flag bit 28 = 1) </span>
<span id="t1w_902" class="t s6_902">31–24 </span><span id="t1x_902" class="t s6_902">TimeStamp </span>
<span id="t1y_902" class="t s6_902">Performance Time Stamp Counter value if LWP was started with </span>
<span id="t1z_902" class="t s6_902">LWPCB.Flags.PTSC = 1, zero otherwise. </span>
<span id="t20_902" class="t s6_902">0 </span><span id="t21_902" class="t s6_902">No valid status </span>
<span id="t22_902" class="t s6_902">1 </span><span id="t23_902" class="t s6_902">Local L3 cache </span>
<span id="t24_902" class="t s6_902">2 </span><span id="t25_902" class="t s6_902">Remote CPU or L3 cache </span>
<span id="t26_902" class="t s6_902">3 </span><span id="t27_902" class="t s6_902">DRAM </span>
<span id="t28_902" class="t s6_902">4 </span><span id="t29_902" class="t s6_902">Reserved (for Remote cache) </span>
<span id="t2a_902" class="t s6_902">5 </span><span id="t2b_902" class="t s6_902">Reserved </span>
<span id="t2c_902" class="t s6_902">6 </span><span id="t2d_902" class="t s6_902">Reserved </span>
<span id="t2e_902" class="t s6_902">7 </span><span id="t2f_902" class="t s6_902">Other (MMIO/Config/PCI/APIC) </span>
<span id="t2g_902" class="t sb_902">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
