
Projet_hipp_fonctionnel_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d37c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000760  0800d50c  0800d50c  0001d50c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800dc6c  0800dc6c  0001dc6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800dc70  0800dc70  0001dc70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000114  20000000  0800dc74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00009d38  20000114  0800dd88  00020114  2**2
                  ALLOC
  7 ._user_heap_stack 00008000  20009e4c  0800dd88  00029e4c  2**0
                  ALLOC
  8 .ARM.attributes 0000002a  00000000  00000000  00020114  2**0
                  CONTENTS, READONLY
  9 .debug_info   000142d5  00000000  00000000  0002013e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00003be5  00000000  00000000  00034413  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000012d8  00000000  00000000  00037ff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00001128  00000000  00000000  000392d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0001edd1  00000000  00000000  0003a3f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0002233c  00000000  00000000  000591c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0009c6cf  00000000  00000000  0007b505  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  00117bd4  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000057fc  00000000  00000000  00117c24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000114 	.word	0x20000114
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d4f4 	.word	0x0800d4f4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000118 	.word	0x20000118
 80001cc:	0800d4f4 	.word	0x0800d4f4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_frsub>:
 8000270:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__addsf3>
 8000276:	bf00      	nop

08000278 <__aeabi_fsub>:
 8000278:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800027c <__addsf3>:
 800027c:	0042      	lsls	r2, r0, #1
 800027e:	bf1f      	itttt	ne
 8000280:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000284:	ea92 0f03 	teqne	r2, r3
 8000288:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800028c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000290:	d06a      	beq.n	8000368 <__addsf3+0xec>
 8000292:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000296:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800029a:	bfc1      	itttt	gt
 800029c:	18d2      	addgt	r2, r2, r3
 800029e:	4041      	eorgt	r1, r0
 80002a0:	4048      	eorgt	r0, r1
 80002a2:	4041      	eorgt	r1, r0
 80002a4:	bfb8      	it	lt
 80002a6:	425b      	neglt	r3, r3
 80002a8:	2b19      	cmp	r3, #25
 80002aa:	bf88      	it	hi
 80002ac:	4770      	bxhi	lr
 80002ae:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80002b2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002b6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80002ba:	bf18      	it	ne
 80002bc:	4240      	negne	r0, r0
 80002be:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002c2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80002c6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80002ca:	bf18      	it	ne
 80002cc:	4249      	negne	r1, r1
 80002ce:	ea92 0f03 	teq	r2, r3
 80002d2:	d03f      	beq.n	8000354 <__addsf3+0xd8>
 80002d4:	f1a2 0201 	sub.w	r2, r2, #1
 80002d8:	fa41 fc03 	asr.w	ip, r1, r3
 80002dc:	eb10 000c 	adds.w	r0, r0, ip
 80002e0:	f1c3 0320 	rsb	r3, r3, #32
 80002e4:	fa01 f103 	lsl.w	r1, r1, r3
 80002e8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80002ec:	d502      	bpl.n	80002f4 <__addsf3+0x78>
 80002ee:	4249      	negs	r1, r1
 80002f0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80002f4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80002f8:	d313      	bcc.n	8000322 <__addsf3+0xa6>
 80002fa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80002fe:	d306      	bcc.n	800030e <__addsf3+0x92>
 8000300:	0840      	lsrs	r0, r0, #1
 8000302:	ea4f 0131 	mov.w	r1, r1, rrx
 8000306:	f102 0201 	add.w	r2, r2, #1
 800030a:	2afe      	cmp	r2, #254	; 0xfe
 800030c:	d251      	bcs.n	80003b2 <__addsf3+0x136>
 800030e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000312:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000316:	bf08      	it	eq
 8000318:	f020 0001 	biceq.w	r0, r0, #1
 800031c:	ea40 0003 	orr.w	r0, r0, r3
 8000320:	4770      	bx	lr
 8000322:	0049      	lsls	r1, r1, #1
 8000324:	eb40 0000 	adc.w	r0, r0, r0
 8000328:	3a01      	subs	r2, #1
 800032a:	bf28      	it	cs
 800032c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000330:	d2ed      	bcs.n	800030e <__addsf3+0x92>
 8000332:	fab0 fc80 	clz	ip, r0
 8000336:	f1ac 0c08 	sub.w	ip, ip, #8
 800033a:	ebb2 020c 	subs.w	r2, r2, ip
 800033e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000342:	bfaa      	itet	ge
 8000344:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000348:	4252      	neglt	r2, r2
 800034a:	4318      	orrge	r0, r3
 800034c:	bfbc      	itt	lt
 800034e:	40d0      	lsrlt	r0, r2
 8000350:	4318      	orrlt	r0, r3
 8000352:	4770      	bx	lr
 8000354:	f092 0f00 	teq	r2, #0
 8000358:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800035c:	bf06      	itte	eq
 800035e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000362:	3201      	addeq	r2, #1
 8000364:	3b01      	subne	r3, #1
 8000366:	e7b5      	b.n	80002d4 <__addsf3+0x58>
 8000368:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800036c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000370:	bf18      	it	ne
 8000372:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000376:	d021      	beq.n	80003bc <__addsf3+0x140>
 8000378:	ea92 0f03 	teq	r2, r3
 800037c:	d004      	beq.n	8000388 <__addsf3+0x10c>
 800037e:	f092 0f00 	teq	r2, #0
 8000382:	bf08      	it	eq
 8000384:	4608      	moveq	r0, r1
 8000386:	4770      	bx	lr
 8000388:	ea90 0f01 	teq	r0, r1
 800038c:	bf1c      	itt	ne
 800038e:	2000      	movne	r0, #0
 8000390:	4770      	bxne	lr
 8000392:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000396:	d104      	bne.n	80003a2 <__addsf3+0x126>
 8000398:	0040      	lsls	r0, r0, #1
 800039a:	bf28      	it	cs
 800039c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80003a0:	4770      	bx	lr
 80003a2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80003a6:	bf3c      	itt	cc
 80003a8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80003ac:	4770      	bxcc	lr
 80003ae:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80003b2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80003b6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003ba:	4770      	bx	lr
 80003bc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80003c0:	bf16      	itet	ne
 80003c2:	4608      	movne	r0, r1
 80003c4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80003c8:	4601      	movne	r1, r0
 80003ca:	0242      	lsls	r2, r0, #9
 80003cc:	bf06      	itte	eq
 80003ce:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80003d2:	ea90 0f01 	teqeq	r0, r1
 80003d6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80003da:	4770      	bx	lr

080003dc <__aeabi_ui2f>:
 80003dc:	f04f 0300 	mov.w	r3, #0
 80003e0:	e004      	b.n	80003ec <__aeabi_i2f+0x8>
 80003e2:	bf00      	nop

080003e4 <__aeabi_i2f>:
 80003e4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80003e8:	bf48      	it	mi
 80003ea:	4240      	negmi	r0, r0
 80003ec:	ea5f 0c00 	movs.w	ip, r0
 80003f0:	bf08      	it	eq
 80003f2:	4770      	bxeq	lr
 80003f4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80003f8:	4601      	mov	r1, r0
 80003fa:	f04f 0000 	mov.w	r0, #0
 80003fe:	e01c      	b.n	800043a <__aeabi_l2f+0x2a>

08000400 <__aeabi_ul2f>:
 8000400:	ea50 0201 	orrs.w	r2, r0, r1
 8000404:	bf08      	it	eq
 8000406:	4770      	bxeq	lr
 8000408:	f04f 0300 	mov.w	r3, #0
 800040c:	e00a      	b.n	8000424 <__aeabi_l2f+0x14>
 800040e:	bf00      	nop

08000410 <__aeabi_l2f>:
 8000410:	ea50 0201 	orrs.w	r2, r0, r1
 8000414:	bf08      	it	eq
 8000416:	4770      	bxeq	lr
 8000418:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800041c:	d502      	bpl.n	8000424 <__aeabi_l2f+0x14>
 800041e:	4240      	negs	r0, r0
 8000420:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000424:	ea5f 0c01 	movs.w	ip, r1
 8000428:	bf02      	ittt	eq
 800042a:	4684      	moveq	ip, r0
 800042c:	4601      	moveq	r1, r0
 800042e:	2000      	moveq	r0, #0
 8000430:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000434:	bf08      	it	eq
 8000436:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800043a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800043e:	fabc f28c 	clz	r2, ip
 8000442:	3a08      	subs	r2, #8
 8000444:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000448:	db10      	blt.n	800046c <__aeabi_l2f+0x5c>
 800044a:	fa01 fc02 	lsl.w	ip, r1, r2
 800044e:	4463      	add	r3, ip
 8000450:	fa00 fc02 	lsl.w	ip, r0, r2
 8000454:	f1c2 0220 	rsb	r2, r2, #32
 8000458:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800045c:	fa20 f202 	lsr.w	r2, r0, r2
 8000460:	eb43 0002 	adc.w	r0, r3, r2
 8000464:	bf08      	it	eq
 8000466:	f020 0001 	biceq.w	r0, r0, #1
 800046a:	4770      	bx	lr
 800046c:	f102 0220 	add.w	r2, r2, #32
 8000470:	fa01 fc02 	lsl.w	ip, r1, r2
 8000474:	f1c2 0220 	rsb	r2, r2, #32
 8000478:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800047c:	fa21 f202 	lsr.w	r2, r1, r2
 8000480:	eb43 0002 	adc.w	r0, r3, r2
 8000484:	bf08      	it	eq
 8000486:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800048a:	4770      	bx	lr

0800048c <__aeabi_fmul>:
 800048c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000490:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000494:	bf1e      	ittt	ne
 8000496:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800049a:	ea92 0f0c 	teqne	r2, ip
 800049e:	ea93 0f0c 	teqne	r3, ip
 80004a2:	d06f      	beq.n	8000584 <__aeabi_fmul+0xf8>
 80004a4:	441a      	add	r2, r3
 80004a6:	ea80 0c01 	eor.w	ip, r0, r1
 80004aa:	0240      	lsls	r0, r0, #9
 80004ac:	bf18      	it	ne
 80004ae:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80004b2:	d01e      	beq.n	80004f2 <__aeabi_fmul+0x66>
 80004b4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80004b8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80004bc:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80004c0:	fba0 3101 	umull	r3, r1, r0, r1
 80004c4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80004c8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80004cc:	bf3e      	ittt	cc
 80004ce:	0049      	lslcc	r1, r1, #1
 80004d0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80004d4:	005b      	lslcc	r3, r3, #1
 80004d6:	ea40 0001 	orr.w	r0, r0, r1
 80004da:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80004de:	2afd      	cmp	r2, #253	; 0xfd
 80004e0:	d81d      	bhi.n	800051e <__aeabi_fmul+0x92>
 80004e2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80004e6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80004ea:	bf08      	it	eq
 80004ec:	f020 0001 	biceq.w	r0, r0, #1
 80004f0:	4770      	bx	lr
 80004f2:	f090 0f00 	teq	r0, #0
 80004f6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80004fa:	bf08      	it	eq
 80004fc:	0249      	lsleq	r1, r1, #9
 80004fe:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000502:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000506:	3a7f      	subs	r2, #127	; 0x7f
 8000508:	bfc2      	ittt	gt
 800050a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800050e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000512:	4770      	bxgt	lr
 8000514:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000518:	f04f 0300 	mov.w	r3, #0
 800051c:	3a01      	subs	r2, #1
 800051e:	dc5d      	bgt.n	80005dc <__aeabi_fmul+0x150>
 8000520:	f112 0f19 	cmn.w	r2, #25
 8000524:	bfdc      	itt	le
 8000526:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800052a:	4770      	bxle	lr
 800052c:	f1c2 0200 	rsb	r2, r2, #0
 8000530:	0041      	lsls	r1, r0, #1
 8000532:	fa21 f102 	lsr.w	r1, r1, r2
 8000536:	f1c2 0220 	rsb	r2, r2, #32
 800053a:	fa00 fc02 	lsl.w	ip, r0, r2
 800053e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000542:	f140 0000 	adc.w	r0, r0, #0
 8000546:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800054a:	bf08      	it	eq
 800054c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000550:	4770      	bx	lr
 8000552:	f092 0f00 	teq	r2, #0
 8000556:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800055a:	bf02      	ittt	eq
 800055c:	0040      	lsleq	r0, r0, #1
 800055e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000562:	3a01      	subeq	r2, #1
 8000564:	d0f9      	beq.n	800055a <__aeabi_fmul+0xce>
 8000566:	ea40 000c 	orr.w	r0, r0, ip
 800056a:	f093 0f00 	teq	r3, #0
 800056e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000572:	bf02      	ittt	eq
 8000574:	0049      	lsleq	r1, r1, #1
 8000576:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800057a:	3b01      	subeq	r3, #1
 800057c:	d0f9      	beq.n	8000572 <__aeabi_fmul+0xe6>
 800057e:	ea41 010c 	orr.w	r1, r1, ip
 8000582:	e78f      	b.n	80004a4 <__aeabi_fmul+0x18>
 8000584:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000588:	ea92 0f0c 	teq	r2, ip
 800058c:	bf18      	it	ne
 800058e:	ea93 0f0c 	teqne	r3, ip
 8000592:	d00a      	beq.n	80005aa <__aeabi_fmul+0x11e>
 8000594:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000598:	bf18      	it	ne
 800059a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800059e:	d1d8      	bne.n	8000552 <__aeabi_fmul+0xc6>
 80005a0:	ea80 0001 	eor.w	r0, r0, r1
 80005a4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80005a8:	4770      	bx	lr
 80005aa:	f090 0f00 	teq	r0, #0
 80005ae:	bf17      	itett	ne
 80005b0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80005b4:	4608      	moveq	r0, r1
 80005b6:	f091 0f00 	teqne	r1, #0
 80005ba:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80005be:	d014      	beq.n	80005ea <__aeabi_fmul+0x15e>
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d101      	bne.n	80005ca <__aeabi_fmul+0x13e>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	d10f      	bne.n	80005ea <__aeabi_fmul+0x15e>
 80005ca:	ea93 0f0c 	teq	r3, ip
 80005ce:	d103      	bne.n	80005d8 <__aeabi_fmul+0x14c>
 80005d0:	024b      	lsls	r3, r1, #9
 80005d2:	bf18      	it	ne
 80005d4:	4608      	movne	r0, r1
 80005d6:	d108      	bne.n	80005ea <__aeabi_fmul+0x15e>
 80005d8:	ea80 0001 	eor.w	r0, r0, r1
 80005dc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80005e0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80005e4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80005e8:	4770      	bx	lr
 80005ea:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80005ee:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80005f2:	4770      	bx	lr

080005f4 <__aeabi_fdiv>:
 80005f4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80005fc:	bf1e      	ittt	ne
 80005fe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000602:	ea92 0f0c 	teqne	r2, ip
 8000606:	ea93 0f0c 	teqne	r3, ip
 800060a:	d069      	beq.n	80006e0 <__aeabi_fdiv+0xec>
 800060c:	eba2 0203 	sub.w	r2, r2, r3
 8000610:	ea80 0c01 	eor.w	ip, r0, r1
 8000614:	0249      	lsls	r1, r1, #9
 8000616:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800061a:	d037      	beq.n	800068c <__aeabi_fdiv+0x98>
 800061c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000620:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000624:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000628:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800062c:	428b      	cmp	r3, r1
 800062e:	bf38      	it	cc
 8000630:	005b      	lslcc	r3, r3, #1
 8000632:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000636:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800063a:	428b      	cmp	r3, r1
 800063c:	bf24      	itt	cs
 800063e:	1a5b      	subcs	r3, r3, r1
 8000640:	ea40 000c 	orrcs.w	r0, r0, ip
 8000644:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000648:	bf24      	itt	cs
 800064a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800064e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000652:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000656:	bf24      	itt	cs
 8000658:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800065c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000660:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000664:	bf24      	itt	cs
 8000666:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800066a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800066e:	011b      	lsls	r3, r3, #4
 8000670:	bf18      	it	ne
 8000672:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000676:	d1e0      	bne.n	800063a <__aeabi_fdiv+0x46>
 8000678:	2afd      	cmp	r2, #253	; 0xfd
 800067a:	f63f af50 	bhi.w	800051e <__aeabi_fmul+0x92>
 800067e:	428b      	cmp	r3, r1
 8000680:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000684:	bf08      	it	eq
 8000686:	f020 0001 	biceq.w	r0, r0, #1
 800068a:	4770      	bx	lr
 800068c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000690:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000694:	327f      	adds	r2, #127	; 0x7f
 8000696:	bfc2      	ittt	gt
 8000698:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800069c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80006a0:	4770      	bxgt	lr
 80006a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80006a6:	f04f 0300 	mov.w	r3, #0
 80006aa:	3a01      	subs	r2, #1
 80006ac:	e737      	b.n	800051e <__aeabi_fmul+0x92>
 80006ae:	f092 0f00 	teq	r2, #0
 80006b2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80006b6:	bf02      	ittt	eq
 80006b8:	0040      	lsleq	r0, r0, #1
 80006ba:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80006be:	3a01      	subeq	r2, #1
 80006c0:	d0f9      	beq.n	80006b6 <__aeabi_fdiv+0xc2>
 80006c2:	ea40 000c 	orr.w	r0, r0, ip
 80006c6:	f093 0f00 	teq	r3, #0
 80006ca:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80006ce:	bf02      	ittt	eq
 80006d0:	0049      	lsleq	r1, r1, #1
 80006d2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80006d6:	3b01      	subeq	r3, #1
 80006d8:	d0f9      	beq.n	80006ce <__aeabi_fdiv+0xda>
 80006da:	ea41 010c 	orr.w	r1, r1, ip
 80006de:	e795      	b.n	800060c <__aeabi_fdiv+0x18>
 80006e0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80006e4:	ea92 0f0c 	teq	r2, ip
 80006e8:	d108      	bne.n	80006fc <__aeabi_fdiv+0x108>
 80006ea:	0242      	lsls	r2, r0, #9
 80006ec:	f47f af7d 	bne.w	80005ea <__aeabi_fmul+0x15e>
 80006f0:	ea93 0f0c 	teq	r3, ip
 80006f4:	f47f af70 	bne.w	80005d8 <__aeabi_fmul+0x14c>
 80006f8:	4608      	mov	r0, r1
 80006fa:	e776      	b.n	80005ea <__aeabi_fmul+0x15e>
 80006fc:	ea93 0f0c 	teq	r3, ip
 8000700:	d104      	bne.n	800070c <__aeabi_fdiv+0x118>
 8000702:	024b      	lsls	r3, r1, #9
 8000704:	f43f af4c 	beq.w	80005a0 <__aeabi_fmul+0x114>
 8000708:	4608      	mov	r0, r1
 800070a:	e76e      	b.n	80005ea <__aeabi_fmul+0x15e>
 800070c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000710:	bf18      	it	ne
 8000712:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000716:	d1ca      	bne.n	80006ae <__aeabi_fdiv+0xba>
 8000718:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800071c:	f47f af5c 	bne.w	80005d8 <__aeabi_fmul+0x14c>
 8000720:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000724:	f47f af3c 	bne.w	80005a0 <__aeabi_fmul+0x114>
 8000728:	e75f      	b.n	80005ea <__aeabi_fmul+0x15e>
 800072a:	bf00      	nop

0800072c <__aeabi_f2iz>:
 800072c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000730:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000734:	d30f      	bcc.n	8000756 <__aeabi_f2iz+0x2a>
 8000736:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800073a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800073e:	d90d      	bls.n	800075c <__aeabi_f2iz+0x30>
 8000740:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000744:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000748:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800074c:	fa23 f002 	lsr.w	r0, r3, r2
 8000750:	bf18      	it	ne
 8000752:	4240      	negne	r0, r0
 8000754:	4770      	bx	lr
 8000756:	f04f 0000 	mov.w	r0, #0
 800075a:	4770      	bx	lr
 800075c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000760:	d101      	bne.n	8000766 <__aeabi_f2iz+0x3a>
 8000762:	0242      	lsls	r2, r0, #9
 8000764:	d105      	bne.n	8000772 <__aeabi_f2iz+0x46>
 8000766:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800076a:	bf08      	it	eq
 800076c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000770:	4770      	bx	lr
 8000772:	f04f 0000 	mov.w	r0, #0
 8000776:	4770      	bx	lr

08000778 <DEMO_accelerometer_close>:
	BSP_ACCELERO_output_on_opendrain();
	//BSP_ACCELERO_WakeUp();
	DEMO_ACCELERO_SetPorts(PORTS_FOR_LCD);
}

void DEMO_accelerometer_close(void) {
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
	DEMO_ACCELERO_SetPorts(PORTS_FOR_ACCELERO);
 800077c:	2000      	movs	r0, #0
 800077e:	f000 f80b 	bl	8000798 <DEMO_ACCELERO_SetPorts>
	BSP_ACCELERO_Init();
 8000782:	f000 fdd3 	bl	800132c <BSP_ACCELERO_Init>
	BSP_ACCELERO_output_on_opendrain();
 8000786:	f000 fe5d 	bl	8001444 <BSP_ACCELERO_output_on_opendrain>
	BSP_ACCELERO_DeInit();
 800078a:	f000 fe81 	bl	8001490 <BSP_ACCELERO_DeInit>
	DEMO_ACCELERO_SetPorts(PORTS_FOR_LCD);
 800078e:	2001      	movs	r0, #1
 8000790:	f000 f802 	bl	8000798 <DEMO_ACCELERO_SetPorts>
}
 8000794:	bf00      	nop
 8000796:	bd80      	pop	{r7, pc}

08000798 <DEMO_ACCELERO_SetPorts>:

/** @brief	Configure les ports du GPIO pour l'ecran LCD ou l'accelerometre
 * @func	void DEMO_ACCELERO_SetPorts(accelero_or_lcd_e accelero_or_lcd)
 * @param 	accelero_or_lcd element de l'enumeration accelero_or_lcd_e(peut etre PORTS_FOR_ACCELERO ou PORTS_FOR_LCD)
 */
void DEMO_ACCELERO_SetPorts(accelero_or_lcd_e accelero_or_lcd) {
 8000798:	b580      	push	{r7, lr}
 800079a:	b084      	sub	sp, #16
 800079c:	af02      	add	r7, sp, #8
 800079e:	4603      	mov	r3, r0
 80007a0:	71fb      	strb	r3, [r7, #7]
	if (accelero_or_lcd == PORTS_FOR_ACCELERO) {
 80007a2:	79fb      	ldrb	r3, [r7, #7]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d114      	bne.n	80007d2 <DEMO_ACCELERO_SetPorts+0x3a>
		BSP_GPIO_PinCfg(GPIOA, (GPIO_PIN_6 | GPIO_PIN_7), GPIO_MODE_AF_PP,
 80007a8:	2305      	movs	r3, #5
 80007aa:	9301      	str	r3, [sp, #4]
 80007ac:	2301      	movs	r3, #1
 80007ae:	9300      	str	r3, [sp, #0]
 80007b0:	2302      	movs	r3, #2
 80007b2:	2202      	movs	r2, #2
 80007b4:	21c0      	movs	r1, #192	; 0xc0
 80007b6:	4813      	ldr	r0, [pc, #76]	; (8000804 <DEMO_ACCELERO_SetPorts+0x6c>)
 80007b8:	f001 f840 	bl	800183c <BSP_GPIO_PinCfg>
				GPIO_PULLDOWN, GPIO_SPEED_MEDIUM, DISCOVERY_SPIx_AF);
		BSP_GPIO_PinCfg(GPIOE, GPIO_PIN_3, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL,
 80007bc:	2300      	movs	r3, #0
 80007be:	9301      	str	r3, [sp, #4]
 80007c0:	2302      	movs	r3, #2
 80007c2:	9300      	str	r3, [sp, #0]
 80007c4:	2300      	movs	r3, #0
 80007c6:	2201      	movs	r2, #1
 80007c8:	2108      	movs	r1, #8
 80007ca:	480f      	ldr	r0, [pc, #60]	; (8000808 <DEMO_ACCELERO_SetPorts+0x70>)
 80007cc:	f001 f836 	bl	800183c <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLDOWN,
				GPIO_SPEED_MEDIUM, GPIO_AF13_DCMI);
		BSP_GPIO_PinCfg(GPIOE, GPIO_PIN_3, GPIO_MODE_AF_PP, GPIO_NOPULL,
				GPIO_SPEED_FAST, GPIO_AF12_FSMC);
	}
}
 80007d0:	e013      	b.n	80007fa <DEMO_ACCELERO_SetPorts+0x62>
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLDOWN,
 80007d2:	230d      	movs	r3, #13
 80007d4:	9301      	str	r3, [sp, #4]
 80007d6:	2301      	movs	r3, #1
 80007d8:	9300      	str	r3, [sp, #0]
 80007da:	2302      	movs	r3, #2
 80007dc:	2202      	movs	r2, #2
 80007de:	2140      	movs	r1, #64	; 0x40
 80007e0:	4808      	ldr	r0, [pc, #32]	; (8000804 <DEMO_ACCELERO_SetPorts+0x6c>)
 80007e2:	f001 f82b 	bl	800183c <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOE, GPIO_PIN_3, GPIO_MODE_AF_PP, GPIO_NOPULL,
 80007e6:	230c      	movs	r3, #12
 80007e8:	9301      	str	r3, [sp, #4]
 80007ea:	2302      	movs	r3, #2
 80007ec:	9300      	str	r3, [sp, #0]
 80007ee:	2300      	movs	r3, #0
 80007f0:	2202      	movs	r2, #2
 80007f2:	2108      	movs	r1, #8
 80007f4:	4804      	ldr	r0, [pc, #16]	; (8000808 <DEMO_ACCELERO_SetPorts+0x70>)
 80007f6:	f001 f821 	bl	800183c <BSP_GPIO_PinCfg>
}
 80007fa:	bf00      	nop
 80007fc:	3708      	adds	r7, #8
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	40020000 	.word	0x40020000
 8000808:	40021000 	.word	0x40021000

0800080c <NVIC_EnableIRQ>:

	 The function enables a device-specific interrupt in the NVIC interrupt controller.

	 \param [in]      IRQn  External interrupt number. Value cannot be negative.
	 */
	__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) {
 800080c:	b480      	push	{r7}
 800080e:	b083      	sub	sp, #12
 8000810:	af00      	add	r7, sp, #0
 8000812:	4603      	mov	r3, r0
 8000814:	71fb      	strb	r3, [r7, #7]
		/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
		NVIC->ISER[(uint32_t) ((int32_t) IRQn) >> 5] = (uint32_t) (1
				<< ((uint32_t) ((int32_t) IRQn) & (uint32_t) 0x1F)); /* enable interrupt */
 8000816:	79fb      	ldrb	r3, [r7, #7]
 8000818:	f003 031f 	and.w	r3, r3, #31
 800081c:	2201      	movs	r2, #1
 800081e:	fa02 f103 	lsl.w	r1, r2, r3
		NVIC->ISER[(uint32_t) ((int32_t) IRQn) >> 5] = (uint32_t) (1
 8000822:	4a05      	ldr	r2, [pc, #20]	; (8000838 <NVIC_EnableIRQ+0x2c>)
 8000824:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000828:	095b      	lsrs	r3, r3, #5
 800082a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
 800082e:	bf00      	nop
 8000830:	370c      	adds	r7, #12
 8000832:	46bd      	mov	sp, r7
 8000834:	bc80      	pop	{r7}
 8000836:	4770      	bx	lr
 8000838:	e000e100 	.word	0xe000e100

0800083c <Camera_init>:
 * @brief  initialize (private function)
 * @func int CameraToSRAM_init(void)
 * @param  None
 * @retval None
 */
static void Camera_init(void) {
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
	Delay(10);
 8000840:	200a      	movs	r0, #10
 8000842:	f001 fcc3 	bl	80021cc <Delay>
	DCMI_Control_IO_Init();
 8000846:	f002 fc13 	bl	8003070 <DCMI_Control_IO_Init>
	Delay(10);
 800084a:	200a      	movs	r0, #10
 800084c:	f001 fcbe 	bl	80021cc <Delay>
}
 8000850:	bf00      	nop
 8000852:	bd80      	pop	{r7, pc}

08000854 <Camera_reset>:

/**
 * @brief  Reset de la camera
 *	@func void Camera_reset(void)
 */
void Camera_reset(void) {
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
	DCMI_OV9655_hardware_reset();
 8000858:	f002 fc4a 	bl	80030f0 <DCMI_OV9655_hardware_reset>
}
 800085c:	bf00      	nop
 800085e:	bd80      	pop	{r7, pc}

08000860 <Camera_statemachine>:
 * @brief  Machine a etat qui copie l'image en RAM et l'envoie sur le LCD...
 * @func void statemachine (void)
 * @param  None
 * @retval
 */
running_e Camera_statemachine(bool_e ask_for_finish, CAMERA_mode_e mode) {
 8000860:	b580      	push	{r7, lr}
 8000862:	b094      	sub	sp, #80	; 0x50
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
 8000868:	460b      	mov	r3, r1
 800086a:	70fb      	strb	r3, [r7, #3]
		IDLE,
		CLOSE
	} state_e;
	static bool_e asked_for_finish = FALSE;
	static state_e state = INIT;
	running_e ret = IN_PROGRESS;
 800086c:	2300      	movs	r3, #0
 800086e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	char text[30];

	if (ask_for_finish)
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	2b00      	cmp	r3, #0
 8000876:	d002      	beq.n	800087e <Camera_statemachine+0x1e>
		asked_for_finish = TRUE;
 8000878:	4b8b      	ldr	r3, [pc, #556]	; (8000aa8 <Camera_statemachine+0x248>)
 800087a:	2201      	movs	r2, #1
 800087c:	601a      	str	r2, [r3, #0]
	switch (state) {
 800087e:	4b8b      	ldr	r3, [pc, #556]	; (8000aac <Camera_statemachine+0x24c>)
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	2b08      	cmp	r3, #8
 8000884:	f200 8102 	bhi.w	8000a8c <Camera_statemachine+0x22c>
 8000888:	a201      	add	r2, pc, #4	; (adr r2, 8000890 <Camera_statemachine+0x30>)
 800088a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800088e:	bf00      	nop
 8000890:	080008b5 	.word	0x080008b5
 8000894:	080008e9 	.word	0x080008e9
 8000898:	080008fd 	.word	0x080008fd
 800089c:	08000915 	.word	0x08000915
 80008a0:	08000979 	.word	0x08000979
 80008a4:	080009a1 	.word	0x080009a1
 80008a8:	080009af 	.word	0x080009af
 80008ac:	08000a69 	.word	0x08000a69
 80008b0:	08000a79 	.word	0x08000a79
	case INIT:

		asked_for_finish = FALSE;
 80008b4:	4b7c      	ldr	r3, [pc, #496]	; (8000aa8 <Camera_statemachine+0x248>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	601a      	str	r2, [r3, #0]
		sprintf(text, "Initialize camera...");
 80008ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80008be:	497c      	ldr	r1, [pc, #496]	; (8000ab0 <Camera_statemachine+0x250>)
 80008c0:	4618      	mov	r0, r3
 80008c2:	f00c f815 	bl	800c8f0 <siprintf>
		Camera_init();
 80008c6:	f7ff ffb9 	bl	800083c <Camera_init>
		if (DCMI_OV9655Config(mode) == 0x00)
 80008ca:	78fb      	ldrb	r3, [r7, #3]
 80008cc:	4618      	mov	r0, r3
 80008ce:	f000 f8ff 	bl	8000ad0 <DCMI_OV9655Config>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d103      	bne.n	80008e0 <Camera_statemachine+0x80>
			state = CAMERA_ENABLE;
 80008d8:	4b74      	ldr	r3, [pc, #464]	; (8000aac <Camera_statemachine+0x24c>)
 80008da:	2203      	movs	r2, #3
 80008dc:	701a      	strb	r2, [r3, #0]
		else
			state = FAIL_TO_INIT_CAMERA;
		break;
 80008de:	e0dc      	b.n	8000a9a <Camera_statemachine+0x23a>
			state = FAIL_TO_INIT_CAMERA;
 80008e0:	4b72      	ldr	r3, [pc, #456]	; (8000aac <Camera_statemachine+0x24c>)
 80008e2:	2201      	movs	r2, #1
 80008e4:	701a      	strb	r2, [r3, #0]
		break;
 80008e6:	e0d8      	b.n	8000a9a <Camera_statemachine+0x23a>
	case FAIL_TO_INIT_CAMERA:
		sprintf(text, "Fail to initialize camera");
 80008e8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80008ec:	4971      	ldr	r1, [pc, #452]	; (8000ab4 <Camera_statemachine+0x254>)
 80008ee:	4618      	mov	r0, r3
 80008f0:	f00b fffe 	bl	800c8f0 <siprintf>
		state = IDLE;
 80008f4:	4b6d      	ldr	r3, [pc, #436]	; (8000aac <Camera_statemachine+0x24c>)
 80008f6:	2207      	movs	r2, #7
 80008f8:	701a      	strb	r2, [r3, #0]
		break;
 80008fa:	e0ce      	b.n	8000a9a <Camera_statemachine+0x23a>
	case WAIT_DETECTION:
		if (asked_for_finish)
 80008fc:	4b6a      	ldr	r3, [pc, #424]	; (8000aa8 <Camera_statemachine+0x248>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	2b00      	cmp	r3, #0
 8000902:	d003      	beq.n	800090c <Camera_statemachine+0xac>
			state = CLOSE;
 8000904:	4b69      	ldr	r3, [pc, #420]	; (8000aac <Camera_statemachine+0x24c>)
 8000906:	2208      	movs	r2, #8
 8000908:	701a      	strb	r2, [r3, #0]
		else
			state = CAMERA_ENABLE;
		break;
 800090a:	e0c6      	b.n	8000a9a <Camera_statemachine+0x23a>
			state = CAMERA_ENABLE;
 800090c:	4b67      	ldr	r3, [pc, #412]	; (8000aac <Camera_statemachine+0x24c>)
 800090e:	2203      	movs	r2, #3
 8000910:	701a      	strb	r2, [r3, #0]
		break;
 8000912:	e0c2      	b.n	8000a9a <Camera_statemachine+0x23a>

	case CAMERA_ENABLE:
		if (mode == MODE_CAMERA_TO_SRAM)
 8000914:	78fb      	ldrb	r3, [r7, #3]
 8000916:	2b00      	cmp	r3, #0
 8000918:	d102      	bne.n	8000920 <Camera_statemachine+0xc0>
			NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800091a:	2039      	movs	r0, #57	; 0x39
 800091c:	f7ff ff76 	bl	800080c <NVIC_EnableIRQ>

		__HAL_DCMI_ENABLE(&DCMI_HandleStructure);
 8000920:	4b65      	ldr	r3, [pc, #404]	; (8000ab8 <Camera_statemachine+0x258>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	681a      	ldr	r2, [r3, #0]
 8000926:	4b64      	ldr	r3, [pc, #400]	; (8000ab8 <Camera_statemachine+0x258>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800092e:	601a      	str	r2, [r3, #0]
		__HAL_DMA_ENABLE(&DMA_HandleStructure);
 8000930:	4b62      	ldr	r3, [pc, #392]	; (8000abc <Camera_statemachine+0x25c>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	681a      	ldr	r2, [r3, #0]
 8000936:	4b61      	ldr	r3, [pc, #388]	; (8000abc <Camera_statemachine+0x25c>)
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	f042 0201 	orr.w	r2, r2, #1
 800093e:	601a      	str	r2, [r3, #0]

		if (mode == MODE_CAMERA_TO_SRAM) {
 8000940:	78fb      	ldrb	r3, [r7, #3]
 8000942:	2b00      	cmp	r3, #0
 8000944:	d107      	bne.n	8000956 <Camera_statemachine+0xf6>
			if (HAL_DCMI_Start_DMA(&DCMI_HandleStructure, DCMI_MODE_CONTINUOUS,
 8000946:	4a5e      	ldr	r2, [pc, #376]	; (8000ac0 <Camera_statemachine+0x260>)
 8000948:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800094c:	2100      	movs	r1, #0
 800094e:	485a      	ldr	r0, [pc, #360]	; (8000ab8 <Camera_statemachine+0x258>)
 8000950:	f003 ff1e 	bl	8004790 <HAL_DCMI_Start_DMA>
 8000954:	e005      	b.n	8000962 <Camera_statemachine+0x102>
					(uint32_t) dma_buffer, SIZE_DMA_TAB / 4) != HAL_OK) {
				// Erreur à gérer
			}
		} else {
			if (HAL_DCMI_Start_DMA(&DCMI_HandleStructure, DCMI_MODE_CONTINUOUS,FSMC_LCD_ADDRESS, 1) != HAL_OK) {
 8000956:	2301      	movs	r3, #1
 8000958:	4a5a      	ldr	r2, [pc, #360]	; (8000ac4 <Camera_statemachine+0x264>)
 800095a:	2100      	movs	r1, #0
 800095c:	4856      	ldr	r0, [pc, #344]	; (8000ab8 <Camera_statemachine+0x258>)
 800095e:	f003 ff17 	bl	8004790 <HAL_DCMI_Start_DMA>
				// Erreur à gérer
			}
		}

		if (mode == MODE_CAMERA_TO_SRAM)
 8000962:	78fb      	ldrb	r3, [r7, #3]
 8000964:	2b00      	cmp	r3, #0
 8000966:	d103      	bne.n	8000970 <Camera_statemachine+0x110>
			state = WAIT_FULL_TAB;
 8000968:	4b50      	ldr	r3, [pc, #320]	; (8000aac <Camera_statemachine+0x24c>)
 800096a:	2204      	movs	r2, #4
 800096c:	701a      	strb	r2, [r3, #0]
		else
			state = IDLE;

		break;
 800096e:	e094      	b.n	8000a9a <Camera_statemachine+0x23a>
			state = IDLE;
 8000970:	4b4e      	ldr	r3, [pc, #312]	; (8000aac <Camera_statemachine+0x24c>)
 8000972:	2207      	movs	r2, #7
 8000974:	701a      	strb	r2, [r3, #0]
		break;
 8000976:	e090      	b.n	8000a9a <Camera_statemachine+0x23a>

	case WAIT_FULL_TAB:
		if (asked_for_finish) {
 8000978:	4b4b      	ldr	r3, [pc, #300]	; (8000aa8 <Camera_statemachine+0x248>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	2b00      	cmp	r3, #0
 800097e:	d003      	beq.n	8000988 <Camera_statemachine+0x128>
			state = CLOSE;
 8000980:	4b4a      	ldr	r3, [pc, #296]	; (8000aac <Camera_statemachine+0x24c>)
 8000982:	2208      	movs	r2, #8
 8000984:	701a      	strb	r2, [r3, #0]
		} else if (img_ready) {
			img_ready = FALSE;
			state = CAMERA_DISABLE;
		}
		break;
 8000986:	e085      	b.n	8000a94 <Camera_statemachine+0x234>
		} else if (img_ready) {
 8000988:	4b4f      	ldr	r3, [pc, #316]	; (8000ac8 <Camera_statemachine+0x268>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	2b00      	cmp	r3, #0
 800098e:	f000 8081 	beq.w	8000a94 <Camera_statemachine+0x234>
			img_ready = FALSE;
 8000992:	4b4d      	ldr	r3, [pc, #308]	; (8000ac8 <Camera_statemachine+0x268>)
 8000994:	2200      	movs	r2, #0
 8000996:	601a      	str	r2, [r3, #0]
			state = CAMERA_DISABLE;
 8000998:	4b44      	ldr	r3, [pc, #272]	; (8000aac <Camera_statemachine+0x24c>)
 800099a:	2205      	movs	r2, #5
 800099c:	701a      	strb	r2, [r3, #0]
		break;
 800099e:	e079      	b.n	8000a94 <Camera_statemachine+0x234>

	case CAMERA_DISABLE:
		HAL_DCMI_Stop(&DCMI_HandleStructure);
 80009a0:	4845      	ldr	r0, [pc, #276]	; (8000ab8 <Camera_statemachine+0x258>)
 80009a2:	f003 ff7f 	bl	80048a4 <HAL_DCMI_Stop>
		state = DATA_SENDING;
 80009a6:	4b41      	ldr	r3, [pc, #260]	; (8000aac <Camera_statemachine+0x24c>)
 80009a8:	2206      	movs	r2, #6
 80009aa:	701a      	strb	r2, [r3, #0]
		break;
 80009ac:	e075      	b.n	8000a9a <Camera_statemachine+0x23a>

	case DATA_SENDING:
		;
		uint16_t x, y;
		uint16_t index=0;
 80009ae:	2300      	movs	r3, #0
 80009b0:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
		uint8_t compteur = 0;
 80009b4:	2300      	movs	r3, #0
 80009b6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		uint8_t data[32];

		for (y = 0; y < 240; y++) {
 80009ba:	2300      	movs	r3, #0
 80009bc:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80009c0:	e044      	b.n	8000a4c <Camera_statemachine+0x1ec>
			for (x = 0; x < 320; x++) {
 80009c2:	2300      	movs	r3, #0
 80009c4:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 80009c8:	e036      	b.n	8000a38 <Camera_statemachine+0x1d8>
				data[compteur]=dma_buffer[index + 1];
 80009ca:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80009ce:	1c5a      	adds	r2, r3, #1
 80009d0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80009d4:	493a      	ldr	r1, [pc, #232]	; (8000ac0 <Camera_statemachine+0x260>)
 80009d6:	5c8a      	ldrb	r2, [r1, r2]
 80009d8:	b2d2      	uxtb	r2, r2
 80009da:	3350      	adds	r3, #80	; 0x50
 80009dc:	443b      	add	r3, r7
 80009de:	f803 2c48 	strb.w	r2, [r3, #-72]
				data[compteur+1]=dma_buffer[index];
 80009e2:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 80009e6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80009ea:	3301      	adds	r3, #1
 80009ec:	4934      	ldr	r1, [pc, #208]	; (8000ac0 <Camera_statemachine+0x260>)
 80009ee:	5c8a      	ldrb	r2, [r1, r2]
 80009f0:	b2d2      	uxtb	r2, r2
 80009f2:	3350      	adds	r3, #80	; 0x50
 80009f4:	443b      	add	r3, r7
 80009f6:	f803 2c48 	strb.w	r2, [r3, #-72]
				compteur+=2;
 80009fa:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80009fe:	3302      	adds	r3, #2
 8000a00:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				index+=2;
 8000a04:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8000a08:	3302      	adds	r3, #2
 8000a0a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
				if(compteur==32 && test==1)
 8000a0e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000a12:	2b20      	cmp	r3, #32
 8000a14:	d10b      	bne.n	8000a2e <Camera_statemachine+0x1ce>
 8000a16:	4b2d      	ldr	r3, [pc, #180]	; (8000acc <Camera_statemachine+0x26c>)
 8000a18:	781b      	ldrb	r3, [r3, #0]
 8000a1a:	2b01      	cmp	r3, #1
 8000a1c:	d107      	bne.n	8000a2e <Camera_statemachine+0x1ce>
				{
					if(nrf24_Transmit(data) == 1)
 8000a1e:	f107 0308 	add.w	r3, r7, #8
 8000a22:	4618      	mov	r0, r3
 8000a24:	f000 fc42 	bl	80012ac <nrf24_Transmit>
					{

					}
					compteur=0;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			for (x = 0; x < 320; x++) {
 8000a2e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8000a32:	3301      	adds	r3, #1
 8000a34:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8000a38:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8000a3c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000a40:	d3c3      	bcc.n	80009ca <Camera_statemachine+0x16a>
		for (y = 0; y < 240; y++) {
 8000a42:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8000a46:	3301      	adds	r3, #1
 8000a48:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8000a4c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8000a50:	2bef      	cmp	r3, #239	; 0xef
 8000a52:	d9b6      	bls.n	80009c2 <Camera_statemachine+0x162>
				}

				//printf("%d",U16FROMU8(dma_buffer[2 * index + 1],dma_buffer[2 * index]));
			}
		}
		test=0;
 8000a54:	4b1d      	ldr	r3, [pc, #116]	; (8000acc <Camera_statemachine+0x26c>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	701a      	strb	r2, [r3, #0]
		Delay(10);
 8000a5a:	200a      	movs	r0, #10
 8000a5c:	f001 fbb6 	bl	80021cc <Delay>
		state = WAIT_DETECTION;
 8000a60:	4b12      	ldr	r3, [pc, #72]	; (8000aac <Camera_statemachine+0x24c>)
 8000a62:	2202      	movs	r2, #2
 8000a64:	701a      	strb	r2, [r3, #0]
		break;
 8000a66:	e018      	b.n	8000a9a <Camera_statemachine+0x23a>
	case IDLE:
		if (asked_for_finish)
 8000a68:	4b0f      	ldr	r3, [pc, #60]	; (8000aa8 <Camera_statemachine+0x248>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d013      	beq.n	8000a98 <Camera_statemachine+0x238>
			state = CLOSE;
 8000a70:	4b0e      	ldr	r3, [pc, #56]	; (8000aac <Camera_statemachine+0x24c>)
 8000a72:	2208      	movs	r2, #8
 8000a74:	701a      	strb	r2, [r3, #0]
		break;
 8000a76:	e00f      	b.n	8000a98 <Camera_statemachine+0x238>
	case CLOSE:
		HAL_DCMI_Stop(&DCMI_HandleStructure);
 8000a78:	480f      	ldr	r0, [pc, #60]	; (8000ab8 <Camera_statemachine+0x258>)
 8000a7a:	f003 ff13 	bl	80048a4 <HAL_DCMI_Stop>
		ret = END_OK;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
		state = INIT;
 8000a84:	4b09      	ldr	r3, [pc, #36]	; (8000aac <Camera_statemachine+0x24c>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	701a      	strb	r2, [r3, #0]
		break;
 8000a8a:	e006      	b.n	8000a9a <Camera_statemachine+0x23a>
	default:
		state = INIT;
 8000a8c:	4b07      	ldr	r3, [pc, #28]	; (8000aac <Camera_statemachine+0x24c>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	701a      	strb	r2, [r3, #0]
		break;
 8000a92:	e002      	b.n	8000a9a <Camera_statemachine+0x23a>
		break;
 8000a94:	bf00      	nop
 8000a96:	e000      	b.n	8000a9a <Camera_statemachine+0x23a>
		break;
 8000a98:	bf00      	nop

	}
	return ret;
 8000a9a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	3750      	adds	r7, #80	; 0x50
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	20009804 	.word	0x20009804
 8000aac:	20009808 	.word	0x20009808
 8000ab0:	0800d50c 	.word	0x0800d50c
 8000ab4:	0800d524 	.word	0x0800d524
 8000ab8:	20009738 	.word	0x20009738
 8000abc:	20009778 	.word	0x20009778
 8000ac0:	20000130 	.word	0x20000130
 8000ac4:	60100000 	.word	0x60100000
 8000ac8:	20009730 	.word	0x20009730
 8000acc:	20000000 	.word	0x20000000

08000ad0 <DCMI_OV9655Config>:
 *	@func uint8_t DCMI_OV9655Config(void)
 * @param  None
 * @retval 0x00 Camera module configured correctly
 *         0xFF Camera module configuration failed
 */
uint8_t DCMI_OV9655Config(CAMERA_mode_e mode) {
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b082      	sub	sp, #8
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	71fb      	strb	r3, [r7, #7]
	/* I2C1 will be used for OV9655 camera configuration */
	I2C1_Config();
 8000ada:	f000 f82b 	bl	8000b34 <I2C1_Config>

	/* Reset and check the presence of the OV9655 camera module */
	if (DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x12, 0x80)) {
 8000ade:	2280      	movs	r2, #128	; 0x80
 8000ae0:	2112      	movs	r1, #18
 8000ae2:	2060      	movs	r0, #96	; 0x60
 8000ae4:	f000 f9bc 	bl	8000e60 <DCMI_SingleRandomWrite>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <DCMI_OV9655Config+0x22>
		return (0xFF);
 8000aee:	23ff      	movs	r3, #255	; 0xff
 8000af0:	e01b      	b.n	8000b2a <DCMI_OV9655Config+0x5a>
	}

	/* OV9655 Camera size setup */
	if (mode == MODE_CAMERA_TO_LCD)
 8000af2:	79fb      	ldrb	r3, [r7, #7]
 8000af4:	2b01      	cmp	r3, #1
 8000af6:	d102      	bne.n	8000afe <DCMI_OV9655Config+0x2e>
		DCMI_OV9655_QVGASizeSetup();	//240*320
 8000af8:	f002 fb22 	bl	8003140 <DCMI_OV9655_QVGASizeSetup>
 8000afc:	e001      	b.n	8000b02 <DCMI_OV9655Config+0x32>
	else
		DCMI_OV9655_QQVGASizeSetup();	//120*160
 8000afe:	f002 ffcc 	bl	8003a9a <DCMI_OV9655_QQVGASizeSetup>
	/* Set the RGB565 mode */
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, OV9655_COM7, 0x63);
 8000b02:	2263      	movs	r2, #99	; 0x63
 8000b04:	2112      	movs	r1, #18
 8000b06:	2060      	movs	r0, #96	; 0x60
 8000b08:	f000 f9aa 	bl	8000e60 <DCMI_SingleRandomWrite>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, OV9655_COM15, 0x10);
 8000b0c:	2210      	movs	r2, #16
 8000b0e:	2140      	movs	r1, #64	; 0x40
 8000b10:	2060      	movs	r0, #96	; 0x60
 8000b12:	f000 f9a5 	bl	8000e60 <DCMI_SingleRandomWrite>

	/* Invert the HRef signal*/
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, OV9655_COM10, 0x08);
 8000b16:	2208      	movs	r2, #8
 8000b18:	2115      	movs	r1, #21
 8000b1a:	2060      	movs	r0, #96	; 0x60
 8000b1c:	f000 f9a0 	bl	8000e60 <DCMI_SingleRandomWrite>

	/* Configure the DCMI to interface with the OV9655 camera module */
	DCMI_Config(mode);
 8000b20:	79fb      	ldrb	r3, [r7, #7]
 8000b22:	4618      	mov	r0, r3
 8000b24:	f000 f864 	bl	8000bf0 <DCMI_Config>

	return (0x00);
 8000b28:	2300      	movs	r3, #0
}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	3708      	adds	r7, #8
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
	...

08000b34 <I2C1_Config>:
 * @brief  Configures the I2C1 used for OV9655 camera module configuration.
 * @func void I2C1_Config(void)
 * @param  None
 * @retval None
 */
void I2C1_Config(void) {
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b084      	sub	sp, #16
 8000b38:	af02      	add	r7, sp, #8

	I2C_HandleStructure.Instance = I2C1;
 8000b3a:	4b29      	ldr	r3, [pc, #164]	; (8000be0 <I2C1_Config+0xac>)
 8000b3c:	4a29      	ldr	r2, [pc, #164]	; (8000be4 <I2C1_Config+0xb0>)
 8000b3e:	601a      	str	r2, [r3, #0]
	/* I2C1 clock enable */
	__HAL_RCC_I2C1_CLK_ENABLE();
 8000b40:	4b29      	ldr	r3, [pc, #164]	; (8000be8 <I2C1_Config+0xb4>)
 8000b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b44:	4a28      	ldr	r2, [pc, #160]	; (8000be8 <I2C1_Config+0xb4>)
 8000b46:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b4a:	6413      	str	r3, [r2, #64]	; 0x40
 8000b4c:	4b26      	ldr	r3, [pc, #152]	; (8000be8 <I2C1_Config+0xb4>)
 8000b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b54:	607b      	str	r3, [r7, #4]
 8000b56:	687b      	ldr	r3, [r7, #4]
	/* GPIOB clock enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000b58:	4b23      	ldr	r3, [pc, #140]	; (8000be8 <I2C1_Config+0xb4>)
 8000b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b5c:	4a22      	ldr	r2, [pc, #136]	; (8000be8 <I2C1_Config+0xb4>)
 8000b5e:	f043 0302 	orr.w	r3, r3, #2
 8000b62:	6313      	str	r3, [r2, #48]	; 0x30
 8000b64:	4b20      	ldr	r3, [pc, #128]	; (8000be8 <I2C1_Config+0xb4>)
 8000b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b68:	f003 0302 	and.w	r3, r3, #2
 8000b6c:	603b      	str	r3, [r7, #0]
 8000b6e:	683b      	ldr	r3, [r7, #0]

	/* Connect I2C1 pins to AF4 ************************************************/
	/* Configure I2C1 GPIOs *****************************************************/
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_8 | GPIO_PIN_9, GPIO_MODE_AF_OD,
 8000b70:	2304      	movs	r3, #4
 8000b72:	9301      	str	r3, [sp, #4]
 8000b74:	2300      	movs	r3, #0
 8000b76:	9300      	str	r3, [sp, #0]
 8000b78:	2300      	movs	r3, #0
 8000b7a:	2212      	movs	r2, #18
 8000b7c:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000b80:	481a      	ldr	r0, [pc, #104]	; (8000bec <I2C1_Config+0xb8>)
 8000b82:	f000 fe5b 	bl	800183c <BSP_GPIO_PinCfg>
			GPIO_NOPULL, GPIO_SPEED_LOW, GPIO_AF4_I2C1);

	/* Configure I2C1 ***********************************************************/
	/* I2C DeInit */
	if (HAL_I2C_DeInit(&I2C_HandleStructure) != HAL_OK) {
 8000b86:	4816      	ldr	r0, [pc, #88]	; (8000be0 <I2C1_Config+0xac>)
 8000b88:	f008 fcc6 	bl	8009518 <HAL_I2C_DeInit>
		// Erreur à gérer
	}
	/* Enable the I2C peripheral */
	__HAL_I2C_ENABLE(&I2C_HandleStructure);
 8000b8c:	4b14      	ldr	r3, [pc, #80]	; (8000be0 <I2C1_Config+0xac>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	681a      	ldr	r2, [r3, #0]
 8000b92:	4b13      	ldr	r3, [pc, #76]	; (8000be0 <I2C1_Config+0xac>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	f042 0201 	orr.w	r2, r2, #1
 8000b9a:	601a      	str	r2, [r3, #0]

	/* Set the I2C structure parameters */
	I2C_HandleStructure.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b9c:	4b10      	ldr	r3, [pc, #64]	; (8000be0 <I2C1_Config+0xac>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	615a      	str	r2, [r3, #20]
	I2C_HandleStructure.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ba2:	4b0f      	ldr	r3, [pc, #60]	; (8000be0 <I2C1_Config+0xac>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	609a      	str	r2, [r3, #8]
	I2C_HandleStructure.Init.OwnAddress1 = 0xFE;
 8000ba8:	4b0d      	ldr	r3, [pc, #52]	; (8000be0 <I2C1_Config+0xac>)
 8000baa:	22fe      	movs	r2, #254	; 0xfe
 8000bac:	60da      	str	r2, [r3, #12]
	I2C_HandleStructure.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bae:	4b0c      	ldr	r3, [pc, #48]	; (8000be0 <I2C1_Config+0xac>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	61da      	str	r2, [r3, #28]
	I2C_HandleStructure.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000bb4:	4b0a      	ldr	r3, [pc, #40]	; (8000be0 <I2C1_Config+0xac>)
 8000bb6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000bba:	611a      	str	r2, [r3, #16]
	I2C_HandleStructure.Init.ClockSpeed = 30000;
 8000bbc:	4b08      	ldr	r3, [pc, #32]	; (8000be0 <I2C1_Config+0xac>)
 8000bbe:	f247 5230 	movw	r2, #30000	; 0x7530
 8000bc2:	605a      	str	r2, [r3, #4]
	I2C_HandleStructure.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bc4:	4b06      	ldr	r3, [pc, #24]	; (8000be0 <I2C1_Config+0xac>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	621a      	str	r2, [r3, #32]
	I2C_HandleStructure.Init.OwnAddress2 = 0xFE; ///----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 8000bca:	4b05      	ldr	r3, [pc, #20]	; (8000be0 <I2C1_Config+0xac>)
 8000bcc:	22fe      	movs	r2, #254	; 0xfe
 8000bce:	619a      	str	r2, [r3, #24]

	/* Initialize the I2C peripheral w/ selected parameters */
	if (HAL_I2C_Init(&I2C_HandleStructure) != HAL_OK) {
 8000bd0:	4803      	ldr	r0, [pc, #12]	; (8000be0 <I2C1_Config+0xac>)
 8000bd2:	f008 fbc7 	bl	8009364 <HAL_I2C_Init>
		// Erreur à gérer
	}
}
 8000bd6:	bf00      	nop
 8000bd8:	3708      	adds	r7, #8
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	200097c8 	.word	0x200097c8
 8000be4:	40005400 	.word	0x40005400
 8000be8:	40023800 	.word	0x40023800
 8000bec:	40020400 	.word	0x40020400

08000bf0 <DCMI_Config>:
 * @brief  Configures the DCMI to interface with the OV9655 camera module.
 * @func void DCMI_Config(void)
 * @param  None
 * @retval None
 */
void DCMI_Config(CAMERA_mode_e mode) {
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b08a      	sub	sp, #40	; 0x28
 8000bf4:	af02      	add	r7, sp, #8
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	71fb      	strb	r3, [r7, #7]
	/* Enable DCMI GPIOs clocks */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000bfa:	4b80      	ldr	r3, [pc, #512]	; (8000dfc <DCMI_Config+0x20c>)
 8000bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfe:	4a7f      	ldr	r2, [pc, #508]	; (8000dfc <DCMI_Config+0x20c>)
 8000c00:	f043 0301 	orr.w	r3, r3, #1
 8000c04:	6313      	str	r3, [r2, #48]	; 0x30
 8000c06:	4b7d      	ldr	r3, [pc, #500]	; (8000dfc <DCMI_Config+0x20c>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0a:	f003 0301 	and.w	r3, r3, #1
 8000c0e:	61fb      	str	r3, [r7, #28]
 8000c10:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000c12:	4b7a      	ldr	r3, [pc, #488]	; (8000dfc <DCMI_Config+0x20c>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c16:	4a79      	ldr	r2, [pc, #484]	; (8000dfc <DCMI_Config+0x20c>)
 8000c18:	f043 0302 	orr.w	r3, r3, #2
 8000c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c1e:	4b77      	ldr	r3, [pc, #476]	; (8000dfc <DCMI_Config+0x20c>)
 8000c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c22:	f003 0302 	and.w	r3, r3, #2
 8000c26:	61bb      	str	r3, [r7, #24]
 8000c28:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000c2a:	4b74      	ldr	r3, [pc, #464]	; (8000dfc <DCMI_Config+0x20c>)
 8000c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c2e:	4a73      	ldr	r2, [pc, #460]	; (8000dfc <DCMI_Config+0x20c>)
 8000c30:	f043 0304 	orr.w	r3, r3, #4
 8000c34:	6313      	str	r3, [r2, #48]	; 0x30
 8000c36:	4b71      	ldr	r3, [pc, #452]	; (8000dfc <DCMI_Config+0x20c>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3a:	f003 0304 	and.w	r3, r3, #4
 8000c3e:	617b      	str	r3, [r7, #20]
 8000c40:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000c42:	4b6e      	ldr	r3, [pc, #440]	; (8000dfc <DCMI_Config+0x20c>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c46:	4a6d      	ldr	r2, [pc, #436]	; (8000dfc <DCMI_Config+0x20c>)
 8000c48:	f043 0310 	orr.w	r3, r3, #16
 8000c4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c4e:	4b6b      	ldr	r3, [pc, #428]	; (8000dfc <DCMI_Config+0x20c>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c52:	f003 0310 	and.w	r3, r3, #16
 8000c56:	613b      	str	r3, [r7, #16]
 8000c58:	693b      	ldr	r3, [r7, #16]

	/* Enable DCMI clock */
	__HAL_RCC_DCMI_CLK_ENABLE();
 8000c5a:	4b68      	ldr	r3, [pc, #416]	; (8000dfc <DCMI_Config+0x20c>)
 8000c5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c5e:	4a67      	ldr	r2, [pc, #412]	; (8000dfc <DCMI_Config+0x20c>)
 8000c60:	f043 0301 	orr.w	r3, r3, #1
 8000c64:	6353      	str	r3, [r2, #52]	; 0x34
 8000c66:	4b65      	ldr	r3, [pc, #404]	; (8000dfc <DCMI_Config+0x20c>)
 8000c68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c6a:	f003 0301 	and.w	r3, r3, #1
 8000c6e:	60fb      	str	r3, [r7, #12]
 8000c70:	68fb      	ldr	r3, [r7, #12]

	/* DCMI GPIO configuration **************************************************/
	/* D0 D1(PC6/7) */
	BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_6 | GPIO_PIN_7, GPIO_MODE_AF_PP,
 8000c72:	230d      	movs	r3, #13
 8000c74:	9301      	str	r3, [sp, #4]
 8000c76:	2303      	movs	r3, #3
 8000c78:	9300      	str	r3, [sp, #0]
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	2202      	movs	r2, #2
 8000c7e:	21c0      	movs	r1, #192	; 0xc0
 8000c80:	485f      	ldr	r0, [pc, #380]	; (8000e00 <DCMI_Config+0x210>)
 8000c82:	f000 fddb 	bl	800183c <BSP_GPIO_PinCfg>
			GPIO_PULLUP, GPIO_SPEED_HIGH, GPIO_AF13_DCMI);

	/* D2..D4(PE0/1/4) D6/D7(PE5/6) */
	BSP_GPIO_PinCfg(GPIOE,
 8000c86:	230d      	movs	r3, #13
 8000c88:	9301      	str	r3, [sp, #4]
 8000c8a:	2303      	movs	r3, #3
 8000c8c:	9300      	str	r3, [sp, #0]
 8000c8e:	2301      	movs	r3, #1
 8000c90:	2202      	movs	r2, #2
 8000c92:	2173      	movs	r1, #115	; 0x73
 8000c94:	485b      	ldr	r0, [pc, #364]	; (8000e04 <DCMI_Config+0x214>)
 8000c96:	f000 fdd1 	bl	800183c <BSP_GPIO_PinCfg>
			GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6,
			GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_HIGH, GPIO_AF13_DCMI);

	/* D5(PB6), VSYNC(PB7) */
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6 | GPIO_PIN_7, GPIO_MODE_AF_PP,
 8000c9a:	230d      	movs	r3, #13
 8000c9c:	9301      	str	r3, [sp, #4]
 8000c9e:	2303      	movs	r3, #3
 8000ca0:	9300      	str	r3, [sp, #0]
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	2202      	movs	r2, #2
 8000ca6:	21c0      	movs	r1, #192	; 0xc0
 8000ca8:	4857      	ldr	r0, [pc, #348]	; (8000e08 <DCMI_Config+0x218>)
 8000caa:	f000 fdc7 	bl	800183c <BSP_GPIO_PinCfg>
			GPIO_PULLUP, GPIO_SPEED_HIGH, GPIO_AF13_DCMI);

	/* PCLK(PA6) HSYNC(PA4)*/
	BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_4 | GPIO_PIN_6, GPIO_MODE_AF_PP,
 8000cae:	230d      	movs	r3, #13
 8000cb0:	9301      	str	r3, [sp, #4]
 8000cb2:	2303      	movs	r3, #3
 8000cb4:	9300      	str	r3, [sp, #0]
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	2202      	movs	r2, #2
 8000cba:	2150      	movs	r1, #80	; 0x50
 8000cbc:	4853      	ldr	r0, [pc, #332]	; (8000e0c <DCMI_Config+0x21c>)
 8000cbe:	f000 fdbd 	bl	800183c <BSP_GPIO_PinCfg>
			GPIO_PULLUP, GPIO_SPEED_HIGH, GPIO_AF13_DCMI);

	/* DCMI configuration *******************************************************/
	DCMI_HandleStructure.Instance = DCMI;
 8000cc2:	4b53      	ldr	r3, [pc, #332]	; (8000e10 <DCMI_Config+0x220>)
 8000cc4:	4a53      	ldr	r2, [pc, #332]	; (8000e14 <DCMI_Config+0x224>)
 8000cc6:	601a      	str	r2, [r3, #0]

	HAL_DCMI_DeInit(&DCMI_HandleStructure);
 8000cc8:	4851      	ldr	r0, [pc, #324]	; (8000e10 <DCMI_Config+0x220>)
 8000cca:	f003 fd38 	bl	800473e <HAL_DCMI_DeInit>

	DCMI_HandleStructure.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8000cce:	4b50      	ldr	r3, [pc, #320]	; (8000e10 <DCMI_Config+0x220>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	605a      	str	r2, [r3, #4]
	DCMI_HandleStructure.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 8000cd4:	4b4e      	ldr	r3, [pc, #312]	; (8000e10 <DCMI_Config+0x220>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	609a      	str	r2, [r3, #8]
	DCMI_HandleStructure.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 8000cda:	4b4d      	ldr	r3, [pc, #308]	; (8000e10 <DCMI_Config+0x220>)
 8000cdc:	2280      	movs	r2, #128	; 0x80
 8000cde:	60da      	str	r2, [r3, #12]
	DCMI_HandleStructure.Init.HSPolarity = DCMI_HSPOLARITY_HIGH;
 8000ce0:	4b4b      	ldr	r3, [pc, #300]	; (8000e10 <DCMI_Config+0x220>)
 8000ce2:	2240      	movs	r2, #64	; 0x40
 8000ce4:	611a      	str	r2, [r3, #16]
	DCMI_HandleStructure.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8000ce6:	4b4a      	ldr	r3, [pc, #296]	; (8000e10 <DCMI_Config+0x220>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	615a      	str	r2, [r3, #20]
	DCMI_HandleStructure.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8000cec:	4b48      	ldr	r3, [pc, #288]	; (8000e10 <DCMI_Config+0x220>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	619a      	str	r2, [r3, #24]
	DCMI_HandleStructure.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8000cf2:	4b47      	ldr	r3, [pc, #284]	; (8000e10 <DCMI_Config+0x220>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	621a      	str	r2, [r3, #32]

	if (HAL_DCMI_Init(&DCMI_HandleStructure) != HAL_OK) {
 8000cf8:	4845      	ldr	r0, [pc, #276]	; (8000e10 <DCMI_Config+0x220>)
 8000cfa:	f003 fec7 	bl	8004a8c <HAL_DCMI_Init>
		// Erreur à gérer
	}

	/* Configures the DMA2 to transfer Data from DCMI to the LCD ****************/
	/* Enable DMA2 clock */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8000cfe:	4b3f      	ldr	r3, [pc, #252]	; (8000dfc <DCMI_Config+0x20c>)
 8000d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d02:	4a3e      	ldr	r2, [pc, #248]	; (8000dfc <DCMI_Config+0x20c>)
 8000d04:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000d08:	6313      	str	r3, [r2, #48]	; 0x30
 8000d0a:	4b3c      	ldr	r3, [pc, #240]	; (8000dfc <DCMI_Config+0x20c>)
 8000d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d12:	60bb      	str	r3, [r7, #8]
 8000d14:	68bb      	ldr	r3, [r7, #8]

	DMA_HandleStructure.Instance = DMA2_Stream1;
 8000d16:	4b40      	ldr	r3, [pc, #256]	; (8000e18 <DCMI_Config+0x228>)
 8000d18:	4a40      	ldr	r2, [pc, #256]	; (8000e1c <DCMI_Config+0x22c>)
 8000d1a:	601a      	str	r2, [r3, #0]

	/* DMA2 Stream1 Configuration */
	if (HAL_DMA_DeInit(&DMA_HandleStructure) != HAL_OK) {
 8000d1c:	483e      	ldr	r0, [pc, #248]	; (8000e18 <DCMI_Config+0x228>)
 8000d1e:	f003 ffad 	bl	8004c7c <HAL_DMA_DeInit>
		// Erreur à gérer
	}

	if (mode == MODE_CAMERA_TO_SRAM) {
 8000d22:	79fb      	ldrb	r3, [r7, #7]
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d12a      	bne.n	8000d7e <DCMI_Config+0x18e>
		DMA_HandleStructure.Init.Channel = DMA_CHANNEL_1;
 8000d28:	4b3b      	ldr	r3, [pc, #236]	; (8000e18 <DCMI_Config+0x228>)
 8000d2a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000d2e:	605a      	str	r2, [r3, #4]
		DMA_HandleStructure.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d30:	4b39      	ldr	r3, [pc, #228]	; (8000e18 <DCMI_Config+0x228>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	609a      	str	r2, [r3, #8]
		DMA_HandleStructure.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d36:	4b38      	ldr	r3, [pc, #224]	; (8000e18 <DCMI_Config+0x228>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	60da      	str	r2, [r3, #12]
		DMA_HandleStructure.Init.MemInc = DMA_MINC_ENABLE;
 8000d3c:	4b36      	ldr	r3, [pc, #216]	; (8000e18 <DCMI_Config+0x228>)
 8000d3e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000d42:	611a      	str	r2, [r3, #16]
		DMA_HandleStructure.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000d44:	4b34      	ldr	r3, [pc, #208]	; (8000e18 <DCMI_Config+0x228>)
 8000d46:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000d4a:	615a      	str	r2, [r3, #20]
		DMA_HandleStructure.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000d4c:	4b32      	ldr	r3, [pc, #200]	; (8000e18 <DCMI_Config+0x228>)
 8000d4e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000d52:	619a      	str	r2, [r3, #24]
		DMA_HandleStructure.Init.Mode = DMA_CIRCULAR;
 8000d54:	4b30      	ldr	r3, [pc, #192]	; (8000e18 <DCMI_Config+0x228>)
 8000d56:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000d5a:	61da      	str	r2, [r3, #28]
		DMA_HandleStructure.Init.Priority = DMA_PRIORITY_HIGH;
 8000d5c:	4b2e      	ldr	r3, [pc, #184]	; (8000e18 <DCMI_Config+0x228>)
 8000d5e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000d62:	621a      	str	r2, [r3, #32]
		DMA_HandleStructure.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000d64:	4b2c      	ldr	r3, [pc, #176]	; (8000e18 <DCMI_Config+0x228>)
 8000d66:	2204      	movs	r2, #4
 8000d68:	625a      	str	r2, [r3, #36]	; 0x24
		DMA_HandleStructure.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000d6a:	4b2b      	ldr	r3, [pc, #172]	; (8000e18 <DCMI_Config+0x228>)
 8000d6c:	2203      	movs	r2, #3
 8000d6e:	629a      	str	r2, [r3, #40]	; 0x28
		DMA_HandleStructure.Init.MemBurst = DMA_MBURST_SINGLE;
 8000d70:	4b29      	ldr	r3, [pc, #164]	; (8000e18 <DCMI_Config+0x228>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	62da      	str	r2, [r3, #44]	; 0x2c
		DMA_HandleStructure.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000d76:	4b28      	ldr	r3, [pc, #160]	; (8000e18 <DCMI_Config+0x228>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	631a      	str	r2, [r3, #48]	; 0x30
 8000d7c:	e028      	b.n	8000dd0 <DCMI_Config+0x1e0>
	} else	//MODE_CAMERA_TO_LCD
	{
		DMA_HandleStructure.Init.Channel = DMA_CHANNEL_1;
 8000d7e:	4b26      	ldr	r3, [pc, #152]	; (8000e18 <DCMI_Config+0x228>)
 8000d80:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000d84:	605a      	str	r2, [r3, #4]
		DMA_HandleStructure.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d86:	4b24      	ldr	r3, [pc, #144]	; (8000e18 <DCMI_Config+0x228>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	609a      	str	r2, [r3, #8]
		DMA_HandleStructure.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d8c:	4b22      	ldr	r3, [pc, #136]	; (8000e18 <DCMI_Config+0x228>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	60da      	str	r2, [r3, #12]
		DMA_HandleStructure.Init.MemInc = DMA_MINC_DISABLE;
 8000d92:	4b21      	ldr	r3, [pc, #132]	; (8000e18 <DCMI_Config+0x228>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	611a      	str	r2, [r3, #16]
		DMA_HandleStructure.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000d98:	4b1f      	ldr	r3, [pc, #124]	; (8000e18 <DCMI_Config+0x228>)
 8000d9a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000d9e:	615a      	str	r2, [r3, #20]
		DMA_HandleStructure.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000da0:	4b1d      	ldr	r3, [pc, #116]	; (8000e18 <DCMI_Config+0x228>)
 8000da2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000da6:	619a      	str	r2, [r3, #24]
		DMA_HandleStructure.Init.Mode = DMA_CIRCULAR;
 8000da8:	4b1b      	ldr	r3, [pc, #108]	; (8000e18 <DCMI_Config+0x228>)
 8000daa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000dae:	61da      	str	r2, [r3, #28]
		DMA_HandleStructure.Init.Priority = DMA_PRIORITY_HIGH;
 8000db0:	4b19      	ldr	r3, [pc, #100]	; (8000e18 <DCMI_Config+0x228>)
 8000db2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000db6:	621a      	str	r2, [r3, #32]
		DMA_HandleStructure.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000db8:	4b17      	ldr	r3, [pc, #92]	; (8000e18 <DCMI_Config+0x228>)
 8000dba:	2204      	movs	r2, #4
 8000dbc:	625a      	str	r2, [r3, #36]	; 0x24
		DMA_HandleStructure.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000dbe:	4b16      	ldr	r3, [pc, #88]	; (8000e18 <DCMI_Config+0x228>)
 8000dc0:	2203      	movs	r2, #3
 8000dc2:	629a      	str	r2, [r3, #40]	; 0x28
		DMA_HandleStructure.Init.MemBurst = DMA_MBURST_SINGLE;
 8000dc4:	4b14      	ldr	r3, [pc, #80]	; (8000e18 <DCMI_Config+0x228>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	62da      	str	r2, [r3, #44]	; 0x2c
		DMA_HandleStructure.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000dca:	4b13      	ldr	r3, [pc, #76]	; (8000e18 <DCMI_Config+0x228>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	631a      	str	r2, [r3, #48]	; 0x30
	}
	if (HAL_DMA_Init(&DMA_HandleStructure) != HAL_OK) {
 8000dd0:	4811      	ldr	r0, [pc, #68]	; (8000e18 <DCMI_Config+0x228>)
 8000dd2:	f003 fee9 	bl	8004ba8 <HAL_DMA_Init>
		// Erreur à gérer
	}
	__HAL_LINKDMA(&DCMI_HandleStructure, DMA_Handle, DMA_HandleStructure);
 8000dd6:	4b0e      	ldr	r3, [pc, #56]	; (8000e10 <DCMI_Config+0x220>)
 8000dd8:	4a0f      	ldr	r2, [pc, #60]	; (8000e18 <DCMI_Config+0x228>)
 8000dda:	639a      	str	r2, [r3, #56]	; 0x38
 8000ddc:	4b0e      	ldr	r3, [pc, #56]	; (8000e18 <DCMI_Config+0x228>)
 8000dde:	4a0c      	ldr	r2, [pc, #48]	; (8000e10 <DCMI_Config+0x220>)
 8000de0:	639a      	str	r2, [r3, #56]	; 0x38

	if (mode == MODE_CAMERA_TO_SRAM) {
 8000de2:	79fb      	ldrb	r3, [r7, #7]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d104      	bne.n	8000df2 <DCMI_Config+0x202>
		/* configuration de l'interruption */
		/* activation de l'interruption du DMA */
		HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 1, 1);
 8000de8:	2201      	movs	r2, #1
 8000dea:	2101      	movs	r1, #1
 8000dec:	2039      	movs	r0, #57	; 0x39
 8000dee:	f003 fc56 	bl	800469e <HAL_NVIC_SetPriority>
	}

}
 8000df2:	bf00      	nop
 8000df4:	3720      	adds	r7, #32
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	40023800 	.word	0x40023800
 8000e00:	40020800 	.word	0x40020800
 8000e04:	40021000 	.word	0x40021000
 8000e08:	40020400 	.word	0x40020400
 8000e0c:	40020000 	.word	0x40020000
 8000e10:	20009738 	.word	0x20009738
 8000e14:	50050000 	.word	0x50050000
 8000e18:	20009778 	.word	0x20009778
 8000e1c:	40026428 	.word	0x40026428

08000e20 <DMA2_Stream1_IRQHandler>:
 * @brief  routine d'interruption du DMA levant une IT quand le buffer est à moitié rempli, et une IT quand le buffer est totalement rempli
 * @func void DMA2_Stream1_IRQHandler(void)
 * @param  None
 * @retval None
 */
void DMA2_Stream1_IRQHandler(void) {
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&DMA_HandleStructure);
 8000e24:	4802      	ldr	r0, [pc, #8]	; (8000e30 <DMA2_Stream1_IRQHandler+0x10>)
 8000e26:	f005 f8cf 	bl	8005fc8 <HAL_DMA_IRQHandler>
}
 8000e2a:	bf00      	nop
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	20009778 	.word	0x20009778

08000e34 <HAL_DCMI_FrameEventCallback>:
 * @brief  Desactive le dcmi et les interruptions sur DMA2_Stream1_IRQn. Met img_ready a TRUE.
 * @func 	void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
 * @param  *hdcmi: Adresse du gestionnaire dcmi pour pouvoir le desactiver
 * @retval none
 */
void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi) {
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
	img_ready = TRUE;
 8000e3c:	4b06      	ldr	r3, [pc, #24]	; (8000e58 <HAL_DCMI_FrameEventCallback+0x24>)
 8000e3e:	2201      	movs	r2, #1
 8000e40:	601a      	str	r2, [r3, #0]
	HAL_DCMI_Stop(&DCMI_HandleStructure);
 8000e42:	4806      	ldr	r0, [pc, #24]	; (8000e5c <HAL_DCMI_FrameEventCallback+0x28>)
 8000e44:	f003 fd2e 	bl	80048a4 <HAL_DCMI_Stop>
	HAL_NVIC_DisableIRQ(DMA2_Stream1_IRQn);
 8000e48:	2039      	movs	r0, #57	; 0x39
 8000e4a:	f003 fc52 	bl	80046f2 <HAL_NVIC_DisableIRQ>
}
 8000e4e:	bf00      	nop
 8000e50:	3708      	adds	r7, #8
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	20009730 	.word	0x20009730
 8000e5c:	20009738 	.word	0x20009738

08000e60 <DCMI_SingleRandomWrite>:
 * @param  Addr: OV9655 register address.
 * @param  Data: data to be written to the specific register
 * @retval 0x00 if write operation is OK.
 *         0xFF if timeout condition occured (device not connected or bus error).
 */
uint8_t DCMI_SingleRandomWrite(uint8_t Device, uint16_t Addr, uint8_t Data) {
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b086      	sub	sp, #24
 8000e64:	af04      	add	r7, sp, #16
 8000e66:	4603      	mov	r3, r0
 8000e68:	71fb      	strb	r3, [r7, #7]
 8000e6a:	460b      	mov	r3, r1
 8000e6c:	80bb      	strh	r3, [r7, #4]
 8000e6e:	4613      	mov	r3, r2
 8000e70:	71bb      	strb	r3, [r7, #6]

	if (HAL_I2C_Mem_Write(&I2C_HandleStructure, (uint16_t) Device, Addr,
 8000e72:	79fb      	ldrb	r3, [r7, #7]
 8000e74:	b299      	uxth	r1, r3
 8000e76:	88ba      	ldrh	r2, [r7, #4]
 8000e78:	2364      	movs	r3, #100	; 0x64
 8000e7a:	9302      	str	r3, [sp, #8]
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	9301      	str	r3, [sp, #4]
 8000e80:	1dbb      	adds	r3, r7, #6
 8000e82:	9300      	str	r3, [sp, #0]
 8000e84:	2301      	movs	r3, #1
 8000e86:	4807      	ldr	r0, [pc, #28]	; (8000ea4 <DCMI_SingleRandomWrite+0x44>)
 8000e88:	f008 fb80 	bl	800958c <HAL_I2C_Mem_Write>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d002      	beq.n	8000e98 <DCMI_SingleRandomWrite+0x38>
			I2C_MEMADD_SIZE_8BIT, &Data, 1, DCMI_TIMEOUT_MAX) != HAL_OK) {
		HAL_DCMI_ErrorCallback(&DCMI_HandleStructure);
 8000e92:	4805      	ldr	r0, [pc, #20]	; (8000ea8 <DCMI_SingleRandomWrite+0x48>)
 8000e94:	f000 f80a 	bl	8000eac <HAL_DCMI_ErrorCallback>
		// Erreur à gérer
	}

	// If operation is OK, return 0 */
	return 0;
 8000e98:	2300      	movs	r3, #0
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	3708      	adds	r7, #8
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	200097c8 	.word	0x200097c8
 8000ea8:	20009738 	.word	0x20009738

08000eac <HAL_DCMI_ErrorCallback>:
/**
 * @brief Permet de gerer une erreur dans le dcmi
 * @param *hdcmi: permet de recuperer l'erreur
 * @retval none
 */
void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi) {
 8000eac:	b480      	push	{r7}
 8000eae:	b083      	sub	sp, #12
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
	// A écrire selon les besoins...
}
 8000eb4:	bf00      	nop
 8000eb6:	370c      	adds	r7, #12
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bc80      	pop	{r7}
 8000ebc:	4770      	bx	lr
	...

08000ec0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000ec4:	4b15      	ldr	r3, [pc, #84]	; (8000f1c <MX_SPI2_Init+0x5c>)
 8000ec6:	4a16      	ldr	r2, [pc, #88]	; (8000f20 <MX_SPI2_Init+0x60>)
 8000ec8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000eca:	4b14      	ldr	r3, [pc, #80]	; (8000f1c <MX_SPI2_Init+0x5c>)
 8000ecc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000ed0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000ed2:	4b12      	ldr	r3, [pc, #72]	; (8000f1c <MX_SPI2_Init+0x5c>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ed8:	4b10      	ldr	r3, [pc, #64]	; (8000f1c <MX_SPI2_Init+0x5c>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ede:	4b0f      	ldr	r3, [pc, #60]	; (8000f1c <MX_SPI2_Init+0x5c>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ee4:	4b0d      	ldr	r3, [pc, #52]	; (8000f1c <MX_SPI2_Init+0x5c>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000eea:	4b0c      	ldr	r3, [pc, #48]	; (8000f1c <MX_SPI2_Init+0x5c>)
 8000eec:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ef0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000ef2:	4b0a      	ldr	r3, [pc, #40]	; (8000f1c <MX_SPI2_Init+0x5c>)
 8000ef4:	2210      	movs	r2, #16
 8000ef6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ef8:	4b08      	ldr	r3, [pc, #32]	; (8000f1c <MX_SPI2_Init+0x5c>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000efe:	4b07      	ldr	r3, [pc, #28]	; (8000f1c <MX_SPI2_Init+0x5c>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f04:	4b05      	ldr	r3, [pc, #20]	; (8000f1c <MX_SPI2_Init+0x5c>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000f0a:	4b04      	ldr	r3, [pc, #16]	; (8000f1c <MX_SPI2_Init+0x5c>)
 8000f0c:	220a      	movs	r2, #10
 8000f0e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000f10:	4802      	ldr	r0, [pc, #8]	; (8000f1c <MX_SPI2_Init+0x5c>)
 8000f12:	f009 fa99 	bl	800a448 <HAL_SPI_Init>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000f16:	bf00      	nop
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	2000980c 	.word	0x2000980c
 8000f20:	40003800 	.word	0x40003800

08000f24 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b08c      	sub	sp, #48	; 0x30
 8000f28:	af02      	add	r7, sp, #8
 8000f2a:	6078      	str	r0, [r7, #4]
	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000f2c:	4b47      	ldr	r3, [pc, #284]	; (800104c <HAL_SPI_MspInit+0x128>)
 8000f2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f30:	4a46      	ldr	r2, [pc, #280]	; (800104c <HAL_SPI_MspInit+0x128>)
 8000f32:	f043 0310 	orr.w	r3, r3, #16
 8000f36:	6313      	str	r3, [r2, #48]	; 0x30
 8000f38:	4b44      	ldr	r3, [pc, #272]	; (800104c <HAL_SPI_MspInit+0x128>)
 8000f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f3c:	f003 0310 	and.w	r3, r3, #16
 8000f40:	627b      	str	r3, [r7, #36]	; 0x24
 8000f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000f44:	4b41      	ldr	r3, [pc, #260]	; (800104c <HAL_SPI_MspInit+0x128>)
 8000f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f48:	4a40      	ldr	r2, [pc, #256]	; (800104c <HAL_SPI_MspInit+0x128>)
 8000f4a:	f043 0304 	orr.w	r3, r3, #4
 8000f4e:	6313      	str	r3, [r2, #48]	; 0x30
 8000f50:	4b3e      	ldr	r3, [pc, #248]	; (800104c <HAL_SPI_MspInit+0x128>)
 8000f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f54:	f003 0304 	and.w	r3, r3, #4
 8000f58:	623b      	str	r3, [r7, #32]
 8000f5a:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000f5c:	4b3b      	ldr	r3, [pc, #236]	; (800104c <HAL_SPI_MspInit+0x128>)
 8000f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f60:	4a3a      	ldr	r2, [pc, #232]	; (800104c <HAL_SPI_MspInit+0x128>)
 8000f62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f66:	6313      	str	r3, [r2, #48]	; 0x30
 8000f68:	4b38      	ldr	r3, [pc, #224]	; (800104c <HAL_SPI_MspInit+0x128>)
 8000f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f70:	61fb      	str	r3, [r7, #28]
 8000f72:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000f74:	4b35      	ldr	r3, [pc, #212]	; (800104c <HAL_SPI_MspInit+0x128>)
 8000f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f78:	4a34      	ldr	r2, [pc, #208]	; (800104c <HAL_SPI_MspInit+0x128>)
 8000f7a:	f043 0301 	orr.w	r3, r3, #1
 8000f7e:	6313      	str	r3, [r2, #48]	; 0x30
 8000f80:	4b32      	ldr	r3, [pc, #200]	; (800104c <HAL_SPI_MspInit+0x128>)
 8000f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f84:	f003 0301 	and.w	r3, r3, #1
 8000f88:	61bb      	str	r3, [r7, #24]
 8000f8a:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000f8c:	4b2f      	ldr	r3, [pc, #188]	; (800104c <HAL_SPI_MspInit+0x128>)
 8000f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f90:	4a2e      	ldr	r2, [pc, #184]	; (800104c <HAL_SPI_MspInit+0x128>)
 8000f92:	f043 0302 	orr.w	r3, r3, #2
 8000f96:	6313      	str	r3, [r2, #48]	; 0x30
 8000f98:	4b2c      	ldr	r3, [pc, #176]	; (800104c <HAL_SPI_MspInit+0x128>)
 8000f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9c:	f003 0302 	and.w	r3, r3, #2
 8000fa0:	617b      	str	r3, [r7, #20]
 8000fa2:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000fa4:	4b29      	ldr	r3, [pc, #164]	; (800104c <HAL_SPI_MspInit+0x128>)
 8000fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fa8:	4a28      	ldr	r2, [pc, #160]	; (800104c <HAL_SPI_MspInit+0x128>)
 8000faa:	f043 0308 	orr.w	r3, r3, #8
 8000fae:	6313      	str	r3, [r2, #48]	; 0x30
 8000fb0:	4b26      	ldr	r3, [pc, #152]	; (800104c <HAL_SPI_MspInit+0x128>)
 8000fb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb4:	f003 0308 	and.w	r3, r3, #8
 8000fb8:	613b      	str	r3, [r7, #16]
 8000fba:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_SPI2_CLK_ENABLE();
 8000fbc:	4b23      	ldr	r3, [pc, #140]	; (800104c <HAL_SPI_MspInit+0x128>)
 8000fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc0:	4a22      	ldr	r2, [pc, #136]	; (800104c <HAL_SPI_MspInit+0x128>)
 8000fc2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fc6:	6413      	str	r3, [r2, #64]	; 0x40
 8000fc8:	4b20      	ldr	r3, [pc, #128]	; (800104c <HAL_SPI_MspInit+0x128>)
 8000fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fcc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fd0:	60fb      	str	r3, [r7, #12]
 8000fd2:	68fb      	ldr	r3, [r7, #12]

	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FAST, 0);
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	9301      	str	r3, [sp, #4]
 8000fd8:	2302      	movs	r3, #2
 8000fda:	9300      	str	r3, [sp, #0]
 8000fdc:	2300      	movs	r3, #0
 8000fde:	2201      	movs	r2, #1
 8000fe0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fe4:	481a      	ldr	r0, [pc, #104]	; (8001050 <HAL_SPI_MspInit+0x12c>)
 8000fe6:	f000 fc29 	bl	800183c <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_12, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FAST, 0);
 8000fea:	2300      	movs	r3, #0
 8000fec:	9301      	str	r3, [sp, #4]
 8000fee:	2302      	movs	r3, #2
 8000ff0:	9300      	str	r3, [sp, #0]
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ffa:	4815      	ldr	r0, [pc, #84]	; (8001050 <HAL_SPI_MspInit+0x12c>)
 8000ffc:	f000 fc1e 	bl	800183c <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FAST, GPIO_AF5_SPI2);
 8001000:	2305      	movs	r3, #5
 8001002:	9301      	str	r3, [sp, #4]
 8001004:	2302      	movs	r3, #2
 8001006:	9300      	str	r3, [sp, #0]
 8001008:	2300      	movs	r3, #0
 800100a:	2202      	movs	r2, #2
 800100c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001010:	480f      	ldr	r0, [pc, #60]	; (8001050 <HAL_SPI_MspInit+0x12c>)
 8001012:	f000 fc13 	bl	800183c <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FAST, GPIO_AF5_SPI2);
 8001016:	2305      	movs	r3, #5
 8001018:	9301      	str	r3, [sp, #4]
 800101a:	2302      	movs	r3, #2
 800101c:	9300      	str	r3, [sp, #0]
 800101e:	2300      	movs	r3, #0
 8001020:	2202      	movs	r2, #2
 8001022:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001026:	480a      	ldr	r0, [pc, #40]	; (8001050 <HAL_SPI_MspInit+0x12c>)
 8001028:	f000 fc08 	bl	800183c <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FAST, GPIO_AF5_SPI2);
 800102c:	2305      	movs	r3, #5
 800102e:	9301      	str	r3, [sp, #4]
 8001030:	2302      	movs	r3, #2
 8001032:	9300      	str	r3, [sp, #0]
 8001034:	2300      	movs	r3, #0
 8001036:	2202      	movs	r2, #2
 8001038:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800103c:	4804      	ldr	r0, [pc, #16]	; (8001050 <HAL_SPI_MspInit+0x12c>)
 800103e:	f000 fbfd 	bl	800183c <BSP_GPIO_PinCfg>
}
 8001042:	bf00      	nop
 8001044:	3728      	adds	r7, #40	; 0x28
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	40023800 	.word	0x40023800
 8001050:	40020400 	.word	0x40020400

08001054 <main>:
 * @func int main(void)
 * @param  None
 * @retval None
 */
int main(void)
	{
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
	HAL_Init();
 800105a:	f003 f9c5 	bl	80043e8 <HAL_Init>
	SYS_init();			//initialisation du systeme (horloge...)
 800105e:	f000 fc09 	bl	8001874 <SYS_init>
	GPIO_Configure();	//Configuration des broches d'entree-sortie.
 8001062:	f000 fb8d 	bl	8001780 <GPIO_Configure>
	TIMER2_run_1ms();	//Lancement du timer 2 a une periode d'1ms.
 8001066:	f001 f8e9 	bl	800223c <TIMER2_run_1ms>
	Camera_reset();
 800106a:	f7ff fbf3 	bl	8000854 <Camera_reset>

	//UART_init(UART2_ID,115200);	//Initialisation de l'USART2 (PA2=Tx, PA3=Rx, 115200 bauds/sec)
	UART_init(UART6_ID,115200);	//Initialisation de l'USART6 (PC6=Tx, PC7=Rx, 115200 bauds/sec)
 800106e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8001072:	2005      	movs	r0, #5
 8001074:	f001 f952 	bl	800231c <UART_init>

	UART_init(UART1_ID, 9600);
 8001078:	f44f 5116 	mov.w	r1, #9600	; 0x2580
 800107c:	2000      	movs	r0, #0
 800107e:	f001 f94d 	bl	800231c <UART_init>
	SYS_set_std_usart(UART6_ID,UART6_ID,UART6_ID);
 8001082:	2205      	movs	r2, #5
 8001084:	2105      	movs	r1, #5
 8001086:	2005      	movs	r0, #5
 8001088:	f000 fd36 	bl	8001af8 <SYS_set_std_usart>

	DEMO_accelerometer_close();	//On initialise l'accéléromètre pour configurer ses sorties en opendrain... pour qu'elles n'entrent pas en conflit avec la caméra !
 800108c:	f7ff fb74 	bl	8000778 <DEMO_accelerometer_close>

	MX_SPI2_Init(); // Initialisation SPI2
 8001090:	f7ff ff16 	bl	8000ec0 <MX_SPI2_Init>
	uint8_t Address[]={0xEE, 0xDD, 0xCC, 0xBB, 0xAA};
 8001094:	4a09      	ldr	r2, [pc, #36]	; (80010bc <main+0x68>)
 8001096:	463b      	mov	r3, r7
 8001098:	e892 0003 	ldmia.w	r2, {r0, r1}
 800109c:	6018      	str	r0, [r3, #0]
 800109e:	3304      	adds	r3, #4
 80010a0:	7019      	strb	r1, [r3, #0]
	nrf24_Init();
 80010a2:	f000 f8b9 	bl	8001218 <nrf24_Init>
	nrf24_TxMode(Address, 10);
 80010a6:	463b      	mov	r3, r7
 80010a8:	210a      	movs	r1, #10
 80010aa:	4618      	mov	r0, r3
 80010ac:	f000 f8d8 	bl	8001260 <nrf24_TxMode>

	while (1)
	{
			Camera_statemachine(FALSE, MODE_CAMERA_TO_SRAM);
 80010b0:	2100      	movs	r1, #0
 80010b2:	2000      	movs	r0, #0
 80010b4:	f7ff fbd4 	bl	8000860 <Camera_statemachine>
 80010b8:	e7fa      	b.n	80010b0 <main+0x5c>
 80010ba:	bf00      	nop
 80010bc:	0800d540 	.word	0x0800d540

080010c0 <selectCS>:
#define SPI_CS_PIN			GPIO_PIN_12

/**
 * @brief met le pin CS a 0
 */
void selectCS(void){
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_RESET);
 80010c4:	2200      	movs	r2, #0
 80010c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010ca:	4802      	ldr	r0, [pc, #8]	; (80010d4 <selectCS+0x14>)
 80010cc:	f008 f920 	bl	8009310 <HAL_GPIO_WritePin>
}
 80010d0:	bf00      	nop
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	40020400 	.word	0x40020400

080010d8 <unselectCS>:

/**
 * @brief met le pin CS a 1
 */
void unselectCS(void){
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_SET);
 80010dc:	2201      	movs	r2, #1
 80010de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010e2:	4802      	ldr	r0, [pc, #8]	; (80010ec <unselectCS+0x14>)
 80010e4:	f008 f914 	bl	8009310 <HAL_GPIO_WritePin>
}
 80010e8:	bf00      	nop
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	40020400 	.word	0x40020400

080010f0 <enableCE>:

/**
 * @brief met le pin CE a 1
 */
void enableCE(void){
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CE_GPIO, SPI_CE_PIN, GPIO_PIN_SET);
 80010f4:	2201      	movs	r2, #1
 80010f6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010fa:	4802      	ldr	r0, [pc, #8]	; (8001104 <enableCE+0x14>)
 80010fc:	f008 f908 	bl	8009310 <HAL_GPIO_WritePin>
}
 8001100:	bf00      	nop
 8001102:	bd80      	pop	{r7, pc}
 8001104:	40020400 	.word	0x40020400

08001108 <disableCE>:

/**
 * @brief met le pin CE a 0
 */
void disableCE(void){
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CE_GPIO, SPI_CE_PIN, GPIO_PIN_RESET);
 800110c:	2200      	movs	r2, #0
 800110e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001112:	4802      	ldr	r0, [pc, #8]	; (800111c <disableCE+0x14>)
 8001114:	f008 f8fc 	bl	8009310 <HAL_GPIO_WritePin>
}
 8001118:	bf00      	nop
 800111a:	bd80      	pop	{r7, pc}
 800111c:	40020400 	.word	0x40020400

08001120 <nrf24_WriteReg>:
 * @brief Ecrit une valeur dans un registre du module
 *
 * @param Reg : Registre a modifier
 * @param Data : Donnee a ecrire dans le registre
 */
void nrf24_WriteReg(uint8_t Reg, uint8_t Data){
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
 8001126:	4603      	mov	r3, r0
 8001128:	460a      	mov	r2, r1
 800112a:	71fb      	strb	r3, [r7, #7]
 800112c:	4613      	mov	r3, r2
 800112e:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2];
	buf[0]=Reg|1<<5;
 8001130:	79fb      	ldrb	r3, [r7, #7]
 8001132:	f043 0320 	orr.w	r3, r3, #32
 8001136:	b2db      	uxtb	r3, r3
 8001138:	733b      	strb	r3, [r7, #12]
	buf[1]=Data;
 800113a:	79bb      	ldrb	r3, [r7, #6]
 800113c:	737b      	strb	r3, [r7, #13]

	selectCS();
 800113e:	f7ff ffbf 	bl	80010c0 <selectCS>
	HAL_SPI_Transmit(SPI_PROTO, buf, 2, 100);
 8001142:	f107 010c 	add.w	r1, r7, #12
 8001146:	2364      	movs	r3, #100	; 0x64
 8001148:	2202      	movs	r2, #2
 800114a:	4804      	ldr	r0, [pc, #16]	; (800115c <nrf24_WriteReg+0x3c>)
 800114c:	f009 fa0f 	bl	800a56e <HAL_SPI_Transmit>
	unselectCS();
 8001150:	f7ff ffc2 	bl	80010d8 <unselectCS>
}
 8001154:	bf00      	nop
 8001156:	3710      	adds	r7, #16
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	2000980c 	.word	0x2000980c

08001160 <nrf24_WriteRegMulti>:
 *
 * @param Reg : Registre a modifier
 * @param Data : Donnee a ecrire dans le registre
 * @param size : Taille de la donnee (en octets)
 */
void nrf24_WriteRegMulti(uint8_t Reg, uint8_t *Data, uint8_t size){
 8001160:	b580      	push	{r7, lr}
 8001162:	b084      	sub	sp, #16
 8001164:	af00      	add	r7, sp, #0
 8001166:	4603      	mov	r3, r0
 8001168:	6039      	str	r1, [r7, #0]
 800116a:	71fb      	strb	r3, [r7, #7]
 800116c:	4613      	mov	r3, r2
 800116e:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2];
	buf[0]=Reg|1<<5;
 8001170:	79fb      	ldrb	r3, [r7, #7]
 8001172:	f043 0320 	orr.w	r3, r3, #32
 8001176:	b2db      	uxtb	r3, r3
 8001178:	733b      	strb	r3, [r7, #12]
	//buf[1]=Data;

	selectCS();
 800117a:	f7ff ffa1 	bl	80010c0 <selectCS>
	HAL_SPI_Transmit(SPI_PROTO, &buf[0], 1, 100);
 800117e:	f107 010c 	add.w	r1, r7, #12
 8001182:	2364      	movs	r3, #100	; 0x64
 8001184:	2201      	movs	r2, #1
 8001186:	4808      	ldr	r0, [pc, #32]	; (80011a8 <nrf24_WriteRegMulti+0x48>)
 8001188:	f009 f9f1 	bl	800a56e <HAL_SPI_Transmit>
	HAL_SPI_Transmit(SPI_PROTO, Data, size, 100);
 800118c:	79bb      	ldrb	r3, [r7, #6]
 800118e:	b29a      	uxth	r2, r3
 8001190:	2364      	movs	r3, #100	; 0x64
 8001192:	6839      	ldr	r1, [r7, #0]
 8001194:	4804      	ldr	r0, [pc, #16]	; (80011a8 <nrf24_WriteRegMulti+0x48>)
 8001196:	f009 f9ea 	bl	800a56e <HAL_SPI_Transmit>

	unselectCS();
 800119a:	f7ff ff9d 	bl	80010d8 <unselectCS>
}
 800119e:	bf00      	nop
 80011a0:	3710      	adds	r7, #16
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	2000980c 	.word	0x2000980c

080011ac <nrf24_ReadReg>:
 * @brief lit la valeur d'un registre du module
 *
 * @param Reg : Registre ou l'on veut lire la valeur
 * @return la valeur du registre
 */
uint8_t nrf24_ReadReg(uint8_t Reg){
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b084      	sub	sp, #16
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	4603      	mov	r3, r0
 80011b4:	71fb      	strb	r3, [r7, #7]
	uint8_t data=0;
 80011b6:	2300      	movs	r3, #0
 80011b8:	73fb      	strb	r3, [r7, #15]
	selectCS();
 80011ba:	f7ff ff81 	bl	80010c0 <selectCS>
	HAL_SPI_Transmit(SPI_PROTO, &Reg, 1, 100);
 80011be:	1df9      	adds	r1, r7, #7
 80011c0:	2364      	movs	r3, #100	; 0x64
 80011c2:	2201      	movs	r2, #1
 80011c4:	4808      	ldr	r0, [pc, #32]	; (80011e8 <nrf24_ReadReg+0x3c>)
 80011c6:	f009 f9d2 	bl	800a56e <HAL_SPI_Transmit>
	HAL_SPI_Receive(SPI_PROTO, &data, 1, 100);
 80011ca:	f107 010f 	add.w	r1, r7, #15
 80011ce:	2364      	movs	r3, #100	; 0x64
 80011d0:	2201      	movs	r2, #1
 80011d2:	4805      	ldr	r0, [pc, #20]	; (80011e8 <nrf24_ReadReg+0x3c>)
 80011d4:	f009 fb07 	bl	800a7e6 <HAL_SPI_Receive>
	unselectCS();
 80011d8:	f7ff ff7e 	bl	80010d8 <unselectCS>
	return data;
 80011dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80011de:	4618      	mov	r0, r3
 80011e0:	3710      	adds	r7, #16
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	2000980c 	.word	0x2000980c

080011ec <nrfsendcmd>:
/**
 * @brief Envoie une commande au module
 *
 * @param cmd : Commande a envoyer (voir datasheet module pour liste des commandes)
 */
void nrfsendcmd(uint8_t cmd){
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	4603      	mov	r3, r0
 80011f4:	71fb      	strb	r3, [r7, #7]
	selectCS();
 80011f6:	f7ff ff63 	bl	80010c0 <selectCS>
	HAL_SPI_Transmit(SPI_PROTO, &cmd, 1, 100);
 80011fa:	1df9      	adds	r1, r7, #7
 80011fc:	2364      	movs	r3, #100	; 0x64
 80011fe:	2201      	movs	r2, #1
 8001200:	4804      	ldr	r0, [pc, #16]	; (8001214 <nrfsendcmd+0x28>)
 8001202:	f009 f9b4 	bl	800a56e <HAL_SPI_Transmit>
	unselectCS();
 8001206:	f7ff ff67 	bl	80010d8 <unselectCS>
}
 800120a:	bf00      	nop
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	2000980c 	.word	0x2000980c

08001218 <nrf24_Init>:

/**
 * @brief Initialise les diffï¿½rents registre du module
 */
void nrf24_Init(void){
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
	disableCE();
 800121c:	f7ff ff74 	bl	8001108 <disableCE>
	nrf24_WriteReg(CONFIG, 0);
 8001220:	2100      	movs	r1, #0
 8001222:	2000      	movs	r0, #0
 8001224:	f7ff ff7c 	bl	8001120 <nrf24_WriteReg>
	nrf24_WriteReg(EN_AA, 0);
 8001228:	2100      	movs	r1, #0
 800122a:	2001      	movs	r0, #1
 800122c:	f7ff ff78 	bl	8001120 <nrf24_WriteReg>
	nrf24_WriteReg(EN_RXADDR, 0);
 8001230:	2100      	movs	r1, #0
 8001232:	2002      	movs	r0, #2
 8001234:	f7ff ff74 	bl	8001120 <nrf24_WriteReg>
	nrf24_WriteReg(SETUP_AW, 0x03);
 8001238:	2103      	movs	r1, #3
 800123a:	2003      	movs	r0, #3
 800123c:	f7ff ff70 	bl	8001120 <nrf24_WriteReg>
	nrf24_WriteReg(SETUP_RETR, 0);
 8001240:	2100      	movs	r1, #0
 8001242:	2004      	movs	r0, #4
 8001244:	f7ff ff6c 	bl	8001120 <nrf24_WriteReg>
	nrf24_WriteReg(RF_CH, 0);
 8001248:	2100      	movs	r1, #0
 800124a:	2005      	movs	r0, #5
 800124c:	f7ff ff68 	bl	8001120 <nrf24_WriteReg>
	nrf24_WriteReg(RF_SETUP, 0x0E);
 8001250:	210e      	movs	r1, #14
 8001252:	2006      	movs	r0, #6
 8001254:	f7ff ff64 	bl	8001120 <nrf24_WriteReg>
	enableCE();
 8001258:	f7ff ff4a 	bl	80010f0 <enableCE>
}
 800125c:	bf00      	nop
 800125e:	bd80      	pop	{r7, pc}

08001260 <nrf24_TxMode>:
 * @brief initialise le module en mode Tx (envoi de donnees)
 *
 * @param Address : l'adresse du module
 * @param channel : chaine du module (mettre a 10)
 */
void nrf24_TxMode(uint8_t *Address, uint8_t channel){
 8001260:	b580      	push	{r7, lr}
 8001262:	b084      	sub	sp, #16
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	460b      	mov	r3, r1
 800126a:	70fb      	strb	r3, [r7, #3]
	disableCE();
 800126c:	f7ff ff4c 	bl	8001108 <disableCE>
	nrf24_WriteReg(RF_CH, channel);
 8001270:	78fb      	ldrb	r3, [r7, #3]
 8001272:	4619      	mov	r1, r3
 8001274:	2005      	movs	r0, #5
 8001276:	f7ff ff53 	bl	8001120 <nrf24_WriteReg>
	nrf24_WriteRegMulti(TX_ADDR, Address, 5);
 800127a:	2205      	movs	r2, #5
 800127c:	6879      	ldr	r1, [r7, #4]
 800127e:	2010      	movs	r0, #16
 8001280:	f7ff ff6e 	bl	8001160 <nrf24_WriteRegMulti>

	//power up the device
	uint8_t config = nrf24_ReadReg(CONFIG);
 8001284:	2000      	movs	r0, #0
 8001286:	f7ff ff91 	bl	80011ac <nrf24_ReadReg>
 800128a:	4603      	mov	r3, r0
 800128c:	73fb      	strb	r3, [r7, #15]
	config=config | (1<<1);
 800128e:	7bfb      	ldrb	r3, [r7, #15]
 8001290:	f043 0302 	orr.w	r3, r3, #2
 8001294:	73fb      	strb	r3, [r7, #15]
	nrf24_WriteReg(CONFIG, config);
 8001296:	7bfb      	ldrb	r3, [r7, #15]
 8001298:	4619      	mov	r1, r3
 800129a:	2000      	movs	r0, #0
 800129c:	f7ff ff40 	bl	8001120 <nrf24_WriteReg>
	enableCE();
 80012a0:	f7ff ff26 	bl	80010f0 <enableCE>
}
 80012a4:	bf00      	nop
 80012a6:	3710      	adds	r7, #16
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}

080012ac <nrf24_Transmit>:
 * @brief envoie une donnee et confirme son envoi
 *
 * @param data : pointeur vers la donnee a envoyer (32 bits)
 * @return true : donnee bien envoyee; false : donnee non envoyee
 */
uint8_t nrf24_Transmit(uint8_t *data){
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
	uint8_t cmdtosend = 0;
 80012b4:	2300      	movs	r3, #0
 80012b6:	737b      	strb	r3, [r7, #13]
	selectCS();
 80012b8:	f7ff ff02 	bl	80010c0 <selectCS>

	cmdtosend=W_TX_PAYLOAD;
 80012bc:	23a0      	movs	r3, #160	; 0xa0
 80012be:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(SPI_PROTO, &cmdtosend, 1, 100);
 80012c0:	f107 010d 	add.w	r1, r7, #13
 80012c4:	2364      	movs	r3, #100	; 0x64
 80012c6:	2201      	movs	r2, #1
 80012c8:	4817      	ldr	r0, [pc, #92]	; (8001328 <nrf24_Transmit+0x7c>)
 80012ca:	f009 f950 	bl	800a56e <HAL_SPI_Transmit>

	HAL_SPI_Transmit(SPI_PROTO, data, 32, 100);
 80012ce:	2364      	movs	r3, #100	; 0x64
 80012d0:	2220      	movs	r2, #32
 80012d2:	6879      	ldr	r1, [r7, #4]
 80012d4:	4814      	ldr	r0, [pc, #80]	; (8001328 <nrf24_Transmit+0x7c>)
 80012d6:	f009 f94a 	bl	800a56e <HAL_SPI_Transmit>

	unselectCS();
 80012da:	f7ff fefd 	bl	80010d8 <unselectCS>

	HAL_Delay(1);
 80012de:	2001      	movs	r0, #1
 80012e0:	f003 f8d8 	bl	8004494 <HAL_Delay>
	uint8_t check = nrf24_ReadReg(RF_SETUP);
 80012e4:	2006      	movs	r0, #6
 80012e6:	f7ff ff61 	bl	80011ac <nrf24_ReadReg>
 80012ea:	4603      	mov	r3, r0
 80012ec:	73fb      	strb	r3, [r7, #15]
	uint8_t fifostatus = nrf24_ReadReg(FIFO_STATUS);
 80012ee:	2017      	movs	r0, #23
 80012f0:	f7ff ff5c 	bl	80011ac <nrf24_ReadReg>
 80012f4:	4603      	mov	r3, r0
 80012f6:	73bb      	strb	r3, [r7, #14]

	if((fifostatus&(1<<4)) && !(fifostatus&(1<<3))){
 80012f8:	7bbb      	ldrb	r3, [r7, #14]
 80012fa:	f003 0310 	and.w	r3, r3, #16
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d00c      	beq.n	800131c <nrf24_Transmit+0x70>
 8001302:	7bbb      	ldrb	r3, [r7, #14]
 8001304:	f003 0308 	and.w	r3, r3, #8
 8001308:	2b00      	cmp	r3, #0
 800130a:	d107      	bne.n	800131c <nrf24_Transmit+0x70>
		cmdtosend = FLUSH_TX;
 800130c:	23e1      	movs	r3, #225	; 0xe1
 800130e:	737b      	strb	r3, [r7, #13]
		nrfsendcmd(cmdtosend);
 8001310:	7b7b      	ldrb	r3, [r7, #13]
 8001312:	4618      	mov	r0, r3
 8001314:	f7ff ff6a 	bl	80011ec <nrfsendcmd>

		return 1;
 8001318:	2301      	movs	r3, #1
 800131a:	e000      	b.n	800131e <nrf24_Transmit+0x72>
	}
	else
		return 0;
 800131c:	2300      	movs	r3, #0


}
 800131e:	4618      	mov	r0, r3
 8001320:	3710      	adds	r7, #16
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	2000980c 	.word	0x2000980c

0800132c <BSP_ACCELERO_Init>:
/**
 * @brief  Setx Accelerometer Initialization.
 * @param  None
 * @retval ACCELERO_OK if no problem during initialization
 */
uint8_t BSP_ACCELERO_Init(void) {
 800132c:	b580      	push	{r7, lr}
 800132e:	b086      	sub	sp, #24
 8001330:	af00      	add	r7, sp, #0
	uint8_t ret = ACCELERO_ERROR;
 8001332:	2301      	movs	r3, #1
 8001334:	75fb      	strb	r3, [r7, #23]
	uint16_t ctrl = 0x0000;
 8001336:	2300      	movs	r3, #0
 8001338:	82bb      	strh	r3, [r7, #20]
	LIS302DL_InitTypeDef lis302dl_initstruct;
	LIS302DL_FilterConfigTypeDef lis302dl_filter = { 0, 0, 0 };
 800133a:	2300      	movs	r3, #0
 800133c:	723b      	strb	r3, [r7, #8]
 800133e:	2300      	movs	r3, #0
 8001340:	727b      	strb	r3, [r7, #9]
 8001342:	2300      	movs	r3, #0
 8001344:	72bb      	strb	r3, [r7, #10]
	LIS3DSH_InitTypeDef l1s3dsh_InitStruct;

	if (Lis302dlDrv.ReadID() == I_AM_LIS302DL) {
 8001346:	4b3c      	ldr	r3, [pc, #240]	; (8001438 <BSP_ACCELERO_Init+0x10c>)
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	4798      	blx	r3
 800134c:	4603      	mov	r3, r0
 800134e:	2b3b      	cmp	r3, #59	; 0x3b
 8001350:	d138      	bne.n	80013c4 <BSP_ACCELERO_Init+0x98>
		/* Initialize the accelerometer driver structure */
		AcceleroDrv = &Lis302dlDrv;
 8001352:	4b3a      	ldr	r3, [pc, #232]	; (800143c <BSP_ACCELERO_Init+0x110>)
 8001354:	4a38      	ldr	r2, [pc, #224]	; (8001438 <BSP_ACCELERO_Init+0x10c>)
 8001356:	601a      	str	r2, [r3, #0]

		/* Set configuration of LIS302DL MEMS Accelerometer *********************/
		lis302dl_initstruct.Power_Mode = LIS302DL_LOWPOWERMODE_ACTIVE;
 8001358:	2340      	movs	r3, #64	; 0x40
 800135a:	733b      	strb	r3, [r7, #12]
		lis302dl_initstruct.Output_DataRate = LIS302DL_DATARATE_100;
 800135c:	2300      	movs	r3, #0
 800135e:	737b      	strb	r3, [r7, #13]
		lis302dl_initstruct.Axes_Enable = LIS302DL_XYZ_ENABLE;
 8001360:	2307      	movs	r3, #7
 8001362:	73bb      	strb	r3, [r7, #14]
		lis302dl_initstruct.Full_Scale = LIS302DL_FULLSCALE_2_3;
 8001364:	2300      	movs	r3, #0
 8001366:	73fb      	strb	r3, [r7, #15]
		lis302dl_initstruct.Self_Test = LIS302DL_SELFTEST_NORMAL;
 8001368:	2300      	movs	r3, #0
 800136a:	743b      	strb	r3, [r7, #16]

		/* Configure MEMS: data rate, power mode, full scale, self test and axes */
		ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate
 800136c:	7b7a      	ldrb	r2, [r7, #13]
				| lis302dl_initstruct.Power_Mode
 800136e:	7b3b      	ldrb	r3, [r7, #12]
		ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate
 8001370:	4313      	orrs	r3, r2
 8001372:	b2da      	uxtb	r2, r3
				| lis302dl_initstruct.Full_Scale | lis302dl_initstruct.Self_Test
 8001374:	7bfb      	ldrb	r3, [r7, #15]
		ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate
 8001376:	4313      	orrs	r3, r2
 8001378:	b2da      	uxtb	r2, r3
				| lis302dl_initstruct.Full_Scale | lis302dl_initstruct.Self_Test
 800137a:	7c3b      	ldrb	r3, [r7, #16]
		ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate
 800137c:	4313      	orrs	r3, r2
 800137e:	b2da      	uxtb	r2, r3
				| lis302dl_initstruct.Axes_Enable);
 8001380:	7bbb      	ldrb	r3, [r7, #14]
		ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate
 8001382:	4313      	orrs	r3, r2
 8001384:	b2db      	uxtb	r3, r3
 8001386:	82bb      	strh	r3, [r7, #20]

		/* Configure the accelerometer main parameters */
		AcceleroDrv->Init(ctrl);
 8001388:	4b2c      	ldr	r3, [pc, #176]	; (800143c <BSP_ACCELERO_Init+0x110>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	8aba      	ldrh	r2, [r7, #20]
 8001390:	4610      	mov	r0, r2
 8001392:	4798      	blx	r3

		/* MEMS High Pass Filter configuration */
		lis302dl_filter.HighPassFilter_Data_Selection =
 8001394:	2320      	movs	r3, #32
 8001396:	723b      	strb	r3, [r7, #8]
				LIS302DL_FILTEREDDATASELECTION_OUTPUTREGISTER;
		lis302dl_filter.HighPassFilter_CutOff_Frequency =
 8001398:	2301      	movs	r3, #1
 800139a:	727b      	strb	r3, [r7, #9]
				LIS302DL_HIGHPASSFILTER_LEVEL_1;
		lis302dl_filter.HighPassFilter_Interrupt =
 800139c:	230c      	movs	r3, #12
 800139e:	72bb      	strb	r3, [r7, #10]
				LIS302DL_HIGHPASSFILTERINTERRUPT_1_2;

		/* Configure MEMS high pass filter cut-off level, interrupt and data selection bits */
		ctrl = (uint8_t) (lis302dl_filter.HighPassFilter_Data_Selection
 80013a0:	7a3a      	ldrb	r2, [r7, #8]
				| lis302dl_filter.HighPassFilter_CutOff_Frequency
 80013a2:	7a7b      	ldrb	r3, [r7, #9]
		ctrl = (uint8_t) (lis302dl_filter.HighPassFilter_Data_Selection
 80013a4:	4313      	orrs	r3, r2
 80013a6:	b2da      	uxtb	r2, r3
				| lis302dl_filter.HighPassFilter_Interrupt);
 80013a8:	7abb      	ldrb	r3, [r7, #10]
		ctrl = (uint8_t) (lis302dl_filter.HighPassFilter_Data_Selection
 80013aa:	4313      	orrs	r3, r2
 80013ac:	b2db      	uxtb	r3, r3
 80013ae:	82bb      	strh	r3, [r7, #20]

		/* Configure the accelerometer LPF main parameters */
		AcceleroDrv->FilterConfig(ctrl);
 80013b0:	4b22      	ldr	r3, [pc, #136]	; (800143c <BSP_ACCELERO_Init+0x110>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	6a1b      	ldr	r3, [r3, #32]
 80013b6:	8aba      	ldrh	r2, [r7, #20]
 80013b8:	b2d2      	uxtb	r2, r2
 80013ba:	4610      	mov	r0, r2
 80013bc:	4798      	blx	r3

		ret = ACCELERO_OK;
 80013be:	2300      	movs	r3, #0
 80013c0:	75fb      	strb	r3, [r7, #23]
 80013c2:	e034      	b.n	800142e <BSP_ACCELERO_Init+0x102>
	} else if (Lis3dshDrv.ReadID() == I_AM_LIS3DSH) {
 80013c4:	4b1e      	ldr	r3, [pc, #120]	; (8001440 <BSP_ACCELERO_Init+0x114>)
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	4798      	blx	r3
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b3f      	cmp	r3, #63	; 0x3f
 80013ce:	d12c      	bne.n	800142a <BSP_ACCELERO_Init+0xfe>
		/* Initialize the accelerometer driver structure */
		AcceleroDrv = &Lis3dshDrv;
 80013d0:	4b1a      	ldr	r3, [pc, #104]	; (800143c <BSP_ACCELERO_Init+0x110>)
 80013d2:	4a1b      	ldr	r2, [pc, #108]	; (8001440 <BSP_ACCELERO_Init+0x114>)
 80013d4:	601a      	str	r2, [r3, #0]

		/* Set configuration of LIS3DSH MEMS Accelerometer **********************/
		l1s3dsh_InitStruct.Output_DataRate = LIS3DSH_DATARATE_100;
 80013d6:	2360      	movs	r3, #96	; 0x60
 80013d8:	703b      	strb	r3, [r7, #0]
		l1s3dsh_InitStruct.Axes_Enable = LIS3DSH_XYZ_ENABLE;
 80013da:	2307      	movs	r3, #7
 80013dc:	707b      	strb	r3, [r7, #1]
		l1s3dsh_InitStruct.SPI_Wire = LIS3DSH_SERIALINTERFACE_4WIRE;
 80013de:	2300      	movs	r3, #0
 80013e0:	70bb      	strb	r3, [r7, #2]
		l1s3dsh_InitStruct.Self_Test = LIS3DSH_SELFTEST_NORMAL;
 80013e2:	2300      	movs	r3, #0
 80013e4:	70fb      	strb	r3, [r7, #3]
		l1s3dsh_InitStruct.Full_Scale = LIS3DSH_FULLSCALE_2;
 80013e6:	2300      	movs	r3, #0
 80013e8:	713b      	strb	r3, [r7, #4]
		l1s3dsh_InitStruct.Filter_BW = LIS3DSH_FILTER_BW_800;
 80013ea:	2300      	movs	r3, #0
 80013ec:	717b      	strb	r3, [r7, #5]

		/* Configure MEMS: power mode(ODR) and axes enable */
		ctrl = (uint16_t) (l1s3dsh_InitStruct.Output_DataRate
 80013ee:	783a      	ldrb	r2, [r7, #0]
				| l1s3dsh_InitStruct.Axes_Enable);
 80013f0:	787b      	ldrb	r3, [r7, #1]
		ctrl = (uint16_t) (l1s3dsh_InitStruct.Output_DataRate
 80013f2:	4313      	orrs	r3, r2
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	82bb      	strh	r3, [r7, #20]

		/* Configure MEMS: full scale and self test */
		ctrl |= (uint16_t) ((l1s3dsh_InitStruct.SPI_Wire
 80013f8:	78ba      	ldrb	r2, [r7, #2]
				| l1s3dsh_InitStruct.Self_Test | l1s3dsh_InitStruct.Full_Scale
 80013fa:	78fb      	ldrb	r3, [r7, #3]
		ctrl |= (uint16_t) ((l1s3dsh_InitStruct.SPI_Wire
 80013fc:	4313      	orrs	r3, r2
 80013fe:	b2da      	uxtb	r2, r3
				| l1s3dsh_InitStruct.Self_Test | l1s3dsh_InitStruct.Full_Scale
 8001400:	793b      	ldrb	r3, [r7, #4]
		ctrl |= (uint16_t) ((l1s3dsh_InitStruct.SPI_Wire
 8001402:	4313      	orrs	r3, r2
 8001404:	b2da      	uxtb	r2, r3
				| l1s3dsh_InitStruct.Filter_BW) << 8);
 8001406:	797b      	ldrb	r3, [r7, #5]
		ctrl |= (uint16_t) ((l1s3dsh_InitStruct.SPI_Wire
 8001408:	4313      	orrs	r3, r2
 800140a:	b2db      	uxtb	r3, r3
 800140c:	b29b      	uxth	r3, r3
 800140e:	021b      	lsls	r3, r3, #8
 8001410:	b29a      	uxth	r2, r3
 8001412:	8abb      	ldrh	r3, [r7, #20]
 8001414:	4313      	orrs	r3, r2
 8001416:	82bb      	strh	r3, [r7, #20]

		/* Configure the accelerometer main parameters */
		AcceleroDrv->Init(ctrl);
 8001418:	4b08      	ldr	r3, [pc, #32]	; (800143c <BSP_ACCELERO_Init+0x110>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	8aba      	ldrh	r2, [r7, #20]
 8001420:	4610      	mov	r0, r2
 8001422:	4798      	blx	r3

		ret = ACCELERO_OK;
 8001424:	2300      	movs	r3, #0
 8001426:	75fb      	strb	r3, [r7, #23]
 8001428:	e001      	b.n	800142e <BSP_ACCELERO_Init+0x102>
	}

	else {
		ret = ACCELERO_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	75fb      	strb	r3, [r7, #23]
	}
	return ret;
 800142e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001430:	4618      	mov	r0, r3
 8001432:	3718      	adds	r7, #24
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	20000038 	.word	0x20000038
 800143c:	20009864 	.word	0x20009864
 8001440:	20000068 	.word	0x20000068

08001444 <BSP_ACCELERO_output_on_opendrain>:
		LIS302DL_LowpowerCmd(LIS302DL_LOWPOWERMODE_POWERDOWN);
	else if (Lis3dshDrv.ReadID() == I_AM_LIS3DSH)
		LIS3DSH_ODR_LowpowerCmd(LIS3DSH_DATARATE_POWERDOWN);
}

void BSP_ACCELERO_output_on_opendrain(void) {
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
	uint8_t tmp;
	tmp = 0xC0;
 800144a:	23c0      	movs	r3, #192	; 0xc0
 800144c:	71fb      	strb	r3, [r7, #7]
	if (Lis302dlDrv.ReadID() == I_AM_LIS302DL)
 800144e:	4b0e      	ldr	r3, [pc, #56]	; (8001488 <BSP_ACCELERO_output_on_opendrain+0x44>)
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	4798      	blx	r3
 8001454:	4603      	mov	r3, r0
 8001456:	2b3b      	cmp	r3, #59	; 0x3b
 8001458:	d106      	bne.n	8001468 <BSP_ACCELERO_output_on_opendrain+0x24>
		ACCELERO_IO_Write(&tmp, LIS302DL_CTRL_REG3_ADDR, 1);
 800145a:	1dfb      	adds	r3, r7, #7
 800145c:	2201      	movs	r2, #1
 800145e:	2122      	movs	r1, #34	; 0x22
 8001460:	4618      	mov	r0, r3
 8001462:	f000 f921 	bl	80016a8 <ACCELERO_IO_Write>
	else if (Lis3dshDrv.ReadID() == I_AM_LIS3DSH)
		ACCELERO_IO_Write(&tmp, LIS3DSH_CTRL_REG3_ADDR, 1);

}
 8001466:	e00b      	b.n	8001480 <BSP_ACCELERO_output_on_opendrain+0x3c>
	else if (Lis3dshDrv.ReadID() == I_AM_LIS3DSH)
 8001468:	4b08      	ldr	r3, [pc, #32]	; (800148c <BSP_ACCELERO_output_on_opendrain+0x48>)
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	4798      	blx	r3
 800146e:	4603      	mov	r3, r0
 8001470:	2b3f      	cmp	r3, #63	; 0x3f
 8001472:	d105      	bne.n	8001480 <BSP_ACCELERO_output_on_opendrain+0x3c>
		ACCELERO_IO_Write(&tmp, LIS3DSH_CTRL_REG3_ADDR, 1);
 8001474:	1dfb      	adds	r3, r7, #7
 8001476:	2201      	movs	r2, #1
 8001478:	2123      	movs	r1, #35	; 0x23
 800147a:	4618      	mov	r0, r3
 800147c:	f000 f914 	bl	80016a8 <ACCELERO_IO_Write>
}
 8001480:	bf00      	nop
 8001482:	3708      	adds	r7, #8
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	20000038 	.word	0x20000038
 800148c:	20000068 	.word	0x20000068

08001490 <BSP_ACCELERO_DeInit>:
	if (AcceleroDrv->Reset != NULL) {
		AcceleroDrv->Reset();
	}
}

void BSP_ACCELERO_DeInit(void) {
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
	if (AcceleroDrv->DeInit != NULL) {
 8001494:	4b05      	ldr	r3, [pc, #20]	; (80014ac <BSP_ACCELERO_DeInit+0x1c>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800149a:	2b00      	cmp	r3, #0
 800149c:	d003      	beq.n	80014a6 <BSP_ACCELERO_DeInit+0x16>
		AcceleroDrv->DeInit();
 800149e:	4b03      	ldr	r3, [pc, #12]	; (80014ac <BSP_ACCELERO_DeInit+0x1c>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014a4:	4798      	blx	r3
	}
}
 80014a6:	bf00      	nop
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	20009864 	.word	0x20009864

080014b0 <SPIx_Init>:
/**
 * @brief  SPIx Bus initialization
 * @param  None
 * @retval None
 */
static void SPIx_Init(void) {
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
	if (HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET) {
 80014b4:	4819      	ldr	r0, [pc, #100]	; (800151c <SPIx_Init+0x6c>)
 80014b6:	f009 fd75 	bl	800afa4 <HAL_SPI_GetState>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d12a      	bne.n	8001516 <SPIx_Init+0x66>
		/* SPI configuration -----------------------------------------------------*/
		SpiHandle.Instance = DISCOVERY_SPIx;
 80014c0:	4b16      	ldr	r3, [pc, #88]	; (800151c <SPIx_Init+0x6c>)
 80014c2:	4a17      	ldr	r2, [pc, #92]	; (8001520 <SPIx_Init+0x70>)
 80014c4:	601a      	str	r2, [r3, #0]
		SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80014c6:	4b15      	ldr	r3, [pc, #84]	; (800151c <SPIx_Init+0x6c>)
 80014c8:	2218      	movs	r2, #24
 80014ca:	61da      	str	r2, [r3, #28]
		SpiHandle.Init.Direction = SPI_DIRECTION_2LINES;
 80014cc:	4b13      	ldr	r3, [pc, #76]	; (800151c <SPIx_Init+0x6c>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	609a      	str	r2, [r3, #8]
		SpiHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014d2:	4b12      	ldr	r3, [pc, #72]	; (800151c <SPIx_Init+0x6c>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	615a      	str	r2, [r3, #20]
		SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014d8:	4b10      	ldr	r3, [pc, #64]	; (800151c <SPIx_Init+0x6c>)
 80014da:	2200      	movs	r2, #0
 80014dc:	611a      	str	r2, [r3, #16]
		SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 80014de:	4b0f      	ldr	r3, [pc, #60]	; (800151c <SPIx_Init+0x6c>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	629a      	str	r2, [r3, #40]	; 0x28
		SpiHandle.Init.CRCPolynomial = 7;
 80014e4:	4b0d      	ldr	r3, [pc, #52]	; (800151c <SPIx_Init+0x6c>)
 80014e6:	2207      	movs	r2, #7
 80014e8:	62da      	str	r2, [r3, #44]	; 0x2c
		SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
 80014ea:	4b0c      	ldr	r3, [pc, #48]	; (800151c <SPIx_Init+0x6c>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	60da      	str	r2, [r3, #12]
		SpiHandle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014f0:	4b0a      	ldr	r3, [pc, #40]	; (800151c <SPIx_Init+0x6c>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	621a      	str	r2, [r3, #32]
		SpiHandle.Init.NSS = SPI_NSS_SOFT;
 80014f6:	4b09      	ldr	r3, [pc, #36]	; (800151c <SPIx_Init+0x6c>)
 80014f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014fc:	619a      	str	r2, [r3, #24]
		SpiHandle.Init.TIMode = SPI_TIMODE_DISABLED;
 80014fe:	4b07      	ldr	r3, [pc, #28]	; (800151c <SPIx_Init+0x6c>)
 8001500:	2200      	movs	r2, #0
 8001502:	625a      	str	r2, [r3, #36]	; 0x24
		SpiHandle.Init.Mode = SPI_MODE_MASTER;
 8001504:	4b05      	ldr	r3, [pc, #20]	; (800151c <SPIx_Init+0x6c>)
 8001506:	f44f 7282 	mov.w	r2, #260	; 0x104
 800150a:	605a      	str	r2, [r3, #4]

		SPIx_MspInit();
 800150c:	f000 f844 	bl	8001598 <SPIx_MspInit>
		HAL_SPI_Init(&SpiHandle);
 8001510:	4802      	ldr	r0, [pc, #8]	; (800151c <SPIx_Init+0x6c>)
 8001512:	f008 ff99 	bl	800a448 <HAL_SPI_Init>
	}
}
 8001516:	bf00      	nop
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	20009868 	.word	0x20009868
 8001520:	40013000 	.word	0x40013000

08001524 <SPIx_Deinit>:

static void SPIx_Deinit(void) {
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
	SpiHandle.Instance = DISCOVERY_SPIx;
 8001528:	4b03      	ldr	r3, [pc, #12]	; (8001538 <SPIx_Deinit+0x14>)
 800152a:	4a04      	ldr	r2, [pc, #16]	; (800153c <SPIx_Deinit+0x18>)
 800152c:	601a      	str	r2, [r3, #0]
	HAL_SPI_DeInit(&SpiHandle);
 800152e:	4802      	ldr	r0, [pc, #8]	; (8001538 <SPIx_Deinit+0x14>)
 8001530:	f008 fff0 	bl	800a514 <HAL_SPI_DeInit>
}
 8001534:	bf00      	nop
 8001536:	bd80      	pop	{r7, pc}
 8001538:	20009868 	.word	0x20009868
 800153c:	40013000 	.word	0x40013000

08001540 <SPIx_WriteRead>:
 * @brief  Sends a Byte through the SPI interface and return the Byte received 
 *         from the SPI bus.
 * @param  Byte: Byte send.
 * @retval The received byte value
 */
static uint8_t SPIx_WriteRead(uint8_t Byte) {
 8001540:	b580      	push	{r7, lr}
 8001542:	b086      	sub	sp, #24
 8001544:	af02      	add	r7, sp, #8
 8001546:	4603      	mov	r3, r0
 8001548:	71fb      	strb	r3, [r7, #7]
	uint8_t receivedbyte = 0;
 800154a:	2300      	movs	r3, #0
 800154c:	73fb      	strb	r3, [r7, #15]

	/* Send a Byte through the SPI peripheral */
	/* Read byte from the SPI bus */
	if (HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte,
 800154e:	4b0a      	ldr	r3, [pc, #40]	; (8001578 <SPIx_WriteRead+0x38>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f107 020f 	add.w	r2, r7, #15
 8001556:	1df9      	adds	r1, r7, #7
 8001558:	9300      	str	r3, [sp, #0]
 800155a:	2301      	movs	r3, #1
 800155c:	4807      	ldr	r0, [pc, #28]	; (800157c <SPIx_WriteRead+0x3c>)
 800155e:	f009 fac8 	bl	800aaf2 <HAL_SPI_TransmitReceive>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <SPIx_WriteRead+0x2c>
			(uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK) {
		SPIx_Error();
 8001568:	f000 f80a 	bl	8001580 <SPIx_Error>
	}

	return receivedbyte;
 800156c:	7bfb      	ldrb	r3, [r7, #15]
}
 800156e:	4618      	mov	r0, r3
 8001570:	3710      	adds	r7, #16
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	2000001c 	.word	0x2000001c
 800157c:	20009868 	.word	0x20009868

08001580 <SPIx_Error>:
/**
 * @brief  SPIx error treatment function.
 * @param  None
 * @retval None
 */
static void SPIx_Error(void) {
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0
	/* De-initialize the SPI communication bus */
	HAL_SPI_DeInit(&SpiHandle);
 8001584:	4803      	ldr	r0, [pc, #12]	; (8001594 <SPIx_Error+0x14>)
 8001586:	f008 ffc5 	bl	800a514 <HAL_SPI_DeInit>

	/* Re-Initialize the SPI communication bus */
	SPIx_Init();
 800158a:	f7ff ff91 	bl	80014b0 <SPIx_Init>
}
 800158e:	bf00      	nop
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	20009868 	.word	0x20009868

08001598 <SPIx_MspInit>:
/**
 * @brief  SPI MSP Init.
 * @param  hspi: SPI handle
 * @retval None
 */
static void SPIx_MspInit(void) {
 8001598:	b580      	push	{r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af02      	add	r7, sp, #8
	/* Enable the SPI peripheral */
	DISCOVERY_SPIx_CLK_ENABLE();
 800159e:	4b13      	ldr	r3, [pc, #76]	; (80015ec <SPIx_MspInit+0x54>)
 80015a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015a2:	4a12      	ldr	r2, [pc, #72]	; (80015ec <SPIx_MspInit+0x54>)
 80015a4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80015a8:	6453      	str	r3, [r2, #68]	; 0x44
 80015aa:	4b10      	ldr	r3, [pc, #64]	; (80015ec <SPIx_MspInit+0x54>)
 80015ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80015b2:	607b      	str	r3, [r7, #4]
 80015b4:	687b      	ldr	r3, [r7, #4]

	/* Enable SCK, MOSI and MISO GPIO clocks */
	DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 80015b6:	4b0d      	ldr	r3, [pc, #52]	; (80015ec <SPIx_MspInit+0x54>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ba:	4a0c      	ldr	r2, [pc, #48]	; (80015ec <SPIx_MspInit+0x54>)
 80015bc:	f043 0301 	orr.w	r3, r3, #1
 80015c0:	6313      	str	r3, [r2, #48]	; 0x30
 80015c2:	4b0a      	ldr	r3, [pc, #40]	; (80015ec <SPIx_MspInit+0x54>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c6:	f003 0301 	and.w	r3, r3, #1
 80015ca:	603b      	str	r3, [r7, #0]
 80015cc:	683b      	ldr	r3, [r7, #0]

	/* SPI SCK, MOSI, MISO pin configuration */
	BSP_GPIO_PinCfg(DISCOVERY_SPIx_GPIO_PORT,
 80015ce:	2305      	movs	r3, #5
 80015d0:	9301      	str	r3, [sp, #4]
 80015d2:	2301      	movs	r3, #1
 80015d4:	9300      	str	r3, [sp, #0]
 80015d6:	2302      	movs	r3, #2
 80015d8:	2202      	movs	r2, #2
 80015da:	21e0      	movs	r1, #224	; 0xe0
 80015dc:	4804      	ldr	r0, [pc, #16]	; (80015f0 <SPIx_MspInit+0x58>)
 80015de:	f000 f92d 	bl	800183c <BSP_GPIO_PinCfg>
			(DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MISO_PIN
					| DISCOVERY_SPIx_MOSI_PIN), GPIO_MODE_AF_PP, GPIO_PULLDOWN,
			GPIO_SPEED_MEDIUM, DISCOVERY_SPIx_AF);
}
 80015e2:	bf00      	nop
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	40023800 	.word	0x40023800
 80015f0:	40020000 	.word	0x40020000

080015f4 <ACCELERO_IO_Init>:
/**
 * @brief  Configures the Accelerometer SPI interface.
 * @param  None
 * @retval None
 */
void ACCELERO_IO_Init(void) {
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b084      	sub	sp, #16
 80015f8:	af02      	add	r7, sp, #8
	/* Configure the Accelerometer Control pins --------------------------------*/
	/* Enable CS GPIO clock and configure GPIO pin for Accelerometer Chip select */
	ACCELERO_CS_GPIO_CLK_ENABLE();
 80015fa:	4b10      	ldr	r3, [pc, #64]	; (800163c <ACCELERO_IO_Init+0x48>)
 80015fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fe:	4a0f      	ldr	r2, [pc, #60]	; (800163c <ACCELERO_IO_Init+0x48>)
 8001600:	f043 0310 	orr.w	r3, r3, #16
 8001604:	6313      	str	r3, [r2, #48]	; 0x30
 8001606:	4b0d      	ldr	r3, [pc, #52]	; (800163c <ACCELERO_IO_Init+0x48>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160a:	f003 0310 	and.w	r3, r3, #16
 800160e:	607b      	str	r3, [r7, #4]
 8001610:	687b      	ldr	r3, [r7, #4]

	/* Configure GPIO PIN for LIS Chip select */
	BSP_GPIO_PinCfg(ACCELERO_CS_GPIO_PORT, ACCELERO_CS_PIN, GPIO_MODE_OUTPUT_PP,
 8001612:	2300      	movs	r3, #0
 8001614:	9301      	str	r3, [sp, #4]
 8001616:	2301      	movs	r3, #1
 8001618:	9300      	str	r3, [sp, #0]
 800161a:	2300      	movs	r3, #0
 800161c:	2201      	movs	r2, #1
 800161e:	2108      	movs	r1, #8
 8001620:	4807      	ldr	r0, [pc, #28]	; (8001640 <ACCELERO_IO_Init+0x4c>)
 8001622:	f000 f90b 	bl	800183c <BSP_GPIO_PinCfg>
			GPIO_NOPULL, GPIO_SPEED_MEDIUM, 0);

	/* Deselect: Chip Select high */
	ACCELERO_CS_HIGH();
 8001626:	2201      	movs	r2, #1
 8001628:	2108      	movs	r1, #8
 800162a:	4805      	ldr	r0, [pc, #20]	; (8001640 <ACCELERO_IO_Init+0x4c>)
 800162c:	f007 fe70 	bl	8009310 <HAL_GPIO_WritePin>

	SPIx_Init();
 8001630:	f7ff ff3e 	bl	80014b0 <SPIx_Init>
}
 8001634:	bf00      	nop
 8001636:	3708      	adds	r7, #8
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	40023800 	.word	0x40023800
 8001640:	40021000 	.word	0x40021000

08001644 <ACCELERO_IO_DeInit>:

void ACCELERO_IO_DeInit(void) {
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
	SPIx_Deinit();
 8001648:	f7ff ff6c 	bl	8001524 <SPIx_Deinit>
}
 800164c:	bf00      	nop
 800164e:	bd80      	pop	{r7, pc}

08001650 <ACCELERO_IO_ITConfig>:
 * @brief  Configures the Accelerometer INT2.
 *         EXTI0 is already used by user button so INT1 is not configured here.
 * @param  None
 * @retval None
 */
void ACCELERO_IO_ITConfig(void) {
 8001650:	b580      	push	{r7, lr}
 8001652:	b084      	sub	sp, #16
 8001654:	af02      	add	r7, sp, #8
	/* Enable INT2 GPIO clock and configure GPIO PINs to detect Interrupts */
	ACCELERO_INT_GPIO_CLK_ENABLE();
 8001656:	4b11      	ldr	r3, [pc, #68]	; (800169c <ACCELERO_IO_ITConfig+0x4c>)
 8001658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165a:	4a10      	ldr	r2, [pc, #64]	; (800169c <ACCELERO_IO_ITConfig+0x4c>)
 800165c:	f043 0310 	orr.w	r3, r3, #16
 8001660:	6313      	str	r3, [r2, #48]	; 0x30
 8001662:	4b0e      	ldr	r3, [pc, #56]	; (800169c <ACCELERO_IO_ITConfig+0x4c>)
 8001664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001666:	f003 0310 	and.w	r3, r3, #16
 800166a:	607b      	str	r3, [r7, #4]
 800166c:	687b      	ldr	r3, [r7, #4]

	/* Configure GPIO PINs to detect Interrupts */
	BSP_GPIO_PinCfg(ACCELERO_INT_GPIO_PORT, ACCELERO_INT2_PIN,
 800166e:	2300      	movs	r3, #0
 8001670:	9301      	str	r3, [sp, #4]
 8001672:	2302      	movs	r3, #2
 8001674:	9300      	str	r3, [sp, #0]
 8001676:	2300      	movs	r3, #0
 8001678:	4a09      	ldr	r2, [pc, #36]	; (80016a0 <ACCELERO_IO_ITConfig+0x50>)
 800167a:	2102      	movs	r1, #2
 800167c:	4809      	ldr	r0, [pc, #36]	; (80016a4 <ACCELERO_IO_ITConfig+0x54>)
 800167e:	f000 f8dd 	bl	800183c <BSP_GPIO_PinCfg>
			GPIO_MODE_IT_RISING, GPIO_NOPULL, GPIO_SPEED_FAST, 0);

	/* Enable and set Accelerometer INT2 to the lowest priority */
	HAL_NVIC_SetPriority((IRQn_Type) ACCELERO_INT2_EXTI_IRQn, 0x0F, 0);
 8001682:	2200      	movs	r2, #0
 8001684:	210f      	movs	r1, #15
 8001686:	2007      	movs	r0, #7
 8001688:	f003 f809 	bl	800469e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ((IRQn_Type) ACCELERO_INT2_EXTI_IRQn);
 800168c:	2007      	movs	r0, #7
 800168e:	f003 f822 	bl	80046d6 <HAL_NVIC_EnableIRQ>
}
 8001692:	bf00      	nop
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	40023800 	.word	0x40023800
 80016a0:	10110000 	.word	0x10110000
 80016a4:	40021000 	.word	0x40021000

080016a8 <ACCELERO_IO_Write>:
 * @param  WriteAddr: Accelerometer's internal address to write to.
 * @param  NumByteToWrite: Number of bytes to write.
 * @retval None
 */
void ACCELERO_IO_Write(uint8_t *pBuffer, uint8_t WriteAddr,
		uint16_t NumByteToWrite) {
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
 80016b0:	460b      	mov	r3, r1
 80016b2:	70fb      	strb	r3, [r7, #3]
 80016b4:	4613      	mov	r3, r2
 80016b6:	803b      	strh	r3, [r7, #0]
	/* Configure the MS bit:
	 - When 0, the address will remain unchanged in multiple read/write commands.
	 - When 1, the address will be auto incremented in multiple read/write commands.
	 */
	if (NumByteToWrite > 0x01) {
 80016b8:	883b      	ldrh	r3, [r7, #0]
 80016ba:	2b01      	cmp	r3, #1
 80016bc:	d903      	bls.n	80016c6 <ACCELERO_IO_Write+0x1e>
		WriteAddr |= (uint8_t) MULTIPLEBYTE_CMD;
 80016be:	78fb      	ldrb	r3, [r7, #3]
 80016c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80016c4:	70fb      	strb	r3, [r7, #3]
	}
	/* Set chip select Low at the start of the transmission */
	ACCELERO_CS_LOW();
 80016c6:	2200      	movs	r2, #0
 80016c8:	2108      	movs	r1, #8
 80016ca:	480f      	ldr	r0, [pc, #60]	; (8001708 <ACCELERO_IO_Write+0x60>)
 80016cc:	f007 fe20 	bl	8009310 <HAL_GPIO_WritePin>

	/* Send the Address of the indexed register */
	SPIx_WriteRead(WriteAddr);
 80016d0:	78fb      	ldrb	r3, [r7, #3]
 80016d2:	4618      	mov	r0, r3
 80016d4:	f7ff ff34 	bl	8001540 <SPIx_WriteRead>

	/* Send the data that will be written into the device (MSB First) */
	while (NumByteToWrite >= 0x01) {
 80016d8:	e00a      	b.n	80016f0 <ACCELERO_IO_Write+0x48>
		SPIx_WriteRead(*pBuffer);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	4618      	mov	r0, r3
 80016e0:	f7ff ff2e 	bl	8001540 <SPIx_WriteRead>
		NumByteToWrite--;
 80016e4:	883b      	ldrh	r3, [r7, #0]
 80016e6:	3b01      	subs	r3, #1
 80016e8:	803b      	strh	r3, [r7, #0]
		pBuffer++;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	3301      	adds	r3, #1
 80016ee:	607b      	str	r3, [r7, #4]
	while (NumByteToWrite >= 0x01) {
 80016f0:	883b      	ldrh	r3, [r7, #0]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d1f1      	bne.n	80016da <ACCELERO_IO_Write+0x32>
	}

	/* Set chip select High at the end of the transmission */
	ACCELERO_CS_HIGH();
 80016f6:	2201      	movs	r2, #1
 80016f8:	2108      	movs	r1, #8
 80016fa:	4803      	ldr	r0, [pc, #12]	; (8001708 <ACCELERO_IO_Write+0x60>)
 80016fc:	f007 fe08 	bl	8009310 <HAL_GPIO_WritePin>
}
 8001700:	bf00      	nop
 8001702:	3708      	adds	r7, #8
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	40021000 	.word	0x40021000

0800170c <ACCELERO_IO_Read>:
 * @param  ReadAddr: Accelerometer's internal address to read from.
 * @param  NumByteToRead: number of bytes to read from the Accelerometer.
 * @retval None
 */
void ACCELERO_IO_Read(uint8_t *pBuffer, uint8_t ReadAddr,
		uint16_t NumByteToRead) {
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
 8001714:	460b      	mov	r3, r1
 8001716:	70fb      	strb	r3, [r7, #3]
 8001718:	4613      	mov	r3, r2
 800171a:	803b      	strh	r3, [r7, #0]
	if (NumByteToRead > 0x01) {
 800171c:	883b      	ldrh	r3, [r7, #0]
 800171e:	2b01      	cmp	r3, #1
 8001720:	d904      	bls.n	800172c <ACCELERO_IO_Read+0x20>
		ReadAddr |= (uint8_t) (READWRITE_CMD | MULTIPLEBYTE_CMD);
 8001722:	78fb      	ldrb	r3, [r7, #3]
 8001724:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8001728:	70fb      	strb	r3, [r7, #3]
 800172a:	e003      	b.n	8001734 <ACCELERO_IO_Read+0x28>
	} else {
		ReadAddr |= (uint8_t) READWRITE_CMD;
 800172c:	78fb      	ldrb	r3, [r7, #3]
 800172e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001732:	70fb      	strb	r3, [r7, #3]
	}
	/* Set chip select Low at the start of the transmission */
	ACCELERO_CS_LOW();
 8001734:	2200      	movs	r2, #0
 8001736:	2108      	movs	r1, #8
 8001738:	4810      	ldr	r0, [pc, #64]	; (800177c <ACCELERO_IO_Read+0x70>)
 800173a:	f007 fde9 	bl	8009310 <HAL_GPIO_WritePin>

	/* Send the Address of the indexed register */
	SPIx_WriteRead(ReadAddr);
 800173e:	78fb      	ldrb	r3, [r7, #3]
 8001740:	4618      	mov	r0, r3
 8001742:	f7ff fefd 	bl	8001540 <SPIx_WriteRead>

	/* Receive the data that will be read from the device (MSB First) */
	while (NumByteToRead > 0x00) {
 8001746:	e00c      	b.n	8001762 <ACCELERO_IO_Read+0x56>
		/* Send dummy byte (0x00) to generate the SPI clock to ACCELEROMETER (Slave device) */
		*pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 8001748:	2000      	movs	r0, #0
 800174a:	f7ff fef9 	bl	8001540 <SPIx_WriteRead>
 800174e:	4603      	mov	r3, r0
 8001750:	461a      	mov	r2, r3
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	701a      	strb	r2, [r3, #0]
		NumByteToRead--;
 8001756:	883b      	ldrh	r3, [r7, #0]
 8001758:	3b01      	subs	r3, #1
 800175a:	803b      	strh	r3, [r7, #0]
		pBuffer++;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	3301      	adds	r3, #1
 8001760:	607b      	str	r3, [r7, #4]
	while (NumByteToRead > 0x00) {
 8001762:	883b      	ldrh	r3, [r7, #0]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d1ef      	bne.n	8001748 <ACCELERO_IO_Read+0x3c>
	}

	/* Set chip select High at the end of the transmission */
	ACCELERO_CS_HIGH();
 8001768:	2201      	movs	r2, #1
 800176a:	2108      	movs	r1, #8
 800176c:	4803      	ldr	r0, [pc, #12]	; (800177c <ACCELERO_IO_Read+0x70>)
 800176e:	f007 fdcf 	bl	8009310 <HAL_GPIO_WritePin>
}
 8001772:	bf00      	nop
 8001774:	3708      	adds	r7, #8
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40021000 	.word	0x40021000

08001780 <GPIO_Configure>:
/**
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void GPIO_COnfigure(void)
 * @post	Activation des horloges des peripheriques GPIO, configuration en entree ou en sortie des broches choisies.
 */
void GPIO_Configure(void) {
 8001780:	b580      	push	{r7, lr}
 8001782:	b088      	sub	sp, #32
 8001784:	af02      	add	r7, sp, #8
	//Activation des horloges des peropheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f4_hal_rcc.h (417)
 8001786:	4b2a      	ldr	r3, [pc, #168]	; (8001830 <GPIO_Configure+0xb0>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178a:	4a29      	ldr	r2, [pc, #164]	; (8001830 <GPIO_Configure+0xb0>)
 800178c:	f043 0301 	orr.w	r3, r3, #1
 8001790:	6313      	str	r3, [r2, #48]	; 0x30
 8001792:	4b27      	ldr	r3, [pc, #156]	; (8001830 <GPIO_Configure+0xb0>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001796:	f003 0301 	and.w	r3, r3, #1
 800179a:	617b      	str	r3, [r7, #20]
 800179c:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800179e:	4b24      	ldr	r3, [pc, #144]	; (8001830 <GPIO_Configure+0xb0>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a2:	4a23      	ldr	r2, [pc, #140]	; (8001830 <GPIO_Configure+0xb0>)
 80017a4:	f043 0302 	orr.w	r3, r3, #2
 80017a8:	6313      	str	r3, [r2, #48]	; 0x30
 80017aa:	4b21      	ldr	r3, [pc, #132]	; (8001830 <GPIO_Configure+0xb0>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ae:	f003 0302 	and.w	r3, r3, #2
 80017b2:	613b      	str	r3, [r7, #16]
 80017b4:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80017b6:	4b1e      	ldr	r3, [pc, #120]	; (8001830 <GPIO_Configure+0xb0>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ba:	4a1d      	ldr	r2, [pc, #116]	; (8001830 <GPIO_Configure+0xb0>)
 80017bc:	f043 0304 	orr.w	r3, r3, #4
 80017c0:	6313      	str	r3, [r2, #48]	; 0x30
 80017c2:	4b1b      	ldr	r3, [pc, #108]	; (8001830 <GPIO_Configure+0xb0>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c6:	f003 0304 	and.w	r3, r3, #4
 80017ca:	60fb      	str	r3, [r7, #12]
 80017cc:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80017ce:	4b18      	ldr	r3, [pc, #96]	; (8001830 <GPIO_Configure+0xb0>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d2:	4a17      	ldr	r2, [pc, #92]	; (8001830 <GPIO_Configure+0xb0>)
 80017d4:	f043 0308 	orr.w	r3, r3, #8
 80017d8:	6313      	str	r3, [r2, #48]	; 0x30
 80017da:	4b15      	ldr	r3, [pc, #84]	; (8001830 <GPIO_Configure+0xb0>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017de:	f003 0308 	and.w	r3, r3, #8
 80017e2:	60bb      	str	r3, [r7, #8]
 80017e4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80017e6:	4b12      	ldr	r3, [pc, #72]	; (8001830 <GPIO_Configure+0xb0>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ea:	4a11      	ldr	r2, [pc, #68]	; (8001830 <GPIO_Configure+0xb0>)
 80017ec:	f043 0310 	orr.w	r3, r3, #16
 80017f0:	6313      	str	r3, [r2, #48]	; 0x30
 80017f2:	4b0f      	ldr	r3, [pc, #60]	; (8001830 <GPIO_Configure+0xb0>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f6:	f003 0310 	and.w	r3, r3, #16
 80017fa:	607b      	str	r3, [r7, #4]
 80017fc:	687b      	ldr	r3, [r7, #4]

	//BOUTON
	BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_0, GPIO_MODE_INPUT, GPIO_NOPULL,
 80017fe:	2300      	movs	r3, #0
 8001800:	9301      	str	r3, [sp, #4]
 8001802:	2302      	movs	r3, #2
 8001804:	9300      	str	r3, [sp, #0]
 8001806:	2300      	movs	r3, #0
 8001808:	2200      	movs	r2, #0
 800180a:	2101      	movs	r1, #1
 800180c:	4809      	ldr	r0, [pc, #36]	; (8001834 <GPIO_Configure+0xb4>)
 800180e:	f000 f815 	bl	800183c <BSP_GPIO_PinCfg>
			GPIO_SPEED_FAST, 0);

	BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_0, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL,
 8001812:	2300      	movs	r3, #0
 8001814:	9301      	str	r3, [sp, #4]
 8001816:	2302      	movs	r3, #2
 8001818:	9300      	str	r3, [sp, #0]
 800181a:	2300      	movs	r3, #0
 800181c:	2201      	movs	r2, #1
 800181e:	2101      	movs	r1, #1
 8001820:	4805      	ldr	r0, [pc, #20]	; (8001838 <GPIO_Configure+0xb8>)
 8001822:	f000 f80b 	bl	800183c <BSP_GPIO_PinCfg>
			GPIO_SPEED_FAST, 0);
}
 8001826:	bf00      	nop
 8001828:	3718      	adds	r7, #24
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	40023800 	.word	0x40023800
 8001834:	40020000 	.word	0x40020000
 8001838:	40020800 	.word	0x40020800

0800183c <BSP_GPIO_PinCfg>:
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_FAST (50MHz), GPIO_SPEED_HIGH (100MHz)
 * @param GPIO_Alternate : voir stm32f4xx_hal_gpio_ex.h (Uniquement pour GPIO_Mode = GPIO_MODE_AF_PP ou GPIO_MODE_AF_OD, mettre à 0 sinon
 */
void BSP_GPIO_PinCfg(GPIO_TypeDef *GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode,
		uint32_t GPIO_Pull, uint32_t GPIO_Speed, uint32_t GPIO_Alternate) {
 800183c:	b580      	push	{r7, lr}
 800183e:	b08a      	sub	sp, #40	; 0x28
 8001840:	af00      	add	r7, sp, #0
 8001842:	60f8      	str	r0, [r7, #12]
 8001844:	60b9      	str	r1, [r7, #8]
 8001846:	607a      	str	r2, [r7, #4]
 8001848:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;//Structure contenant les arguments de la fonction GPIO_Init

	GPIO_InitStructure.Pin = GPIO_Pin;
 800184a:	68bb      	ldr	r3, [r7, #8]
 800184c:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Mode = GPIO_Mode;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	61fb      	str	r3, [r7, #28]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8001856:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001858:	623b      	str	r3, [r7, #32]
	GPIO_InitStructure.Alternate = GPIO_Alternate;
 800185a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800185c:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 800185e:	f107 0314 	add.w	r3, r7, #20
 8001862:	4619      	mov	r1, r3
 8001864:	68f8      	ldr	r0, [r7, #12]
 8001866:	f007 fbb3 	bl	8008fd0 <HAL_GPIO_Init>
}
 800186a:	bf00      	nop
 800186c:	3728      	adds	r7, #40	; 0x28
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
	...

08001874 <SYS_init>:

/*
 * @func SYS_init(void)
 * @brief	initialise les horloges du microcontroleur selon les fréquences indiquées en macro.
 */
void SYS_init(void) {
 8001874:	b580      	push	{r7, lr}
 8001876:	b094      	sub	sp, #80	; 0x50
 8001878:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStructure;
	RCC_ClkInitTypeDef RCC_ClkInitStructure;

	__HAL_RCC_PWR_CLK_ENABLE();
 800187a:	4b38      	ldr	r3, [pc, #224]	; (800195c <SYS_init+0xe8>)
 800187c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187e:	4a37      	ldr	r2, [pc, #220]	; (800195c <SYS_init+0xe8>)
 8001880:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001884:	6413      	str	r3, [r2, #64]	; 0x40
 8001886:	4b35      	ldr	r3, [pc, #212]	; (800195c <SYS_init+0xe8>)
 8001888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800188a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800188e:	60bb      	str	r3, [r7, #8]
 8001890:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001892:	4b33      	ldr	r3, [pc, #204]	; (8001960 <SYS_init+0xec>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4a32      	ldr	r2, [pc, #200]	; (8001960 <SYS_init+0xec>)
 8001898:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800189c:	6013      	str	r3, [r2, #0]
 800189e:	4b30      	ldr	r3, [pc, #192]	; (8001960 <SYS_init+0xec>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018a6:	607b      	str	r3, [r7, #4]
 80018a8:	687b      	ldr	r3, [r7, #4]

	HAL_RCC_DeInit();
 80018aa:	f008 f891 	bl	80099d0 <HAL_RCC_DeInit>

	/* Oscillateur externe */
	//ErrorStatus HSEStartUpStatus;
	//RCC_HSEConfig(RCC_HSE_ON);
	//HSEStartUpStatus = RCC_WaitForHSEStartUp();
	RCC_OscInitStructure.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018ae:	2301      	movs	r3, #1
 80018b0:	623b      	str	r3, [r7, #32]
	RCC_OscInitStructure.HSEState = RCC_HSE_ON;
 80018b2:	2301      	movs	r3, #1
 80018b4:	627b      	str	r3, [r7, #36]	; 0x24

	RCC_OscInitStructure.PLL.PLLState = RCC_PLL_ON;
 80018b6:	2302      	movs	r3, #2
 80018b8:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStructure.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018ba:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80018be:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStructure.PLL.PLLM = PLLM1;
 80018c0:	2308      	movs	r3, #8
 80018c2:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStructure.PLL.PLLN = PLLN1;
 80018c4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80018c8:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStructure.PLL.PLLP = PLLP1;
 80018ca:	2302      	movs	r3, #2
 80018cc:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStructure.PLL.PLLQ = PLLQ1;
 80018ce:	2307      	movs	r3, #7
 80018d0:	64fb      	str	r3, [r7, #76]	; 0x4c

	if (HAL_RCC_OscConfig(&RCC_OscInitStructure) != HAL_OK) {
 80018d2:	f107 0320 	add.w	r3, r7, #32
 80018d6:	4618      	mov	r0, r3
 80018d8:	f008 f8c4 	bl	8009a64 <HAL_RCC_OscConfig>
		// Erreur à gérer
	}

	//Voir page 60 du manuel de reference
	//FLASH_SetLatency(FLASH_WAIT_CYCLES);
	__HAL_FLASH_SET_LATENCY(FLASH_WAIT_CYCLES);
 80018dc:	4b21      	ldr	r3, [pc, #132]	; (8001964 <SYS_init+0xf0>)
 80018de:	2205      	movs	r2, #5
 80018e0:	701a      	strb	r2, [r3, #0]

	//Défini la clock HSE pour avoir des valeurs correcte pour RCC_GetClocksFreq()
	RCC_SetHSEFreq(CPU_EXTERNAL_CLOCK_HZ);
 80018e2:	4821      	ldr	r0, [pc, #132]	; (8001968 <SYS_init+0xf4>)
 80018e4:	f008 f8b0 	bl	8009a48 <RCC_SetHSEFreq>
	/* PCLK1 = HCLK/2, PCLK2 = HCLK | HCLK = SYSCLK */
	//Pour savoir si les valeurs sont correctes, veuillez changer HCLK_CHOOSEN_DIV, PCLK1_CHOOSEN_DIV et PCLK2_CHOOSEN_DIV. Une erreur de précompilation indiquera s'il y a un problème
	//RCC_HCLKConfig(RCC_SYSCLK_Div1);
	//RCC_PCLK1Config(RCC_HCLK_Div4);
	//RCC_PCLK2Config(RCC_HCLK_Div2);
	RCC_ClkInitStructure.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1
 80018e8:	230f      	movs	r3, #15
 80018ea:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_SYSCLK;
	RCC_ClkInitStructure.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018ec:	2300      	movs	r3, #0
 80018ee:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStructure.APB1CLKDivider = RCC_HCLK_DIV4;
 80018f0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80018f4:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStructure.APB2CLKDivider = RCC_HCLK_DIV2;
 80018f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018fa:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStructure.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018fc:	2302      	movs	r3, #2
 80018fe:	613b      	str	r3, [r7, #16]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStructure, FLASH_WAIT_CYCLES)
 8001900:	f107 030c 	add.w	r3, r7, #12
 8001904:	2105      	movs	r1, #5
 8001906:	4618      	mov	r0, r3
 8001908:	f008 fb06 	bl	8009f18 <HAL_RCC_ClockConfig>
	//while (RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET){}
	/* Select PLL as system clock source */
	//RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
	//while (RCC_GetSYSCLKSource() != 0x08){}

	SystemCoreClockUpdate();
 800190c:	f00a f9d2 	bl	800bcb4 <SystemCoreClockUpdate>

	//Pas de subpriority sur les interruptions
	//NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001910:	2003      	movs	r0, #3
 8001912:	f002 feb9 	bl	8004688 <HAL_NVIC_SetPriorityGrouping>

	//Activation de l'exception Division par 0
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;	//
 8001916:	4b15      	ldr	r3, [pc, #84]	; (800196c <SYS_init+0xf8>)
 8001918:	695b      	ldr	r3, [r3, #20]
 800191a:	4a14      	ldr	r2, [pc, #80]	; (800196c <SYS_init+0xf8>)
 800191c:	f043 0310 	orr.w	r3, r3, #16
 8001920:	6153      	str	r3, [r2, #20]

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0);
 8001922:	4b13      	ldr	r3, [pc, #76]	; (8001970 <SYS_init+0xfc>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	6898      	ldr	r0, [r3, #8]
 8001928:	2300      	movs	r3, #0
 800192a:	2202      	movs	r2, #2
 800192c:	2100      	movs	r1, #0
 800192e:	f00a ff19 	bl	800c764 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0);
 8001932:	4b0f      	ldr	r3, [pc, #60]	; (8001970 <SYS_init+0xfc>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	68d8      	ldr	r0, [r3, #12]
 8001938:	2300      	movs	r3, #0
 800193a:	2202      	movs	r2, #2
 800193c:	2100      	movs	r1, #0
 800193e:	f00a ff11 	bl	800c764 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0);
 8001942:	4b0b      	ldr	r3, [pc, #44]	; (8001970 <SYS_init+0xfc>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	6858      	ldr	r0, [r3, #4]
 8001948:	2300      	movs	r3, #0
 800194a:	2202      	movs	r2, #2
 800194c:	2100      	movs	r1, #0
 800194e:	f00a ff09 	bl	800c764 <setvbuf>
}
 8001952:	bf00      	nop
 8001954:	3750      	adds	r7, #80	; 0x50
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	40023800 	.word	0x40023800
 8001960:	40007000 	.word	0x40007000
 8001964:	40023c00 	.word	0x40023c00
 8001968:	007a1200 	.word	0x007a1200
 800196c:	e000ed00 	.word	0xe000ed00
 8001970:	200000b0 	.word	0x200000b0

08001974 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status) {
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 800197c:	2204      	movs	r2, #4
 800197e:	4902      	ldr	r1, [pc, #8]	; (8001988 <_exit+0x14>)
 8001980:	2001      	movs	r0, #1
 8001982:	f000 f915 	bl	8001bb0 <_write>
	while (1) {
 8001986:	e7fe      	b.n	8001986 <_exit+0x12>
 8001988:	0800d548 	.word	0x0800d548

0800198c <_close>:
		;
	}
}

__attribute__((weak))
int _close(int file) {
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
	return -1;
 8001994:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001998:	4618      	mov	r0, r3
 800199a:	370c      	adds	r7, #12
 800199c:	46bd      	mov	sp, r7
 800199e:	bc80      	pop	{r7}
 80019a0:	4770      	bx	lr

080019a2 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file, struct stat *st) {
 80019a2:	b480      	push	{r7}
 80019a4:	b083      	sub	sp, #12
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
 80019aa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019b2:	605a      	str	r2, [r3, #4]
	return 0;
 80019b4:	2300      	movs	r3, #0
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	370c      	adds	r7, #12
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bc80      	pop	{r7}
 80019be:	4770      	bx	lr

080019c0 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
	return 1;
 80019c4:	2301      	movs	r3, #1
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bc80      	pop	{r7}
 80019cc:	4770      	bx	lr

080019ce <_isatty>:
/*
 isatty
 Query whether output stream is a terminal. For consistency with the other minimal implementations,
 */
__attribute__((weak))
int _isatty(int file) {
 80019ce:	b580      	push	{r7, lr}
 80019d0:	b082      	sub	sp, #8
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	6078      	str	r0, [r7, #4]
 80019d6:	687b      	ldr	r3, [r7, #4]
	switch (file) {
 80019d8:	2b02      	cmp	r3, #2
 80019da:	d801      	bhi.n	80019e0 <_isatty+0x12>
	case STDOUT_FILENO:
	case STDERR_FILENO:
	case STDIN_FILENO:
		return 1;
 80019dc:	2301      	movs	r3, #1
 80019de:	e005      	b.n	80019ec <_isatty+0x1e>
	default:
		//errno = ENOTTY;
		errno = EBADF;
 80019e0:	f00a fa2c 	bl	800be3c <__errno>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2209      	movs	r2, #9
 80019e8:	601a      	str	r2, [r3, #0]
		return 0;
 80019ea:	2300      	movs	r3, #0
	}
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	3708      	adds	r7, #8
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid, int sig) {
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
 80019fc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80019fe:	f00a fa1d 	bl	800be3c <__errno>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2216      	movs	r2, #22
 8001a06:	601a      	str	r2, [r3, #0]
	return (-1);
 8001a08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3708      	adds	r7, #8
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <_lseek>:
/*
 lseek
 Set position in a file. Minimal implementation:
 */
__attribute__((weak))
int _lseek(int file, int ptr, int dir) {
 8001a14:	b480      	push	{r7}
 8001a16:	b085      	sub	sp, #20
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	60f8      	str	r0, [r7, #12]
 8001a1c:	60b9      	str	r1, [r7, #8]
 8001a1e:	607a      	str	r2, [r7, #4]
	return 0;
 8001a20:	2300      	movs	r3, #0
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	3714      	adds	r7, #20
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bc80      	pop	{r7}
 8001a2a:	4770      	bx	lr

08001a2c <_sbrk>:
 sbrk
 Increase program data space.
 Malloc and related functions depend on this
 */
__attribute__((weak))
 caddr_t _sbrk(int incr) {
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
	static int *heap_current = 0;
	static int *heap_end_address = 0;

	int *prev_heap_end;

	if (heap_current == 0)
 8001a34:	4b19      	ldr	r3, [pc, #100]	; (8001a9c <_sbrk+0x70>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d102      	bne.n	8001a42 <_sbrk+0x16>
		heap_current = &heap_start;
 8001a3c:	4b17      	ldr	r3, [pc, #92]	; (8001a9c <_sbrk+0x70>)
 8001a3e:	4a18      	ldr	r2, [pc, #96]	; (8001aa0 <_sbrk+0x74>)
 8001a40:	601a      	str	r2, [r3, #0]

	if (heap_end_address == 0)
 8001a42:	4b18      	ldr	r3, [pc, #96]	; (8001aa4 <_sbrk+0x78>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d102      	bne.n	8001a50 <_sbrk+0x24>
		heap_end_address = &heap_end;
 8001a4a:	4b16      	ldr	r3, [pc, #88]	; (8001aa4 <_sbrk+0x78>)
 8001a4c:	4a16      	ldr	r2, [pc, #88]	; (8001aa8 <_sbrk+0x7c>)
 8001a4e:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_current;
 8001a50:	4b12      	ldr	r3, [pc, #72]	; (8001a9c <_sbrk+0x70>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	60fb      	str	r3, [r7, #12]

	//char * stack = (char*) __get_MSP();

	if (heap_current + incr > heap_end_address) {
 8001a56:	4b11      	ldr	r3, [pc, #68]	; (8001a9c <_sbrk+0x70>)
 8001a58:	681a      	ldr	r2, [r3, #0]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	441a      	add	r2, r3
 8001a60:	4b10      	ldr	r3, [pc, #64]	; (8001aa4 <_sbrk+0x78>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	429a      	cmp	r2, r3
 8001a66:	d90c      	bls.n	8001a82 <_sbrk+0x56>
		_write(STDERR_FILENO, "Heap overflow\n", 25);
 8001a68:	2219      	movs	r2, #25
 8001a6a:	4910      	ldr	r1, [pc, #64]	; (8001aac <_sbrk+0x80>)
 8001a6c:	2002      	movs	r0, #2
 8001a6e:	f000 f89f 	bl	8001bb0 <_write>
		errno = ENOMEM;
 8001a72:	f00a f9e3 	bl	800be3c <__errno>
 8001a76:	4603      	mov	r3, r0
 8001a78:	220c      	movs	r2, #12
 8001a7a:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001a7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a80:	e007      	b.n	8001a92 <_sbrk+0x66>
	}

	heap_current += incr;
 8001a82:	4b06      	ldr	r3, [pc, #24]	; (8001a9c <_sbrk+0x70>)
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	4413      	add	r3, r2
 8001a8c:	4a03      	ldr	r2, [pc, #12]	; (8001a9c <_sbrk+0x70>)
 8001a8e:	6013      	str	r3, [r2, #0]
	return (caddr_t) prev_heap_end;
 8001a90:	68fb      	ldr	r3, [r7, #12]
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3710      	adds	r7, #16
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	20009904 	.word	0x20009904
 8001aa0:	20009e4c 	.word	0x20009e4c
 8001aa4:	2000990c 	.word	0x2000990c
 8001aa8:	2000de4c 	.word	0x2000de4c
 8001aac:	0800d550 	.word	0x0800d550

08001ab0 <_sbrk_r>:

void* _sbrk_r(struct _reent *ptr, ptrdiff_t incr) {
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	6039      	str	r1, [r7, #0]
	char *ret;

	errno = 0;
 8001aba:	f00a f9bf 	bl	800be3c <__errno>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	601a      	str	r2, [r3, #0]
	if ((ret = (char*) (_sbrk(incr))) == (void*) -1 && errno != 0)
 8001ac4:	6838      	ldr	r0, [r7, #0]
 8001ac6:	f7ff ffb1 	bl	8001a2c <_sbrk>
 8001aca:	60f8      	str	r0, [r7, #12]
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ad2:	d10b      	bne.n	8001aec <_sbrk_r+0x3c>
 8001ad4:	f00a f9b2 	bl	800be3c <__errno>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d005      	beq.n	8001aec <_sbrk_r+0x3c>
		ptr->_errno = errno;
 8001ae0:	f00a f9ac 	bl	800be3c <__errno>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	601a      	str	r2, [r3, #0]
	return ret;
 8001aec:	68fb      	ldr	r3, [r7, #12]
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3710      	adds	r7, #16
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
	...

08001af8 <SYS_set_std_usart>:

 return (caddr_t) prev_heap;
 }
 */

void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err) {
 8001af8:	b480      	push	{r7}
 8001afa:	b083      	sub	sp, #12
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	4603      	mov	r3, r0
 8001b00:	71fb      	strb	r3, [r7, #7]
 8001b02:	460b      	mov	r3, r1
 8001b04:	71bb      	strb	r3, [r7, #6]
 8001b06:	4613      	mov	r3, r2
 8001b08:	717b      	strb	r3, [r7, #5]
	stdin_usart = in;
 8001b0a:	4a07      	ldr	r2, [pc, #28]	; (8001b28 <SYS_set_std_usart+0x30>)
 8001b0c:	79fb      	ldrb	r3, [r7, #7]
 8001b0e:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 8001b10:	4a06      	ldr	r2, [pc, #24]	; (8001b2c <SYS_set_std_usart+0x34>)
 8001b12:	79bb      	ldrb	r3, [r7, #6]
 8001b14:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8001b16:	4a06      	ldr	r2, [pc, #24]	; (8001b30 <SYS_set_std_usart+0x38>)
 8001b18:	797b      	ldrb	r3, [r7, #5]
 8001b1a:	7013      	strb	r3, [r2, #0]
}
 8001b1c:	bf00      	nop
 8001b1e:	370c      	adds	r7, #12
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bc80      	pop	{r7}
 8001b24:	4770      	bx	lr
 8001b26:	bf00      	nop
 8001b28:	200098fe 	.word	0x200098fe
 8001b2c:	200098fc 	.word	0x200098fc
 8001b30:	200098fd 	.word	0x200098fd

08001b34 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b088      	sub	sp, #32
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	60f8      	str	r0, [r7, #12]
 8001b3c:	60b9      	str	r1, [r7, #8]
 8001b3e:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8001b40:	2300      	movs	r3, #0
 8001b42:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d122      	bne.n	8001b90 <_read+0x5c>
	case STDIN_FILENO:
		for (n = 0; n < len; n++) {
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	61fb      	str	r3, [r7, #28]
 8001b4e:	e01a      	b.n	8001b86 <_read+0x52>
			/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
			 char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
			char c;
			while (!UART_data_ready(stdin_usart))
 8001b50:	bf00      	nop
 8001b52:	4b16      	ldr	r3, [pc, #88]	; (8001bac <_read+0x78>)
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	4618      	mov	r0, r3
 8001b58:	f000 fc7c 	bl	8002454 <UART_data_ready>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d0f7      	beq.n	8001b52 <_read+0x1e>
				;	//Blocant.
			c = UART_get_next_byte(stdin_usart);
 8001b62:	4b12      	ldr	r3, [pc, #72]	; (8001bac <_read+0x78>)
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	4618      	mov	r0, r3
 8001b68:	f000 fc92 	bl	8002490 <UART_get_next_byte>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	75fb      	strb	r3, [r7, #23]
			*ptr++ = c;
 8001b70:	68bb      	ldr	r3, [r7, #8]
 8001b72:	1c5a      	adds	r2, r3, #1
 8001b74:	60ba      	str	r2, [r7, #8]
 8001b76:	7dfa      	ldrb	r2, [r7, #23]
 8001b78:	701a      	strb	r2, [r3, #0]
			num++;
 8001b7a:	69bb      	ldr	r3, [r7, #24]
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	61bb      	str	r3, [r7, #24]
		for (n = 0; n < len; n++) {
 8001b80:	69fb      	ldr	r3, [r7, #28]
 8001b82:	3301      	adds	r3, #1
 8001b84:	61fb      	str	r3, [r7, #28]
 8001b86:	69fa      	ldr	r2, [r7, #28]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	dbe0      	blt.n	8001b50 <_read+0x1c>
		}
		break;
 8001b8e:	e007      	b.n	8001ba0 <_read+0x6c>
	default:
		errno = EBADF;
 8001b90:	f00a f954 	bl	800be3c <__errno>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2209      	movs	r2, #9
 8001b98:	601a      	str	r2, [r3, #0]
		return -1;
 8001b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b9e:	e000      	b.n	8001ba2 <_read+0x6e>
	}
	return num;
 8001ba0:	69bb      	ldr	r3, [r7, #24]
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3720      	adds	r7, #32
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	200098fe 	.word	0x200098fe

08001bb0 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b086      	sub	sp, #24
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	60f8      	str	r0, [r7, #12]
 8001bb8:	60b9      	str	r1, [r7, #8]
 8001bba:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	2b01      	cmp	r3, #1
 8001bc0:	d003      	beq.n	8001bca <_write+0x1a>
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	2b02      	cmp	r3, #2
 8001bc6:	d014      	beq.n	8001bf2 <_write+0x42>
 8001bc8:	e027      	b.n	8001c1a <_write+0x6a>
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
 8001bca:	2300      	movs	r3, #0
 8001bcc:	617b      	str	r3, [r7, #20]
 8001bce:	e00b      	b.n	8001be8 <_write+0x38>
			//while ((stdout_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
			//stdout_usart->DR = (*ptr++ & (uint16_t)0x01FF);
			UART_putc(stdout_usart, *ptr++);
 8001bd0:	4b18      	ldr	r3, [pc, #96]	; (8001c34 <_write+0x84>)
 8001bd2:	7818      	ldrb	r0, [r3, #0]
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	1c5a      	adds	r2, r3, #1
 8001bd8:	60ba      	str	r2, [r7, #8]
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	4619      	mov	r1, r3
 8001bde:	f000 fcb5 	bl	800254c <UART_putc>
		for (n = 0; n < len; n++) {
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	3301      	adds	r3, #1
 8001be6:	617b      	str	r3, [r7, #20]
 8001be8:	697a      	ldr	r2, [r7, #20]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	429a      	cmp	r2, r3
 8001bee:	dbef      	blt.n	8001bd0 <_write+0x20>
		}
		break;
 8001bf0:	e01b      	b.n	8001c2a <_write+0x7a>
	case STDERR_FILENO: /* stderr */
		for (n = 0; n < len; n++) {
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	617b      	str	r3, [r7, #20]
 8001bf6:	e00b      	b.n	8001c10 <_write+0x60>
			//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
			//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
			UART_putc(stderr_usart, *ptr++);
 8001bf8:	4b0f      	ldr	r3, [pc, #60]	; (8001c38 <_write+0x88>)
 8001bfa:	7818      	ldrb	r0, [r3, #0]
 8001bfc:	68bb      	ldr	r3, [r7, #8]
 8001bfe:	1c5a      	adds	r2, r3, #1
 8001c00:	60ba      	str	r2, [r7, #8]
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	4619      	mov	r1, r3
 8001c06:	f000 fca1 	bl	800254c <UART_putc>
		for (n = 0; n < len; n++) {
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	3301      	adds	r3, #1
 8001c0e:	617b      	str	r3, [r7, #20]
 8001c10:	697a      	ldr	r2, [r7, #20]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	dbef      	blt.n	8001bf8 <_write+0x48>
		}
		break;
 8001c18:	e007      	b.n	8001c2a <_write+0x7a>
	default:
		errno = EBADF;
 8001c1a:	f00a f90f 	bl	800be3c <__errno>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2209      	movs	r2, #9
 8001c22:	601a      	str	r2, [r3, #0]
		return -1;
 8001c24:	f04f 33ff 	mov.w	r3, #4294967295
 8001c28:	e000      	b.n	8001c2c <_write+0x7c>
	}
	return len;
 8001c2a:	687b      	ldr	r3, [r7, #4]
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3718      	adds	r7, #24
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	200098fc 	.word	0x200098fc
 8001c38:	200098fd 	.word	0x200098fd

08001c3c <dump_trap_info>:
	debug_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while (1)
		;
}

void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8001c3c:	b590      	push	{r4, r7, lr}
 8001c3e:	b08d      	sub	sp, #52	; 0x34
 8001c40:	af02      	add	r7, sp, #8
 8001c42:	6078      	str	r0, [r7, #4]
 8001c44:	6039      	str	r1, [r7, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
	uint32_t result;

	__ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001c46:	f3ef 8305 	mrs	r3, IPSR
 8001c4a:	61fb      	str	r3, [r7, #28]
	return(result);
 8001c4c:	69fb      	ldr	r3, [r7, #28]
	extern char _estack;	//Defined by the linker, end of stack

	debug_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	4619      	mov	r1, r3
 8001c52:	4880      	ldr	r0, [pc, #512]	; (8001e54 <dump_trap_info+0x218>)
 8001c54:	f00a fce4 	bl	800c620 <iprintf>
	 13 = Reserved
	 14 = PendSV
	 15 = SysTick
	 16 = IRQ0.
	 */
	if (lr & 0x00000008)
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	f003 0308 	and.w	r3, r3, #8
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d003      	beq.n	8001c6a <dump_trap_info+0x2e>
		debug_printf("CPU was in thread mode\n");
 8001c62:	487d      	ldr	r0, [pc, #500]	; (8001e58 <dump_trap_info+0x21c>)
 8001c64:	f00a fd76 	bl	800c754 <puts>
 8001c68:	e002      	b.n	8001c70 <dump_trap_info+0x34>
	else
		debug_printf("CPU was in handler mode\n");
 8001c6a:	487c      	ldr	r0, [pc, #496]	; (8001e5c <dump_trap_info+0x220>)
 8001c6c:	f00a fd72 	bl	800c754 <puts>

	int offset, i;
	offset = 0;
 8001c70:	2300      	movs	r3, #0
 8001c72:	627b      	str	r3, [r7, #36]	; 0x24

	debug_printf("CPU status was:\n");
 8001c74:	487a      	ldr	r0, [pc, #488]	; (8001e60 <dump_trap_info+0x224>)
 8001c76:	f00a fd6d 	bl	800c754 <puts>
	debug_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset],
 8001c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c7c:	009b      	lsls	r3, r3, #2
 8001c7e:	687a      	ldr	r2, [r7, #4]
 8001c80:	4413      	add	r3, r2
 8001c82:	6819      	ldr	r1, [r3, #0]
 8001c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c86:	3301      	adds	r3, #1
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	687a      	ldr	r2, [r7, #4]
 8001c8c:	4413      	add	r3, r2
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	461a      	mov	r2, r3
 8001c92:	4874      	ldr	r0, [pc, #464]	; (8001e64 <dump_trap_info+0x228>)
 8001c94:	f00a fcc4 	bl	800c620 <iprintf>
			stack_ptr[offset + 1]);
	offset += 2;
 8001c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c9a:	3302      	adds	r3, #2
 8001c9c:	627b      	str	r3, [r7, #36]	; 0x24
	debug_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset],
 8001c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca0:	009b      	lsls	r3, r3, #2
 8001ca2:	687a      	ldr	r2, [r7, #4]
 8001ca4:	4413      	add	r3, r2
 8001ca6:	6819      	ldr	r1, [r3, #0]
 8001ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001caa:	3301      	adds	r3, #1
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	687a      	ldr	r2, [r7, #4]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	461a      	mov	r2, r3
 8001cb6:	486c      	ldr	r0, [pc, #432]	; (8001e68 <dump_trap_info+0x22c>)
 8001cb8:	f00a fcb2 	bl	800c620 <iprintf>
			stack_ptr[offset + 1]);
	offset += 2;
 8001cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cbe:	3302      	adds	r3, #2
 8001cc0:	627b      	str	r3, [r7, #36]	; 0x24
	debug_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8001cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc4:	1c5a      	adds	r2, r3, #1
 8001cc6:	627a      	str	r2, [r7, #36]	; 0x24
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	687a      	ldr	r2, [r7, #4]
 8001ccc:	4413      	add	r3, r2
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	4866      	ldr	r0, [pc, #408]	; (8001e6c <dump_trap_info+0x230>)
 8001cd4:	f00a fca4 	bl	800c620 <iprintf>
	debug_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8001cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cda:	1c5a      	adds	r2, r3, #1
 8001cdc:	627a      	str	r2, [r7, #36]	; 0x24
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	687a      	ldr	r2, [r7, #4]
 8001ce2:	4413      	add	r3, r2
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	4861      	ldr	r0, [pc, #388]	; (8001e70 <dump_trap_info+0x234>)
 8001cea:	f00a fc99 	bl	800c620 <iprintf>
	debug_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8001cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cf0:	1c5a      	adds	r2, r3, #1
 8001cf2:	627a      	str	r2, [r7, #36]	; 0x24
 8001cf4:	009b      	lsls	r3, r3, #2
 8001cf6:	687a      	ldr	r2, [r7, #4]
 8001cf8:	4413      	add	r3, r2
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	485d      	ldr	r0, [pc, #372]	; (8001e74 <dump_trap_info+0x238>)
 8001d00:	f00a fc8e 	bl	800c620 <iprintf>
	debug_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8001d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d06:	1c5a      	adds	r2, r3, #1
 8001d08:	627a      	str	r2, [r7, #36]	; 0x24
 8001d0a:	009b      	lsls	r3, r3, #2
 8001d0c:	687a      	ldr	r2, [r7, #4]
 8001d0e:	4413      	add	r3, r2
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4619      	mov	r1, r3
 8001d14:	4858      	ldr	r0, [pc, #352]	; (8001e78 <dump_trap_info+0x23c>)
 8001d16:	f00a fc83 	bl	800c620 <iprintf>
	if (lr & 0x00000010) {
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	f003 0310 	and.w	r3, r3, #16
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	f000 8091 	beq.w	8001e48 <dump_trap_info+0x20c>
		debug_printf("FPU status was:\n");
 8001d26:	4855      	ldr	r0, [pc, #340]	; (8001e7c <dump_trap_info+0x240>)
 8001d28:	f00a fd14 	bl	800c754 <puts>
		debug_printf(
 8001d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d2e:	009b      	lsls	r3, r3, #2
 8001d30:	687a      	ldr	r2, [r7, #4]
 8001d32:	4413      	add	r3, r2
 8001d34:	6819      	ldr	r1, [r3, #0]
 8001d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d38:	3301      	adds	r3, #1
 8001d3a:	009b      	lsls	r3, r3, #2
 8001d3c:	687a      	ldr	r2, [r7, #4]
 8001d3e:	4413      	add	r3, r2
 8001d40:	6818      	ldr	r0, [r3, #0]
 8001d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d44:	3302      	adds	r3, #2
 8001d46:	009b      	lsls	r3, r3, #2
 8001d48:	687a      	ldr	r2, [r7, #4]
 8001d4a:	4413      	add	r3, r2
 8001d4c:	681c      	ldr	r4, [r3, #0]
 8001d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d50:	3303      	adds	r3, #3
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	687a      	ldr	r2, [r7, #4]
 8001d56:	4413      	add	r3, r2
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	9300      	str	r3, [sp, #0]
 8001d5c:	4623      	mov	r3, r4
 8001d5e:	4602      	mov	r2, r0
 8001d60:	4847      	ldr	r0, [pc, #284]	; (8001e80 <dump_trap_info+0x244>)
 8001d62:	f00a fc5d 	bl	800c620 <iprintf>
				"-  S0: 0x%08lX   S1: 0x%08lX   S2: 0x%08lX   S3: 0x%08lX\n",
				stack_ptr[offset], stack_ptr[offset + 1], stack_ptr[offset + 2],
				stack_ptr[offset + 3]);
		offset += 4;
 8001d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d68:	3304      	adds	r3, #4
 8001d6a:	627b      	str	r3, [r7, #36]	; 0x24
		debug_printf(
 8001d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	687a      	ldr	r2, [r7, #4]
 8001d72:	4413      	add	r3, r2
 8001d74:	6819      	ldr	r1, [r3, #0]
 8001d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d78:	3301      	adds	r3, #1
 8001d7a:	009b      	lsls	r3, r3, #2
 8001d7c:	687a      	ldr	r2, [r7, #4]
 8001d7e:	4413      	add	r3, r2
 8001d80:	6818      	ldr	r0, [r3, #0]
 8001d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d84:	3302      	adds	r3, #2
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	687a      	ldr	r2, [r7, #4]
 8001d8a:	4413      	add	r3, r2
 8001d8c:	681c      	ldr	r4, [r3, #0]
 8001d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d90:	3303      	adds	r3, #3
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	687a      	ldr	r2, [r7, #4]
 8001d96:	4413      	add	r3, r2
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	9300      	str	r3, [sp, #0]
 8001d9c:	4623      	mov	r3, r4
 8001d9e:	4602      	mov	r2, r0
 8001da0:	4838      	ldr	r0, [pc, #224]	; (8001e84 <dump_trap_info+0x248>)
 8001da2:	f00a fc3d 	bl	800c620 <iprintf>
				"-  S4: 0x%08lX   S5: 0x%08lX   S6: 0x%08lX   S7: 0x%08lX\n",
				stack_ptr[offset], stack_ptr[offset + 1], stack_ptr[offset + 2],
				stack_ptr[offset + 3]);
		offset += 4;
 8001da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da8:	3304      	adds	r3, #4
 8001daa:	627b      	str	r3, [r7, #36]	; 0x24
		debug_printf(
 8001dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	687a      	ldr	r2, [r7, #4]
 8001db2:	4413      	add	r3, r2
 8001db4:	6819      	ldr	r1, [r3, #0]
 8001db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db8:	3301      	adds	r3, #1
 8001dba:	009b      	lsls	r3, r3, #2
 8001dbc:	687a      	ldr	r2, [r7, #4]
 8001dbe:	4413      	add	r3, r2
 8001dc0:	6818      	ldr	r0, [r3, #0]
 8001dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc4:	3302      	adds	r3, #2
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	687a      	ldr	r2, [r7, #4]
 8001dca:	4413      	add	r3, r2
 8001dcc:	681c      	ldr	r4, [r3, #0]
 8001dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dd0:	3303      	adds	r3, #3
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	687a      	ldr	r2, [r7, #4]
 8001dd6:	4413      	add	r3, r2
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	9300      	str	r3, [sp, #0]
 8001ddc:	4623      	mov	r3, r4
 8001dde:	4602      	mov	r2, r0
 8001de0:	4829      	ldr	r0, [pc, #164]	; (8001e88 <dump_trap_info+0x24c>)
 8001de2:	f00a fc1d 	bl	800c620 <iprintf>
				"-  S8: 0x%08lX   S9: 0x%08lX  S10: 0x%08lX  S11: 0x%08lX\n",
				stack_ptr[offset], stack_ptr[offset + 1], stack_ptr[offset + 2],
				stack_ptr[offset + 3]);
		offset += 4;
 8001de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de8:	3304      	adds	r3, #4
 8001dea:	627b      	str	r3, [r7, #36]	; 0x24
		debug_printf(
 8001dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dee:	009b      	lsls	r3, r3, #2
 8001df0:	687a      	ldr	r2, [r7, #4]
 8001df2:	4413      	add	r3, r2
 8001df4:	6819      	ldr	r1, [r3, #0]
 8001df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df8:	3301      	adds	r3, #1
 8001dfa:	009b      	lsls	r3, r3, #2
 8001dfc:	687a      	ldr	r2, [r7, #4]
 8001dfe:	4413      	add	r3, r2
 8001e00:	6818      	ldr	r0, [r3, #0]
 8001e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e04:	3302      	adds	r3, #2
 8001e06:	009b      	lsls	r3, r3, #2
 8001e08:	687a      	ldr	r2, [r7, #4]
 8001e0a:	4413      	add	r3, r2
 8001e0c:	681c      	ldr	r4, [r3, #0]
 8001e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e10:	3303      	adds	r3, #3
 8001e12:	009b      	lsls	r3, r3, #2
 8001e14:	687a      	ldr	r2, [r7, #4]
 8001e16:	4413      	add	r3, r2
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	9300      	str	r3, [sp, #0]
 8001e1c:	4623      	mov	r3, r4
 8001e1e:	4602      	mov	r2, r0
 8001e20:	481a      	ldr	r0, [pc, #104]	; (8001e8c <dump_trap_info+0x250>)
 8001e22:	f00a fbfd 	bl	800c620 <iprintf>
				"- S12: 0x%08lX  S13: 0x%08lX  S14: 0x%08lX  S15: 0x%08lX\n",
				stack_ptr[offset], stack_ptr[offset + 1], stack_ptr[offset + 2],
				stack_ptr[offset + 3]);
		offset += 4;
 8001e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e28:	3304      	adds	r3, #4
 8001e2a:	627b      	str	r3, [r7, #36]	; 0x24
		debug_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
 8001e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e2e:	1c5a      	adds	r2, r3, #1
 8001e30:	627a      	str	r2, [r7, #36]	; 0x24
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	687a      	ldr	r2, [r7, #4]
 8001e36:	4413      	add	r3, r2
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	4814      	ldr	r0, [pc, #80]	; (8001e90 <dump_trap_info+0x254>)
 8001e3e:	f00a fbef 	bl	800c620 <iprintf>
		offset++; //empty value at end
 8001e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e44:	3301      	adds	r3, #1
 8001e46:	627b      	str	r3, [r7, #36]	; 0x24
	}

	debug_printf("Stack was: \n");
 8001e48:	4812      	ldr	r0, [pc, #72]	; (8001e94 <dump_trap_info+0x258>)
 8001e4a:	f00a fc83 	bl	800c754 <puts>
	for (i = 0; i < 32 && (char*) &(stack_ptr[offset]) < &_estack; i++) {
 8001e4e:	2300      	movs	r3, #0
 8001e50:	623b      	str	r3, [r7, #32]
 8001e52:	e03b      	b.n	8001ecc <dump_trap_info+0x290>
 8001e54:	0800d59c 	.word	0x0800d59c
 8001e58:	0800d5bc 	.word	0x0800d5bc
 8001e5c:	0800d5d4 	.word	0x0800d5d4
 8001e60:	0800d5ec 	.word	0x0800d5ec
 8001e64:	0800d5fc 	.word	0x0800d5fc
 8001e68:	0800d61c 	.word	0x0800d61c
 8001e6c:	0800d63c 	.word	0x0800d63c
 8001e70:	0800d64c 	.word	0x0800d64c
 8001e74:	0800d660 	.word	0x0800d660
 8001e78:	0800d674 	.word	0x0800d674
 8001e7c:	0800d688 	.word	0x0800d688
 8001e80:	0800d698 	.word	0x0800d698
 8001e84:	0800d6d4 	.word	0x0800d6d4
 8001e88:	0800d710 	.word	0x0800d710
 8001e8c:	0800d74c 	.word	0x0800d74c
 8001e90:	0800d788 	.word	0x0800d788
 8001e94:	0800d79c 	.word	0x0800d79c
		if (!((i + 1) % 4) && i)
 8001e98:	6a3b      	ldr	r3, [r7, #32]
 8001e9a:	3301      	adds	r3, #1
 8001e9c:	f003 0303 	and.w	r3, r3, #3
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d105      	bne.n	8001eb0 <dump_trap_info+0x274>
 8001ea4:	6a3b      	ldr	r3, [r7, #32]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d002      	beq.n	8001eb0 <dump_trap_info+0x274>
			debug_printf("\n");
 8001eaa:	200a      	movs	r0, #10
 8001eac:	f00a fbd0 	bl	800c650 <putchar>
		debug_printf("0x%08lX ", stack_ptr[offset++]);
 8001eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eb2:	1c5a      	adds	r2, r3, #1
 8001eb4:	627a      	str	r2, [r7, #36]	; 0x24
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	687a      	ldr	r2, [r7, #4]
 8001eba:	4413      	add	r3, r2
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	488f      	ldr	r0, [pc, #572]	; (8002100 <dump_trap_info+0x4c4>)
 8001ec2:	f00a fbad 	bl	800c620 <iprintf>
	for (i = 0; i < 32 && (char*) &(stack_ptr[offset]) < &_estack; i++) {
 8001ec6:	6a3b      	ldr	r3, [r7, #32]
 8001ec8:	3301      	adds	r3, #1
 8001eca:	623b      	str	r3, [r7, #32]
 8001ecc:	6a3b      	ldr	r3, [r7, #32]
 8001ece:	2b1f      	cmp	r3, #31
 8001ed0:	dc06      	bgt.n	8001ee0 <dump_trap_info+0x2a4>
 8001ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed4:	009b      	lsls	r3, r3, #2
 8001ed6:	687a      	ldr	r2, [r7, #4]
 8001ed8:	4413      	add	r3, r2
 8001eda:	4a8a      	ldr	r2, [pc, #552]	; (8002104 <dump_trap_info+0x4c8>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d3db      	bcc.n	8001e98 <dump_trap_info+0x25c>
	}
	debug_printf("\n");
 8001ee0:	200a      	movs	r0, #10
 8001ee2:	f00a fbb5 	bl	800c650 <putchar>
	__ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001ee6:	f3ef 8305 	mrs	r3, IPSR
 8001eea:	61bb      	str	r3, [r7, #24]
	return(result);
 8001eec:	69bb      	ldr	r3, [r7, #24]

	//See http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/Cihdjcfc.html

	if ((__get_IPSR() & 0xFF) == 3) {
 8001eee:	b2db      	uxtb	r3, r3
 8001ef0:	2b03      	cmp	r3, #3
 8001ef2:	d11b      	bne.n	8001f2c <dump_trap_info+0x2f0>
		debug_printf("HardFault reason:\n");
 8001ef4:	4884      	ldr	r0, [pc, #528]	; (8002108 <dump_trap_info+0x4cc>)
 8001ef6:	f00a fc2d 	bl	800c754 <puts>
		if (SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk)
 8001efa:	4b84      	ldr	r3, [pc, #528]	; (800210c <dump_trap_info+0x4d0>)
 8001efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	da02      	bge.n	8001f08 <dump_trap_info+0x2cc>
			debug_printf("- DEBUGEVT\n");
 8001f02:	4883      	ldr	r0, [pc, #524]	; (8002110 <dump_trap_info+0x4d4>)
 8001f04:	f00a fc26 	bl	800c754 <puts>
		if (SCB->HFSR & SCB_HFSR_FORCED_Msk)
 8001f08:	4b80      	ldr	r3, [pc, #512]	; (800210c <dump_trap_info+0x4d0>)
 8001f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f0c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d002      	beq.n	8001f1a <dump_trap_info+0x2de>
			debug_printf("- Fault escalated to a hard fault\n");
 8001f14:	487f      	ldr	r0, [pc, #508]	; (8002114 <dump_trap_info+0x4d8>)
 8001f16:	f00a fc1d 	bl	800c754 <puts>
		if (SCB->HFSR & SCB_HFSR_VECTTBL_Msk)
 8001f1a:	4b7c      	ldr	r3, [pc, #496]	; (800210c <dump_trap_info+0x4d0>)
 8001f1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f1e:	f003 0302 	and.w	r3, r3, #2
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d002      	beq.n	8001f2c <dump_trap_info+0x2f0>
			debug_printf("- Bus error on a vector read\n");
 8001f26:	487c      	ldr	r0, [pc, #496]	; (8002118 <dump_trap_info+0x4dc>)
 8001f28:	f00a fc14 	bl	800c754 <puts>
	__ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001f2c:	f3ef 8305 	mrs	r3, IPSR
 8001f30:	617b      	str	r3, [r7, #20]
	return(result);
 8001f32:	697b      	ldr	r3, [r7, #20]
	}

	//See http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/Cihcfefj.html#Cihgghei

	if ((__get_IPSR() & 0xFF) == 4) {
 8001f34:	b2db      	uxtb	r3, r3
 8001f36:	2b04      	cmp	r3, #4
 8001f38:	d13c      	bne.n	8001fb4 <dump_trap_info+0x378>
		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x80)
 8001f3a:	4b74      	ldr	r3, [pc, #464]	; (800210c <dump_trap_info+0x4d0>)
 8001f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d006      	beq.n	8001f54 <dump_trap_info+0x318>
			debug_printf("MemManage fault at address 0x%08lX\n", SCB->MMFAR);
 8001f46:	4b71      	ldr	r3, [pc, #452]	; (800210c <dump_trap_info+0x4d0>)
 8001f48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	4873      	ldr	r0, [pc, #460]	; (800211c <dump_trap_info+0x4e0>)
 8001f4e:	f00a fb67 	bl	800c620 <iprintf>
 8001f52:	e002      	b.n	8001f5a <dump_trap_info+0x31e>
		else
			debug_printf("MemManage fault\n");
 8001f54:	4872      	ldr	r0, [pc, #456]	; (8002120 <dump_trap_info+0x4e4>)
 8001f56:	f00a fbfd 	bl	800c754 <puts>

		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x01)
 8001f5a:	4b6c      	ldr	r3, [pc, #432]	; (800210c <dump_trap_info+0x4d0>)
 8001f5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f5e:	f003 0301 	and.w	r3, r3, #1
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d002      	beq.n	8001f6c <dump_trap_info+0x330>
			debug_printf("- Memory is not executable\n");
 8001f66:	486f      	ldr	r0, [pc, #444]	; (8002124 <dump_trap_info+0x4e8>)
 8001f68:	f00a fbf4 	bl	800c754 <puts>
		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x02)
 8001f6c:	4b67      	ldr	r3, [pc, #412]	; (800210c <dump_trap_info+0x4d0>)
 8001f6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f70:	f003 0302 	and.w	r3, r3, #2
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d002      	beq.n	8001f7e <dump_trap_info+0x342>
			debug_printf("- Memory is not readable/writable\n");
 8001f78:	486b      	ldr	r0, [pc, #428]	; (8002128 <dump_trap_info+0x4ec>)
 8001f7a:	f00a fbeb 	bl	800c754 <puts>
		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x08)
 8001f7e:	4b63      	ldr	r3, [pc, #396]	; (800210c <dump_trap_info+0x4d0>)
 8001f80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f82:	f003 0308 	and.w	r3, r3, #8
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d002      	beq.n	8001f90 <dump_trap_info+0x354>
			debug_printf("- Exception when unstacking from exception\n");
 8001f8a:	4868      	ldr	r0, [pc, #416]	; (800212c <dump_trap_info+0x4f0>)
 8001f8c:	f00a fbe2 	bl	800c754 <puts>
		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x10)
 8001f90:	4b5e      	ldr	r3, [pc, #376]	; (800210c <dump_trap_info+0x4d0>)
 8001f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f94:	f003 0310 	and.w	r3, r3, #16
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d002      	beq.n	8001fa2 <dump_trap_info+0x366>
			debug_printf("- Exception when stacking for an exception\n");
 8001f9c:	4864      	ldr	r0, [pc, #400]	; (8002130 <dump_trap_info+0x4f4>)
 8001f9e:	f00a fbd9 	bl	800c754 <puts>
		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x20)
 8001fa2:	4b5a      	ldr	r3, [pc, #360]	; (800210c <dump_trap_info+0x4d0>)
 8001fa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fa6:	f003 0320 	and.w	r3, r3, #32
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d002      	beq.n	8001fb4 <dump_trap_info+0x378>
			debug_printf(
 8001fae:	4861      	ldr	r0, [pc, #388]	; (8002134 <dump_trap_info+0x4f8>)
 8001fb0:	f00a fbd0 	bl	800c754 <puts>
	__ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001fb4:	f3ef 8305 	mrs	r3, IPSR
 8001fb8:	613b      	str	r3, [r7, #16]
	return(result);
 8001fba:	693b      	ldr	r3, [r7, #16]
					"- Fault when floating-point lazy state preservation\n");
	}

	//See http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/Cihcfefj.html#Cihbeigb

	if ((__get_IPSR() & 0xFF) == 5) {
 8001fbc:	b2db      	uxtb	r3, r3
 8001fbe:	2b05      	cmp	r3, #5
 8001fc0:	d14c      	bne.n	800205c <dump_trap_info+0x420>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x80)
 8001fc2:	4b52      	ldr	r3, [pc, #328]	; (800210c <dump_trap_info+0x4d0>)
 8001fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fc6:	0a1b      	lsrs	r3, r3, #8
 8001fc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d006      	beq.n	8001fde <dump_trap_info+0x3a2>
			debug_printf("BusFault fault at address 0x%08lX\n", SCB->BFAR);
 8001fd0:	4b4e      	ldr	r3, [pc, #312]	; (800210c <dump_trap_info+0x4d0>)
 8001fd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	4858      	ldr	r0, [pc, #352]	; (8002138 <dump_trap_info+0x4fc>)
 8001fd8:	f00a fb22 	bl	800c620 <iprintf>
 8001fdc:	e002      	b.n	8001fe4 <dump_trap_info+0x3a8>
		else
			debug_printf("BusFault fault\n");
 8001fde:	4857      	ldr	r0, [pc, #348]	; (800213c <dump_trap_info+0x500>)
 8001fe0:	f00a fbb8 	bl	800c754 <puts>

		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x01)
 8001fe4:	4b49      	ldr	r3, [pc, #292]	; (800210c <dump_trap_info+0x4d0>)
 8001fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fe8:	0a1b      	lsrs	r3, r3, #8
 8001fea:	f003 0301 	and.w	r3, r3, #1
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d002      	beq.n	8001ff8 <dump_trap_info+0x3bc>
			debug_printf("- Instruction bus error\n");
 8001ff2:	4853      	ldr	r0, [pc, #332]	; (8002140 <dump_trap_info+0x504>)
 8001ff4:	f00a fbae 	bl	800c754 <puts>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x02)
 8001ff8:	4b44      	ldr	r3, [pc, #272]	; (800210c <dump_trap_info+0x4d0>)
 8001ffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ffc:	0a1b      	lsrs	r3, r3, #8
 8001ffe:	f003 0302 	and.w	r3, r3, #2
 8002002:	2b00      	cmp	r3, #0
 8002004:	d002      	beq.n	800200c <dump_trap_info+0x3d0>
			debug_printf("- Precise Data bus error\n");
 8002006:	484f      	ldr	r0, [pc, #316]	; (8002144 <dump_trap_info+0x508>)
 8002008:	f00a fba4 	bl	800c754 <puts>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x04)
 800200c:	4b3f      	ldr	r3, [pc, #252]	; (800210c <dump_trap_info+0x4d0>)
 800200e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002010:	0a1b      	lsrs	r3, r3, #8
 8002012:	f003 0304 	and.w	r3, r3, #4
 8002016:	2b00      	cmp	r3, #0
 8002018:	d002      	beq.n	8002020 <dump_trap_info+0x3e4>
			debug_printf("- Imprecise Data bus error\n");
 800201a:	484b      	ldr	r0, [pc, #300]	; (8002148 <dump_trap_info+0x50c>)
 800201c:	f00a fb9a 	bl	800c754 <puts>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x08)
 8002020:	4b3a      	ldr	r3, [pc, #232]	; (800210c <dump_trap_info+0x4d0>)
 8002022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002024:	0a1b      	lsrs	r3, r3, #8
 8002026:	f003 0308 	and.w	r3, r3, #8
 800202a:	2b00      	cmp	r3, #0
 800202c:	d002      	beq.n	8002034 <dump_trap_info+0x3f8>
			debug_printf("- Exception when unstacking from exception\n");
 800202e:	483f      	ldr	r0, [pc, #252]	; (800212c <dump_trap_info+0x4f0>)
 8002030:	f00a fb90 	bl	800c754 <puts>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x10)
 8002034:	4b35      	ldr	r3, [pc, #212]	; (800210c <dump_trap_info+0x4d0>)
 8002036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002038:	0a1b      	lsrs	r3, r3, #8
 800203a:	f003 0310 	and.w	r3, r3, #16
 800203e:	2b00      	cmp	r3, #0
 8002040:	d002      	beq.n	8002048 <dump_trap_info+0x40c>
			debug_printf("- Exception when stacking for an exception\n");
 8002042:	483b      	ldr	r0, [pc, #236]	; (8002130 <dump_trap_info+0x4f4>)
 8002044:	f00a fb86 	bl	800c754 <puts>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x20)
 8002048:	4b30      	ldr	r3, [pc, #192]	; (800210c <dump_trap_info+0x4d0>)
 800204a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800204c:	0a1b      	lsrs	r3, r3, #8
 800204e:	f003 0320 	and.w	r3, r3, #32
 8002052:	2b00      	cmp	r3, #0
 8002054:	d002      	beq.n	800205c <dump_trap_info+0x420>
			debug_printf(
 8002056:	4837      	ldr	r0, [pc, #220]	; (8002134 <dump_trap_info+0x4f8>)
 8002058:	f00a fb7c 	bl	800c754 <puts>
	__ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800205c:	f3ef 8305 	mrs	r3, IPSR
 8002060:	60fb      	str	r3, [r7, #12]
	return(result);
 8002062:	68fb      	ldr	r3, [r7, #12]
					"- Fault when floating-point lazy state preservation\n");
	}

	//See http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/Cihcfefj.html#Cihgbdbi

	if ((__get_IPSR() & 0xFF) == 6) {
 8002064:	b2db      	uxtb	r3, r3
 8002066:	2b06      	cmp	r3, #6
 8002068:	d142      	bne.n	80020f0 <dump_trap_info+0x4b4>
		debug_printf("UsageFault fault, return address: 0x%08lX\n",
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	3318      	adds	r3, #24
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4619      	mov	r1, r3
 8002072:	4836      	ldr	r0, [pc, #216]	; (800214c <dump_trap_info+0x510>)
 8002074:	f00a fad4 	bl	800c620 <iprintf>
				stack_ptr[6]);

		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x001)
 8002078:	4b24      	ldr	r3, [pc, #144]	; (800210c <dump_trap_info+0x4d0>)
 800207a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800207c:	0c1b      	lsrs	r3, r3, #16
 800207e:	f003 0301 	and.w	r3, r3, #1
 8002082:	2b00      	cmp	r3, #0
 8002084:	d002      	beq.n	800208c <dump_trap_info+0x450>
			debug_printf("- Undefined instruction\n");
 8002086:	4832      	ldr	r0, [pc, #200]	; (8002150 <dump_trap_info+0x514>)
 8002088:	f00a fb64 	bl	800c754 <puts>
		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x002)
 800208c:	4b1f      	ldr	r3, [pc, #124]	; (800210c <dump_trap_info+0x4d0>)
 800208e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002090:	0c1b      	lsrs	r3, r3, #16
 8002092:	f003 0302 	and.w	r3, r3, #2
 8002096:	2b00      	cmp	r3, #0
 8002098:	d002      	beq.n	80020a0 <dump_trap_info+0x464>
			debug_printf("- Illegal use of the EPSR\n");
 800209a:	482e      	ldr	r0, [pc, #184]	; (8002154 <dump_trap_info+0x518>)
 800209c:	f00a fb5a 	bl	800c754 <puts>
		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x004)
 80020a0:	4b1a      	ldr	r3, [pc, #104]	; (800210c <dump_trap_info+0x4d0>)
 80020a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020a4:	0c1b      	lsrs	r3, r3, #16
 80020a6:	f003 0304 	and.w	r3, r3, #4
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d002      	beq.n	80020b4 <dump_trap_info+0x478>
			debug_printf("- Illegal load of the PC\n");
 80020ae:	482a      	ldr	r0, [pc, #168]	; (8002158 <dump_trap_info+0x51c>)
 80020b0:	f00a fb50 	bl	800c754 <puts>
		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x008)
 80020b4:	4b15      	ldr	r3, [pc, #84]	; (800210c <dump_trap_info+0x4d0>)
 80020b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020b8:	0c1b      	lsrs	r3, r3, #16
 80020ba:	f003 0308 	and.w	r3, r3, #8
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d002      	beq.n	80020c8 <dump_trap_info+0x48c>
			debug_printf("- Attempt to access a coprocessor but not present\n");
 80020c2:	4826      	ldr	r0, [pc, #152]	; (800215c <dump_trap_info+0x520>)
 80020c4:	f00a fb46 	bl	800c754 <puts>
		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x100)
 80020c8:	4b10      	ldr	r3, [pc, #64]	; (800210c <dump_trap_info+0x4d0>)
 80020ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020cc:	0c1b      	lsrs	r3, r3, #16
 80020ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d002      	beq.n	80020dc <dump_trap_info+0x4a0>
			debug_printf("- Unaligned memory access\n");
 80020d6:	4822      	ldr	r0, [pc, #136]	; (8002160 <dump_trap_info+0x524>)
 80020d8:	f00a fb3c 	bl	800c754 <puts>
		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x200)
 80020dc:	4b0b      	ldr	r3, [pc, #44]	; (800210c <dump_trap_info+0x4d0>)
 80020de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020e0:	0c1b      	lsrs	r3, r3, #16
 80020e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d002      	beq.n	80020f0 <dump_trap_info+0x4b4>
			debug_printf("- Divide by zero\n");
 80020ea:	481e      	ldr	r0, [pc, #120]	; (8002164 <dump_trap_info+0x528>)
 80020ec:	f00a fb32 	bl	800c754 <puts>
	}
	debug_printf("END of Fault Handler\n");
 80020f0:	481d      	ldr	r0, [pc, #116]	; (8002168 <dump_trap_info+0x52c>)
 80020f2:	f00a fb2f 	bl	800c754 <puts>
}
 80020f6:	bf00      	nop
 80020f8:	372c      	adds	r7, #44	; 0x2c
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd90      	pop	{r4, r7, pc}
 80020fe:	bf00      	nop
 8002100:	0800d7a8 	.word	0x0800d7a8
 8002104:	20011e4c 	.word	0x20011e4c
 8002108:	0800d7b4 	.word	0x0800d7b4
 800210c:	e000ed00 	.word	0xe000ed00
 8002110:	0800d7c8 	.word	0x0800d7c8
 8002114:	0800d7d4 	.word	0x0800d7d4
 8002118:	0800d7f8 	.word	0x0800d7f8
 800211c:	0800d818 	.word	0x0800d818
 8002120:	0800d83c 	.word	0x0800d83c
 8002124:	0800d84c 	.word	0x0800d84c
 8002128:	0800d868 	.word	0x0800d868
 800212c:	0800d88c 	.word	0x0800d88c
 8002130:	0800d8b8 	.word	0x0800d8b8
 8002134:	0800d8e4 	.word	0x0800d8e4
 8002138:	0800d918 	.word	0x0800d918
 800213c:	0800d93c 	.word	0x0800d93c
 8002140:	0800d94c 	.word	0x0800d94c
 8002144:	0800d964 	.word	0x0800d964
 8002148:	0800d980 	.word	0x0800d980
 800214c:	0800d99c 	.word	0x0800d99c
 8002150:	0800d9c8 	.word	0x0800d9c8
 8002154:	0800d9e0 	.word	0x0800d9e0
 8002158:	0800d9fc 	.word	0x0800d9fc
 800215c:	0800da18 	.word	0x0800da18
 8002160:	0800da4c 	.word	0x0800da4c
 8002164:	0800da68 	.word	0x0800da68
 8002168:	0800da7c 	.word	0x0800da7c

0800216c <BusFault_Handler>:

__attribute__((naked)) void Fault_Handler(void) {
	//On ne veux pas perdre l'état des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue générés par GCC
	__asm volatile
 800216c:	f01e 0f04 	tst.w	lr, #4
 8002170:	bf0c      	ite	eq
 8002172:	f3ef 8008 	mrseq	r0, MSP
 8002176:	f3ef 8009 	mrsne	r0, PSP
 800217a:	4671      	mov	r1, lr
 800217c:	f7ff bd5e 	b.w	8001c3c <dump_trap_info>
			"MRSEQ R0, MSP\n"//r0 = msp
			"MRSNE R0, PSP\n"//else r0 = psp
			"MOV R1, LR\n"
			"B dump_trap_info\n"
	);
}
 8002180:	bf00      	nop

08002182 <NMI_Handler>:
void HardFault_Handler(void) __attribute__((alias("Fault_Handler"))) __attribute__((unused));
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) __attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) __attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) __attribute__((unused));

void NMI_Handler(void) {
 8002182:	b480      	push	{r7}
 8002184:	af00      	add	r7, sp, #0
}
 8002186:	bf00      	nop
 8002188:	46bd      	mov	sp, r7
 800218a:	bc80      	pop	{r7}
 800218c:	4770      	bx	lr
	...

08002190 <SVC_Handler>:

void SVC_Handler(void) {
 8002190:	b580      	push	{r7, lr}
 8002192:	af00      	add	r7, sp, #0
	debug_printf("SVC interrupt: unimplemented\n");
 8002194:	4802      	ldr	r0, [pc, #8]	; (80021a0 <SVC_Handler+0x10>)
 8002196:	f00a fadd 	bl	800c754 <puts>
}
 800219a:	bf00      	nop
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	0800da94 	.word	0x0800da94

080021a4 <DebugMon_Handler>:

void DebugMon_Handler(void) {
 80021a4:	b580      	push	{r7, lr}
 80021a6:	af00      	add	r7, sp, #0
	debug_printf("DebugMon: unimplemented\n");
 80021a8:	4802      	ldr	r0, [pc, #8]	; (80021b4 <DebugMon_Handler+0x10>)
 80021aa:	f00a fad3 	bl	800c754 <puts>
}
 80021ae:	bf00      	nop
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	0800dab4 	.word	0x0800dab4

080021b8 <PendSV_Handler>:

void PendSV_Handler(void) {
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
	debug_printf("Pending SVC interrupt: unimplemented\n");
 80021bc:	4802      	ldr	r0, [pc, #8]	; (80021c8 <PendSV_Handler+0x10>)
 80021be:	f00a fac9 	bl	800c754 <puts>
}
 80021c2:	bf00      	nop
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	0800dacc 	.word	0x0800dacc

080021cc <Delay>:
 * @brief  Inserts a delay time.
 * @func void Delay(uint32_t wait_duration_ms)
 * @param  wait_duration_ms: specifies the delay time length, in milliseconds
 * @retval None
 */
void Delay(uint32_t wait_duration_ms) {
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
	uint32_t tick;
	tick = HAL_GetTick();
 80021d4:	f002 f954 	bl	8004480 <HAL_GetTick>
 80021d8:	60f8      	str	r0, [r7, #12]
	while (HAL_GetTick() - tick < wait_duration_ms)
 80021da:	bf00      	nop
 80021dc:	f002 f950 	bl	8004480 <HAL_GetTick>
 80021e0:	4602      	mov	r2, r0
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	1ad3      	subs	r3, r2, r3
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d8f7      	bhi.n	80021dc <Delay+0x10>
		;
}
 80021ec:	bf00      	nop
 80021ee:	bf00      	nop
 80021f0:	3710      	adds	r7, #16
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
	...

080021f8 <TIM2_IRQHandler>:
 * @func 	void TIM2_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS être appelée directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER2_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme ça qu'elle est nommée dans le fichier startup.s !
 */
void TIM2_IRQHandler(void) {
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0
	if (__HAL_TIM_GET_IT_SOURCE(&Tim2_Handle, TIM_IT_UPDATE) != RESET) //Si le flag est levé...
 80021fc:	4b0a      	ldr	r3, [pc, #40]	; (8002228 <TIM2_IRQHandler+0x30>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	68db      	ldr	r3, [r3, #12]
 8002202:	f003 0301 	and.w	r3, r3, #1
 8002206:	2b01      	cmp	r3, #1
 8002208:	d106      	bne.n	8002218 <TIM2_IRQHandler+0x20>
			{
		__HAL_TIM_CLEAR_IT(&Tim2_Handle, TIM_IT_UPDATE);//...On l'acquitte...
 800220a:	4b07      	ldr	r3, [pc, #28]	; (8002228 <TIM2_IRQHandler+0x30>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f06f 0201 	mvn.w	r2, #1
 8002212:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it_1ms();//...Et on appelle la fonction qui nous intéresse
 8002214:	f000 f80c 	bl	8002230 <TIMER2_user_handler_it_1ms>
	}
	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8002218:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800221c:	4803      	ldr	r0, [pc, #12]	; (800222c <TIM2_IRQHandler+0x34>)
 800221e:	f007 f88f 	bl	8009340 <HAL_GPIO_TogglePin>
}
 8002222:	bf00      	nop
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	20009910 	.word	0x20009910
 800222c:	40020c00 	.word	0x40020c00

08002230 <TIMER2_user_handler_it_1ms>:

//L'attribut weak indique à l'éditeur de liens, lors de la compilation, que cette fonction sera ignorée s'il en existe une autre portant le même nom. Elle sera choisie par défaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur définie sa propre TIMER2_user_handler_it_1ms(), elle sera appelée
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER2_user_handler_it_1ms(void) {
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0

}
 8002234:	bf00      	nop
 8002236:	46bd      	mov	sp, r7
 8002238:	bc80      	pop	{r7}
 800223a:	4770      	bx	lr

0800223c <TIMER2_run_1ms>:
 * @brief	Initialisation et lancement du timer 2.
 * 			Cette fonction lance de timer 2 et le configure pour qu'il déclenche sa routine d'interruption toutes les ms.
 * @func 	void TIMER2_run_1ms(void)
 * @post	Le timer 2 et son horloge sont activés, ses interruptions autorisées, et son décompte lancé.
 */
void TIMER2_run_1ms(void) {
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0
	// On active l'horloge du TIM2
	__HAL_RCC_TIM2_CLK_ENABLE();
 8002242:	4b1b      	ldr	r3, [pc, #108]	; (80022b0 <TIMER2_run_1ms+0x74>)
 8002244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002246:	4a1a      	ldr	r2, [pc, #104]	; (80022b0 <TIMER2_run_1ms+0x74>)
 8002248:	f043 0301 	orr.w	r3, r3, #1
 800224c:	6413      	str	r3, [r2, #64]	; 0x40
 800224e:	4b18      	ldr	r3, [pc, #96]	; (80022b0 <TIMER2_run_1ms+0x74>)
 8002250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002252:	f003 0301 	and.w	r3, r3, #1
 8002256:	607b      	str	r3, [r7, #4]
 8002258:	687b      	ldr	r3, [r7, #4]

	// On fixe les priorités des interruptions du timer2 PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(TIM2_IRQn, 0, 1);
 800225a:	2201      	movs	r2, #1
 800225c:	2100      	movs	r1, #0
 800225e:	201c      	movs	r0, #28
 8002260:	f002 fa1d 	bl	800469e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002264:	201c      	movs	r0, #28
 8002266:	f002 fa36 	bl	80046d6 <HAL_NVIC_EnableIRQ>

	// Time base configuration
	Tim2_Handle.Instance = TIM2; //On donne le timer 2 en instance à notre gestionnaire (Handle)
 800226a:	4b12      	ldr	r3, [pc, #72]	; (80022b4 <TIMER2_run_1ms+0x78>)
 800226c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002270:	601a      	str	r2, [r3, #0]
	Tim2_Handle.Init.Period = 1000; //period_us - période choisie en us : Min = 1us, Max = 65535 us
 8002272:	4b10      	ldr	r3, [pc, #64]	; (80022b4 <TIMER2_run_1ms+0x78>)
 8002274:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002278:	60da      	str	r2, [r3, #12]
	Tim2_Handle.Init.Prescaler = TIM2_3_4_5_6_7_12_13_14_CLK / (1000000) - 1; //divise notre clock de timer par 84 (afin d'augmenter la période maximale)
 800227a:	4b0e      	ldr	r3, [pc, #56]	; (80022b4 <TIMER2_run_1ms+0x78>)
 800227c:	2253      	movs	r2, #83	; 0x53
 800227e:	605a      	str	r2, [r3, #4]
	Tim2_Handle.Init.ClockDivision = 0;
 8002280:	4b0c      	ldr	r3, [pc, #48]	; (80022b4 <TIMER2_run_1ms+0x78>)
 8002282:	2200      	movs	r2, #0
 8002284:	611a      	str	r2, [r3, #16]
	Tim2_Handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002286:	4b0b      	ldr	r3, [pc, #44]	; (80022b4 <TIMER2_run_1ms+0x78>)
 8002288:	2200      	movs	r2, #0
 800228a:	609a      	str	r2, [r3, #8]

	// On applique les paramètres d'initialisation
	HAL_TIM_Base_Init(&Tim2_Handle);
 800228c:	4809      	ldr	r0, [pc, #36]	; (80022b4 <TIMER2_run_1ms+0x78>)
 800228e:	f008 ff3a 	bl	800b106 <HAL_TIM_Base_Init>

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&Tim2_Handle);
 8002292:	4808      	ldr	r0, [pc, #32]	; (80022b4 <TIMER2_run_1ms+0x78>)
 8002294:	f008 ff6b 	bl	800b16e <HAL_TIM_Base_Start_IT>

	// On lance le timer2
	__HAL_TIM_ENABLE(&Tim2_Handle);
 8002298:	4b06      	ldr	r3, [pc, #24]	; (80022b4 <TIMER2_run_1ms+0x78>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	4b05      	ldr	r3, [pc, #20]	; (80022b4 <TIMER2_run_1ms+0x78>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f042 0201 	orr.w	r2, r2, #1
 80022a6:	601a      	str	r2, [r3, #0]
}
 80022a8:	bf00      	nop
 80022aa:	3708      	adds	r7, #8
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	40023800 	.word	0x40023800
 80022b4:	20009910 	.word	0x20009910

080022b8 <NVIC_EnableIRQ>:
	__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) {
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	4603      	mov	r3, r0
 80022c0:	71fb      	strb	r3, [r7, #7]
				<< ((uint32_t) ((int32_t) IRQn) & (uint32_t) 0x1F)); /* enable interrupt */
 80022c2:	79fb      	ldrb	r3, [r7, #7]
 80022c4:	f003 031f 	and.w	r3, r3, #31
 80022c8:	2201      	movs	r2, #1
 80022ca:	fa02 f103 	lsl.w	r1, r2, r3
		NVIC->ISER[(uint32_t) ((int32_t) IRQn) >> 5] = (uint32_t) (1
 80022ce:	4a05      	ldr	r2, [pc, #20]	; (80022e4 <NVIC_EnableIRQ+0x2c>)
 80022d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022d4:	095b      	lsrs	r3, r3, #5
 80022d6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
 80022da:	bf00      	nop
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	bc80      	pop	{r7}
 80022e2:	4770      	bx	lr
 80022e4:	e000e100 	.word	0xe000e100

080022e8 <NVIC_DisableIRQ>:

	 The function disables a device-specific interrupt in the NVIC interrupt controller.

	 \param [in]      IRQn  External interrupt number. Value cannot be negative.
	 */
	__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) {
 80022e8:	b480      	push	{r7}
 80022ea:	b083      	sub	sp, #12
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	4603      	mov	r3, r0
 80022f0:	71fb      	strb	r3, [r7, #7]
		NVIC->ICER[((uint32_t) (IRQn) >> 5)] =
				(1 << ((uint32_t) (IRQn) & 0x1F)); /* disable interrupt */
 80022f2:	79fb      	ldrb	r3, [r7, #7]
 80022f4:	f003 031f 	and.w	r3, r3, #31
 80022f8:	2201      	movs	r2, #1
 80022fa:	fa02 f103 	lsl.w	r1, r2, r3
		NVIC->ICER[((uint32_t) (IRQn) >> 5)] =
 80022fe:	4a06      	ldr	r2, [pc, #24]	; (8002318 <NVIC_DisableIRQ+0x30>)
 8002300:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002304:	095b      	lsrs	r3, r3, #5
 8002306:	3320      	adds	r3, #32
 8002308:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
 800230c:	bf00      	nop
 800230e:	370c      	adds	r7, #12
 8002310:	46bd      	mov	sp, r7
 8002312:	bc80      	pop	{r7}
 8002314:	4770      	bx	lr
 8002316:	bf00      	nop
 8002318:	e000e100 	.word	0xe000e100

0800231c <UART_init>:
 * 				UART5  : Rx=PD2 et Tx=PC12, 	init des horloges des GPIOC et D et de l'UART5.
 * 				USART6 : Rx=PC7 et Tx=PC6, 		init des horloges du GPIOC et de l'USART6.
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate) {
 800231c:	b580      	push	{r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
 8002322:	4603      	mov	r3, r0
 8002324:	6039      	str	r1, [r7, #0]
 8002326:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800232e:	d805      	bhi.n	800233c <UART_init+0x20>
 8002330:	4b3e      	ldr	r3, [pc, #248]	; (800242c <UART_init+0x110>)
 8002332:	4a3f      	ldr	r2, [pc, #252]	; (8002430 <UART_init+0x114>)
 8002334:	215f      	movs	r1, #95	; 0x5f
 8002336:	483f      	ldr	r0, [pc, #252]	; (8002434 <UART_init+0x118>)
 8002338:	f009 fd62 	bl	800be00 <__assert_func>
	assert(uart_id < UART_ID_NB);
 800233c:	79fb      	ldrb	r3, [r7, #7]
 800233e:	2b05      	cmp	r3, #5
 8002340:	d905      	bls.n	800234e <UART_init+0x32>
 8002342:	4b3d      	ldr	r3, [pc, #244]	; (8002438 <UART_init+0x11c>)
 8002344:	4a3a      	ldr	r2, [pc, #232]	; (8002430 <UART_init+0x114>)
 8002346:	2160      	movs	r1, #96	; 0x60
 8002348:	483a      	ldr	r0, [pc, #232]	; (8002434 <UART_init+0x118>)
 800234a:	f009 fd59 	bl	800be00 <__assert_func>

	buffer_rx_read_index[uart_id] = 0;
 800234e:	79fb      	ldrb	r3, [r7, #7]
 8002350:	4a3a      	ldr	r2, [pc, #232]	; (800243c <UART_init+0x120>)
 8002352:	2100      	movs	r1, #0
 8002354:	54d1      	strb	r1, [r2, r3]
	buffer_rx_write_index[uart_id] = 0;
 8002356:	79fb      	ldrb	r3, [r7, #7]
 8002358:	4a39      	ldr	r2, [pc, #228]	; (8002440 <UART_init+0x124>)
 800235a:	2100      	movs	r1, #0
 800235c:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 800235e:	79fb      	ldrb	r3, [r7, #7]
 8002360:	4a38      	ldr	r2, [pc, #224]	; (8002444 <UART_init+0x128>)
 8002362:	2100      	movs	r1, #0
 8002364:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	 - Hardware flow control disabled (RTS and CTS signals)
	 - Receive and transmit enabled
	 - OverSampling: enable
	 */
	UART_HandleStructure[uart_id].Instance =
			(USART_TypeDef*) instance_array[uart_id];
 8002368:	79fa      	ldrb	r2, [r7, #7]
	UART_HandleStructure[uart_id].Instance =
 800236a:	79fb      	ldrb	r3, [r7, #7]
			(USART_TypeDef*) instance_array[uart_id];
 800236c:	4936      	ldr	r1, [pc, #216]	; (8002448 <UART_init+0x12c>)
 800236e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
	UART_HandleStructure[uart_id].Instance =
 8002372:	4936      	ldr	r1, [pc, #216]	; (800244c <UART_init+0x130>)
 8002374:	019b      	lsls	r3, r3, #6
 8002376:	440b      	add	r3, r1
 8002378:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 800237a:	79fb      	ldrb	r3, [r7, #7]
 800237c:	4a33      	ldr	r2, [pc, #204]	; (800244c <UART_init+0x130>)
 800237e:	019b      	lsls	r3, r3, #6
 8002380:	4413      	add	r3, r2
 8002382:	3304      	adds	r3, #4
 8002384:	683a      	ldr	r2, [r7, #0]
 8002386:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;	//
 8002388:	79fb      	ldrb	r3, [r7, #7]
 800238a:	4a30      	ldr	r2, [pc, #192]	; (800244c <UART_init+0x130>)
 800238c:	019b      	lsls	r3, r3, #6
 800238e:	4413      	add	r3, r2
 8002390:	3308      	adds	r3, #8
 8002392:	2200      	movs	r2, #0
 8002394:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;	//
 8002396:	79fb      	ldrb	r3, [r7, #7]
 8002398:	4a2c      	ldr	r2, [pc, #176]	; (800244c <UART_init+0x130>)
 800239a:	019b      	lsls	r3, r3, #6
 800239c:	4413      	add	r3, r2
 800239e:	330c      	adds	r3, #12
 80023a0:	2200      	movs	r2, #0
 80023a2:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;	//
 80023a4:	79fb      	ldrb	r3, [r7, #7]
 80023a6:	4a29      	ldr	r2, [pc, #164]	; (800244c <UART_init+0x130>)
 80023a8:	019b      	lsls	r3, r3, #6
 80023aa:	4413      	add	r3, r2
 80023ac:	3310      	adds	r3, #16
 80023ae:	2200      	movs	r2, #0
 80023b0:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;	//
 80023b2:	79fb      	ldrb	r3, [r7, #7]
 80023b4:	4a25      	ldr	r2, [pc, #148]	; (800244c <UART_init+0x130>)
 80023b6:	019b      	lsls	r3, r3, #6
 80023b8:	4413      	add	r3, r2
 80023ba:	3318      	adds	r3, #24
 80023bc:	2200      	movs	r2, #0
 80023be:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;	//
 80023c0:	79fb      	ldrb	r3, [r7, #7]
 80023c2:	4a22      	ldr	r2, [pc, #136]	; (800244c <UART_init+0x130>)
 80023c4:	019b      	lsls	r3, r3, #6
 80023c6:	4413      	add	r3, r2
 80023c8:	3314      	adds	r3, #20
 80023ca:	220c      	movs	r2, #12
 80023cc:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_8;	//
 80023ce:	79fb      	ldrb	r3, [r7, #7]
 80023d0:	4a1e      	ldr	r2, [pc, #120]	; (800244c <UART_init+0x130>)
 80023d2:	019b      	lsls	r3, r3, #6
 80023d4:	4413      	add	r3, r2
 80023d6:	331c      	adds	r3, #28
 80023d8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80023dc:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 80023de:	79fb      	ldrb	r3, [r7, #7]
 80023e0:	019b      	lsls	r3, r3, #6
 80023e2:	4a1a      	ldr	r2, [pc, #104]	; (800244c <UART_init+0x130>)
 80023e4:	4413      	add	r3, r2
 80023e6:	4618      	mov	r0, r3
 80023e8:	f008 ff84 	bl	800b2f4 <HAL_UART_Init>

	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 80023ec:	79fb      	ldrb	r3, [r7, #7]
 80023ee:	4a17      	ldr	r2, [pc, #92]	; (800244c <UART_init+0x130>)
 80023f0:	019b      	lsls	r3, r3, #6
 80023f2:	4413      	add	r3, r2
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	68da      	ldr	r2, [r3, #12]
 80023f8:	79fb      	ldrb	r3, [r7, #7]
 80023fa:	4914      	ldr	r1, [pc, #80]	; (800244c <UART_init+0x130>)
 80023fc:	019b      	lsls	r3, r3, #6
 80023fe:	440b      	add	r3, r1
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002406:	60da      	str	r2, [r3, #12]

	// On fixe les priorités des interruptions de usart6 PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id], 0, 1);
 8002408:	79fb      	ldrb	r3, [r7, #7]
 800240a:	4a11      	ldr	r2, [pc, #68]	; (8002450 <UART_init+0x134>)
 800240c:	56d3      	ldrsb	r3, [r2, r3]
 800240e:	2201      	movs	r2, #1
 8002410:	2100      	movs	r1, #0
 8002412:	4618      	mov	r0, r3
 8002414:	f002 f943 	bl	800469e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002418:	79fb      	ldrb	r3, [r7, #7]
 800241a:	4a0d      	ldr	r2, [pc, #52]	; (8002450 <UART_init+0x134>)
 800241c:	56d3      	ldrsb	r3, [r2, r3]
 800241e:	4618      	mov	r0, r3
 8002420:	f002 f959 	bl	80046d6 <HAL_NVIC_EnableIRQ>
	//HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la réception d'un caractère
}
 8002424:	bf00      	nop
 8002426:	3708      	adds	r7, #8
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}
 800242c:	0800dafc 	.word	0x0800dafc
 8002430:	0800db40 	.word	0x0800db40
 8002434:	0800db0c 	.word	0x0800db0c
 8002438:	0800db28 	.word	0x0800db28
 800243c:	20009dd4 	.word	0x20009dd4
 8002440:	20009dcc 	.word	0x20009dcc
 8002444:	20009ddc 	.word	0x20009ddc
 8002448:	20000020 	.word	0x20000020
 800244c:	2000994c 	.word	0x2000994c
 8002450:	0800daf4 	.word	0x0800daf4

08002454 <UART_data_ready>:

/*
 * Retourne VRAI si un ou des caractères sont disponibles dans le buffer.
 * Retourne FAUX si aucun caractère n'est disponible dans le buffer (le buffer est vide)
 */
bool_e UART_data_ready(uart_id_e uart_id) {
 8002454:	b580      	push	{r7, lr}
 8002456:	b082      	sub	sp, #8
 8002458:	af00      	add	r7, sp, #0
 800245a:	4603      	mov	r3, r0
 800245c:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 800245e:	79fb      	ldrb	r3, [r7, #7]
 8002460:	2b05      	cmp	r3, #5
 8002462:	d905      	bls.n	8002470 <UART_data_ready+0x1c>
 8002464:	4b06      	ldr	r3, [pc, #24]	; (8002480 <UART_data_ready+0x2c>)
 8002466:	4a07      	ldr	r2, [pc, #28]	; (8002484 <UART_data_ready+0x30>)
 8002468:	218e      	movs	r1, #142	; 0x8e
 800246a:	4807      	ldr	r0, [pc, #28]	; (8002488 <UART_data_ready+0x34>)
 800246c:	f009 fcc8 	bl	800be00 <__assert_func>
	return buffer_rx_data_ready[uart_id];
 8002470:	79fb      	ldrb	r3, [r7, #7]
 8002472:	4a06      	ldr	r2, [pc, #24]	; (800248c <UART_data_ready+0x38>)
 8002474:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8002478:	4618      	mov	r0, r3
 800247a:	3708      	adds	r7, #8
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	0800db28 	.word	0x0800db28
 8002484:	0800db58 	.word	0x0800db58
 8002488:	0800db0c 	.word	0x0800db0c
 800248c:	20009ddc 	.word	0x20009ddc

08002490 <UART_get_next_byte>:

/*
 * @ret Retourne le prochain caractère reçu. Ou 0 si rien n'a été reçu.
 * @post 	Le caractère renvoyé par cette fonction ne sera plus renvoyé.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id) {
 8002490:	b580      	push	{r7, lr}
 8002492:	b084      	sub	sp, #16
 8002494:	af00      	add	r7, sp, #0
 8002496:	4603      	mov	r3, r0
 8002498:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 800249a:	79fb      	ldrb	r3, [r7, #7]
 800249c:	2b05      	cmp	r3, #5
 800249e:	d905      	bls.n	80024ac <UART_get_next_byte+0x1c>
 80024a0:	4b22      	ldr	r3, [pc, #136]	; (800252c <UART_get_next_byte+0x9c>)
 80024a2:	4a23      	ldr	r2, [pc, #140]	; (8002530 <UART_get_next_byte+0xa0>)
 80024a4:	2198      	movs	r1, #152	; 0x98
 80024a6:	4823      	ldr	r0, [pc, #140]	; (8002534 <UART_get_next_byte+0xa4>)
 80024a8:	f009 fcaa 	bl	800be00 <__assert_func>

	if (!buffer_rx_data_ready[uart_id])	//N'est jamais sensé se produire si l'utilisateur vérifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 80024ac:	79fb      	ldrb	r3, [r7, #7]
 80024ae:	4a22      	ldr	r2, [pc, #136]	; (8002538 <UART_get_next_byte+0xa8>)
 80024b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d101      	bne.n	80024bc <UART_get_next_byte+0x2c>
		return 0;
 80024b8:	2300      	movs	r3, #0
 80024ba:	e033      	b.n	8002524 <UART_get_next_byte+0x94>

	ret = buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 80024bc:	79fb      	ldrb	r3, [r7, #7]
 80024be:	79fa      	ldrb	r2, [r7, #7]
 80024c0:	491e      	ldr	r1, [pc, #120]	; (800253c <UART_get_next_byte+0xac>)
 80024c2:	5c8a      	ldrb	r2, [r1, r2]
 80024c4:	4611      	mov	r1, r2
 80024c6:	4a1e      	ldr	r2, [pc, #120]	; (8002540 <UART_get_next_byte+0xb0>)
 80024c8:	01db      	lsls	r3, r3, #7
 80024ca:	4413      	add	r3, r2
 80024cc:	440b      	add	r3, r1
 80024ce:	781b      	ldrb	r3, [r3, #0]
 80024d0:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1)
 80024d2:	79fb      	ldrb	r3, [r7, #7]
 80024d4:	4a19      	ldr	r2, [pc, #100]	; (800253c <UART_get_next_byte+0xac>)
 80024d6:	5cd3      	ldrb	r3, [r2, r3]
 80024d8:	3301      	adds	r3, #1
			% BUFFER_RX_SIZE;
 80024da:	425a      	negs	r2, r3
 80024dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80024e0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80024e4:	bf58      	it	pl
 80024e6:	4253      	negpl	r3, r2
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1)
 80024e8:	79fa      	ldrb	r2, [r7, #7]
 80024ea:	b2d9      	uxtb	r1, r3
 80024ec:	4b13      	ldr	r3, [pc, #76]	; (800253c <UART_get_next_byte+0xac>)
 80024ee:	5499      	strb	r1, [r3, r2]

	//Section critique durant laquelle on désactive les interruptions... pour éviter une mauvaise préemption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 80024f0:	79fb      	ldrb	r3, [r7, #7]
 80024f2:	4a14      	ldr	r2, [pc, #80]	; (8002544 <UART_get_next_byte+0xb4>)
 80024f4:	56d3      	ldrsb	r3, [r2, r3]
 80024f6:	4618      	mov	r0, r3
 80024f8:	f7ff fef6 	bl	80022e8 <NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 80024fc:	79fb      	ldrb	r3, [r7, #7]
 80024fe:	4a12      	ldr	r2, [pc, #72]	; (8002548 <UART_get_next_byte+0xb8>)
 8002500:	5cd2      	ldrb	r2, [r2, r3]
 8002502:	79fb      	ldrb	r3, [r7, #7]
 8002504:	490d      	ldr	r1, [pc, #52]	; (800253c <UART_get_next_byte+0xac>)
 8002506:	5ccb      	ldrb	r3, [r1, r3]
 8002508:	429a      	cmp	r2, r3
 800250a:	d104      	bne.n	8002516 <UART_get_next_byte+0x86>
		buffer_rx_data_ready[uart_id] = FALSE;
 800250c:	79fb      	ldrb	r3, [r7, #7]
 800250e:	4a0a      	ldr	r2, [pc, #40]	; (8002538 <UART_get_next_byte+0xa8>)
 8002510:	2100      	movs	r1, #0
 8002512:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002516:	79fb      	ldrb	r3, [r7, #7]
 8002518:	4a0a      	ldr	r2, [pc, #40]	; (8002544 <UART_get_next_byte+0xb4>)
 800251a:	56d3      	ldrsb	r3, [r2, r3]
 800251c:	4618      	mov	r0, r3
 800251e:	f7ff fecb 	bl	80022b8 <NVIC_EnableIRQ>
	return ret;
 8002522:	7bfb      	ldrb	r3, [r7, #15]
}
 8002524:	4618      	mov	r0, r3
 8002526:	3710      	adds	r7, #16
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	0800db28 	.word	0x0800db28
 8002530:	0800db68 	.word	0x0800db68
 8002534:	0800db0c 	.word	0x0800db0c
 8002538:	20009ddc 	.word	0x20009ddc
 800253c:	20009dd4 	.word	0x20009dd4
 8002540:	20009acc 	.word	0x20009acc
 8002544:	0800daf4 	.word	0x0800daf4
 8002548:	20009dcc 	.word	0x20009dcc

0800254c <UART_putc>:
 * @brief	Envoi un caractere sur l'USARTx. Fonction BLOCANTE si un caractere est deja en cours d'envoi.
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c) {
 800254c:	b580      	push	{r7, lr}
 800254e:	b084      	sub	sp, #16
 8002550:	af00      	add	r7, sp, #0
 8002552:	4603      	mov	r3, r0
 8002554:	460a      	mov	r2, r1
 8002556:	71fb      	strb	r3, [r7, #7]
 8002558:	4613      	mov	r3, r2
 800255a:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 800255c:	79fb      	ldrb	r3, [r7, #7]
 800255e:	2b05      	cmp	r3, #5
 8002560:	d905      	bls.n	800256e <UART_putc+0x22>
 8002562:	4b0c      	ldr	r3, [pc, #48]	; (8002594 <UART_putc+0x48>)
 8002564:	4a0c      	ldr	r2, [pc, #48]	; (8002598 <UART_putc+0x4c>)
 8002566:	21c1      	movs	r1, #193	; 0xc1
 8002568:	480c      	ldr	r0, [pc, #48]	; (800259c <UART_putc+0x50>)
 800256a:	f009 fc49 	bl	800be00 <__assert_func>
	do {
		state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 800256e:	79fb      	ldrb	r3, [r7, #7]
 8002570:	019b      	lsls	r3, r3, #6
 8002572:	4a0b      	ldr	r2, [pc, #44]	; (80025a0 <UART_putc+0x54>)
 8002574:	4413      	add	r3, r2
 8002576:	1db9      	adds	r1, r7, #6
 8002578:	2201      	movs	r2, #1
 800257a:	4618      	mov	r0, r3
 800257c:	f008 ff03 	bl	800b386 <HAL_UART_Transmit_IT>
 8002580:	4603      	mov	r3, r0
 8002582:	73fb      	strb	r3, [r7, #15]
	} while (state == HAL_BUSY);
 8002584:	7bfb      	ldrb	r3, [r7, #15]
 8002586:	2b02      	cmp	r3, #2
 8002588:	d0f1      	beq.n	800256e <UART_putc+0x22>
}
 800258a:	bf00      	nop
 800258c:	bf00      	nop
 800258e:	3710      	adds	r7, #16
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}
 8002594:	0800db28 	.word	0x0800db28
 8002598:	0800db7c 	.word	0x0800db7c
 800259c:	0800db0c 	.word	0x0800db0c
 80025a0:	2000994c 	.word	0x2000994c

080025a4 <USART1_IRQHandler>:
	}
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void) {
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 80025a8:	4802      	ldr	r0, [pc, #8]	; (80025b4 <USART1_IRQHandler+0x10>)
 80025aa:	f008 ffb8 	bl	800b51e <HAL_UART_IRQHandler>
}
 80025ae:	bf00      	nop
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	2000994c 	.word	0x2000994c

080025b8 <USART2_IRQHandler>:

void USART2_IRQHandler(void) {
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 80025bc:	4802      	ldr	r0, [pc, #8]	; (80025c8 <USART2_IRQHandler+0x10>)
 80025be:	f008 ffae 	bl	800b51e <HAL_UART_IRQHandler>
}
 80025c2:	bf00      	nop
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	2000998c 	.word	0x2000998c

080025cc <USART3_IRQHandler>:

void USART3_IRQHandler(void) {
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 80025d0:	4802      	ldr	r0, [pc, #8]	; (80025dc <USART3_IRQHandler+0x10>)
 80025d2:	f008 ffa4 	bl	800b51e <HAL_UART_IRQHandler>
}
 80025d6:	bf00      	nop
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	200099cc 	.word	0x200099cc

080025e0 <UART4_IRQHandler>:

void UART4_IRQHandler(void) {
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART4_ID]);
 80025e4:	4802      	ldr	r0, [pc, #8]	; (80025f0 <UART4_IRQHandler+0x10>)
 80025e6:	f008 ff9a 	bl	800b51e <HAL_UART_IRQHandler>
}
 80025ea:	bf00      	nop
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	20009a0c 	.word	0x20009a0c

080025f4 <UART5_IRQHandler>:

void UART5_IRQHandler(void) {
 80025f4:	b580      	push	{r7, lr}
 80025f6:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART5_ID]);
 80025f8:	4802      	ldr	r0, [pc, #8]	; (8002604 <UART5_IRQHandler+0x10>)
 80025fa:	f008 ff90 	bl	800b51e <HAL_UART_IRQHandler>
}
 80025fe:	bf00      	nop
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	20009a4c 	.word	0x20009a4c

08002608 <USART6_IRQHandler>:

void USART6_IRQHandler(void) {
 8002608:	b580      	push	{r7, lr}
 800260a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART6_ID]);
 800260c:	4802      	ldr	r0, [pc, #8]	; (8002618 <USART6_IRQHandler+0x10>)
 800260e:	f008 ff86 	bl	800b51e <HAL_UART_IRQHandler>
}
 8002612:	bf00      	nop
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	20009a8c 	.word	0x20009a8c

0800261c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800261c:	b580      	push	{r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if (huart->Instance == USART1)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a2a      	ldr	r2, [pc, #168]	; (80026d4 <HAL_UART_RxCpltCallback+0xb8>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d102      	bne.n	8002634 <HAL_UART_RxCpltCallback+0x18>
		uart_id = UART1_ID;
 800262e:	2300      	movs	r3, #0
 8002630:	73fb      	strb	r3, [r7, #15]
 8002632:	e026      	b.n	8002682 <HAL_UART_RxCpltCallback+0x66>
	else if (huart->Instance == USART2)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a27      	ldr	r2, [pc, #156]	; (80026d8 <HAL_UART_RxCpltCallback+0xbc>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d102      	bne.n	8002644 <HAL_UART_RxCpltCallback+0x28>
		uart_id = UART2_ID;
 800263e:	2301      	movs	r3, #1
 8002640:	73fb      	strb	r3, [r7, #15]
 8002642:	e01e      	b.n	8002682 <HAL_UART_RxCpltCallback+0x66>
	else if (huart->Instance == USART3)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a24      	ldr	r2, [pc, #144]	; (80026dc <HAL_UART_RxCpltCallback+0xc0>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d102      	bne.n	8002654 <HAL_UART_RxCpltCallback+0x38>
		uart_id = UART3_ID;
 800264e:	2302      	movs	r3, #2
 8002650:	73fb      	strb	r3, [r7, #15]
 8002652:	e016      	b.n	8002682 <HAL_UART_RxCpltCallback+0x66>
	else if (huart->Instance == UART4)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a21      	ldr	r2, [pc, #132]	; (80026e0 <HAL_UART_RxCpltCallback+0xc4>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d102      	bne.n	8002664 <HAL_UART_RxCpltCallback+0x48>
		uart_id = UART4_ID;
 800265e:	2303      	movs	r3, #3
 8002660:	73fb      	strb	r3, [r7, #15]
 8002662:	e00e      	b.n	8002682 <HAL_UART_RxCpltCallback+0x66>
	else if (huart->Instance == UART5)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a1e      	ldr	r2, [pc, #120]	; (80026e4 <HAL_UART_RxCpltCallback+0xc8>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d102      	bne.n	8002674 <HAL_UART_RxCpltCallback+0x58>
		uart_id = UART5_ID;
 800266e:	2304      	movs	r3, #4
 8002670:	73fb      	strb	r3, [r7, #15]
 8002672:	e006      	b.n	8002682 <HAL_UART_RxCpltCallback+0x66>
	else if (huart->Instance == USART6)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a1b      	ldr	r2, [pc, #108]	; (80026e8 <HAL_UART_RxCpltCallback+0xcc>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d126      	bne.n	80026cc <HAL_UART_RxCpltCallback+0xb0>
		uart_id = UART6_ID;
 800267e:	2305      	movs	r3, #5
 8002680:	73fb      	strb	r3, [r7, #15]
	else
		return;

	buffer_rx_data_ready[uart_id] = TRUE;//Le buffer n'est pas (ou plus) vide.
 8002682:	7bfb      	ldrb	r3, [r7, #15]
 8002684:	4a19      	ldr	r2, [pc, #100]	; (80026ec <HAL_UART_RxCpltCallback+0xd0>)
 8002686:	2101      	movs	r1, #1
 8002688:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (buffer_rx_write_index[uart_id] + 1)
 800268c:	7bfb      	ldrb	r3, [r7, #15]
 800268e:	4a18      	ldr	r2, [pc, #96]	; (80026f0 <HAL_UART_RxCpltCallback+0xd4>)
 8002690:	5cd3      	ldrb	r3, [r2, r3]
 8002692:	3301      	adds	r3, #1
			% BUFFER_RX_SIZE;				//Déplacement pointeur en écriture
 8002694:	425a      	negs	r2, r3
 8002696:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800269a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800269e:	bf58      	it	pl
 80026a0:	4253      	negpl	r3, r2
	buffer_rx_write_index[uart_id] = (buffer_rx_write_index[uart_id] + 1)
 80026a2:	7bfa      	ldrb	r2, [r7, #15]
 80026a4:	b2d9      	uxtb	r1, r3
 80026a6:	4b12      	ldr	r3, [pc, #72]	; (80026f0 <HAL_UART_RxCpltCallback+0xd4>)
 80026a8:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],
 80026aa:	7bfb      	ldrb	r3, [r7, #15]
 80026ac:	019b      	lsls	r3, r3, #6
 80026ae:	4a11      	ldr	r2, [pc, #68]	; (80026f4 <HAL_UART_RxCpltCallback+0xd8>)
 80026b0:	1898      	adds	r0, r3, r2
			&buffer_rx[uart_id][buffer_rx_write_index[uart_id]], 1);//Réactivation de la réception d'un caractère
 80026b2:	7bfb      	ldrb	r3, [r7, #15]
 80026b4:	7bfa      	ldrb	r2, [r7, #15]
 80026b6:	490e      	ldr	r1, [pc, #56]	; (80026f0 <HAL_UART_RxCpltCallback+0xd4>)
 80026b8:	5c8a      	ldrb	r2, [r1, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],
 80026ba:	01db      	lsls	r3, r3, #7
 80026bc:	4413      	add	r3, r2
 80026be:	4a0e      	ldr	r2, [pc, #56]	; (80026f8 <HAL_UART_RxCpltCallback+0xdc>)
 80026c0:	4413      	add	r3, r2
 80026c2:	2201      	movs	r2, #1
 80026c4:	4619      	mov	r1, r3
 80026c6:	f008 fec4 	bl	800b452 <HAL_UART_Receive_IT>
 80026ca:	e000      	b.n	80026ce <HAL_UART_RxCpltCallback+0xb2>
		return;
 80026cc:	bf00      	nop
}
 80026ce:	3710      	adds	r7, #16
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	40011000 	.word	0x40011000
 80026d8:	40004400 	.word	0x40004400
 80026dc:	40004800 	.word	0x40004800
 80026e0:	40004c00 	.word	0x40004c00
 80026e4:	40005000 	.word	0x40005000
 80026e8:	40011400 	.word	0x40011400
 80026ec:	20009ddc 	.word	0x20009ddc
 80026f0:	20009dcc 	.word	0x20009dcc
 80026f4:	2000994c 	.word	0x2000994c
 80026f8:	20009acc 	.word	0x20009acc

080026fc <HAL_UART_MspInit>:
//Callback called by hal_uart
/*Selon l'instance de l'UART, on defini les broches qui vont bien (voir la doc)*/
/* Remarque : pour la plupart des UART, plusieurs combinaisons de broches sont disponible. En cas de besoin, cette fonction peut être modifiée.
 * -> consultez le classeur Ports_STM32F4.
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart) {
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b092      	sub	sp, #72	; 0x48
 8002700:	af02      	add	r7, sp, #8
 8002702:	6078      	str	r0, [r7, #4]

	if (huart->Instance == USART1) {
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a9e      	ldr	r2, [pc, #632]	; (8002984 <HAL_UART_MspInit+0x288>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d12c      	bne.n	8002768 <HAL_UART_MspInit+0x6c>
		__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 800270e:	4b9e      	ldr	r3, [pc, #632]	; (8002988 <HAL_UART_MspInit+0x28c>)
 8002710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002712:	4a9d      	ldr	r2, [pc, #628]	; (8002988 <HAL_UART_MspInit+0x28c>)
 8002714:	f043 0302 	orr.w	r3, r3, #2
 8002718:	6313      	str	r3, [r2, #48]	; 0x30
 800271a:	4b9b      	ldr	r3, [pc, #620]	; (8002988 <HAL_UART_MspInit+0x28c>)
 800271c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002724:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP,
 8002726:	2307      	movs	r3, #7
 8002728:	9301      	str	r3, [sp, #4]
 800272a:	2302      	movs	r3, #2
 800272c:	9300      	str	r3, [sp, #0]
 800272e:	2301      	movs	r3, #1
 8002730:	2202      	movs	r2, #2
 8002732:	2140      	movs	r1, #64	; 0x40
 8002734:	4895      	ldr	r0, [pc, #596]	; (800298c <HAL_UART_MspInit+0x290>)
 8002736:	f7ff f881 	bl	800183c <BSP_GPIO_PinCfg>
				GPIO_SPEED_FAST, GPIO_AF7_USART1); //Configure Tx as AF
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP,
 800273a:	2307      	movs	r3, #7
 800273c:	9301      	str	r3, [sp, #4]
 800273e:	2302      	movs	r3, #2
 8002740:	9300      	str	r3, [sp, #0]
 8002742:	2301      	movs	r3, #1
 8002744:	2202      	movs	r2, #2
 8002746:	2180      	movs	r1, #128	; 0x80
 8002748:	4890      	ldr	r0, [pc, #576]	; (800298c <HAL_UART_MspInit+0x290>)
 800274a:	f7ff f877 	bl	800183c <BSP_GPIO_PinCfg>
				GPIO_SPEED_FAST, GPIO_AF7_USART1); //Configure Rx as AF
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 800274e:	4b8e      	ldr	r3, [pc, #568]	; (8002988 <HAL_UART_MspInit+0x28c>)
 8002750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002752:	4a8d      	ldr	r2, [pc, #564]	; (8002988 <HAL_UART_MspInit+0x28c>)
 8002754:	f043 0310 	orr.w	r3, r3, #16
 8002758:	6453      	str	r3, [r2, #68]	; 0x44
 800275a:	4b8b      	ldr	r3, [pc, #556]	; (8002988 <HAL_UART_MspInit+0x28c>)
 800275c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800275e:	f003 0310 	and.w	r3, r3, #16
 8002762:	63bb      	str	r3, [r7, #56]	; 0x38
 8002764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
				GPIO_SPEED_FAST, GPIO_AF8_USART6); //Configure Tx as AF
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP,
				GPIO_SPEED_FAST, GPIO_AF8_USART6); //Configure Rx as AF
		__HAL_RCC_USART6_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 8002766:	e109      	b.n	800297c <HAL_UART_MspInit+0x280>
	} else if (huart->Instance == USART2) {
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a88      	ldr	r2, [pc, #544]	; (8002990 <HAL_UART_MspInit+0x294>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d12c      	bne.n	80027cc <HAL_UART_MspInit+0xd0>
		__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8002772:	4b85      	ldr	r3, [pc, #532]	; (8002988 <HAL_UART_MspInit+0x28c>)
 8002774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002776:	4a84      	ldr	r2, [pc, #528]	; (8002988 <HAL_UART_MspInit+0x28c>)
 8002778:	f043 0301 	orr.w	r3, r3, #1
 800277c:	6313      	str	r3, [r2, #48]	; 0x30
 800277e:	4b82      	ldr	r3, [pc, #520]	; (8002988 <HAL_UART_MspInit+0x28c>)
 8002780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002782:	f003 0301 	and.w	r3, r3, #1
 8002786:	637b      	str	r3, [r7, #52]	; 0x34
 8002788:	6b7b      	ldr	r3, [r7, #52]	; 0x34
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP,
 800278a:	2307      	movs	r3, #7
 800278c:	9301      	str	r3, [sp, #4]
 800278e:	2302      	movs	r3, #2
 8002790:	9300      	str	r3, [sp, #0]
 8002792:	2301      	movs	r3, #1
 8002794:	2202      	movs	r2, #2
 8002796:	2104      	movs	r1, #4
 8002798:	487e      	ldr	r0, [pc, #504]	; (8002994 <HAL_UART_MspInit+0x298>)
 800279a:	f7ff f84f 	bl	800183c <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_PP, GPIO_PULLUP,
 800279e:	2307      	movs	r3, #7
 80027a0:	9301      	str	r3, [sp, #4]
 80027a2:	2302      	movs	r3, #2
 80027a4:	9300      	str	r3, [sp, #0]
 80027a6:	2301      	movs	r3, #1
 80027a8:	2202      	movs	r2, #2
 80027aa:	2108      	movs	r1, #8
 80027ac:	4879      	ldr	r0, [pc, #484]	; (8002994 <HAL_UART_MspInit+0x298>)
 80027ae:	f7ff f845 	bl	800183c <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 80027b2:	4b75      	ldr	r3, [pc, #468]	; (8002988 <HAL_UART_MspInit+0x28c>)
 80027b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b6:	4a74      	ldr	r2, [pc, #464]	; (8002988 <HAL_UART_MspInit+0x28c>)
 80027b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027bc:	6413      	str	r3, [r2, #64]	; 0x40
 80027be:	4b72      	ldr	r3, [pc, #456]	; (8002988 <HAL_UART_MspInit+0x28c>)
 80027c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027c6:	633b      	str	r3, [r7, #48]	; 0x30
 80027c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80027ca:	e0d7      	b.n	800297c <HAL_UART_MspInit+0x280>
	} else if (huart->Instance == USART3) {
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a71      	ldr	r2, [pc, #452]	; (8002998 <HAL_UART_MspInit+0x29c>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d12e      	bne.n	8002834 <HAL_UART_MspInit+0x138>
		__HAL_RCC_GPIOD_CLK_ENABLE();		//Horloge des broches a utiliser
 80027d6:	4b6c      	ldr	r3, [pc, #432]	; (8002988 <HAL_UART_MspInit+0x28c>)
 80027d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027da:	4a6b      	ldr	r2, [pc, #428]	; (8002988 <HAL_UART_MspInit+0x28c>)
 80027dc:	f043 0308 	orr.w	r3, r3, #8
 80027e0:	6313      	str	r3, [r2, #48]	; 0x30
 80027e2:	4b69      	ldr	r3, [pc, #420]	; (8002988 <HAL_UART_MspInit+0x28c>)
 80027e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e6:	f003 0308 	and.w	r3, r3, #8
 80027ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80027ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
		BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_8, GPIO_MODE_AF_PP, GPIO_PULLUP,
 80027ee:	2307      	movs	r3, #7
 80027f0:	9301      	str	r3, [sp, #4]
 80027f2:	2302      	movs	r3, #2
 80027f4:	9300      	str	r3, [sp, #0]
 80027f6:	2301      	movs	r3, #1
 80027f8:	2202      	movs	r2, #2
 80027fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80027fe:	4867      	ldr	r0, [pc, #412]	; (800299c <HAL_UART_MspInit+0x2a0>)
 8002800:	f7ff f81c 	bl	800183c <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP,
 8002804:	2307      	movs	r3, #7
 8002806:	9301      	str	r3, [sp, #4]
 8002808:	2302      	movs	r3, #2
 800280a:	9300      	str	r3, [sp, #0]
 800280c:	2301      	movs	r3, #1
 800280e:	2202      	movs	r2, #2
 8002810:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002814:	4861      	ldr	r0, [pc, #388]	; (800299c <HAL_UART_MspInit+0x2a0>)
 8002816:	f7ff f811 	bl	800183c <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 800281a:	4b5b      	ldr	r3, [pc, #364]	; (8002988 <HAL_UART_MspInit+0x28c>)
 800281c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800281e:	4a5a      	ldr	r2, [pc, #360]	; (8002988 <HAL_UART_MspInit+0x28c>)
 8002820:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002824:	6413      	str	r3, [r2, #64]	; 0x40
 8002826:	4b58      	ldr	r3, [pc, #352]	; (8002988 <HAL_UART_MspInit+0x28c>)
 8002828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800282a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800282e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002830:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8002832:	e0a3      	b.n	800297c <HAL_UART_MspInit+0x280>
	} else if (huart->Instance == UART4) {
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a59      	ldr	r2, [pc, #356]	; (80029a0 <HAL_UART_MspInit+0x2a4>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d12e      	bne.n	800289c <HAL_UART_MspInit+0x1a0>
		__HAL_RCC_GPIOC_CLK_ENABLE();		//Horloge des broches a utiliser
 800283e:	4b52      	ldr	r3, [pc, #328]	; (8002988 <HAL_UART_MspInit+0x28c>)
 8002840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002842:	4a51      	ldr	r2, [pc, #324]	; (8002988 <HAL_UART_MspInit+0x28c>)
 8002844:	f043 0304 	orr.w	r3, r3, #4
 8002848:	6313      	str	r3, [r2, #48]	; 0x30
 800284a:	4b4f      	ldr	r3, [pc, #316]	; (8002988 <HAL_UART_MspInit+0x28c>)
 800284c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800284e:	f003 0304 	and.w	r3, r3, #4
 8002852:	627b      	str	r3, [r7, #36]	; 0x24
 8002854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP,
 8002856:	2307      	movs	r3, #7
 8002858:	9301      	str	r3, [sp, #4]
 800285a:	2302      	movs	r3, #2
 800285c:	9300      	str	r3, [sp, #0]
 800285e:	2301      	movs	r3, #1
 8002860:	2202      	movs	r2, #2
 8002862:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002866:	484f      	ldr	r0, [pc, #316]	; (80029a4 <HAL_UART_MspInit+0x2a8>)
 8002868:	f7fe ffe8 	bl	800183c <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_11, GPIO_MODE_AF_PP, GPIO_PULLUP,
 800286c:	2307      	movs	r3, #7
 800286e:	9301      	str	r3, [sp, #4]
 8002870:	2302      	movs	r3, #2
 8002872:	9300      	str	r3, [sp, #0]
 8002874:	2301      	movs	r3, #1
 8002876:	2202      	movs	r2, #2
 8002878:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800287c:	4849      	ldr	r0, [pc, #292]	; (80029a4 <HAL_UART_MspInit+0x2a8>)
 800287e:	f7fe ffdd 	bl	800183c <BSP_GPIO_PinCfg>
		__HAL_RCC_UART4_CLK_ENABLE();		//Horloge du peripherique UART
 8002882:	4b41      	ldr	r3, [pc, #260]	; (8002988 <HAL_UART_MspInit+0x28c>)
 8002884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002886:	4a40      	ldr	r2, [pc, #256]	; (8002988 <HAL_UART_MspInit+0x28c>)
 8002888:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800288c:	6413      	str	r3, [r2, #64]	; 0x40
 800288e:	4b3e      	ldr	r3, [pc, #248]	; (8002988 <HAL_UART_MspInit+0x28c>)
 8002890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002892:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002896:	623b      	str	r3, [r7, #32]
 8002898:	6a3b      	ldr	r3, [r7, #32]
}
 800289a:	e06f      	b.n	800297c <HAL_UART_MspInit+0x280>
	} else if (huart->Instance == UART5) {
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a41      	ldr	r2, [pc, #260]	; (80029a8 <HAL_UART_MspInit+0x2ac>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d139      	bne.n	800291a <HAL_UART_MspInit+0x21e>
		__HAL_RCC_GPIOC_CLK_ENABLE();		//Horloge des broches a utiliser
 80028a6:	4b38      	ldr	r3, [pc, #224]	; (8002988 <HAL_UART_MspInit+0x28c>)
 80028a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028aa:	4a37      	ldr	r2, [pc, #220]	; (8002988 <HAL_UART_MspInit+0x28c>)
 80028ac:	f043 0304 	orr.w	r3, r3, #4
 80028b0:	6313      	str	r3, [r2, #48]	; 0x30
 80028b2:	4b35      	ldr	r3, [pc, #212]	; (8002988 <HAL_UART_MspInit+0x28c>)
 80028b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b6:	f003 0304 	and.w	r3, r3, #4
 80028ba:	61fb      	str	r3, [r7, #28]
 80028bc:	69fb      	ldr	r3, [r7, #28]
		__HAL_RCC_GPIOD_CLK_ENABLE();		//Horloge des broches a utiliser
 80028be:	4b32      	ldr	r3, [pc, #200]	; (8002988 <HAL_UART_MspInit+0x28c>)
 80028c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c2:	4a31      	ldr	r2, [pc, #196]	; (8002988 <HAL_UART_MspInit+0x28c>)
 80028c4:	f043 0308 	orr.w	r3, r3, #8
 80028c8:	6313      	str	r3, [r2, #48]	; 0x30
 80028ca:	4b2f      	ldr	r3, [pc, #188]	; (8002988 <HAL_UART_MspInit+0x28c>)
 80028cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ce:	f003 0308 	and.w	r3, r3, #8
 80028d2:	61bb      	str	r3, [r7, #24]
 80028d4:	69bb      	ldr	r3, [r7, #24]
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_12, GPIO_MODE_AF_PP, GPIO_PULLUP,
 80028d6:	2307      	movs	r3, #7
 80028d8:	9301      	str	r3, [sp, #4]
 80028da:	2302      	movs	r3, #2
 80028dc:	9300      	str	r3, [sp, #0]
 80028de:	2301      	movs	r3, #1
 80028e0:	2202      	movs	r2, #2
 80028e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80028e6:	482f      	ldr	r0, [pc, #188]	; (80029a4 <HAL_UART_MspInit+0x2a8>)
 80028e8:	f7fe ffa8 	bl	800183c <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP,
 80028ec:	2307      	movs	r3, #7
 80028ee:	9301      	str	r3, [sp, #4]
 80028f0:	2302      	movs	r3, #2
 80028f2:	9300      	str	r3, [sp, #0]
 80028f4:	2301      	movs	r3, #1
 80028f6:	2202      	movs	r2, #2
 80028f8:	2104      	movs	r1, #4
 80028fa:	4828      	ldr	r0, [pc, #160]	; (800299c <HAL_UART_MspInit+0x2a0>)
 80028fc:	f7fe ff9e 	bl	800183c <BSP_GPIO_PinCfg>
		__HAL_RCC_UART5_CLK_ENABLE();		//Horloge du peripherique UART
 8002900:	4b21      	ldr	r3, [pc, #132]	; (8002988 <HAL_UART_MspInit+0x28c>)
 8002902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002904:	4a20      	ldr	r2, [pc, #128]	; (8002988 <HAL_UART_MspInit+0x28c>)
 8002906:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800290a:	6413      	str	r3, [r2, #64]	; 0x40
 800290c:	4b1e      	ldr	r3, [pc, #120]	; (8002988 <HAL_UART_MspInit+0x28c>)
 800290e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002910:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002914:	617b      	str	r3, [r7, #20]
 8002916:	697b      	ldr	r3, [r7, #20]
}
 8002918:	e030      	b.n	800297c <HAL_UART_MspInit+0x280>
	} else if (huart->Instance == USART6) {
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a23      	ldr	r2, [pc, #140]	; (80029ac <HAL_UART_MspInit+0x2b0>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d12b      	bne.n	800297c <HAL_UART_MspInit+0x280>
		__HAL_RCC_GPIOC_CLK_ENABLE();		//Horloge des broches a utiliser
 8002924:	4b18      	ldr	r3, [pc, #96]	; (8002988 <HAL_UART_MspInit+0x28c>)
 8002926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002928:	4a17      	ldr	r2, [pc, #92]	; (8002988 <HAL_UART_MspInit+0x28c>)
 800292a:	f043 0304 	orr.w	r3, r3, #4
 800292e:	6313      	str	r3, [r2, #48]	; 0x30
 8002930:	4b15      	ldr	r3, [pc, #84]	; (8002988 <HAL_UART_MspInit+0x28c>)
 8002932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002934:	f003 0304 	and.w	r3, r3, #4
 8002938:	613b      	str	r3, [r7, #16]
 800293a:	693b      	ldr	r3, [r7, #16]
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP,
 800293c:	2308      	movs	r3, #8
 800293e:	9301      	str	r3, [sp, #4]
 8002940:	2302      	movs	r3, #2
 8002942:	9300      	str	r3, [sp, #0]
 8002944:	2301      	movs	r3, #1
 8002946:	2202      	movs	r2, #2
 8002948:	2140      	movs	r1, #64	; 0x40
 800294a:	4816      	ldr	r0, [pc, #88]	; (80029a4 <HAL_UART_MspInit+0x2a8>)
 800294c:	f7fe ff76 	bl	800183c <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP,
 8002950:	2308      	movs	r3, #8
 8002952:	9301      	str	r3, [sp, #4]
 8002954:	2302      	movs	r3, #2
 8002956:	9300      	str	r3, [sp, #0]
 8002958:	2301      	movs	r3, #1
 800295a:	2202      	movs	r2, #2
 800295c:	2180      	movs	r1, #128	; 0x80
 800295e:	4811      	ldr	r0, [pc, #68]	; (80029a4 <HAL_UART_MspInit+0x2a8>)
 8002960:	f7fe ff6c 	bl	800183c <BSP_GPIO_PinCfg>
		__HAL_RCC_USART6_CLK_ENABLE();		//Horloge du peripherique UART
 8002964:	4b08      	ldr	r3, [pc, #32]	; (8002988 <HAL_UART_MspInit+0x28c>)
 8002966:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002968:	4a07      	ldr	r2, [pc, #28]	; (8002988 <HAL_UART_MspInit+0x28c>)
 800296a:	f043 0320 	orr.w	r3, r3, #32
 800296e:	6453      	str	r3, [r2, #68]	; 0x44
 8002970:	4b05      	ldr	r3, [pc, #20]	; (8002988 <HAL_UART_MspInit+0x28c>)
 8002972:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002974:	f003 0320 	and.w	r3, r3, #32
 8002978:	60fb      	str	r3, [r7, #12]
 800297a:	68fb      	ldr	r3, [r7, #12]
}
 800297c:	bf00      	nop
 800297e:	3740      	adds	r7, #64	; 0x40
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}
 8002984:	40011000 	.word	0x40011000
 8002988:	40023800 	.word	0x40023800
 800298c:	40020400 	.word	0x40020400
 8002990:	40004400 	.word	0x40004400
 8002994:	40020000 	.word	0x40020000
 8002998:	40004800 	.word	0x40004800
 800299c:	40020c00 	.word	0x40020c00
 80029a0:	40004c00 	.word	0x40004c00
 80029a4:	40020800 	.word	0x40020800
 80029a8:	40005000 	.word	0x40005000
 80029ac:	40011400 	.word	0x40011400

080029b0 <Systick_init>:

//Tableau de pointeurs sur fonctions qui doivent être appelées périodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void) {
 80029b0:	b480      	push	{r7}
 80029b2:	b083      	sub	sp, #12
 80029b4:	af00      	add	r7, sp, #0
	uint8_t i;
	for (i = 0; i < MAX_CALLBACK_FUNCTION_NB; i++)
 80029b6:	2300      	movs	r3, #0
 80029b8:	71fb      	strb	r3, [r7, #7]
 80029ba:	e007      	b.n	80029cc <Systick_init+0x1c>
		callback_functions[i] = NULL;
 80029bc:	79fb      	ldrb	r3, [r7, #7]
 80029be:	4a09      	ldr	r2, [pc, #36]	; (80029e4 <Systick_init+0x34>)
 80029c0:	2100      	movs	r1, #0
 80029c2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (i = 0; i < MAX_CALLBACK_FUNCTION_NB; i++)
 80029c6:	79fb      	ldrb	r3, [r7, #7]
 80029c8:	3301      	adds	r3, #1
 80029ca:	71fb      	strb	r3, [r7, #7]
 80029cc:	79fb      	ldrb	r3, [r7, #7]
 80029ce:	2b0f      	cmp	r3, #15
 80029d0:	d9f4      	bls.n	80029bc <Systick_init+0xc>
	initialized = TRUE;
 80029d2:	4b05      	ldr	r3, [pc, #20]	; (80029e8 <Systick_init+0x38>)
 80029d4:	2201      	movs	r2, #1
 80029d6:	601a      	str	r2, [r3, #0]
}
 80029d8:	bf00      	nop
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	bc80      	pop	{r7}
 80029e0:	4770      	bx	lr
 80029e2:	bf00      	nop
 80029e4:	20009df4 	.word	0x20009df4
 80029e8:	20009e34 	.word	0x20009e34

080029ec <SysTick_Handler>:

//Routine d'interruption appelée automatiquement à chaque ms.
void SysTick_Handler(void) {
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 80029f2:	f001 fd37 	bl	8004464 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80029f6:	f001 fe96 	bl	8004726 <HAL_SYSTICK_IRQHandler>

	if (!initialized)
 80029fa:	4b0f      	ldr	r3, [pc, #60]	; (8002a38 <SysTick_Handler+0x4c>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d101      	bne.n	8002a06 <SysTick_Handler+0x1a>
		Systick_init();
 8002a02:	f7ff ffd5 	bl	80029b0 <Systick_init>

	uint8_t i;
	for (i = 0; i < MAX_CALLBACK_FUNCTION_NB; i++) {
 8002a06:	2300      	movs	r3, #0
 8002a08:	71fb      	strb	r3, [r7, #7]
 8002a0a:	e00d      	b.n	8002a28 <SysTick_Handler+0x3c>
		if (callback_functions[i])
 8002a0c:	79fb      	ldrb	r3, [r7, #7]
 8002a0e:	4a0b      	ldr	r2, [pc, #44]	; (8002a3c <SysTick_Handler+0x50>)
 8002a10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d004      	beq.n	8002a22 <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8002a18:	79fb      	ldrb	r3, [r7, #7]
 8002a1a:	4a08      	ldr	r2, [pc, #32]	; (8002a3c <SysTick_Handler+0x50>)
 8002a1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a20:	4798      	blx	r3
	for (i = 0; i < MAX_CALLBACK_FUNCTION_NB; i++) {
 8002a22:	79fb      	ldrb	r3, [r7, #7]
 8002a24:	3301      	adds	r3, #1
 8002a26:	71fb      	strb	r3, [r7, #7]
 8002a28:	79fb      	ldrb	r3, [r7, #7]
 8002a2a:	2b0f      	cmp	r3, #15
 8002a2c:	d9ee      	bls.n	8002a0c <SysTick_Handler+0x20>
	}
}
 8002a2e:	bf00      	nop
 8002a30:	bf00      	nop
 8002a32:	3708      	adds	r7, #8
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	20009e34 	.word	0x20009e34
 8002a3c:	20009df4 	.word	0x20009df4

08002a40 <LIS302DL_Init>:
  * @brief  Set LIS302DL Initialization.
  * @param  InitStruct: contains mask of different init parameters
  * @retval None
  */
void LIS302DL_Init(uint16_t InitStruct)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b084      	sub	sp, #16
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	4603      	mov	r3, r0
 8002a48:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface */
  ACCELERO_IO_Init();
 8002a4e:	f7fe fdd1 	bl	80015f4 <ACCELERO_IO_Init>

  ctrl = (uint8_t) InitStruct;
 8002a52:	88fb      	ldrh	r3, [r7, #6]
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG1 register */
  ACCELERO_IO_Write(&ctrl, LIS302DL_CTRL_REG1_ADDR, 1);
 8002a58:	f107 030f 	add.w	r3, r7, #15
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	2120      	movs	r1, #32
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7fe fe21 	bl	80016a8 <ACCELERO_IO_Write>
}
 8002a66:	bf00      	nop
 8002a68:	3710      	adds	r7, #16
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}

08002a6e <LIS302DL_ReadID>:
  * @brief  Read LIS302DL device ID.
  * @param  None
  * @retval The Device ID (two bytes).
  */
uint8_t LIS302DL_ReadID(void)
{
 8002a6e:	b580      	push	{r7, lr}
 8002a70:	b082      	sub	sp, #8
 8002a72:	af00      	add	r7, sp, #0
  uint8_t tmp = 0;
 8002a74:	2300      	movs	r3, #0
 8002a76:	71fb      	strb	r3, [r7, #7]

  /* Configure the low level interface */
  ACCELERO_IO_Init();
 8002a78:	f7fe fdbc 	bl	80015f4 <ACCELERO_IO_Init>

  /* Read WHO_AM_I register */
  ACCELERO_IO_Read(&tmp, LIS302DL_WHO_AM_I_ADDR, 1);
 8002a7c:	1dfb      	adds	r3, r7, #7
 8002a7e:	2201      	movs	r2, #1
 8002a80:	210f      	movs	r1, #15
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7fe fe42 	bl	800170c <ACCELERO_IO_Read>
  
  /* Return the ID */
  return (uint16_t)tmp;
 8002a88:	79fb      	ldrb	r3, [r7, #7]
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3708      	adds	r7, #8
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}

08002a92 <LIS302DL_FilterConfig>:
  * @brief  Set LIS302DL Internal High Pass Filter configuration.
  * @param  FilterStruct: contains data for filter config
  * @retval None
  */
void LIS302DL_FilterConfig(uint8_t FilterStruct)
{
 8002a92:	b580      	push	{r7, lr}
 8002a94:	b084      	sub	sp, #16
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	4603      	mov	r3, r0
 8002a9a:	71fb      	strb	r3, [r7, #7]
  uint8_t ctrl = 0x00;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL_REG2 register */
  ACCELERO_IO_Read(&ctrl, LIS302DL_CTRL_REG2_ADDR, 1);
 8002aa0:	f107 030f 	add.w	r3, r7, #15
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	2121      	movs	r1, #33	; 0x21
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f7fe fe2f 	bl	800170c <ACCELERO_IO_Read>

  /* Clear high pass filter cut-off level, interrupt and data selection bits */
  ctrl &= (uint8_t)~(LIS302DL_FILTEREDDATASELECTION_OUTPUTREGISTER | \
 8002aae:	7bfb      	ldrb	r3, [r7, #15]
 8002ab0:	f023 032f 	bic.w	r3, r3, #47	; 0x2f
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	73fb      	strb	r3, [r7, #15]
                     LIS302DL_HIGHPASSFILTER_LEVEL_3 | \
                     LIS302DL_HIGHPASSFILTERINTERRUPT_1_2);

  ctrl |= FilterStruct;
 8002ab8:	7bfa      	ldrb	r2, [r7, #15]
 8002aba:	79fb      	ldrb	r3, [r7, #7]
 8002abc:	4313      	orrs	r3, r2
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG2 register */
  ACCELERO_IO_Write(&ctrl, LIS302DL_CTRL_REG2_ADDR, 1);
 8002ac2:	f107 030f 	add.w	r3, r7, #15
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	2121      	movs	r1, #33	; 0x21
 8002aca:	4618      	mov	r0, r3
 8002acc:	f7fe fdec 	bl	80016a8 <ACCELERO_IO_Write>
}
 8002ad0:	bf00      	nop
 8002ad2:	3710      	adds	r7, #16
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}

08002ad8 <LIS302DL_InterruptConfig>:
  * @param  LIS302DL_InterruptConfig_TypeDef: pointer to a LIS302DL_InterruptConfig_TypeDef 
  *         structure that contains the configuration setting for the LIS302DL Interrupt.
  * @retval None
  */
void LIS302DL_InterruptConfig(LIS302DL_InterruptConfigTypeDef *LIS302DL_IntConfigStruct)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b084      	sub	sp, #16
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  uint8_t ctrl = 0x00;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	73fb      	strb	r3, [r7, #15]
  
  /* Read CLICK_CFG register */
  ACCELERO_IO_Read(&ctrl, LIS302DL_CLICK_CFG_REG_ADDR, 1);
 8002ae4:	f107 030f 	add.w	r3, r7, #15
 8002ae8:	2201      	movs	r2, #1
 8002aea:	2138      	movs	r1, #56	; 0x38
 8002aec:	4618      	mov	r0, r3
 8002aee:	f7fe fe0d 	bl	800170c <ACCELERO_IO_Read>
  
  /* Configure latch Interrupt request, click interrupts and double click interrupts */                   
  ctrl = (uint8_t)(LIS302DL_IntConfigStruct->Latch_Request| \
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	781a      	ldrb	r2, [r3, #0]
                   LIS302DL_IntConfigStruct->SingleClick_Axes | \
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	785b      	ldrb	r3, [r3, #1]
  ctrl = (uint8_t)(LIS302DL_IntConfigStruct->Latch_Request| \
 8002afa:	4313      	orrs	r3, r2
 8002afc:	b2da      	uxtb	r2, r3
                   LIS302DL_IntConfigStruct->DoubleClick_Axes);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	789b      	ldrb	r3, [r3, #2]
  ctrl = (uint8_t)(LIS302DL_IntConfigStruct->Latch_Request| \
 8002b02:	4313      	orrs	r3, r2
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CLICK_CFG register */
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_CFG_REG_ADDR, 1);
 8002b08:	f107 030f 	add.w	r3, r7, #15
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	2138      	movs	r1, #56	; 0x38
 8002b10:	4618      	mov	r0, r3
 8002b12:	f7fe fdc9 	bl	80016a8 <ACCELERO_IO_Write>
}
 8002b16:	bf00      	nop
 8002b18:	3710      	adds	r7, #16
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}

08002b1e <LIS302DL_Click_IntConfig>:
  * @brief  Set LIS302DL Interrupt configuration
  * @param  None
  * @retval None
  */
void LIS302DL_Click_IntConfig(void)
{
 8002b1e:	b580      	push	{r7, lr}
 8002b20:	b082      	sub	sp, #8
 8002b22:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8002b24:	2300      	movs	r3, #0
 8002b26:	71fb      	strb	r3, [r7, #7]
  LIS302DL_InterruptConfigTypeDef   LIS302DL_InterruptStruct;
  
  ACCELERO_IO_ITConfig();
 8002b28:	f7fe fd92 	bl	8001650 <ACCELERO_IO_ITConfig>
  
  /* Set configuration of Internal High Pass Filter of LIS302DL */
  LIS302DL_InterruptStruct.Latch_Request = LIS302DL_INTERRUPTREQUEST_LATCHED;
 8002b2c:	2340      	movs	r3, #64	; 0x40
 8002b2e:	713b      	strb	r3, [r7, #4]
  LIS302DL_InterruptStruct.SingleClick_Axes = LIS302DL_CLICKINTERRUPT_Z_ENABLE;
 8002b30:	2310      	movs	r3, #16
 8002b32:	717b      	strb	r3, [r7, #5]
  LIS302DL_InterruptStruct.DoubleClick_Axes = LIS302DL_DOUBLECLICKINTERRUPT_Z_ENABLE;
 8002b34:	2320      	movs	r3, #32
 8002b36:	71bb      	strb	r3, [r7, #6]
  LIS302DL_InterruptConfig(&LIS302DL_InterruptStruct);
 8002b38:	1d3b      	adds	r3, r7, #4
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7ff ffcc 	bl	8002ad8 <LIS302DL_InterruptConfig>
  
  /* Configure Interrupt control register: enable Click interrupt on INT1 and
  INT2 on Z axis high event */
  ctrl = 0x3F;
 8002b40:	233f      	movs	r3, #63	; 0x3f
 8002b42:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CTRL_REG3_ADDR, 1);
 8002b44:	1dfb      	adds	r3, r7, #7
 8002b46:	2201      	movs	r2, #1
 8002b48:	2122      	movs	r1, #34	; 0x22
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f7fe fdac 	bl	80016a8 <ACCELERO_IO_Write>
  
  /* Enable Interrupt generation on click on Z axis */
  ctrl = 0x50;
 8002b50:	2350      	movs	r3, #80	; 0x50
 8002b52:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_CFG_REG_ADDR, 1);
 8002b54:	1dfb      	adds	r3, r7, #7
 8002b56:	2201      	movs	r2, #1
 8002b58:	2138      	movs	r1, #56	; 0x38
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7fe fda4 	bl	80016a8 <ACCELERO_IO_Write>
  
  /* Configure Click Threshold on X/Y axis (10 x 0.5g) */
  ctrl = 0xAA;
 8002b60:	23aa      	movs	r3, #170	; 0xaa
 8002b62:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_THSY_X_REG_ADDR, 1);
 8002b64:	1dfb      	adds	r3, r7, #7
 8002b66:	2201      	movs	r2, #1
 8002b68:	213b      	movs	r1, #59	; 0x3b
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f7fe fd9c 	bl	80016a8 <ACCELERO_IO_Write>
  
  /* Configure Click Threshold on Z axis (10 x 0.5g) */
  ctrl = 0x0A;
 8002b70:	230a      	movs	r3, #10
 8002b72:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_THSZ_REG_ADDR, 1);
 8002b74:	1dfb      	adds	r3, r7, #7
 8002b76:	2201      	movs	r2, #1
 8002b78:	213c      	movs	r1, #60	; 0x3c
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f7fe fd94 	bl	80016a8 <ACCELERO_IO_Write>
  
  /* Enable interrupt on Y axis high event */
  ctrl = 0x4C;
 8002b80:	234c      	movs	r3, #76	; 0x4c
 8002b82:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_FF_WU_CFG1_REG_ADDR, 1);
 8002b84:	1dfb      	adds	r3, r7, #7
 8002b86:	2201      	movs	r2, #1
 8002b88:	2130      	movs	r1, #48	; 0x30
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f7fe fd8c 	bl	80016a8 <ACCELERO_IO_Write>
  
  /* Configure Time Limit */
  ctrl = 0x03;
 8002b90:	2303      	movs	r3, #3
 8002b92:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_TIMELIMIT_REG_ADDR, 1);
 8002b94:	1dfb      	adds	r3, r7, #7
 8002b96:	2201      	movs	r2, #1
 8002b98:	213d      	movs	r1, #61	; 0x3d
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f7fe fd84 	bl	80016a8 <ACCELERO_IO_Write>
  
  /* Configure Latency */
  ctrl = 0x7F;
 8002ba0:	237f      	movs	r3, #127	; 0x7f
 8002ba2:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_LATENCY_REG_ADDR, 1);
 8002ba4:	1dfb      	adds	r3, r7, #7
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	213e      	movs	r1, #62	; 0x3e
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7fe fd7c 	bl	80016a8 <ACCELERO_IO_Write>
  
  /* Configure Click Window */
  ctrl = 0x7F;
 8002bb0:	237f      	movs	r3, #127	; 0x7f
 8002bb2:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_WINDOW_REG_ADDR, 1);
 8002bb4:	1dfb      	adds	r3, r7, #7
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	213f      	movs	r1, #63	; 0x3f
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f7fe fd74 	bl	80016a8 <ACCELERO_IO_Write>
}
 8002bc0:	bf00      	nop
 8002bc2:	3708      	adds	r7, #8
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}

08002bc8 <LIS302DL_Click_IntClear>:
  * @brief  Clear LIS302DL click Interrupt 
  * @param  None
  * @retval None
  */
void LIS302DL_Click_IntClear(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b084      	sub	sp, #16
 8002bcc:	af00      	add	r7, sp, #0
  uint8_t buffer[6], clickreg = 0;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	71fb      	strb	r3, [r7, #7]

  /* Read click and status registers if the available MEMS Accelerometer is LIS302DL */
  ACCELERO_IO_Read(&clickreg, LIS302DL_CLICK_SRC_REG_ADDR, 1); 
 8002bd2:	1dfb      	adds	r3, r7, #7
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	2139      	movs	r1, #57	; 0x39
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f7fe fd97 	bl	800170c <ACCELERO_IO_Read>
  ACCELERO_IO_Read(buffer, LIS302DL_STATUS_REG_ADDR, 6);
 8002bde:	f107 0308 	add.w	r3, r7, #8
 8002be2:	2206      	movs	r2, #6
 8002be4:	2127      	movs	r1, #39	; 0x27
 8002be6:	4618      	mov	r0, r3
 8002be8:	f7fe fd90 	bl	800170c <ACCELERO_IO_Read>
}
 8002bec:	bf00      	nop
 8002bee:	3710      	adds	r7, #16
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}

08002bf4 <LIS302DL_RebootCmd>:
  * @brief  Reboot memory content of LIS302DL.
  * @param  None
  * @retval None
  */
void LIS302DL_RebootCmd(void)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b082      	sub	sp, #8
 8002bf8:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  /* Read CTRL_REG2 register */
  ACCELERO_IO_Read(&tmpreg, LIS302DL_CTRL_REG2_ADDR, 1);
 8002bfa:	1dfb      	adds	r3, r7, #7
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	2121      	movs	r1, #33	; 0x21
 8002c00:	4618      	mov	r0, r3
 8002c02:	f7fe fd83 	bl	800170c <ACCELERO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LIS302DL_BOOT_REBOOTMEMORY;
 8002c06:	79fb      	ldrb	r3, [r7, #7]
 8002c08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG2 register */
  ACCELERO_IO_Write(&tmpreg, LIS302DL_CTRL_REG2_ADDR, 1);
 8002c10:	1dfb      	adds	r3, r7, #7
 8002c12:	2201      	movs	r2, #1
 8002c14:	2121      	movs	r1, #33	; 0x21
 8002c16:	4618      	mov	r0, r3
 8002c18:	f7fe fd46 	bl	80016a8 <ACCELERO_IO_Write>
}
 8002c1c:	bf00      	nop
 8002c1e:	3708      	adds	r7, #8
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}

08002c24 <LIS302DL_ReadACC>:
  *         ACC[mg]=SENSITIVITY* (out_h*256+out_l)/16 (12 bit rappresentation)
  * @param  pfData: Data out pointer
  * @retval None
  */
void LIS302DL_ReadACC(int16_t *pData)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b088      	sub	sp, #32
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  int8_t buffer[6];
  int16_t pnRawData[3];
  uint8_t sensitivity = LIS302DL_SENSITIVITY_2_3G;
 8002c2c:	2312      	movs	r3, #18
 8002c2e:	77fb      	strb	r3, [r7, #31]
  uint8_t crtl, i = 0x00;
 8002c30:	2300      	movs	r3, #0
 8002c32:	77bb      	strb	r3, [r7, #30]
  
  ACCELERO_IO_Read(&crtl, LIS302DL_CTRL_REG1_ADDR, 1);
 8002c34:	f107 030f 	add.w	r3, r7, #15
 8002c38:	2201      	movs	r2, #1
 8002c3a:	2120      	movs	r1, #32
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f7fe fd65 	bl	800170c <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)buffer, LIS302DL_OUT_X_ADDR, 6);
 8002c42:	f107 0318 	add.w	r3, r7, #24
 8002c46:	2206      	movs	r2, #6
 8002c48:	2129      	movs	r1, #41	; 0x29
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f7fe fd5e 	bl	800170c <ACCELERO_IO_Read>
  
  for(i=0; i<3; i++)
 8002c50:	2300      	movs	r3, #0
 8002c52:	77bb      	strb	r3, [r7, #30]
 8002c54:	e00f      	b.n	8002c76 <LIS302DL_ReadACC+0x52>
  {
    pnRawData[i] = buffer[2*i];
 8002c56:	7fbb      	ldrb	r3, [r7, #30]
 8002c58:	005b      	lsls	r3, r3, #1
 8002c5a:	3320      	adds	r3, #32
 8002c5c:	443b      	add	r3, r7
 8002c5e:	f913 2c08 	ldrsb.w	r2, [r3, #-8]
 8002c62:	7fbb      	ldrb	r3, [r7, #30]
 8002c64:	b212      	sxth	r2, r2
 8002c66:	005b      	lsls	r3, r3, #1
 8002c68:	3320      	adds	r3, #32
 8002c6a:	443b      	add	r3, r7
 8002c6c:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8002c70:	7fbb      	ldrb	r3, [r7, #30]
 8002c72:	3301      	adds	r3, #1
 8002c74:	77bb      	strb	r3, [r7, #30]
 8002c76:	7fbb      	ldrb	r3, [r7, #30]
 8002c78:	2b02      	cmp	r3, #2
 8002c7a:	d9ec      	bls.n	8002c56 <LIS302DL_ReadACC+0x32>
  }
  
  switch(crtl & LIS302DL_FULLSCALE_9_2) 
 8002c7c:	7bfb      	ldrb	r3, [r7, #15]
 8002c7e:	f003 0320 	and.w	r3, r3, #32
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d002      	beq.n	8002c8c <LIS302DL_ReadACC+0x68>
 8002c86:	2b20      	cmp	r3, #32
 8002c88:	d003      	beq.n	8002c92 <LIS302DL_ReadACC+0x6e>
  case LIS302DL_FULLSCALE_9_2:
    sensitivity = LIS302DL_SENSITIVITY_9_2G;
    break;
    
  default:
    break;
 8002c8a:	e005      	b.n	8002c98 <LIS302DL_ReadACC+0x74>
    sensitivity = LIS302DL_SENSITIVITY_2_3G;
 8002c8c:	2312      	movs	r3, #18
 8002c8e:	77fb      	strb	r3, [r7, #31]
    break;
 8002c90:	e002      	b.n	8002c98 <LIS302DL_ReadACC+0x74>
    sensitivity = LIS302DL_SENSITIVITY_9_2G;
 8002c92:	2348      	movs	r3, #72	; 0x48
 8002c94:	77fb      	strb	r3, [r7, #31]
    break;
 8002c96:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8002c98:	2300      	movs	r3, #0
 8002c9a:	77bb      	strb	r3, [r7, #30]
 8002c9c:	e014      	b.n	8002cc8 <LIS302DL_ReadACC+0xa4>
  {
    pData[i]=(pnRawData[i] * sensitivity);
 8002c9e:	7fbb      	ldrb	r3, [r7, #30]
 8002ca0:	005b      	lsls	r3, r3, #1
 8002ca2:	3320      	adds	r3, #32
 8002ca4:	443b      	add	r3, r7
 8002ca6:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8002caa:	b29a      	uxth	r2, r3
 8002cac:	7ffb      	ldrb	r3, [r7, #31]
 8002cae:	b29b      	uxth	r3, r3
 8002cb0:	fb12 f303 	smulbb	r3, r2, r3
 8002cb4:	b299      	uxth	r1, r3
 8002cb6:	7fbb      	ldrb	r3, [r7, #30]
 8002cb8:	005b      	lsls	r3, r3, #1
 8002cba:	687a      	ldr	r2, [r7, #4]
 8002cbc:	4413      	add	r3, r2
 8002cbe:	b20a      	sxth	r2, r1
 8002cc0:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8002cc2:	7fbb      	ldrb	r3, [r7, #30]
 8002cc4:	3301      	adds	r3, #1
 8002cc6:	77bb      	strb	r3, [r7, #30]
 8002cc8:	7fbb      	ldrb	r3, [r7, #30]
 8002cca:	2b02      	cmp	r3, #2
 8002ccc:	d9e7      	bls.n	8002c9e <LIS302DL_ReadACC+0x7a>
  }
}
 8002cce:	bf00      	nop
 8002cd0:	bf00      	nop
 8002cd2:	3720      	adds	r7, #32
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}

08002cd8 <LIS3DSH_Init>:
  * @brief  Set LIS3DSH Initialization.
  * @param  InitStruct: contains mask of different init parameters
  * @retval None
  */
void LIS3DSH_Init(uint16_t InitStruct)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b084      	sub	sp, #16
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	4603      	mov	r3, r0
 8002ce0:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface */
  ACCELERO_IO_Init();
 8002ce6:	f7fe fc85 	bl	80015f4 <ACCELERO_IO_Init>

  /* Configure MEMS: power mode(ODR) and axes enable */
  ctrl = (uint8_t) (InitStruct);
 8002cea:	88fb      	ldrh	r3, [r7, #6]
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG4 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG4_ADDR, 1);
 8002cf0:	f107 030f 	add.w	r3, r7, #15
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	2120      	movs	r1, #32
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f7fe fcd5 	bl	80016a8 <ACCELERO_IO_Write>
  
  /* Configure MEMS: full scale and self test */
  ctrl = (uint8_t) (InitStruct >> 8);
 8002cfe:	88fb      	ldrh	r3, [r7, #6]
 8002d00:	0a1b      	lsrs	r3, r3, #8
 8002d02:	b29b      	uxth	r3, r3
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG5 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG5_ADDR, 1);
 8002d08:	f107 030f 	add.w	r3, r7, #15
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	2124      	movs	r1, #36	; 0x24
 8002d10:	4618      	mov	r0, r3
 8002d12:	f7fe fcc9 	bl	80016a8 <ACCELERO_IO_Write>
}
 8002d16:	bf00      	nop
 8002d18:	3710      	adds	r7, #16
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}

08002d1e <LIS3DSH_ReadID>:
  * @brief  Read LIS3DSH device ID.
  * @param  None
  * @retval The Device ID (two bytes).
  */
uint8_t LIS3DSH_ReadID(void)
{
 8002d1e:	b580      	push	{r7, lr}
 8002d20:	b082      	sub	sp, #8
 8002d22:	af00      	add	r7, sp, #0
  uint8_t tmp = 0;
 8002d24:	2300      	movs	r3, #0
 8002d26:	71fb      	strb	r3, [r7, #7]

  /* Configure the low level interface */
  ACCELERO_IO_Init();
 8002d28:	f7fe fc64 	bl	80015f4 <ACCELERO_IO_Init>

  /* Read WHO_AM_I register */
  ACCELERO_IO_Read(&tmp, LIS3DSH_WHO_AM_I_ADDR, 1);
 8002d2c:	1dfb      	adds	r3, r7, #7
 8002d2e:	2201      	movs	r2, #1
 8002d30:	210f      	movs	r1, #15
 8002d32:	4618      	mov	r0, r3
 8002d34:	f7fe fcea 	bl	800170c <ACCELERO_IO_Read>
  
  /* Return the ID */
  return (uint16_t)tmp;
 8002d38:	79fb      	ldrb	r3, [r7, #7]
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3708      	adds	r7, #8
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}

08002d42 <LIS3DSH_InterruptConfig>:
  * @param  LIS3DSH_InterruptConfig_TypeDef: pointer to a LIS3DSH_InterruptConfig_TypeDef 
  *         structure that contains the configuration setting for the LIS3DSH Interrupt.
  * @retval None
  */
void LIS3DSH_InterruptConfig(LIS3DSH_InterruptConfigTypeDef *LIS3DSH_IntConfigStruct)
{
 8002d42:	b580      	push	{r7, lr}
 8002d44:	b084      	sub	sp, #16
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	6078      	str	r0, [r7, #4]
  uint8_t ctrl = 0x00;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	73fb      	strb	r3, [r7, #15]
  
  /* Configure Interrupt Selection , Request and Signal */                   
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->Interrupt_Selection_Enable | \
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	785a      	ldrb	r2, [r3, #1]
                   LIS3DSH_IntConfigStruct->Interrupt_Request | \
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	781b      	ldrb	r3, [r3, #0]
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->Interrupt_Selection_Enable | \
 8002d56:	4313      	orrs	r3, r2
 8002d58:	b2da      	uxtb	r2, r3
                   LIS3DSH_IntConfigStruct->Interrupt_Signal);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	789b      	ldrb	r3, [r3, #2]
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->Interrupt_Selection_Enable | \
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG3 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG3_ADDR, 1);
 8002d64:	f107 030f 	add.w	r3, r7, #15
 8002d68:	2201      	movs	r2, #1
 8002d6a:	2123      	movs	r1, #35	; 0x23
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f7fe fc9b 	bl	80016a8 <ACCELERO_IO_Write>
  
  /* Configure State Machine 1 */                   
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->State_Machine1_Enable | \
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	78da      	ldrb	r2, [r3, #3]
                   LIS3DSH_IntConfigStruct->State_Machine1_Interrupt);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	791b      	ldrb	r3, [r3, #4]
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->State_Machine1_Enable | \
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	b2db      	uxtb	r3, r3
 8002d7e:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG1 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG1_ADDR, 1);
 8002d80:	f107 030f 	add.w	r3, r7, #15
 8002d84:	2201      	movs	r2, #1
 8002d86:	2121      	movs	r1, #33	; 0x21
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f7fe fc8d 	bl	80016a8 <ACCELERO_IO_Write>
  
  /* Configure State Machine 2 */                   
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->State_Machine2_Enable | \
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	795a      	ldrb	r2, [r3, #5]
                   LIS3DSH_IntConfigStruct->State_Machine2_Interrupt);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	799b      	ldrb	r3, [r3, #6]
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->State_Machine2_Enable | \
 8002d96:	4313      	orrs	r3, r2
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG2 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG2_ADDR, 1);
 8002d9c:	f107 030f 	add.w	r3, r7, #15
 8002da0:	2201      	movs	r2, #1
 8002da2:	2122      	movs	r1, #34	; 0x22
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7fe fc7f 	bl	80016a8 <ACCELERO_IO_Write>
}
 8002daa:	bf00      	nop
 8002dac:	3710      	adds	r7, #16
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}

08002db2 <LIS3DSH_Click_IntConfig>:
  * @brief  Set LIS3DSH for click detection
  * @param  None
  * @retval None
  */
void LIS3DSH_Click_IntConfig(void)
{
 8002db2:	b580      	push	{r7, lr}
 8002db4:	b082      	sub	sp, #8
 8002db6:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8002db8:	2300      	movs	r3, #0
 8002dba:	71fb      	strb	r3, [r7, #7]
  LIS3DSH_InterruptConfigTypeDef   LIS3DSH_InterruptStruct; 

  ACCELERO_IO_ITConfig();
 8002dbc:	f7fe fc48 	bl	8001650 <ACCELERO_IO_ITConfig>

  /* Set LIS3DSH Interrupt configuration */
  LIS3DSH_InterruptStruct.Interrupt_Selection_Enable = LIS3DSH_INTERRUPT_2_ENABLE;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	707b      	strb	r3, [r7, #1]
  LIS3DSH_InterruptStruct.Interrupt_Request = LIS3DSH_INTERRUPT_REQUEST_LATCHED;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	703b      	strb	r3, [r7, #0]
  LIS3DSH_InterruptStruct.Interrupt_Signal = LIS3DSH_INTERRUPT_SIGNAL_HIGH;
 8002dc8:	2340      	movs	r3, #64	; 0x40
 8002dca:	70bb      	strb	r3, [r7, #2]
  LIS3DSH_InterruptStruct.State_Machine1_Enable = LIS3DSH_SM_DISABLE;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	70fb      	strb	r3, [r7, #3]
  LIS3DSH_InterruptStruct.State_Machine2_Enable = LIS3DSH_SM_ENABLE;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	717b      	strb	r3, [r7, #5]
  LIS3DSH_InterruptStruct.State_Machine2_Interrupt = LIS3DSH_SM_INT1;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	71bb      	strb	r3, [r7, #6]
  LIS3DSH_InterruptConfig(&LIS3DSH_InterruptStruct);
 8002dd8:	463b      	mov	r3, r7
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f7ff ffb1 	bl	8002d42 <LIS3DSH_InterruptConfig>
    
  /* Set LIS3DSH State Machines configuration */
  ctrl=0x03; 
 8002de0:	2303      	movs	r3, #3
 8002de2:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_TIM2_1_L_ADDR,1);
 8002de4:	1dfb      	adds	r3, r7, #7
 8002de6:	2201      	movs	r2, #1
 8002de8:	2152      	movs	r1, #82	; 0x52
 8002dea:	4618      	mov	r0, r3
 8002dec:	f7fe fc5c 	bl	80016a8 <ACCELERO_IO_Write>
  ctrl=0xC8; 
 8002df0:	23c8      	movs	r3, #200	; 0xc8
 8002df2:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_TIM1_1_L_ADDR,1);
 8002df4:	1dfb      	adds	r3, r7, #7
 8002df6:	2201      	movs	r2, #1
 8002df8:	2154      	movs	r1, #84	; 0x54
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f7fe fc54 	bl	80016a8 <ACCELERO_IO_Write>
  ctrl=0x45; 
 8002e00:	2345      	movs	r3, #69	; 0x45
 8002e02:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_THRS2_1_ADDR,1);
 8002e04:	1dfb      	adds	r3, r7, #7
 8002e06:	2201      	movs	r2, #1
 8002e08:	2156      	movs	r1, #86	; 0x56
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f7fe fc4c 	bl	80016a8 <ACCELERO_IO_Write>
  ctrl=0xFC; 
 8002e10:	23fc      	movs	r3, #252	; 0xfc
 8002e12:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_MASK1_A_ADDR,1);
 8002e14:	1dfb      	adds	r3, r7, #7
 8002e16:	2201      	movs	r2, #1
 8002e18:	215a      	movs	r1, #90	; 0x5a
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f7fe fc44 	bl	80016a8 <ACCELERO_IO_Write>
  ctrl=0xA1; 
 8002e20:	23a1      	movs	r3, #161	; 0xa1
 8002e22:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_SETT1_ADDR,1);
 8002e24:	1dfb      	adds	r3, r7, #7
 8002e26:	2201      	movs	r2, #1
 8002e28:	215b      	movs	r1, #91	; 0x5b
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f7fe fc3c 	bl	80016a8 <ACCELERO_IO_Write>
  ctrl=0x01; 
 8002e30:	2301      	movs	r3, #1
 8002e32:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_PR1_ADDR,1);
 8002e34:	1dfb      	adds	r3, r7, #7
 8002e36:	2201      	movs	r2, #1
 8002e38:	215c      	movs	r1, #92	; 0x5c
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f7fe fc34 	bl	80016a8 <ACCELERO_IO_Write>

  ACCELERO_IO_Write(&ctrl, LIS3DSH_SETT2_ADDR,1);
 8002e40:	1dfb      	adds	r3, r7, #7
 8002e42:	2201      	movs	r2, #1
 8002e44:	217b      	movs	r1, #123	; 0x7b
 8002e46:	4618      	mov	r0, r3
 8002e48:	f7fe fc2e 	bl	80016a8 <ACCELERO_IO_Write>
  
  /* Configure State Machine 2 to detect single click */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_ST2_1_ADDR,1);
 8002e4c:	1dfb      	adds	r3, r7, #7
 8002e4e:	2201      	movs	r2, #1
 8002e50:	2160      	movs	r1, #96	; 0x60
 8002e52:	4618      	mov	r0, r3
 8002e54:	f7fe fc28 	bl	80016a8 <ACCELERO_IO_Write>
  ctrl=0x06; 
 8002e58:	2306      	movs	r3, #6
 8002e5a:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_ST2_2_ADDR,1);
 8002e5c:	1dfb      	adds	r3, r7, #7
 8002e5e:	2201      	movs	r2, #1
 8002e60:	2161      	movs	r1, #97	; 0x61
 8002e62:	4618      	mov	r0, r3
 8002e64:	f7fe fc20 	bl	80016a8 <ACCELERO_IO_Write>
  ctrl=0x28; 
 8002e68:	2328      	movs	r3, #40	; 0x28
 8002e6a:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_ST2_3_ADDR,1);
 8002e6c:	1dfb      	adds	r3, r7, #7
 8002e6e:	2201      	movs	r2, #1
 8002e70:	2162      	movs	r1, #98	; 0x62
 8002e72:	4618      	mov	r0, r3
 8002e74:	f7fe fc18 	bl	80016a8 <ACCELERO_IO_Write>
  ctrl=0x11; 
 8002e78:	2311      	movs	r3, #17
 8002e7a:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_ST2_4_ADDR,1);
 8002e7c:	1dfb      	adds	r3, r7, #7
 8002e7e:	2201      	movs	r2, #1
 8002e80:	2163      	movs	r1, #99	; 0x63
 8002e82:	4618      	mov	r0, r3
 8002e84:	f7fe fc10 	bl	80016a8 <ACCELERO_IO_Write>
}
 8002e88:	bf00      	nop
 8002e8a:	3708      	adds	r7, #8
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}

08002e90 <LIS3DSH_RebootCmd>:
  * @brief  Reboot memory content of LIS3DSH.
  * @param  None
  * @retval None
  */
void LIS3DSH_RebootCmd(void)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b082      	sub	sp, #8
 8002e94:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  /* Read CTRL_REG6 register */
  ACCELERO_IO_Read(&tmpreg, LIS3DSH_CTRL_REG6_ADDR, 1);
 8002e96:	1dfb      	adds	r3, r7, #7
 8002e98:	2201      	movs	r2, #1
 8002e9a:	2125      	movs	r1, #37	; 0x25
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f7fe fc35 	bl	800170c <ACCELERO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LIS3DSH_BOOT_FORCED;
 8002ea2:	79fb      	ldrb	r3, [r7, #7]
 8002ea4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG6 register */
  ACCELERO_IO_Write(&tmpreg, LIS3DSH_CTRL_REG6_ADDR, 1);
 8002eac:	1dfb      	adds	r3, r7, #7
 8002eae:	2201      	movs	r2, #1
 8002eb0:	2125      	movs	r1, #37	; 0x25
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f7fe fbf8 	bl	80016a8 <ACCELERO_IO_Write>
}
 8002eb8:	bf00      	nop
 8002eba:	3708      	adds	r7, #8
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}

08002ec0 <LIS3DSH_ReadACC>:
  *         ACC[mg]=SENSITIVITY* (out_h*256+out_l)/16 (12 bit representation).
  * @param  pointer on floating buffer.
  * @retval None
  */
void LIS3DSH_ReadACC(int16_t *pData)
{
 8002ec0:	b590      	push	{r4, r7, lr}
 8002ec2:	b089      	sub	sp, #36	; 0x24
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  int8_t buffer[6];
  uint8_t crtl, i = 0x00;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	77fb      	strb	r3, [r7, #31]
  float sensitivity = LIS3DSH_SENSITIVITY_0_06G;
 8002ecc:	4b63      	ldr	r3, [pc, #396]	; (800305c <LIS3DSH_ReadACC+0x19c>)
 8002ece:	61bb      	str	r3, [r7, #24]
  float valueinfloat = 0;
 8002ed0:	f04f 0300 	mov.w	r3, #0
 8002ed4:	617b      	str	r3, [r7, #20]
  
  ACCELERO_IO_Read(&crtl, LIS3DSH_CTRL_REG5_ADDR, 1);  
 8002ed6:	f107 030b 	add.w	r3, r7, #11
 8002eda:	2201      	movs	r2, #1
 8002edc:	2124      	movs	r1, #36	; 0x24
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f7fe fc14 	bl	800170c <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[0], LIS3DSH_OUT_X_L_ADDR, 1);
 8002ee4:	f107 030c 	add.w	r3, r7, #12
 8002ee8:	2201      	movs	r2, #1
 8002eea:	2128      	movs	r1, #40	; 0x28
 8002eec:	4618      	mov	r0, r3
 8002eee:	f7fe fc0d 	bl	800170c <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[1], LIS3DSH_OUT_X_H_ADDR, 1);
 8002ef2:	f107 030c 	add.w	r3, r7, #12
 8002ef6:	3301      	adds	r3, #1
 8002ef8:	2201      	movs	r2, #1
 8002efa:	2129      	movs	r1, #41	; 0x29
 8002efc:	4618      	mov	r0, r3
 8002efe:	f7fe fc05 	bl	800170c <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[2], LIS3DSH_OUT_Y_L_ADDR, 1);
 8002f02:	f107 030c 	add.w	r3, r7, #12
 8002f06:	3302      	adds	r3, #2
 8002f08:	2201      	movs	r2, #1
 8002f0a:	212a      	movs	r1, #42	; 0x2a
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f7fe fbfd 	bl	800170c <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[3], LIS3DSH_OUT_Y_H_ADDR, 1);
 8002f12:	f107 030c 	add.w	r3, r7, #12
 8002f16:	3303      	adds	r3, #3
 8002f18:	2201      	movs	r2, #1
 8002f1a:	212b      	movs	r1, #43	; 0x2b
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f7fe fbf5 	bl	800170c <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[4], LIS3DSH_OUT_Z_L_ADDR, 1);
 8002f22:	f107 030c 	add.w	r3, r7, #12
 8002f26:	3304      	adds	r3, #4
 8002f28:	2201      	movs	r2, #1
 8002f2a:	212c      	movs	r1, #44	; 0x2c
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f7fe fbed 	bl	800170c <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[5], LIS3DSH_OUT_Z_H_ADDR, 1);
 8002f32:	f107 030c 	add.w	r3, r7, #12
 8002f36:	3305      	adds	r3, #5
 8002f38:	2201      	movs	r2, #1
 8002f3a:	212d      	movs	r1, #45	; 0x2d
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f7fe fbe5 	bl	800170c <ACCELERO_IO_Read>
  
  switch(crtl & LIS3DSH__FULLSCALE_SELECTION) 
 8002f42:	7afb      	ldrb	r3, [r7, #11]
 8002f44:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002f48:	2b20      	cmp	r3, #32
 8002f4a:	d854      	bhi.n	8002ff6 <LIS3DSH_ReadACC+0x136>
 8002f4c:	a201      	add	r2, pc, #4	; (adr r2, 8002f54 <LIS3DSH_ReadACC+0x94>)
 8002f4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f52:	bf00      	nop
 8002f54:	08002fd9 	.word	0x08002fd9
 8002f58:	08002ff7 	.word	0x08002ff7
 8002f5c:	08002ff7 	.word	0x08002ff7
 8002f60:	08002ff7 	.word	0x08002ff7
 8002f64:	08002ff7 	.word	0x08002ff7
 8002f68:	08002ff7 	.word	0x08002ff7
 8002f6c:	08002ff7 	.word	0x08002ff7
 8002f70:	08002ff7 	.word	0x08002ff7
 8002f74:	08002fdf 	.word	0x08002fdf
 8002f78:	08002ff7 	.word	0x08002ff7
 8002f7c:	08002ff7 	.word	0x08002ff7
 8002f80:	08002ff7 	.word	0x08002ff7
 8002f84:	08002ff7 	.word	0x08002ff7
 8002f88:	08002ff7 	.word	0x08002ff7
 8002f8c:	08002ff7 	.word	0x08002ff7
 8002f90:	08002ff7 	.word	0x08002ff7
 8002f94:	08002fe5 	.word	0x08002fe5
 8002f98:	08002ff7 	.word	0x08002ff7
 8002f9c:	08002ff7 	.word	0x08002ff7
 8002fa0:	08002ff7 	.word	0x08002ff7
 8002fa4:	08002ff7 	.word	0x08002ff7
 8002fa8:	08002ff7 	.word	0x08002ff7
 8002fac:	08002ff7 	.word	0x08002ff7
 8002fb0:	08002ff7 	.word	0x08002ff7
 8002fb4:	08002feb 	.word	0x08002feb
 8002fb8:	08002ff7 	.word	0x08002ff7
 8002fbc:	08002ff7 	.word	0x08002ff7
 8002fc0:	08002ff7 	.word	0x08002ff7
 8002fc4:	08002ff7 	.word	0x08002ff7
 8002fc8:	08002ff7 	.word	0x08002ff7
 8002fcc:	08002ff7 	.word	0x08002ff7
 8002fd0:	08002ff7 	.word	0x08002ff7
 8002fd4:	08002ff1 	.word	0x08002ff1
  {
    /* FS bit = 000 ==> Sensitivity typical value = 0.06milligals/digit */ 
  case LIS3DSH_FULLSCALE_2:
    sensitivity = LIS3DSH_SENSITIVITY_0_06G;
 8002fd8:	4b20      	ldr	r3, [pc, #128]	; (800305c <LIS3DSH_ReadACC+0x19c>)
 8002fda:	61bb      	str	r3, [r7, #24]
    break;
 8002fdc:	e00c      	b.n	8002ff8 <LIS3DSH_ReadACC+0x138>
    
    /* FS bit = 001 ==> Sensitivity typical value = 0.12milligals/digit */ 
  case LIS3DSH_FULLSCALE_4:
    sensitivity = LIS3DSH_SENSITIVITY_0_12G;
 8002fde:	4b20      	ldr	r3, [pc, #128]	; (8003060 <LIS3DSH_ReadACC+0x1a0>)
 8002fe0:	61bb      	str	r3, [r7, #24]
    break;
 8002fe2:	e009      	b.n	8002ff8 <LIS3DSH_ReadACC+0x138>
    
    /* FS bit = 010 ==> Sensitivity typical value = 0.18milligals/digit */ 
  case LIS3DSH_FULLSCALE_6:
    sensitivity = LIS3DSH_SENSITIVITY_0_18G;
 8002fe4:	4b1f      	ldr	r3, [pc, #124]	; (8003064 <LIS3DSH_ReadACC+0x1a4>)
 8002fe6:	61bb      	str	r3, [r7, #24]
    break;
 8002fe8:	e006      	b.n	8002ff8 <LIS3DSH_ReadACC+0x138>
    
    /* FS bit = 011 ==> Sensitivity typical value = 0.24milligals/digit */ 
  case LIS3DSH_FULLSCALE_8:
    sensitivity = LIS3DSH_SENSITIVITY_0_24G;
 8002fea:	4b1f      	ldr	r3, [pc, #124]	; (8003068 <LIS3DSH_ReadACC+0x1a8>)
 8002fec:	61bb      	str	r3, [r7, #24]
    break;
 8002fee:	e003      	b.n	8002ff8 <LIS3DSH_ReadACC+0x138>
    
    /* FS bit = 100 ==> Sensitivity typical value = 0.73milligals/digit */ 
  case LIS3DSH_FULLSCALE_16:
    sensitivity = LIS3DSH_SENSITIVITY_0_73G;
 8002ff0:	4b1e      	ldr	r3, [pc, #120]	; (800306c <LIS3DSH_ReadACC+0x1ac>)
 8002ff2:	61bb      	str	r3, [r7, #24]
    break;
 8002ff4:	e000      	b.n	8002ff8 <LIS3DSH_ReadACC+0x138>
    
  default:
    break;
 8002ff6:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	77fb      	strb	r3, [r7, #31]
 8002ffc:	e025      	b.n	800304a <LIS3DSH_ReadACC+0x18a>
  {
    valueinfloat = ((buffer[2*i+1] << 8) + buffer[2*i]) * sensitivity;
 8002ffe:	7ffb      	ldrb	r3, [r7, #31]
 8003000:	005b      	lsls	r3, r3, #1
 8003002:	3301      	adds	r3, #1
 8003004:	3320      	adds	r3, #32
 8003006:	443b      	add	r3, r7
 8003008:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 800300c:	021b      	lsls	r3, r3, #8
 800300e:	7ffa      	ldrb	r2, [r7, #31]
 8003010:	0052      	lsls	r2, r2, #1
 8003012:	3220      	adds	r2, #32
 8003014:	443a      	add	r2, r7
 8003016:	f912 2c14 	ldrsb.w	r2, [r2, #-20]
 800301a:	4413      	add	r3, r2
 800301c:	4618      	mov	r0, r3
 800301e:	f7fd f9e1 	bl	80003e4 <__aeabi_i2f>
 8003022:	4603      	mov	r3, r0
 8003024:	4619      	mov	r1, r3
 8003026:	69b8      	ldr	r0, [r7, #24]
 8003028:	f7fd fa30 	bl	800048c <__aeabi_fmul>
 800302c:	4603      	mov	r3, r0
 800302e:	617b      	str	r3, [r7, #20]
    pData[i] = (int16_t)valueinfloat;
 8003030:	7ffb      	ldrb	r3, [r7, #31]
 8003032:	005b      	lsls	r3, r3, #1
 8003034:	687a      	ldr	r2, [r7, #4]
 8003036:	18d4      	adds	r4, r2, r3
 8003038:	6978      	ldr	r0, [r7, #20]
 800303a:	f7fd fb77 	bl	800072c <__aeabi_f2iz>
 800303e:	4603      	mov	r3, r0
 8003040:	b21b      	sxth	r3, r3
 8003042:	8023      	strh	r3, [r4, #0]
  for(i=0; i<3; i++)
 8003044:	7ffb      	ldrb	r3, [r7, #31]
 8003046:	3301      	adds	r3, #1
 8003048:	77fb      	strb	r3, [r7, #31]
 800304a:	7ffb      	ldrb	r3, [r7, #31]
 800304c:	2b02      	cmp	r3, #2
 800304e:	d9d6      	bls.n	8002ffe <LIS3DSH_ReadACC+0x13e>
  }
}
 8003050:	bf00      	nop
 8003052:	bf00      	nop
 8003054:	3724      	adds	r7, #36	; 0x24
 8003056:	46bd      	mov	sp, r7
 8003058:	bd90      	pop	{r4, r7, pc}
 800305a:	bf00      	nop
 800305c:	3d75c28f 	.word	0x3d75c28f
 8003060:	3df5c28f 	.word	0x3df5c28f
 8003064:	3e3851ec 	.word	0x3e3851ec
 8003068:	3e75c28f 	.word	0x3e75c28f
 800306c:	3f3ae148 	.word	0x3f3ae148

08003070 <DCMI_Control_IO_Init>:
 * @brief	Init DCMI module power control
 * @func	void DCMI_Control_IO_Init(void)
 * @param 	none
 * @retval	none
 */
void DCMI_Control_IO_Init(void) {
 8003070:	b580      	push	{r7, lr}
 8003072:	b084      	sub	sp, #16
 8003074:	af02      	add	r7, sp, #8
	/* Enable GPIOD clocks */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8003076:	4b1c      	ldr	r3, [pc, #112]	; (80030e8 <DCMI_Control_IO_Init+0x78>)
 8003078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800307a:	4a1b      	ldr	r2, [pc, #108]	; (80030e8 <DCMI_Control_IO_Init+0x78>)
 800307c:	f043 0308 	orr.w	r3, r3, #8
 8003080:	6313      	str	r3, [r2, #48]	; 0x30
 8003082:	4b19      	ldr	r3, [pc, #100]	; (80030e8 <DCMI_Control_IO_Init+0x78>)
 8003084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003086:	f003 0308 	and.w	r3, r3, #8
 800308a:	607b      	str	r3, [r7, #4]
 800308c:	687b      	ldr	r3, [r7, #4]

	/* camera RST pin configuration */
	BSP_GPIO_PinCfg(CAMERA_RST_PORT, CAMERA_RST_PIN, GPIO_MODE_OUTPUT_PP,
 800308e:	2300      	movs	r3, #0
 8003090:	9301      	str	r3, [sp, #4]
 8003092:	2300      	movs	r3, #0
 8003094:	9300      	str	r3, [sp, #0]
 8003096:	2300      	movs	r3, #0
 8003098:	2201      	movs	r2, #1
 800309a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800309e:	4813      	ldr	r0, [pc, #76]	; (80030ec <DCMI_Control_IO_Init+0x7c>)
 80030a0:	f7fe fbcc 	bl	800183c <BSP_GPIO_PinCfg>
			GPIO_NOPULL, GPIO_SPEED_LOW, 0);

	/*Reset camera*/
	HAL_GPIO_WritePin(CAMERA_RST_PORT, CAMERA_RST_PIN, GPIO_PIN_RESET);
 80030a4:	2200      	movs	r2, #0
 80030a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80030aa:	4810      	ldr	r0, [pc, #64]	; (80030ec <DCMI_Control_IO_Init+0x7c>)
 80030ac:	f006 f930 	bl	8009310 <HAL_GPIO_WritePin>
	Delay(10);
 80030b0:	200a      	movs	r0, #10
 80030b2:	f7ff f88b 	bl	80021cc <Delay>
	HAL_GPIO_WritePin(CAMERA_RST_PORT, CAMERA_RST_PIN, GPIO_PIN_SET);
 80030b6:	2201      	movs	r2, #1
 80030b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80030bc:	480b      	ldr	r0, [pc, #44]	; (80030ec <DCMI_Control_IO_Init+0x7c>)
 80030be:	f006 f927 	bl	8009310 <HAL_GPIO_WritePin>

	/* camera PWR EN pin configuration */
	BSP_GPIO_PinCfg(CAMERA_PWR_EN_PORT, CAMERA_PWR_EN_PIN, GPIO_MODE_OUTPUT_PP,
 80030c2:	2300      	movs	r3, #0
 80030c4:	9301      	str	r3, [sp, #4]
 80030c6:	2300      	movs	r3, #0
 80030c8:	9300      	str	r3, [sp, #0]
 80030ca:	2300      	movs	r3, #0
 80030cc:	2201      	movs	r2, #1
 80030ce:	2140      	movs	r1, #64	; 0x40
 80030d0:	4806      	ldr	r0, [pc, #24]	; (80030ec <DCMI_Control_IO_Init+0x7c>)
 80030d2:	f7fe fbb3 	bl	800183c <BSP_GPIO_PinCfg>
			GPIO_NOPULL, GPIO_SPEED_LOW, 0);

	HAL_GPIO_WritePin(CAMERA_PWR_EN_PORT, CAMERA_PWR_EN_PIN, GPIO_PIN_RESET);
 80030d6:	2200      	movs	r2, #0
 80030d8:	2140      	movs	r1, #64	; 0x40
 80030da:	4804      	ldr	r0, [pc, #16]	; (80030ec <DCMI_Control_IO_Init+0x7c>)
 80030dc:	f006 f918 	bl	8009310 <HAL_GPIO_WritePin>
}
 80030e0:	bf00      	nop
 80030e2:	3708      	adds	r7, #8
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	40023800 	.word	0x40023800
 80030ec:	40020c00 	.word	0x40020c00

080030f0 <DCMI_OV9655_hardware_reset>:
 * @brief	Reset of the DCMI_OV9655
 * @func	void DCMI_OV9655_hardware_reset(void)
 * @param	none
 * @retval	none
 */
void DCMI_OV9655_hardware_reset(void) {
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b084      	sub	sp, #16
 80030f4:	af02      	add	r7, sp, #8
	/* Enable GPIOD clocks */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80030f6:	4b10      	ldr	r3, [pc, #64]	; (8003138 <DCMI_OV9655_hardware_reset+0x48>)
 80030f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030fa:	4a0f      	ldr	r2, [pc, #60]	; (8003138 <DCMI_OV9655_hardware_reset+0x48>)
 80030fc:	f043 0308 	orr.w	r3, r3, #8
 8003100:	6313      	str	r3, [r2, #48]	; 0x30
 8003102:	4b0d      	ldr	r3, [pc, #52]	; (8003138 <DCMI_OV9655_hardware_reset+0x48>)
 8003104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003106:	f003 0308 	and.w	r3, r3, #8
 800310a:	607b      	str	r3, [r7, #4]
 800310c:	687b      	ldr	r3, [r7, #4]

	/* Camera RST pin configuration */
	BSP_GPIO_PinCfg(CAMERA_RST_PORT, CAMERA_RST_PIN, GPIO_MODE_OUTPUT_PP,
 800310e:	2300      	movs	r3, #0
 8003110:	9301      	str	r3, [sp, #4]
 8003112:	2300      	movs	r3, #0
 8003114:	9300      	str	r3, [sp, #0]
 8003116:	2300      	movs	r3, #0
 8003118:	2201      	movs	r2, #1
 800311a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800311e:	4807      	ldr	r0, [pc, #28]	; (800313c <DCMI_OV9655_hardware_reset+0x4c>)
 8003120:	f7fe fb8c 	bl	800183c <BSP_GPIO_PinCfg>
			GPIO_NOPULL, GPIO_SPEED_LOW, 0);

	/* Reset camera*/
	HAL_GPIO_WritePin(CAMERA_PWR_EN_PORT, CAMERA_PWR_EN_PIN, GPIO_PIN_RESET);
 8003124:	2200      	movs	r2, #0
 8003126:	2140      	movs	r1, #64	; 0x40
 8003128:	4804      	ldr	r0, [pc, #16]	; (800313c <DCMI_OV9655_hardware_reset+0x4c>)
 800312a:	f006 f8f1 	bl	8009310 <HAL_GPIO_WritePin>
}
 800312e:	bf00      	nop
 8003130:	3708      	adds	r7, #8
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	40023800 	.word	0x40023800
 800313c:	40020c00 	.word	0x40020c00

08003140 <DCMI_OV9655_QVGASizeSetup>:
/**
 * @brief  Set the QVGA size(240*320).
 * @param  None
 * @retval None
 */
void DCMI_OV9655_QVGASizeSetup(void) {
 8003140:	b580      	push	{r7, lr}
 8003142:	af00      	add	r7, sp, #0
	Delay(TIMEOUT);
 8003144:	2002      	movs	r0, #2
 8003146:	f7ff f841 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x00, 0x00);
 800314a:	2200      	movs	r2, #0
 800314c:	2100      	movs	r1, #0
 800314e:	2060      	movs	r0, #96	; 0x60
 8003150:	f7fd fe86 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003154:	2002      	movs	r0, #2
 8003156:	f7ff f839 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x01, 0x80);
 800315a:	2280      	movs	r2, #128	; 0x80
 800315c:	2101      	movs	r1, #1
 800315e:	2060      	movs	r0, #96	; 0x60
 8003160:	f7fd fe7e 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003164:	2002      	movs	r0, #2
 8003166:	f7ff f831 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x02, 0x80);
 800316a:	2280      	movs	r2, #128	; 0x80
 800316c:	2102      	movs	r1, #2
 800316e:	2060      	movs	r0, #96	; 0x60
 8003170:	f7fd fe76 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003174:	2002      	movs	r0, #2
 8003176:	f7ff f829 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x03, 0x02);
 800317a:	2202      	movs	r2, #2
 800317c:	2103      	movs	r1, #3
 800317e:	2060      	movs	r0, #96	; 0x60
 8003180:	f7fd fe6e 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003184:	2002      	movs	r0, #2
 8003186:	f7ff f821 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x04, 0x03);
 800318a:	2203      	movs	r2, #3
 800318c:	2104      	movs	r1, #4
 800318e:	2060      	movs	r0, #96	; 0x60
 8003190:	f7fd fe66 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003194:	2002      	movs	r0, #2
 8003196:	f7ff f819 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x09, 0x01);
 800319a:	2201      	movs	r2, #1
 800319c:	2109      	movs	r1, #9
 800319e:	2060      	movs	r0, #96	; 0x60
 80031a0:	f7fd fe5e 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80031a4:	2002      	movs	r0, #2
 80031a6:	f7ff f811 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0b, 0x57);
 80031aa:	2257      	movs	r2, #87	; 0x57
 80031ac:	210b      	movs	r1, #11
 80031ae:	2060      	movs	r0, #96	; 0x60
 80031b0:	f7fd fe56 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80031b4:	2002      	movs	r0, #2
 80031b6:	f7ff f809 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0e, 0x61);
 80031ba:	2261      	movs	r2, #97	; 0x61
 80031bc:	210e      	movs	r1, #14
 80031be:	2060      	movs	r0, #96	; 0x60
 80031c0:	f7fd fe4e 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80031c4:	2002      	movs	r0, #2
 80031c6:	f7ff f801 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0f, 0x40);
 80031ca:	2240      	movs	r2, #64	; 0x40
 80031cc:	210f      	movs	r1, #15
 80031ce:	2060      	movs	r0, #96	; 0x60
 80031d0:	f7fd fe46 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80031d4:	2002      	movs	r0, #2
 80031d6:	f7fe fff9 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x11, 0x01);
 80031da:	2201      	movs	r2, #1
 80031dc:	2111      	movs	r1, #17
 80031de:	2060      	movs	r0, #96	; 0x60
 80031e0:	f7fd fe3e 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80031e4:	2002      	movs	r0, #2
 80031e6:	f7fe fff1 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x12, 0x62);
 80031ea:	2262      	movs	r2, #98	; 0x62
 80031ec:	2112      	movs	r1, #18
 80031ee:	2060      	movs	r0, #96	; 0x60
 80031f0:	f7fd fe36 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80031f4:	2002      	movs	r0, #2
 80031f6:	f7fe ffe9 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x13, 0xc7);
 80031fa:	22c7      	movs	r2, #199	; 0xc7
 80031fc:	2113      	movs	r1, #19
 80031fe:	2060      	movs	r0, #96	; 0x60
 8003200:	f7fd fe2e 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003204:	2002      	movs	r0, #2
 8003206:	f7fe ffe1 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x14, 0x3a);
 800320a:	223a      	movs	r2, #58	; 0x3a
 800320c:	2114      	movs	r1, #20
 800320e:	2060      	movs	r0, #96	; 0x60
 8003210:	f7fd fe26 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003214:	2002      	movs	r0, #2
 8003216:	f7fe ffd9 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x16, 0x24);
 800321a:	2224      	movs	r2, #36	; 0x24
 800321c:	2116      	movs	r1, #22
 800321e:	2060      	movs	r0, #96	; 0x60
 8003220:	f7fd fe1e 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003224:	2002      	movs	r0, #2
 8003226:	f7fe ffd1 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x17, 0x18);
 800322a:	2218      	movs	r2, #24
 800322c:	2117      	movs	r1, #23
 800322e:	2060      	movs	r0, #96	; 0x60
 8003230:	f7fd fe16 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003234:	2002      	movs	r0, #2
 8003236:	f7fe ffc9 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x18, 0x04);
 800323a:	2204      	movs	r2, #4
 800323c:	2118      	movs	r1, #24
 800323e:	2060      	movs	r0, #96	; 0x60
 8003240:	f7fd fe0e 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003244:	2002      	movs	r0, #2
 8003246:	f7fe ffc1 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x19, 0x01);
 800324a:	2201      	movs	r2, #1
 800324c:	2119      	movs	r1, #25
 800324e:	2060      	movs	r0, #96	; 0x60
 8003250:	f7fd fe06 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003254:	2002      	movs	r0, #2
 8003256:	f7fe ffb9 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x1a, 0x81);
 800325a:	2281      	movs	r2, #129	; 0x81
 800325c:	211a      	movs	r1, #26
 800325e:	2060      	movs	r0, #96	; 0x60
 8003260:	f7fd fdfe 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003264:	2002      	movs	r0, #2
 8003266:	f7fe ffb1 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x1e, 0x00); /*0x20*/
 800326a:	2200      	movs	r2, #0
 800326c:	211e      	movs	r1, #30
 800326e:	2060      	movs	r0, #96	; 0x60
 8003270:	f7fd fdf6 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003274:	2002      	movs	r0, #2
 8003276:	f7fe ffa9 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x24, 0x3c);
 800327a:	223c      	movs	r2, #60	; 0x3c
 800327c:	2124      	movs	r1, #36	; 0x24
 800327e:	2060      	movs	r0, #96	; 0x60
 8003280:	f7fd fdee 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003284:	2002      	movs	r0, #2
 8003286:	f7fe ffa1 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x25, 0x36);
 800328a:	2236      	movs	r2, #54	; 0x36
 800328c:	2125      	movs	r1, #37	; 0x25
 800328e:	2060      	movs	r0, #96	; 0x60
 8003290:	f7fd fde6 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003294:	2002      	movs	r0, #2
 8003296:	f7fe ff99 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x26, 0x72);
 800329a:	2272      	movs	r2, #114	; 0x72
 800329c:	2126      	movs	r1, #38	; 0x26
 800329e:	2060      	movs	r0, #96	; 0x60
 80032a0:	f7fd fdde 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80032a4:	2002      	movs	r0, #2
 80032a6:	f7fe ff91 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x27, 0x08);
 80032aa:	2208      	movs	r2, #8
 80032ac:	2127      	movs	r1, #39	; 0x27
 80032ae:	2060      	movs	r0, #96	; 0x60
 80032b0:	f7fd fdd6 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80032b4:	2002      	movs	r0, #2
 80032b6:	f7fe ff89 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x28, 0x08);
 80032ba:	2208      	movs	r2, #8
 80032bc:	2128      	movs	r1, #40	; 0x28
 80032be:	2060      	movs	r0, #96	; 0x60
 80032c0:	f7fd fdce 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80032c4:	2002      	movs	r0, #2
 80032c6:	f7fe ff81 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x29, 0x15);
 80032ca:	2215      	movs	r2, #21
 80032cc:	2129      	movs	r1, #41	; 0x29
 80032ce:	2060      	movs	r0, #96	; 0x60
 80032d0:	f7fd fdc6 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80032d4:	2002      	movs	r0, #2
 80032d6:	f7fe ff79 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2a, 0x00);
 80032da:	2200      	movs	r2, #0
 80032dc:	212a      	movs	r1, #42	; 0x2a
 80032de:	2060      	movs	r0, #96	; 0x60
 80032e0:	f7fd fdbe 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80032e4:	2002      	movs	r0, #2
 80032e6:	f7fe ff71 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2b, 0x00);
 80032ea:	2200      	movs	r2, #0
 80032ec:	212b      	movs	r1, #43	; 0x2b
 80032ee:	2060      	movs	r0, #96	; 0x60
 80032f0:	f7fd fdb6 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80032f4:	2002      	movs	r0, #2
 80032f6:	f7fe ff69 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2c, 0x08);
 80032fa:	2208      	movs	r2, #8
 80032fc:	212c      	movs	r1, #44	; 0x2c
 80032fe:	2060      	movs	r0, #96	; 0x60
 8003300:	f7fd fdae 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003304:	2002      	movs	r0, #2
 8003306:	f7fe ff61 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x32, 0x12);
 800330a:	2212      	movs	r2, #18
 800330c:	2132      	movs	r1, #50	; 0x32
 800330e:	2060      	movs	r0, #96	; 0x60
 8003310:	f7fd fda6 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003314:	2002      	movs	r0, #2
 8003316:	f7fe ff59 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x33, 0x00);
 800331a:	2200      	movs	r2, #0
 800331c:	2133      	movs	r1, #51	; 0x33
 800331e:	2060      	movs	r0, #96	; 0x60
 8003320:	f7fd fd9e 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003324:	2002      	movs	r0, #2
 8003326:	f7fe ff51 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x34, 0x3f);
 800332a:	223f      	movs	r2, #63	; 0x3f
 800332c:	2134      	movs	r1, #52	; 0x34
 800332e:	2060      	movs	r0, #96	; 0x60
 8003330:	f7fd fd96 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003334:	2002      	movs	r0, #2
 8003336:	f7fe ff49 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x35, 0x00);
 800333a:	2200      	movs	r2, #0
 800333c:	2135      	movs	r1, #53	; 0x35
 800333e:	2060      	movs	r0, #96	; 0x60
 8003340:	f7fd fd8e 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003344:	2002      	movs	r0, #2
 8003346:	f7fe ff41 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x36, 0x3a);
 800334a:	223a      	movs	r2, #58	; 0x3a
 800334c:	2136      	movs	r1, #54	; 0x36
 800334e:	2060      	movs	r0, #96	; 0x60
 8003350:	f7fd fd86 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003354:	2002      	movs	r0, #2
 8003356:	f7fe ff39 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x38, 0x72);
 800335a:	2272      	movs	r2, #114	; 0x72
 800335c:	2138      	movs	r1, #56	; 0x38
 800335e:	2060      	movs	r0, #96	; 0x60
 8003360:	f7fd fd7e 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003364:	2002      	movs	r0, #2
 8003366:	f7fe ff31 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x39, 0x57);
 800336a:	2257      	movs	r2, #87	; 0x57
 800336c:	2139      	movs	r1, #57	; 0x39
 800336e:	2060      	movs	r0, #96	; 0x60
 8003370:	f7fd fd76 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003374:	2002      	movs	r0, #2
 8003376:	f7fe ff29 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3a, 0xcc);
 800337a:	22cc      	movs	r2, #204	; 0xcc
 800337c:	213a      	movs	r1, #58	; 0x3a
 800337e:	2060      	movs	r0, #96	; 0x60
 8003380:	f7fd fd6e 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003384:	2002      	movs	r0, #2
 8003386:	f7fe ff21 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3b, 0x04);
 800338a:	2204      	movs	r2, #4
 800338c:	213b      	movs	r1, #59	; 0x3b
 800338e:	2060      	movs	r0, #96	; 0x60
 8003390:	f7fd fd66 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003394:	2002      	movs	r0, #2
 8003396:	f7fe ff19 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3d, 0x99);
 800339a:	2299      	movs	r2, #153	; 0x99
 800339c:	213d      	movs	r1, #61	; 0x3d
 800339e:	2060      	movs	r0, #96	; 0x60
 80033a0:	f7fd fd5e 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80033a4:	2002      	movs	r0, #2
 80033a6:	f7fe ff11 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3e, 0x02);
 80033aa:	2202      	movs	r2, #2
 80033ac:	213e      	movs	r1, #62	; 0x3e
 80033ae:	2060      	movs	r0, #96	; 0x60
 80033b0:	f7fd fd56 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80033b4:	2002      	movs	r0, #2
 80033b6:	f7fe ff09 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3f, 0xc1);
 80033ba:	22c1      	movs	r2, #193	; 0xc1
 80033bc:	213f      	movs	r1, #63	; 0x3f
 80033be:	2060      	movs	r0, #96	; 0x60
 80033c0:	f7fd fd4e 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80033c4:	2002      	movs	r0, #2
 80033c6:	f7fe ff01 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x40, 0xc0);
 80033ca:	22c0      	movs	r2, #192	; 0xc0
 80033cc:	2140      	movs	r1, #64	; 0x40
 80033ce:	2060      	movs	r0, #96	; 0x60
 80033d0:	f7fd fd46 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80033d4:	2002      	movs	r0, #2
 80033d6:	f7fe fef9 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x41, 0x41);
 80033da:	2241      	movs	r2, #65	; 0x41
 80033dc:	2141      	movs	r1, #65	; 0x41
 80033de:	2060      	movs	r0, #96	; 0x60
 80033e0:	f7fd fd3e 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80033e4:	2002      	movs	r0, #2
 80033e6:	f7fe fef1 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x42, 0xc0);
 80033ea:	22c0      	movs	r2, #192	; 0xc0
 80033ec:	2142      	movs	r1, #66	; 0x42
 80033ee:	2060      	movs	r0, #96	; 0x60
 80033f0:	f7fd fd36 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80033f4:	2002      	movs	r0, #2
 80033f6:	f7fe fee9 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x43, 0x0a);
 80033fa:	220a      	movs	r2, #10
 80033fc:	2143      	movs	r1, #67	; 0x43
 80033fe:	2060      	movs	r0, #96	; 0x60
 8003400:	f7fd fd2e 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003404:	2002      	movs	r0, #2
 8003406:	f7fe fee1 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x44, 0xf0);
 800340a:	22f0      	movs	r2, #240	; 0xf0
 800340c:	2144      	movs	r1, #68	; 0x44
 800340e:	2060      	movs	r0, #96	; 0x60
 8003410:	f7fd fd26 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003414:	2002      	movs	r0, #2
 8003416:	f7fe fed9 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x45, 0x46);
 800341a:	2246      	movs	r2, #70	; 0x46
 800341c:	2145      	movs	r1, #69	; 0x45
 800341e:	2060      	movs	r0, #96	; 0x60
 8003420:	f7fd fd1e 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003424:	2002      	movs	r0, #2
 8003426:	f7fe fed1 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x46, 0x62);
 800342a:	2262      	movs	r2, #98	; 0x62
 800342c:	2146      	movs	r1, #70	; 0x46
 800342e:	2060      	movs	r0, #96	; 0x60
 8003430:	f7fd fd16 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003434:	2002      	movs	r0, #2
 8003436:	f7fe fec9 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x47, 0x2a);
 800343a:	222a      	movs	r2, #42	; 0x2a
 800343c:	2147      	movs	r1, #71	; 0x47
 800343e:	2060      	movs	r0, #96	; 0x60
 8003440:	f7fd fd0e 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003444:	2002      	movs	r0, #2
 8003446:	f7fe fec1 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x48, 0x3c);
 800344a:	223c      	movs	r2, #60	; 0x3c
 800344c:	2148      	movs	r1, #72	; 0x48
 800344e:	2060      	movs	r0, #96	; 0x60
 8003450:	f7fd fd06 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003454:	2002      	movs	r0, #2
 8003456:	f7fe feb9 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4a, 0xfc);
 800345a:	22fc      	movs	r2, #252	; 0xfc
 800345c:	214a      	movs	r1, #74	; 0x4a
 800345e:	2060      	movs	r0, #96	; 0x60
 8003460:	f7fd fcfe 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003464:	2002      	movs	r0, #2
 8003466:	f7fe feb1 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4b, 0xfc);
 800346a:	22fc      	movs	r2, #252	; 0xfc
 800346c:	214b      	movs	r1, #75	; 0x4b
 800346e:	2060      	movs	r0, #96	; 0x60
 8003470:	f7fd fcf6 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003474:	2002      	movs	r0, #2
 8003476:	f7fe fea9 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4c, 0x7f);
 800347a:	227f      	movs	r2, #127	; 0x7f
 800347c:	214c      	movs	r1, #76	; 0x4c
 800347e:	2060      	movs	r0, #96	; 0x60
 8003480:	f7fd fcee 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003484:	2002      	movs	r0, #2
 8003486:	f7fe fea1 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4d, 0x7f);
 800348a:	227f      	movs	r2, #127	; 0x7f
 800348c:	214d      	movs	r1, #77	; 0x4d
 800348e:	2060      	movs	r0, #96	; 0x60
 8003490:	f7fd fce6 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003494:	2002      	movs	r0, #2
 8003496:	f7fe fe99 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4e, 0x7f);
 800349a:	227f      	movs	r2, #127	; 0x7f
 800349c:	214e      	movs	r1, #78	; 0x4e
 800349e:	2060      	movs	r0, #96	; 0x60
 80034a0:	f7fd fcde 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034a4:	2002      	movs	r0, #2
 80034a6:	f7fe fe91 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4f, 0x98);
 80034aa:	2298      	movs	r2, #152	; 0x98
 80034ac:	214f      	movs	r1, #79	; 0x4f
 80034ae:	2060      	movs	r0, #96	; 0x60
 80034b0:	f7fd fcd6 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034b4:	2002      	movs	r0, #2
 80034b6:	f7fe fe89 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x50, 0x98);
 80034ba:	2298      	movs	r2, #152	; 0x98
 80034bc:	2150      	movs	r1, #80	; 0x50
 80034be:	2060      	movs	r0, #96	; 0x60
 80034c0:	f7fd fcce 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034c4:	2002      	movs	r0, #2
 80034c6:	f7fe fe81 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x51, 0x00);
 80034ca:	2200      	movs	r2, #0
 80034cc:	2151      	movs	r1, #81	; 0x51
 80034ce:	2060      	movs	r0, #96	; 0x60
 80034d0:	f7fd fcc6 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034d4:	2002      	movs	r0, #2
 80034d6:	f7fe fe79 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x52, 0x28);
 80034da:	2228      	movs	r2, #40	; 0x28
 80034dc:	2152      	movs	r1, #82	; 0x52
 80034de:	2060      	movs	r0, #96	; 0x60
 80034e0:	f7fd fcbe 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034e4:	2002      	movs	r0, #2
 80034e6:	f7fe fe71 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x53, 0x70);
 80034ea:	2270      	movs	r2, #112	; 0x70
 80034ec:	2153      	movs	r1, #83	; 0x53
 80034ee:	2060      	movs	r0, #96	; 0x60
 80034f0:	f7fd fcb6 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034f4:	2002      	movs	r0, #2
 80034f6:	f7fe fe69 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x54, 0x98);
 80034fa:	2298      	movs	r2, #152	; 0x98
 80034fc:	2154      	movs	r1, #84	; 0x54
 80034fe:	2060      	movs	r0, #96	; 0x60
 8003500:	f7fd fcae 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003504:	2002      	movs	r0, #2
 8003506:	f7fe fe61 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x58, 0x1a);
 800350a:	221a      	movs	r2, #26
 800350c:	2158      	movs	r1, #88	; 0x58
 800350e:	2060      	movs	r0, #96	; 0x60
 8003510:	f7fd fca6 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003514:	2002      	movs	r0, #2
 8003516:	f7fe fe59 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x59, 0x85);
 800351a:	2285      	movs	r2, #133	; 0x85
 800351c:	2159      	movs	r1, #89	; 0x59
 800351e:	2060      	movs	r0, #96	; 0x60
 8003520:	f7fd fc9e 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003524:	2002      	movs	r0, #2
 8003526:	f7fe fe51 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5a, 0xa9);
 800352a:	22a9      	movs	r2, #169	; 0xa9
 800352c:	215a      	movs	r1, #90	; 0x5a
 800352e:	2060      	movs	r0, #96	; 0x60
 8003530:	f7fd fc96 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003534:	2002      	movs	r0, #2
 8003536:	f7fe fe49 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5b, 0x64);
 800353a:	2264      	movs	r2, #100	; 0x64
 800353c:	215b      	movs	r1, #91	; 0x5b
 800353e:	2060      	movs	r0, #96	; 0x60
 8003540:	f7fd fc8e 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003544:	2002      	movs	r0, #2
 8003546:	f7fe fe41 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5c, 0x84);
 800354a:	2284      	movs	r2, #132	; 0x84
 800354c:	215c      	movs	r1, #92	; 0x5c
 800354e:	2060      	movs	r0, #96	; 0x60
 8003550:	f7fd fc86 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003554:	2002      	movs	r0, #2
 8003556:	f7fe fe39 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5d, 0x53);
 800355a:	2253      	movs	r2, #83	; 0x53
 800355c:	215d      	movs	r1, #93	; 0x5d
 800355e:	2060      	movs	r0, #96	; 0x60
 8003560:	f7fd fc7e 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003564:	2002      	movs	r0, #2
 8003566:	f7fe fe31 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5e, 0x0e);
 800356a:	220e      	movs	r2, #14
 800356c:	215e      	movs	r1, #94	; 0x5e
 800356e:	2060      	movs	r0, #96	; 0x60
 8003570:	f7fd fc76 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003574:	2002      	movs	r0, #2
 8003576:	f7fe fe29 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5f, 0xf0);
 800357a:	22f0      	movs	r2, #240	; 0xf0
 800357c:	215f      	movs	r1, #95	; 0x5f
 800357e:	2060      	movs	r0, #96	; 0x60
 8003580:	f7fd fc6e 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003584:	2002      	movs	r0, #2
 8003586:	f7fe fe21 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x60, 0xf0);
 800358a:	22f0      	movs	r2, #240	; 0xf0
 800358c:	2160      	movs	r1, #96	; 0x60
 800358e:	2060      	movs	r0, #96	; 0x60
 8003590:	f7fd fc66 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003594:	2002      	movs	r0, #2
 8003596:	f7fe fe19 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x61, 0xf0);
 800359a:	22f0      	movs	r2, #240	; 0xf0
 800359c:	2161      	movs	r1, #97	; 0x61
 800359e:	2060      	movs	r0, #96	; 0x60
 80035a0:	f7fd fc5e 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035a4:	2002      	movs	r0, #2
 80035a6:	f7fe fe11 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x62, 0x00);
 80035aa:	2200      	movs	r2, #0
 80035ac:	2162      	movs	r1, #98	; 0x62
 80035ae:	2060      	movs	r0, #96	; 0x60
 80035b0:	f7fd fc56 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035b4:	2002      	movs	r0, #2
 80035b6:	f7fe fe09 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x63, 0x00);
 80035ba:	2200      	movs	r2, #0
 80035bc:	2163      	movs	r1, #99	; 0x63
 80035be:	2060      	movs	r0, #96	; 0x60
 80035c0:	f7fd fc4e 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035c4:	2002      	movs	r0, #2
 80035c6:	f7fe fe01 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x64, 0x02);
 80035ca:	2202      	movs	r2, #2
 80035cc:	2164      	movs	r1, #100	; 0x64
 80035ce:	2060      	movs	r0, #96	; 0x60
 80035d0:	f7fd fc46 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035d4:	2002      	movs	r0, #2
 80035d6:	f7fe fdf9 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x65, 0x20);
 80035da:	2220      	movs	r2, #32
 80035dc:	2165      	movs	r1, #101	; 0x65
 80035de:	2060      	movs	r0, #96	; 0x60
 80035e0:	f7fd fc3e 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035e4:	2002      	movs	r0, #2
 80035e6:	f7fe fdf1 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x66, 0x00);
 80035ea:	2200      	movs	r2, #0
 80035ec:	2166      	movs	r1, #102	; 0x66
 80035ee:	2060      	movs	r0, #96	; 0x60
 80035f0:	f7fd fc36 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035f4:	2002      	movs	r0, #2
 80035f6:	f7fe fde9 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x69, 0x0a);
 80035fa:	220a      	movs	r2, #10
 80035fc:	2169      	movs	r1, #105	; 0x69
 80035fe:	2060      	movs	r0, #96	; 0x60
 8003600:	f7fd fc2e 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003604:	2002      	movs	r0, #2
 8003606:	f7fe fde1 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6b, 0x5a);
 800360a:	225a      	movs	r2, #90	; 0x5a
 800360c:	216b      	movs	r1, #107	; 0x6b
 800360e:	2060      	movs	r0, #96	; 0x60
 8003610:	f7fd fc26 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003614:	2002      	movs	r0, #2
 8003616:	f7fe fdd9 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6c, 0x04);
 800361a:	2204      	movs	r2, #4
 800361c:	216c      	movs	r1, #108	; 0x6c
 800361e:	2060      	movs	r0, #96	; 0x60
 8003620:	f7fd fc1e 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003624:	2002      	movs	r0, #2
 8003626:	f7fe fdd1 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6d, 0x55);
 800362a:	2255      	movs	r2, #85	; 0x55
 800362c:	216d      	movs	r1, #109	; 0x6d
 800362e:	2060      	movs	r0, #96	; 0x60
 8003630:	f7fd fc16 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003634:	2002      	movs	r0, #2
 8003636:	f7fe fdc9 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6e, 0x00);
 800363a:	2200      	movs	r2, #0
 800363c:	216e      	movs	r1, #110	; 0x6e
 800363e:	2060      	movs	r0, #96	; 0x60
 8003640:	f7fd fc0e 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003644:	2002      	movs	r0, #2
 8003646:	f7fe fdc1 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6f, 0x9d);
 800364a:	229d      	movs	r2, #157	; 0x9d
 800364c:	216f      	movs	r1, #111	; 0x6f
 800364e:	2060      	movs	r0, #96	; 0x60
 8003650:	f7fd fc06 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003654:	2002      	movs	r0, #2
 8003656:	f7fe fdb9 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x70, 0x21);
 800365a:	2221      	movs	r2, #33	; 0x21
 800365c:	2170      	movs	r1, #112	; 0x70
 800365e:	2060      	movs	r0, #96	; 0x60
 8003660:	f7fd fbfe 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003664:	2002      	movs	r0, #2
 8003666:	f7fe fdb1 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x71, 0x78);
 800366a:	2278      	movs	r2, #120	; 0x78
 800366c:	2171      	movs	r1, #113	; 0x71
 800366e:	2060      	movs	r0, #96	; 0x60
 8003670:	f7fd fbf6 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003674:	2002      	movs	r0, #2
 8003676:	f7fe fda9 	bl	80021cc <Delay>
	Delay(TIMEOUT);
 800367a:	2002      	movs	r0, #2
 800367c:	f7fe fda6 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x72, 0x11);
 8003680:	2211      	movs	r2, #17
 8003682:	2172      	movs	r1, #114	; 0x72
 8003684:	2060      	movs	r0, #96	; 0x60
 8003686:	f7fd fbeb 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800368a:	2002      	movs	r0, #2
 800368c:	f7fe fd9e 	bl	80021cc <Delay>
	Delay(TIMEOUT);
 8003690:	2002      	movs	r0, #2
 8003692:	f7fe fd9b 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x73, 0x01);
 8003696:	2201      	movs	r2, #1
 8003698:	2173      	movs	r1, #115	; 0x73
 800369a:	2060      	movs	r0, #96	; 0x60
 800369c:	f7fd fbe0 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036a0:	2002      	movs	r0, #2
 80036a2:	f7fe fd93 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x74, 0x10);
 80036a6:	2210      	movs	r2, #16
 80036a8:	2174      	movs	r1, #116	; 0x74
 80036aa:	2060      	movs	r0, #96	; 0x60
 80036ac:	f7fd fbd8 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036b0:	2002      	movs	r0, #2
 80036b2:	f7fe fd8b 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x75, 0x10);
 80036b6:	2210      	movs	r2, #16
 80036b8:	2175      	movs	r1, #117	; 0x75
 80036ba:	2060      	movs	r0, #96	; 0x60
 80036bc:	f7fd fbd0 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036c0:	2002      	movs	r0, #2
 80036c2:	f7fe fd83 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x76, 0x01);
 80036c6:	2201      	movs	r2, #1
 80036c8:	2176      	movs	r1, #118	; 0x76
 80036ca:	2060      	movs	r0, #96	; 0x60
 80036cc:	f7fd fbc8 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036d0:	2002      	movs	r0, #2
 80036d2:	f7fe fd7b 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x77, 0x02);
 80036d6:	2202      	movs	r2, #2
 80036d8:	2177      	movs	r1, #119	; 0x77
 80036da:	2060      	movs	r0, #96	; 0x60
 80036dc:	f7fd fbc0 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036e0:	2002      	movs	r0, #2
 80036e2:	f7fe fd73 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7A, 0x12);
 80036e6:	2212      	movs	r2, #18
 80036e8:	217a      	movs	r1, #122	; 0x7a
 80036ea:	2060      	movs	r0, #96	; 0x60
 80036ec:	f7fd fbb8 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036f0:	2002      	movs	r0, #2
 80036f2:	f7fe fd6b 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7B, 0x08);
 80036f6:	2208      	movs	r2, #8
 80036f8:	217b      	movs	r1, #123	; 0x7b
 80036fa:	2060      	movs	r0, #96	; 0x60
 80036fc:	f7fd fbb0 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003700:	2002      	movs	r0, #2
 8003702:	f7fe fd63 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7C, 0x16);
 8003706:	2216      	movs	r2, #22
 8003708:	217c      	movs	r1, #124	; 0x7c
 800370a:	2060      	movs	r0, #96	; 0x60
 800370c:	f7fd fba8 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003710:	2002      	movs	r0, #2
 8003712:	f7fe fd5b 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7D, 0x30);
 8003716:	2230      	movs	r2, #48	; 0x30
 8003718:	217d      	movs	r1, #125	; 0x7d
 800371a:	2060      	movs	r0, #96	; 0x60
 800371c:	f7fd fba0 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003720:	2002      	movs	r0, #2
 8003722:	f7fe fd53 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7E, 0x5e);
 8003726:	225e      	movs	r2, #94	; 0x5e
 8003728:	217e      	movs	r1, #126	; 0x7e
 800372a:	2060      	movs	r0, #96	; 0x60
 800372c:	f7fd fb98 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003730:	2002      	movs	r0, #2
 8003732:	f7fe fd4b 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7F, 0x72);
 8003736:	2272      	movs	r2, #114	; 0x72
 8003738:	217f      	movs	r1, #127	; 0x7f
 800373a:	2060      	movs	r0, #96	; 0x60
 800373c:	f7fd fb90 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003740:	2002      	movs	r0, #2
 8003742:	f7fe fd43 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x80, 0x82);
 8003746:	2282      	movs	r2, #130	; 0x82
 8003748:	2180      	movs	r1, #128	; 0x80
 800374a:	2060      	movs	r0, #96	; 0x60
 800374c:	f7fd fb88 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003750:	2002      	movs	r0, #2
 8003752:	f7fe fd3b 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x81, 0x8e);
 8003756:	228e      	movs	r2, #142	; 0x8e
 8003758:	2181      	movs	r1, #129	; 0x81
 800375a:	2060      	movs	r0, #96	; 0x60
 800375c:	f7fd fb80 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003760:	2002      	movs	r0, #2
 8003762:	f7fe fd33 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x82, 0x9a);
 8003766:	229a      	movs	r2, #154	; 0x9a
 8003768:	2182      	movs	r1, #130	; 0x82
 800376a:	2060      	movs	r0, #96	; 0x60
 800376c:	f7fd fb78 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003770:	2002      	movs	r0, #2
 8003772:	f7fe fd2b 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x83, 0xa4);
 8003776:	22a4      	movs	r2, #164	; 0xa4
 8003778:	2183      	movs	r1, #131	; 0x83
 800377a:	2060      	movs	r0, #96	; 0x60
 800377c:	f7fd fb70 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003780:	2002      	movs	r0, #2
 8003782:	f7fe fd23 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x84, 0xac);
 8003786:	22ac      	movs	r2, #172	; 0xac
 8003788:	2184      	movs	r1, #132	; 0x84
 800378a:	2060      	movs	r0, #96	; 0x60
 800378c:	f7fd fb68 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003790:	2002      	movs	r0, #2
 8003792:	f7fe fd1b 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x85, 0xb8);
 8003796:	22b8      	movs	r2, #184	; 0xb8
 8003798:	2185      	movs	r1, #133	; 0x85
 800379a:	2060      	movs	r0, #96	; 0x60
 800379c:	f7fd fb60 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037a0:	2002      	movs	r0, #2
 80037a2:	f7fe fd13 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x86, 0xc3);
 80037a6:	22c3      	movs	r2, #195	; 0xc3
 80037a8:	2186      	movs	r1, #134	; 0x86
 80037aa:	2060      	movs	r0, #96	; 0x60
 80037ac:	f7fd fb58 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037b0:	2002      	movs	r0, #2
 80037b2:	f7fe fd0b 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x87, 0xd6);
 80037b6:	22d6      	movs	r2, #214	; 0xd6
 80037b8:	2187      	movs	r1, #135	; 0x87
 80037ba:	2060      	movs	r0, #96	; 0x60
 80037bc:	f7fd fb50 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037c0:	2002      	movs	r0, #2
 80037c2:	f7fe fd03 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x88, 0xe6);
 80037c6:	22e6      	movs	r2, #230	; 0xe6
 80037c8:	2188      	movs	r1, #136	; 0x88
 80037ca:	2060      	movs	r0, #96	; 0x60
 80037cc:	f7fd fb48 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037d0:	2002      	movs	r0, #2
 80037d2:	f7fe fcfb 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x89, 0xf2);
 80037d6:	22f2      	movs	r2, #242	; 0xf2
 80037d8:	2189      	movs	r1, #137	; 0x89
 80037da:	2060      	movs	r0, #96	; 0x60
 80037dc:	f7fd fb40 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037e0:	2002      	movs	r0, #2
 80037e2:	f7fe fcf3 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x8a, 0x24);
 80037e6:	2224      	movs	r2, #36	; 0x24
 80037e8:	218a      	movs	r1, #138	; 0x8a
 80037ea:	2060      	movs	r0, #96	; 0x60
 80037ec:	f7fd fb38 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037f0:	2002      	movs	r0, #2
 80037f2:	f7fe fceb 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x8c, 0x80);
 80037f6:	2280      	movs	r2, #128	; 0x80
 80037f8:	218c      	movs	r1, #140	; 0x8c
 80037fa:	2060      	movs	r0, #96	; 0x60
 80037fc:	f7fd fb30 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003800:	2002      	movs	r0, #2
 8003802:	f7fe fce3 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x90, 0x7d);
 8003806:	227d      	movs	r2, #125	; 0x7d
 8003808:	2190      	movs	r1, #144	; 0x90
 800380a:	2060      	movs	r0, #96	; 0x60
 800380c:	f7fd fb28 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003810:	2002      	movs	r0, #2
 8003812:	f7fe fcdb 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x91, 0x7b);
 8003816:	227b      	movs	r2, #123	; 0x7b
 8003818:	2191      	movs	r1, #145	; 0x91
 800381a:	2060      	movs	r0, #96	; 0x60
 800381c:	f7fd fb20 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003820:	2002      	movs	r0, #2
 8003822:	f7fe fcd3 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9d, 0x02);
 8003826:	2202      	movs	r2, #2
 8003828:	219d      	movs	r1, #157	; 0x9d
 800382a:	2060      	movs	r0, #96	; 0x60
 800382c:	f7fd fb18 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003830:	2002      	movs	r0, #2
 8003832:	f7fe fccb 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9e, 0x02);
 8003836:	2202      	movs	r2, #2
 8003838:	219e      	movs	r1, #158	; 0x9e
 800383a:	2060      	movs	r0, #96	; 0x60
 800383c:	f7fd fb10 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003840:	2002      	movs	r0, #2
 8003842:	f7fe fcc3 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9f, 0x7a);
 8003846:	227a      	movs	r2, #122	; 0x7a
 8003848:	219f      	movs	r1, #159	; 0x9f
 800384a:	2060      	movs	r0, #96	; 0x60
 800384c:	f7fd fb08 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003850:	2002      	movs	r0, #2
 8003852:	f7fe fcbb 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa0, 0x79);
 8003856:	2279      	movs	r2, #121	; 0x79
 8003858:	21a0      	movs	r1, #160	; 0xa0
 800385a:	2060      	movs	r0, #96	; 0x60
 800385c:	f7fd fb00 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003860:	2002      	movs	r0, #2
 8003862:	f7fe fcb3 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa1, 0x40);
 8003866:	2240      	movs	r2, #64	; 0x40
 8003868:	21a1      	movs	r1, #161	; 0xa1
 800386a:	2060      	movs	r0, #96	; 0x60
 800386c:	f7fd faf8 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003870:	2002      	movs	r0, #2
 8003872:	f7fe fcab 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa4, 0x50);
 8003876:	2250      	movs	r2, #80	; 0x50
 8003878:	21a4      	movs	r1, #164	; 0xa4
 800387a:	2060      	movs	r0, #96	; 0x60
 800387c:	f7fd faf0 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003880:	2002      	movs	r0, #2
 8003882:	f7fe fca3 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa5, 0x68);
 8003886:	2268      	movs	r2, #104	; 0x68
 8003888:	21a5      	movs	r1, #165	; 0xa5
 800388a:	2060      	movs	r0, #96	; 0x60
 800388c:	f7fd fae8 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003890:	2002      	movs	r0, #2
 8003892:	f7fe fc9b 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa6, 0x4a);
 8003896:	224a      	movs	r2, #74	; 0x4a
 8003898:	21a6      	movs	r1, #166	; 0xa6
 800389a:	2060      	movs	r0, #96	; 0x60
 800389c:	f7fd fae0 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038a0:	2002      	movs	r0, #2
 80038a2:	f7fe fc93 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa8, 0xc1);
 80038a6:	22c1      	movs	r2, #193	; 0xc1
 80038a8:	21a8      	movs	r1, #168	; 0xa8
 80038aa:	2060      	movs	r0, #96	; 0x60
 80038ac:	f7fd fad8 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038b0:	2002      	movs	r0, #2
 80038b2:	f7fe fc8b 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa9, 0xef);
 80038b6:	22ef      	movs	r2, #239	; 0xef
 80038b8:	21a9      	movs	r1, #169	; 0xa9
 80038ba:	2060      	movs	r0, #96	; 0x60
 80038bc:	f7fd fad0 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038c0:	2002      	movs	r0, #2
 80038c2:	f7fe fc83 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xaa, 0x92);
 80038c6:	2292      	movs	r2, #146	; 0x92
 80038c8:	21aa      	movs	r1, #170	; 0xaa
 80038ca:	2060      	movs	r0, #96	; 0x60
 80038cc:	f7fd fac8 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038d0:	2002      	movs	r0, #2
 80038d2:	f7fe fc7b 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xab, 0x04);
 80038d6:	2204      	movs	r2, #4
 80038d8:	21ab      	movs	r1, #171	; 0xab
 80038da:	2060      	movs	r0, #96	; 0x60
 80038dc:	f7fd fac0 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038e0:	2002      	movs	r0, #2
 80038e2:	f7fe fc73 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xac, 0x80);
 80038e6:	2280      	movs	r2, #128	; 0x80
 80038e8:	21ac      	movs	r1, #172	; 0xac
 80038ea:	2060      	movs	r0, #96	; 0x60
 80038ec:	f7fd fab8 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038f0:	2002      	movs	r0, #2
 80038f2:	f7fe fc6b 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xad, 0x80);
 80038f6:	2280      	movs	r2, #128	; 0x80
 80038f8:	21ad      	movs	r1, #173	; 0xad
 80038fa:	2060      	movs	r0, #96	; 0x60
 80038fc:	f7fd fab0 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003900:	2002      	movs	r0, #2
 8003902:	f7fe fc63 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xae, 0x80);
 8003906:	2280      	movs	r2, #128	; 0x80
 8003908:	21ae      	movs	r1, #174	; 0xae
 800390a:	2060      	movs	r0, #96	; 0x60
 800390c:	f7fd faa8 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003910:	2002      	movs	r0, #2
 8003912:	f7fe fc5b 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xaf, 0x80);
 8003916:	2280      	movs	r2, #128	; 0x80
 8003918:	21af      	movs	r1, #175	; 0xaf
 800391a:	2060      	movs	r0, #96	; 0x60
 800391c:	f7fd faa0 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003920:	2002      	movs	r0, #2
 8003922:	f7fe fc53 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb2, 0xf2);
 8003926:	22f2      	movs	r2, #242	; 0xf2
 8003928:	21b2      	movs	r1, #178	; 0xb2
 800392a:	2060      	movs	r0, #96	; 0x60
 800392c:	f7fd fa98 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003930:	2002      	movs	r0, #2
 8003932:	f7fe fc4b 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb3, 0x20);
 8003936:	2220      	movs	r2, #32
 8003938:	21b3      	movs	r1, #179	; 0xb3
 800393a:	2060      	movs	r0, #96	; 0x60
 800393c:	f7fd fa90 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003940:	2002      	movs	r0, #2
 8003942:	f7fe fc43 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb4, 0x20);
 8003946:	2220      	movs	r2, #32
 8003948:	21b4      	movs	r1, #180	; 0xb4
 800394a:	2060      	movs	r0, #96	; 0x60
 800394c:	f7fd fa88 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003950:	2002      	movs	r0, #2
 8003952:	f7fe fc3b 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb5, 0x00);
 8003956:	2200      	movs	r2, #0
 8003958:	21b5      	movs	r1, #181	; 0xb5
 800395a:	2060      	movs	r0, #96	; 0x60
 800395c:	f7fd fa80 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003960:	2002      	movs	r0, #2
 8003962:	f7fe fc33 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb6, 0xaf);
 8003966:	22af      	movs	r2, #175	; 0xaf
 8003968:	21b6      	movs	r1, #182	; 0xb6
 800396a:	2060      	movs	r0, #96	; 0x60
 800396c:	f7fd fa78 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003970:	2002      	movs	r0, #2
 8003972:	f7fe fc2b 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb6, 0xaf);
 8003976:	22af      	movs	r2, #175	; 0xaf
 8003978:	21b6      	movs	r1, #182	; 0xb6
 800397a:	2060      	movs	r0, #96	; 0x60
 800397c:	f7fd fa70 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003980:	2002      	movs	r0, #2
 8003982:	f7fe fc23 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbb, 0xae);
 8003986:	22ae      	movs	r2, #174	; 0xae
 8003988:	21bb      	movs	r1, #187	; 0xbb
 800398a:	2060      	movs	r0, #96	; 0x60
 800398c:	f7fd fa68 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003990:	2002      	movs	r0, #2
 8003992:	f7fe fc1b 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbc, 0x7f);
 8003996:	227f      	movs	r2, #127	; 0x7f
 8003998:	21bc      	movs	r1, #188	; 0xbc
 800399a:	2060      	movs	r0, #96	; 0x60
 800399c:	f7fd fa60 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039a0:	2002      	movs	r0, #2
 80039a2:	f7fe fc13 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbd, 0x7f);
 80039a6:	227f      	movs	r2, #127	; 0x7f
 80039a8:	21bd      	movs	r1, #189	; 0xbd
 80039aa:	2060      	movs	r0, #96	; 0x60
 80039ac:	f7fd fa58 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039b0:	2002      	movs	r0, #2
 80039b2:	f7fe fc0b 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbe, 0x7f);
 80039b6:	227f      	movs	r2, #127	; 0x7f
 80039b8:	21be      	movs	r1, #190	; 0xbe
 80039ba:	2060      	movs	r0, #96	; 0x60
 80039bc:	f7fd fa50 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039c0:	2002      	movs	r0, #2
 80039c2:	f7fe fc03 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbf, 0x7f);
 80039c6:	227f      	movs	r2, #127	; 0x7f
 80039c8:	21bf      	movs	r1, #191	; 0xbf
 80039ca:	2060      	movs	r0, #96	; 0x60
 80039cc:	f7fd fa48 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039d0:	2002      	movs	r0, #2
 80039d2:	f7fe fbfb 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbf, 0x7f);
 80039d6:	227f      	movs	r2, #127	; 0x7f
 80039d8:	21bf      	movs	r1, #191	; 0xbf
 80039da:	2060      	movs	r0, #96	; 0x60
 80039dc:	f7fd fa40 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039e0:	2002      	movs	r0, #2
 80039e2:	f7fe fbf3 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc0, 0xaa);
 80039e6:	22aa      	movs	r2, #170	; 0xaa
 80039e8:	21c0      	movs	r1, #192	; 0xc0
 80039ea:	2060      	movs	r0, #96	; 0x60
 80039ec:	f7fd fa38 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039f0:	2002      	movs	r0, #2
 80039f2:	f7fe fbeb 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc1, 0xc0);
 80039f6:	22c0      	movs	r2, #192	; 0xc0
 80039f8:	21c1      	movs	r1, #193	; 0xc1
 80039fa:	2060      	movs	r0, #96	; 0x60
 80039fc:	f7fd fa30 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a00:	2002      	movs	r0, #2
 8003a02:	f7fe fbe3 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc2, 0x01);
 8003a06:	2201      	movs	r2, #1
 8003a08:	21c2      	movs	r1, #194	; 0xc2
 8003a0a:	2060      	movs	r0, #96	; 0x60
 8003a0c:	f7fd fa28 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a10:	2002      	movs	r0, #2
 8003a12:	f7fe fbdb 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc3, 0x4e);
 8003a16:	224e      	movs	r2, #78	; 0x4e
 8003a18:	21c3      	movs	r1, #195	; 0xc3
 8003a1a:	2060      	movs	r0, #96	; 0x60
 8003a1c:	f7fd fa20 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a20:	2002      	movs	r0, #2
 8003a22:	f7fe fbd3 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc6, 0x05);
 8003a26:	2205      	movs	r2, #5
 8003a28:	21c6      	movs	r1, #198	; 0xc6
 8003a2a:	2060      	movs	r0, #96	; 0x60
 8003a2c:	f7fd fa18 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a30:	2002      	movs	r0, #2
 8003a32:	f7fe fbcb 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc7, 0x81);
 8003a36:	2281      	movs	r2, #129	; 0x81
 8003a38:	21c7      	movs	r1, #199	; 0xc7
 8003a3a:	2060      	movs	r0, #96	; 0x60
 8003a3c:	f7fd fa10 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a40:	2002      	movs	r0, #2
 8003a42:	f7fe fbc3 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc9, 0xe0);
 8003a46:	22e0      	movs	r2, #224	; 0xe0
 8003a48:	21c9      	movs	r1, #201	; 0xc9
 8003a4a:	2060      	movs	r0, #96	; 0x60
 8003a4c:	f7fd fa08 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a50:	2002      	movs	r0, #2
 8003a52:	f7fe fbbb 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xca, 0xe8);
 8003a56:	22e8      	movs	r2, #232	; 0xe8
 8003a58:	21ca      	movs	r1, #202	; 0xca
 8003a5a:	2060      	movs	r0, #96	; 0x60
 8003a5c:	f7fd fa00 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a60:	2002      	movs	r0, #2
 8003a62:	f7fe fbb3 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcb, 0xf0);
 8003a66:	22f0      	movs	r2, #240	; 0xf0
 8003a68:	21cb      	movs	r1, #203	; 0xcb
 8003a6a:	2060      	movs	r0, #96	; 0x60
 8003a6c:	f7fd f9f8 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a70:	2002      	movs	r0, #2
 8003a72:	f7fe fbab 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcc, 0xd8);
 8003a76:	22d8      	movs	r2, #216	; 0xd8
 8003a78:	21cc      	movs	r1, #204	; 0xcc
 8003a7a:	2060      	movs	r0, #96	; 0x60
 8003a7c:	f7fd f9f0 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a80:	2002      	movs	r0, #2
 8003a82:	f7fe fba3 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcd, 0x93);
 8003a86:	2293      	movs	r2, #147	; 0x93
 8003a88:	21cd      	movs	r1, #205	; 0xcd
 8003a8a:	2060      	movs	r0, #96	; 0x60
 8003a8c:	f7fd f9e8 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a90:	2002      	movs	r0, #2
 8003a92:	f7fe fb9b 	bl	80021cc <Delay>
}
 8003a96:	bf00      	nop
 8003a98:	bd80      	pop	{r7, pc}

08003a9a <DCMI_OV9655_QQVGASizeSetup>:
/**
 * @brief  Set the QQVGA size(120*160).
 * @param  None
 * @retval None
 */
void DCMI_OV9655_QQVGASizeSetup(void) {
 8003a9a:	b580      	push	{r7, lr}
 8003a9c:	af00      	add	r7, sp, #0
	Delay(TIMEOUT);
 8003a9e:	2002      	movs	r0, #2
 8003aa0:	f7fe fb94 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x00, 0x00);
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	2100      	movs	r1, #0
 8003aa8:	2060      	movs	r0, #96	; 0x60
 8003aaa:	f7fd f9d9 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003aae:	2002      	movs	r0, #2
 8003ab0:	f7fe fb8c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x01, 0x80);
 8003ab4:	2280      	movs	r2, #128	; 0x80
 8003ab6:	2101      	movs	r1, #1
 8003ab8:	2060      	movs	r0, #96	; 0x60
 8003aba:	f7fd f9d1 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003abe:	2002      	movs	r0, #2
 8003ac0:	f7fe fb84 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x02, 0x80);
 8003ac4:	2280      	movs	r2, #128	; 0x80
 8003ac6:	2102      	movs	r1, #2
 8003ac8:	2060      	movs	r0, #96	; 0x60
 8003aca:	f7fd f9c9 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ace:	2002      	movs	r0, #2
 8003ad0:	f7fe fb7c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x03, 0x02);
 8003ad4:	2202      	movs	r2, #2
 8003ad6:	2103      	movs	r1, #3
 8003ad8:	2060      	movs	r0, #96	; 0x60
 8003ada:	f7fd f9c1 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ade:	2002      	movs	r0, #2
 8003ae0:	f7fe fb74 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x04, 0x03);
 8003ae4:	2203      	movs	r2, #3
 8003ae6:	2104      	movs	r1, #4
 8003ae8:	2060      	movs	r0, #96	; 0x60
 8003aea:	f7fd f9b9 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003aee:	2002      	movs	r0, #2
 8003af0:	f7fe fb6c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x09, 0x01);
 8003af4:	2201      	movs	r2, #1
 8003af6:	2109      	movs	r1, #9
 8003af8:	2060      	movs	r0, #96	; 0x60
 8003afa:	f7fd f9b1 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003afe:	2002      	movs	r0, #2
 8003b00:	f7fe fb64 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0b, 0x57);
 8003b04:	2257      	movs	r2, #87	; 0x57
 8003b06:	210b      	movs	r1, #11
 8003b08:	2060      	movs	r0, #96	; 0x60
 8003b0a:	f7fd f9a9 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b0e:	2002      	movs	r0, #2
 8003b10:	f7fe fb5c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0e, 0x61);
 8003b14:	2261      	movs	r2, #97	; 0x61
 8003b16:	210e      	movs	r1, #14
 8003b18:	2060      	movs	r0, #96	; 0x60
 8003b1a:	f7fd f9a1 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b1e:	2002      	movs	r0, #2
 8003b20:	f7fe fb54 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0f, 0x40);
 8003b24:	2240      	movs	r2, #64	; 0x40
 8003b26:	210f      	movs	r1, #15
 8003b28:	2060      	movs	r0, #96	; 0x60
 8003b2a:	f7fd f999 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b2e:	2002      	movs	r0, #2
 8003b30:	f7fe fb4c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x11, 0x01);
 8003b34:	2201      	movs	r2, #1
 8003b36:	2111      	movs	r1, #17
 8003b38:	2060      	movs	r0, #96	; 0x60
 8003b3a:	f7fd f991 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b3e:	2002      	movs	r0, #2
 8003b40:	f7fe fb44 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x12, 0x62);
 8003b44:	2262      	movs	r2, #98	; 0x62
 8003b46:	2112      	movs	r1, #18
 8003b48:	2060      	movs	r0, #96	; 0x60
 8003b4a:	f7fd f989 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b4e:	2002      	movs	r0, #2
 8003b50:	f7fe fb3c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x13, 0xc7);
 8003b54:	22c7      	movs	r2, #199	; 0xc7
 8003b56:	2113      	movs	r1, #19
 8003b58:	2060      	movs	r0, #96	; 0x60
 8003b5a:	f7fd f981 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b5e:	2002      	movs	r0, #2
 8003b60:	f7fe fb34 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x14, 0x3a);
 8003b64:	223a      	movs	r2, #58	; 0x3a
 8003b66:	2114      	movs	r1, #20
 8003b68:	2060      	movs	r0, #96	; 0x60
 8003b6a:	f7fd f979 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b6e:	2002      	movs	r0, #2
 8003b70:	f7fe fb2c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x16, 0x24);
 8003b74:	2224      	movs	r2, #36	; 0x24
 8003b76:	2116      	movs	r1, #22
 8003b78:	2060      	movs	r0, #96	; 0x60
 8003b7a:	f7fd f971 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b7e:	2002      	movs	r0, #2
 8003b80:	f7fe fb24 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x17, 0x18);
 8003b84:	2218      	movs	r2, #24
 8003b86:	2117      	movs	r1, #23
 8003b88:	2060      	movs	r0, #96	; 0x60
 8003b8a:	f7fd f969 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b8e:	2002      	movs	r0, #2
 8003b90:	f7fe fb1c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x18, 0x04);
 8003b94:	2204      	movs	r2, #4
 8003b96:	2118      	movs	r1, #24
 8003b98:	2060      	movs	r0, #96	; 0x60
 8003b9a:	f7fd f961 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b9e:	2002      	movs	r0, #2
 8003ba0:	f7fe fb14 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x19, 0x01);
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	2119      	movs	r1, #25
 8003ba8:	2060      	movs	r0, #96	; 0x60
 8003baa:	f7fd f959 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003bae:	2002      	movs	r0, #2
 8003bb0:	f7fe fb0c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x1a, 0x81);
 8003bb4:	2281      	movs	r2, #129	; 0x81
 8003bb6:	211a      	movs	r1, #26
 8003bb8:	2060      	movs	r0, #96	; 0x60
 8003bba:	f7fd f951 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003bbe:	2002      	movs	r0, #2
 8003bc0:	f7fe fb04 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x1e, 0x20);
 8003bc4:	2220      	movs	r2, #32
 8003bc6:	211e      	movs	r1, #30
 8003bc8:	2060      	movs	r0, #96	; 0x60
 8003bca:	f7fd f949 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003bce:	2002      	movs	r0, #2
 8003bd0:	f7fe fafc 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x24, 0x3c);
 8003bd4:	223c      	movs	r2, #60	; 0x3c
 8003bd6:	2124      	movs	r1, #36	; 0x24
 8003bd8:	2060      	movs	r0, #96	; 0x60
 8003bda:	f7fd f941 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003bde:	2002      	movs	r0, #2
 8003be0:	f7fe faf4 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x25, 0x36);
 8003be4:	2236      	movs	r2, #54	; 0x36
 8003be6:	2125      	movs	r1, #37	; 0x25
 8003be8:	2060      	movs	r0, #96	; 0x60
 8003bea:	f7fd f939 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003bee:	2002      	movs	r0, #2
 8003bf0:	f7fe faec 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x26, 0x72);
 8003bf4:	2272      	movs	r2, #114	; 0x72
 8003bf6:	2126      	movs	r1, #38	; 0x26
 8003bf8:	2060      	movs	r0, #96	; 0x60
 8003bfa:	f7fd f931 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003bfe:	2002      	movs	r0, #2
 8003c00:	f7fe fae4 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x27, 0x08);
 8003c04:	2208      	movs	r2, #8
 8003c06:	2127      	movs	r1, #39	; 0x27
 8003c08:	2060      	movs	r0, #96	; 0x60
 8003c0a:	f7fd f929 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c0e:	2002      	movs	r0, #2
 8003c10:	f7fe fadc 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x28, 0x08);
 8003c14:	2208      	movs	r2, #8
 8003c16:	2128      	movs	r1, #40	; 0x28
 8003c18:	2060      	movs	r0, #96	; 0x60
 8003c1a:	f7fd f921 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c1e:	2002      	movs	r0, #2
 8003c20:	f7fe fad4 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x29, 0x15);
 8003c24:	2215      	movs	r2, #21
 8003c26:	2129      	movs	r1, #41	; 0x29
 8003c28:	2060      	movs	r0, #96	; 0x60
 8003c2a:	f7fd f919 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c2e:	2002      	movs	r0, #2
 8003c30:	f7fe facc 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2a, 0x00);
 8003c34:	2200      	movs	r2, #0
 8003c36:	212a      	movs	r1, #42	; 0x2a
 8003c38:	2060      	movs	r0, #96	; 0x60
 8003c3a:	f7fd f911 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c3e:	2002      	movs	r0, #2
 8003c40:	f7fe fac4 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2b, 0x00);
 8003c44:	2200      	movs	r2, #0
 8003c46:	212b      	movs	r1, #43	; 0x2b
 8003c48:	2060      	movs	r0, #96	; 0x60
 8003c4a:	f7fd f909 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c4e:	2002      	movs	r0, #2
 8003c50:	f7fe fabc 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2c, 0x08);
 8003c54:	2208      	movs	r2, #8
 8003c56:	212c      	movs	r1, #44	; 0x2c
 8003c58:	2060      	movs	r0, #96	; 0x60
 8003c5a:	f7fd f901 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c5e:	2002      	movs	r0, #2
 8003c60:	f7fe fab4 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x32, 0xa4);
 8003c64:	22a4      	movs	r2, #164	; 0xa4
 8003c66:	2132      	movs	r1, #50	; 0x32
 8003c68:	2060      	movs	r0, #96	; 0x60
 8003c6a:	f7fd f8f9 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c6e:	2002      	movs	r0, #2
 8003c70:	f7fe faac 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x33, 0x00);
 8003c74:	2200      	movs	r2, #0
 8003c76:	2133      	movs	r1, #51	; 0x33
 8003c78:	2060      	movs	r0, #96	; 0x60
 8003c7a:	f7fd f8f1 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c7e:	2002      	movs	r0, #2
 8003c80:	f7fe faa4 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x34, 0x3f);
 8003c84:	223f      	movs	r2, #63	; 0x3f
 8003c86:	2134      	movs	r1, #52	; 0x34
 8003c88:	2060      	movs	r0, #96	; 0x60
 8003c8a:	f7fd f8e9 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c8e:	2002      	movs	r0, #2
 8003c90:	f7fe fa9c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x35, 0x00);
 8003c94:	2200      	movs	r2, #0
 8003c96:	2135      	movs	r1, #53	; 0x35
 8003c98:	2060      	movs	r0, #96	; 0x60
 8003c9a:	f7fd f8e1 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c9e:	2002      	movs	r0, #2
 8003ca0:	f7fe fa94 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x36, 0x3a);
 8003ca4:	223a      	movs	r2, #58	; 0x3a
 8003ca6:	2136      	movs	r1, #54	; 0x36
 8003ca8:	2060      	movs	r0, #96	; 0x60
 8003caa:	f7fd f8d9 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003cae:	2002      	movs	r0, #2
 8003cb0:	f7fe fa8c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x38, 0x72);
 8003cb4:	2272      	movs	r2, #114	; 0x72
 8003cb6:	2138      	movs	r1, #56	; 0x38
 8003cb8:	2060      	movs	r0, #96	; 0x60
 8003cba:	f7fd f8d1 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003cbe:	2002      	movs	r0, #2
 8003cc0:	f7fe fa84 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x39, 0x57);
 8003cc4:	2257      	movs	r2, #87	; 0x57
 8003cc6:	2139      	movs	r1, #57	; 0x39
 8003cc8:	2060      	movs	r0, #96	; 0x60
 8003cca:	f7fd f8c9 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003cce:	2002      	movs	r0, #2
 8003cd0:	f7fe fa7c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3a, 0xcc);
 8003cd4:	22cc      	movs	r2, #204	; 0xcc
 8003cd6:	213a      	movs	r1, #58	; 0x3a
 8003cd8:	2060      	movs	r0, #96	; 0x60
 8003cda:	f7fd f8c1 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003cde:	2002      	movs	r0, #2
 8003ce0:	f7fe fa74 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3b, 0x04);
 8003ce4:	2204      	movs	r2, #4
 8003ce6:	213b      	movs	r1, #59	; 0x3b
 8003ce8:	2060      	movs	r0, #96	; 0x60
 8003cea:	f7fd f8b9 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003cee:	2002      	movs	r0, #2
 8003cf0:	f7fe fa6c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3d, 0x99);
 8003cf4:	2299      	movs	r2, #153	; 0x99
 8003cf6:	213d      	movs	r1, #61	; 0x3d
 8003cf8:	2060      	movs	r0, #96	; 0x60
 8003cfa:	f7fd f8b1 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003cfe:	2002      	movs	r0, #2
 8003d00:	f7fe fa64 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3e, 0x0e);
 8003d04:	220e      	movs	r2, #14
 8003d06:	213e      	movs	r1, #62	; 0x3e
 8003d08:	2060      	movs	r0, #96	; 0x60
 8003d0a:	f7fd f8a9 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d0e:	2002      	movs	r0, #2
 8003d10:	f7fe fa5c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3f, 0xc1);
 8003d14:	22c1      	movs	r2, #193	; 0xc1
 8003d16:	213f      	movs	r1, #63	; 0x3f
 8003d18:	2060      	movs	r0, #96	; 0x60
 8003d1a:	f7fd f8a1 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d1e:	2002      	movs	r0, #2
 8003d20:	f7fe fa54 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x40, 0xc0);
 8003d24:	22c0      	movs	r2, #192	; 0xc0
 8003d26:	2140      	movs	r1, #64	; 0x40
 8003d28:	2060      	movs	r0, #96	; 0x60
 8003d2a:	f7fd f899 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d2e:	2002      	movs	r0, #2
 8003d30:	f7fe fa4c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x41, 0x41);
 8003d34:	2241      	movs	r2, #65	; 0x41
 8003d36:	2141      	movs	r1, #65	; 0x41
 8003d38:	2060      	movs	r0, #96	; 0x60
 8003d3a:	f7fd f891 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d3e:	2002      	movs	r0, #2
 8003d40:	f7fe fa44 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x42, 0xc0);
 8003d44:	22c0      	movs	r2, #192	; 0xc0
 8003d46:	2142      	movs	r1, #66	; 0x42
 8003d48:	2060      	movs	r0, #96	; 0x60
 8003d4a:	f7fd f889 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d4e:	2002      	movs	r0, #2
 8003d50:	f7fe fa3c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x43, 0x0a);
 8003d54:	220a      	movs	r2, #10
 8003d56:	2143      	movs	r1, #67	; 0x43
 8003d58:	2060      	movs	r0, #96	; 0x60
 8003d5a:	f7fd f881 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d5e:	2002      	movs	r0, #2
 8003d60:	f7fe fa34 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x44, 0xf0);
 8003d64:	22f0      	movs	r2, #240	; 0xf0
 8003d66:	2144      	movs	r1, #68	; 0x44
 8003d68:	2060      	movs	r0, #96	; 0x60
 8003d6a:	f7fd f879 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d6e:	2002      	movs	r0, #2
 8003d70:	f7fe fa2c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x45, 0x46);
 8003d74:	2246      	movs	r2, #70	; 0x46
 8003d76:	2145      	movs	r1, #69	; 0x45
 8003d78:	2060      	movs	r0, #96	; 0x60
 8003d7a:	f7fd f871 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d7e:	2002      	movs	r0, #2
 8003d80:	f7fe fa24 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x46, 0x62);
 8003d84:	2262      	movs	r2, #98	; 0x62
 8003d86:	2146      	movs	r1, #70	; 0x46
 8003d88:	2060      	movs	r0, #96	; 0x60
 8003d8a:	f7fd f869 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d8e:	2002      	movs	r0, #2
 8003d90:	f7fe fa1c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x47, 0x2a);
 8003d94:	222a      	movs	r2, #42	; 0x2a
 8003d96:	2147      	movs	r1, #71	; 0x47
 8003d98:	2060      	movs	r0, #96	; 0x60
 8003d9a:	f7fd f861 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d9e:	2002      	movs	r0, #2
 8003da0:	f7fe fa14 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x48, 0x3c);
 8003da4:	223c      	movs	r2, #60	; 0x3c
 8003da6:	2148      	movs	r1, #72	; 0x48
 8003da8:	2060      	movs	r0, #96	; 0x60
 8003daa:	f7fd f859 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003dae:	2002      	movs	r0, #2
 8003db0:	f7fe fa0c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4a, 0xfc);
 8003db4:	22fc      	movs	r2, #252	; 0xfc
 8003db6:	214a      	movs	r1, #74	; 0x4a
 8003db8:	2060      	movs	r0, #96	; 0x60
 8003dba:	f7fd f851 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003dbe:	2002      	movs	r0, #2
 8003dc0:	f7fe fa04 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4b, 0xfc);
 8003dc4:	22fc      	movs	r2, #252	; 0xfc
 8003dc6:	214b      	movs	r1, #75	; 0x4b
 8003dc8:	2060      	movs	r0, #96	; 0x60
 8003dca:	f7fd f849 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003dce:	2002      	movs	r0, #2
 8003dd0:	f7fe f9fc 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4c, 0x7f);
 8003dd4:	227f      	movs	r2, #127	; 0x7f
 8003dd6:	214c      	movs	r1, #76	; 0x4c
 8003dd8:	2060      	movs	r0, #96	; 0x60
 8003dda:	f7fd f841 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003dde:	2002      	movs	r0, #2
 8003de0:	f7fe f9f4 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4d, 0x7f);
 8003de4:	227f      	movs	r2, #127	; 0x7f
 8003de6:	214d      	movs	r1, #77	; 0x4d
 8003de8:	2060      	movs	r0, #96	; 0x60
 8003dea:	f7fd f839 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003dee:	2002      	movs	r0, #2
 8003df0:	f7fe f9ec 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4e, 0x7f);
 8003df4:	227f      	movs	r2, #127	; 0x7f
 8003df6:	214e      	movs	r1, #78	; 0x4e
 8003df8:	2060      	movs	r0, #96	; 0x60
 8003dfa:	f7fd f831 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003dfe:	2002      	movs	r0, #2
 8003e00:	f7fe f9e4 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4f, 0x98);
 8003e04:	2298      	movs	r2, #152	; 0x98
 8003e06:	214f      	movs	r1, #79	; 0x4f
 8003e08:	2060      	movs	r0, #96	; 0x60
 8003e0a:	f7fd f829 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e0e:	2002      	movs	r0, #2
 8003e10:	f7fe f9dc 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x50, 0x98);
 8003e14:	2298      	movs	r2, #152	; 0x98
 8003e16:	2150      	movs	r1, #80	; 0x50
 8003e18:	2060      	movs	r0, #96	; 0x60
 8003e1a:	f7fd f821 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e1e:	2002      	movs	r0, #2
 8003e20:	f7fe f9d4 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x51, 0x00);
 8003e24:	2200      	movs	r2, #0
 8003e26:	2151      	movs	r1, #81	; 0x51
 8003e28:	2060      	movs	r0, #96	; 0x60
 8003e2a:	f7fd f819 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e2e:	2002      	movs	r0, #2
 8003e30:	f7fe f9cc 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x52, 0x28);
 8003e34:	2228      	movs	r2, #40	; 0x28
 8003e36:	2152      	movs	r1, #82	; 0x52
 8003e38:	2060      	movs	r0, #96	; 0x60
 8003e3a:	f7fd f811 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e3e:	2002      	movs	r0, #2
 8003e40:	f7fe f9c4 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x53, 0x70);
 8003e44:	2270      	movs	r2, #112	; 0x70
 8003e46:	2153      	movs	r1, #83	; 0x53
 8003e48:	2060      	movs	r0, #96	; 0x60
 8003e4a:	f7fd f809 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e4e:	2002      	movs	r0, #2
 8003e50:	f7fe f9bc 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x54, 0x98);
 8003e54:	2298      	movs	r2, #152	; 0x98
 8003e56:	2154      	movs	r1, #84	; 0x54
 8003e58:	2060      	movs	r0, #96	; 0x60
 8003e5a:	f7fd f801 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e5e:	2002      	movs	r0, #2
 8003e60:	f7fe f9b4 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x58, 0x1a);
 8003e64:	221a      	movs	r2, #26
 8003e66:	2158      	movs	r1, #88	; 0x58
 8003e68:	2060      	movs	r0, #96	; 0x60
 8003e6a:	f7fc fff9 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e6e:	2002      	movs	r0, #2
 8003e70:	f7fe f9ac 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x59, 0x85);
 8003e74:	2285      	movs	r2, #133	; 0x85
 8003e76:	2159      	movs	r1, #89	; 0x59
 8003e78:	2060      	movs	r0, #96	; 0x60
 8003e7a:	f7fc fff1 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e7e:	2002      	movs	r0, #2
 8003e80:	f7fe f9a4 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5a, 0xa9);
 8003e84:	22a9      	movs	r2, #169	; 0xa9
 8003e86:	215a      	movs	r1, #90	; 0x5a
 8003e88:	2060      	movs	r0, #96	; 0x60
 8003e8a:	f7fc ffe9 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e8e:	2002      	movs	r0, #2
 8003e90:	f7fe f99c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5b, 0x64);
 8003e94:	2264      	movs	r2, #100	; 0x64
 8003e96:	215b      	movs	r1, #91	; 0x5b
 8003e98:	2060      	movs	r0, #96	; 0x60
 8003e9a:	f7fc ffe1 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e9e:	2002      	movs	r0, #2
 8003ea0:	f7fe f994 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5c, 0x84);
 8003ea4:	2284      	movs	r2, #132	; 0x84
 8003ea6:	215c      	movs	r1, #92	; 0x5c
 8003ea8:	2060      	movs	r0, #96	; 0x60
 8003eaa:	f7fc ffd9 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003eae:	2002      	movs	r0, #2
 8003eb0:	f7fe f98c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5d, 0x53);
 8003eb4:	2253      	movs	r2, #83	; 0x53
 8003eb6:	215d      	movs	r1, #93	; 0x5d
 8003eb8:	2060      	movs	r0, #96	; 0x60
 8003eba:	f7fc ffd1 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ebe:	2002      	movs	r0, #2
 8003ec0:	f7fe f984 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5e, 0x0e);
 8003ec4:	220e      	movs	r2, #14
 8003ec6:	215e      	movs	r1, #94	; 0x5e
 8003ec8:	2060      	movs	r0, #96	; 0x60
 8003eca:	f7fc ffc9 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ece:	2002      	movs	r0, #2
 8003ed0:	f7fe f97c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5f, 0xf0);
 8003ed4:	22f0      	movs	r2, #240	; 0xf0
 8003ed6:	215f      	movs	r1, #95	; 0x5f
 8003ed8:	2060      	movs	r0, #96	; 0x60
 8003eda:	f7fc ffc1 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ede:	2002      	movs	r0, #2
 8003ee0:	f7fe f974 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x60, 0xf0);
 8003ee4:	22f0      	movs	r2, #240	; 0xf0
 8003ee6:	2160      	movs	r1, #96	; 0x60
 8003ee8:	2060      	movs	r0, #96	; 0x60
 8003eea:	f7fc ffb9 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003eee:	2002      	movs	r0, #2
 8003ef0:	f7fe f96c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x61, 0xf0);
 8003ef4:	22f0      	movs	r2, #240	; 0xf0
 8003ef6:	2161      	movs	r1, #97	; 0x61
 8003ef8:	2060      	movs	r0, #96	; 0x60
 8003efa:	f7fc ffb1 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003efe:	2002      	movs	r0, #2
 8003f00:	f7fe f964 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x62, 0x00);
 8003f04:	2200      	movs	r2, #0
 8003f06:	2162      	movs	r1, #98	; 0x62
 8003f08:	2060      	movs	r0, #96	; 0x60
 8003f0a:	f7fc ffa9 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f0e:	2002      	movs	r0, #2
 8003f10:	f7fe f95c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x63, 0x00);
 8003f14:	2200      	movs	r2, #0
 8003f16:	2163      	movs	r1, #99	; 0x63
 8003f18:	2060      	movs	r0, #96	; 0x60
 8003f1a:	f7fc ffa1 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f1e:	2002      	movs	r0, #2
 8003f20:	f7fe f954 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x64, 0x02);
 8003f24:	2202      	movs	r2, #2
 8003f26:	2164      	movs	r1, #100	; 0x64
 8003f28:	2060      	movs	r0, #96	; 0x60
 8003f2a:	f7fc ff99 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f2e:	2002      	movs	r0, #2
 8003f30:	f7fe f94c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x65, 0x20);
 8003f34:	2220      	movs	r2, #32
 8003f36:	2165      	movs	r1, #101	; 0x65
 8003f38:	2060      	movs	r0, #96	; 0x60
 8003f3a:	f7fc ff91 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f3e:	2002      	movs	r0, #2
 8003f40:	f7fe f944 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x66, 0x00);
 8003f44:	2200      	movs	r2, #0
 8003f46:	2166      	movs	r1, #102	; 0x66
 8003f48:	2060      	movs	r0, #96	; 0x60
 8003f4a:	f7fc ff89 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f4e:	2002      	movs	r0, #2
 8003f50:	f7fe f93c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x69, 0x0a);
 8003f54:	220a      	movs	r2, #10
 8003f56:	2169      	movs	r1, #105	; 0x69
 8003f58:	2060      	movs	r0, #96	; 0x60
 8003f5a:	f7fc ff81 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f5e:	2002      	movs	r0, #2
 8003f60:	f7fe f934 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6b, 0x5a);
 8003f64:	225a      	movs	r2, #90	; 0x5a
 8003f66:	216b      	movs	r1, #107	; 0x6b
 8003f68:	2060      	movs	r0, #96	; 0x60
 8003f6a:	f7fc ff79 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f6e:	2002      	movs	r0, #2
 8003f70:	f7fe f92c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6c, 0x04);
 8003f74:	2204      	movs	r2, #4
 8003f76:	216c      	movs	r1, #108	; 0x6c
 8003f78:	2060      	movs	r0, #96	; 0x60
 8003f7a:	f7fc ff71 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f7e:	2002      	movs	r0, #2
 8003f80:	f7fe f924 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6d, 0x55);
 8003f84:	2255      	movs	r2, #85	; 0x55
 8003f86:	216d      	movs	r1, #109	; 0x6d
 8003f88:	2060      	movs	r0, #96	; 0x60
 8003f8a:	f7fc ff69 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f8e:	2002      	movs	r0, #2
 8003f90:	f7fe f91c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6e, 0x00);
 8003f94:	2200      	movs	r2, #0
 8003f96:	216e      	movs	r1, #110	; 0x6e
 8003f98:	2060      	movs	r0, #96	; 0x60
 8003f9a:	f7fc ff61 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f9e:	2002      	movs	r0, #2
 8003fa0:	f7fe f914 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6f, 0x9d);
 8003fa4:	229d      	movs	r2, #157	; 0x9d
 8003fa6:	216f      	movs	r1, #111	; 0x6f
 8003fa8:	2060      	movs	r0, #96	; 0x60
 8003faa:	f7fc ff59 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003fae:	2002      	movs	r0, #2
 8003fb0:	f7fe f90c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x70, 0x21);
 8003fb4:	2221      	movs	r2, #33	; 0x21
 8003fb6:	2170      	movs	r1, #112	; 0x70
 8003fb8:	2060      	movs	r0, #96	; 0x60
 8003fba:	f7fc ff51 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003fbe:	2002      	movs	r0, #2
 8003fc0:	f7fe f904 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x71, 0x78);
 8003fc4:	2278      	movs	r2, #120	; 0x78
 8003fc6:	2171      	movs	r1, #113	; 0x71
 8003fc8:	2060      	movs	r0, #96	; 0x60
 8003fca:	f7fc ff49 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003fce:	2002      	movs	r0, #2
 8003fd0:	f7fe f8fc 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x72, 0x22);
 8003fd4:	2222      	movs	r2, #34	; 0x22
 8003fd6:	2172      	movs	r1, #114	; 0x72
 8003fd8:	2060      	movs	r0, #96	; 0x60
 8003fda:	f7fc ff41 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003fde:	2002      	movs	r0, #2
 8003fe0:	f7fe f8f4 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x73, 0x02);
 8003fe4:	2202      	movs	r2, #2
 8003fe6:	2173      	movs	r1, #115	; 0x73
 8003fe8:	2060      	movs	r0, #96	; 0x60
 8003fea:	f7fc ff39 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003fee:	2002      	movs	r0, #2
 8003ff0:	f7fe f8ec 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x74, 0x10);
 8003ff4:	2210      	movs	r2, #16
 8003ff6:	2174      	movs	r1, #116	; 0x74
 8003ff8:	2060      	movs	r0, #96	; 0x60
 8003ffa:	f7fc ff31 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ffe:	2002      	movs	r0, #2
 8004000:	f7fe f8e4 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x75, 0x10);
 8004004:	2210      	movs	r2, #16
 8004006:	2175      	movs	r1, #117	; 0x75
 8004008:	2060      	movs	r0, #96	; 0x60
 800400a:	f7fc ff29 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800400e:	2002      	movs	r0, #2
 8004010:	f7fe f8dc 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x76, 0x01);
 8004014:	2201      	movs	r2, #1
 8004016:	2176      	movs	r1, #118	; 0x76
 8004018:	2060      	movs	r0, #96	; 0x60
 800401a:	f7fc ff21 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800401e:	2002      	movs	r0, #2
 8004020:	f7fe f8d4 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x77, 0x02);
 8004024:	2202      	movs	r2, #2
 8004026:	2177      	movs	r1, #119	; 0x77
 8004028:	2060      	movs	r0, #96	; 0x60
 800402a:	f7fc ff19 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800402e:	2002      	movs	r0, #2
 8004030:	f7fe f8cc 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7A, 0x12);
 8004034:	2212      	movs	r2, #18
 8004036:	217a      	movs	r1, #122	; 0x7a
 8004038:	2060      	movs	r0, #96	; 0x60
 800403a:	f7fc ff11 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800403e:	2002      	movs	r0, #2
 8004040:	f7fe f8c4 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7B, 0x08);
 8004044:	2208      	movs	r2, #8
 8004046:	217b      	movs	r1, #123	; 0x7b
 8004048:	2060      	movs	r0, #96	; 0x60
 800404a:	f7fc ff09 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800404e:	2002      	movs	r0, #2
 8004050:	f7fe f8bc 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7C, 0x16);
 8004054:	2216      	movs	r2, #22
 8004056:	217c      	movs	r1, #124	; 0x7c
 8004058:	2060      	movs	r0, #96	; 0x60
 800405a:	f7fc ff01 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800405e:	2002      	movs	r0, #2
 8004060:	f7fe f8b4 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7D, 0x30);
 8004064:	2230      	movs	r2, #48	; 0x30
 8004066:	217d      	movs	r1, #125	; 0x7d
 8004068:	2060      	movs	r0, #96	; 0x60
 800406a:	f7fc fef9 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800406e:	2002      	movs	r0, #2
 8004070:	f7fe f8ac 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7E, 0x5e);
 8004074:	225e      	movs	r2, #94	; 0x5e
 8004076:	217e      	movs	r1, #126	; 0x7e
 8004078:	2060      	movs	r0, #96	; 0x60
 800407a:	f7fc fef1 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800407e:	2002      	movs	r0, #2
 8004080:	f7fe f8a4 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7F, 0x72);
 8004084:	2272      	movs	r2, #114	; 0x72
 8004086:	217f      	movs	r1, #127	; 0x7f
 8004088:	2060      	movs	r0, #96	; 0x60
 800408a:	f7fc fee9 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800408e:	2002      	movs	r0, #2
 8004090:	f7fe f89c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x80, 0x82);
 8004094:	2282      	movs	r2, #130	; 0x82
 8004096:	2180      	movs	r1, #128	; 0x80
 8004098:	2060      	movs	r0, #96	; 0x60
 800409a:	f7fc fee1 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800409e:	2002      	movs	r0, #2
 80040a0:	f7fe f894 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x81, 0x8e);
 80040a4:	228e      	movs	r2, #142	; 0x8e
 80040a6:	2181      	movs	r1, #129	; 0x81
 80040a8:	2060      	movs	r0, #96	; 0x60
 80040aa:	f7fc fed9 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040ae:	2002      	movs	r0, #2
 80040b0:	f7fe f88c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x82, 0x9a);
 80040b4:	229a      	movs	r2, #154	; 0x9a
 80040b6:	2182      	movs	r1, #130	; 0x82
 80040b8:	2060      	movs	r0, #96	; 0x60
 80040ba:	f7fc fed1 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040be:	2002      	movs	r0, #2
 80040c0:	f7fe f884 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x83, 0xa4);
 80040c4:	22a4      	movs	r2, #164	; 0xa4
 80040c6:	2183      	movs	r1, #131	; 0x83
 80040c8:	2060      	movs	r0, #96	; 0x60
 80040ca:	f7fc fec9 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040ce:	2002      	movs	r0, #2
 80040d0:	f7fe f87c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x84, 0xac);
 80040d4:	22ac      	movs	r2, #172	; 0xac
 80040d6:	2184      	movs	r1, #132	; 0x84
 80040d8:	2060      	movs	r0, #96	; 0x60
 80040da:	f7fc fec1 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040de:	2002      	movs	r0, #2
 80040e0:	f7fe f874 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x85, 0xb8);
 80040e4:	22b8      	movs	r2, #184	; 0xb8
 80040e6:	2185      	movs	r1, #133	; 0x85
 80040e8:	2060      	movs	r0, #96	; 0x60
 80040ea:	f7fc feb9 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040ee:	2002      	movs	r0, #2
 80040f0:	f7fe f86c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x86, 0xc3);
 80040f4:	22c3      	movs	r2, #195	; 0xc3
 80040f6:	2186      	movs	r1, #134	; 0x86
 80040f8:	2060      	movs	r0, #96	; 0x60
 80040fa:	f7fc feb1 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040fe:	2002      	movs	r0, #2
 8004100:	f7fe f864 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x87, 0xd6);
 8004104:	22d6      	movs	r2, #214	; 0xd6
 8004106:	2187      	movs	r1, #135	; 0x87
 8004108:	2060      	movs	r0, #96	; 0x60
 800410a:	f7fc fea9 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800410e:	2002      	movs	r0, #2
 8004110:	f7fe f85c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x88, 0xe6);
 8004114:	22e6      	movs	r2, #230	; 0xe6
 8004116:	2188      	movs	r1, #136	; 0x88
 8004118:	2060      	movs	r0, #96	; 0x60
 800411a:	f7fc fea1 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800411e:	2002      	movs	r0, #2
 8004120:	f7fe f854 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x89, 0xf2);
 8004124:	22f2      	movs	r2, #242	; 0xf2
 8004126:	2189      	movs	r1, #137	; 0x89
 8004128:	2060      	movs	r0, #96	; 0x60
 800412a:	f7fc fe99 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800412e:	2002      	movs	r0, #2
 8004130:	f7fe f84c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x8a, 0x24);
 8004134:	2224      	movs	r2, #36	; 0x24
 8004136:	218a      	movs	r1, #138	; 0x8a
 8004138:	2060      	movs	r0, #96	; 0x60
 800413a:	f7fc fe91 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800413e:	2002      	movs	r0, #2
 8004140:	f7fe f844 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x8c, 0x80);
 8004144:	2280      	movs	r2, #128	; 0x80
 8004146:	218c      	movs	r1, #140	; 0x8c
 8004148:	2060      	movs	r0, #96	; 0x60
 800414a:	f7fc fe89 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800414e:	2002      	movs	r0, #2
 8004150:	f7fe f83c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x90, 0x7d);
 8004154:	227d      	movs	r2, #125	; 0x7d
 8004156:	2190      	movs	r1, #144	; 0x90
 8004158:	2060      	movs	r0, #96	; 0x60
 800415a:	f7fc fe81 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800415e:	2002      	movs	r0, #2
 8004160:	f7fe f834 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x91, 0x7b);
 8004164:	227b      	movs	r2, #123	; 0x7b
 8004166:	2191      	movs	r1, #145	; 0x91
 8004168:	2060      	movs	r0, #96	; 0x60
 800416a:	f7fc fe79 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800416e:	2002      	movs	r0, #2
 8004170:	f7fe f82c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9d, 0x02);
 8004174:	2202      	movs	r2, #2
 8004176:	219d      	movs	r1, #157	; 0x9d
 8004178:	2060      	movs	r0, #96	; 0x60
 800417a:	f7fc fe71 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800417e:	2002      	movs	r0, #2
 8004180:	f7fe f824 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9e, 0x02);
 8004184:	2202      	movs	r2, #2
 8004186:	219e      	movs	r1, #158	; 0x9e
 8004188:	2060      	movs	r0, #96	; 0x60
 800418a:	f7fc fe69 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800418e:	2002      	movs	r0, #2
 8004190:	f7fe f81c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9f, 0x7a);
 8004194:	227a      	movs	r2, #122	; 0x7a
 8004196:	219f      	movs	r1, #159	; 0x9f
 8004198:	2060      	movs	r0, #96	; 0x60
 800419a:	f7fc fe61 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800419e:	2002      	movs	r0, #2
 80041a0:	f7fe f814 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa0, 0x79);
 80041a4:	2279      	movs	r2, #121	; 0x79
 80041a6:	21a0      	movs	r1, #160	; 0xa0
 80041a8:	2060      	movs	r0, #96	; 0x60
 80041aa:	f7fc fe59 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041ae:	2002      	movs	r0, #2
 80041b0:	f7fe f80c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa1, 0x40);
 80041b4:	2240      	movs	r2, #64	; 0x40
 80041b6:	21a1      	movs	r1, #161	; 0xa1
 80041b8:	2060      	movs	r0, #96	; 0x60
 80041ba:	f7fc fe51 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041be:	2002      	movs	r0, #2
 80041c0:	f7fe f804 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa4, 0x50);
 80041c4:	2250      	movs	r2, #80	; 0x50
 80041c6:	21a4      	movs	r1, #164	; 0xa4
 80041c8:	2060      	movs	r0, #96	; 0x60
 80041ca:	f7fc fe49 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041ce:	2002      	movs	r0, #2
 80041d0:	f7fd fffc 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa5, 0x68);
 80041d4:	2268      	movs	r2, #104	; 0x68
 80041d6:	21a5      	movs	r1, #165	; 0xa5
 80041d8:	2060      	movs	r0, #96	; 0x60
 80041da:	f7fc fe41 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041de:	2002      	movs	r0, #2
 80041e0:	f7fd fff4 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa6, 0x4a);
 80041e4:	224a      	movs	r2, #74	; 0x4a
 80041e6:	21a6      	movs	r1, #166	; 0xa6
 80041e8:	2060      	movs	r0, #96	; 0x60
 80041ea:	f7fc fe39 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041ee:	2002      	movs	r0, #2
 80041f0:	f7fd ffec 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa8, 0xc1);
 80041f4:	22c1      	movs	r2, #193	; 0xc1
 80041f6:	21a8      	movs	r1, #168	; 0xa8
 80041f8:	2060      	movs	r0, #96	; 0x60
 80041fa:	f7fc fe31 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041fe:	2002      	movs	r0, #2
 8004200:	f7fd ffe4 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa9, 0xef);
 8004204:	22ef      	movs	r2, #239	; 0xef
 8004206:	21a9      	movs	r1, #169	; 0xa9
 8004208:	2060      	movs	r0, #96	; 0x60
 800420a:	f7fc fe29 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800420e:	2002      	movs	r0, #2
 8004210:	f7fd ffdc 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xaa, 0x92);
 8004214:	2292      	movs	r2, #146	; 0x92
 8004216:	21aa      	movs	r1, #170	; 0xaa
 8004218:	2060      	movs	r0, #96	; 0x60
 800421a:	f7fc fe21 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800421e:	2002      	movs	r0, #2
 8004220:	f7fd ffd4 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xab, 0x04);
 8004224:	2204      	movs	r2, #4
 8004226:	21ab      	movs	r1, #171	; 0xab
 8004228:	2060      	movs	r0, #96	; 0x60
 800422a:	f7fc fe19 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800422e:	2002      	movs	r0, #2
 8004230:	f7fd ffcc 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xac, 0x80);
 8004234:	2280      	movs	r2, #128	; 0x80
 8004236:	21ac      	movs	r1, #172	; 0xac
 8004238:	2060      	movs	r0, #96	; 0x60
 800423a:	f7fc fe11 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800423e:	2002      	movs	r0, #2
 8004240:	f7fd ffc4 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xad, 0x80);
 8004244:	2280      	movs	r2, #128	; 0x80
 8004246:	21ad      	movs	r1, #173	; 0xad
 8004248:	2060      	movs	r0, #96	; 0x60
 800424a:	f7fc fe09 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800424e:	2002      	movs	r0, #2
 8004250:	f7fd ffbc 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xae, 0x80);
 8004254:	2280      	movs	r2, #128	; 0x80
 8004256:	21ae      	movs	r1, #174	; 0xae
 8004258:	2060      	movs	r0, #96	; 0x60
 800425a:	f7fc fe01 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800425e:	2002      	movs	r0, #2
 8004260:	f7fd ffb4 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xaf, 0x80);
 8004264:	2280      	movs	r2, #128	; 0x80
 8004266:	21af      	movs	r1, #175	; 0xaf
 8004268:	2060      	movs	r0, #96	; 0x60
 800426a:	f7fc fdf9 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800426e:	2002      	movs	r0, #2
 8004270:	f7fd ffac 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb2, 0xf2);
 8004274:	22f2      	movs	r2, #242	; 0xf2
 8004276:	21b2      	movs	r1, #178	; 0xb2
 8004278:	2060      	movs	r0, #96	; 0x60
 800427a:	f7fc fdf1 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800427e:	2002      	movs	r0, #2
 8004280:	f7fd ffa4 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb3, 0x20);
 8004284:	2220      	movs	r2, #32
 8004286:	21b3      	movs	r1, #179	; 0xb3
 8004288:	2060      	movs	r0, #96	; 0x60
 800428a:	f7fc fde9 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800428e:	2002      	movs	r0, #2
 8004290:	f7fd ff9c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb4, 0x20);
 8004294:	2220      	movs	r2, #32
 8004296:	21b4      	movs	r1, #180	; 0xb4
 8004298:	2060      	movs	r0, #96	; 0x60
 800429a:	f7fc fde1 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800429e:	2002      	movs	r0, #2
 80042a0:	f7fd ff94 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb5, 0x00);
 80042a4:	2200      	movs	r2, #0
 80042a6:	21b5      	movs	r1, #181	; 0xb5
 80042a8:	2060      	movs	r0, #96	; 0x60
 80042aa:	f7fc fdd9 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042ae:	2002      	movs	r0, #2
 80042b0:	f7fd ff8c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb6, 0xaf);
 80042b4:	22af      	movs	r2, #175	; 0xaf
 80042b6:	21b6      	movs	r1, #182	; 0xb6
 80042b8:	2060      	movs	r0, #96	; 0x60
 80042ba:	f7fc fdd1 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042be:	2002      	movs	r0, #2
 80042c0:	f7fd ff84 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb6, 0xaf);
 80042c4:	22af      	movs	r2, #175	; 0xaf
 80042c6:	21b6      	movs	r1, #182	; 0xb6
 80042c8:	2060      	movs	r0, #96	; 0x60
 80042ca:	f7fc fdc9 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042ce:	2002      	movs	r0, #2
 80042d0:	f7fd ff7c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbb, 0xae);
 80042d4:	22ae      	movs	r2, #174	; 0xae
 80042d6:	21bb      	movs	r1, #187	; 0xbb
 80042d8:	2060      	movs	r0, #96	; 0x60
 80042da:	f7fc fdc1 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042de:	2002      	movs	r0, #2
 80042e0:	f7fd ff74 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbc, 0x7f);
 80042e4:	227f      	movs	r2, #127	; 0x7f
 80042e6:	21bc      	movs	r1, #188	; 0xbc
 80042e8:	2060      	movs	r0, #96	; 0x60
 80042ea:	f7fc fdb9 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042ee:	2002      	movs	r0, #2
 80042f0:	f7fd ff6c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbd, 0x7f);
 80042f4:	227f      	movs	r2, #127	; 0x7f
 80042f6:	21bd      	movs	r1, #189	; 0xbd
 80042f8:	2060      	movs	r0, #96	; 0x60
 80042fa:	f7fc fdb1 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042fe:	2002      	movs	r0, #2
 8004300:	f7fd ff64 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbe, 0x7f);
 8004304:	227f      	movs	r2, #127	; 0x7f
 8004306:	21be      	movs	r1, #190	; 0xbe
 8004308:	2060      	movs	r0, #96	; 0x60
 800430a:	f7fc fda9 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800430e:	2002      	movs	r0, #2
 8004310:	f7fd ff5c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbf, 0x7f);
 8004314:	227f      	movs	r2, #127	; 0x7f
 8004316:	21bf      	movs	r1, #191	; 0xbf
 8004318:	2060      	movs	r0, #96	; 0x60
 800431a:	f7fc fda1 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800431e:	2002      	movs	r0, #2
 8004320:	f7fd ff54 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbf, 0x7f);
 8004324:	227f      	movs	r2, #127	; 0x7f
 8004326:	21bf      	movs	r1, #191	; 0xbf
 8004328:	2060      	movs	r0, #96	; 0x60
 800432a:	f7fc fd99 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800432e:	2002      	movs	r0, #2
 8004330:	f7fd ff4c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc0, 0xaa);
 8004334:	22aa      	movs	r2, #170	; 0xaa
 8004336:	21c0      	movs	r1, #192	; 0xc0
 8004338:	2060      	movs	r0, #96	; 0x60
 800433a:	f7fc fd91 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800433e:	2002      	movs	r0, #2
 8004340:	f7fd ff44 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc1, 0xc0);
 8004344:	22c0      	movs	r2, #192	; 0xc0
 8004346:	21c1      	movs	r1, #193	; 0xc1
 8004348:	2060      	movs	r0, #96	; 0x60
 800434a:	f7fc fd89 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800434e:	2002      	movs	r0, #2
 8004350:	f7fd ff3c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc2, 0x01);
 8004354:	2201      	movs	r2, #1
 8004356:	21c2      	movs	r1, #194	; 0xc2
 8004358:	2060      	movs	r0, #96	; 0x60
 800435a:	f7fc fd81 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800435e:	2002      	movs	r0, #2
 8004360:	f7fd ff34 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc3, 0x4e);
 8004364:	224e      	movs	r2, #78	; 0x4e
 8004366:	21c3      	movs	r1, #195	; 0xc3
 8004368:	2060      	movs	r0, #96	; 0x60
 800436a:	f7fc fd79 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800436e:	2002      	movs	r0, #2
 8004370:	f7fd ff2c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc6, 0x05);
 8004374:	2205      	movs	r2, #5
 8004376:	21c6      	movs	r1, #198	; 0xc6
 8004378:	2060      	movs	r0, #96	; 0x60
 800437a:	f7fc fd71 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800437e:	2002      	movs	r0, #2
 8004380:	f7fd ff24 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc7, 0x82);
 8004384:	2282      	movs	r2, #130	; 0x82
 8004386:	21c7      	movs	r1, #199	; 0xc7
 8004388:	2060      	movs	r0, #96	; 0x60
 800438a:	f7fc fd69 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800438e:	2002      	movs	r0, #2
 8004390:	f7fd ff1c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc9, 0xe0);
 8004394:	22e0      	movs	r2, #224	; 0xe0
 8004396:	21c9      	movs	r1, #201	; 0xc9
 8004398:	2060      	movs	r0, #96	; 0x60
 800439a:	f7fc fd61 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800439e:	2002      	movs	r0, #2
 80043a0:	f7fd ff14 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xca, 0xe8);
 80043a4:	22e8      	movs	r2, #232	; 0xe8
 80043a6:	21ca      	movs	r1, #202	; 0xca
 80043a8:	2060      	movs	r0, #96	; 0x60
 80043aa:	f7fc fd59 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80043ae:	2002      	movs	r0, #2
 80043b0:	f7fd ff0c 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcb, 0xf0);
 80043b4:	22f0      	movs	r2, #240	; 0xf0
 80043b6:	21cb      	movs	r1, #203	; 0xcb
 80043b8:	2060      	movs	r0, #96	; 0x60
 80043ba:	f7fc fd51 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80043be:	2002      	movs	r0, #2
 80043c0:	f7fd ff04 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcc, 0xd8);
 80043c4:	22d8      	movs	r2, #216	; 0xd8
 80043c6:	21cc      	movs	r1, #204	; 0xcc
 80043c8:	2060      	movs	r0, #96	; 0x60
 80043ca:	f7fc fd49 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80043ce:	2002      	movs	r0, #2
 80043d0:	f7fd fefc 	bl	80021cc <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcd, 0x93);
 80043d4:	2293      	movs	r2, #147	; 0x93
 80043d6:	21cd      	movs	r1, #205	; 0xcd
 80043d8:	2060      	movs	r0, #96	; 0x60
 80043da:	f7fc fd41 	bl	8000e60 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80043de:	2002      	movs	r0, #2
 80043e0:	f7fd fef4 	bl	80021cc <Delay>
}
 80043e4:	bf00      	nop
 80043e6:	bd80      	pop	{r7, pc}

080043e8 <HAL_Init>:
 * @note   SysTick is used as time base for the HAL_Delay() function, the application
 *         need to ensure that the SysTick time base is always set to 1 millisecond
 *         to have correct HAL operation.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_Init(void) {
 80043e8:	b580      	push	{r7, lr}
 80043ea:	af00      	add	r7, sp, #0
	/* Configure Flash prefetch, Instruction cache, Data cache */
#if (INSTRUCTION_CACHE_ENABLE != 0)
	__HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80043ec:	4b0e      	ldr	r3, [pc, #56]	; (8004428 <HAL_Init+0x40>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a0d      	ldr	r2, [pc, #52]	; (8004428 <HAL_Init+0x40>)
 80043f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80043f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0)
	__HAL_FLASH_DATA_CACHE_ENABLE();
 80043f8:	4b0b      	ldr	r3, [pc, #44]	; (8004428 <HAL_Init+0x40>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a0a      	ldr	r2, [pc, #40]	; (8004428 <HAL_Init+0x40>)
 80043fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004402:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
	__HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004404:	4b08      	ldr	r3, [pc, #32]	; (8004428 <HAL_Init+0x40>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a07      	ldr	r2, [pc, #28]	; (8004428 <HAL_Init+0x40>)
 800440a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800440e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

	/* Set Interrupt Group Priority */
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004410:	2003      	movs	r0, #3
 8004412:	f000 f939 	bl	8004688 <HAL_NVIC_SetPriorityGrouping>

	/* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
	HAL_InitTick(TICK_INT_PRIORITY);
 8004416:	200f      	movs	r0, #15
 8004418:	f000 f808 	bl	800442c <HAL_InitTick>

	/* Init the low level hardware */
	HAL_MspInit();
 800441c:	f005 fad1 	bl	80099c2 <HAL_MspInit>

	/* Return function status */
	return HAL_OK;
 8004420:	2300      	movs	r3, #0
}
 8004422:	4618      	mov	r0, r3
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop
 8004428:	40023c00 	.word	0x40023c00

0800442c <HAL_InitTick>:
 *       The function is declared as __weak  to be overwritten  in case of other
 *       implementation  in user file.
 * @param TickPriority: Tick interrupt priority.
 * @retval HAL status
 */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority) {
 800442c:	b580      	push	{r7, lr}
 800442e:	b082      	sub	sp, #8
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
	/*Configure the SysTick to have interrupt in 1ms time basis*/
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 8004434:	f005 ff90 	bl	800a358 <HAL_RCC_GetHCLKFreq>
 8004438:	4603      	mov	r3, r0
 800443a:	4a09      	ldr	r2, [pc, #36]	; (8004460 <HAL_InitTick+0x34>)
 800443c:	fba2 2303 	umull	r2, r3, r2, r3
 8004440:	099b      	lsrs	r3, r3, #6
 8004442:	4618      	mov	r0, r3
 8004444:	f000 f963 	bl	800470e <HAL_SYSTICK_Config>

	/*Configure the SysTick IRQ priority */
	HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8004448:	2200      	movs	r2, #0
 800444a:	6879      	ldr	r1, [r7, #4]
 800444c:	f04f 30ff 	mov.w	r0, #4294967295
 8004450:	f000 f925 	bl	800469e <HAL_NVIC_SetPriority>

	/* Return function status */
	return HAL_OK;
 8004454:	2300      	movs	r3, #0
}
 8004456:	4618      	mov	r0, r3
 8004458:	3708      	adds	r7, #8
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}
 800445e:	bf00      	nop
 8004460:	10624dd3 	.word	0x10624dd3

08004464 <HAL_IncTick>:
 *       in Systick ISR.
 * @note This function is declared as __weak to be overwritten in case of other 
 *      implementations in user file.
 * @retval None
 */
__weak void HAL_IncTick(void) {
 8004464:	b480      	push	{r7}
 8004466:	af00      	add	r7, sp, #0
	uwTick++;
 8004468:	4b04      	ldr	r3, [pc, #16]	; (800447c <HAL_IncTick+0x18>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	3301      	adds	r3, #1
 800446e:	4a03      	ldr	r2, [pc, #12]	; (800447c <HAL_IncTick+0x18>)
 8004470:	6013      	str	r3, [r2, #0]
}
 8004472:	bf00      	nop
 8004474:	46bd      	mov	sp, r7
 8004476:	bc80      	pop	{r7}
 8004478:	4770      	bx	lr
 800447a:	bf00      	nop
 800447c:	20009e38 	.word	0x20009e38

08004480 <HAL_GetTick>:
 * @brief Provides a tick value in millisecond.
 * @note This function is declared as __weak to be overwritten in case of other 
 *       implementations in user file.
 * @retval tick value
 */
__weak uint32_t HAL_GetTick(void) {
 8004480:	b480      	push	{r7}
 8004482:	af00      	add	r7, sp, #0
	return uwTick;
 8004484:	4b02      	ldr	r3, [pc, #8]	; (8004490 <HAL_GetTick+0x10>)
 8004486:	681b      	ldr	r3, [r3, #0]
}
 8004488:	4618      	mov	r0, r3
 800448a:	46bd      	mov	sp, r7
 800448c:	bc80      	pop	{r7}
 800448e:	4770      	bx	lr
 8004490:	20009e38 	.word	0x20009e38

08004494 <HAL_Delay>:
 * @note This function is declared as __weak to be overwritten in case of other
 *       implementations in user file.
 * @param Delay: specifies the delay time length, in milliseconds.
 * @retval None
 */
__weak void HAL_Delay(__IO uint32_t Delay) {
 8004494:	b580      	push	{r7, lr}
 8004496:	b084      	sub	sp, #16
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = 0;
 800449c:	2300      	movs	r3, #0
 800449e:	60fb      	str	r3, [r7, #12]
	tickstart = HAL_GetTick();
 80044a0:	f7ff ffee 	bl	8004480 <HAL_GetTick>
 80044a4:	60f8      	str	r0, [r7, #12]
	while ((HAL_GetTick() - tickstart) < Delay) {
 80044a6:	bf00      	nop
 80044a8:	f7ff ffea 	bl	8004480 <HAL_GetTick>
 80044ac:	4602      	mov	r2, r0
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	1ad2      	subs	r2, r2, r3
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	429a      	cmp	r2, r3
 80044b6:	d3f7      	bcc.n	80044a8 <HAL_Delay+0x14>
	}
}
 80044b8:	bf00      	nop
 80044ba:	bf00      	nop
 80044bc:	3710      	adds	r7, #16
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}
	...

080044c4 <NVIC_SetPriorityGrouping>:
	__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup) {
 80044c4:	b480      	push	{r7}
 80044c6:	b085      	sub	sp, #20
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
		uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t) 0x07); /* only values 0..7 are used          */
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	f003 0307 	and.w	r3, r3, #7
 80044d2:	60fb      	str	r3, [r7, #12]
		reg_value = SCB->AIRCR; /* read old register configuration    */
 80044d4:	4b0c      	ldr	r3, [pc, #48]	; (8004508 <NVIC_SetPriorityGrouping+0x44>)
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	60bb      	str	r3, [r7, #8]
		reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk); /* clear bits to change               */
 80044da:	68ba      	ldr	r2, [r7, #8]
 80044dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80044e0:	4013      	ands	r3, r2
 80044e2:	60bb      	str	r3, [r7, #8]
				| (PriorityGroupTmp << 8)); /* Insert write key and priorty group */
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	021a      	lsls	r2, r3, #8
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	4313      	orrs	r3, r2
		reg_value = (reg_value | ((uint32_t) 0x5FA << SCB_AIRCR_VECTKEY_Pos)
 80044ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80044f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044f4:	60bb      	str	r3, [r7, #8]
		SCB->AIRCR = reg_value;
 80044f6:	4a04      	ldr	r2, [pc, #16]	; (8004508 <NVIC_SetPriorityGrouping+0x44>)
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	60d3      	str	r3, [r2, #12]
	}
 80044fc:	bf00      	nop
 80044fe:	3714      	adds	r7, #20
 8004500:	46bd      	mov	sp, r7
 8004502:	bc80      	pop	{r7}
 8004504:	4770      	bx	lr
 8004506:	bf00      	nop
 8004508:	e000ed00 	.word	0xe000ed00

0800450c <NVIC_GetPriorityGrouping>:
	__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void) {
 800450c:	b480      	push	{r7}
 800450e:	af00      	add	r7, sp, #0
		return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos); /* read priority grouping field */
 8004510:	4b04      	ldr	r3, [pc, #16]	; (8004524 <NVIC_GetPriorityGrouping+0x18>)
 8004512:	68db      	ldr	r3, [r3, #12]
 8004514:	0a1b      	lsrs	r3, r3, #8
 8004516:	f003 0307 	and.w	r3, r3, #7
	}
 800451a:	4618      	mov	r0, r3
 800451c:	46bd      	mov	sp, r7
 800451e:	bc80      	pop	{r7}
 8004520:	4770      	bx	lr
 8004522:	bf00      	nop
 8004524:	e000ed00 	.word	0xe000ed00

08004528 <NVIC_EnableIRQ>:
	__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) {
 8004528:	b480      	push	{r7}
 800452a:	b083      	sub	sp, #12
 800452c:	af00      	add	r7, sp, #0
 800452e:	4603      	mov	r3, r0
 8004530:	71fb      	strb	r3, [r7, #7]
				<< ((uint32_t) ((int32_t) IRQn) & (uint32_t) 0x1F)); /* enable interrupt */
 8004532:	79fb      	ldrb	r3, [r7, #7]
 8004534:	f003 031f 	and.w	r3, r3, #31
 8004538:	2201      	movs	r2, #1
 800453a:	fa02 f103 	lsl.w	r1, r2, r3
		NVIC->ISER[(uint32_t) ((int32_t) IRQn) >> 5] = (uint32_t) (1
 800453e:	4a05      	ldr	r2, [pc, #20]	; (8004554 <NVIC_EnableIRQ+0x2c>)
 8004540:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004544:	095b      	lsrs	r3, r3, #5
 8004546:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
 800454a:	bf00      	nop
 800454c:	370c      	adds	r7, #12
 800454e:	46bd      	mov	sp, r7
 8004550:	bc80      	pop	{r7}
 8004552:	4770      	bx	lr
 8004554:	e000e100 	.word	0xe000e100

08004558 <NVIC_DisableIRQ>:
	__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) {
 8004558:	b480      	push	{r7}
 800455a:	b083      	sub	sp, #12
 800455c:	af00      	add	r7, sp, #0
 800455e:	4603      	mov	r3, r0
 8004560:	71fb      	strb	r3, [r7, #7]
				(1 << ((uint32_t) (IRQn) & 0x1F)); /* disable interrupt */
 8004562:	79fb      	ldrb	r3, [r7, #7]
 8004564:	f003 031f 	and.w	r3, r3, #31
 8004568:	2201      	movs	r2, #1
 800456a:	fa02 f103 	lsl.w	r1, r2, r3
		NVIC->ICER[((uint32_t) (IRQn) >> 5)] =
 800456e:	4a06      	ldr	r2, [pc, #24]	; (8004588 <NVIC_DisableIRQ+0x30>)
 8004570:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004574:	095b      	lsrs	r3, r3, #5
 8004576:	3320      	adds	r3, #32
 8004578:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
 800457c:	bf00      	nop
 800457e:	370c      	adds	r7, #12
 8004580:	46bd      	mov	sp, r7
 8004582:	bc80      	pop	{r7}
 8004584:	4770      	bx	lr
 8004586:	bf00      	nop
 8004588:	e000e100 	.word	0xe000e100

0800458c <NVIC_SetPriority>:
	 \note The priority cannot be set for every core interrupt.

	 \param [in]      IRQn  Interrupt number.
	 \param [in]  priority  Priority to set.
	 */
	__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) {
 800458c:	b480      	push	{r7}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
 8004592:	4603      	mov	r3, r0
 8004594:	6039      	str	r1, [r7, #0]
 8004596:	71fb      	strb	r3, [r7, #7]
		if (IRQn < 0) {
 8004598:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800459c:	2b00      	cmp	r3, #0
 800459e:	da0b      	bge.n	80045b8 <NVIC_SetPriority+0x2c>
			SCB->SHP[((uint32_t) (IRQn) & 0xF) - 4] = ((priority
					<< (8 - __NVIC_PRIO_BITS)) & 0xff);
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	b2da      	uxtb	r2, r3
			SCB->SHP[((uint32_t) (IRQn) & 0xF) - 4] = ((priority
 80045a4:	490c      	ldr	r1, [pc, #48]	; (80045d8 <NVIC_SetPriority+0x4c>)
 80045a6:	79fb      	ldrb	r3, [r7, #7]
 80045a8:	f003 030f 	and.w	r3, r3, #15
 80045ac:	3b04      	subs	r3, #4
					<< (8 - __NVIC_PRIO_BITS)) & 0xff);
 80045ae:	0112      	lsls	r2, r2, #4
 80045b0:	b2d2      	uxtb	r2, r2
			SCB->SHP[((uint32_t) (IRQn) & 0xF) - 4] = ((priority
 80045b2:	440b      	add	r3, r1
 80045b4:	761a      	strb	r2, [r3, #24]
		} /* set Priority for Cortex-M  System Interrupts */
		else {
			NVIC->IP[(uint32_t) (IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS))
					& 0xff);
		} /* set Priority for device specific Interrupts  */
	}
 80045b6:	e009      	b.n	80045cc <NVIC_SetPriority+0x40>
			NVIC->IP[(uint32_t) (IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS))
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	b2da      	uxtb	r2, r3
 80045bc:	4907      	ldr	r1, [pc, #28]	; (80045dc <NVIC_SetPriority+0x50>)
 80045be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045c2:	0112      	lsls	r2, r2, #4
 80045c4:	b2d2      	uxtb	r2, r2
 80045c6:	440b      	add	r3, r1
 80045c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
	}
 80045cc:	bf00      	nop
 80045ce:	370c      	adds	r7, #12
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bc80      	pop	{r7}
 80045d4:	4770      	bx	lr
 80045d6:	bf00      	nop
 80045d8:	e000ed00 	.word	0xe000ed00
 80045dc:	e000e100 	.word	0xe000e100

080045e0 <NVIC_EncodePriority>:
	 \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
	 \param [in]       SubPriority  Subpriority value (starting from 0).
	 \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
	 */
	__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup,
			uint32_t PreemptPriority, uint32_t SubPriority) {
 80045e0:	b480      	push	{r7}
 80045e2:	b089      	sub	sp, #36	; 0x24
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	60f8      	str	r0, [r7, #12]
 80045e8:	60b9      	str	r1, [r7, #8]
 80045ea:	607a      	str	r2, [r7, #4]
		uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used          */
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f003 0307 	and.w	r3, r3, #7
 80045f2:	61fb      	str	r3, [r7, #28]
		uint32_t PreemptPriorityBits;
		uint32_t SubPriorityBits;

		PreemptPriorityBits =
				((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ?
 80045f4:	69fb      	ldr	r3, [r7, #28]
 80045f6:	f1c3 0307 	rsb	r3, r3, #7
		PreemptPriorityBits =
 80045fa:	2b04      	cmp	r3, #4
 80045fc:	bf28      	it	cs
 80045fe:	2304      	movcs	r3, #4
 8004600:	61bb      	str	r3, [r7, #24]
						__NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
		SubPriorityBits =
				((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ?
 8004602:	69fb      	ldr	r3, [r7, #28]
 8004604:	3304      	adds	r3, #4
						0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8004606:	2b06      	cmp	r3, #6
 8004608:	d902      	bls.n	8004610 <NVIC_EncodePriority+0x30>
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	3b03      	subs	r3, #3
 800460e:	e000      	b.n	8004612 <NVIC_EncodePriority+0x32>
 8004610:	2300      	movs	r3, #0
		SubPriorityBits =
 8004612:	617b      	str	r3, [r7, #20]

		return (((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1))
 8004614:	2201      	movs	r2, #1
 8004616:	69bb      	ldr	r3, [r7, #24]
 8004618:	fa02 f303 	lsl.w	r3, r2, r3
 800461c:	3b01      	subs	r3, #1
 800461e:	461a      	mov	r2, r3
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	401a      	ands	r2, r3
				<< SubPriorityBits)
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	409a      	lsls	r2, r3
				| ((SubPriority & ((1 << (SubPriorityBits)) - 1))));
 8004628:	2101      	movs	r1, #1
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	fa01 f303 	lsl.w	r3, r1, r3
 8004630:	3b01      	subs	r3, #1
 8004632:	4619      	mov	r1, r3
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	400b      	ands	r3, r1
 8004638:	4313      	orrs	r3, r2
	}
 800463a:	4618      	mov	r0, r3
 800463c:	3724      	adds	r7, #36	; 0x24
 800463e:	46bd      	mov	sp, r7
 8004640:	bc80      	pop	{r7}
 8004642:	4770      	bx	lr

08004644 <SysTick_Config>:
	 \note     When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
	 function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
	 must contain a vendor-specific implementation of this function.

	 */
	__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) {
 8004644:	b580      	push	{r7, lr}
 8004646:	b082      	sub	sp, #8
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
		if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	3b01      	subs	r3, #1
 8004650:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004654:	d301      	bcc.n	800465a <SysTick_Config+0x16>
			return (1); /* Reload value impossible */
 8004656:	2301      	movs	r3, #1
 8004658:	e00f      	b.n	800467a <SysTick_Config+0x36>

		SysTick->LOAD = ticks - 1; /* set reload register */
 800465a:	4a0a      	ldr	r2, [pc, #40]	; (8004684 <SysTick_Config+0x40>)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	3b01      	subs	r3, #1
 8004660:	6053      	str	r3, [r2, #4]
		NVIC_SetPriority(SysTick_IRQn, (1 << __NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */
 8004662:	210f      	movs	r1, #15
 8004664:	f04f 30ff 	mov.w	r0, #4294967295
 8004668:	f7ff ff90 	bl	800458c <NVIC_SetPriority>
		SysTick->VAL = 0; /* Load the SysTick Counter Value */
 800466c:	4b05      	ldr	r3, [pc, #20]	; (8004684 <SysTick_Config+0x40>)
 800466e:	2200      	movs	r2, #0
 8004670:	609a      	str	r2, [r3, #8]
		SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
 8004672:	4b04      	ldr	r3, [pc, #16]	; (8004684 <SysTick_Config+0x40>)
 8004674:	2207      	movs	r2, #7
 8004676:	601a      	str	r2, [r3, #0]
		SysTick_CTRL_TICKINT_Msk |
		SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
		return (0); /* Function successful */
 8004678:	2300      	movs	r3, #0
	}
 800467a:	4618      	mov	r0, r3
 800467c:	3708      	adds	r7, #8
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}
 8004682:	bf00      	nop
 8004684:	e000e010 	.word	0xe000e010

08004688 <HAL_NVIC_SetPriorityGrouping>:
 *                                    0 bits for subpriority
 * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
 *         The pending IRQ priority will be managed only by the subpriority. 
 * @retval None
 */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup) {
 8004688:	b580      	push	{r7, lr}
 800468a:	b082      	sub	sp, #8
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
	/* Check the parameters */
	assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

	/* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
	NVIC_SetPriorityGrouping(PriorityGroup);
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	f7ff ff17 	bl	80044c4 <NVIC_SetPriorityGrouping>
}
 8004696:	bf00      	nop
 8004698:	3708      	adds	r7, #8
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}

0800469e <HAL_NVIC_SetPriority>:
 *         This parameter can be a value between 0 and 15
 *         A lower priority value indicates a higher priority.          
 * @retval None
 */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority,
		uint32_t SubPriority) {
 800469e:	b580      	push	{r7, lr}
 80046a0:	b086      	sub	sp, #24
 80046a2:	af00      	add	r7, sp, #0
 80046a4:	4603      	mov	r3, r0
 80046a6:	60b9      	str	r1, [r7, #8]
 80046a8:	607a      	str	r2, [r7, #4]
 80046aa:	73fb      	strb	r3, [r7, #15]
	uint32_t prioritygroup = 0x00;
 80046ac:	2300      	movs	r3, #0
 80046ae:	617b      	str	r3, [r7, #20]

	/* Check the parameters */
	assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
	assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

	prioritygroup = NVIC_GetPriorityGrouping();
 80046b0:	f7ff ff2c 	bl	800450c <NVIC_GetPriorityGrouping>
 80046b4:	6178      	str	r0, [r7, #20]

	NVIC_SetPriority(IRQn,
 80046b6:	687a      	ldr	r2, [r7, #4]
 80046b8:	68b9      	ldr	r1, [r7, #8]
 80046ba:	6978      	ldr	r0, [r7, #20]
 80046bc:	f7ff ff90 	bl	80045e0 <NVIC_EncodePriority>
 80046c0:	4602      	mov	r2, r0
 80046c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046c6:	4611      	mov	r1, r2
 80046c8:	4618      	mov	r0, r3
 80046ca:	f7ff ff5f 	bl	800458c <NVIC_SetPriority>
			NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80046ce:	bf00      	nop
 80046d0:	3718      	adds	r7, #24
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}

080046d6 <HAL_NVIC_EnableIRQ>:
 * @param  IRQn External interrupt number.
 *         This parameter can be an enumerator of IRQn_Type enumeration
 *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
 * @retval None
 */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn) {
 80046d6:	b580      	push	{r7, lr}
 80046d8:	b082      	sub	sp, #8
 80046da:	af00      	add	r7, sp, #0
 80046dc:	4603      	mov	r3, r0
 80046de:	71fb      	strb	r3, [r7, #7]
	/* Check the parameters */
	assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

	/* Enable interrupt */
	NVIC_EnableIRQ(IRQn);
 80046e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046e4:	4618      	mov	r0, r3
 80046e6:	f7ff ff1f 	bl	8004528 <NVIC_EnableIRQ>
}
 80046ea:	bf00      	nop
 80046ec:	3708      	adds	r7, #8
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}

080046f2 <HAL_NVIC_DisableIRQ>:
 * @param  IRQn External interrupt number.
 *         This parameter can be an enumerator of IRQn_Type enumeration
 *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
 * @retval None
 */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn) {
 80046f2:	b580      	push	{r7, lr}
 80046f4:	b082      	sub	sp, #8
 80046f6:	af00      	add	r7, sp, #0
 80046f8:	4603      	mov	r3, r0
 80046fa:	71fb      	strb	r3, [r7, #7]
	/* Check the parameters */
	assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

	/* Disable interrupt */
	NVIC_DisableIRQ(IRQn);
 80046fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004700:	4618      	mov	r0, r3
 8004702:	f7ff ff29 	bl	8004558 <NVIC_DisableIRQ>
}
 8004706:	bf00      	nop
 8004708:	3708      	adds	r7, #8
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}

0800470e <HAL_SYSTICK_Config>:
 *         Counter is in free running mode to generate periodic interrupts.
 * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
 * @retval status:  - 0  Function succeeded.
 *                  - 1  Function failed.
 */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb) {
 800470e:	b580      	push	{r7, lr}
 8004710:	b082      	sub	sp, #8
 8004712:	af00      	add	r7, sp, #0
 8004714:	6078      	str	r0, [r7, #4]
	return SysTick_Config(TicksNumb);
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f7ff ff94 	bl	8004644 <SysTick_Config>
 800471c:	4603      	mov	r3, r0
}
 800471e:	4618      	mov	r0, r3
 8004720:	3708      	adds	r7, #8
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}

08004726 <HAL_SYSTICK_IRQHandler>:

/**
 * @brief  This function handles SYSTICK interrupt request.
 * @retval None
 */
void HAL_SYSTICK_IRQHandler(void) {
 8004726:	b580      	push	{r7, lr}
 8004728:	af00      	add	r7, sp, #0
	HAL_SYSTICK_Callback();
 800472a:	f000 f802 	bl	8004732 <HAL_SYSTICK_Callback>
}
 800472e:	bf00      	nop
 8004730:	bd80      	pop	{r7, pc}

08004732 <HAL_SYSTICK_Callback>:

/**
 * @brief  SYSTICK callback.
 * @retval None
 */
__weak void HAL_SYSTICK_Callback(void) {
 8004732:	b480      	push	{r7}
 8004734:	af00      	add	r7, sp, #0
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_SYSTICK_Callback could be implemented in the user file
	 */
}
 8004736:	bf00      	nop
 8004738:	46bd      	mov	sp, r7
 800473a:	bc80      	pop	{r7}
 800473c:	4770      	bx	lr

0800473e <HAL_DCMI_DeInit>:
 * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
 *                the configuration information for DCMI.
 * @retval HAL status
 */

HAL_StatusTypeDef HAL_DCMI_DeInit(DCMI_HandleTypeDef *hdcmi) {
 800473e:	b580      	push	{r7, lr}
 8004740:	b082      	sub	sp, #8
 8004742:	af00      	add	r7, sp, #0
 8004744:	6078      	str	r0, [r7, #4]
	/* DeInit the low level hardware */
	HAL_DCMI_MspDeInit(hdcmi);
 8004746:	6878      	ldr	r0, [r7, #4]
 8004748:	f000 f819 	bl	800477e <HAL_DCMI_MspDeInit>

	/* Update error code */
	hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2200      	movs	r2, #0
 8004750:	63da      	str	r2, [r3, #60]	; 0x3c

	/* Initialize the DCMI state*/
	hdcmi->State = HAL_DCMI_STATE_RESET;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2200      	movs	r2, #0
 8004756:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	/* Release Lock */
	__HAL_UNLOCK(hdcmi);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2200      	movs	r2, #0
 800475e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	return HAL_OK;
 8004762:	2300      	movs	r3, #0
}
 8004764:	4618      	mov	r0, r3
 8004766:	3708      	adds	r7, #8
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}

0800476c <HAL_DCMI_MspInit>:
 * @brief  Initializes the DCMI MSP.
 * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
 *                the configuration information for DCMI.
 * @retval None
 */
__weak void HAL_DCMI_MspInit(DCMI_HandleTypeDef *hdcmi) {
 800476c:	b480      	push	{r7}
 800476e:	b083      	sub	sp, #12
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_DCMI_MspInit could be implemented in the user file
	 */
}
 8004774:	bf00      	nop
 8004776:	370c      	adds	r7, #12
 8004778:	46bd      	mov	sp, r7
 800477a:	bc80      	pop	{r7}
 800477c:	4770      	bx	lr

0800477e <HAL_DCMI_MspDeInit>:
 * @brief  DeInitializes the DCMI MSP.
 * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
 *                the configuration information for DCMI.
 * @retval None
 */
__weak void HAL_DCMI_MspDeInit(DCMI_HandleTypeDef *hdcmi) {
 800477e:	b480      	push	{r7}
 8004780:	b083      	sub	sp, #12
 8004782:	af00      	add	r7, sp, #0
 8004784:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_DCMI_MspDeInit could be implemented in the user file
	 */
}
 8004786:	bf00      	nop
 8004788:	370c      	adds	r7, #12
 800478a:	46bd      	mov	sp, r7
 800478c:	bc80      	pop	{r7}
 800478e:	4770      	bx	lr

08004790 <HAL_DCMI_Start_DMA>:
 * @param  pData:     The destination memory Buffer address (LCD Frame buffer).
 * @param  Length:    The length of capture to be transferred.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef *hdcmi,
		uint32_t DCMI_Mode, uint32_t pData, uint32_t Length) {
 8004790:	b580      	push	{r7, lr}
 8004792:	b088      	sub	sp, #32
 8004794:	af02      	add	r7, sp, #8
 8004796:	60f8      	str	r0, [r7, #12]
 8004798:	60b9      	str	r1, [r7, #8]
 800479a:	607a      	str	r2, [r7, #4]
 800479c:	603b      	str	r3, [r7, #0]
	/* Initialize the second memory address */
	uint32_t SecondMemAddress = 0;
 800479e:	2300      	movs	r3, #0
 80047a0:	617b      	str	r3, [r7, #20]

	/* Check function parameters */
	assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

	/* Process Locked */
	__HAL_LOCK(hdcmi);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80047a8:	2b01      	cmp	r3, #1
 80047aa:	d101      	bne.n	80047b0 <HAL_DCMI_Start_DMA+0x20>
 80047ac:	2302      	movs	r3, #2
 80047ae:	e06e      	b.n	800488e <HAL_DCMI_Start_DMA+0xfe>
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2201      	movs	r2, #1
 80047b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	/* Lock the DCMI peripheral state */
	hdcmi->State = HAL_DCMI_STATE_BUSY;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	2202      	movs	r2, #2
 80047bc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	/* Check the parameters */
	assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

	/* Configure the DCMI Mode */
	hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	681a      	ldr	r2, [r3, #0]
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f022 0202 	bic.w	r2, r2, #2
 80047ce:	601a      	str	r2, [r3, #0]
	hdcmi->Instance->CR |= (uint32_t) (DCMI_Mode);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	6819      	ldr	r1, [r3, #0]
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	68ba      	ldr	r2, [r7, #8]
 80047dc:	430a      	orrs	r2, r1
 80047de:	601a      	str	r2, [r3, #0]

	/* Set the DMA memory0 conversion complete callback */
	hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAConvCplt;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047e4:	4a2c      	ldr	r2, [pc, #176]	; (8004898 <HAL_DCMI_Start_DMA+0x108>)
 80047e6:	63da      	str	r2, [r3, #60]	; 0x3c

	/* Set the DMA error callback */
	hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047ec:	4a2b      	ldr	r2, [pc, #172]	; (800489c <HAL_DCMI_Start_DMA+0x10c>)
 80047ee:	649a      	str	r2, [r3, #72]	; 0x48

	if (Length <= 0xFFFF) {
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047f6:	d20a      	bcs.n	800480e <HAL_DCMI_Start_DMA+0x7e>
		/* Enable the DMA Stream */
		HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t) &hdcmi->Instance->DR,
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	3328      	adds	r3, #40	; 0x28
 8004802:	4619      	mov	r1, r3
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	687a      	ldr	r2, [r7, #4]
 8004808:	f001 fb46 	bl	8005e98 <HAL_DMA_Start_IT>
 800480c:	e038      	b.n	8004880 <HAL_DCMI_Start_DMA+0xf0>
				(uint32_t) pData, Length);
	} else /* DCMI_DOUBLE_BUFFER Mode */
	{
		/* Set the DMA memory1 conversion complete callback */
		hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAConvCplt;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004812:	4a21      	ldr	r2, [pc, #132]	; (8004898 <HAL_DCMI_Start_DMA+0x108>)
 8004814:	645a      	str	r2, [r3, #68]	; 0x44

		/* Initialize transfer parameters */
		hdcmi->XferCount = 1;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2201      	movs	r2, #1
 800481a:	629a      	str	r2, [r3, #40]	; 0x28
		hdcmi->XferSize = Length;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	683a      	ldr	r2, [r7, #0]
 8004820:	62da      	str	r2, [r3, #44]	; 0x2c
		hdcmi->pBuffPtr = pData;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	687a      	ldr	r2, [r7, #4]
 8004826:	635a      	str	r2, [r3, #52]	; 0x34

		/* Get the number of buffer */
		while (hdcmi->XferSize > 0xFFFF) {
 8004828:	e009      	b.n	800483e <HAL_DCMI_Start_DMA+0xae>
			hdcmi->XferSize = (hdcmi->XferSize / 2);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800482e:	085a      	lsrs	r2, r3, #1
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	62da      	str	r2, [r3, #44]	; 0x2c
			hdcmi->XferCount = hdcmi->XferCount * 2;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004838:	005a      	lsls	r2, r3, #1
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	629a      	str	r2, [r3, #40]	; 0x28
		while (hdcmi->XferSize > 0xFFFF) {
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004842:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004846:	d2f0      	bcs.n	800482a <HAL_DCMI_Start_DMA+0x9a>
		}

		/* Update DCMI counter  and transfer number*/
		hdcmi->XferCount = (hdcmi->XferCount - 2);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800484c:	1e9a      	subs	r2, r3, #2
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	629a      	str	r2, [r3, #40]	; 0x28
		hdcmi->XferTransferNumber = hdcmi->XferCount;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	631a      	str	r2, [r3, #48]	; 0x30

		/* Update second memory address */
		SecondMemAddress = (uint32_t) (pData + (4 * hdcmi->XferSize));
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800485e:	009b      	lsls	r3, r3, #2
 8004860:	687a      	ldr	r2, [r7, #4]
 8004862:	4413      	add	r3, r2
 8004864:	617b      	str	r3, [r7, #20]

		/* Start DMA multi buffer transfer */
		HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle,
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	6b98      	ldr	r0, [r3, #56]	; 0x38
				(uint32_t) &hdcmi->Instance->DR, (uint32_t) pData,
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	3328      	adds	r3, #40	; 0x28
		HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle,
 8004870:	4619      	mov	r1, r3
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004876:	9300      	str	r3, [sp, #0]
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	687a      	ldr	r2, [r7, #4]
 800487c:	f004 faf1 	bl	8008e62 <HAL_DMAEx_MultiBufferStart_IT>
				SecondMemAddress, hdcmi->XferSize);
	}

	/* Enable Capture */
	DCMI->CR |= DCMI_CR_CAPTURE;
 8004880:	4b07      	ldr	r3, [pc, #28]	; (80048a0 <HAL_DCMI_Start_DMA+0x110>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a06      	ldr	r2, [pc, #24]	; (80048a0 <HAL_DCMI_Start_DMA+0x110>)
 8004886:	f043 0301 	orr.w	r3, r3, #1
 800488a:	6013      	str	r3, [r2, #0]

	/* Return function status */
	return HAL_OK;
 800488c:	2300      	movs	r3, #0
}
 800488e:	4618      	mov	r0, r3
 8004890:	3718      	adds	r7, #24
 8004892:	46bd      	mov	sp, r7
 8004894:	bd80      	pop	{r7, pc}
 8004896:	bf00      	nop
 8004898:	0800494d 	.word	0x0800494d
 800489c:	08004a69 	.word	0x08004a69
 80048a0:	50050000 	.word	0x50050000

080048a4 <HAL_DCMI_Stop>:
 * @brief  Disable DCMI DMA request and Disable DCMI capture  
 * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
 *                the configuration information for DCMI. 
 * @retval HAL status     
 */
HAL_StatusTypeDef HAL_DCMI_Stop(DCMI_HandleTypeDef *hdcmi) {
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b084      	sub	sp, #16
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = 0;
 80048ac:	2300      	movs	r3, #0
 80048ae:	60fb      	str	r3, [r7, #12]

	/* Lock the DCMI peripheral state */
	hdcmi->State = HAL_DCMI_STATE_BUSY;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2202      	movs	r2, #2
 80048b4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	__HAL_DCMI_DISABLE(hdcmi);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	681a      	ldr	r2, [r3, #0]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80048c6:	601a      	str	r2, [r3, #0]

	/* Disable Capture */
	DCMI->CR &= ~(DCMI_CR_CAPTURE);
 80048c8:	4b1f      	ldr	r3, [pc, #124]	; (8004948 <HAL_DCMI_Stop+0xa4>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a1e      	ldr	r2, [pc, #120]	; (8004948 <HAL_DCMI_Stop+0xa4>)
 80048ce:	f023 0301 	bic.w	r3, r3, #1
 80048d2:	6013      	str	r3, [r2, #0]

	/* Get tick */
	tickstart = HAL_GetTick();
 80048d4:	f7ff fdd4 	bl	8004480 <HAL_GetTick>
 80048d8:	60f8      	str	r0, [r7, #12]

	/* Check if the DCMI capture effectively disabled */
	while ((hdcmi->Instance->CR & DCMI_CR_CAPTURE) != 0) {
 80048da:	e017      	b.n	800490c <HAL_DCMI_Stop+0x68>
		if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DCMI_STOP) {
 80048dc:	f7ff fdd0 	bl	8004480 <HAL_GetTick>
 80048e0:	4602      	mov	r2, r0
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	1ad3      	subs	r3, r2, r3
 80048e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80048ea:	d90f      	bls.n	800490c <HAL_DCMI_Stop+0x68>
			/* Process Unlocked */
			__HAL_UNLOCK(hdcmi);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2200      	movs	r2, #0
 80048f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

			/* Update error code */
			hdcmi->ErrorCode |= HAL_DCMI_ERROR_TIMEOUT;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048f8:	f043 0220 	orr.w	r2, r3, #32
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	63da      	str	r2, [r3, #60]	; 0x3c

			/* Change DCMI state */
			hdcmi->State = HAL_DCMI_STATE_TIMEOUT;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2203      	movs	r2, #3
 8004904:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

			return HAL_TIMEOUT;
 8004908:	2303      	movs	r3, #3
 800490a:	e018      	b.n	800493e <HAL_DCMI_Stop+0x9a>
	while ((hdcmi->Instance->CR & DCMI_CR_CAPTURE) != 0) {
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 0301 	and.w	r3, r3, #1
 8004916:	2b00      	cmp	r3, #0
 8004918:	d1e0      	bne.n	80048dc <HAL_DCMI_Stop+0x38>
		}
	}

	/* Disable the DMA */
	HAL_DMA_Abort(hdcmi->DMA_Handle);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800491e:	4618      	mov	r0, r3
 8004920:	f001 fb13 	bl	8005f4a <HAL_DMA_Abort>

	/* Update error code */
	hdcmi->ErrorCode |= HAL_DCMI_ERROR_NONE;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	63da      	str	r2, [r3, #60]	; 0x3c

	/* Change DCMI state */
	hdcmi->State = HAL_DCMI_STATE_READY;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	/* Process Unlocked */
	__HAL_UNLOCK(hdcmi);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2200      	movs	r2, #0
 8004938:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	/* Return function status */
	return HAL_OK;
 800493c:	2300      	movs	r3, #0
}
 800493e:	4618      	mov	r0, r3
 8004940:	3710      	adds	r7, #16
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}
 8004946:	bf00      	nop
 8004948:	50050000 	.word	0x50050000

0800494c <DCMI_DMAConvCplt>:
 * @brief  DMA conversion complete callback. 
 * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
 *                the configuration information for the specified DMA module.
 * @retval None
 */
static void DCMI_DMAConvCplt(DMA_HandleTypeDef *hdma) {
 800494c:	b580      	push	{r7, lr}
 800494e:	b084      	sub	sp, #16
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
	uint32_t tmp = 0;
 8004954:	2300      	movs	r3, #0
 8004956:	60fb      	str	r3, [r7, #12]

	DCMI_HandleTypeDef *hdcmi =
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800495c:	60bb      	str	r3, [r7, #8]
			(DCMI_HandleTypeDef*) ((DMA_HandleTypeDef*) hdma)->Parent;
	hdcmi->State = HAL_DCMI_STATE_READY;
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	2201      	movs	r2, #1
 8004962:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	if (hdcmi->XferCount != 0) {
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800496a:	2b00      	cmp	r3, #0
 800496c:	d043      	beq.n	80049f6 <DCMI_DMAConvCplt+0xaa>
		/* Update memory 0 address location */
		tmp = ((hdcmi->DMA_Handle->Instance->CR) & DMA_SxCR_CT);
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800497a:	60fb      	str	r3, [r7, #12]
		if (((hdcmi->XferCount % 2) == 0) && (tmp != 0)) {
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004980:	f003 0301 	and.w	r3, r3, #1
 8004984:	2b00      	cmp	r3, #0
 8004986:	d118      	bne.n	80049ba <DCMI_DMAConvCplt+0x6e>
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d015      	beq.n	80049ba <DCMI_DMAConvCplt+0x6e>
			tmp = hdcmi->DMA_Handle->Instance->M0AR;
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	68db      	ldr	r3, [r3, #12]
 8004996:	60fb      	str	r3, [r7, #12]
			HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle,
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	6b98      	ldr	r0, [r3, #56]	; 0x38
					(tmp + (8 * hdcmi->XferSize)), MEMORY0);
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049a0:	00da      	lsls	r2, r3, #3
			HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle,
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	4413      	add	r3, r2
 80049a6:	2200      	movs	r2, #0
 80049a8:	4619      	mov	r1, r3
 80049aa:	f004 fad2 	bl	8008f52 <HAL_DMAEx_ChangeMemory>
			hdcmi->XferCount--;
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049b2:	1e5a      	subs	r2, r3, #1
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	629a      	str	r2, [r3, #40]	; 0x28
 80049b8:	e044      	b.n	8004a44 <DCMI_DMAConvCplt+0xf8>
		}
		/* Update memory 1 address location */
		else if ((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0) {
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d13c      	bne.n	8004a44 <DCMI_DMAConvCplt+0xf8>
			tmp = hdcmi->DMA_Handle->Instance->M1AR;
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	691b      	ldr	r3, [r3, #16]
 80049d2:	60fb      	str	r3, [r7, #12]
			HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle,
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	6b98      	ldr	r0, [r3, #56]	; 0x38
					(tmp + (8 * hdcmi->XferSize)), MEMORY1);
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049dc:	00da      	lsls	r2, r3, #3
			HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle,
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	4413      	add	r3, r2
 80049e2:	2201      	movs	r2, #1
 80049e4:	4619      	mov	r1, r3
 80049e6:	f004 fab4 	bl	8008f52 <HAL_DMAEx_ChangeMemory>
			hdcmi->XferCount--;
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049ee:	1e5a      	subs	r2, r3, #1
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	629a      	str	r2, [r3, #40]	; 0x28
 80049f4:	e026      	b.n	8004a44 <DCMI_DMAConvCplt+0xf8>
		}
	}
	/* Update memory 0 address location */
	else if ((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) != 0) {
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d006      	beq.n	8004a14 <DCMI_DMAConvCplt+0xc8>
		hdcmi->DMA_Handle->Instance->M0AR = hdcmi->pBuffPtr;
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	68ba      	ldr	r2, [r7, #8]
 8004a0e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004a10:	60da      	str	r2, [r3, #12]
 8004a12:	e017      	b.n	8004a44 <DCMI_DMAConvCplt+0xf8>
	}
	/* Update memory 1 address location */
	else if ((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0) {
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d10f      	bne.n	8004a44 <DCMI_DMAConvCplt+0xf8>
		tmp = hdcmi->pBuffPtr;
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a28:	60fb      	str	r3, [r7, #12]
		hdcmi->DMA_Handle->Instance->M1AR = (tmp + (4 * hdcmi->XferSize));
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a2e:	0099      	lsls	r1, r3, #2
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	68fa      	ldr	r2, [r7, #12]
 8004a38:	440a      	add	r2, r1
 8004a3a:	611a      	str	r2, [r3, #16]
		hdcmi->XferCount = hdcmi->XferTransferNumber;
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	629a      	str	r2, [r3, #40]	; 0x28
	}

	if (__HAL_DCMI_GET_FLAG(hdcmi, DCMI_FLAG_FRAMERI) != RESET) {
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	f003 0301 	and.w	r3, r3, #1
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d006      	beq.n	8004a60 <DCMI_DMAConvCplt+0x114>
		/* Process Unlocked */
		__HAL_UNLOCK(hdcmi);
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	2200      	movs	r2, #0
 8004a56:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

		/* FRAME Callback */
		HAL_DCMI_FrameEventCallback(hdcmi);
 8004a5a:	68b8      	ldr	r0, [r7, #8]
 8004a5c:	f7fc f9ea 	bl	8000e34 <HAL_DCMI_FrameEventCallback>
	}
}
 8004a60:	bf00      	nop
 8004a62:	3710      	adds	r7, #16
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}

08004a68 <DCMI_DMAError>:
 * @brief  DMA error callback 
 * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
 *                the configuration information for the specified DMA module.
 * @retval None
 */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma) {
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b084      	sub	sp, #16
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
	DCMI_HandleTypeDef *hdcmi =
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a74:	60fb      	str	r3, [r7, #12]
			(DCMI_HandleTypeDef*) ((DMA_HandleTypeDef*) hdma)->Parent;
	hdcmi->State = HAL_DCMI_STATE_READY;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2201      	movs	r2, #1
 8004a7a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	HAL_DCMI_ErrorCallback(hdcmi);
 8004a7e:	68f8      	ldr	r0, [r7, #12]
 8004a80:	f7fc fa14 	bl	8000eac <HAL_DCMI_ErrorCallback>
}
 8004a84:	bf00      	nop
 8004a86:	3710      	adds	r7, #16
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}

08004a8c <HAL_DCMI_Init>:
 *         parameters in the DCMI_InitTypeDef and create the associated handle.
 * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
 *                the configuration information for DCMI.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi) {
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b082      	sub	sp, #8
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
	/* Check the DCMI peripheral state */
	if (hdcmi == NULL) {
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d101      	bne.n	8004a9e <HAL_DCMI_Init+0x12>
		return HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e07e      	b.n	8004b9c <HAL_DCMI_Init+0x110>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif                 
	if (hdcmi->State == HAL_DCMI_STATE_RESET) {
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d102      	bne.n	8004ab0 <HAL_DCMI_Init+0x24>
		/* Init the low level hardware */
		HAL_DCMI_MspInit(hdcmi);
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f7ff fe5e 	bl	800476c <HAL_DCMI_MspInit>
	}

	/* Change the DCMI state */
	hdcmi->State = HAL_DCMI_STATE_BUSY;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2202      	movs	r2, #2
 8004ab4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	/* Configures the HS, VS, DE and PC polarity */
	hdcmi->Instance->CR &=
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	687a      	ldr	r2, [r7, #4]
 8004ac0:	6812      	ldr	r2, [r2, #0]
 8004ac2:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004ac6:	f023 0308 	bic.w	r3, r3, #8
 8004aca:	6013      	str	r3, [r2, #0]
#if defined(STM32F446xx)                           
                           | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS
#endif                           
			);
	hdcmi->Instance->CR |=
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	6819      	ldr	r1, [r3, #0]
			(uint32_t) (hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	685a      	ldr	r2, [r3, #4]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	695b      	ldr	r3, [r3, #20]
 8004ada:	431a      	orrs	r2, r3
					|\
 hdcmi->Init.VSPolarity | hdcmi->Init.HSPolarity
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	68db      	ldr	r3, [r3, #12]
					|\
 8004ae0:	431a      	orrs	r2, r3
 hdcmi->Init.VSPolarity | hdcmi->Init.HSPolarity
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	691b      	ldr	r3, [r3, #16]
 8004ae6:	431a      	orrs	r2, r3
					|\
 hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	689b      	ldr	r3, [r3, #8]
					|\
 8004aec:	431a      	orrs	r2, r3
 hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	699b      	ldr	r3, [r3, #24]
 8004af2:	431a      	orrs	r2, r3
					|\
 hdcmi->Init.JPEGMode
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6a1b      	ldr	r3, [r3, #32]
					|\
 8004af8:	431a      	orrs	r2, r3
	hdcmi->Instance->CR |=
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	430a      	orrs	r2, r1
 8004b00:	601a      	str	r2, [r3, #0]
                                     | hdcmi->Init.ByteSelectMode |\
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
                                     hdcmi->Init.LineSelectStart
#endif
			);
	if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED) {
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	2b10      	cmp	r3, #16
 8004b08:	d110      	bne.n	8004b2c <HAL_DCMI_Init+0xa0>
		DCMI->ESCR = (((uint32_t) hdcmi->Init.SyncroCode.FrameStartCode)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	7f1b      	ldrb	r3, [r3, #28]
 8004b0e:	461a      	mov	r2, r3
				| ((uint32_t) hdcmi->Init.SyncroCode.LineStartCode << 8)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	7f5b      	ldrb	r3, [r3, #29]
 8004b14:	021b      	lsls	r3, r3, #8
 8004b16:	431a      	orrs	r2, r3
				| ((uint32_t) hdcmi->Init.SyncroCode.LineEndCode << 16)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	7f9b      	ldrb	r3, [r3, #30]
 8004b1c:	041b      	lsls	r3, r3, #16
 8004b1e:	431a      	orrs	r2, r3
				| ((uint32_t) hdcmi->Init.SyncroCode.FrameEndCode << 24));
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	7fdb      	ldrb	r3, [r3, #31]
 8004b24:	061b      	lsls	r3, r3, #24
		DCMI->ESCR = (((uint32_t) hdcmi->Init.SyncroCode.FrameStartCode)
 8004b26:	491f      	ldr	r1, [pc, #124]	; (8004ba4 <HAL_DCMI_Init+0x118>)
				| ((uint32_t) hdcmi->Init.SyncroCode.FrameEndCode << 24));
 8004b28:	4313      	orrs	r3, r2
		DCMI->ESCR = (((uint32_t) hdcmi->Init.SyncroCode.FrameStartCode)
 8004b2a:	618b      	str	r3, [r1, #24]

	}

	/* Enable the Line interrupt */
	__HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	68da      	ldr	r2, [r3, #12]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f042 0210 	orr.w	r2, r2, #16
 8004b3a:	60da      	str	r2, [r3, #12]

	/* Enable the VSYNC interrupt */
	__HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_VSYNC);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	68da      	ldr	r2, [r3, #12]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f042 0208 	orr.w	r2, r2, #8
 8004b4a:	60da      	str	r2, [r3, #12]

	/* Enable the Frame capture complete interrupt */
	__HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	68da      	ldr	r2, [r3, #12]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f042 0201 	orr.w	r2, r2, #1
 8004b5a:	60da      	str	r2, [r3, #12]

	/* Enable the Synchronization error interrupt */
	__HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_ERR);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	68da      	ldr	r2, [r3, #12]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f042 0204 	orr.w	r2, r2, #4
 8004b6a:	60da      	str	r2, [r3, #12]

	/* Enable the Overflow interrupt */
	__HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_OVF);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	68da      	ldr	r2, [r3, #12]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f042 0202 	orr.w	r2, r2, #2
 8004b7a:	60da      	str	r2, [r3, #12]

	/* Enable DCMI by setting DCMIEN bit */
	__HAL_DCMI_ENABLE(hdcmi);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b8a:	601a      	str	r2, [r3, #0]

	/* Update error code */
	hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	63da      	str	r2, [r3, #60]	; 0x3c

	/* Initialize the DCMI state*/
	hdcmi->State = HAL_DCMI_STATE_READY;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2201      	movs	r2, #1
 8004b96:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	return HAL_OK;
 8004b9a:	2300      	movs	r3, #0
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	3708      	adds	r7, #8
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}
 8004ba4:	50050000 	.word	0x50050000

08004ba8 <HAL_DMA_Init>:
 *         parameters in the DMA_InitTypeDef and create the associated handle.
 * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
 *               the configuration information for the specified DMA Stream.  
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma) {
 8004ba8:	b480      	push	{r7}
 8004baa:	b085      	sub	sp, #20
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
	uint32_t tmp = 0;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	60fb      	str	r3, [r7, #12]

	/* Check the DMA peripheral state */
	if (hdma == NULL) {
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d101      	bne.n	8004bbe <HAL_DMA_Init+0x16>
		return HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	e057      	b.n	8004c6e <HAL_DMA_Init+0xc6>
		assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
		assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
	}

	/* Change DMA peripheral state */
	hdma->State = HAL_DMA_STATE_BUSY;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2202      	movs	r2, #2
 8004bc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Get the CR register value */
	tmp = hdma->Instance->CR;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	60fb      	str	r3, [r7, #12]

	/* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
	tmp &= ((uint32_t) ~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST |
 8004bce:	68fa      	ldr	r2, [r7, #12]
 8004bd0:	4b29      	ldr	r3, [pc, #164]	; (8004c78 <HAL_DMA_Init+0xd0>)
 8004bd2:	4013      	ands	r3, r2
 8004bd4:	60fb      	str	r3, [r7, #12]
	DMA_SxCR_PL | DMA_SxCR_MSIZE | DMA_SxCR_PSIZE |
	DMA_SxCR_MINC | DMA_SxCR_PINC | DMA_SxCR_CIRC |
	DMA_SxCR_DIR | DMA_SxCR_CT | DMA_SxCR_DBM));

	/* Prepare the DMA Stream configuration */
	tmp |= hdma->Init.Channel | hdma->Init.Direction | hdma->Init.PeriphInc
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	685a      	ldr	r2, [r3, #4]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	431a      	orrs	r2, r3
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	68db      	ldr	r3, [r3, #12]
 8004be4:	431a      	orrs	r2, r3
			| hdma->Init.MemInc | hdma->Init.PeriphDataAlignment
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	691b      	ldr	r3, [r3, #16]
 8004bea:	431a      	orrs	r2, r3
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	695b      	ldr	r3, [r3, #20]
 8004bf0:	431a      	orrs	r2, r3
			| hdma->Init.MemDataAlignment | hdma->Init.Mode
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	699b      	ldr	r3, [r3, #24]
 8004bf6:	431a      	orrs	r2, r3
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	69db      	ldr	r3, [r3, #28]
 8004bfc:	431a      	orrs	r2, r3
			| hdma->Init.Priority;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6a1b      	ldr	r3, [r3, #32]
 8004c02:	4313      	orrs	r3, r2
	tmp |= hdma->Init.Channel | hdma->Init.Direction | hdma->Init.PeriphInc
 8004c04:	68fa      	ldr	r2, [r7, #12]
 8004c06:	4313      	orrs	r3, r2
 8004c08:	60fb      	str	r3, [r7, #12]

	/* the Memory burst and peripheral burst are not used when the FIFO is disabled */
	if (hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE) {
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c0e:	2b04      	cmp	r3, #4
 8004c10:	d107      	bne.n	8004c22 <HAL_DMA_Init+0x7a>
		/* Get memory burst and peripheral burst */
		tmp |= hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	68fa      	ldr	r2, [r7, #12]
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	60fb      	str	r3, [r7, #12]
	}

	/* Write to DMA Stream CR register */
	hdma->Instance->CR = tmp;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	68fa      	ldr	r2, [r7, #12]
 8004c28:	601a      	str	r2, [r3, #0]

	/* Get the FCR register value */
	tmp = hdma->Instance->FCR;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	695b      	ldr	r3, [r3, #20]
 8004c30:	60fb      	str	r3, [r7, #12]

	/* Clear Direct mode and FIFO threshold bits */
	tmp &= (uint32_t) ~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	f023 0307 	bic.w	r3, r3, #7
 8004c38:	60fb      	str	r3, [r7, #12]

	/* Prepare the DMA Stream FIFO configuration */
	tmp |= hdma->Init.FIFOMode;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c3e:	68fa      	ldr	r2, [r7, #12]
 8004c40:	4313      	orrs	r3, r2
 8004c42:	60fb      	str	r3, [r7, #12]

	/* the FIFO threshold is not used when the FIFO mode is disabled */
	if (hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE) {
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c48:	2b04      	cmp	r3, #4
 8004c4a:	d104      	bne.n	8004c56 <HAL_DMA_Init+0xae>
		/* Get the FIFO threshold */
		tmp |= hdma->Init.FIFOThreshold;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c50:	68fa      	ldr	r2, [r7, #12]
 8004c52:	4313      	orrs	r3, r2
 8004c54:	60fb      	str	r3, [r7, #12]
	}

	/* Write to DMA Stream FCR */
	hdma->Instance->FCR = tmp;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	68fa      	ldr	r2, [r7, #12]
 8004c5c:	615a      	str	r2, [r3, #20]

	/* Initialize the error code */
	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2200      	movs	r2, #0
 8004c62:	64da      	str	r2, [r3, #76]	; 0x4c

	/* Initialize the DMA state */
	hdma->State = HAL_DMA_STATE_READY;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2201      	movs	r2, #1
 8004c68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	return HAL_OK;
 8004c6c:	2300      	movs	r3, #0
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	3714      	adds	r7, #20
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bc80      	pop	{r7}
 8004c76:	4770      	bx	lr
 8004c78:	f010803f 	.word	0xf010803f

08004c7c <HAL_DMA_DeInit>:
 * @brief  DeInitializes the DMA peripheral 
 * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
 *               the configuration information for the specified DMA Stream.  
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma) {
 8004c7c:	b480      	push	{r7}
 8004c7e:	b083      	sub	sp, #12
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
	/* Check the DMA peripheral state */
	if (hdma == NULL) {
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d102      	bne.n	8004c90 <HAL_DMA_DeInit+0x14>
		return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	f001 b8fc 	b.w	8005e88 <HAL_DMA_DeInit+0x120c>
	}

	/* Check the DMA peripheral state */
	if (hdma->State == HAL_DMA_STATE_BUSY) {
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004c96:	b2db      	uxtb	r3, r3
 8004c98:	2b02      	cmp	r3, #2
 8004c9a:	d102      	bne.n	8004ca2 <HAL_DMA_DeInit+0x26>
		return HAL_ERROR;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	f001 b8f3 	b.w	8005e88 <HAL_DMA_DeInit+0x120c>
	}

	/* Disable the selected DMA Streamx */
	__HAL_DMA_DISABLE(hdma);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f022 0201 	bic.w	r2, r2, #1
 8004cb0:	601a      	str	r2, [r3, #0]

	/* Reset DMA Streamx control register */
	hdma->Instance->CR = 0;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	601a      	str	r2, [r3, #0]

	/* Reset DMA Streamx number of data to transfer register */
	hdma->Instance->NDTR = 0;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	605a      	str	r2, [r3, #4]

	/* Reset DMA Streamx peripheral address register */
	hdma->Instance->PAR = 0;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	609a      	str	r2, [r3, #8]

	/* Reset DMA Streamx memory 0 address register */
	hdma->Instance->M0AR = 0;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	60da      	str	r2, [r3, #12]

	/* Reset DMA Streamx memory 1 address register */
	hdma->Instance->M1AR = 0;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	611a      	str	r2, [r3, #16]

	/* Reset DMA Streamx FIFO control register */
	hdma->Instance->FCR = (uint32_t) 0x00000021;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	2221      	movs	r2, #33	; 0x21
 8004ce0:	615a      	str	r2, [r3, #20]

	/* Clear all flags */
	__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	461a      	mov	r2, r3
 8004ce8:	4b89      	ldr	r3, [pc, #548]	; (8004f10 <HAL_DMA_DeInit+0x294>)
 8004cea:	429a      	cmp	r2, r3
 8004cec:	d960      	bls.n	8004db0 <HAL_DMA_DeInit+0x134>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a88      	ldr	r2, [pc, #544]	; (8004f14 <HAL_DMA_DeInit+0x298>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d057      	beq.n	8004da8 <HAL_DMA_DeInit+0x12c>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a86      	ldr	r2, [pc, #536]	; (8004f18 <HAL_DMA_DeInit+0x29c>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d050      	beq.n	8004da4 <HAL_DMA_DeInit+0x128>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a85      	ldr	r2, [pc, #532]	; (8004f1c <HAL_DMA_DeInit+0x2a0>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d049      	beq.n	8004da0 <HAL_DMA_DeInit+0x124>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a83      	ldr	r2, [pc, #524]	; (8004f20 <HAL_DMA_DeInit+0x2a4>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d042      	beq.n	8004d9c <HAL_DMA_DeInit+0x120>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a82      	ldr	r2, [pc, #520]	; (8004f24 <HAL_DMA_DeInit+0x2a8>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d03a      	beq.n	8004d96 <HAL_DMA_DeInit+0x11a>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a80      	ldr	r2, [pc, #512]	; (8004f28 <HAL_DMA_DeInit+0x2ac>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d032      	beq.n	8004d90 <HAL_DMA_DeInit+0x114>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4a7f      	ldr	r2, [pc, #508]	; (8004f2c <HAL_DMA_DeInit+0x2b0>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d02a      	beq.n	8004d8a <HAL_DMA_DeInit+0x10e>
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a7d      	ldr	r2, [pc, #500]	; (8004f30 <HAL_DMA_DeInit+0x2b4>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d022      	beq.n	8004d84 <HAL_DMA_DeInit+0x108>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a7c      	ldr	r2, [pc, #496]	; (8004f34 <HAL_DMA_DeInit+0x2b8>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d01a      	beq.n	8004d7e <HAL_DMA_DeInit+0x102>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a7a      	ldr	r2, [pc, #488]	; (8004f38 <HAL_DMA_DeInit+0x2bc>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d012      	beq.n	8004d78 <HAL_DMA_DeInit+0xfc>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4a79      	ldr	r2, [pc, #484]	; (8004f3c <HAL_DMA_DeInit+0x2c0>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d00a      	beq.n	8004d72 <HAL_DMA_DeInit+0xf6>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a77      	ldr	r2, [pc, #476]	; (8004f40 <HAL_DMA_DeInit+0x2c4>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d102      	bne.n	8004d6c <HAL_DMA_DeInit+0xf0>
 8004d66:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004d6a:	e01e      	b.n	8004daa <HAL_DMA_DeInit+0x12e>
 8004d6c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004d70:	e01b      	b.n	8004daa <HAL_DMA_DeInit+0x12e>
 8004d72:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004d76:	e018      	b.n	8004daa <HAL_DMA_DeInit+0x12e>
 8004d78:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004d7c:	e015      	b.n	8004daa <HAL_DMA_DeInit+0x12e>
 8004d7e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004d82:	e012      	b.n	8004daa <HAL_DMA_DeInit+0x12e>
 8004d84:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004d88:	e00f      	b.n	8004daa <HAL_DMA_DeInit+0x12e>
 8004d8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004d8e:	e00c      	b.n	8004daa <HAL_DMA_DeInit+0x12e>
 8004d90:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004d94:	e009      	b.n	8004daa <HAL_DMA_DeInit+0x12e>
 8004d96:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004d9a:	e006      	b.n	8004daa <HAL_DMA_DeInit+0x12e>
 8004d9c:	4b69      	ldr	r3, [pc, #420]	; (8004f44 <HAL_DMA_DeInit+0x2c8>)
 8004d9e:	e004      	b.n	8004daa <HAL_DMA_DeInit+0x12e>
 8004da0:	4b68      	ldr	r3, [pc, #416]	; (8004f44 <HAL_DMA_DeInit+0x2c8>)
 8004da2:	e002      	b.n	8004daa <HAL_DMA_DeInit+0x12e>
 8004da4:	4b67      	ldr	r3, [pc, #412]	; (8004f44 <HAL_DMA_DeInit+0x2c8>)
 8004da6:	e000      	b.n	8004daa <HAL_DMA_DeInit+0x12e>
 8004da8:	4b66      	ldr	r3, [pc, #408]	; (8004f44 <HAL_DMA_DeInit+0x2c8>)
 8004daa:	4a67      	ldr	r2, [pc, #412]	; (8004f48 <HAL_DMA_DeInit+0x2cc>)
 8004dac:	60d3      	str	r3, [r2, #12]
 8004dae:	e150      	b.n	8005052 <HAL_DMA_DeInit+0x3d6>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	461a      	mov	r2, r3
 8004db6:	4b65      	ldr	r3, [pc, #404]	; (8004f4c <HAL_DMA_DeInit+0x2d0>)
 8004db8:	429a      	cmp	r2, r3
 8004dba:	d960      	bls.n	8004e7e <HAL_DMA_DeInit+0x202>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a54      	ldr	r2, [pc, #336]	; (8004f14 <HAL_DMA_DeInit+0x298>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d057      	beq.n	8004e76 <HAL_DMA_DeInit+0x1fa>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a53      	ldr	r2, [pc, #332]	; (8004f18 <HAL_DMA_DeInit+0x29c>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d050      	beq.n	8004e72 <HAL_DMA_DeInit+0x1f6>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a51      	ldr	r2, [pc, #324]	; (8004f1c <HAL_DMA_DeInit+0x2a0>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d049      	beq.n	8004e6e <HAL_DMA_DeInit+0x1f2>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a50      	ldr	r2, [pc, #320]	; (8004f20 <HAL_DMA_DeInit+0x2a4>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d042      	beq.n	8004e6a <HAL_DMA_DeInit+0x1ee>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a4e      	ldr	r2, [pc, #312]	; (8004f24 <HAL_DMA_DeInit+0x2a8>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d03a      	beq.n	8004e64 <HAL_DMA_DeInit+0x1e8>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a4d      	ldr	r2, [pc, #308]	; (8004f28 <HAL_DMA_DeInit+0x2ac>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d032      	beq.n	8004e5e <HAL_DMA_DeInit+0x1e2>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a4b      	ldr	r2, [pc, #300]	; (8004f2c <HAL_DMA_DeInit+0x2b0>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d02a      	beq.n	8004e58 <HAL_DMA_DeInit+0x1dc>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a4a      	ldr	r2, [pc, #296]	; (8004f30 <HAL_DMA_DeInit+0x2b4>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d022      	beq.n	8004e52 <HAL_DMA_DeInit+0x1d6>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a48      	ldr	r2, [pc, #288]	; (8004f34 <HAL_DMA_DeInit+0x2b8>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d01a      	beq.n	8004e4c <HAL_DMA_DeInit+0x1d0>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a47      	ldr	r2, [pc, #284]	; (8004f38 <HAL_DMA_DeInit+0x2bc>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d012      	beq.n	8004e46 <HAL_DMA_DeInit+0x1ca>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a45      	ldr	r2, [pc, #276]	; (8004f3c <HAL_DMA_DeInit+0x2c0>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d00a      	beq.n	8004e40 <HAL_DMA_DeInit+0x1c4>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a44      	ldr	r2, [pc, #272]	; (8004f40 <HAL_DMA_DeInit+0x2c4>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d102      	bne.n	8004e3a <HAL_DMA_DeInit+0x1be>
 8004e34:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004e38:	e01e      	b.n	8004e78 <HAL_DMA_DeInit+0x1fc>
 8004e3a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004e3e:	e01b      	b.n	8004e78 <HAL_DMA_DeInit+0x1fc>
 8004e40:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004e44:	e018      	b.n	8004e78 <HAL_DMA_DeInit+0x1fc>
 8004e46:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004e4a:	e015      	b.n	8004e78 <HAL_DMA_DeInit+0x1fc>
 8004e4c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004e50:	e012      	b.n	8004e78 <HAL_DMA_DeInit+0x1fc>
 8004e52:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e56:	e00f      	b.n	8004e78 <HAL_DMA_DeInit+0x1fc>
 8004e58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e5c:	e00c      	b.n	8004e78 <HAL_DMA_DeInit+0x1fc>
 8004e5e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e62:	e009      	b.n	8004e78 <HAL_DMA_DeInit+0x1fc>
 8004e64:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e68:	e006      	b.n	8004e78 <HAL_DMA_DeInit+0x1fc>
 8004e6a:	4b36      	ldr	r3, [pc, #216]	; (8004f44 <HAL_DMA_DeInit+0x2c8>)
 8004e6c:	e004      	b.n	8004e78 <HAL_DMA_DeInit+0x1fc>
 8004e6e:	4b35      	ldr	r3, [pc, #212]	; (8004f44 <HAL_DMA_DeInit+0x2c8>)
 8004e70:	e002      	b.n	8004e78 <HAL_DMA_DeInit+0x1fc>
 8004e72:	4b34      	ldr	r3, [pc, #208]	; (8004f44 <HAL_DMA_DeInit+0x2c8>)
 8004e74:	e000      	b.n	8004e78 <HAL_DMA_DeInit+0x1fc>
 8004e76:	4b33      	ldr	r3, [pc, #204]	; (8004f44 <HAL_DMA_DeInit+0x2c8>)
 8004e78:	4a33      	ldr	r2, [pc, #204]	; (8004f48 <HAL_DMA_DeInit+0x2cc>)
 8004e7a:	6093      	str	r3, [r2, #8]
 8004e7c:	e0e9      	b.n	8005052 <HAL_DMA_DeInit+0x3d6>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	461a      	mov	r2, r3
 8004e84:	4b32      	ldr	r3, [pc, #200]	; (8004f50 <HAL_DMA_DeInit+0x2d4>)
 8004e86:	429a      	cmp	r2, r3
 8004e88:	f240 8083 	bls.w	8004f92 <HAL_DMA_DeInit+0x316>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a20      	ldr	r2, [pc, #128]	; (8004f14 <HAL_DMA_DeInit+0x298>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d079      	beq.n	8004f8a <HAL_DMA_DeInit+0x30e>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a1f      	ldr	r2, [pc, #124]	; (8004f18 <HAL_DMA_DeInit+0x29c>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d072      	beq.n	8004f86 <HAL_DMA_DeInit+0x30a>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a1d      	ldr	r2, [pc, #116]	; (8004f1c <HAL_DMA_DeInit+0x2a0>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d06b      	beq.n	8004f82 <HAL_DMA_DeInit+0x306>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4a1c      	ldr	r2, [pc, #112]	; (8004f20 <HAL_DMA_DeInit+0x2a4>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d064      	beq.n	8004f7e <HAL_DMA_DeInit+0x302>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a1a      	ldr	r2, [pc, #104]	; (8004f24 <HAL_DMA_DeInit+0x2a8>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d05c      	beq.n	8004f78 <HAL_DMA_DeInit+0x2fc>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a19      	ldr	r2, [pc, #100]	; (8004f28 <HAL_DMA_DeInit+0x2ac>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d054      	beq.n	8004f72 <HAL_DMA_DeInit+0x2f6>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a17      	ldr	r2, [pc, #92]	; (8004f2c <HAL_DMA_DeInit+0x2b0>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d04c      	beq.n	8004f6c <HAL_DMA_DeInit+0x2f0>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a16      	ldr	r2, [pc, #88]	; (8004f30 <HAL_DMA_DeInit+0x2b4>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d044      	beq.n	8004f66 <HAL_DMA_DeInit+0x2ea>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a14      	ldr	r2, [pc, #80]	; (8004f34 <HAL_DMA_DeInit+0x2b8>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d03c      	beq.n	8004f60 <HAL_DMA_DeInit+0x2e4>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a13      	ldr	r2, [pc, #76]	; (8004f38 <HAL_DMA_DeInit+0x2bc>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d034      	beq.n	8004f5a <HAL_DMA_DeInit+0x2de>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a11      	ldr	r2, [pc, #68]	; (8004f3c <HAL_DMA_DeInit+0x2c0>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d02c      	beq.n	8004f54 <HAL_DMA_DeInit+0x2d8>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a10      	ldr	r2, [pc, #64]	; (8004f40 <HAL_DMA_DeInit+0x2c4>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d102      	bne.n	8004f0a <HAL_DMA_DeInit+0x28e>
 8004f04:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004f08:	e040      	b.n	8004f8c <HAL_DMA_DeInit+0x310>
 8004f0a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004f0e:	e03d      	b.n	8004f8c <HAL_DMA_DeInit+0x310>
 8004f10:	40026458 	.word	0x40026458
 8004f14:	40026010 	.word	0x40026010
 8004f18:	40026410 	.word	0x40026410
 8004f1c:	40026070 	.word	0x40026070
 8004f20:	40026470 	.word	0x40026470
 8004f24:	40026028 	.word	0x40026028
 8004f28:	40026428 	.word	0x40026428
 8004f2c:	40026088 	.word	0x40026088
 8004f30:	40026488 	.word	0x40026488
 8004f34:	40026040 	.word	0x40026040
 8004f38:	40026440 	.word	0x40026440
 8004f3c:	400260a0 	.word	0x400260a0
 8004f40:	400264a0 	.word	0x400264a0
 8004f44:	00800004 	.word	0x00800004
 8004f48:	40026400 	.word	0x40026400
 8004f4c:	400260b8 	.word	0x400260b8
 8004f50:	40026058 	.word	0x40026058
 8004f54:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004f58:	e018      	b.n	8004f8c <HAL_DMA_DeInit+0x310>
 8004f5a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004f5e:	e015      	b.n	8004f8c <HAL_DMA_DeInit+0x310>
 8004f60:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004f64:	e012      	b.n	8004f8c <HAL_DMA_DeInit+0x310>
 8004f66:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f6a:	e00f      	b.n	8004f8c <HAL_DMA_DeInit+0x310>
 8004f6c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f70:	e00c      	b.n	8004f8c <HAL_DMA_DeInit+0x310>
 8004f72:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f76:	e009      	b.n	8004f8c <HAL_DMA_DeInit+0x310>
 8004f78:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f7c:	e006      	b.n	8004f8c <HAL_DMA_DeInit+0x310>
 8004f7e:	4b69      	ldr	r3, [pc, #420]	; (8005124 <HAL_DMA_DeInit+0x4a8>)
 8004f80:	e004      	b.n	8004f8c <HAL_DMA_DeInit+0x310>
 8004f82:	4b68      	ldr	r3, [pc, #416]	; (8005124 <HAL_DMA_DeInit+0x4a8>)
 8004f84:	e002      	b.n	8004f8c <HAL_DMA_DeInit+0x310>
 8004f86:	4b67      	ldr	r3, [pc, #412]	; (8005124 <HAL_DMA_DeInit+0x4a8>)
 8004f88:	e000      	b.n	8004f8c <HAL_DMA_DeInit+0x310>
 8004f8a:	4b66      	ldr	r3, [pc, #408]	; (8005124 <HAL_DMA_DeInit+0x4a8>)
 8004f8c:	4a66      	ldr	r2, [pc, #408]	; (8005128 <HAL_DMA_DeInit+0x4ac>)
 8004f8e:	60d3      	str	r3, [r2, #12]
 8004f90:	e05f      	b.n	8005052 <HAL_DMA_DeInit+0x3d6>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a65      	ldr	r2, [pc, #404]	; (800512c <HAL_DMA_DeInit+0x4b0>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d057      	beq.n	800504c <HAL_DMA_DeInit+0x3d0>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a63      	ldr	r2, [pc, #396]	; (8005130 <HAL_DMA_DeInit+0x4b4>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d050      	beq.n	8005048 <HAL_DMA_DeInit+0x3cc>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a62      	ldr	r2, [pc, #392]	; (8005134 <HAL_DMA_DeInit+0x4b8>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d049      	beq.n	8005044 <HAL_DMA_DeInit+0x3c8>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a60      	ldr	r2, [pc, #384]	; (8005138 <HAL_DMA_DeInit+0x4bc>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d042      	beq.n	8005040 <HAL_DMA_DeInit+0x3c4>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a5f      	ldr	r2, [pc, #380]	; (800513c <HAL_DMA_DeInit+0x4c0>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d03a      	beq.n	800503a <HAL_DMA_DeInit+0x3be>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a5d      	ldr	r2, [pc, #372]	; (8005140 <HAL_DMA_DeInit+0x4c4>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d032      	beq.n	8005034 <HAL_DMA_DeInit+0x3b8>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a5c      	ldr	r2, [pc, #368]	; (8005144 <HAL_DMA_DeInit+0x4c8>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d02a      	beq.n	800502e <HAL_DMA_DeInit+0x3b2>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4a5a      	ldr	r2, [pc, #360]	; (8005148 <HAL_DMA_DeInit+0x4cc>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d022      	beq.n	8005028 <HAL_DMA_DeInit+0x3ac>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a59      	ldr	r2, [pc, #356]	; (800514c <HAL_DMA_DeInit+0x4d0>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d01a      	beq.n	8005022 <HAL_DMA_DeInit+0x3a6>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a57      	ldr	r2, [pc, #348]	; (8005150 <HAL_DMA_DeInit+0x4d4>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d012      	beq.n	800501c <HAL_DMA_DeInit+0x3a0>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a56      	ldr	r2, [pc, #344]	; (8005154 <HAL_DMA_DeInit+0x4d8>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d00a      	beq.n	8005016 <HAL_DMA_DeInit+0x39a>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a54      	ldr	r2, [pc, #336]	; (8005158 <HAL_DMA_DeInit+0x4dc>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d102      	bne.n	8005010 <HAL_DMA_DeInit+0x394>
 800500a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800500e:	e01e      	b.n	800504e <HAL_DMA_DeInit+0x3d2>
 8005010:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005014:	e01b      	b.n	800504e <HAL_DMA_DeInit+0x3d2>
 8005016:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800501a:	e018      	b.n	800504e <HAL_DMA_DeInit+0x3d2>
 800501c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005020:	e015      	b.n	800504e <HAL_DMA_DeInit+0x3d2>
 8005022:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005026:	e012      	b.n	800504e <HAL_DMA_DeInit+0x3d2>
 8005028:	f44f 7380 	mov.w	r3, #256	; 0x100
 800502c:	e00f      	b.n	800504e <HAL_DMA_DeInit+0x3d2>
 800502e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005032:	e00c      	b.n	800504e <HAL_DMA_DeInit+0x3d2>
 8005034:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005038:	e009      	b.n	800504e <HAL_DMA_DeInit+0x3d2>
 800503a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800503e:	e006      	b.n	800504e <HAL_DMA_DeInit+0x3d2>
 8005040:	4b38      	ldr	r3, [pc, #224]	; (8005124 <HAL_DMA_DeInit+0x4a8>)
 8005042:	e004      	b.n	800504e <HAL_DMA_DeInit+0x3d2>
 8005044:	4b37      	ldr	r3, [pc, #220]	; (8005124 <HAL_DMA_DeInit+0x4a8>)
 8005046:	e002      	b.n	800504e <HAL_DMA_DeInit+0x3d2>
 8005048:	4b36      	ldr	r3, [pc, #216]	; (8005124 <HAL_DMA_DeInit+0x4a8>)
 800504a:	e000      	b.n	800504e <HAL_DMA_DeInit+0x3d2>
 800504c:	4b35      	ldr	r3, [pc, #212]	; (8005124 <HAL_DMA_DeInit+0x4a8>)
 800504e:	4a36      	ldr	r2, [pc, #216]	; (8005128 <HAL_DMA_DeInit+0x4ac>)
 8005050:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	461a      	mov	r2, r3
 8005058:	4b40      	ldr	r3, [pc, #256]	; (800515c <HAL_DMA_DeInit+0x4e0>)
 800505a:	429a      	cmp	r2, r3
 800505c:	f240 8082 	bls.w	8005164 <HAL_DMA_DeInit+0x4e8>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a31      	ldr	r2, [pc, #196]	; (800512c <HAL_DMA_DeInit+0x4b0>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d057      	beq.n	800511a <HAL_DMA_DeInit+0x49e>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a30      	ldr	r2, [pc, #192]	; (8005130 <HAL_DMA_DeInit+0x4b4>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d050      	beq.n	8005116 <HAL_DMA_DeInit+0x49a>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a2e      	ldr	r2, [pc, #184]	; (8005134 <HAL_DMA_DeInit+0x4b8>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d049      	beq.n	8005112 <HAL_DMA_DeInit+0x496>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4a2d      	ldr	r2, [pc, #180]	; (8005138 <HAL_DMA_DeInit+0x4bc>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d042      	beq.n	800510e <HAL_DMA_DeInit+0x492>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a2b      	ldr	r2, [pc, #172]	; (800513c <HAL_DMA_DeInit+0x4c0>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d03a      	beq.n	8005108 <HAL_DMA_DeInit+0x48c>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4a2a      	ldr	r2, [pc, #168]	; (8005140 <HAL_DMA_DeInit+0x4c4>)
 8005098:	4293      	cmp	r3, r2
 800509a:	d032      	beq.n	8005102 <HAL_DMA_DeInit+0x486>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4a28      	ldr	r2, [pc, #160]	; (8005144 <HAL_DMA_DeInit+0x4c8>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d02a      	beq.n	80050fc <HAL_DMA_DeInit+0x480>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	4a27      	ldr	r2, [pc, #156]	; (8005148 <HAL_DMA_DeInit+0x4cc>)
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d022      	beq.n	80050f6 <HAL_DMA_DeInit+0x47a>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4a25      	ldr	r2, [pc, #148]	; (800514c <HAL_DMA_DeInit+0x4d0>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d01a      	beq.n	80050f0 <HAL_DMA_DeInit+0x474>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a24      	ldr	r2, [pc, #144]	; (8005150 <HAL_DMA_DeInit+0x4d4>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d012      	beq.n	80050ea <HAL_DMA_DeInit+0x46e>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a22      	ldr	r2, [pc, #136]	; (8005154 <HAL_DMA_DeInit+0x4d8>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d00a      	beq.n	80050e4 <HAL_DMA_DeInit+0x468>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4a21      	ldr	r2, [pc, #132]	; (8005158 <HAL_DMA_DeInit+0x4dc>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d102      	bne.n	80050de <HAL_DMA_DeInit+0x462>
 80050d8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80050dc:	e01e      	b.n	800511c <HAL_DMA_DeInit+0x4a0>
 80050de:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80050e2:	e01b      	b.n	800511c <HAL_DMA_DeInit+0x4a0>
 80050e4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80050e8:	e018      	b.n	800511c <HAL_DMA_DeInit+0x4a0>
 80050ea:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80050ee:	e015      	b.n	800511c <HAL_DMA_DeInit+0x4a0>
 80050f0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80050f4:	e012      	b.n	800511c <HAL_DMA_DeInit+0x4a0>
 80050f6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80050fa:	e00f      	b.n	800511c <HAL_DMA_DeInit+0x4a0>
 80050fc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005100:	e00c      	b.n	800511c <HAL_DMA_DeInit+0x4a0>
 8005102:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005106:	e009      	b.n	800511c <HAL_DMA_DeInit+0x4a0>
 8005108:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800510c:	e006      	b.n	800511c <HAL_DMA_DeInit+0x4a0>
 800510e:	2320      	movs	r3, #32
 8005110:	e004      	b.n	800511c <HAL_DMA_DeInit+0x4a0>
 8005112:	2320      	movs	r3, #32
 8005114:	e002      	b.n	800511c <HAL_DMA_DeInit+0x4a0>
 8005116:	2320      	movs	r3, #32
 8005118:	e000      	b.n	800511c <HAL_DMA_DeInit+0x4a0>
 800511a:	2320      	movs	r3, #32
 800511c:	4a10      	ldr	r2, [pc, #64]	; (8005160 <HAL_DMA_DeInit+0x4e4>)
 800511e:	60d3      	str	r3, [r2, #12]
 8005120:	e16e      	b.n	8005400 <HAL_DMA_DeInit+0x784>
 8005122:	bf00      	nop
 8005124:	00800004 	.word	0x00800004
 8005128:	40026000 	.word	0x40026000
 800512c:	40026010 	.word	0x40026010
 8005130:	40026410 	.word	0x40026410
 8005134:	40026070 	.word	0x40026070
 8005138:	40026470 	.word	0x40026470
 800513c:	40026028 	.word	0x40026028
 8005140:	40026428 	.word	0x40026428
 8005144:	40026088 	.word	0x40026088
 8005148:	40026488 	.word	0x40026488
 800514c:	40026040 	.word	0x40026040
 8005150:	40026440 	.word	0x40026440
 8005154:	400260a0 	.word	0x400260a0
 8005158:	400264a0 	.word	0x400264a0
 800515c:	40026458 	.word	0x40026458
 8005160:	40026400 	.word	0x40026400
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	461a      	mov	r2, r3
 800516a:	4b8c      	ldr	r3, [pc, #560]	; (800539c <HAL_DMA_DeInit+0x720>)
 800516c:	429a      	cmp	r2, r3
 800516e:	d960      	bls.n	8005232 <HAL_DMA_DeInit+0x5b6>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a8a      	ldr	r2, [pc, #552]	; (80053a0 <HAL_DMA_DeInit+0x724>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d057      	beq.n	800522a <HAL_DMA_DeInit+0x5ae>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a89      	ldr	r2, [pc, #548]	; (80053a4 <HAL_DMA_DeInit+0x728>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d050      	beq.n	8005226 <HAL_DMA_DeInit+0x5aa>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a87      	ldr	r2, [pc, #540]	; (80053a8 <HAL_DMA_DeInit+0x72c>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d049      	beq.n	8005222 <HAL_DMA_DeInit+0x5a6>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a86      	ldr	r2, [pc, #536]	; (80053ac <HAL_DMA_DeInit+0x730>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d042      	beq.n	800521e <HAL_DMA_DeInit+0x5a2>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a84      	ldr	r2, [pc, #528]	; (80053b0 <HAL_DMA_DeInit+0x734>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d03a      	beq.n	8005218 <HAL_DMA_DeInit+0x59c>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a83      	ldr	r2, [pc, #524]	; (80053b4 <HAL_DMA_DeInit+0x738>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d032      	beq.n	8005212 <HAL_DMA_DeInit+0x596>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a81      	ldr	r2, [pc, #516]	; (80053b8 <HAL_DMA_DeInit+0x73c>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d02a      	beq.n	800520c <HAL_DMA_DeInit+0x590>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a80      	ldr	r2, [pc, #512]	; (80053bc <HAL_DMA_DeInit+0x740>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d022      	beq.n	8005206 <HAL_DMA_DeInit+0x58a>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a7e      	ldr	r2, [pc, #504]	; (80053c0 <HAL_DMA_DeInit+0x744>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d01a      	beq.n	8005200 <HAL_DMA_DeInit+0x584>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a7d      	ldr	r2, [pc, #500]	; (80053c4 <HAL_DMA_DeInit+0x748>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d012      	beq.n	80051fa <HAL_DMA_DeInit+0x57e>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a7b      	ldr	r2, [pc, #492]	; (80053c8 <HAL_DMA_DeInit+0x74c>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d00a      	beq.n	80051f4 <HAL_DMA_DeInit+0x578>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a7a      	ldr	r2, [pc, #488]	; (80053cc <HAL_DMA_DeInit+0x750>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d102      	bne.n	80051ee <HAL_DMA_DeInit+0x572>
 80051e8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80051ec:	e01e      	b.n	800522c <HAL_DMA_DeInit+0x5b0>
 80051ee:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80051f2:	e01b      	b.n	800522c <HAL_DMA_DeInit+0x5b0>
 80051f4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80051f8:	e018      	b.n	800522c <HAL_DMA_DeInit+0x5b0>
 80051fa:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80051fe:	e015      	b.n	800522c <HAL_DMA_DeInit+0x5b0>
 8005200:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005204:	e012      	b.n	800522c <HAL_DMA_DeInit+0x5b0>
 8005206:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800520a:	e00f      	b.n	800522c <HAL_DMA_DeInit+0x5b0>
 800520c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005210:	e00c      	b.n	800522c <HAL_DMA_DeInit+0x5b0>
 8005212:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005216:	e009      	b.n	800522c <HAL_DMA_DeInit+0x5b0>
 8005218:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800521c:	e006      	b.n	800522c <HAL_DMA_DeInit+0x5b0>
 800521e:	2320      	movs	r3, #32
 8005220:	e004      	b.n	800522c <HAL_DMA_DeInit+0x5b0>
 8005222:	2320      	movs	r3, #32
 8005224:	e002      	b.n	800522c <HAL_DMA_DeInit+0x5b0>
 8005226:	2320      	movs	r3, #32
 8005228:	e000      	b.n	800522c <HAL_DMA_DeInit+0x5b0>
 800522a:	2320      	movs	r3, #32
 800522c:	4a68      	ldr	r2, [pc, #416]	; (80053d0 <HAL_DMA_DeInit+0x754>)
 800522e:	6093      	str	r3, [r2, #8]
 8005230:	e0e6      	b.n	8005400 <HAL_DMA_DeInit+0x784>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	461a      	mov	r2, r3
 8005238:	4b66      	ldr	r3, [pc, #408]	; (80053d4 <HAL_DMA_DeInit+0x758>)
 800523a:	429a      	cmp	r2, r3
 800523c:	d960      	bls.n	8005300 <HAL_DMA_DeInit+0x684>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a57      	ldr	r2, [pc, #348]	; (80053a0 <HAL_DMA_DeInit+0x724>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d057      	beq.n	80052f8 <HAL_DMA_DeInit+0x67c>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a55      	ldr	r2, [pc, #340]	; (80053a4 <HAL_DMA_DeInit+0x728>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d050      	beq.n	80052f4 <HAL_DMA_DeInit+0x678>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a54      	ldr	r2, [pc, #336]	; (80053a8 <HAL_DMA_DeInit+0x72c>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d049      	beq.n	80052f0 <HAL_DMA_DeInit+0x674>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a52      	ldr	r2, [pc, #328]	; (80053ac <HAL_DMA_DeInit+0x730>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d042      	beq.n	80052ec <HAL_DMA_DeInit+0x670>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a51      	ldr	r2, [pc, #324]	; (80053b0 <HAL_DMA_DeInit+0x734>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d03a      	beq.n	80052e6 <HAL_DMA_DeInit+0x66a>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a4f      	ldr	r2, [pc, #316]	; (80053b4 <HAL_DMA_DeInit+0x738>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d032      	beq.n	80052e0 <HAL_DMA_DeInit+0x664>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a4e      	ldr	r2, [pc, #312]	; (80053b8 <HAL_DMA_DeInit+0x73c>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d02a      	beq.n	80052da <HAL_DMA_DeInit+0x65e>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a4c      	ldr	r2, [pc, #304]	; (80053bc <HAL_DMA_DeInit+0x740>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d022      	beq.n	80052d4 <HAL_DMA_DeInit+0x658>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4a4b      	ldr	r2, [pc, #300]	; (80053c0 <HAL_DMA_DeInit+0x744>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d01a      	beq.n	80052ce <HAL_DMA_DeInit+0x652>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4a49      	ldr	r2, [pc, #292]	; (80053c4 <HAL_DMA_DeInit+0x748>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d012      	beq.n	80052c8 <HAL_DMA_DeInit+0x64c>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a48      	ldr	r2, [pc, #288]	; (80053c8 <HAL_DMA_DeInit+0x74c>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d00a      	beq.n	80052c2 <HAL_DMA_DeInit+0x646>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a46      	ldr	r2, [pc, #280]	; (80053cc <HAL_DMA_DeInit+0x750>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d102      	bne.n	80052bc <HAL_DMA_DeInit+0x640>
 80052b6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80052ba:	e01e      	b.n	80052fa <HAL_DMA_DeInit+0x67e>
 80052bc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80052c0:	e01b      	b.n	80052fa <HAL_DMA_DeInit+0x67e>
 80052c2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80052c6:	e018      	b.n	80052fa <HAL_DMA_DeInit+0x67e>
 80052c8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80052cc:	e015      	b.n	80052fa <HAL_DMA_DeInit+0x67e>
 80052ce:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80052d2:	e012      	b.n	80052fa <HAL_DMA_DeInit+0x67e>
 80052d4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80052d8:	e00f      	b.n	80052fa <HAL_DMA_DeInit+0x67e>
 80052da:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80052de:	e00c      	b.n	80052fa <HAL_DMA_DeInit+0x67e>
 80052e0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80052e4:	e009      	b.n	80052fa <HAL_DMA_DeInit+0x67e>
 80052e6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80052ea:	e006      	b.n	80052fa <HAL_DMA_DeInit+0x67e>
 80052ec:	2320      	movs	r3, #32
 80052ee:	e004      	b.n	80052fa <HAL_DMA_DeInit+0x67e>
 80052f0:	2320      	movs	r3, #32
 80052f2:	e002      	b.n	80052fa <HAL_DMA_DeInit+0x67e>
 80052f4:	2320      	movs	r3, #32
 80052f6:	e000      	b.n	80052fa <HAL_DMA_DeInit+0x67e>
 80052f8:	2320      	movs	r3, #32
 80052fa:	4a37      	ldr	r2, [pc, #220]	; (80053d8 <HAL_DMA_DeInit+0x75c>)
 80052fc:	60d3      	str	r3, [r2, #12]
 80052fe:	e07f      	b.n	8005400 <HAL_DMA_DeInit+0x784>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a26      	ldr	r2, [pc, #152]	; (80053a0 <HAL_DMA_DeInit+0x724>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d077      	beq.n	80053fa <HAL_DMA_DeInit+0x77e>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a25      	ldr	r2, [pc, #148]	; (80053a4 <HAL_DMA_DeInit+0x728>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d070      	beq.n	80053f6 <HAL_DMA_DeInit+0x77a>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a23      	ldr	r2, [pc, #140]	; (80053a8 <HAL_DMA_DeInit+0x72c>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d069      	beq.n	80053f2 <HAL_DMA_DeInit+0x776>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a22      	ldr	r2, [pc, #136]	; (80053ac <HAL_DMA_DeInit+0x730>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d062      	beq.n	80053ee <HAL_DMA_DeInit+0x772>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a20      	ldr	r2, [pc, #128]	; (80053b0 <HAL_DMA_DeInit+0x734>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d05a      	beq.n	80053e8 <HAL_DMA_DeInit+0x76c>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a1f      	ldr	r2, [pc, #124]	; (80053b4 <HAL_DMA_DeInit+0x738>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d052      	beq.n	80053e2 <HAL_DMA_DeInit+0x766>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a1d      	ldr	r2, [pc, #116]	; (80053b8 <HAL_DMA_DeInit+0x73c>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d04a      	beq.n	80053dc <HAL_DMA_DeInit+0x760>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4a1c      	ldr	r2, [pc, #112]	; (80053bc <HAL_DMA_DeInit+0x740>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d022      	beq.n	8005396 <HAL_DMA_DeInit+0x71a>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a1a      	ldr	r2, [pc, #104]	; (80053c0 <HAL_DMA_DeInit+0x744>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d01a      	beq.n	8005390 <HAL_DMA_DeInit+0x714>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a19      	ldr	r2, [pc, #100]	; (80053c4 <HAL_DMA_DeInit+0x748>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d012      	beq.n	800538a <HAL_DMA_DeInit+0x70e>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a17      	ldr	r2, [pc, #92]	; (80053c8 <HAL_DMA_DeInit+0x74c>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d00a      	beq.n	8005384 <HAL_DMA_DeInit+0x708>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a16      	ldr	r2, [pc, #88]	; (80053cc <HAL_DMA_DeInit+0x750>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d102      	bne.n	800537e <HAL_DMA_DeInit+0x702>
 8005378:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800537c:	e03e      	b.n	80053fc <HAL_DMA_DeInit+0x780>
 800537e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005382:	e03b      	b.n	80053fc <HAL_DMA_DeInit+0x780>
 8005384:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005388:	e038      	b.n	80053fc <HAL_DMA_DeInit+0x780>
 800538a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800538e:	e035      	b.n	80053fc <HAL_DMA_DeInit+0x780>
 8005390:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005394:	e032      	b.n	80053fc <HAL_DMA_DeInit+0x780>
 8005396:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800539a:	e02f      	b.n	80053fc <HAL_DMA_DeInit+0x780>
 800539c:	400260b8 	.word	0x400260b8
 80053a0:	40026010 	.word	0x40026010
 80053a4:	40026410 	.word	0x40026410
 80053a8:	40026070 	.word	0x40026070
 80053ac:	40026470 	.word	0x40026470
 80053b0:	40026028 	.word	0x40026028
 80053b4:	40026428 	.word	0x40026428
 80053b8:	40026088 	.word	0x40026088
 80053bc:	40026488 	.word	0x40026488
 80053c0:	40026040 	.word	0x40026040
 80053c4:	40026440 	.word	0x40026440
 80053c8:	400260a0 	.word	0x400260a0
 80053cc:	400264a0 	.word	0x400264a0
 80053d0:	40026400 	.word	0x40026400
 80053d4:	40026058 	.word	0x40026058
 80053d8:	40026000 	.word	0x40026000
 80053dc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80053e0:	e00c      	b.n	80053fc <HAL_DMA_DeInit+0x780>
 80053e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80053e6:	e009      	b.n	80053fc <HAL_DMA_DeInit+0x780>
 80053e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80053ec:	e006      	b.n	80053fc <HAL_DMA_DeInit+0x780>
 80053ee:	2320      	movs	r3, #32
 80053f0:	e004      	b.n	80053fc <HAL_DMA_DeInit+0x780>
 80053f2:	2320      	movs	r3, #32
 80053f4:	e002      	b.n	80053fc <HAL_DMA_DeInit+0x780>
 80053f6:	2320      	movs	r3, #32
 80053f8:	e000      	b.n	80053fc <HAL_DMA_DeInit+0x780>
 80053fa:	2320      	movs	r3, #32
 80053fc:	4a8a      	ldr	r2, [pc, #552]	; (8005628 <HAL_DMA_DeInit+0x9ac>)
 80053fe:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	461a      	mov	r2, r3
 8005406:	4b89      	ldr	r3, [pc, #548]	; (800562c <HAL_DMA_DeInit+0x9b0>)
 8005408:	429a      	cmp	r2, r3
 800540a:	d960      	bls.n	80054ce <HAL_DMA_DeInit+0x852>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4a87      	ldr	r2, [pc, #540]	; (8005630 <HAL_DMA_DeInit+0x9b4>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d057      	beq.n	80054c6 <HAL_DMA_DeInit+0x84a>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4a86      	ldr	r2, [pc, #536]	; (8005634 <HAL_DMA_DeInit+0x9b8>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d050      	beq.n	80054c2 <HAL_DMA_DeInit+0x846>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4a84      	ldr	r2, [pc, #528]	; (8005638 <HAL_DMA_DeInit+0x9bc>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d049      	beq.n	80054be <HAL_DMA_DeInit+0x842>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a83      	ldr	r2, [pc, #524]	; (800563c <HAL_DMA_DeInit+0x9c0>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d042      	beq.n	80054ba <HAL_DMA_DeInit+0x83e>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a81      	ldr	r2, [pc, #516]	; (8005640 <HAL_DMA_DeInit+0x9c4>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d03a      	beq.n	80054b4 <HAL_DMA_DeInit+0x838>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a80      	ldr	r2, [pc, #512]	; (8005644 <HAL_DMA_DeInit+0x9c8>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d032      	beq.n	80054ae <HAL_DMA_DeInit+0x832>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a7e      	ldr	r2, [pc, #504]	; (8005648 <HAL_DMA_DeInit+0x9cc>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d02a      	beq.n	80054a8 <HAL_DMA_DeInit+0x82c>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a7d      	ldr	r2, [pc, #500]	; (800564c <HAL_DMA_DeInit+0x9d0>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d022      	beq.n	80054a2 <HAL_DMA_DeInit+0x826>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4a7b      	ldr	r2, [pc, #492]	; (8005650 <HAL_DMA_DeInit+0x9d4>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d01a      	beq.n	800549c <HAL_DMA_DeInit+0x820>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4a7a      	ldr	r2, [pc, #488]	; (8005654 <HAL_DMA_DeInit+0x9d8>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d012      	beq.n	8005496 <HAL_DMA_DeInit+0x81a>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a78      	ldr	r2, [pc, #480]	; (8005658 <HAL_DMA_DeInit+0x9dc>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d00a      	beq.n	8005490 <HAL_DMA_DeInit+0x814>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4a77      	ldr	r2, [pc, #476]	; (800565c <HAL_DMA_DeInit+0x9e0>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d102      	bne.n	800548a <HAL_DMA_DeInit+0x80e>
 8005484:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005488:	e01e      	b.n	80054c8 <HAL_DMA_DeInit+0x84c>
 800548a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800548e:	e01b      	b.n	80054c8 <HAL_DMA_DeInit+0x84c>
 8005490:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005494:	e018      	b.n	80054c8 <HAL_DMA_DeInit+0x84c>
 8005496:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800549a:	e015      	b.n	80054c8 <HAL_DMA_DeInit+0x84c>
 800549c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80054a0:	e012      	b.n	80054c8 <HAL_DMA_DeInit+0x84c>
 80054a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80054a6:	e00f      	b.n	80054c8 <HAL_DMA_DeInit+0x84c>
 80054a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80054ac:	e00c      	b.n	80054c8 <HAL_DMA_DeInit+0x84c>
 80054ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80054b2:	e009      	b.n	80054c8 <HAL_DMA_DeInit+0x84c>
 80054b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80054b8:	e006      	b.n	80054c8 <HAL_DMA_DeInit+0x84c>
 80054ba:	2308      	movs	r3, #8
 80054bc:	e004      	b.n	80054c8 <HAL_DMA_DeInit+0x84c>
 80054be:	2308      	movs	r3, #8
 80054c0:	e002      	b.n	80054c8 <HAL_DMA_DeInit+0x84c>
 80054c2:	2308      	movs	r3, #8
 80054c4:	e000      	b.n	80054c8 <HAL_DMA_DeInit+0x84c>
 80054c6:	2308      	movs	r3, #8
 80054c8:	4a65      	ldr	r2, [pc, #404]	; (8005660 <HAL_DMA_DeInit+0x9e4>)
 80054ca:	60d3      	str	r3, [r2, #12]
 80054cc:	e150      	b.n	8005770 <HAL_DMA_DeInit+0xaf4>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	461a      	mov	r2, r3
 80054d4:	4b63      	ldr	r3, [pc, #396]	; (8005664 <HAL_DMA_DeInit+0x9e8>)
 80054d6:	429a      	cmp	r2, r3
 80054d8:	d960      	bls.n	800559c <HAL_DMA_DeInit+0x920>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a54      	ldr	r2, [pc, #336]	; (8005630 <HAL_DMA_DeInit+0x9b4>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d057      	beq.n	8005594 <HAL_DMA_DeInit+0x918>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a52      	ldr	r2, [pc, #328]	; (8005634 <HAL_DMA_DeInit+0x9b8>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d050      	beq.n	8005590 <HAL_DMA_DeInit+0x914>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4a51      	ldr	r2, [pc, #324]	; (8005638 <HAL_DMA_DeInit+0x9bc>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d049      	beq.n	800558c <HAL_DMA_DeInit+0x910>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a4f      	ldr	r2, [pc, #316]	; (800563c <HAL_DMA_DeInit+0x9c0>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d042      	beq.n	8005588 <HAL_DMA_DeInit+0x90c>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a4e      	ldr	r2, [pc, #312]	; (8005640 <HAL_DMA_DeInit+0x9c4>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d03a      	beq.n	8005582 <HAL_DMA_DeInit+0x906>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a4c      	ldr	r2, [pc, #304]	; (8005644 <HAL_DMA_DeInit+0x9c8>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d032      	beq.n	800557c <HAL_DMA_DeInit+0x900>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4a4b      	ldr	r2, [pc, #300]	; (8005648 <HAL_DMA_DeInit+0x9cc>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d02a      	beq.n	8005576 <HAL_DMA_DeInit+0x8fa>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a49      	ldr	r2, [pc, #292]	; (800564c <HAL_DMA_DeInit+0x9d0>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d022      	beq.n	8005570 <HAL_DMA_DeInit+0x8f4>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	4a48      	ldr	r2, [pc, #288]	; (8005650 <HAL_DMA_DeInit+0x9d4>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d01a      	beq.n	800556a <HAL_DMA_DeInit+0x8ee>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a46      	ldr	r2, [pc, #280]	; (8005654 <HAL_DMA_DeInit+0x9d8>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d012      	beq.n	8005564 <HAL_DMA_DeInit+0x8e8>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4a45      	ldr	r2, [pc, #276]	; (8005658 <HAL_DMA_DeInit+0x9dc>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d00a      	beq.n	800555e <HAL_DMA_DeInit+0x8e2>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a43      	ldr	r2, [pc, #268]	; (800565c <HAL_DMA_DeInit+0x9e0>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d102      	bne.n	8005558 <HAL_DMA_DeInit+0x8dc>
 8005552:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005556:	e01e      	b.n	8005596 <HAL_DMA_DeInit+0x91a>
 8005558:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800555c:	e01b      	b.n	8005596 <HAL_DMA_DeInit+0x91a>
 800555e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005562:	e018      	b.n	8005596 <HAL_DMA_DeInit+0x91a>
 8005564:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005568:	e015      	b.n	8005596 <HAL_DMA_DeInit+0x91a>
 800556a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800556e:	e012      	b.n	8005596 <HAL_DMA_DeInit+0x91a>
 8005570:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005574:	e00f      	b.n	8005596 <HAL_DMA_DeInit+0x91a>
 8005576:	f44f 7300 	mov.w	r3, #512	; 0x200
 800557a:	e00c      	b.n	8005596 <HAL_DMA_DeInit+0x91a>
 800557c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005580:	e009      	b.n	8005596 <HAL_DMA_DeInit+0x91a>
 8005582:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005586:	e006      	b.n	8005596 <HAL_DMA_DeInit+0x91a>
 8005588:	2308      	movs	r3, #8
 800558a:	e004      	b.n	8005596 <HAL_DMA_DeInit+0x91a>
 800558c:	2308      	movs	r3, #8
 800558e:	e002      	b.n	8005596 <HAL_DMA_DeInit+0x91a>
 8005590:	2308      	movs	r3, #8
 8005592:	e000      	b.n	8005596 <HAL_DMA_DeInit+0x91a>
 8005594:	2308      	movs	r3, #8
 8005596:	4a32      	ldr	r2, [pc, #200]	; (8005660 <HAL_DMA_DeInit+0x9e4>)
 8005598:	6093      	str	r3, [r2, #8]
 800559a:	e0e9      	b.n	8005770 <HAL_DMA_DeInit+0xaf4>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	461a      	mov	r2, r3
 80055a2:	4b31      	ldr	r3, [pc, #196]	; (8005668 <HAL_DMA_DeInit+0x9ec>)
 80055a4:	429a      	cmp	r2, r3
 80055a6:	f240 8083 	bls.w	80056b0 <HAL_DMA_DeInit+0xa34>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4a20      	ldr	r2, [pc, #128]	; (8005630 <HAL_DMA_DeInit+0x9b4>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d079      	beq.n	80056a8 <HAL_DMA_DeInit+0xa2c>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4a1e      	ldr	r2, [pc, #120]	; (8005634 <HAL_DMA_DeInit+0x9b8>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d072      	beq.n	80056a4 <HAL_DMA_DeInit+0xa28>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4a1d      	ldr	r2, [pc, #116]	; (8005638 <HAL_DMA_DeInit+0x9bc>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d06b      	beq.n	80056a0 <HAL_DMA_DeInit+0xa24>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4a1b      	ldr	r2, [pc, #108]	; (800563c <HAL_DMA_DeInit+0x9c0>)
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d064      	beq.n	800569c <HAL_DMA_DeInit+0xa20>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4a1a      	ldr	r2, [pc, #104]	; (8005640 <HAL_DMA_DeInit+0x9c4>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d05c      	beq.n	8005696 <HAL_DMA_DeInit+0xa1a>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a18      	ldr	r2, [pc, #96]	; (8005644 <HAL_DMA_DeInit+0x9c8>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d054      	beq.n	8005690 <HAL_DMA_DeInit+0xa14>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a17      	ldr	r2, [pc, #92]	; (8005648 <HAL_DMA_DeInit+0x9cc>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d04c      	beq.n	800568a <HAL_DMA_DeInit+0xa0e>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a15      	ldr	r2, [pc, #84]	; (800564c <HAL_DMA_DeInit+0x9d0>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d044      	beq.n	8005684 <HAL_DMA_DeInit+0xa08>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a14      	ldr	r2, [pc, #80]	; (8005650 <HAL_DMA_DeInit+0x9d4>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d03c      	beq.n	800567e <HAL_DMA_DeInit+0xa02>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a12      	ldr	r2, [pc, #72]	; (8005654 <HAL_DMA_DeInit+0x9d8>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d034      	beq.n	8005678 <HAL_DMA_DeInit+0x9fc>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a11      	ldr	r2, [pc, #68]	; (8005658 <HAL_DMA_DeInit+0x9dc>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d02c      	beq.n	8005672 <HAL_DMA_DeInit+0x9f6>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a0f      	ldr	r2, [pc, #60]	; (800565c <HAL_DMA_DeInit+0x9e0>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d124      	bne.n	800566c <HAL_DMA_DeInit+0x9f0>
 8005622:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005626:	e040      	b.n	80056aa <HAL_DMA_DeInit+0xa2e>
 8005628:	40026000 	.word	0x40026000
 800562c:	40026458 	.word	0x40026458
 8005630:	40026010 	.word	0x40026010
 8005634:	40026410 	.word	0x40026410
 8005638:	40026070 	.word	0x40026070
 800563c:	40026470 	.word	0x40026470
 8005640:	40026028 	.word	0x40026028
 8005644:	40026428 	.word	0x40026428
 8005648:	40026088 	.word	0x40026088
 800564c:	40026488 	.word	0x40026488
 8005650:	40026040 	.word	0x40026040
 8005654:	40026440 	.word	0x40026440
 8005658:	400260a0 	.word	0x400260a0
 800565c:	400264a0 	.word	0x400264a0
 8005660:	40026400 	.word	0x40026400
 8005664:	400260b8 	.word	0x400260b8
 8005668:	40026058 	.word	0x40026058
 800566c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005670:	e01b      	b.n	80056aa <HAL_DMA_DeInit+0xa2e>
 8005672:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005676:	e018      	b.n	80056aa <HAL_DMA_DeInit+0xa2e>
 8005678:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800567c:	e015      	b.n	80056aa <HAL_DMA_DeInit+0xa2e>
 800567e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005682:	e012      	b.n	80056aa <HAL_DMA_DeInit+0xa2e>
 8005684:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005688:	e00f      	b.n	80056aa <HAL_DMA_DeInit+0xa2e>
 800568a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800568e:	e00c      	b.n	80056aa <HAL_DMA_DeInit+0xa2e>
 8005690:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005694:	e009      	b.n	80056aa <HAL_DMA_DeInit+0xa2e>
 8005696:	f44f 7300 	mov.w	r3, #512	; 0x200
 800569a:	e006      	b.n	80056aa <HAL_DMA_DeInit+0xa2e>
 800569c:	2308      	movs	r3, #8
 800569e:	e004      	b.n	80056aa <HAL_DMA_DeInit+0xa2e>
 80056a0:	2308      	movs	r3, #8
 80056a2:	e002      	b.n	80056aa <HAL_DMA_DeInit+0xa2e>
 80056a4:	2308      	movs	r3, #8
 80056a6:	e000      	b.n	80056aa <HAL_DMA_DeInit+0xa2e>
 80056a8:	2308      	movs	r3, #8
 80056aa:	4a8a      	ldr	r2, [pc, #552]	; (80058d4 <HAL_DMA_DeInit+0xc58>)
 80056ac:	60d3      	str	r3, [r2, #12]
 80056ae:	e05f      	b.n	8005770 <HAL_DMA_DeInit+0xaf4>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a88      	ldr	r2, [pc, #544]	; (80058d8 <HAL_DMA_DeInit+0xc5c>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d057      	beq.n	800576a <HAL_DMA_DeInit+0xaee>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4a87      	ldr	r2, [pc, #540]	; (80058dc <HAL_DMA_DeInit+0xc60>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d050      	beq.n	8005766 <HAL_DMA_DeInit+0xaea>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4a85      	ldr	r2, [pc, #532]	; (80058e0 <HAL_DMA_DeInit+0xc64>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d049      	beq.n	8005762 <HAL_DMA_DeInit+0xae6>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a84      	ldr	r2, [pc, #528]	; (80058e4 <HAL_DMA_DeInit+0xc68>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d042      	beq.n	800575e <HAL_DMA_DeInit+0xae2>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a82      	ldr	r2, [pc, #520]	; (80058e8 <HAL_DMA_DeInit+0xc6c>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d03a      	beq.n	8005758 <HAL_DMA_DeInit+0xadc>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4a81      	ldr	r2, [pc, #516]	; (80058ec <HAL_DMA_DeInit+0xc70>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d032      	beq.n	8005752 <HAL_DMA_DeInit+0xad6>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4a7f      	ldr	r2, [pc, #508]	; (80058f0 <HAL_DMA_DeInit+0xc74>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d02a      	beq.n	800574c <HAL_DMA_DeInit+0xad0>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4a7e      	ldr	r2, [pc, #504]	; (80058f4 <HAL_DMA_DeInit+0xc78>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d022      	beq.n	8005746 <HAL_DMA_DeInit+0xaca>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a7c      	ldr	r2, [pc, #496]	; (80058f8 <HAL_DMA_DeInit+0xc7c>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d01a      	beq.n	8005740 <HAL_DMA_DeInit+0xac4>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a7b      	ldr	r2, [pc, #492]	; (80058fc <HAL_DMA_DeInit+0xc80>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d012      	beq.n	800573a <HAL_DMA_DeInit+0xabe>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a79      	ldr	r2, [pc, #484]	; (8005900 <HAL_DMA_DeInit+0xc84>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d00a      	beq.n	8005734 <HAL_DMA_DeInit+0xab8>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4a78      	ldr	r2, [pc, #480]	; (8005904 <HAL_DMA_DeInit+0xc88>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d102      	bne.n	800572e <HAL_DMA_DeInit+0xab2>
 8005728:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800572c:	e01e      	b.n	800576c <HAL_DMA_DeInit+0xaf0>
 800572e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005732:	e01b      	b.n	800576c <HAL_DMA_DeInit+0xaf0>
 8005734:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005738:	e018      	b.n	800576c <HAL_DMA_DeInit+0xaf0>
 800573a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800573e:	e015      	b.n	800576c <HAL_DMA_DeInit+0xaf0>
 8005740:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005744:	e012      	b.n	800576c <HAL_DMA_DeInit+0xaf0>
 8005746:	f44f 7300 	mov.w	r3, #512	; 0x200
 800574a:	e00f      	b.n	800576c <HAL_DMA_DeInit+0xaf0>
 800574c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005750:	e00c      	b.n	800576c <HAL_DMA_DeInit+0xaf0>
 8005752:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005756:	e009      	b.n	800576c <HAL_DMA_DeInit+0xaf0>
 8005758:	f44f 7300 	mov.w	r3, #512	; 0x200
 800575c:	e006      	b.n	800576c <HAL_DMA_DeInit+0xaf0>
 800575e:	2308      	movs	r3, #8
 8005760:	e004      	b.n	800576c <HAL_DMA_DeInit+0xaf0>
 8005762:	2308      	movs	r3, #8
 8005764:	e002      	b.n	800576c <HAL_DMA_DeInit+0xaf0>
 8005766:	2308      	movs	r3, #8
 8005768:	e000      	b.n	800576c <HAL_DMA_DeInit+0xaf0>
 800576a:	2308      	movs	r3, #8
 800576c:	4a59      	ldr	r2, [pc, #356]	; (80058d4 <HAL_DMA_DeInit+0xc58>)
 800576e:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	461a      	mov	r2, r3
 8005776:	4b64      	ldr	r3, [pc, #400]	; (8005908 <HAL_DMA_DeInit+0xc8c>)
 8005778:	429a      	cmp	r2, r3
 800577a:	d95c      	bls.n	8005836 <HAL_DMA_DeInit+0xbba>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a55      	ldr	r2, [pc, #340]	; (80058d8 <HAL_DMA_DeInit+0xc5c>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d053      	beq.n	800582e <HAL_DMA_DeInit+0xbb2>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a54      	ldr	r2, [pc, #336]	; (80058dc <HAL_DMA_DeInit+0xc60>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d04c      	beq.n	800582a <HAL_DMA_DeInit+0xbae>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a52      	ldr	r2, [pc, #328]	; (80058e0 <HAL_DMA_DeInit+0xc64>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d045      	beq.n	8005826 <HAL_DMA_DeInit+0xbaa>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4a51      	ldr	r2, [pc, #324]	; (80058e4 <HAL_DMA_DeInit+0xc68>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d03e      	beq.n	8005822 <HAL_DMA_DeInit+0xba6>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a4f      	ldr	r2, [pc, #316]	; (80058e8 <HAL_DMA_DeInit+0xc6c>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d037      	beq.n	800581e <HAL_DMA_DeInit+0xba2>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4a4e      	ldr	r2, [pc, #312]	; (80058ec <HAL_DMA_DeInit+0xc70>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d030      	beq.n	800581a <HAL_DMA_DeInit+0xb9e>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a4c      	ldr	r2, [pc, #304]	; (80058f0 <HAL_DMA_DeInit+0xc74>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d029      	beq.n	8005816 <HAL_DMA_DeInit+0xb9a>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	4a4b      	ldr	r2, [pc, #300]	; (80058f4 <HAL_DMA_DeInit+0xc78>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d022      	beq.n	8005812 <HAL_DMA_DeInit+0xb96>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a49      	ldr	r2, [pc, #292]	; (80058f8 <HAL_DMA_DeInit+0xc7c>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d01a      	beq.n	800580c <HAL_DMA_DeInit+0xb90>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a48      	ldr	r2, [pc, #288]	; (80058fc <HAL_DMA_DeInit+0xc80>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d012      	beq.n	8005806 <HAL_DMA_DeInit+0xb8a>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a46      	ldr	r2, [pc, #280]	; (8005900 <HAL_DMA_DeInit+0xc84>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d00a      	beq.n	8005800 <HAL_DMA_DeInit+0xb84>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a45      	ldr	r2, [pc, #276]	; (8005904 <HAL_DMA_DeInit+0xc88>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d102      	bne.n	80057fa <HAL_DMA_DeInit+0xb7e>
 80057f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80057f8:	e01a      	b.n	8005830 <HAL_DMA_DeInit+0xbb4>
 80057fa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80057fe:	e017      	b.n	8005830 <HAL_DMA_DeInit+0xbb4>
 8005800:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005804:	e014      	b.n	8005830 <HAL_DMA_DeInit+0xbb4>
 8005806:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800580a:	e011      	b.n	8005830 <HAL_DMA_DeInit+0xbb4>
 800580c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005810:	e00e      	b.n	8005830 <HAL_DMA_DeInit+0xbb4>
 8005812:	2340      	movs	r3, #64	; 0x40
 8005814:	e00c      	b.n	8005830 <HAL_DMA_DeInit+0xbb4>
 8005816:	2340      	movs	r3, #64	; 0x40
 8005818:	e00a      	b.n	8005830 <HAL_DMA_DeInit+0xbb4>
 800581a:	2340      	movs	r3, #64	; 0x40
 800581c:	e008      	b.n	8005830 <HAL_DMA_DeInit+0xbb4>
 800581e:	2340      	movs	r3, #64	; 0x40
 8005820:	e006      	b.n	8005830 <HAL_DMA_DeInit+0xbb4>
 8005822:	4b3a      	ldr	r3, [pc, #232]	; (800590c <HAL_DMA_DeInit+0xc90>)
 8005824:	e004      	b.n	8005830 <HAL_DMA_DeInit+0xbb4>
 8005826:	4b39      	ldr	r3, [pc, #228]	; (800590c <HAL_DMA_DeInit+0xc90>)
 8005828:	e002      	b.n	8005830 <HAL_DMA_DeInit+0xbb4>
 800582a:	4b38      	ldr	r3, [pc, #224]	; (800590c <HAL_DMA_DeInit+0xc90>)
 800582c:	e000      	b.n	8005830 <HAL_DMA_DeInit+0xbb4>
 800582e:	4b37      	ldr	r3, [pc, #220]	; (800590c <HAL_DMA_DeInit+0xc90>)
 8005830:	4a37      	ldr	r2, [pc, #220]	; (8005910 <HAL_DMA_DeInit+0xc94>)
 8005832:	60d3      	str	r3, [r2, #12]
 8005834:	e144      	b.n	8005ac0 <HAL_DMA_DeInit+0xe44>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	461a      	mov	r2, r3
 800583c:	4b35      	ldr	r3, [pc, #212]	; (8005914 <HAL_DMA_DeInit+0xc98>)
 800583e:	429a      	cmp	r2, r3
 8005840:	d97f      	bls.n	8005942 <HAL_DMA_DeInit+0xcc6>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a24      	ldr	r2, [pc, #144]	; (80058d8 <HAL_DMA_DeInit+0xc5c>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d076      	beq.n	800593a <HAL_DMA_DeInit+0xcbe>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a22      	ldr	r2, [pc, #136]	; (80058dc <HAL_DMA_DeInit+0xc60>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d06f      	beq.n	8005936 <HAL_DMA_DeInit+0xcba>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a21      	ldr	r2, [pc, #132]	; (80058e0 <HAL_DMA_DeInit+0xc64>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d068      	beq.n	8005932 <HAL_DMA_DeInit+0xcb6>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a1f      	ldr	r2, [pc, #124]	; (80058e4 <HAL_DMA_DeInit+0xc68>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d061      	beq.n	800592e <HAL_DMA_DeInit+0xcb2>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a1e      	ldr	r2, [pc, #120]	; (80058e8 <HAL_DMA_DeInit+0xc6c>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d05a      	beq.n	800592a <HAL_DMA_DeInit+0xcae>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a1c      	ldr	r2, [pc, #112]	; (80058ec <HAL_DMA_DeInit+0xc70>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d053      	beq.n	8005926 <HAL_DMA_DeInit+0xcaa>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a1b      	ldr	r2, [pc, #108]	; (80058f0 <HAL_DMA_DeInit+0xc74>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d04c      	beq.n	8005922 <HAL_DMA_DeInit+0xca6>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4a19      	ldr	r2, [pc, #100]	; (80058f4 <HAL_DMA_DeInit+0xc78>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d045      	beq.n	800591e <HAL_DMA_DeInit+0xca2>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a18      	ldr	r2, [pc, #96]	; (80058f8 <HAL_DMA_DeInit+0xc7c>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d03d      	beq.n	8005918 <HAL_DMA_DeInit+0xc9c>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4a16      	ldr	r2, [pc, #88]	; (80058fc <HAL_DMA_DeInit+0xc80>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d012      	beq.n	80058cc <HAL_DMA_DeInit+0xc50>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4a15      	ldr	r2, [pc, #84]	; (8005900 <HAL_DMA_DeInit+0xc84>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d00a      	beq.n	80058c6 <HAL_DMA_DeInit+0xc4a>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4a13      	ldr	r2, [pc, #76]	; (8005904 <HAL_DMA_DeInit+0xc88>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d102      	bne.n	80058c0 <HAL_DMA_DeInit+0xc44>
 80058ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80058be:	e03d      	b.n	800593c <HAL_DMA_DeInit+0xcc0>
 80058c0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80058c4:	e03a      	b.n	800593c <HAL_DMA_DeInit+0xcc0>
 80058c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80058ca:	e037      	b.n	800593c <HAL_DMA_DeInit+0xcc0>
 80058cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80058d0:	e034      	b.n	800593c <HAL_DMA_DeInit+0xcc0>
 80058d2:	bf00      	nop
 80058d4:	40026000 	.word	0x40026000
 80058d8:	40026010 	.word	0x40026010
 80058dc:	40026410 	.word	0x40026410
 80058e0:	40026070 	.word	0x40026070
 80058e4:	40026470 	.word	0x40026470
 80058e8:	40026028 	.word	0x40026028
 80058ec:	40026428 	.word	0x40026428
 80058f0:	40026088 	.word	0x40026088
 80058f4:	40026488 	.word	0x40026488
 80058f8:	40026040 	.word	0x40026040
 80058fc:	40026440 	.word	0x40026440
 8005900:	400260a0 	.word	0x400260a0
 8005904:	400264a0 	.word	0x400264a0
 8005908:	40026458 	.word	0x40026458
 800590c:	00800001 	.word	0x00800001
 8005910:	40026400 	.word	0x40026400
 8005914:	400260b8 	.word	0x400260b8
 8005918:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800591c:	e00e      	b.n	800593c <HAL_DMA_DeInit+0xcc0>
 800591e:	2340      	movs	r3, #64	; 0x40
 8005920:	e00c      	b.n	800593c <HAL_DMA_DeInit+0xcc0>
 8005922:	2340      	movs	r3, #64	; 0x40
 8005924:	e00a      	b.n	800593c <HAL_DMA_DeInit+0xcc0>
 8005926:	2340      	movs	r3, #64	; 0x40
 8005928:	e008      	b.n	800593c <HAL_DMA_DeInit+0xcc0>
 800592a:	2340      	movs	r3, #64	; 0x40
 800592c:	e006      	b.n	800593c <HAL_DMA_DeInit+0xcc0>
 800592e:	4b87      	ldr	r3, [pc, #540]	; (8005b4c <HAL_DMA_DeInit+0xed0>)
 8005930:	e004      	b.n	800593c <HAL_DMA_DeInit+0xcc0>
 8005932:	4b86      	ldr	r3, [pc, #536]	; (8005b4c <HAL_DMA_DeInit+0xed0>)
 8005934:	e002      	b.n	800593c <HAL_DMA_DeInit+0xcc0>
 8005936:	4b85      	ldr	r3, [pc, #532]	; (8005b4c <HAL_DMA_DeInit+0xed0>)
 8005938:	e000      	b.n	800593c <HAL_DMA_DeInit+0xcc0>
 800593a:	4b84      	ldr	r3, [pc, #528]	; (8005b4c <HAL_DMA_DeInit+0xed0>)
 800593c:	4a84      	ldr	r2, [pc, #528]	; (8005b50 <HAL_DMA_DeInit+0xed4>)
 800593e:	6093      	str	r3, [r2, #8]
 8005940:	e0be      	b.n	8005ac0 <HAL_DMA_DeInit+0xe44>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	461a      	mov	r2, r3
 8005948:	4b82      	ldr	r3, [pc, #520]	; (8005b54 <HAL_DMA_DeInit+0xed8>)
 800594a:	429a      	cmp	r2, r3
 800594c:	d95c      	bls.n	8005a08 <HAL_DMA_DeInit+0xd8c>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4a81      	ldr	r2, [pc, #516]	; (8005b58 <HAL_DMA_DeInit+0xedc>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d053      	beq.n	8005a00 <HAL_DMA_DeInit+0xd84>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a7f      	ldr	r2, [pc, #508]	; (8005b5c <HAL_DMA_DeInit+0xee0>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d04c      	beq.n	80059fc <HAL_DMA_DeInit+0xd80>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4a7e      	ldr	r2, [pc, #504]	; (8005b60 <HAL_DMA_DeInit+0xee4>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d045      	beq.n	80059f8 <HAL_DMA_DeInit+0xd7c>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4a7c      	ldr	r2, [pc, #496]	; (8005b64 <HAL_DMA_DeInit+0xee8>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d03e      	beq.n	80059f4 <HAL_DMA_DeInit+0xd78>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	4a7b      	ldr	r2, [pc, #492]	; (8005b68 <HAL_DMA_DeInit+0xeec>)
 800597c:	4293      	cmp	r3, r2
 800597e:	d037      	beq.n	80059f0 <HAL_DMA_DeInit+0xd74>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	4a79      	ldr	r2, [pc, #484]	; (8005b6c <HAL_DMA_DeInit+0xef0>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d030      	beq.n	80059ec <HAL_DMA_DeInit+0xd70>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4a78      	ldr	r2, [pc, #480]	; (8005b70 <HAL_DMA_DeInit+0xef4>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d029      	beq.n	80059e8 <HAL_DMA_DeInit+0xd6c>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4a76      	ldr	r2, [pc, #472]	; (8005b74 <HAL_DMA_DeInit+0xef8>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d022      	beq.n	80059e4 <HAL_DMA_DeInit+0xd68>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4a75      	ldr	r2, [pc, #468]	; (8005b78 <HAL_DMA_DeInit+0xefc>)
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d01a      	beq.n	80059de <HAL_DMA_DeInit+0xd62>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4a73      	ldr	r2, [pc, #460]	; (8005b7c <HAL_DMA_DeInit+0xf00>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d012      	beq.n	80059d8 <HAL_DMA_DeInit+0xd5c>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a72      	ldr	r2, [pc, #456]	; (8005b80 <HAL_DMA_DeInit+0xf04>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d00a      	beq.n	80059d2 <HAL_DMA_DeInit+0xd56>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4a70      	ldr	r2, [pc, #448]	; (8005b84 <HAL_DMA_DeInit+0xf08>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d102      	bne.n	80059cc <HAL_DMA_DeInit+0xd50>
 80059c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80059ca:	e01a      	b.n	8005a02 <HAL_DMA_DeInit+0xd86>
 80059cc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80059d0:	e017      	b.n	8005a02 <HAL_DMA_DeInit+0xd86>
 80059d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80059d6:	e014      	b.n	8005a02 <HAL_DMA_DeInit+0xd86>
 80059d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80059dc:	e011      	b.n	8005a02 <HAL_DMA_DeInit+0xd86>
 80059de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80059e2:	e00e      	b.n	8005a02 <HAL_DMA_DeInit+0xd86>
 80059e4:	2340      	movs	r3, #64	; 0x40
 80059e6:	e00c      	b.n	8005a02 <HAL_DMA_DeInit+0xd86>
 80059e8:	2340      	movs	r3, #64	; 0x40
 80059ea:	e00a      	b.n	8005a02 <HAL_DMA_DeInit+0xd86>
 80059ec:	2340      	movs	r3, #64	; 0x40
 80059ee:	e008      	b.n	8005a02 <HAL_DMA_DeInit+0xd86>
 80059f0:	2340      	movs	r3, #64	; 0x40
 80059f2:	e006      	b.n	8005a02 <HAL_DMA_DeInit+0xd86>
 80059f4:	4b55      	ldr	r3, [pc, #340]	; (8005b4c <HAL_DMA_DeInit+0xed0>)
 80059f6:	e004      	b.n	8005a02 <HAL_DMA_DeInit+0xd86>
 80059f8:	4b54      	ldr	r3, [pc, #336]	; (8005b4c <HAL_DMA_DeInit+0xed0>)
 80059fa:	e002      	b.n	8005a02 <HAL_DMA_DeInit+0xd86>
 80059fc:	4b53      	ldr	r3, [pc, #332]	; (8005b4c <HAL_DMA_DeInit+0xed0>)
 80059fe:	e000      	b.n	8005a02 <HAL_DMA_DeInit+0xd86>
 8005a00:	4b52      	ldr	r3, [pc, #328]	; (8005b4c <HAL_DMA_DeInit+0xed0>)
 8005a02:	4a61      	ldr	r2, [pc, #388]	; (8005b88 <HAL_DMA_DeInit+0xf0c>)
 8005a04:	60d3      	str	r3, [r2, #12]
 8005a06:	e05b      	b.n	8005ac0 <HAL_DMA_DeInit+0xe44>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a52      	ldr	r2, [pc, #328]	; (8005b58 <HAL_DMA_DeInit+0xedc>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d053      	beq.n	8005aba <HAL_DMA_DeInit+0xe3e>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	4a51      	ldr	r2, [pc, #324]	; (8005b5c <HAL_DMA_DeInit+0xee0>)
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	d04c      	beq.n	8005ab6 <HAL_DMA_DeInit+0xe3a>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a4f      	ldr	r2, [pc, #316]	; (8005b60 <HAL_DMA_DeInit+0xee4>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d045      	beq.n	8005ab2 <HAL_DMA_DeInit+0xe36>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4a4e      	ldr	r2, [pc, #312]	; (8005b64 <HAL_DMA_DeInit+0xee8>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d03e      	beq.n	8005aae <HAL_DMA_DeInit+0xe32>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4a4c      	ldr	r2, [pc, #304]	; (8005b68 <HAL_DMA_DeInit+0xeec>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d037      	beq.n	8005aaa <HAL_DMA_DeInit+0xe2e>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4a4b      	ldr	r2, [pc, #300]	; (8005b6c <HAL_DMA_DeInit+0xef0>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d030      	beq.n	8005aa6 <HAL_DMA_DeInit+0xe2a>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	4a49      	ldr	r2, [pc, #292]	; (8005b70 <HAL_DMA_DeInit+0xef4>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d029      	beq.n	8005aa2 <HAL_DMA_DeInit+0xe26>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4a48      	ldr	r2, [pc, #288]	; (8005b74 <HAL_DMA_DeInit+0xef8>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d022      	beq.n	8005a9e <HAL_DMA_DeInit+0xe22>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a46      	ldr	r2, [pc, #280]	; (8005b78 <HAL_DMA_DeInit+0xefc>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d01a      	beq.n	8005a98 <HAL_DMA_DeInit+0xe1c>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a45      	ldr	r2, [pc, #276]	; (8005b7c <HAL_DMA_DeInit+0xf00>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d012      	beq.n	8005a92 <HAL_DMA_DeInit+0xe16>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a43      	ldr	r2, [pc, #268]	; (8005b80 <HAL_DMA_DeInit+0xf04>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d00a      	beq.n	8005a8c <HAL_DMA_DeInit+0xe10>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a42      	ldr	r2, [pc, #264]	; (8005b84 <HAL_DMA_DeInit+0xf08>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d102      	bne.n	8005a86 <HAL_DMA_DeInit+0xe0a>
 8005a80:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a84:	e01a      	b.n	8005abc <HAL_DMA_DeInit+0xe40>
 8005a86:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005a8a:	e017      	b.n	8005abc <HAL_DMA_DeInit+0xe40>
 8005a8c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a90:	e014      	b.n	8005abc <HAL_DMA_DeInit+0xe40>
 8005a92:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a96:	e011      	b.n	8005abc <HAL_DMA_DeInit+0xe40>
 8005a98:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a9c:	e00e      	b.n	8005abc <HAL_DMA_DeInit+0xe40>
 8005a9e:	2340      	movs	r3, #64	; 0x40
 8005aa0:	e00c      	b.n	8005abc <HAL_DMA_DeInit+0xe40>
 8005aa2:	2340      	movs	r3, #64	; 0x40
 8005aa4:	e00a      	b.n	8005abc <HAL_DMA_DeInit+0xe40>
 8005aa6:	2340      	movs	r3, #64	; 0x40
 8005aa8:	e008      	b.n	8005abc <HAL_DMA_DeInit+0xe40>
 8005aaa:	2340      	movs	r3, #64	; 0x40
 8005aac:	e006      	b.n	8005abc <HAL_DMA_DeInit+0xe40>
 8005aae:	4b27      	ldr	r3, [pc, #156]	; (8005b4c <HAL_DMA_DeInit+0xed0>)
 8005ab0:	e004      	b.n	8005abc <HAL_DMA_DeInit+0xe40>
 8005ab2:	4b26      	ldr	r3, [pc, #152]	; (8005b4c <HAL_DMA_DeInit+0xed0>)
 8005ab4:	e002      	b.n	8005abc <HAL_DMA_DeInit+0xe40>
 8005ab6:	4b25      	ldr	r3, [pc, #148]	; (8005b4c <HAL_DMA_DeInit+0xed0>)
 8005ab8:	e000      	b.n	8005abc <HAL_DMA_DeInit+0xe40>
 8005aba:	4b24      	ldr	r3, [pc, #144]	; (8005b4c <HAL_DMA_DeInit+0xed0>)
 8005abc:	4a32      	ldr	r2, [pc, #200]	; (8005b88 <HAL_DMA_DeInit+0xf0c>)
 8005abe:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	461a      	mov	r2, r3
 8005ac6:	4b31      	ldr	r3, [pc, #196]	; (8005b8c <HAL_DMA_DeInit+0xf10>)
 8005ac8:	429a      	cmp	r2, r3
 8005aca:	f240 8083 	bls.w	8005bd4 <HAL_DMA_DeInit+0xf58>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a21      	ldr	r2, [pc, #132]	; (8005b58 <HAL_DMA_DeInit+0xedc>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d079      	beq.n	8005bcc <HAL_DMA_DeInit+0xf50>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a1f      	ldr	r2, [pc, #124]	; (8005b5c <HAL_DMA_DeInit+0xee0>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d072      	beq.n	8005bc8 <HAL_DMA_DeInit+0xf4c>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a1e      	ldr	r2, [pc, #120]	; (8005b60 <HAL_DMA_DeInit+0xee4>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d06b      	beq.n	8005bc4 <HAL_DMA_DeInit+0xf48>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4a1c      	ldr	r2, [pc, #112]	; (8005b64 <HAL_DMA_DeInit+0xee8>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d064      	beq.n	8005bc0 <HAL_DMA_DeInit+0xf44>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4a1b      	ldr	r2, [pc, #108]	; (8005b68 <HAL_DMA_DeInit+0xeec>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d05c      	beq.n	8005bba <HAL_DMA_DeInit+0xf3e>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4a19      	ldr	r2, [pc, #100]	; (8005b6c <HAL_DMA_DeInit+0xef0>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d054      	beq.n	8005bb4 <HAL_DMA_DeInit+0xf38>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4a18      	ldr	r2, [pc, #96]	; (8005b70 <HAL_DMA_DeInit+0xef4>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d04c      	beq.n	8005bae <HAL_DMA_DeInit+0xf32>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	4a16      	ldr	r2, [pc, #88]	; (8005b74 <HAL_DMA_DeInit+0xef8>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d044      	beq.n	8005ba8 <HAL_DMA_DeInit+0xf2c>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	4a15      	ldr	r2, [pc, #84]	; (8005b78 <HAL_DMA_DeInit+0xefc>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d03c      	beq.n	8005ba2 <HAL_DMA_DeInit+0xf26>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a13      	ldr	r2, [pc, #76]	; (8005b7c <HAL_DMA_DeInit+0xf00>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d034      	beq.n	8005b9c <HAL_DMA_DeInit+0xf20>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	4a12      	ldr	r2, [pc, #72]	; (8005b80 <HAL_DMA_DeInit+0xf04>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d02c      	beq.n	8005b96 <HAL_DMA_DeInit+0xf1a>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4a10      	ldr	r2, [pc, #64]	; (8005b84 <HAL_DMA_DeInit+0xf08>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d124      	bne.n	8005b90 <HAL_DMA_DeInit+0xf14>
 8005b46:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005b4a:	e040      	b.n	8005bce <HAL_DMA_DeInit+0xf52>
 8005b4c:	00800001 	.word	0x00800001
 8005b50:	40026400 	.word	0x40026400
 8005b54:	40026058 	.word	0x40026058
 8005b58:	40026010 	.word	0x40026010
 8005b5c:	40026410 	.word	0x40026410
 8005b60:	40026070 	.word	0x40026070
 8005b64:	40026470 	.word	0x40026470
 8005b68:	40026028 	.word	0x40026028
 8005b6c:	40026428 	.word	0x40026428
 8005b70:	40026088 	.word	0x40026088
 8005b74:	40026488 	.word	0x40026488
 8005b78:	40026040 	.word	0x40026040
 8005b7c:	40026440 	.word	0x40026440
 8005b80:	400260a0 	.word	0x400260a0
 8005b84:	400264a0 	.word	0x400264a0
 8005b88:	40026000 	.word	0x40026000
 8005b8c:	40026458 	.word	0x40026458
 8005b90:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005b94:	e01b      	b.n	8005bce <HAL_DMA_DeInit+0xf52>
 8005b96:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005b9a:	e018      	b.n	8005bce <HAL_DMA_DeInit+0xf52>
 8005b9c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005ba0:	e015      	b.n	8005bce <HAL_DMA_DeInit+0xf52>
 8005ba2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005ba6:	e012      	b.n	8005bce <HAL_DMA_DeInit+0xf52>
 8005ba8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005bac:	e00f      	b.n	8005bce <HAL_DMA_DeInit+0xf52>
 8005bae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005bb2:	e00c      	b.n	8005bce <HAL_DMA_DeInit+0xf52>
 8005bb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005bb8:	e009      	b.n	8005bce <HAL_DMA_DeInit+0xf52>
 8005bba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005bbe:	e006      	b.n	8005bce <HAL_DMA_DeInit+0xf52>
 8005bc0:	2310      	movs	r3, #16
 8005bc2:	e004      	b.n	8005bce <HAL_DMA_DeInit+0xf52>
 8005bc4:	2310      	movs	r3, #16
 8005bc6:	e002      	b.n	8005bce <HAL_DMA_DeInit+0xf52>
 8005bc8:	2310      	movs	r3, #16
 8005bca:	e000      	b.n	8005bce <HAL_DMA_DeInit+0xf52>
 8005bcc:	2310      	movs	r3, #16
 8005bce:	4a8c      	ldr	r2, [pc, #560]	; (8005e00 <HAL_DMA_DeInit+0x1184>)
 8005bd0:	60d3      	str	r3, [r2, #12]
 8005bd2:	e14d      	b.n	8005e70 <HAL_DMA_DeInit+0x11f4>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	461a      	mov	r2, r3
 8005bda:	4b8a      	ldr	r3, [pc, #552]	; (8005e04 <HAL_DMA_DeInit+0x1188>)
 8005bdc:	429a      	cmp	r2, r3
 8005bde:	d960      	bls.n	8005ca2 <HAL_DMA_DeInit+0x1026>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a88      	ldr	r2, [pc, #544]	; (8005e08 <HAL_DMA_DeInit+0x118c>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d057      	beq.n	8005c9a <HAL_DMA_DeInit+0x101e>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4a87      	ldr	r2, [pc, #540]	; (8005e0c <HAL_DMA_DeInit+0x1190>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d050      	beq.n	8005c96 <HAL_DMA_DeInit+0x101a>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	4a85      	ldr	r2, [pc, #532]	; (8005e10 <HAL_DMA_DeInit+0x1194>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d049      	beq.n	8005c92 <HAL_DMA_DeInit+0x1016>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4a84      	ldr	r2, [pc, #528]	; (8005e14 <HAL_DMA_DeInit+0x1198>)
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d042      	beq.n	8005c8e <HAL_DMA_DeInit+0x1012>
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	4a82      	ldr	r2, [pc, #520]	; (8005e18 <HAL_DMA_DeInit+0x119c>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d03a      	beq.n	8005c88 <HAL_DMA_DeInit+0x100c>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4a81      	ldr	r2, [pc, #516]	; (8005e1c <HAL_DMA_DeInit+0x11a0>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d032      	beq.n	8005c82 <HAL_DMA_DeInit+0x1006>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	4a7f      	ldr	r2, [pc, #508]	; (8005e20 <HAL_DMA_DeInit+0x11a4>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d02a      	beq.n	8005c7c <HAL_DMA_DeInit+0x1000>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4a7e      	ldr	r2, [pc, #504]	; (8005e24 <HAL_DMA_DeInit+0x11a8>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d022      	beq.n	8005c76 <HAL_DMA_DeInit+0xffa>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a7c      	ldr	r2, [pc, #496]	; (8005e28 <HAL_DMA_DeInit+0x11ac>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d01a      	beq.n	8005c70 <HAL_DMA_DeInit+0xff4>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a7b      	ldr	r2, [pc, #492]	; (8005e2c <HAL_DMA_DeInit+0x11b0>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d012      	beq.n	8005c6a <HAL_DMA_DeInit+0xfee>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4a79      	ldr	r2, [pc, #484]	; (8005e30 <HAL_DMA_DeInit+0x11b4>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d00a      	beq.n	8005c64 <HAL_DMA_DeInit+0xfe8>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	4a78      	ldr	r2, [pc, #480]	; (8005e34 <HAL_DMA_DeInit+0x11b8>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d102      	bne.n	8005c5e <HAL_DMA_DeInit+0xfe2>
 8005c58:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005c5c:	e01e      	b.n	8005c9c <HAL_DMA_DeInit+0x1020>
 8005c5e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005c62:	e01b      	b.n	8005c9c <HAL_DMA_DeInit+0x1020>
 8005c64:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005c68:	e018      	b.n	8005c9c <HAL_DMA_DeInit+0x1020>
 8005c6a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005c6e:	e015      	b.n	8005c9c <HAL_DMA_DeInit+0x1020>
 8005c70:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005c74:	e012      	b.n	8005c9c <HAL_DMA_DeInit+0x1020>
 8005c76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c7a:	e00f      	b.n	8005c9c <HAL_DMA_DeInit+0x1020>
 8005c7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c80:	e00c      	b.n	8005c9c <HAL_DMA_DeInit+0x1020>
 8005c82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c86:	e009      	b.n	8005c9c <HAL_DMA_DeInit+0x1020>
 8005c88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c8c:	e006      	b.n	8005c9c <HAL_DMA_DeInit+0x1020>
 8005c8e:	2310      	movs	r3, #16
 8005c90:	e004      	b.n	8005c9c <HAL_DMA_DeInit+0x1020>
 8005c92:	2310      	movs	r3, #16
 8005c94:	e002      	b.n	8005c9c <HAL_DMA_DeInit+0x1020>
 8005c96:	2310      	movs	r3, #16
 8005c98:	e000      	b.n	8005c9c <HAL_DMA_DeInit+0x1020>
 8005c9a:	2310      	movs	r3, #16
 8005c9c:	4a58      	ldr	r2, [pc, #352]	; (8005e00 <HAL_DMA_DeInit+0x1184>)
 8005c9e:	6093      	str	r3, [r2, #8]
 8005ca0:	e0e6      	b.n	8005e70 <HAL_DMA_DeInit+0x11f4>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	461a      	mov	r2, r3
 8005ca8:	4b63      	ldr	r3, [pc, #396]	; (8005e38 <HAL_DMA_DeInit+0x11bc>)
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d960      	bls.n	8005d70 <HAL_DMA_DeInit+0x10f4>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4a55      	ldr	r2, [pc, #340]	; (8005e08 <HAL_DMA_DeInit+0x118c>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d057      	beq.n	8005d68 <HAL_DMA_DeInit+0x10ec>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a53      	ldr	r2, [pc, #332]	; (8005e0c <HAL_DMA_DeInit+0x1190>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d050      	beq.n	8005d64 <HAL_DMA_DeInit+0x10e8>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a52      	ldr	r2, [pc, #328]	; (8005e10 <HAL_DMA_DeInit+0x1194>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d049      	beq.n	8005d60 <HAL_DMA_DeInit+0x10e4>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a50      	ldr	r2, [pc, #320]	; (8005e14 <HAL_DMA_DeInit+0x1198>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d042      	beq.n	8005d5c <HAL_DMA_DeInit+0x10e0>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a4f      	ldr	r2, [pc, #316]	; (8005e18 <HAL_DMA_DeInit+0x119c>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d03a      	beq.n	8005d56 <HAL_DMA_DeInit+0x10da>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4a4d      	ldr	r2, [pc, #308]	; (8005e1c <HAL_DMA_DeInit+0x11a0>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d032      	beq.n	8005d50 <HAL_DMA_DeInit+0x10d4>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a4c      	ldr	r2, [pc, #304]	; (8005e20 <HAL_DMA_DeInit+0x11a4>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d02a      	beq.n	8005d4a <HAL_DMA_DeInit+0x10ce>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a4a      	ldr	r2, [pc, #296]	; (8005e24 <HAL_DMA_DeInit+0x11a8>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d022      	beq.n	8005d44 <HAL_DMA_DeInit+0x10c8>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a49      	ldr	r2, [pc, #292]	; (8005e28 <HAL_DMA_DeInit+0x11ac>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d01a      	beq.n	8005d3e <HAL_DMA_DeInit+0x10c2>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a47      	ldr	r2, [pc, #284]	; (8005e2c <HAL_DMA_DeInit+0x11b0>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d012      	beq.n	8005d38 <HAL_DMA_DeInit+0x10bc>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a46      	ldr	r2, [pc, #280]	; (8005e30 <HAL_DMA_DeInit+0x11b4>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d00a      	beq.n	8005d32 <HAL_DMA_DeInit+0x10b6>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a44      	ldr	r2, [pc, #272]	; (8005e34 <HAL_DMA_DeInit+0x11b8>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d102      	bne.n	8005d2c <HAL_DMA_DeInit+0x10b0>
 8005d26:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005d2a:	e01e      	b.n	8005d6a <HAL_DMA_DeInit+0x10ee>
 8005d2c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005d30:	e01b      	b.n	8005d6a <HAL_DMA_DeInit+0x10ee>
 8005d32:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005d36:	e018      	b.n	8005d6a <HAL_DMA_DeInit+0x10ee>
 8005d38:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005d3c:	e015      	b.n	8005d6a <HAL_DMA_DeInit+0x10ee>
 8005d3e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005d42:	e012      	b.n	8005d6a <HAL_DMA_DeInit+0x10ee>
 8005d44:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d48:	e00f      	b.n	8005d6a <HAL_DMA_DeInit+0x10ee>
 8005d4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d4e:	e00c      	b.n	8005d6a <HAL_DMA_DeInit+0x10ee>
 8005d50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d54:	e009      	b.n	8005d6a <HAL_DMA_DeInit+0x10ee>
 8005d56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d5a:	e006      	b.n	8005d6a <HAL_DMA_DeInit+0x10ee>
 8005d5c:	2310      	movs	r3, #16
 8005d5e:	e004      	b.n	8005d6a <HAL_DMA_DeInit+0x10ee>
 8005d60:	2310      	movs	r3, #16
 8005d62:	e002      	b.n	8005d6a <HAL_DMA_DeInit+0x10ee>
 8005d64:	2310      	movs	r3, #16
 8005d66:	e000      	b.n	8005d6a <HAL_DMA_DeInit+0x10ee>
 8005d68:	2310      	movs	r3, #16
 8005d6a:	4a34      	ldr	r2, [pc, #208]	; (8005e3c <HAL_DMA_DeInit+0x11c0>)
 8005d6c:	60d3      	str	r3, [r2, #12]
 8005d6e:	e07f      	b.n	8005e70 <HAL_DMA_DeInit+0x11f4>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a24      	ldr	r2, [pc, #144]	; (8005e08 <HAL_DMA_DeInit+0x118c>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d077      	beq.n	8005e6a <HAL_DMA_DeInit+0x11ee>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a23      	ldr	r2, [pc, #140]	; (8005e0c <HAL_DMA_DeInit+0x1190>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d070      	beq.n	8005e66 <HAL_DMA_DeInit+0x11ea>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a21      	ldr	r2, [pc, #132]	; (8005e10 <HAL_DMA_DeInit+0x1194>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d069      	beq.n	8005e62 <HAL_DMA_DeInit+0x11e6>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a20      	ldr	r2, [pc, #128]	; (8005e14 <HAL_DMA_DeInit+0x1198>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d062      	beq.n	8005e5e <HAL_DMA_DeInit+0x11e2>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a1e      	ldr	r2, [pc, #120]	; (8005e18 <HAL_DMA_DeInit+0x119c>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d05a      	beq.n	8005e58 <HAL_DMA_DeInit+0x11dc>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4a1d      	ldr	r2, [pc, #116]	; (8005e1c <HAL_DMA_DeInit+0x11a0>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d052      	beq.n	8005e52 <HAL_DMA_DeInit+0x11d6>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a1b      	ldr	r2, [pc, #108]	; (8005e20 <HAL_DMA_DeInit+0x11a4>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d04a      	beq.n	8005e4c <HAL_DMA_DeInit+0x11d0>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a1a      	ldr	r2, [pc, #104]	; (8005e24 <HAL_DMA_DeInit+0x11a8>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d042      	beq.n	8005e46 <HAL_DMA_DeInit+0x11ca>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a18      	ldr	r2, [pc, #96]	; (8005e28 <HAL_DMA_DeInit+0x11ac>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d03a      	beq.n	8005e40 <HAL_DMA_DeInit+0x11c4>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a17      	ldr	r2, [pc, #92]	; (8005e2c <HAL_DMA_DeInit+0x11b0>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d012      	beq.n	8005dfa <HAL_DMA_DeInit+0x117e>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a15      	ldr	r2, [pc, #84]	; (8005e30 <HAL_DMA_DeInit+0x11b4>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d00a      	beq.n	8005df4 <HAL_DMA_DeInit+0x1178>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a14      	ldr	r2, [pc, #80]	; (8005e34 <HAL_DMA_DeInit+0x11b8>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d102      	bne.n	8005dee <HAL_DMA_DeInit+0x1172>
 8005de8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005dec:	e03e      	b.n	8005e6c <HAL_DMA_DeInit+0x11f0>
 8005dee:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005df2:	e03b      	b.n	8005e6c <HAL_DMA_DeInit+0x11f0>
 8005df4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005df8:	e038      	b.n	8005e6c <HAL_DMA_DeInit+0x11f0>
 8005dfa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005dfe:	e035      	b.n	8005e6c <HAL_DMA_DeInit+0x11f0>
 8005e00:	40026400 	.word	0x40026400
 8005e04:	400260b8 	.word	0x400260b8
 8005e08:	40026010 	.word	0x40026010
 8005e0c:	40026410 	.word	0x40026410
 8005e10:	40026070 	.word	0x40026070
 8005e14:	40026470 	.word	0x40026470
 8005e18:	40026028 	.word	0x40026028
 8005e1c:	40026428 	.word	0x40026428
 8005e20:	40026088 	.word	0x40026088
 8005e24:	40026488 	.word	0x40026488
 8005e28:	40026040 	.word	0x40026040
 8005e2c:	40026440 	.word	0x40026440
 8005e30:	400260a0 	.word	0x400260a0
 8005e34:	400264a0 	.word	0x400264a0
 8005e38:	40026058 	.word	0x40026058
 8005e3c:	40026000 	.word	0x40026000
 8005e40:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005e44:	e012      	b.n	8005e6c <HAL_DMA_DeInit+0x11f0>
 8005e46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005e4a:	e00f      	b.n	8005e6c <HAL_DMA_DeInit+0x11f0>
 8005e4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005e50:	e00c      	b.n	8005e6c <HAL_DMA_DeInit+0x11f0>
 8005e52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005e56:	e009      	b.n	8005e6c <HAL_DMA_DeInit+0x11f0>
 8005e58:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005e5c:	e006      	b.n	8005e6c <HAL_DMA_DeInit+0x11f0>
 8005e5e:	2310      	movs	r3, #16
 8005e60:	e004      	b.n	8005e6c <HAL_DMA_DeInit+0x11f0>
 8005e62:	2310      	movs	r3, #16
 8005e64:	e002      	b.n	8005e6c <HAL_DMA_DeInit+0x11f0>
 8005e66:	2310      	movs	r3, #16
 8005e68:	e000      	b.n	8005e6c <HAL_DMA_DeInit+0x11f0>
 8005e6a:	2310      	movs	r3, #16
 8005e6c:	4a09      	ldr	r2, [pc, #36]	; (8005e94 <HAL_DMA_DeInit+0x1218>)
 8005e6e:	6093      	str	r3, [r2, #8]

	/* Initialize the error code */
	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2200      	movs	r2, #0
 8005e74:	64da      	str	r2, [r3, #76]	; 0x4c

	/* Initialize the DMA state */
	hdma->State = HAL_DMA_STATE_RESET;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Release Lock */
	__HAL_UNLOCK(hdma);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2200      	movs	r2, #0
 8005e82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	return HAL_OK;
 8005e86:	2300      	movs	r3, #0
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	370c      	adds	r7, #12
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bc80      	pop	{r7}
 8005e90:	4770      	bx	lr
 8005e92:	bf00      	nop
 8005e94:	40026000 	.word	0x40026000

08005e98 <HAL_DMA_Start_IT>:
 * @param  DstAddress: The destination memory Buffer address
 * @param  DataLength: The length of data to be transferred from source to destination
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress,
		uint32_t DstAddress, uint32_t DataLength) {
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b084      	sub	sp, #16
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	60f8      	str	r0, [r7, #12]
 8005ea0:	60b9      	str	r1, [r7, #8]
 8005ea2:	607a      	str	r2, [r7, #4]
 8005ea4:	603b      	str	r3, [r7, #0]
	/* Process locked */
	__HAL_LOCK(hdma);
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	d101      	bne.n	8005eb4 <HAL_DMA_Start_IT+0x1c>
 8005eb0:	2302      	movs	r3, #2
 8005eb2:	e046      	b.n	8005f42 <HAL_DMA_Start_IT+0xaa>
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	/* Change DMA peripheral state */
	hdma->State = HAL_DMA_STATE_BUSY;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2202      	movs	r2, #2
 8005ec0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Check the parameters */
	assert_param(IS_DMA_BUFFER_SIZE(DataLength));

	/* Disable the peripheral */
	__HAL_DMA_DISABLE(hdma);
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f022 0201 	bic.w	r2, r2, #1
 8005ed2:	601a      	str	r2, [r3, #0]

	/* Configure the source, destination address and the data length */
	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	687a      	ldr	r2, [r7, #4]
 8005ed8:	68b9      	ldr	r1, [r7, #8]
 8005eda:	68f8      	ldr	r0, [r7, #12]
 8005edc:	f002 ff94 	bl	8008e08 <DMA_SetConfig>

	/* Enable the transfer complete interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_TC);
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	681a      	ldr	r2, [r3, #0]
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f042 0210 	orr.w	r2, r2, #16
 8005eee:	601a      	str	r2, [r3, #0]

	/* Enable the Half transfer complete interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	681a      	ldr	r2, [r3, #0]
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f042 0208 	orr.w	r2, r2, #8
 8005efe:	601a      	str	r2, [r3, #0]

	/* Enable the transfer Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_TE);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f042 0204 	orr.w	r2, r2, #4
 8005f0e:	601a      	str	r2, [r3, #0]

	/* Enable the FIFO Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_FE);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	695a      	ldr	r2, [r3, #20]
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005f1e:	615a      	str	r2, [r3, #20]

	/* Enable the direct mode Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_DME);
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	681a      	ldr	r2, [r3, #0]
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f042 0202 	orr.w	r2, r2, #2
 8005f2e:	601a      	str	r2, [r3, #0]

	/* Enable the Peripheral */
	__HAL_DMA_ENABLE(hdma);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	681a      	ldr	r2, [r3, #0]
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f042 0201 	orr.w	r2, r2, #1
 8005f3e:	601a      	str	r2, [r3, #0]

	return HAL_OK;
 8005f40:	2300      	movs	r3, #0
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	3710      	adds	r7, #16
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}

08005f4a <HAL_DMA_Abort>:
 *        while a data transfer is ongoing, the current data will be transferred
 *        and the Stream will be effectively disabled only after the transfer of
 *        this single data is finished.  
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma) {
 8005f4a:	b580      	push	{r7, lr}
 8005f4c:	b084      	sub	sp, #16
 8005f4e:	af00      	add	r7, sp, #0
 8005f50:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = 0;
 8005f52:	2300      	movs	r3, #0
 8005f54:	60fb      	str	r3, [r7, #12]

	/* Disable the stream */
	__HAL_DMA_DISABLE(hdma);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f022 0201 	bic.w	r2, r2, #1
 8005f64:	601a      	str	r2, [r3, #0]

	/* Get tick */
	tickstart = HAL_GetTick();
 8005f66:	f7fe fa8b 	bl	8004480 <HAL_GetTick>
 8005f6a:	60f8      	str	r0, [r7, #12]

	/* Check if the DMA Stream is effectively disabled */
	while ((hdma->Instance->CR & DMA_SxCR_EN) != 0) {
 8005f6c:	e017      	b.n	8005f9e <HAL_DMA_Abort+0x54>
		/* Check for the Timeout */
		if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT) {
 8005f6e:	f7fe fa87 	bl	8004480 <HAL_GetTick>
 8005f72:	4602      	mov	r2, r0
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	1ad3      	subs	r3, r2, r3
 8005f78:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005f7c:	d90f      	bls.n	8005f9e <HAL_DMA_Abort+0x54>
			/* Update error code */
			hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f82:	f043 0220 	orr.w	r2, r3, #32
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Process Unlocked */
			__HAL_UNLOCK(hdma);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

			/* Change the DMA state */
			hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2203      	movs	r2, #3
 8005f96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

			return HAL_TIMEOUT;
 8005f9a:	2303      	movs	r3, #3
 8005f9c:	e00f      	b.n	8005fbe <HAL_DMA_Abort+0x74>
	while ((hdma->Instance->CR & DMA_SxCR_EN) != 0) {
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f003 0301 	and.w	r3, r3, #1
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d1e0      	bne.n	8005f6e <HAL_DMA_Abort+0x24>
		}
	}
	/* Process Unlocked */
	__HAL_UNLOCK(hdma);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	/* Change the DMA state*/
	hdma->State = HAL_DMA_STATE_READY;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	return HAL_OK;
 8005fbc:	2300      	movs	r3, #0
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	3710      	adds	r7, #16
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bd80      	pop	{r7, pc}
	...

08005fc8 <HAL_DMA_IRQHandler>:
 * @brief  Handles DMA interrupt request.
 * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
 *               the configuration information for the specified DMA Stream.  
 * @retval None
 */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma) {
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b082      	sub	sp, #8
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
	/* Transfer Error Interrupt management ***************************************/
	if (__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET) {
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	461a      	mov	r2, r3
 8005fd6:	4b6c      	ldr	r3, [pc, #432]	; (8006188 <HAL_DMA_IRQHandler+0x1c0>)
 8005fd8:	429a      	cmp	r2, r3
 8005fda:	d966      	bls.n	80060aa <HAL_DMA_IRQHandler+0xe2>
 8005fdc:	4b6b      	ldr	r3, [pc, #428]	; (800618c <HAL_DMA_IRQHandler+0x1c4>)
 8005fde:	685a      	ldr	r2, [r3, #4]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	496a      	ldr	r1, [pc, #424]	; (8006190 <HAL_DMA_IRQHandler+0x1c8>)
 8005fe6:	428b      	cmp	r3, r1
 8005fe8:	d057      	beq.n	800609a <HAL_DMA_IRQHandler+0xd2>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4969      	ldr	r1, [pc, #420]	; (8006194 <HAL_DMA_IRQHandler+0x1cc>)
 8005ff0:	428b      	cmp	r3, r1
 8005ff2:	d050      	beq.n	8006096 <HAL_DMA_IRQHandler+0xce>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4967      	ldr	r1, [pc, #412]	; (8006198 <HAL_DMA_IRQHandler+0x1d0>)
 8005ffa:	428b      	cmp	r3, r1
 8005ffc:	d049      	beq.n	8006092 <HAL_DMA_IRQHandler+0xca>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4966      	ldr	r1, [pc, #408]	; (800619c <HAL_DMA_IRQHandler+0x1d4>)
 8006004:	428b      	cmp	r3, r1
 8006006:	d042      	beq.n	800608e <HAL_DMA_IRQHandler+0xc6>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4964      	ldr	r1, [pc, #400]	; (80061a0 <HAL_DMA_IRQHandler+0x1d8>)
 800600e:	428b      	cmp	r3, r1
 8006010:	d03a      	beq.n	8006088 <HAL_DMA_IRQHandler+0xc0>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4963      	ldr	r1, [pc, #396]	; (80061a4 <HAL_DMA_IRQHandler+0x1dc>)
 8006018:	428b      	cmp	r3, r1
 800601a:	d032      	beq.n	8006082 <HAL_DMA_IRQHandler+0xba>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4961      	ldr	r1, [pc, #388]	; (80061a8 <HAL_DMA_IRQHandler+0x1e0>)
 8006022:	428b      	cmp	r3, r1
 8006024:	d02a      	beq.n	800607c <HAL_DMA_IRQHandler+0xb4>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4960      	ldr	r1, [pc, #384]	; (80061ac <HAL_DMA_IRQHandler+0x1e4>)
 800602c:	428b      	cmp	r3, r1
 800602e:	d022      	beq.n	8006076 <HAL_DMA_IRQHandler+0xae>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	495e      	ldr	r1, [pc, #376]	; (80061b0 <HAL_DMA_IRQHandler+0x1e8>)
 8006036:	428b      	cmp	r3, r1
 8006038:	d01a      	beq.n	8006070 <HAL_DMA_IRQHandler+0xa8>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	495d      	ldr	r1, [pc, #372]	; (80061b4 <HAL_DMA_IRQHandler+0x1ec>)
 8006040:	428b      	cmp	r3, r1
 8006042:	d012      	beq.n	800606a <HAL_DMA_IRQHandler+0xa2>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	495b      	ldr	r1, [pc, #364]	; (80061b8 <HAL_DMA_IRQHandler+0x1f0>)
 800604a:	428b      	cmp	r3, r1
 800604c:	d00a      	beq.n	8006064 <HAL_DMA_IRQHandler+0x9c>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	495a      	ldr	r1, [pc, #360]	; (80061bc <HAL_DMA_IRQHandler+0x1f4>)
 8006054:	428b      	cmp	r3, r1
 8006056:	d102      	bne.n	800605e <HAL_DMA_IRQHandler+0x96>
 8006058:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800605c:	e01e      	b.n	800609c <HAL_DMA_IRQHandler+0xd4>
 800605e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006062:	e01b      	b.n	800609c <HAL_DMA_IRQHandler+0xd4>
 8006064:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006068:	e018      	b.n	800609c <HAL_DMA_IRQHandler+0xd4>
 800606a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800606e:	e015      	b.n	800609c <HAL_DMA_IRQHandler+0xd4>
 8006070:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006074:	e012      	b.n	800609c <HAL_DMA_IRQHandler+0xd4>
 8006076:	f44f 7300 	mov.w	r3, #512	; 0x200
 800607a:	e00f      	b.n	800609c <HAL_DMA_IRQHandler+0xd4>
 800607c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006080:	e00c      	b.n	800609c <HAL_DMA_IRQHandler+0xd4>
 8006082:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006086:	e009      	b.n	800609c <HAL_DMA_IRQHandler+0xd4>
 8006088:	f44f 7300 	mov.w	r3, #512	; 0x200
 800608c:	e006      	b.n	800609c <HAL_DMA_IRQHandler+0xd4>
 800608e:	2308      	movs	r3, #8
 8006090:	e004      	b.n	800609c <HAL_DMA_IRQHandler+0xd4>
 8006092:	2308      	movs	r3, #8
 8006094:	e002      	b.n	800609c <HAL_DMA_IRQHandler+0xd4>
 8006096:	2308      	movs	r3, #8
 8006098:	e000      	b.n	800609c <HAL_DMA_IRQHandler+0xd4>
 800609a:	2308      	movs	r3, #8
 800609c:	4013      	ands	r3, r2
 800609e:	2b00      	cmp	r3, #0
 80060a0:	bf14      	ite	ne
 80060a2:	2301      	movne	r3, #1
 80060a4:	2300      	moveq	r3, #0
 80060a6:	b2db      	uxtb	r3, r3
 80060a8:	e17b      	b.n	80063a2 <HAL_DMA_IRQHandler+0x3da>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	461a      	mov	r2, r3
 80060b0:	4b43      	ldr	r3, [pc, #268]	; (80061c0 <HAL_DMA_IRQHandler+0x1f8>)
 80060b2:	429a      	cmp	r2, r3
 80060b4:	f240 8086 	bls.w	80061c4 <HAL_DMA_IRQHandler+0x1fc>
 80060b8:	4b34      	ldr	r3, [pc, #208]	; (800618c <HAL_DMA_IRQHandler+0x1c4>)
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4933      	ldr	r1, [pc, #204]	; (8006190 <HAL_DMA_IRQHandler+0x1c8>)
 80060c2:	428b      	cmp	r3, r1
 80060c4:	d057      	beq.n	8006176 <HAL_DMA_IRQHandler+0x1ae>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4932      	ldr	r1, [pc, #200]	; (8006194 <HAL_DMA_IRQHandler+0x1cc>)
 80060cc:	428b      	cmp	r3, r1
 80060ce:	d050      	beq.n	8006172 <HAL_DMA_IRQHandler+0x1aa>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4930      	ldr	r1, [pc, #192]	; (8006198 <HAL_DMA_IRQHandler+0x1d0>)
 80060d6:	428b      	cmp	r3, r1
 80060d8:	d049      	beq.n	800616e <HAL_DMA_IRQHandler+0x1a6>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	492f      	ldr	r1, [pc, #188]	; (800619c <HAL_DMA_IRQHandler+0x1d4>)
 80060e0:	428b      	cmp	r3, r1
 80060e2:	d042      	beq.n	800616a <HAL_DMA_IRQHandler+0x1a2>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	492d      	ldr	r1, [pc, #180]	; (80061a0 <HAL_DMA_IRQHandler+0x1d8>)
 80060ea:	428b      	cmp	r3, r1
 80060ec:	d03a      	beq.n	8006164 <HAL_DMA_IRQHandler+0x19c>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	492c      	ldr	r1, [pc, #176]	; (80061a4 <HAL_DMA_IRQHandler+0x1dc>)
 80060f4:	428b      	cmp	r3, r1
 80060f6:	d032      	beq.n	800615e <HAL_DMA_IRQHandler+0x196>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	492a      	ldr	r1, [pc, #168]	; (80061a8 <HAL_DMA_IRQHandler+0x1e0>)
 80060fe:	428b      	cmp	r3, r1
 8006100:	d02a      	beq.n	8006158 <HAL_DMA_IRQHandler+0x190>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4929      	ldr	r1, [pc, #164]	; (80061ac <HAL_DMA_IRQHandler+0x1e4>)
 8006108:	428b      	cmp	r3, r1
 800610a:	d022      	beq.n	8006152 <HAL_DMA_IRQHandler+0x18a>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4927      	ldr	r1, [pc, #156]	; (80061b0 <HAL_DMA_IRQHandler+0x1e8>)
 8006112:	428b      	cmp	r3, r1
 8006114:	d01a      	beq.n	800614c <HAL_DMA_IRQHandler+0x184>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4926      	ldr	r1, [pc, #152]	; (80061b4 <HAL_DMA_IRQHandler+0x1ec>)
 800611c:	428b      	cmp	r3, r1
 800611e:	d012      	beq.n	8006146 <HAL_DMA_IRQHandler+0x17e>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4924      	ldr	r1, [pc, #144]	; (80061b8 <HAL_DMA_IRQHandler+0x1f0>)
 8006126:	428b      	cmp	r3, r1
 8006128:	d00a      	beq.n	8006140 <HAL_DMA_IRQHandler+0x178>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4923      	ldr	r1, [pc, #140]	; (80061bc <HAL_DMA_IRQHandler+0x1f4>)
 8006130:	428b      	cmp	r3, r1
 8006132:	d102      	bne.n	800613a <HAL_DMA_IRQHandler+0x172>
 8006134:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006138:	e01e      	b.n	8006178 <HAL_DMA_IRQHandler+0x1b0>
 800613a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800613e:	e01b      	b.n	8006178 <HAL_DMA_IRQHandler+0x1b0>
 8006140:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006144:	e018      	b.n	8006178 <HAL_DMA_IRQHandler+0x1b0>
 8006146:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800614a:	e015      	b.n	8006178 <HAL_DMA_IRQHandler+0x1b0>
 800614c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006150:	e012      	b.n	8006178 <HAL_DMA_IRQHandler+0x1b0>
 8006152:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006156:	e00f      	b.n	8006178 <HAL_DMA_IRQHandler+0x1b0>
 8006158:	f44f 7300 	mov.w	r3, #512	; 0x200
 800615c:	e00c      	b.n	8006178 <HAL_DMA_IRQHandler+0x1b0>
 800615e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006162:	e009      	b.n	8006178 <HAL_DMA_IRQHandler+0x1b0>
 8006164:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006168:	e006      	b.n	8006178 <HAL_DMA_IRQHandler+0x1b0>
 800616a:	2308      	movs	r3, #8
 800616c:	e004      	b.n	8006178 <HAL_DMA_IRQHandler+0x1b0>
 800616e:	2308      	movs	r3, #8
 8006170:	e002      	b.n	8006178 <HAL_DMA_IRQHandler+0x1b0>
 8006172:	2308      	movs	r3, #8
 8006174:	e000      	b.n	8006178 <HAL_DMA_IRQHandler+0x1b0>
 8006176:	2308      	movs	r3, #8
 8006178:	4013      	ands	r3, r2
 800617a:	2b00      	cmp	r3, #0
 800617c:	bf14      	ite	ne
 800617e:	2301      	movne	r3, #1
 8006180:	2300      	moveq	r3, #0
 8006182:	b2db      	uxtb	r3, r3
 8006184:	e10d      	b.n	80063a2 <HAL_DMA_IRQHandler+0x3da>
 8006186:	bf00      	nop
 8006188:	40026458 	.word	0x40026458
 800618c:	40026400 	.word	0x40026400
 8006190:	40026010 	.word	0x40026010
 8006194:	40026410 	.word	0x40026410
 8006198:	40026070 	.word	0x40026070
 800619c:	40026470 	.word	0x40026470
 80061a0:	40026028 	.word	0x40026028
 80061a4:	40026428 	.word	0x40026428
 80061a8:	40026088 	.word	0x40026088
 80061ac:	40026488 	.word	0x40026488
 80061b0:	40026040 	.word	0x40026040
 80061b4:	40026440 	.word	0x40026440
 80061b8:	400260a0 	.word	0x400260a0
 80061bc:	400264a0 	.word	0x400264a0
 80061c0:	400260b8 	.word	0x400260b8
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	461a      	mov	r2, r3
 80061ca:	4b64      	ldr	r3, [pc, #400]	; (800635c <HAL_DMA_IRQHandler+0x394>)
 80061cc:	429a      	cmp	r2, r3
 80061ce:	d966      	bls.n	800629e <HAL_DMA_IRQHandler+0x2d6>
 80061d0:	4b63      	ldr	r3, [pc, #396]	; (8006360 <HAL_DMA_IRQHandler+0x398>)
 80061d2:	685a      	ldr	r2, [r3, #4]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4962      	ldr	r1, [pc, #392]	; (8006364 <HAL_DMA_IRQHandler+0x39c>)
 80061da:	428b      	cmp	r3, r1
 80061dc:	d057      	beq.n	800628e <HAL_DMA_IRQHandler+0x2c6>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4961      	ldr	r1, [pc, #388]	; (8006368 <HAL_DMA_IRQHandler+0x3a0>)
 80061e4:	428b      	cmp	r3, r1
 80061e6:	d050      	beq.n	800628a <HAL_DMA_IRQHandler+0x2c2>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	495f      	ldr	r1, [pc, #380]	; (800636c <HAL_DMA_IRQHandler+0x3a4>)
 80061ee:	428b      	cmp	r3, r1
 80061f0:	d049      	beq.n	8006286 <HAL_DMA_IRQHandler+0x2be>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	495e      	ldr	r1, [pc, #376]	; (8006370 <HAL_DMA_IRQHandler+0x3a8>)
 80061f8:	428b      	cmp	r3, r1
 80061fa:	d042      	beq.n	8006282 <HAL_DMA_IRQHandler+0x2ba>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	495c      	ldr	r1, [pc, #368]	; (8006374 <HAL_DMA_IRQHandler+0x3ac>)
 8006202:	428b      	cmp	r3, r1
 8006204:	d03a      	beq.n	800627c <HAL_DMA_IRQHandler+0x2b4>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	495b      	ldr	r1, [pc, #364]	; (8006378 <HAL_DMA_IRQHandler+0x3b0>)
 800620c:	428b      	cmp	r3, r1
 800620e:	d032      	beq.n	8006276 <HAL_DMA_IRQHandler+0x2ae>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4959      	ldr	r1, [pc, #356]	; (800637c <HAL_DMA_IRQHandler+0x3b4>)
 8006216:	428b      	cmp	r3, r1
 8006218:	d02a      	beq.n	8006270 <HAL_DMA_IRQHandler+0x2a8>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4958      	ldr	r1, [pc, #352]	; (8006380 <HAL_DMA_IRQHandler+0x3b8>)
 8006220:	428b      	cmp	r3, r1
 8006222:	d022      	beq.n	800626a <HAL_DMA_IRQHandler+0x2a2>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4956      	ldr	r1, [pc, #344]	; (8006384 <HAL_DMA_IRQHandler+0x3bc>)
 800622a:	428b      	cmp	r3, r1
 800622c:	d01a      	beq.n	8006264 <HAL_DMA_IRQHandler+0x29c>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4955      	ldr	r1, [pc, #340]	; (8006388 <HAL_DMA_IRQHandler+0x3c0>)
 8006234:	428b      	cmp	r3, r1
 8006236:	d012      	beq.n	800625e <HAL_DMA_IRQHandler+0x296>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4953      	ldr	r1, [pc, #332]	; (800638c <HAL_DMA_IRQHandler+0x3c4>)
 800623e:	428b      	cmp	r3, r1
 8006240:	d00a      	beq.n	8006258 <HAL_DMA_IRQHandler+0x290>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4952      	ldr	r1, [pc, #328]	; (8006390 <HAL_DMA_IRQHandler+0x3c8>)
 8006248:	428b      	cmp	r3, r1
 800624a:	d102      	bne.n	8006252 <HAL_DMA_IRQHandler+0x28a>
 800624c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006250:	e01e      	b.n	8006290 <HAL_DMA_IRQHandler+0x2c8>
 8006252:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006256:	e01b      	b.n	8006290 <HAL_DMA_IRQHandler+0x2c8>
 8006258:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800625c:	e018      	b.n	8006290 <HAL_DMA_IRQHandler+0x2c8>
 800625e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006262:	e015      	b.n	8006290 <HAL_DMA_IRQHandler+0x2c8>
 8006264:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006268:	e012      	b.n	8006290 <HAL_DMA_IRQHandler+0x2c8>
 800626a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800626e:	e00f      	b.n	8006290 <HAL_DMA_IRQHandler+0x2c8>
 8006270:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006274:	e00c      	b.n	8006290 <HAL_DMA_IRQHandler+0x2c8>
 8006276:	f44f 7300 	mov.w	r3, #512	; 0x200
 800627a:	e009      	b.n	8006290 <HAL_DMA_IRQHandler+0x2c8>
 800627c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006280:	e006      	b.n	8006290 <HAL_DMA_IRQHandler+0x2c8>
 8006282:	2308      	movs	r3, #8
 8006284:	e004      	b.n	8006290 <HAL_DMA_IRQHandler+0x2c8>
 8006286:	2308      	movs	r3, #8
 8006288:	e002      	b.n	8006290 <HAL_DMA_IRQHandler+0x2c8>
 800628a:	2308      	movs	r3, #8
 800628c:	e000      	b.n	8006290 <HAL_DMA_IRQHandler+0x2c8>
 800628e:	2308      	movs	r3, #8
 8006290:	4013      	ands	r3, r2
 8006292:	2b00      	cmp	r3, #0
 8006294:	bf14      	ite	ne
 8006296:	2301      	movne	r3, #1
 8006298:	2300      	moveq	r3, #0
 800629a:	b2db      	uxtb	r3, r3
 800629c:	e081      	b.n	80063a2 <HAL_DMA_IRQHandler+0x3da>
 800629e:	4b30      	ldr	r3, [pc, #192]	; (8006360 <HAL_DMA_IRQHandler+0x398>)
 80062a0:	681a      	ldr	r2, [r3, #0]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	492f      	ldr	r1, [pc, #188]	; (8006364 <HAL_DMA_IRQHandler+0x39c>)
 80062a8:	428b      	cmp	r3, r1
 80062aa:	d073      	beq.n	8006394 <HAL_DMA_IRQHandler+0x3cc>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	492d      	ldr	r1, [pc, #180]	; (8006368 <HAL_DMA_IRQHandler+0x3a0>)
 80062b2:	428b      	cmp	r3, r1
 80062b4:	d050      	beq.n	8006358 <HAL_DMA_IRQHandler+0x390>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	492c      	ldr	r1, [pc, #176]	; (800636c <HAL_DMA_IRQHandler+0x3a4>)
 80062bc:	428b      	cmp	r3, r1
 80062be:	d049      	beq.n	8006354 <HAL_DMA_IRQHandler+0x38c>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	492a      	ldr	r1, [pc, #168]	; (8006370 <HAL_DMA_IRQHandler+0x3a8>)
 80062c6:	428b      	cmp	r3, r1
 80062c8:	d042      	beq.n	8006350 <HAL_DMA_IRQHandler+0x388>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	4929      	ldr	r1, [pc, #164]	; (8006374 <HAL_DMA_IRQHandler+0x3ac>)
 80062d0:	428b      	cmp	r3, r1
 80062d2:	d03a      	beq.n	800634a <HAL_DMA_IRQHandler+0x382>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	4927      	ldr	r1, [pc, #156]	; (8006378 <HAL_DMA_IRQHandler+0x3b0>)
 80062da:	428b      	cmp	r3, r1
 80062dc:	d032      	beq.n	8006344 <HAL_DMA_IRQHandler+0x37c>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	4926      	ldr	r1, [pc, #152]	; (800637c <HAL_DMA_IRQHandler+0x3b4>)
 80062e4:	428b      	cmp	r3, r1
 80062e6:	d02a      	beq.n	800633e <HAL_DMA_IRQHandler+0x376>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4924      	ldr	r1, [pc, #144]	; (8006380 <HAL_DMA_IRQHandler+0x3b8>)
 80062ee:	428b      	cmp	r3, r1
 80062f0:	d022      	beq.n	8006338 <HAL_DMA_IRQHandler+0x370>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	4923      	ldr	r1, [pc, #140]	; (8006384 <HAL_DMA_IRQHandler+0x3bc>)
 80062f8:	428b      	cmp	r3, r1
 80062fa:	d01a      	beq.n	8006332 <HAL_DMA_IRQHandler+0x36a>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	4921      	ldr	r1, [pc, #132]	; (8006388 <HAL_DMA_IRQHandler+0x3c0>)
 8006302:	428b      	cmp	r3, r1
 8006304:	d012      	beq.n	800632c <HAL_DMA_IRQHandler+0x364>
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	4920      	ldr	r1, [pc, #128]	; (800638c <HAL_DMA_IRQHandler+0x3c4>)
 800630c:	428b      	cmp	r3, r1
 800630e:	d00a      	beq.n	8006326 <HAL_DMA_IRQHandler+0x35e>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	491e      	ldr	r1, [pc, #120]	; (8006390 <HAL_DMA_IRQHandler+0x3c8>)
 8006316:	428b      	cmp	r3, r1
 8006318:	d102      	bne.n	8006320 <HAL_DMA_IRQHandler+0x358>
 800631a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800631e:	e03a      	b.n	8006396 <HAL_DMA_IRQHandler+0x3ce>
 8006320:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006324:	e037      	b.n	8006396 <HAL_DMA_IRQHandler+0x3ce>
 8006326:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800632a:	e034      	b.n	8006396 <HAL_DMA_IRQHandler+0x3ce>
 800632c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006330:	e031      	b.n	8006396 <HAL_DMA_IRQHandler+0x3ce>
 8006332:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006336:	e02e      	b.n	8006396 <HAL_DMA_IRQHandler+0x3ce>
 8006338:	f44f 7300 	mov.w	r3, #512	; 0x200
 800633c:	e02b      	b.n	8006396 <HAL_DMA_IRQHandler+0x3ce>
 800633e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006342:	e028      	b.n	8006396 <HAL_DMA_IRQHandler+0x3ce>
 8006344:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006348:	e025      	b.n	8006396 <HAL_DMA_IRQHandler+0x3ce>
 800634a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800634e:	e022      	b.n	8006396 <HAL_DMA_IRQHandler+0x3ce>
 8006350:	2308      	movs	r3, #8
 8006352:	e020      	b.n	8006396 <HAL_DMA_IRQHandler+0x3ce>
 8006354:	2308      	movs	r3, #8
 8006356:	e01e      	b.n	8006396 <HAL_DMA_IRQHandler+0x3ce>
 8006358:	2308      	movs	r3, #8
 800635a:	e01c      	b.n	8006396 <HAL_DMA_IRQHandler+0x3ce>
 800635c:	40026058 	.word	0x40026058
 8006360:	40026000 	.word	0x40026000
 8006364:	40026010 	.word	0x40026010
 8006368:	40026410 	.word	0x40026410
 800636c:	40026070 	.word	0x40026070
 8006370:	40026470 	.word	0x40026470
 8006374:	40026028 	.word	0x40026028
 8006378:	40026428 	.word	0x40026428
 800637c:	40026088 	.word	0x40026088
 8006380:	40026488 	.word	0x40026488
 8006384:	40026040 	.word	0x40026040
 8006388:	40026440 	.word	0x40026440
 800638c:	400260a0 	.word	0x400260a0
 8006390:	400264a0 	.word	0x400264a0
 8006394:	2308      	movs	r3, #8
 8006396:	4013      	ands	r3, r2
 8006398:	2b00      	cmp	r3, #0
 800639a:	bf14      	ite	ne
 800639c:	2301      	movne	r3, #1
 800639e:	2300      	moveq	r3, #0
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	f000 81dd 	beq.w	8006762 <HAL_DMA_IRQHandler+0x79a>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET) {
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f003 0304 	and.w	r3, r3, #4
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	f000 81d5 	beq.w	8006762 <HAL_DMA_IRQHandler+0x79a>
			/* Disable the transfer error interrupt */
			__HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	681a      	ldr	r2, [r3, #0]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f022 0204 	bic.w	r2, r2, #4
 80063c6:	601a      	str	r2, [r3, #0]

			/* Clear the transfer error flag */
			__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	461a      	mov	r2, r3
 80063ce:	4b8d      	ldr	r3, [pc, #564]	; (8006604 <HAL_DMA_IRQHandler+0x63c>)
 80063d0:	429a      	cmp	r2, r3
 80063d2:	d960      	bls.n	8006496 <HAL_DMA_IRQHandler+0x4ce>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4a8b      	ldr	r2, [pc, #556]	; (8006608 <HAL_DMA_IRQHandler+0x640>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d057      	beq.n	800648e <HAL_DMA_IRQHandler+0x4c6>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4a8a      	ldr	r2, [pc, #552]	; (800660c <HAL_DMA_IRQHandler+0x644>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d050      	beq.n	800648a <HAL_DMA_IRQHandler+0x4c2>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a88      	ldr	r2, [pc, #544]	; (8006610 <HAL_DMA_IRQHandler+0x648>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d049      	beq.n	8006486 <HAL_DMA_IRQHandler+0x4be>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a87      	ldr	r2, [pc, #540]	; (8006614 <HAL_DMA_IRQHandler+0x64c>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d042      	beq.n	8006482 <HAL_DMA_IRQHandler+0x4ba>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4a85      	ldr	r2, [pc, #532]	; (8006618 <HAL_DMA_IRQHandler+0x650>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d03a      	beq.n	800647c <HAL_DMA_IRQHandler+0x4b4>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4a84      	ldr	r2, [pc, #528]	; (800661c <HAL_DMA_IRQHandler+0x654>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d032      	beq.n	8006476 <HAL_DMA_IRQHandler+0x4ae>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4a82      	ldr	r2, [pc, #520]	; (8006620 <HAL_DMA_IRQHandler+0x658>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d02a      	beq.n	8006470 <HAL_DMA_IRQHandler+0x4a8>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	4a81      	ldr	r2, [pc, #516]	; (8006624 <HAL_DMA_IRQHandler+0x65c>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d022      	beq.n	800646a <HAL_DMA_IRQHandler+0x4a2>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	4a7f      	ldr	r2, [pc, #508]	; (8006628 <HAL_DMA_IRQHandler+0x660>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d01a      	beq.n	8006464 <HAL_DMA_IRQHandler+0x49c>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	4a7e      	ldr	r2, [pc, #504]	; (800662c <HAL_DMA_IRQHandler+0x664>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d012      	beq.n	800645e <HAL_DMA_IRQHandler+0x496>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4a7c      	ldr	r2, [pc, #496]	; (8006630 <HAL_DMA_IRQHandler+0x668>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d00a      	beq.n	8006458 <HAL_DMA_IRQHandler+0x490>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a7b      	ldr	r2, [pc, #492]	; (8006634 <HAL_DMA_IRQHandler+0x66c>)
 8006448:	4293      	cmp	r3, r2
 800644a:	d102      	bne.n	8006452 <HAL_DMA_IRQHandler+0x48a>
 800644c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006450:	e01e      	b.n	8006490 <HAL_DMA_IRQHandler+0x4c8>
 8006452:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006456:	e01b      	b.n	8006490 <HAL_DMA_IRQHandler+0x4c8>
 8006458:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800645c:	e018      	b.n	8006490 <HAL_DMA_IRQHandler+0x4c8>
 800645e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006462:	e015      	b.n	8006490 <HAL_DMA_IRQHandler+0x4c8>
 8006464:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006468:	e012      	b.n	8006490 <HAL_DMA_IRQHandler+0x4c8>
 800646a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800646e:	e00f      	b.n	8006490 <HAL_DMA_IRQHandler+0x4c8>
 8006470:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006474:	e00c      	b.n	8006490 <HAL_DMA_IRQHandler+0x4c8>
 8006476:	f44f 7300 	mov.w	r3, #512	; 0x200
 800647a:	e009      	b.n	8006490 <HAL_DMA_IRQHandler+0x4c8>
 800647c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006480:	e006      	b.n	8006490 <HAL_DMA_IRQHandler+0x4c8>
 8006482:	2308      	movs	r3, #8
 8006484:	e004      	b.n	8006490 <HAL_DMA_IRQHandler+0x4c8>
 8006486:	2308      	movs	r3, #8
 8006488:	e002      	b.n	8006490 <HAL_DMA_IRQHandler+0x4c8>
 800648a:	2308      	movs	r3, #8
 800648c:	e000      	b.n	8006490 <HAL_DMA_IRQHandler+0x4c8>
 800648e:	2308      	movs	r3, #8
 8006490:	4a69      	ldr	r2, [pc, #420]	; (8006638 <HAL_DMA_IRQHandler+0x670>)
 8006492:	60d3      	str	r3, [r2, #12]
 8006494:	e14f      	b.n	8006736 <HAL_DMA_IRQHandler+0x76e>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	461a      	mov	r2, r3
 800649c:	4b67      	ldr	r3, [pc, #412]	; (800663c <HAL_DMA_IRQHandler+0x674>)
 800649e:	429a      	cmp	r2, r3
 80064a0:	d960      	bls.n	8006564 <HAL_DMA_IRQHandler+0x59c>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4a58      	ldr	r2, [pc, #352]	; (8006608 <HAL_DMA_IRQHandler+0x640>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d057      	beq.n	800655c <HAL_DMA_IRQHandler+0x594>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a56      	ldr	r2, [pc, #344]	; (800660c <HAL_DMA_IRQHandler+0x644>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d050      	beq.n	8006558 <HAL_DMA_IRQHandler+0x590>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a55      	ldr	r2, [pc, #340]	; (8006610 <HAL_DMA_IRQHandler+0x648>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d049      	beq.n	8006554 <HAL_DMA_IRQHandler+0x58c>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a53      	ldr	r2, [pc, #332]	; (8006614 <HAL_DMA_IRQHandler+0x64c>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d042      	beq.n	8006550 <HAL_DMA_IRQHandler+0x588>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4a52      	ldr	r2, [pc, #328]	; (8006618 <HAL_DMA_IRQHandler+0x650>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d03a      	beq.n	800654a <HAL_DMA_IRQHandler+0x582>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4a50      	ldr	r2, [pc, #320]	; (800661c <HAL_DMA_IRQHandler+0x654>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d032      	beq.n	8006544 <HAL_DMA_IRQHandler+0x57c>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a4f      	ldr	r2, [pc, #316]	; (8006620 <HAL_DMA_IRQHandler+0x658>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d02a      	beq.n	800653e <HAL_DMA_IRQHandler+0x576>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4a4d      	ldr	r2, [pc, #308]	; (8006624 <HAL_DMA_IRQHandler+0x65c>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d022      	beq.n	8006538 <HAL_DMA_IRQHandler+0x570>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a4c      	ldr	r2, [pc, #304]	; (8006628 <HAL_DMA_IRQHandler+0x660>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d01a      	beq.n	8006532 <HAL_DMA_IRQHandler+0x56a>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a4a      	ldr	r2, [pc, #296]	; (800662c <HAL_DMA_IRQHandler+0x664>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d012      	beq.n	800652c <HAL_DMA_IRQHandler+0x564>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a49      	ldr	r2, [pc, #292]	; (8006630 <HAL_DMA_IRQHandler+0x668>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d00a      	beq.n	8006526 <HAL_DMA_IRQHandler+0x55e>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a47      	ldr	r2, [pc, #284]	; (8006634 <HAL_DMA_IRQHandler+0x66c>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d102      	bne.n	8006520 <HAL_DMA_IRQHandler+0x558>
 800651a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800651e:	e01e      	b.n	800655e <HAL_DMA_IRQHandler+0x596>
 8006520:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006524:	e01b      	b.n	800655e <HAL_DMA_IRQHandler+0x596>
 8006526:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800652a:	e018      	b.n	800655e <HAL_DMA_IRQHandler+0x596>
 800652c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006530:	e015      	b.n	800655e <HAL_DMA_IRQHandler+0x596>
 8006532:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006536:	e012      	b.n	800655e <HAL_DMA_IRQHandler+0x596>
 8006538:	f44f 7300 	mov.w	r3, #512	; 0x200
 800653c:	e00f      	b.n	800655e <HAL_DMA_IRQHandler+0x596>
 800653e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006542:	e00c      	b.n	800655e <HAL_DMA_IRQHandler+0x596>
 8006544:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006548:	e009      	b.n	800655e <HAL_DMA_IRQHandler+0x596>
 800654a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800654e:	e006      	b.n	800655e <HAL_DMA_IRQHandler+0x596>
 8006550:	2308      	movs	r3, #8
 8006552:	e004      	b.n	800655e <HAL_DMA_IRQHandler+0x596>
 8006554:	2308      	movs	r3, #8
 8006556:	e002      	b.n	800655e <HAL_DMA_IRQHandler+0x596>
 8006558:	2308      	movs	r3, #8
 800655a:	e000      	b.n	800655e <HAL_DMA_IRQHandler+0x596>
 800655c:	2308      	movs	r3, #8
 800655e:	4a36      	ldr	r2, [pc, #216]	; (8006638 <HAL_DMA_IRQHandler+0x670>)
 8006560:	6093      	str	r3, [r2, #8]
 8006562:	e0e8      	b.n	8006736 <HAL_DMA_IRQHandler+0x76e>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	461a      	mov	r2, r3
 800656a:	4b35      	ldr	r3, [pc, #212]	; (8006640 <HAL_DMA_IRQHandler+0x678>)
 800656c:	429a      	cmp	r2, r3
 800656e:	f240 8082 	bls.w	8006676 <HAL_DMA_IRQHandler+0x6ae>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4a24      	ldr	r2, [pc, #144]	; (8006608 <HAL_DMA_IRQHandler+0x640>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d078      	beq.n	800666e <HAL_DMA_IRQHandler+0x6a6>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a22      	ldr	r2, [pc, #136]	; (800660c <HAL_DMA_IRQHandler+0x644>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d071      	beq.n	800666a <HAL_DMA_IRQHandler+0x6a2>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4a21      	ldr	r2, [pc, #132]	; (8006610 <HAL_DMA_IRQHandler+0x648>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d06a      	beq.n	8006666 <HAL_DMA_IRQHandler+0x69e>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4a1f      	ldr	r2, [pc, #124]	; (8006614 <HAL_DMA_IRQHandler+0x64c>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d063      	beq.n	8006662 <HAL_DMA_IRQHandler+0x69a>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	4a1e      	ldr	r2, [pc, #120]	; (8006618 <HAL_DMA_IRQHandler+0x650>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d05b      	beq.n	800665c <HAL_DMA_IRQHandler+0x694>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	4a1c      	ldr	r2, [pc, #112]	; (800661c <HAL_DMA_IRQHandler+0x654>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d053      	beq.n	8006656 <HAL_DMA_IRQHandler+0x68e>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4a1b      	ldr	r2, [pc, #108]	; (8006620 <HAL_DMA_IRQHandler+0x658>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d04b      	beq.n	8006650 <HAL_DMA_IRQHandler+0x688>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a19      	ldr	r2, [pc, #100]	; (8006624 <HAL_DMA_IRQHandler+0x65c>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d043      	beq.n	800664a <HAL_DMA_IRQHandler+0x682>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	4a18      	ldr	r2, [pc, #96]	; (8006628 <HAL_DMA_IRQHandler+0x660>)
 80065c8:	4293      	cmp	r3, r2
 80065ca:	d03b      	beq.n	8006644 <HAL_DMA_IRQHandler+0x67c>
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	4a16      	ldr	r2, [pc, #88]	; (800662c <HAL_DMA_IRQHandler+0x664>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d012      	beq.n	80065fc <HAL_DMA_IRQHandler+0x634>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4a15      	ldr	r2, [pc, #84]	; (8006630 <HAL_DMA_IRQHandler+0x668>)
 80065dc:	4293      	cmp	r3, r2
 80065de:	d00a      	beq.n	80065f6 <HAL_DMA_IRQHandler+0x62e>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	4a13      	ldr	r2, [pc, #76]	; (8006634 <HAL_DMA_IRQHandler+0x66c>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d102      	bne.n	80065f0 <HAL_DMA_IRQHandler+0x628>
 80065ea:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80065ee:	e03f      	b.n	8006670 <HAL_DMA_IRQHandler+0x6a8>
 80065f0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80065f4:	e03c      	b.n	8006670 <HAL_DMA_IRQHandler+0x6a8>
 80065f6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80065fa:	e039      	b.n	8006670 <HAL_DMA_IRQHandler+0x6a8>
 80065fc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006600:	e036      	b.n	8006670 <HAL_DMA_IRQHandler+0x6a8>
 8006602:	bf00      	nop
 8006604:	40026458 	.word	0x40026458
 8006608:	40026010 	.word	0x40026010
 800660c:	40026410 	.word	0x40026410
 8006610:	40026070 	.word	0x40026070
 8006614:	40026470 	.word	0x40026470
 8006618:	40026028 	.word	0x40026028
 800661c:	40026428 	.word	0x40026428
 8006620:	40026088 	.word	0x40026088
 8006624:	40026488 	.word	0x40026488
 8006628:	40026040 	.word	0x40026040
 800662c:	40026440 	.word	0x40026440
 8006630:	400260a0 	.word	0x400260a0
 8006634:	400264a0 	.word	0x400264a0
 8006638:	40026400 	.word	0x40026400
 800663c:	400260b8 	.word	0x400260b8
 8006640:	40026058 	.word	0x40026058
 8006644:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006648:	e012      	b.n	8006670 <HAL_DMA_IRQHandler+0x6a8>
 800664a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800664e:	e00f      	b.n	8006670 <HAL_DMA_IRQHandler+0x6a8>
 8006650:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006654:	e00c      	b.n	8006670 <HAL_DMA_IRQHandler+0x6a8>
 8006656:	f44f 7300 	mov.w	r3, #512	; 0x200
 800665a:	e009      	b.n	8006670 <HAL_DMA_IRQHandler+0x6a8>
 800665c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006660:	e006      	b.n	8006670 <HAL_DMA_IRQHandler+0x6a8>
 8006662:	2308      	movs	r3, #8
 8006664:	e004      	b.n	8006670 <HAL_DMA_IRQHandler+0x6a8>
 8006666:	2308      	movs	r3, #8
 8006668:	e002      	b.n	8006670 <HAL_DMA_IRQHandler+0x6a8>
 800666a:	2308      	movs	r3, #8
 800666c:	e000      	b.n	8006670 <HAL_DMA_IRQHandler+0x6a8>
 800666e:	2308      	movs	r3, #8
 8006670:	4a71      	ldr	r2, [pc, #452]	; (8006838 <HAL_DMA_IRQHandler+0x870>)
 8006672:	60d3      	str	r3, [r2, #12]
 8006674:	e05f      	b.n	8006736 <HAL_DMA_IRQHandler+0x76e>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a70      	ldr	r2, [pc, #448]	; (800683c <HAL_DMA_IRQHandler+0x874>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d057      	beq.n	8006730 <HAL_DMA_IRQHandler+0x768>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4a6e      	ldr	r2, [pc, #440]	; (8006840 <HAL_DMA_IRQHandler+0x878>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d050      	beq.n	800672c <HAL_DMA_IRQHandler+0x764>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a6d      	ldr	r2, [pc, #436]	; (8006844 <HAL_DMA_IRQHandler+0x87c>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d049      	beq.n	8006728 <HAL_DMA_IRQHandler+0x760>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4a6b      	ldr	r2, [pc, #428]	; (8006848 <HAL_DMA_IRQHandler+0x880>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d042      	beq.n	8006724 <HAL_DMA_IRQHandler+0x75c>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4a6a      	ldr	r2, [pc, #424]	; (800684c <HAL_DMA_IRQHandler+0x884>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d03a      	beq.n	800671e <HAL_DMA_IRQHandler+0x756>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4a68      	ldr	r2, [pc, #416]	; (8006850 <HAL_DMA_IRQHandler+0x888>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d032      	beq.n	8006718 <HAL_DMA_IRQHandler+0x750>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4a67      	ldr	r2, [pc, #412]	; (8006854 <HAL_DMA_IRQHandler+0x88c>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d02a      	beq.n	8006712 <HAL_DMA_IRQHandler+0x74a>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	4a65      	ldr	r2, [pc, #404]	; (8006858 <HAL_DMA_IRQHandler+0x890>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d022      	beq.n	800670c <HAL_DMA_IRQHandler+0x744>
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	4a64      	ldr	r2, [pc, #400]	; (800685c <HAL_DMA_IRQHandler+0x894>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d01a      	beq.n	8006706 <HAL_DMA_IRQHandler+0x73e>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	4a62      	ldr	r2, [pc, #392]	; (8006860 <HAL_DMA_IRQHandler+0x898>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d012      	beq.n	8006700 <HAL_DMA_IRQHandler+0x738>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4a61      	ldr	r2, [pc, #388]	; (8006864 <HAL_DMA_IRQHandler+0x89c>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d00a      	beq.n	80066fa <HAL_DMA_IRQHandler+0x732>
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	4a5f      	ldr	r2, [pc, #380]	; (8006868 <HAL_DMA_IRQHandler+0x8a0>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d102      	bne.n	80066f4 <HAL_DMA_IRQHandler+0x72c>
 80066ee:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80066f2:	e01e      	b.n	8006732 <HAL_DMA_IRQHandler+0x76a>
 80066f4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80066f8:	e01b      	b.n	8006732 <HAL_DMA_IRQHandler+0x76a>
 80066fa:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80066fe:	e018      	b.n	8006732 <HAL_DMA_IRQHandler+0x76a>
 8006700:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006704:	e015      	b.n	8006732 <HAL_DMA_IRQHandler+0x76a>
 8006706:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800670a:	e012      	b.n	8006732 <HAL_DMA_IRQHandler+0x76a>
 800670c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006710:	e00f      	b.n	8006732 <HAL_DMA_IRQHandler+0x76a>
 8006712:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006716:	e00c      	b.n	8006732 <HAL_DMA_IRQHandler+0x76a>
 8006718:	f44f 7300 	mov.w	r3, #512	; 0x200
 800671c:	e009      	b.n	8006732 <HAL_DMA_IRQHandler+0x76a>
 800671e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006722:	e006      	b.n	8006732 <HAL_DMA_IRQHandler+0x76a>
 8006724:	2308      	movs	r3, #8
 8006726:	e004      	b.n	8006732 <HAL_DMA_IRQHandler+0x76a>
 8006728:	2308      	movs	r3, #8
 800672a:	e002      	b.n	8006732 <HAL_DMA_IRQHandler+0x76a>
 800672c:	2308      	movs	r3, #8
 800672e:	e000      	b.n	8006732 <HAL_DMA_IRQHandler+0x76a>
 8006730:	2308      	movs	r3, #8
 8006732:	4a41      	ldr	r2, [pc, #260]	; (8006838 <HAL_DMA_IRQHandler+0x870>)
 8006734:	6093      	str	r3, [r2, #8]

			/* Update error code */
			hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800673a:	f043 0201 	orr.w	r2, r3, #1
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Change the DMA state */
			hdma->State = HAL_DMA_STATE_ERROR;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2204      	movs	r2, #4
 8006746:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

			/* Process Unlocked */
			__HAL_UNLOCK(hdma);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2200      	movs	r2, #0
 800674e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

			if (hdma->XferErrorCallback != NULL) {
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006756:	2b00      	cmp	r3, #0
 8006758:	d003      	beq.n	8006762 <HAL_DMA_IRQHandler+0x79a>
				/* Transfer error callback */
				hdma->XferErrorCallback(hdma);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800675e:	6878      	ldr	r0, [r7, #4]
 8006760:	4798      	blx	r3
			}
		}
	}
	/* FIFO Error Interrupt management ******************************************/
	if (__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma)) != RESET) {
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	461a      	mov	r2, r3
 8006768:	4b40      	ldr	r3, [pc, #256]	; (800686c <HAL_DMA_IRQHandler+0x8a4>)
 800676a:	429a      	cmp	r2, r3
 800676c:	f240 8084 	bls.w	8006878 <HAL_DMA_IRQHandler+0x8b0>
 8006770:	4b3f      	ldr	r3, [pc, #252]	; (8006870 <HAL_DMA_IRQHandler+0x8a8>)
 8006772:	685a      	ldr	r2, [r3, #4]
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4930      	ldr	r1, [pc, #192]	; (800683c <HAL_DMA_IRQHandler+0x874>)
 800677a:	428b      	cmp	r3, r1
 800677c:	d053      	beq.n	8006826 <HAL_DMA_IRQHandler+0x85e>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	492f      	ldr	r1, [pc, #188]	; (8006840 <HAL_DMA_IRQHandler+0x878>)
 8006784:	428b      	cmp	r3, r1
 8006786:	d04c      	beq.n	8006822 <HAL_DMA_IRQHandler+0x85a>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	492d      	ldr	r1, [pc, #180]	; (8006844 <HAL_DMA_IRQHandler+0x87c>)
 800678e:	428b      	cmp	r3, r1
 8006790:	d045      	beq.n	800681e <HAL_DMA_IRQHandler+0x856>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	492c      	ldr	r1, [pc, #176]	; (8006848 <HAL_DMA_IRQHandler+0x880>)
 8006798:	428b      	cmp	r3, r1
 800679a:	d03e      	beq.n	800681a <HAL_DMA_IRQHandler+0x852>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	492a      	ldr	r1, [pc, #168]	; (800684c <HAL_DMA_IRQHandler+0x884>)
 80067a2:	428b      	cmp	r3, r1
 80067a4:	d037      	beq.n	8006816 <HAL_DMA_IRQHandler+0x84e>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4929      	ldr	r1, [pc, #164]	; (8006850 <HAL_DMA_IRQHandler+0x888>)
 80067ac:	428b      	cmp	r3, r1
 80067ae:	d030      	beq.n	8006812 <HAL_DMA_IRQHandler+0x84a>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4927      	ldr	r1, [pc, #156]	; (8006854 <HAL_DMA_IRQHandler+0x88c>)
 80067b6:	428b      	cmp	r3, r1
 80067b8:	d029      	beq.n	800680e <HAL_DMA_IRQHandler+0x846>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4926      	ldr	r1, [pc, #152]	; (8006858 <HAL_DMA_IRQHandler+0x890>)
 80067c0:	428b      	cmp	r3, r1
 80067c2:	d022      	beq.n	800680a <HAL_DMA_IRQHandler+0x842>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4924      	ldr	r1, [pc, #144]	; (800685c <HAL_DMA_IRQHandler+0x894>)
 80067ca:	428b      	cmp	r3, r1
 80067cc:	d01a      	beq.n	8006804 <HAL_DMA_IRQHandler+0x83c>
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4923      	ldr	r1, [pc, #140]	; (8006860 <HAL_DMA_IRQHandler+0x898>)
 80067d4:	428b      	cmp	r3, r1
 80067d6:	d012      	beq.n	80067fe <HAL_DMA_IRQHandler+0x836>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4921      	ldr	r1, [pc, #132]	; (8006864 <HAL_DMA_IRQHandler+0x89c>)
 80067de:	428b      	cmp	r3, r1
 80067e0:	d00a      	beq.n	80067f8 <HAL_DMA_IRQHandler+0x830>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4920      	ldr	r1, [pc, #128]	; (8006868 <HAL_DMA_IRQHandler+0x8a0>)
 80067e8:	428b      	cmp	r3, r1
 80067ea:	d102      	bne.n	80067f2 <HAL_DMA_IRQHandler+0x82a>
 80067ec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80067f0:	e01a      	b.n	8006828 <HAL_DMA_IRQHandler+0x860>
 80067f2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80067f6:	e017      	b.n	8006828 <HAL_DMA_IRQHandler+0x860>
 80067f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80067fc:	e014      	b.n	8006828 <HAL_DMA_IRQHandler+0x860>
 80067fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006802:	e011      	b.n	8006828 <HAL_DMA_IRQHandler+0x860>
 8006804:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006808:	e00e      	b.n	8006828 <HAL_DMA_IRQHandler+0x860>
 800680a:	2340      	movs	r3, #64	; 0x40
 800680c:	e00c      	b.n	8006828 <HAL_DMA_IRQHandler+0x860>
 800680e:	2340      	movs	r3, #64	; 0x40
 8006810:	e00a      	b.n	8006828 <HAL_DMA_IRQHandler+0x860>
 8006812:	2340      	movs	r3, #64	; 0x40
 8006814:	e008      	b.n	8006828 <HAL_DMA_IRQHandler+0x860>
 8006816:	2340      	movs	r3, #64	; 0x40
 8006818:	e006      	b.n	8006828 <HAL_DMA_IRQHandler+0x860>
 800681a:	4b16      	ldr	r3, [pc, #88]	; (8006874 <HAL_DMA_IRQHandler+0x8ac>)
 800681c:	e004      	b.n	8006828 <HAL_DMA_IRQHandler+0x860>
 800681e:	4b15      	ldr	r3, [pc, #84]	; (8006874 <HAL_DMA_IRQHandler+0x8ac>)
 8006820:	e002      	b.n	8006828 <HAL_DMA_IRQHandler+0x860>
 8006822:	4b14      	ldr	r3, [pc, #80]	; (8006874 <HAL_DMA_IRQHandler+0x8ac>)
 8006824:	e000      	b.n	8006828 <HAL_DMA_IRQHandler+0x860>
 8006826:	4b13      	ldr	r3, [pc, #76]	; (8006874 <HAL_DMA_IRQHandler+0x8ac>)
 8006828:	4013      	ands	r3, r2
 800682a:	2b00      	cmp	r3, #0
 800682c:	bf14      	ite	ne
 800682e:	2301      	movne	r3, #1
 8006830:	2300      	moveq	r3, #0
 8006832:	b2db      	uxtb	r3, r3
 8006834:	e178      	b.n	8006b28 <HAL_DMA_IRQHandler+0xb60>
 8006836:	bf00      	nop
 8006838:	40026000 	.word	0x40026000
 800683c:	40026010 	.word	0x40026010
 8006840:	40026410 	.word	0x40026410
 8006844:	40026070 	.word	0x40026070
 8006848:	40026470 	.word	0x40026470
 800684c:	40026028 	.word	0x40026028
 8006850:	40026428 	.word	0x40026428
 8006854:	40026088 	.word	0x40026088
 8006858:	40026488 	.word	0x40026488
 800685c:	40026040 	.word	0x40026040
 8006860:	40026440 	.word	0x40026440
 8006864:	400260a0 	.word	0x400260a0
 8006868:	400264a0 	.word	0x400264a0
 800686c:	40026458 	.word	0x40026458
 8006870:	40026400 	.word	0x40026400
 8006874:	00800001 	.word	0x00800001
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	461a      	mov	r2, r3
 800687e:	4b68      	ldr	r3, [pc, #416]	; (8006a20 <HAL_DMA_IRQHandler+0xa58>)
 8006880:	429a      	cmp	r2, r3
 8006882:	d962      	bls.n	800694a <HAL_DMA_IRQHandler+0x982>
 8006884:	4b67      	ldr	r3, [pc, #412]	; (8006a24 <HAL_DMA_IRQHandler+0xa5c>)
 8006886:	681a      	ldr	r2, [r3, #0]
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4966      	ldr	r1, [pc, #408]	; (8006a28 <HAL_DMA_IRQHandler+0xa60>)
 800688e:	428b      	cmp	r3, r1
 8006890:	d053      	beq.n	800693a <HAL_DMA_IRQHandler+0x972>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4965      	ldr	r1, [pc, #404]	; (8006a2c <HAL_DMA_IRQHandler+0xa64>)
 8006898:	428b      	cmp	r3, r1
 800689a:	d04c      	beq.n	8006936 <HAL_DMA_IRQHandler+0x96e>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4963      	ldr	r1, [pc, #396]	; (8006a30 <HAL_DMA_IRQHandler+0xa68>)
 80068a2:	428b      	cmp	r3, r1
 80068a4:	d045      	beq.n	8006932 <HAL_DMA_IRQHandler+0x96a>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4962      	ldr	r1, [pc, #392]	; (8006a34 <HAL_DMA_IRQHandler+0xa6c>)
 80068ac:	428b      	cmp	r3, r1
 80068ae:	d03e      	beq.n	800692e <HAL_DMA_IRQHandler+0x966>
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	4960      	ldr	r1, [pc, #384]	; (8006a38 <HAL_DMA_IRQHandler+0xa70>)
 80068b6:	428b      	cmp	r3, r1
 80068b8:	d037      	beq.n	800692a <HAL_DMA_IRQHandler+0x962>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	495f      	ldr	r1, [pc, #380]	; (8006a3c <HAL_DMA_IRQHandler+0xa74>)
 80068c0:	428b      	cmp	r3, r1
 80068c2:	d030      	beq.n	8006926 <HAL_DMA_IRQHandler+0x95e>
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	495d      	ldr	r1, [pc, #372]	; (8006a40 <HAL_DMA_IRQHandler+0xa78>)
 80068ca:	428b      	cmp	r3, r1
 80068cc:	d029      	beq.n	8006922 <HAL_DMA_IRQHandler+0x95a>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	495c      	ldr	r1, [pc, #368]	; (8006a44 <HAL_DMA_IRQHandler+0xa7c>)
 80068d4:	428b      	cmp	r3, r1
 80068d6:	d022      	beq.n	800691e <HAL_DMA_IRQHandler+0x956>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	495a      	ldr	r1, [pc, #360]	; (8006a48 <HAL_DMA_IRQHandler+0xa80>)
 80068de:	428b      	cmp	r3, r1
 80068e0:	d01a      	beq.n	8006918 <HAL_DMA_IRQHandler+0x950>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	4959      	ldr	r1, [pc, #356]	; (8006a4c <HAL_DMA_IRQHandler+0xa84>)
 80068e8:	428b      	cmp	r3, r1
 80068ea:	d012      	beq.n	8006912 <HAL_DMA_IRQHandler+0x94a>
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	4957      	ldr	r1, [pc, #348]	; (8006a50 <HAL_DMA_IRQHandler+0xa88>)
 80068f2:	428b      	cmp	r3, r1
 80068f4:	d00a      	beq.n	800690c <HAL_DMA_IRQHandler+0x944>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	4956      	ldr	r1, [pc, #344]	; (8006a54 <HAL_DMA_IRQHandler+0xa8c>)
 80068fc:	428b      	cmp	r3, r1
 80068fe:	d102      	bne.n	8006906 <HAL_DMA_IRQHandler+0x93e>
 8006900:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006904:	e01a      	b.n	800693c <HAL_DMA_IRQHandler+0x974>
 8006906:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800690a:	e017      	b.n	800693c <HAL_DMA_IRQHandler+0x974>
 800690c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006910:	e014      	b.n	800693c <HAL_DMA_IRQHandler+0x974>
 8006912:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006916:	e011      	b.n	800693c <HAL_DMA_IRQHandler+0x974>
 8006918:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800691c:	e00e      	b.n	800693c <HAL_DMA_IRQHandler+0x974>
 800691e:	2340      	movs	r3, #64	; 0x40
 8006920:	e00c      	b.n	800693c <HAL_DMA_IRQHandler+0x974>
 8006922:	2340      	movs	r3, #64	; 0x40
 8006924:	e00a      	b.n	800693c <HAL_DMA_IRQHandler+0x974>
 8006926:	2340      	movs	r3, #64	; 0x40
 8006928:	e008      	b.n	800693c <HAL_DMA_IRQHandler+0x974>
 800692a:	2340      	movs	r3, #64	; 0x40
 800692c:	e006      	b.n	800693c <HAL_DMA_IRQHandler+0x974>
 800692e:	4b4a      	ldr	r3, [pc, #296]	; (8006a58 <HAL_DMA_IRQHandler+0xa90>)
 8006930:	e004      	b.n	800693c <HAL_DMA_IRQHandler+0x974>
 8006932:	4b49      	ldr	r3, [pc, #292]	; (8006a58 <HAL_DMA_IRQHandler+0xa90>)
 8006934:	e002      	b.n	800693c <HAL_DMA_IRQHandler+0x974>
 8006936:	4b48      	ldr	r3, [pc, #288]	; (8006a58 <HAL_DMA_IRQHandler+0xa90>)
 8006938:	e000      	b.n	800693c <HAL_DMA_IRQHandler+0x974>
 800693a:	4b47      	ldr	r3, [pc, #284]	; (8006a58 <HAL_DMA_IRQHandler+0xa90>)
 800693c:	4013      	ands	r3, r2
 800693e:	2b00      	cmp	r3, #0
 8006940:	bf14      	ite	ne
 8006942:	2301      	movne	r3, #1
 8006944:	2300      	moveq	r3, #0
 8006946:	b2db      	uxtb	r3, r3
 8006948:	e0ee      	b.n	8006b28 <HAL_DMA_IRQHandler+0xb60>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	461a      	mov	r2, r3
 8006950:	4b42      	ldr	r3, [pc, #264]	; (8006a5c <HAL_DMA_IRQHandler+0xa94>)
 8006952:	429a      	cmp	r2, r3
 8006954:	f240 8086 	bls.w	8006a64 <HAL_DMA_IRQHandler+0xa9c>
 8006958:	4b41      	ldr	r3, [pc, #260]	; (8006a60 <HAL_DMA_IRQHandler+0xa98>)
 800695a:	685a      	ldr	r2, [r3, #4]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4931      	ldr	r1, [pc, #196]	; (8006a28 <HAL_DMA_IRQHandler+0xa60>)
 8006962:	428b      	cmp	r3, r1
 8006964:	d053      	beq.n	8006a0e <HAL_DMA_IRQHandler+0xa46>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	4930      	ldr	r1, [pc, #192]	; (8006a2c <HAL_DMA_IRQHandler+0xa64>)
 800696c:	428b      	cmp	r3, r1
 800696e:	d04c      	beq.n	8006a0a <HAL_DMA_IRQHandler+0xa42>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	492e      	ldr	r1, [pc, #184]	; (8006a30 <HAL_DMA_IRQHandler+0xa68>)
 8006976:	428b      	cmp	r3, r1
 8006978:	d045      	beq.n	8006a06 <HAL_DMA_IRQHandler+0xa3e>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	492d      	ldr	r1, [pc, #180]	; (8006a34 <HAL_DMA_IRQHandler+0xa6c>)
 8006980:	428b      	cmp	r3, r1
 8006982:	d03e      	beq.n	8006a02 <HAL_DMA_IRQHandler+0xa3a>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	492b      	ldr	r1, [pc, #172]	; (8006a38 <HAL_DMA_IRQHandler+0xa70>)
 800698a:	428b      	cmp	r3, r1
 800698c:	d037      	beq.n	80069fe <HAL_DMA_IRQHandler+0xa36>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	492a      	ldr	r1, [pc, #168]	; (8006a3c <HAL_DMA_IRQHandler+0xa74>)
 8006994:	428b      	cmp	r3, r1
 8006996:	d030      	beq.n	80069fa <HAL_DMA_IRQHandler+0xa32>
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	4928      	ldr	r1, [pc, #160]	; (8006a40 <HAL_DMA_IRQHandler+0xa78>)
 800699e:	428b      	cmp	r3, r1
 80069a0:	d029      	beq.n	80069f6 <HAL_DMA_IRQHandler+0xa2e>
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4927      	ldr	r1, [pc, #156]	; (8006a44 <HAL_DMA_IRQHandler+0xa7c>)
 80069a8:	428b      	cmp	r3, r1
 80069aa:	d022      	beq.n	80069f2 <HAL_DMA_IRQHandler+0xa2a>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4925      	ldr	r1, [pc, #148]	; (8006a48 <HAL_DMA_IRQHandler+0xa80>)
 80069b2:	428b      	cmp	r3, r1
 80069b4:	d01a      	beq.n	80069ec <HAL_DMA_IRQHandler+0xa24>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	4924      	ldr	r1, [pc, #144]	; (8006a4c <HAL_DMA_IRQHandler+0xa84>)
 80069bc:	428b      	cmp	r3, r1
 80069be:	d012      	beq.n	80069e6 <HAL_DMA_IRQHandler+0xa1e>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	4922      	ldr	r1, [pc, #136]	; (8006a50 <HAL_DMA_IRQHandler+0xa88>)
 80069c6:	428b      	cmp	r3, r1
 80069c8:	d00a      	beq.n	80069e0 <HAL_DMA_IRQHandler+0xa18>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	4921      	ldr	r1, [pc, #132]	; (8006a54 <HAL_DMA_IRQHandler+0xa8c>)
 80069d0:	428b      	cmp	r3, r1
 80069d2:	d102      	bne.n	80069da <HAL_DMA_IRQHandler+0xa12>
 80069d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80069d8:	e01a      	b.n	8006a10 <HAL_DMA_IRQHandler+0xa48>
 80069da:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80069de:	e017      	b.n	8006a10 <HAL_DMA_IRQHandler+0xa48>
 80069e0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80069e4:	e014      	b.n	8006a10 <HAL_DMA_IRQHandler+0xa48>
 80069e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80069ea:	e011      	b.n	8006a10 <HAL_DMA_IRQHandler+0xa48>
 80069ec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80069f0:	e00e      	b.n	8006a10 <HAL_DMA_IRQHandler+0xa48>
 80069f2:	2340      	movs	r3, #64	; 0x40
 80069f4:	e00c      	b.n	8006a10 <HAL_DMA_IRQHandler+0xa48>
 80069f6:	2340      	movs	r3, #64	; 0x40
 80069f8:	e00a      	b.n	8006a10 <HAL_DMA_IRQHandler+0xa48>
 80069fa:	2340      	movs	r3, #64	; 0x40
 80069fc:	e008      	b.n	8006a10 <HAL_DMA_IRQHandler+0xa48>
 80069fe:	2340      	movs	r3, #64	; 0x40
 8006a00:	e006      	b.n	8006a10 <HAL_DMA_IRQHandler+0xa48>
 8006a02:	4b15      	ldr	r3, [pc, #84]	; (8006a58 <HAL_DMA_IRQHandler+0xa90>)
 8006a04:	e004      	b.n	8006a10 <HAL_DMA_IRQHandler+0xa48>
 8006a06:	4b14      	ldr	r3, [pc, #80]	; (8006a58 <HAL_DMA_IRQHandler+0xa90>)
 8006a08:	e002      	b.n	8006a10 <HAL_DMA_IRQHandler+0xa48>
 8006a0a:	4b13      	ldr	r3, [pc, #76]	; (8006a58 <HAL_DMA_IRQHandler+0xa90>)
 8006a0c:	e000      	b.n	8006a10 <HAL_DMA_IRQHandler+0xa48>
 8006a0e:	4b12      	ldr	r3, [pc, #72]	; (8006a58 <HAL_DMA_IRQHandler+0xa90>)
 8006a10:	4013      	ands	r3, r2
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	bf14      	ite	ne
 8006a16:	2301      	movne	r3, #1
 8006a18:	2300      	moveq	r3, #0
 8006a1a:	b2db      	uxtb	r3, r3
 8006a1c:	e084      	b.n	8006b28 <HAL_DMA_IRQHandler+0xb60>
 8006a1e:	bf00      	nop
 8006a20:	400260b8 	.word	0x400260b8
 8006a24:	40026400 	.word	0x40026400
 8006a28:	40026010 	.word	0x40026010
 8006a2c:	40026410 	.word	0x40026410
 8006a30:	40026070 	.word	0x40026070
 8006a34:	40026470 	.word	0x40026470
 8006a38:	40026028 	.word	0x40026028
 8006a3c:	40026428 	.word	0x40026428
 8006a40:	40026088 	.word	0x40026088
 8006a44:	40026488 	.word	0x40026488
 8006a48:	40026040 	.word	0x40026040
 8006a4c:	40026440 	.word	0x40026440
 8006a50:	400260a0 	.word	0x400260a0
 8006a54:	400264a0 	.word	0x400264a0
 8006a58:	00800001 	.word	0x00800001
 8006a5c:	40026058 	.word	0x40026058
 8006a60:	40026000 	.word	0x40026000
 8006a64:	4b6b      	ldr	r3, [pc, #428]	; (8006c14 <HAL_DMA_IRQHandler+0xc4c>)
 8006a66:	681a      	ldr	r2, [r3, #0]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	496a      	ldr	r1, [pc, #424]	; (8006c18 <HAL_DMA_IRQHandler+0xc50>)
 8006a6e:	428b      	cmp	r3, r1
 8006a70:	d053      	beq.n	8006b1a <HAL_DMA_IRQHandler+0xb52>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	4969      	ldr	r1, [pc, #420]	; (8006c1c <HAL_DMA_IRQHandler+0xc54>)
 8006a78:	428b      	cmp	r3, r1
 8006a7a:	d04c      	beq.n	8006b16 <HAL_DMA_IRQHandler+0xb4e>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	4967      	ldr	r1, [pc, #412]	; (8006c20 <HAL_DMA_IRQHandler+0xc58>)
 8006a82:	428b      	cmp	r3, r1
 8006a84:	d045      	beq.n	8006b12 <HAL_DMA_IRQHandler+0xb4a>
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	4966      	ldr	r1, [pc, #408]	; (8006c24 <HAL_DMA_IRQHandler+0xc5c>)
 8006a8c:	428b      	cmp	r3, r1
 8006a8e:	d03e      	beq.n	8006b0e <HAL_DMA_IRQHandler+0xb46>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4964      	ldr	r1, [pc, #400]	; (8006c28 <HAL_DMA_IRQHandler+0xc60>)
 8006a96:	428b      	cmp	r3, r1
 8006a98:	d037      	beq.n	8006b0a <HAL_DMA_IRQHandler+0xb42>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4963      	ldr	r1, [pc, #396]	; (8006c2c <HAL_DMA_IRQHandler+0xc64>)
 8006aa0:	428b      	cmp	r3, r1
 8006aa2:	d030      	beq.n	8006b06 <HAL_DMA_IRQHandler+0xb3e>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4961      	ldr	r1, [pc, #388]	; (8006c30 <HAL_DMA_IRQHandler+0xc68>)
 8006aaa:	428b      	cmp	r3, r1
 8006aac:	d029      	beq.n	8006b02 <HAL_DMA_IRQHandler+0xb3a>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4960      	ldr	r1, [pc, #384]	; (8006c34 <HAL_DMA_IRQHandler+0xc6c>)
 8006ab4:	428b      	cmp	r3, r1
 8006ab6:	d022      	beq.n	8006afe <HAL_DMA_IRQHandler+0xb36>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	495e      	ldr	r1, [pc, #376]	; (8006c38 <HAL_DMA_IRQHandler+0xc70>)
 8006abe:	428b      	cmp	r3, r1
 8006ac0:	d01a      	beq.n	8006af8 <HAL_DMA_IRQHandler+0xb30>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	495d      	ldr	r1, [pc, #372]	; (8006c3c <HAL_DMA_IRQHandler+0xc74>)
 8006ac8:	428b      	cmp	r3, r1
 8006aca:	d012      	beq.n	8006af2 <HAL_DMA_IRQHandler+0xb2a>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	495b      	ldr	r1, [pc, #364]	; (8006c40 <HAL_DMA_IRQHandler+0xc78>)
 8006ad2:	428b      	cmp	r3, r1
 8006ad4:	d00a      	beq.n	8006aec <HAL_DMA_IRQHandler+0xb24>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	495a      	ldr	r1, [pc, #360]	; (8006c44 <HAL_DMA_IRQHandler+0xc7c>)
 8006adc:	428b      	cmp	r3, r1
 8006ade:	d102      	bne.n	8006ae6 <HAL_DMA_IRQHandler+0xb1e>
 8006ae0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006ae4:	e01a      	b.n	8006b1c <HAL_DMA_IRQHandler+0xb54>
 8006ae6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006aea:	e017      	b.n	8006b1c <HAL_DMA_IRQHandler+0xb54>
 8006aec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006af0:	e014      	b.n	8006b1c <HAL_DMA_IRQHandler+0xb54>
 8006af2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006af6:	e011      	b.n	8006b1c <HAL_DMA_IRQHandler+0xb54>
 8006af8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006afc:	e00e      	b.n	8006b1c <HAL_DMA_IRQHandler+0xb54>
 8006afe:	2340      	movs	r3, #64	; 0x40
 8006b00:	e00c      	b.n	8006b1c <HAL_DMA_IRQHandler+0xb54>
 8006b02:	2340      	movs	r3, #64	; 0x40
 8006b04:	e00a      	b.n	8006b1c <HAL_DMA_IRQHandler+0xb54>
 8006b06:	2340      	movs	r3, #64	; 0x40
 8006b08:	e008      	b.n	8006b1c <HAL_DMA_IRQHandler+0xb54>
 8006b0a:	2340      	movs	r3, #64	; 0x40
 8006b0c:	e006      	b.n	8006b1c <HAL_DMA_IRQHandler+0xb54>
 8006b0e:	4b4e      	ldr	r3, [pc, #312]	; (8006c48 <HAL_DMA_IRQHandler+0xc80>)
 8006b10:	e004      	b.n	8006b1c <HAL_DMA_IRQHandler+0xb54>
 8006b12:	4b4d      	ldr	r3, [pc, #308]	; (8006c48 <HAL_DMA_IRQHandler+0xc80>)
 8006b14:	e002      	b.n	8006b1c <HAL_DMA_IRQHandler+0xb54>
 8006b16:	4b4c      	ldr	r3, [pc, #304]	; (8006c48 <HAL_DMA_IRQHandler+0xc80>)
 8006b18:	e000      	b.n	8006b1c <HAL_DMA_IRQHandler+0xb54>
 8006b1a:	4b4b      	ldr	r3, [pc, #300]	; (8006c48 <HAL_DMA_IRQHandler+0xc80>)
 8006b1c:	4013      	ands	r3, r2
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	bf14      	ite	ne
 8006b22:	2301      	movne	r3, #1
 8006b24:	2300      	moveq	r3, #0
 8006b26:	b2db      	uxtb	r3, r3
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	f000 81ee 	beq.w	8006f0a <HAL_DMA_IRQHandler+0xf42>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET) {
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	695b      	ldr	r3, [r3, #20]
 8006b34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	f000 81e6 	beq.w	8006f0a <HAL_DMA_IRQHandler+0xf42>
			/* Disable the FIFO Error interrupt */
			__HAL_DMA_DISABLE_IT(hdma, DMA_IT_FE);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	695a      	ldr	r2, [r3, #20]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006b4c:	615a      	str	r2, [r3, #20]

			/* Clear the FIFO error flag */
			__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	461a      	mov	r2, r3
 8006b54:	4b3d      	ldr	r3, [pc, #244]	; (8006c4c <HAL_DMA_IRQHandler+0xc84>)
 8006b56:	429a      	cmp	r2, r3
 8006b58:	d97c      	bls.n	8006c54 <HAL_DMA_IRQHandler+0xc8c>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4a2e      	ldr	r2, [pc, #184]	; (8006c18 <HAL_DMA_IRQHandler+0xc50>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d053      	beq.n	8006c0c <HAL_DMA_IRQHandler+0xc44>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	4a2c      	ldr	r2, [pc, #176]	; (8006c1c <HAL_DMA_IRQHandler+0xc54>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d04c      	beq.n	8006c08 <HAL_DMA_IRQHandler+0xc40>
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4a2b      	ldr	r2, [pc, #172]	; (8006c20 <HAL_DMA_IRQHandler+0xc58>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d045      	beq.n	8006c04 <HAL_DMA_IRQHandler+0xc3c>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	4a29      	ldr	r2, [pc, #164]	; (8006c24 <HAL_DMA_IRQHandler+0xc5c>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d03e      	beq.n	8006c00 <HAL_DMA_IRQHandler+0xc38>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	4a28      	ldr	r2, [pc, #160]	; (8006c28 <HAL_DMA_IRQHandler+0xc60>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d037      	beq.n	8006bfc <HAL_DMA_IRQHandler+0xc34>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a26      	ldr	r2, [pc, #152]	; (8006c2c <HAL_DMA_IRQHandler+0xc64>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d030      	beq.n	8006bf8 <HAL_DMA_IRQHandler+0xc30>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	4a25      	ldr	r2, [pc, #148]	; (8006c30 <HAL_DMA_IRQHandler+0xc68>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d029      	beq.n	8006bf4 <HAL_DMA_IRQHandler+0xc2c>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4a23      	ldr	r2, [pc, #140]	; (8006c34 <HAL_DMA_IRQHandler+0xc6c>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d022      	beq.n	8006bf0 <HAL_DMA_IRQHandler+0xc28>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4a22      	ldr	r2, [pc, #136]	; (8006c38 <HAL_DMA_IRQHandler+0xc70>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d01a      	beq.n	8006bea <HAL_DMA_IRQHandler+0xc22>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a20      	ldr	r2, [pc, #128]	; (8006c3c <HAL_DMA_IRQHandler+0xc74>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d012      	beq.n	8006be4 <HAL_DMA_IRQHandler+0xc1c>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4a1f      	ldr	r2, [pc, #124]	; (8006c40 <HAL_DMA_IRQHandler+0xc78>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d00a      	beq.n	8006bde <HAL_DMA_IRQHandler+0xc16>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a1d      	ldr	r2, [pc, #116]	; (8006c44 <HAL_DMA_IRQHandler+0xc7c>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d102      	bne.n	8006bd8 <HAL_DMA_IRQHandler+0xc10>
 8006bd2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006bd6:	e01a      	b.n	8006c0e <HAL_DMA_IRQHandler+0xc46>
 8006bd8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006bdc:	e017      	b.n	8006c0e <HAL_DMA_IRQHandler+0xc46>
 8006bde:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006be2:	e014      	b.n	8006c0e <HAL_DMA_IRQHandler+0xc46>
 8006be4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006be8:	e011      	b.n	8006c0e <HAL_DMA_IRQHandler+0xc46>
 8006bea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006bee:	e00e      	b.n	8006c0e <HAL_DMA_IRQHandler+0xc46>
 8006bf0:	2340      	movs	r3, #64	; 0x40
 8006bf2:	e00c      	b.n	8006c0e <HAL_DMA_IRQHandler+0xc46>
 8006bf4:	2340      	movs	r3, #64	; 0x40
 8006bf6:	e00a      	b.n	8006c0e <HAL_DMA_IRQHandler+0xc46>
 8006bf8:	2340      	movs	r3, #64	; 0x40
 8006bfa:	e008      	b.n	8006c0e <HAL_DMA_IRQHandler+0xc46>
 8006bfc:	2340      	movs	r3, #64	; 0x40
 8006bfe:	e006      	b.n	8006c0e <HAL_DMA_IRQHandler+0xc46>
 8006c00:	4b11      	ldr	r3, [pc, #68]	; (8006c48 <HAL_DMA_IRQHandler+0xc80>)
 8006c02:	e004      	b.n	8006c0e <HAL_DMA_IRQHandler+0xc46>
 8006c04:	4b10      	ldr	r3, [pc, #64]	; (8006c48 <HAL_DMA_IRQHandler+0xc80>)
 8006c06:	e002      	b.n	8006c0e <HAL_DMA_IRQHandler+0xc46>
 8006c08:	4b0f      	ldr	r3, [pc, #60]	; (8006c48 <HAL_DMA_IRQHandler+0xc80>)
 8006c0a:	e000      	b.n	8006c0e <HAL_DMA_IRQHandler+0xc46>
 8006c0c:	4b0e      	ldr	r3, [pc, #56]	; (8006c48 <HAL_DMA_IRQHandler+0xc80>)
 8006c0e:	4a10      	ldr	r2, [pc, #64]	; (8006c50 <HAL_DMA_IRQHandler+0xc88>)
 8006c10:	60d3      	str	r3, [r2, #12]
 8006c12:	e164      	b.n	8006ede <HAL_DMA_IRQHandler+0xf16>
 8006c14:	40026000 	.word	0x40026000
 8006c18:	40026010 	.word	0x40026010
 8006c1c:	40026410 	.word	0x40026410
 8006c20:	40026070 	.word	0x40026070
 8006c24:	40026470 	.word	0x40026470
 8006c28:	40026028 	.word	0x40026028
 8006c2c:	40026428 	.word	0x40026428
 8006c30:	40026088 	.word	0x40026088
 8006c34:	40026488 	.word	0x40026488
 8006c38:	40026040 	.word	0x40026040
 8006c3c:	40026440 	.word	0x40026440
 8006c40:	400260a0 	.word	0x400260a0
 8006c44:	400264a0 	.word	0x400264a0
 8006c48:	00800001 	.word	0x00800001
 8006c4c:	40026458 	.word	0x40026458
 8006c50:	40026400 	.word	0x40026400
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	461a      	mov	r2, r3
 8006c5a:	4b89      	ldr	r3, [pc, #548]	; (8006e80 <HAL_DMA_IRQHandler+0xeb8>)
 8006c5c:	429a      	cmp	r2, r3
 8006c5e:	d95c      	bls.n	8006d1a <HAL_DMA_IRQHandler+0xd52>
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	4a87      	ldr	r2, [pc, #540]	; (8006e84 <HAL_DMA_IRQHandler+0xebc>)
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d053      	beq.n	8006d12 <HAL_DMA_IRQHandler+0xd4a>
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	4a86      	ldr	r2, [pc, #536]	; (8006e88 <HAL_DMA_IRQHandler+0xec0>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d04c      	beq.n	8006d0e <HAL_DMA_IRQHandler+0xd46>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	4a84      	ldr	r2, [pc, #528]	; (8006e8c <HAL_DMA_IRQHandler+0xec4>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d045      	beq.n	8006d0a <HAL_DMA_IRQHandler+0xd42>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	4a83      	ldr	r2, [pc, #524]	; (8006e90 <HAL_DMA_IRQHandler+0xec8>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d03e      	beq.n	8006d06 <HAL_DMA_IRQHandler+0xd3e>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a81      	ldr	r2, [pc, #516]	; (8006e94 <HAL_DMA_IRQHandler+0xecc>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d037      	beq.n	8006d02 <HAL_DMA_IRQHandler+0xd3a>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4a80      	ldr	r2, [pc, #512]	; (8006e98 <HAL_DMA_IRQHandler+0xed0>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d030      	beq.n	8006cfe <HAL_DMA_IRQHandler+0xd36>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a7e      	ldr	r2, [pc, #504]	; (8006e9c <HAL_DMA_IRQHandler+0xed4>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d029      	beq.n	8006cfa <HAL_DMA_IRQHandler+0xd32>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4a7d      	ldr	r2, [pc, #500]	; (8006ea0 <HAL_DMA_IRQHandler+0xed8>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d022      	beq.n	8006cf6 <HAL_DMA_IRQHandler+0xd2e>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4a7b      	ldr	r2, [pc, #492]	; (8006ea4 <HAL_DMA_IRQHandler+0xedc>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d01a      	beq.n	8006cf0 <HAL_DMA_IRQHandler+0xd28>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a7a      	ldr	r2, [pc, #488]	; (8006ea8 <HAL_DMA_IRQHandler+0xee0>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d012      	beq.n	8006cea <HAL_DMA_IRQHandler+0xd22>
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	4a78      	ldr	r2, [pc, #480]	; (8006eac <HAL_DMA_IRQHandler+0xee4>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d00a      	beq.n	8006ce4 <HAL_DMA_IRQHandler+0xd1c>
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a77      	ldr	r2, [pc, #476]	; (8006eb0 <HAL_DMA_IRQHandler+0xee8>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d102      	bne.n	8006cde <HAL_DMA_IRQHandler+0xd16>
 8006cd8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006cdc:	e01a      	b.n	8006d14 <HAL_DMA_IRQHandler+0xd4c>
 8006cde:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006ce2:	e017      	b.n	8006d14 <HAL_DMA_IRQHandler+0xd4c>
 8006ce4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006ce8:	e014      	b.n	8006d14 <HAL_DMA_IRQHandler+0xd4c>
 8006cea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006cee:	e011      	b.n	8006d14 <HAL_DMA_IRQHandler+0xd4c>
 8006cf0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006cf4:	e00e      	b.n	8006d14 <HAL_DMA_IRQHandler+0xd4c>
 8006cf6:	2340      	movs	r3, #64	; 0x40
 8006cf8:	e00c      	b.n	8006d14 <HAL_DMA_IRQHandler+0xd4c>
 8006cfa:	2340      	movs	r3, #64	; 0x40
 8006cfc:	e00a      	b.n	8006d14 <HAL_DMA_IRQHandler+0xd4c>
 8006cfe:	2340      	movs	r3, #64	; 0x40
 8006d00:	e008      	b.n	8006d14 <HAL_DMA_IRQHandler+0xd4c>
 8006d02:	2340      	movs	r3, #64	; 0x40
 8006d04:	e006      	b.n	8006d14 <HAL_DMA_IRQHandler+0xd4c>
 8006d06:	4b6b      	ldr	r3, [pc, #428]	; (8006eb4 <HAL_DMA_IRQHandler+0xeec>)
 8006d08:	e004      	b.n	8006d14 <HAL_DMA_IRQHandler+0xd4c>
 8006d0a:	4b6a      	ldr	r3, [pc, #424]	; (8006eb4 <HAL_DMA_IRQHandler+0xeec>)
 8006d0c:	e002      	b.n	8006d14 <HAL_DMA_IRQHandler+0xd4c>
 8006d0e:	4b69      	ldr	r3, [pc, #420]	; (8006eb4 <HAL_DMA_IRQHandler+0xeec>)
 8006d10:	e000      	b.n	8006d14 <HAL_DMA_IRQHandler+0xd4c>
 8006d12:	4b68      	ldr	r3, [pc, #416]	; (8006eb4 <HAL_DMA_IRQHandler+0xeec>)
 8006d14:	4a68      	ldr	r2, [pc, #416]	; (8006eb8 <HAL_DMA_IRQHandler+0xef0>)
 8006d16:	6093      	str	r3, [r2, #8]
 8006d18:	e0e1      	b.n	8006ede <HAL_DMA_IRQHandler+0xf16>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	461a      	mov	r2, r3
 8006d20:	4b66      	ldr	r3, [pc, #408]	; (8006ebc <HAL_DMA_IRQHandler+0xef4>)
 8006d22:	429a      	cmp	r2, r3
 8006d24:	d95c      	bls.n	8006de0 <HAL_DMA_IRQHandler+0xe18>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a56      	ldr	r2, [pc, #344]	; (8006e84 <HAL_DMA_IRQHandler+0xebc>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d053      	beq.n	8006dd8 <HAL_DMA_IRQHandler+0xe10>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4a54      	ldr	r2, [pc, #336]	; (8006e88 <HAL_DMA_IRQHandler+0xec0>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d04c      	beq.n	8006dd4 <HAL_DMA_IRQHandler+0xe0c>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	4a53      	ldr	r2, [pc, #332]	; (8006e8c <HAL_DMA_IRQHandler+0xec4>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d045      	beq.n	8006dd0 <HAL_DMA_IRQHandler+0xe08>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	4a51      	ldr	r2, [pc, #324]	; (8006e90 <HAL_DMA_IRQHandler+0xec8>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d03e      	beq.n	8006dcc <HAL_DMA_IRQHandler+0xe04>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	4a50      	ldr	r2, [pc, #320]	; (8006e94 <HAL_DMA_IRQHandler+0xecc>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d037      	beq.n	8006dc8 <HAL_DMA_IRQHandler+0xe00>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	4a4e      	ldr	r2, [pc, #312]	; (8006e98 <HAL_DMA_IRQHandler+0xed0>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d030      	beq.n	8006dc4 <HAL_DMA_IRQHandler+0xdfc>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	4a4d      	ldr	r2, [pc, #308]	; (8006e9c <HAL_DMA_IRQHandler+0xed4>)
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	d029      	beq.n	8006dc0 <HAL_DMA_IRQHandler+0xdf8>
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4a4b      	ldr	r2, [pc, #300]	; (8006ea0 <HAL_DMA_IRQHandler+0xed8>)
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d022      	beq.n	8006dbc <HAL_DMA_IRQHandler+0xdf4>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4a4a      	ldr	r2, [pc, #296]	; (8006ea4 <HAL_DMA_IRQHandler+0xedc>)
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	d01a      	beq.n	8006db6 <HAL_DMA_IRQHandler+0xdee>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	4a48      	ldr	r2, [pc, #288]	; (8006ea8 <HAL_DMA_IRQHandler+0xee0>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d012      	beq.n	8006db0 <HAL_DMA_IRQHandler+0xde8>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4a47      	ldr	r2, [pc, #284]	; (8006eac <HAL_DMA_IRQHandler+0xee4>)
 8006d90:	4293      	cmp	r3, r2
 8006d92:	d00a      	beq.n	8006daa <HAL_DMA_IRQHandler+0xde2>
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	4a45      	ldr	r2, [pc, #276]	; (8006eb0 <HAL_DMA_IRQHandler+0xee8>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d102      	bne.n	8006da4 <HAL_DMA_IRQHandler+0xddc>
 8006d9e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006da2:	e01a      	b.n	8006dda <HAL_DMA_IRQHandler+0xe12>
 8006da4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006da8:	e017      	b.n	8006dda <HAL_DMA_IRQHandler+0xe12>
 8006daa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006dae:	e014      	b.n	8006dda <HAL_DMA_IRQHandler+0xe12>
 8006db0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006db4:	e011      	b.n	8006dda <HAL_DMA_IRQHandler+0xe12>
 8006db6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006dba:	e00e      	b.n	8006dda <HAL_DMA_IRQHandler+0xe12>
 8006dbc:	2340      	movs	r3, #64	; 0x40
 8006dbe:	e00c      	b.n	8006dda <HAL_DMA_IRQHandler+0xe12>
 8006dc0:	2340      	movs	r3, #64	; 0x40
 8006dc2:	e00a      	b.n	8006dda <HAL_DMA_IRQHandler+0xe12>
 8006dc4:	2340      	movs	r3, #64	; 0x40
 8006dc6:	e008      	b.n	8006dda <HAL_DMA_IRQHandler+0xe12>
 8006dc8:	2340      	movs	r3, #64	; 0x40
 8006dca:	e006      	b.n	8006dda <HAL_DMA_IRQHandler+0xe12>
 8006dcc:	4b39      	ldr	r3, [pc, #228]	; (8006eb4 <HAL_DMA_IRQHandler+0xeec>)
 8006dce:	e004      	b.n	8006dda <HAL_DMA_IRQHandler+0xe12>
 8006dd0:	4b38      	ldr	r3, [pc, #224]	; (8006eb4 <HAL_DMA_IRQHandler+0xeec>)
 8006dd2:	e002      	b.n	8006dda <HAL_DMA_IRQHandler+0xe12>
 8006dd4:	4b37      	ldr	r3, [pc, #220]	; (8006eb4 <HAL_DMA_IRQHandler+0xeec>)
 8006dd6:	e000      	b.n	8006dda <HAL_DMA_IRQHandler+0xe12>
 8006dd8:	4b36      	ldr	r3, [pc, #216]	; (8006eb4 <HAL_DMA_IRQHandler+0xeec>)
 8006dda:	4a39      	ldr	r2, [pc, #228]	; (8006ec0 <HAL_DMA_IRQHandler+0xef8>)
 8006ddc:	60d3      	str	r3, [r2, #12]
 8006dde:	e07e      	b.n	8006ede <HAL_DMA_IRQHandler+0xf16>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4a27      	ldr	r2, [pc, #156]	; (8006e84 <HAL_DMA_IRQHandler+0xebc>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d076      	beq.n	8006ed8 <HAL_DMA_IRQHandler+0xf10>
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	4a26      	ldr	r2, [pc, #152]	; (8006e88 <HAL_DMA_IRQHandler+0xec0>)
 8006df0:	4293      	cmp	r3, r2
 8006df2:	d06f      	beq.n	8006ed4 <HAL_DMA_IRQHandler+0xf0c>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	4a24      	ldr	r2, [pc, #144]	; (8006e8c <HAL_DMA_IRQHandler+0xec4>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d068      	beq.n	8006ed0 <HAL_DMA_IRQHandler+0xf08>
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4a23      	ldr	r2, [pc, #140]	; (8006e90 <HAL_DMA_IRQHandler+0xec8>)
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d061      	beq.n	8006ecc <HAL_DMA_IRQHandler+0xf04>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4a21      	ldr	r2, [pc, #132]	; (8006e94 <HAL_DMA_IRQHandler+0xecc>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d05a      	beq.n	8006ec8 <HAL_DMA_IRQHandler+0xf00>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	4a20      	ldr	r2, [pc, #128]	; (8006e98 <HAL_DMA_IRQHandler+0xed0>)
 8006e18:	4293      	cmp	r3, r2
 8006e1a:	d053      	beq.n	8006ec4 <HAL_DMA_IRQHandler+0xefc>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a1e      	ldr	r2, [pc, #120]	; (8006e9c <HAL_DMA_IRQHandler+0xed4>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d029      	beq.n	8006e7a <HAL_DMA_IRQHandler+0xeb2>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4a1d      	ldr	r2, [pc, #116]	; (8006ea0 <HAL_DMA_IRQHandler+0xed8>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d022      	beq.n	8006e76 <HAL_DMA_IRQHandler+0xeae>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	4a1b      	ldr	r2, [pc, #108]	; (8006ea4 <HAL_DMA_IRQHandler+0xedc>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d01a      	beq.n	8006e70 <HAL_DMA_IRQHandler+0xea8>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	4a1a      	ldr	r2, [pc, #104]	; (8006ea8 <HAL_DMA_IRQHandler+0xee0>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	d012      	beq.n	8006e6a <HAL_DMA_IRQHandler+0xea2>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	4a18      	ldr	r2, [pc, #96]	; (8006eac <HAL_DMA_IRQHandler+0xee4>)
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d00a      	beq.n	8006e64 <HAL_DMA_IRQHandler+0xe9c>
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	4a17      	ldr	r2, [pc, #92]	; (8006eb0 <HAL_DMA_IRQHandler+0xee8>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d102      	bne.n	8006e5e <HAL_DMA_IRQHandler+0xe96>
 8006e58:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006e5c:	e03d      	b.n	8006eda <HAL_DMA_IRQHandler+0xf12>
 8006e5e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006e62:	e03a      	b.n	8006eda <HAL_DMA_IRQHandler+0xf12>
 8006e64:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006e68:	e037      	b.n	8006eda <HAL_DMA_IRQHandler+0xf12>
 8006e6a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006e6e:	e034      	b.n	8006eda <HAL_DMA_IRQHandler+0xf12>
 8006e70:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006e74:	e031      	b.n	8006eda <HAL_DMA_IRQHandler+0xf12>
 8006e76:	2340      	movs	r3, #64	; 0x40
 8006e78:	e02f      	b.n	8006eda <HAL_DMA_IRQHandler+0xf12>
 8006e7a:	2340      	movs	r3, #64	; 0x40
 8006e7c:	e02d      	b.n	8006eda <HAL_DMA_IRQHandler+0xf12>
 8006e7e:	bf00      	nop
 8006e80:	400260b8 	.word	0x400260b8
 8006e84:	40026010 	.word	0x40026010
 8006e88:	40026410 	.word	0x40026410
 8006e8c:	40026070 	.word	0x40026070
 8006e90:	40026470 	.word	0x40026470
 8006e94:	40026028 	.word	0x40026028
 8006e98:	40026428 	.word	0x40026428
 8006e9c:	40026088 	.word	0x40026088
 8006ea0:	40026488 	.word	0x40026488
 8006ea4:	40026040 	.word	0x40026040
 8006ea8:	40026440 	.word	0x40026440
 8006eac:	400260a0 	.word	0x400260a0
 8006eb0:	400264a0 	.word	0x400264a0
 8006eb4:	00800001 	.word	0x00800001
 8006eb8:	40026400 	.word	0x40026400
 8006ebc:	40026058 	.word	0x40026058
 8006ec0:	40026000 	.word	0x40026000
 8006ec4:	2340      	movs	r3, #64	; 0x40
 8006ec6:	e008      	b.n	8006eda <HAL_DMA_IRQHandler+0xf12>
 8006ec8:	2340      	movs	r3, #64	; 0x40
 8006eca:	e006      	b.n	8006eda <HAL_DMA_IRQHandler+0xf12>
 8006ecc:	4b7c      	ldr	r3, [pc, #496]	; (80070c0 <HAL_DMA_IRQHandler+0x10f8>)
 8006ece:	e004      	b.n	8006eda <HAL_DMA_IRQHandler+0xf12>
 8006ed0:	4b7b      	ldr	r3, [pc, #492]	; (80070c0 <HAL_DMA_IRQHandler+0x10f8>)
 8006ed2:	e002      	b.n	8006eda <HAL_DMA_IRQHandler+0xf12>
 8006ed4:	4b7a      	ldr	r3, [pc, #488]	; (80070c0 <HAL_DMA_IRQHandler+0x10f8>)
 8006ed6:	e000      	b.n	8006eda <HAL_DMA_IRQHandler+0xf12>
 8006ed8:	4b79      	ldr	r3, [pc, #484]	; (80070c0 <HAL_DMA_IRQHandler+0x10f8>)
 8006eda:	4a7a      	ldr	r2, [pc, #488]	; (80070c4 <HAL_DMA_IRQHandler+0x10fc>)
 8006edc:	6093      	str	r3, [r2, #8]

			/* Update error code */
			hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ee2:	f043 0202 	orr.w	r2, r3, #2
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Change the DMA state */
			hdma->State = HAL_DMA_STATE_ERROR;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2204      	movs	r2, #4
 8006eee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

			/* Process Unlocked */
			__HAL_UNLOCK(hdma);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

			if (hdma->XferErrorCallback != NULL) {
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d003      	beq.n	8006f0a <HAL_DMA_IRQHandler+0xf42>
				/* Transfer error callback */
				hdma->XferErrorCallback(hdma);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	4798      	blx	r3
			}
		}
	}
	/* Direct Mode Error Interrupt management ***********************************/
	if (__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma)) != RESET) {
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	461a      	mov	r2, r3
 8006f10:	4b6d      	ldr	r3, [pc, #436]	; (80070c8 <HAL_DMA_IRQHandler+0x1100>)
 8006f12:	429a      	cmp	r2, r3
 8006f14:	d966      	bls.n	8006fe4 <HAL_DMA_IRQHandler+0x101c>
 8006f16:	4b6d      	ldr	r3, [pc, #436]	; (80070cc <HAL_DMA_IRQHandler+0x1104>)
 8006f18:	685a      	ldr	r2, [r3, #4]
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	496c      	ldr	r1, [pc, #432]	; (80070d0 <HAL_DMA_IRQHandler+0x1108>)
 8006f20:	428b      	cmp	r3, r1
 8006f22:	d057      	beq.n	8006fd4 <HAL_DMA_IRQHandler+0x100c>
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	496a      	ldr	r1, [pc, #424]	; (80070d4 <HAL_DMA_IRQHandler+0x110c>)
 8006f2a:	428b      	cmp	r3, r1
 8006f2c:	d050      	beq.n	8006fd0 <HAL_DMA_IRQHandler+0x1008>
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	4969      	ldr	r1, [pc, #420]	; (80070d8 <HAL_DMA_IRQHandler+0x1110>)
 8006f34:	428b      	cmp	r3, r1
 8006f36:	d049      	beq.n	8006fcc <HAL_DMA_IRQHandler+0x1004>
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	4967      	ldr	r1, [pc, #412]	; (80070dc <HAL_DMA_IRQHandler+0x1114>)
 8006f3e:	428b      	cmp	r3, r1
 8006f40:	d042      	beq.n	8006fc8 <HAL_DMA_IRQHandler+0x1000>
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	4966      	ldr	r1, [pc, #408]	; (80070e0 <HAL_DMA_IRQHandler+0x1118>)
 8006f48:	428b      	cmp	r3, r1
 8006f4a:	d03a      	beq.n	8006fc2 <HAL_DMA_IRQHandler+0xffa>
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4964      	ldr	r1, [pc, #400]	; (80070e4 <HAL_DMA_IRQHandler+0x111c>)
 8006f52:	428b      	cmp	r3, r1
 8006f54:	d032      	beq.n	8006fbc <HAL_DMA_IRQHandler+0xff4>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	4963      	ldr	r1, [pc, #396]	; (80070e8 <HAL_DMA_IRQHandler+0x1120>)
 8006f5c:	428b      	cmp	r3, r1
 8006f5e:	d02a      	beq.n	8006fb6 <HAL_DMA_IRQHandler+0xfee>
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	4961      	ldr	r1, [pc, #388]	; (80070ec <HAL_DMA_IRQHandler+0x1124>)
 8006f66:	428b      	cmp	r3, r1
 8006f68:	d022      	beq.n	8006fb0 <HAL_DMA_IRQHandler+0xfe8>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4960      	ldr	r1, [pc, #384]	; (80070f0 <HAL_DMA_IRQHandler+0x1128>)
 8006f70:	428b      	cmp	r3, r1
 8006f72:	d01a      	beq.n	8006faa <HAL_DMA_IRQHandler+0xfe2>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	495e      	ldr	r1, [pc, #376]	; (80070f4 <HAL_DMA_IRQHandler+0x112c>)
 8006f7a:	428b      	cmp	r3, r1
 8006f7c:	d012      	beq.n	8006fa4 <HAL_DMA_IRQHandler+0xfdc>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	495d      	ldr	r1, [pc, #372]	; (80070f8 <HAL_DMA_IRQHandler+0x1130>)
 8006f84:	428b      	cmp	r3, r1
 8006f86:	d00a      	beq.n	8006f9e <HAL_DMA_IRQHandler+0xfd6>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	495b      	ldr	r1, [pc, #364]	; (80070fc <HAL_DMA_IRQHandler+0x1134>)
 8006f8e:	428b      	cmp	r3, r1
 8006f90:	d102      	bne.n	8006f98 <HAL_DMA_IRQHandler+0xfd0>
 8006f92:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006f96:	e01e      	b.n	8006fd6 <HAL_DMA_IRQHandler+0x100e>
 8006f98:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006f9c:	e01b      	b.n	8006fd6 <HAL_DMA_IRQHandler+0x100e>
 8006f9e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006fa2:	e018      	b.n	8006fd6 <HAL_DMA_IRQHandler+0x100e>
 8006fa4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006fa8:	e015      	b.n	8006fd6 <HAL_DMA_IRQHandler+0x100e>
 8006faa:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006fae:	e012      	b.n	8006fd6 <HAL_DMA_IRQHandler+0x100e>
 8006fb0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006fb4:	e00f      	b.n	8006fd6 <HAL_DMA_IRQHandler+0x100e>
 8006fb6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006fba:	e00c      	b.n	8006fd6 <HAL_DMA_IRQHandler+0x100e>
 8006fbc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006fc0:	e009      	b.n	8006fd6 <HAL_DMA_IRQHandler+0x100e>
 8006fc2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006fc6:	e006      	b.n	8006fd6 <HAL_DMA_IRQHandler+0x100e>
 8006fc8:	4b4d      	ldr	r3, [pc, #308]	; (8007100 <HAL_DMA_IRQHandler+0x1138>)
 8006fca:	e004      	b.n	8006fd6 <HAL_DMA_IRQHandler+0x100e>
 8006fcc:	4b4c      	ldr	r3, [pc, #304]	; (8007100 <HAL_DMA_IRQHandler+0x1138>)
 8006fce:	e002      	b.n	8006fd6 <HAL_DMA_IRQHandler+0x100e>
 8006fd0:	4b4b      	ldr	r3, [pc, #300]	; (8007100 <HAL_DMA_IRQHandler+0x1138>)
 8006fd2:	e000      	b.n	8006fd6 <HAL_DMA_IRQHandler+0x100e>
 8006fd4:	4b4a      	ldr	r3, [pc, #296]	; (8007100 <HAL_DMA_IRQHandler+0x1138>)
 8006fd6:	4013      	ands	r3, r2
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	bf14      	ite	ne
 8006fdc:	2301      	movne	r3, #1
 8006fde:	2300      	moveq	r3, #0
 8006fe0:	b2db      	uxtb	r3, r3
 8006fe2:	e182      	b.n	80072ea <HAL_DMA_IRQHandler+0x1322>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	461a      	mov	r2, r3
 8006fea:	4b46      	ldr	r3, [pc, #280]	; (8007104 <HAL_DMA_IRQHandler+0x113c>)
 8006fec:	429a      	cmp	r2, r3
 8006fee:	f240 808b 	bls.w	8007108 <HAL_DMA_IRQHandler+0x1140>
 8006ff2:	4b36      	ldr	r3, [pc, #216]	; (80070cc <HAL_DMA_IRQHandler+0x1104>)
 8006ff4:	681a      	ldr	r2, [r3, #0]
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4935      	ldr	r1, [pc, #212]	; (80070d0 <HAL_DMA_IRQHandler+0x1108>)
 8006ffc:	428b      	cmp	r3, r1
 8006ffe:	d057      	beq.n	80070b0 <HAL_DMA_IRQHandler+0x10e8>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	4933      	ldr	r1, [pc, #204]	; (80070d4 <HAL_DMA_IRQHandler+0x110c>)
 8007006:	428b      	cmp	r3, r1
 8007008:	d050      	beq.n	80070ac <HAL_DMA_IRQHandler+0x10e4>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	4932      	ldr	r1, [pc, #200]	; (80070d8 <HAL_DMA_IRQHandler+0x1110>)
 8007010:	428b      	cmp	r3, r1
 8007012:	d049      	beq.n	80070a8 <HAL_DMA_IRQHandler+0x10e0>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	4930      	ldr	r1, [pc, #192]	; (80070dc <HAL_DMA_IRQHandler+0x1114>)
 800701a:	428b      	cmp	r3, r1
 800701c:	d042      	beq.n	80070a4 <HAL_DMA_IRQHandler+0x10dc>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	492f      	ldr	r1, [pc, #188]	; (80070e0 <HAL_DMA_IRQHandler+0x1118>)
 8007024:	428b      	cmp	r3, r1
 8007026:	d03a      	beq.n	800709e <HAL_DMA_IRQHandler+0x10d6>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	492d      	ldr	r1, [pc, #180]	; (80070e4 <HAL_DMA_IRQHandler+0x111c>)
 800702e:	428b      	cmp	r3, r1
 8007030:	d032      	beq.n	8007098 <HAL_DMA_IRQHandler+0x10d0>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	492c      	ldr	r1, [pc, #176]	; (80070e8 <HAL_DMA_IRQHandler+0x1120>)
 8007038:	428b      	cmp	r3, r1
 800703a:	d02a      	beq.n	8007092 <HAL_DMA_IRQHandler+0x10ca>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	492a      	ldr	r1, [pc, #168]	; (80070ec <HAL_DMA_IRQHandler+0x1124>)
 8007042:	428b      	cmp	r3, r1
 8007044:	d022      	beq.n	800708c <HAL_DMA_IRQHandler+0x10c4>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	4929      	ldr	r1, [pc, #164]	; (80070f0 <HAL_DMA_IRQHandler+0x1128>)
 800704c:	428b      	cmp	r3, r1
 800704e:	d01a      	beq.n	8007086 <HAL_DMA_IRQHandler+0x10be>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4927      	ldr	r1, [pc, #156]	; (80070f4 <HAL_DMA_IRQHandler+0x112c>)
 8007056:	428b      	cmp	r3, r1
 8007058:	d012      	beq.n	8007080 <HAL_DMA_IRQHandler+0x10b8>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4926      	ldr	r1, [pc, #152]	; (80070f8 <HAL_DMA_IRQHandler+0x1130>)
 8007060:	428b      	cmp	r3, r1
 8007062:	d00a      	beq.n	800707a <HAL_DMA_IRQHandler+0x10b2>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	4924      	ldr	r1, [pc, #144]	; (80070fc <HAL_DMA_IRQHandler+0x1134>)
 800706a:	428b      	cmp	r3, r1
 800706c:	d102      	bne.n	8007074 <HAL_DMA_IRQHandler+0x10ac>
 800706e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007072:	e01e      	b.n	80070b2 <HAL_DMA_IRQHandler+0x10ea>
 8007074:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007078:	e01b      	b.n	80070b2 <HAL_DMA_IRQHandler+0x10ea>
 800707a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800707e:	e018      	b.n	80070b2 <HAL_DMA_IRQHandler+0x10ea>
 8007080:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007084:	e015      	b.n	80070b2 <HAL_DMA_IRQHandler+0x10ea>
 8007086:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800708a:	e012      	b.n	80070b2 <HAL_DMA_IRQHandler+0x10ea>
 800708c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007090:	e00f      	b.n	80070b2 <HAL_DMA_IRQHandler+0x10ea>
 8007092:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007096:	e00c      	b.n	80070b2 <HAL_DMA_IRQHandler+0x10ea>
 8007098:	f44f 7380 	mov.w	r3, #256	; 0x100
 800709c:	e009      	b.n	80070b2 <HAL_DMA_IRQHandler+0x10ea>
 800709e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80070a2:	e006      	b.n	80070b2 <HAL_DMA_IRQHandler+0x10ea>
 80070a4:	4b16      	ldr	r3, [pc, #88]	; (8007100 <HAL_DMA_IRQHandler+0x1138>)
 80070a6:	e004      	b.n	80070b2 <HAL_DMA_IRQHandler+0x10ea>
 80070a8:	4b15      	ldr	r3, [pc, #84]	; (8007100 <HAL_DMA_IRQHandler+0x1138>)
 80070aa:	e002      	b.n	80070b2 <HAL_DMA_IRQHandler+0x10ea>
 80070ac:	4b14      	ldr	r3, [pc, #80]	; (8007100 <HAL_DMA_IRQHandler+0x1138>)
 80070ae:	e000      	b.n	80070b2 <HAL_DMA_IRQHandler+0x10ea>
 80070b0:	4b13      	ldr	r3, [pc, #76]	; (8007100 <HAL_DMA_IRQHandler+0x1138>)
 80070b2:	4013      	ands	r3, r2
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	bf14      	ite	ne
 80070b8:	2301      	movne	r3, #1
 80070ba:	2300      	moveq	r3, #0
 80070bc:	b2db      	uxtb	r3, r3
 80070be:	e114      	b.n	80072ea <HAL_DMA_IRQHandler+0x1322>
 80070c0:	00800001 	.word	0x00800001
 80070c4:	40026000 	.word	0x40026000
 80070c8:	40026458 	.word	0x40026458
 80070cc:	40026400 	.word	0x40026400
 80070d0:	40026010 	.word	0x40026010
 80070d4:	40026410 	.word	0x40026410
 80070d8:	40026070 	.word	0x40026070
 80070dc:	40026470 	.word	0x40026470
 80070e0:	40026028 	.word	0x40026028
 80070e4:	40026428 	.word	0x40026428
 80070e8:	40026088 	.word	0x40026088
 80070ec:	40026488 	.word	0x40026488
 80070f0:	40026040 	.word	0x40026040
 80070f4:	40026440 	.word	0x40026440
 80070f8:	400260a0 	.word	0x400260a0
 80070fc:	400264a0 	.word	0x400264a0
 8007100:	00800004 	.word	0x00800004
 8007104:	400260b8 	.word	0x400260b8
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	461a      	mov	r2, r3
 800710e:	4b64      	ldr	r3, [pc, #400]	; (80072a0 <HAL_DMA_IRQHandler+0x12d8>)
 8007110:	429a      	cmp	r2, r3
 8007112:	d966      	bls.n	80071e2 <HAL_DMA_IRQHandler+0x121a>
 8007114:	4b63      	ldr	r3, [pc, #396]	; (80072a4 <HAL_DMA_IRQHandler+0x12dc>)
 8007116:	685a      	ldr	r2, [r3, #4]
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4962      	ldr	r1, [pc, #392]	; (80072a8 <HAL_DMA_IRQHandler+0x12e0>)
 800711e:	428b      	cmp	r3, r1
 8007120:	d057      	beq.n	80071d2 <HAL_DMA_IRQHandler+0x120a>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4961      	ldr	r1, [pc, #388]	; (80072ac <HAL_DMA_IRQHandler+0x12e4>)
 8007128:	428b      	cmp	r3, r1
 800712a:	d050      	beq.n	80071ce <HAL_DMA_IRQHandler+0x1206>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	495f      	ldr	r1, [pc, #380]	; (80072b0 <HAL_DMA_IRQHandler+0x12e8>)
 8007132:	428b      	cmp	r3, r1
 8007134:	d049      	beq.n	80071ca <HAL_DMA_IRQHandler+0x1202>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	495e      	ldr	r1, [pc, #376]	; (80072b4 <HAL_DMA_IRQHandler+0x12ec>)
 800713c:	428b      	cmp	r3, r1
 800713e:	d042      	beq.n	80071c6 <HAL_DMA_IRQHandler+0x11fe>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	495c      	ldr	r1, [pc, #368]	; (80072b8 <HAL_DMA_IRQHandler+0x12f0>)
 8007146:	428b      	cmp	r3, r1
 8007148:	d03a      	beq.n	80071c0 <HAL_DMA_IRQHandler+0x11f8>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	495b      	ldr	r1, [pc, #364]	; (80072bc <HAL_DMA_IRQHandler+0x12f4>)
 8007150:	428b      	cmp	r3, r1
 8007152:	d032      	beq.n	80071ba <HAL_DMA_IRQHandler+0x11f2>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4959      	ldr	r1, [pc, #356]	; (80072c0 <HAL_DMA_IRQHandler+0x12f8>)
 800715a:	428b      	cmp	r3, r1
 800715c:	d02a      	beq.n	80071b4 <HAL_DMA_IRQHandler+0x11ec>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	4958      	ldr	r1, [pc, #352]	; (80072c4 <HAL_DMA_IRQHandler+0x12fc>)
 8007164:	428b      	cmp	r3, r1
 8007166:	d022      	beq.n	80071ae <HAL_DMA_IRQHandler+0x11e6>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4956      	ldr	r1, [pc, #344]	; (80072c8 <HAL_DMA_IRQHandler+0x1300>)
 800716e:	428b      	cmp	r3, r1
 8007170:	d01a      	beq.n	80071a8 <HAL_DMA_IRQHandler+0x11e0>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	4955      	ldr	r1, [pc, #340]	; (80072cc <HAL_DMA_IRQHandler+0x1304>)
 8007178:	428b      	cmp	r3, r1
 800717a:	d012      	beq.n	80071a2 <HAL_DMA_IRQHandler+0x11da>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	4953      	ldr	r1, [pc, #332]	; (80072d0 <HAL_DMA_IRQHandler+0x1308>)
 8007182:	428b      	cmp	r3, r1
 8007184:	d00a      	beq.n	800719c <HAL_DMA_IRQHandler+0x11d4>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4952      	ldr	r1, [pc, #328]	; (80072d4 <HAL_DMA_IRQHandler+0x130c>)
 800718c:	428b      	cmp	r3, r1
 800718e:	d102      	bne.n	8007196 <HAL_DMA_IRQHandler+0x11ce>
 8007190:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007194:	e01e      	b.n	80071d4 <HAL_DMA_IRQHandler+0x120c>
 8007196:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800719a:	e01b      	b.n	80071d4 <HAL_DMA_IRQHandler+0x120c>
 800719c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80071a0:	e018      	b.n	80071d4 <HAL_DMA_IRQHandler+0x120c>
 80071a2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80071a6:	e015      	b.n	80071d4 <HAL_DMA_IRQHandler+0x120c>
 80071a8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80071ac:	e012      	b.n	80071d4 <HAL_DMA_IRQHandler+0x120c>
 80071ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80071b2:	e00f      	b.n	80071d4 <HAL_DMA_IRQHandler+0x120c>
 80071b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80071b8:	e00c      	b.n	80071d4 <HAL_DMA_IRQHandler+0x120c>
 80071ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80071be:	e009      	b.n	80071d4 <HAL_DMA_IRQHandler+0x120c>
 80071c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80071c4:	e006      	b.n	80071d4 <HAL_DMA_IRQHandler+0x120c>
 80071c6:	4b44      	ldr	r3, [pc, #272]	; (80072d8 <HAL_DMA_IRQHandler+0x1310>)
 80071c8:	e004      	b.n	80071d4 <HAL_DMA_IRQHandler+0x120c>
 80071ca:	4b43      	ldr	r3, [pc, #268]	; (80072d8 <HAL_DMA_IRQHandler+0x1310>)
 80071cc:	e002      	b.n	80071d4 <HAL_DMA_IRQHandler+0x120c>
 80071ce:	4b42      	ldr	r3, [pc, #264]	; (80072d8 <HAL_DMA_IRQHandler+0x1310>)
 80071d0:	e000      	b.n	80071d4 <HAL_DMA_IRQHandler+0x120c>
 80071d2:	4b41      	ldr	r3, [pc, #260]	; (80072d8 <HAL_DMA_IRQHandler+0x1310>)
 80071d4:	4013      	ands	r3, r2
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	bf14      	ite	ne
 80071da:	2301      	movne	r3, #1
 80071dc:	2300      	moveq	r3, #0
 80071de:	b2db      	uxtb	r3, r3
 80071e0:	e083      	b.n	80072ea <HAL_DMA_IRQHandler+0x1322>
 80071e2:	4b30      	ldr	r3, [pc, #192]	; (80072a4 <HAL_DMA_IRQHandler+0x12dc>)
 80071e4:	681a      	ldr	r2, [r3, #0]
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	492f      	ldr	r1, [pc, #188]	; (80072a8 <HAL_DMA_IRQHandler+0x12e0>)
 80071ec:	428b      	cmp	r3, r1
 80071ee:	d075      	beq.n	80072dc <HAL_DMA_IRQHandler+0x1314>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	492d      	ldr	r1, [pc, #180]	; (80072ac <HAL_DMA_IRQHandler+0x12e4>)
 80071f6:	428b      	cmp	r3, r1
 80071f8:	d050      	beq.n	800729c <HAL_DMA_IRQHandler+0x12d4>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	492c      	ldr	r1, [pc, #176]	; (80072b0 <HAL_DMA_IRQHandler+0x12e8>)
 8007200:	428b      	cmp	r3, r1
 8007202:	d049      	beq.n	8007298 <HAL_DMA_IRQHandler+0x12d0>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	492a      	ldr	r1, [pc, #168]	; (80072b4 <HAL_DMA_IRQHandler+0x12ec>)
 800720a:	428b      	cmp	r3, r1
 800720c:	d042      	beq.n	8007294 <HAL_DMA_IRQHandler+0x12cc>
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	4929      	ldr	r1, [pc, #164]	; (80072b8 <HAL_DMA_IRQHandler+0x12f0>)
 8007214:	428b      	cmp	r3, r1
 8007216:	d03a      	beq.n	800728e <HAL_DMA_IRQHandler+0x12c6>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4927      	ldr	r1, [pc, #156]	; (80072bc <HAL_DMA_IRQHandler+0x12f4>)
 800721e:	428b      	cmp	r3, r1
 8007220:	d032      	beq.n	8007288 <HAL_DMA_IRQHandler+0x12c0>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	4926      	ldr	r1, [pc, #152]	; (80072c0 <HAL_DMA_IRQHandler+0x12f8>)
 8007228:	428b      	cmp	r3, r1
 800722a:	d02a      	beq.n	8007282 <HAL_DMA_IRQHandler+0x12ba>
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	4924      	ldr	r1, [pc, #144]	; (80072c4 <HAL_DMA_IRQHandler+0x12fc>)
 8007232:	428b      	cmp	r3, r1
 8007234:	d022      	beq.n	800727c <HAL_DMA_IRQHandler+0x12b4>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4923      	ldr	r1, [pc, #140]	; (80072c8 <HAL_DMA_IRQHandler+0x1300>)
 800723c:	428b      	cmp	r3, r1
 800723e:	d01a      	beq.n	8007276 <HAL_DMA_IRQHandler+0x12ae>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4921      	ldr	r1, [pc, #132]	; (80072cc <HAL_DMA_IRQHandler+0x1304>)
 8007246:	428b      	cmp	r3, r1
 8007248:	d012      	beq.n	8007270 <HAL_DMA_IRQHandler+0x12a8>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4920      	ldr	r1, [pc, #128]	; (80072d0 <HAL_DMA_IRQHandler+0x1308>)
 8007250:	428b      	cmp	r3, r1
 8007252:	d00a      	beq.n	800726a <HAL_DMA_IRQHandler+0x12a2>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	491e      	ldr	r1, [pc, #120]	; (80072d4 <HAL_DMA_IRQHandler+0x130c>)
 800725a:	428b      	cmp	r3, r1
 800725c:	d102      	bne.n	8007264 <HAL_DMA_IRQHandler+0x129c>
 800725e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007262:	e03c      	b.n	80072de <HAL_DMA_IRQHandler+0x1316>
 8007264:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007268:	e039      	b.n	80072de <HAL_DMA_IRQHandler+0x1316>
 800726a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800726e:	e036      	b.n	80072de <HAL_DMA_IRQHandler+0x1316>
 8007270:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007274:	e033      	b.n	80072de <HAL_DMA_IRQHandler+0x1316>
 8007276:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800727a:	e030      	b.n	80072de <HAL_DMA_IRQHandler+0x1316>
 800727c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007280:	e02d      	b.n	80072de <HAL_DMA_IRQHandler+0x1316>
 8007282:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007286:	e02a      	b.n	80072de <HAL_DMA_IRQHandler+0x1316>
 8007288:	f44f 7380 	mov.w	r3, #256	; 0x100
 800728c:	e027      	b.n	80072de <HAL_DMA_IRQHandler+0x1316>
 800728e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007292:	e024      	b.n	80072de <HAL_DMA_IRQHandler+0x1316>
 8007294:	4b10      	ldr	r3, [pc, #64]	; (80072d8 <HAL_DMA_IRQHandler+0x1310>)
 8007296:	e022      	b.n	80072de <HAL_DMA_IRQHandler+0x1316>
 8007298:	4b0f      	ldr	r3, [pc, #60]	; (80072d8 <HAL_DMA_IRQHandler+0x1310>)
 800729a:	e020      	b.n	80072de <HAL_DMA_IRQHandler+0x1316>
 800729c:	4b0e      	ldr	r3, [pc, #56]	; (80072d8 <HAL_DMA_IRQHandler+0x1310>)
 800729e:	e01e      	b.n	80072de <HAL_DMA_IRQHandler+0x1316>
 80072a0:	40026058 	.word	0x40026058
 80072a4:	40026000 	.word	0x40026000
 80072a8:	40026010 	.word	0x40026010
 80072ac:	40026410 	.word	0x40026410
 80072b0:	40026070 	.word	0x40026070
 80072b4:	40026470 	.word	0x40026470
 80072b8:	40026028 	.word	0x40026028
 80072bc:	40026428 	.word	0x40026428
 80072c0:	40026088 	.word	0x40026088
 80072c4:	40026488 	.word	0x40026488
 80072c8:	40026040 	.word	0x40026040
 80072cc:	40026440 	.word	0x40026440
 80072d0:	400260a0 	.word	0x400260a0
 80072d4:	400264a0 	.word	0x400264a0
 80072d8:	00800004 	.word	0x00800004
 80072dc:	4b74      	ldr	r3, [pc, #464]	; (80074b0 <HAL_DMA_IRQHandler+0x14e8>)
 80072de:	4013      	ands	r3, r2
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	bf14      	ite	ne
 80072e4:	2301      	movne	r3, #1
 80072e6:	2300      	moveq	r3, #0
 80072e8:	b2db      	uxtb	r3, r3
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	f000 81fb 	beq.w	80076e6 <HAL_DMA_IRQHandler+0x171e>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET) {
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f003 0302 	and.w	r3, r3, #2
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	f000 81f3 	beq.w	80076e6 <HAL_DMA_IRQHandler+0x171e>
			/* Disable the direct mode Error interrupt */
			__HAL_DMA_DISABLE_IT(hdma, DMA_IT_DME);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	681a      	ldr	r2, [r3, #0]
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f022 0202 	bic.w	r2, r2, #2
 800730e:	601a      	str	r2, [r3, #0]

			/* Clear the direct mode error flag */
			__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	461a      	mov	r2, r3
 8007316:	4b67      	ldr	r3, [pc, #412]	; (80074b4 <HAL_DMA_IRQHandler+0x14ec>)
 8007318:	429a      	cmp	r2, r3
 800731a:	d960      	bls.n	80073de <HAL_DMA_IRQHandler+0x1416>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	4a65      	ldr	r2, [pc, #404]	; (80074b8 <HAL_DMA_IRQHandler+0x14f0>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d057      	beq.n	80073d6 <HAL_DMA_IRQHandler+0x140e>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4a64      	ldr	r2, [pc, #400]	; (80074bc <HAL_DMA_IRQHandler+0x14f4>)
 800732c:	4293      	cmp	r3, r2
 800732e:	d050      	beq.n	80073d2 <HAL_DMA_IRQHandler+0x140a>
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	4a62      	ldr	r2, [pc, #392]	; (80074c0 <HAL_DMA_IRQHandler+0x14f8>)
 8007336:	4293      	cmp	r3, r2
 8007338:	d049      	beq.n	80073ce <HAL_DMA_IRQHandler+0x1406>
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	4a61      	ldr	r2, [pc, #388]	; (80074c4 <HAL_DMA_IRQHandler+0x14fc>)
 8007340:	4293      	cmp	r3, r2
 8007342:	d042      	beq.n	80073ca <HAL_DMA_IRQHandler+0x1402>
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	4a5f      	ldr	r2, [pc, #380]	; (80074c8 <HAL_DMA_IRQHandler+0x1500>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d03a      	beq.n	80073c4 <HAL_DMA_IRQHandler+0x13fc>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	4a5e      	ldr	r2, [pc, #376]	; (80074cc <HAL_DMA_IRQHandler+0x1504>)
 8007354:	4293      	cmp	r3, r2
 8007356:	d032      	beq.n	80073be <HAL_DMA_IRQHandler+0x13f6>
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	4a5c      	ldr	r2, [pc, #368]	; (80074d0 <HAL_DMA_IRQHandler+0x1508>)
 800735e:	4293      	cmp	r3, r2
 8007360:	d02a      	beq.n	80073b8 <HAL_DMA_IRQHandler+0x13f0>
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4a5b      	ldr	r2, [pc, #364]	; (80074d4 <HAL_DMA_IRQHandler+0x150c>)
 8007368:	4293      	cmp	r3, r2
 800736a:	d022      	beq.n	80073b2 <HAL_DMA_IRQHandler+0x13ea>
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4a59      	ldr	r2, [pc, #356]	; (80074d8 <HAL_DMA_IRQHandler+0x1510>)
 8007372:	4293      	cmp	r3, r2
 8007374:	d01a      	beq.n	80073ac <HAL_DMA_IRQHandler+0x13e4>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	4a58      	ldr	r2, [pc, #352]	; (80074dc <HAL_DMA_IRQHandler+0x1514>)
 800737c:	4293      	cmp	r3, r2
 800737e:	d012      	beq.n	80073a6 <HAL_DMA_IRQHandler+0x13de>
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	4a56      	ldr	r2, [pc, #344]	; (80074e0 <HAL_DMA_IRQHandler+0x1518>)
 8007386:	4293      	cmp	r3, r2
 8007388:	d00a      	beq.n	80073a0 <HAL_DMA_IRQHandler+0x13d8>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	4a55      	ldr	r2, [pc, #340]	; (80074e4 <HAL_DMA_IRQHandler+0x151c>)
 8007390:	4293      	cmp	r3, r2
 8007392:	d102      	bne.n	800739a <HAL_DMA_IRQHandler+0x13d2>
 8007394:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007398:	e01e      	b.n	80073d8 <HAL_DMA_IRQHandler+0x1410>
 800739a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800739e:	e01b      	b.n	80073d8 <HAL_DMA_IRQHandler+0x1410>
 80073a0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80073a4:	e018      	b.n	80073d8 <HAL_DMA_IRQHandler+0x1410>
 80073a6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80073aa:	e015      	b.n	80073d8 <HAL_DMA_IRQHandler+0x1410>
 80073ac:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80073b0:	e012      	b.n	80073d8 <HAL_DMA_IRQHandler+0x1410>
 80073b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80073b6:	e00f      	b.n	80073d8 <HAL_DMA_IRQHandler+0x1410>
 80073b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80073bc:	e00c      	b.n	80073d8 <HAL_DMA_IRQHandler+0x1410>
 80073be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80073c2:	e009      	b.n	80073d8 <HAL_DMA_IRQHandler+0x1410>
 80073c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80073c8:	e006      	b.n	80073d8 <HAL_DMA_IRQHandler+0x1410>
 80073ca:	4b39      	ldr	r3, [pc, #228]	; (80074b0 <HAL_DMA_IRQHandler+0x14e8>)
 80073cc:	e004      	b.n	80073d8 <HAL_DMA_IRQHandler+0x1410>
 80073ce:	4b38      	ldr	r3, [pc, #224]	; (80074b0 <HAL_DMA_IRQHandler+0x14e8>)
 80073d0:	e002      	b.n	80073d8 <HAL_DMA_IRQHandler+0x1410>
 80073d2:	4b37      	ldr	r3, [pc, #220]	; (80074b0 <HAL_DMA_IRQHandler+0x14e8>)
 80073d4:	e000      	b.n	80073d8 <HAL_DMA_IRQHandler+0x1410>
 80073d6:	4b36      	ldr	r3, [pc, #216]	; (80074b0 <HAL_DMA_IRQHandler+0x14e8>)
 80073d8:	4a43      	ldr	r2, [pc, #268]	; (80074e8 <HAL_DMA_IRQHandler+0x1520>)
 80073da:	60d3      	str	r3, [r2, #12]
 80073dc:	e16d      	b.n	80076ba <HAL_DMA_IRQHandler+0x16f2>
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	461a      	mov	r2, r3
 80073e4:	4b41      	ldr	r3, [pc, #260]	; (80074ec <HAL_DMA_IRQHandler+0x1524>)
 80073e6:	429a      	cmp	r2, r3
 80073e8:	f240 8082 	bls.w	80074f0 <HAL_DMA_IRQHandler+0x1528>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4a31      	ldr	r2, [pc, #196]	; (80074b8 <HAL_DMA_IRQHandler+0x14f0>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d057      	beq.n	80074a6 <HAL_DMA_IRQHandler+0x14de>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4a30      	ldr	r2, [pc, #192]	; (80074bc <HAL_DMA_IRQHandler+0x14f4>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d050      	beq.n	80074a2 <HAL_DMA_IRQHandler+0x14da>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4a2e      	ldr	r2, [pc, #184]	; (80074c0 <HAL_DMA_IRQHandler+0x14f8>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d049      	beq.n	800749e <HAL_DMA_IRQHandler+0x14d6>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4a2d      	ldr	r2, [pc, #180]	; (80074c4 <HAL_DMA_IRQHandler+0x14fc>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d042      	beq.n	800749a <HAL_DMA_IRQHandler+0x14d2>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a2b      	ldr	r2, [pc, #172]	; (80074c8 <HAL_DMA_IRQHandler+0x1500>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d03a      	beq.n	8007494 <HAL_DMA_IRQHandler+0x14cc>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	4a2a      	ldr	r2, [pc, #168]	; (80074cc <HAL_DMA_IRQHandler+0x1504>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d032      	beq.n	800748e <HAL_DMA_IRQHandler+0x14c6>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	4a28      	ldr	r2, [pc, #160]	; (80074d0 <HAL_DMA_IRQHandler+0x1508>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d02a      	beq.n	8007488 <HAL_DMA_IRQHandler+0x14c0>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4a27      	ldr	r2, [pc, #156]	; (80074d4 <HAL_DMA_IRQHandler+0x150c>)
 8007438:	4293      	cmp	r3, r2
 800743a:	d022      	beq.n	8007482 <HAL_DMA_IRQHandler+0x14ba>
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a25      	ldr	r2, [pc, #148]	; (80074d8 <HAL_DMA_IRQHandler+0x1510>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d01a      	beq.n	800747c <HAL_DMA_IRQHandler+0x14b4>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	4a24      	ldr	r2, [pc, #144]	; (80074dc <HAL_DMA_IRQHandler+0x1514>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d012      	beq.n	8007476 <HAL_DMA_IRQHandler+0x14ae>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a22      	ldr	r2, [pc, #136]	; (80074e0 <HAL_DMA_IRQHandler+0x1518>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d00a      	beq.n	8007470 <HAL_DMA_IRQHandler+0x14a8>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4a21      	ldr	r2, [pc, #132]	; (80074e4 <HAL_DMA_IRQHandler+0x151c>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d102      	bne.n	800746a <HAL_DMA_IRQHandler+0x14a2>
 8007464:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007468:	e01e      	b.n	80074a8 <HAL_DMA_IRQHandler+0x14e0>
 800746a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800746e:	e01b      	b.n	80074a8 <HAL_DMA_IRQHandler+0x14e0>
 8007470:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007474:	e018      	b.n	80074a8 <HAL_DMA_IRQHandler+0x14e0>
 8007476:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800747a:	e015      	b.n	80074a8 <HAL_DMA_IRQHandler+0x14e0>
 800747c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007480:	e012      	b.n	80074a8 <HAL_DMA_IRQHandler+0x14e0>
 8007482:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007486:	e00f      	b.n	80074a8 <HAL_DMA_IRQHandler+0x14e0>
 8007488:	f44f 7380 	mov.w	r3, #256	; 0x100
 800748c:	e00c      	b.n	80074a8 <HAL_DMA_IRQHandler+0x14e0>
 800748e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007492:	e009      	b.n	80074a8 <HAL_DMA_IRQHandler+0x14e0>
 8007494:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007498:	e006      	b.n	80074a8 <HAL_DMA_IRQHandler+0x14e0>
 800749a:	4b05      	ldr	r3, [pc, #20]	; (80074b0 <HAL_DMA_IRQHandler+0x14e8>)
 800749c:	e004      	b.n	80074a8 <HAL_DMA_IRQHandler+0x14e0>
 800749e:	4b04      	ldr	r3, [pc, #16]	; (80074b0 <HAL_DMA_IRQHandler+0x14e8>)
 80074a0:	e002      	b.n	80074a8 <HAL_DMA_IRQHandler+0x14e0>
 80074a2:	4b03      	ldr	r3, [pc, #12]	; (80074b0 <HAL_DMA_IRQHandler+0x14e8>)
 80074a4:	e000      	b.n	80074a8 <HAL_DMA_IRQHandler+0x14e0>
 80074a6:	4b02      	ldr	r3, [pc, #8]	; (80074b0 <HAL_DMA_IRQHandler+0x14e8>)
 80074a8:	4a0f      	ldr	r2, [pc, #60]	; (80074e8 <HAL_DMA_IRQHandler+0x1520>)
 80074aa:	6093      	str	r3, [r2, #8]
 80074ac:	e105      	b.n	80076ba <HAL_DMA_IRQHandler+0x16f2>
 80074ae:	bf00      	nop
 80074b0:	00800004 	.word	0x00800004
 80074b4:	40026458 	.word	0x40026458
 80074b8:	40026010 	.word	0x40026010
 80074bc:	40026410 	.word	0x40026410
 80074c0:	40026070 	.word	0x40026070
 80074c4:	40026470 	.word	0x40026470
 80074c8:	40026028 	.word	0x40026028
 80074cc:	40026428 	.word	0x40026428
 80074d0:	40026088 	.word	0x40026088
 80074d4:	40026488 	.word	0x40026488
 80074d8:	40026040 	.word	0x40026040
 80074dc:	40026440 	.word	0x40026440
 80074e0:	400260a0 	.word	0x400260a0
 80074e4:	400264a0 	.word	0x400264a0
 80074e8:	40026400 	.word	0x40026400
 80074ec:	400260b8 	.word	0x400260b8
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	461a      	mov	r2, r3
 80074f6:	4b60      	ldr	r3, [pc, #384]	; (8007678 <HAL_DMA_IRQHandler+0x16b0>)
 80074f8:	429a      	cmp	r2, r3
 80074fa:	d960      	bls.n	80075be <HAL_DMA_IRQHandler+0x15f6>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	4a5e      	ldr	r2, [pc, #376]	; (800767c <HAL_DMA_IRQHandler+0x16b4>)
 8007502:	4293      	cmp	r3, r2
 8007504:	d057      	beq.n	80075b6 <HAL_DMA_IRQHandler+0x15ee>
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	4a5d      	ldr	r2, [pc, #372]	; (8007680 <HAL_DMA_IRQHandler+0x16b8>)
 800750c:	4293      	cmp	r3, r2
 800750e:	d050      	beq.n	80075b2 <HAL_DMA_IRQHandler+0x15ea>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	4a5b      	ldr	r2, [pc, #364]	; (8007684 <HAL_DMA_IRQHandler+0x16bc>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d049      	beq.n	80075ae <HAL_DMA_IRQHandler+0x15e6>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	4a5a      	ldr	r2, [pc, #360]	; (8007688 <HAL_DMA_IRQHandler+0x16c0>)
 8007520:	4293      	cmp	r3, r2
 8007522:	d042      	beq.n	80075aa <HAL_DMA_IRQHandler+0x15e2>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a58      	ldr	r2, [pc, #352]	; (800768c <HAL_DMA_IRQHandler+0x16c4>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d03a      	beq.n	80075a4 <HAL_DMA_IRQHandler+0x15dc>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	4a57      	ldr	r2, [pc, #348]	; (8007690 <HAL_DMA_IRQHandler+0x16c8>)
 8007534:	4293      	cmp	r3, r2
 8007536:	d032      	beq.n	800759e <HAL_DMA_IRQHandler+0x15d6>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	4a55      	ldr	r2, [pc, #340]	; (8007694 <HAL_DMA_IRQHandler+0x16cc>)
 800753e:	4293      	cmp	r3, r2
 8007540:	d02a      	beq.n	8007598 <HAL_DMA_IRQHandler+0x15d0>
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	4a54      	ldr	r2, [pc, #336]	; (8007698 <HAL_DMA_IRQHandler+0x16d0>)
 8007548:	4293      	cmp	r3, r2
 800754a:	d022      	beq.n	8007592 <HAL_DMA_IRQHandler+0x15ca>
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	4a52      	ldr	r2, [pc, #328]	; (800769c <HAL_DMA_IRQHandler+0x16d4>)
 8007552:	4293      	cmp	r3, r2
 8007554:	d01a      	beq.n	800758c <HAL_DMA_IRQHandler+0x15c4>
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	4a51      	ldr	r2, [pc, #324]	; (80076a0 <HAL_DMA_IRQHandler+0x16d8>)
 800755c:	4293      	cmp	r3, r2
 800755e:	d012      	beq.n	8007586 <HAL_DMA_IRQHandler+0x15be>
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4a4f      	ldr	r2, [pc, #316]	; (80076a4 <HAL_DMA_IRQHandler+0x16dc>)
 8007566:	4293      	cmp	r3, r2
 8007568:	d00a      	beq.n	8007580 <HAL_DMA_IRQHandler+0x15b8>
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4a4e      	ldr	r2, [pc, #312]	; (80076a8 <HAL_DMA_IRQHandler+0x16e0>)
 8007570:	4293      	cmp	r3, r2
 8007572:	d102      	bne.n	800757a <HAL_DMA_IRQHandler+0x15b2>
 8007574:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007578:	e01e      	b.n	80075b8 <HAL_DMA_IRQHandler+0x15f0>
 800757a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800757e:	e01b      	b.n	80075b8 <HAL_DMA_IRQHandler+0x15f0>
 8007580:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007584:	e018      	b.n	80075b8 <HAL_DMA_IRQHandler+0x15f0>
 8007586:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800758a:	e015      	b.n	80075b8 <HAL_DMA_IRQHandler+0x15f0>
 800758c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007590:	e012      	b.n	80075b8 <HAL_DMA_IRQHandler+0x15f0>
 8007592:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007596:	e00f      	b.n	80075b8 <HAL_DMA_IRQHandler+0x15f0>
 8007598:	f44f 7380 	mov.w	r3, #256	; 0x100
 800759c:	e00c      	b.n	80075b8 <HAL_DMA_IRQHandler+0x15f0>
 800759e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80075a2:	e009      	b.n	80075b8 <HAL_DMA_IRQHandler+0x15f0>
 80075a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80075a8:	e006      	b.n	80075b8 <HAL_DMA_IRQHandler+0x15f0>
 80075aa:	4b40      	ldr	r3, [pc, #256]	; (80076ac <HAL_DMA_IRQHandler+0x16e4>)
 80075ac:	e004      	b.n	80075b8 <HAL_DMA_IRQHandler+0x15f0>
 80075ae:	4b3f      	ldr	r3, [pc, #252]	; (80076ac <HAL_DMA_IRQHandler+0x16e4>)
 80075b0:	e002      	b.n	80075b8 <HAL_DMA_IRQHandler+0x15f0>
 80075b2:	4b3e      	ldr	r3, [pc, #248]	; (80076ac <HAL_DMA_IRQHandler+0x16e4>)
 80075b4:	e000      	b.n	80075b8 <HAL_DMA_IRQHandler+0x15f0>
 80075b6:	4b3d      	ldr	r3, [pc, #244]	; (80076ac <HAL_DMA_IRQHandler+0x16e4>)
 80075b8:	4a3d      	ldr	r2, [pc, #244]	; (80076b0 <HAL_DMA_IRQHandler+0x16e8>)
 80075ba:	60d3      	str	r3, [r2, #12]
 80075bc:	e07d      	b.n	80076ba <HAL_DMA_IRQHandler+0x16f2>
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	4a2e      	ldr	r2, [pc, #184]	; (800767c <HAL_DMA_IRQHandler+0x16b4>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d075      	beq.n	80076b4 <HAL_DMA_IRQHandler+0x16ec>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	4a2c      	ldr	r2, [pc, #176]	; (8007680 <HAL_DMA_IRQHandler+0x16b8>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d050      	beq.n	8007674 <HAL_DMA_IRQHandler+0x16ac>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	4a2b      	ldr	r2, [pc, #172]	; (8007684 <HAL_DMA_IRQHandler+0x16bc>)
 80075d8:	4293      	cmp	r3, r2
 80075da:	d049      	beq.n	8007670 <HAL_DMA_IRQHandler+0x16a8>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	4a29      	ldr	r2, [pc, #164]	; (8007688 <HAL_DMA_IRQHandler+0x16c0>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d042      	beq.n	800766c <HAL_DMA_IRQHandler+0x16a4>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4a28      	ldr	r2, [pc, #160]	; (800768c <HAL_DMA_IRQHandler+0x16c4>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d03a      	beq.n	8007666 <HAL_DMA_IRQHandler+0x169e>
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4a26      	ldr	r2, [pc, #152]	; (8007690 <HAL_DMA_IRQHandler+0x16c8>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d032      	beq.n	8007660 <HAL_DMA_IRQHandler+0x1698>
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	4a25      	ldr	r2, [pc, #148]	; (8007694 <HAL_DMA_IRQHandler+0x16cc>)
 8007600:	4293      	cmp	r3, r2
 8007602:	d02a      	beq.n	800765a <HAL_DMA_IRQHandler+0x1692>
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	4a23      	ldr	r2, [pc, #140]	; (8007698 <HAL_DMA_IRQHandler+0x16d0>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d022      	beq.n	8007654 <HAL_DMA_IRQHandler+0x168c>
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	4a22      	ldr	r2, [pc, #136]	; (800769c <HAL_DMA_IRQHandler+0x16d4>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d01a      	beq.n	800764e <HAL_DMA_IRQHandler+0x1686>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	4a20      	ldr	r2, [pc, #128]	; (80076a0 <HAL_DMA_IRQHandler+0x16d8>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d012      	beq.n	8007648 <HAL_DMA_IRQHandler+0x1680>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	4a1f      	ldr	r2, [pc, #124]	; (80076a4 <HAL_DMA_IRQHandler+0x16dc>)
 8007628:	4293      	cmp	r3, r2
 800762a:	d00a      	beq.n	8007642 <HAL_DMA_IRQHandler+0x167a>
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	4a1d      	ldr	r2, [pc, #116]	; (80076a8 <HAL_DMA_IRQHandler+0x16e0>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d102      	bne.n	800763c <HAL_DMA_IRQHandler+0x1674>
 8007636:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800763a:	e03c      	b.n	80076b6 <HAL_DMA_IRQHandler+0x16ee>
 800763c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007640:	e039      	b.n	80076b6 <HAL_DMA_IRQHandler+0x16ee>
 8007642:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007646:	e036      	b.n	80076b6 <HAL_DMA_IRQHandler+0x16ee>
 8007648:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800764c:	e033      	b.n	80076b6 <HAL_DMA_IRQHandler+0x16ee>
 800764e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007652:	e030      	b.n	80076b6 <HAL_DMA_IRQHandler+0x16ee>
 8007654:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007658:	e02d      	b.n	80076b6 <HAL_DMA_IRQHandler+0x16ee>
 800765a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800765e:	e02a      	b.n	80076b6 <HAL_DMA_IRQHandler+0x16ee>
 8007660:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007664:	e027      	b.n	80076b6 <HAL_DMA_IRQHandler+0x16ee>
 8007666:	f44f 7380 	mov.w	r3, #256	; 0x100
 800766a:	e024      	b.n	80076b6 <HAL_DMA_IRQHandler+0x16ee>
 800766c:	4b0f      	ldr	r3, [pc, #60]	; (80076ac <HAL_DMA_IRQHandler+0x16e4>)
 800766e:	e022      	b.n	80076b6 <HAL_DMA_IRQHandler+0x16ee>
 8007670:	4b0e      	ldr	r3, [pc, #56]	; (80076ac <HAL_DMA_IRQHandler+0x16e4>)
 8007672:	e020      	b.n	80076b6 <HAL_DMA_IRQHandler+0x16ee>
 8007674:	4b0d      	ldr	r3, [pc, #52]	; (80076ac <HAL_DMA_IRQHandler+0x16e4>)
 8007676:	e01e      	b.n	80076b6 <HAL_DMA_IRQHandler+0x16ee>
 8007678:	40026058 	.word	0x40026058
 800767c:	40026010 	.word	0x40026010
 8007680:	40026410 	.word	0x40026410
 8007684:	40026070 	.word	0x40026070
 8007688:	40026470 	.word	0x40026470
 800768c:	40026028 	.word	0x40026028
 8007690:	40026428 	.word	0x40026428
 8007694:	40026088 	.word	0x40026088
 8007698:	40026488 	.word	0x40026488
 800769c:	40026040 	.word	0x40026040
 80076a0:	40026440 	.word	0x40026440
 80076a4:	400260a0 	.word	0x400260a0
 80076a8:	400264a0 	.word	0x400264a0
 80076ac:	00800004 	.word	0x00800004
 80076b0:	40026000 	.word	0x40026000
 80076b4:	4b79      	ldr	r3, [pc, #484]	; (800789c <HAL_DMA_IRQHandler+0x18d4>)
 80076b6:	4a7a      	ldr	r2, [pc, #488]	; (80078a0 <HAL_DMA_IRQHandler+0x18d8>)
 80076b8:	6093      	str	r3, [r2, #8]

			/* Update error code */
			hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80076be:	f043 0204 	orr.w	r2, r3, #4
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Change the DMA state */
			hdma->State = HAL_DMA_STATE_ERROR;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2204      	movs	r2, #4
 80076ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

			/* Process Unlocked */
			__HAL_UNLOCK(hdma);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2200      	movs	r2, #0
 80076d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

			if (hdma->XferErrorCallback != NULL) {
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d003      	beq.n	80076e6 <HAL_DMA_IRQHandler+0x171e>
				/* Transfer error callback */
				hdma->XferErrorCallback(hdma);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80076e2:	6878      	ldr	r0, [r7, #4]
 80076e4:	4798      	blx	r3
			}
		}
	}
	/* Half Transfer Complete Interrupt management ******************************/
	if (__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET) {
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	461a      	mov	r2, r3
 80076ec:	4b6d      	ldr	r3, [pc, #436]	; (80078a4 <HAL_DMA_IRQHandler+0x18dc>)
 80076ee:	429a      	cmp	r2, r3
 80076f0:	d966      	bls.n	80077c0 <HAL_DMA_IRQHandler+0x17f8>
 80076f2:	4b6d      	ldr	r3, [pc, #436]	; (80078a8 <HAL_DMA_IRQHandler+0x18e0>)
 80076f4:	685a      	ldr	r2, [r3, #4]
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	496c      	ldr	r1, [pc, #432]	; (80078ac <HAL_DMA_IRQHandler+0x18e4>)
 80076fc:	428b      	cmp	r3, r1
 80076fe:	d057      	beq.n	80077b0 <HAL_DMA_IRQHandler+0x17e8>
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	496a      	ldr	r1, [pc, #424]	; (80078b0 <HAL_DMA_IRQHandler+0x18e8>)
 8007706:	428b      	cmp	r3, r1
 8007708:	d050      	beq.n	80077ac <HAL_DMA_IRQHandler+0x17e4>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	4969      	ldr	r1, [pc, #420]	; (80078b4 <HAL_DMA_IRQHandler+0x18ec>)
 8007710:	428b      	cmp	r3, r1
 8007712:	d049      	beq.n	80077a8 <HAL_DMA_IRQHandler+0x17e0>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	4967      	ldr	r1, [pc, #412]	; (80078b8 <HAL_DMA_IRQHandler+0x18f0>)
 800771a:	428b      	cmp	r3, r1
 800771c:	d042      	beq.n	80077a4 <HAL_DMA_IRQHandler+0x17dc>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	4966      	ldr	r1, [pc, #408]	; (80078bc <HAL_DMA_IRQHandler+0x18f4>)
 8007724:	428b      	cmp	r3, r1
 8007726:	d03a      	beq.n	800779e <HAL_DMA_IRQHandler+0x17d6>
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	4964      	ldr	r1, [pc, #400]	; (80078c0 <HAL_DMA_IRQHandler+0x18f8>)
 800772e:	428b      	cmp	r3, r1
 8007730:	d032      	beq.n	8007798 <HAL_DMA_IRQHandler+0x17d0>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	4963      	ldr	r1, [pc, #396]	; (80078c4 <HAL_DMA_IRQHandler+0x18fc>)
 8007738:	428b      	cmp	r3, r1
 800773a:	d02a      	beq.n	8007792 <HAL_DMA_IRQHandler+0x17ca>
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	4961      	ldr	r1, [pc, #388]	; (80078c8 <HAL_DMA_IRQHandler+0x1900>)
 8007742:	428b      	cmp	r3, r1
 8007744:	d022      	beq.n	800778c <HAL_DMA_IRQHandler+0x17c4>
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	4960      	ldr	r1, [pc, #384]	; (80078cc <HAL_DMA_IRQHandler+0x1904>)
 800774c:	428b      	cmp	r3, r1
 800774e:	d01a      	beq.n	8007786 <HAL_DMA_IRQHandler+0x17be>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	495e      	ldr	r1, [pc, #376]	; (80078d0 <HAL_DMA_IRQHandler+0x1908>)
 8007756:	428b      	cmp	r3, r1
 8007758:	d012      	beq.n	8007780 <HAL_DMA_IRQHandler+0x17b8>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	495d      	ldr	r1, [pc, #372]	; (80078d4 <HAL_DMA_IRQHandler+0x190c>)
 8007760:	428b      	cmp	r3, r1
 8007762:	d00a      	beq.n	800777a <HAL_DMA_IRQHandler+0x17b2>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	495b      	ldr	r1, [pc, #364]	; (80078d8 <HAL_DMA_IRQHandler+0x1910>)
 800776a:	428b      	cmp	r3, r1
 800776c:	d102      	bne.n	8007774 <HAL_DMA_IRQHandler+0x17ac>
 800776e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007772:	e01e      	b.n	80077b2 <HAL_DMA_IRQHandler+0x17ea>
 8007774:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007778:	e01b      	b.n	80077b2 <HAL_DMA_IRQHandler+0x17ea>
 800777a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800777e:	e018      	b.n	80077b2 <HAL_DMA_IRQHandler+0x17ea>
 8007780:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007784:	e015      	b.n	80077b2 <HAL_DMA_IRQHandler+0x17ea>
 8007786:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800778a:	e012      	b.n	80077b2 <HAL_DMA_IRQHandler+0x17ea>
 800778c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007790:	e00f      	b.n	80077b2 <HAL_DMA_IRQHandler+0x17ea>
 8007792:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007796:	e00c      	b.n	80077b2 <HAL_DMA_IRQHandler+0x17ea>
 8007798:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800779c:	e009      	b.n	80077b2 <HAL_DMA_IRQHandler+0x17ea>
 800779e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80077a2:	e006      	b.n	80077b2 <HAL_DMA_IRQHandler+0x17ea>
 80077a4:	2310      	movs	r3, #16
 80077a6:	e004      	b.n	80077b2 <HAL_DMA_IRQHandler+0x17ea>
 80077a8:	2310      	movs	r3, #16
 80077aa:	e002      	b.n	80077b2 <HAL_DMA_IRQHandler+0x17ea>
 80077ac:	2310      	movs	r3, #16
 80077ae:	e000      	b.n	80077b2 <HAL_DMA_IRQHandler+0x17ea>
 80077b0:	2310      	movs	r3, #16
 80077b2:	4013      	ands	r3, r2
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	bf14      	ite	ne
 80077b8:	2301      	movne	r3, #1
 80077ba:	2300      	moveq	r3, #0
 80077bc:	b2db      	uxtb	r3, r3
 80077be:	e17e      	b.n	8007abe <HAL_DMA_IRQHandler+0x1af6>
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	461a      	mov	r2, r3
 80077c6:	4b45      	ldr	r3, [pc, #276]	; (80078dc <HAL_DMA_IRQHandler+0x1914>)
 80077c8:	429a      	cmp	r2, r3
 80077ca:	f240 8089 	bls.w	80078e0 <HAL_DMA_IRQHandler+0x1918>
 80077ce:	4b36      	ldr	r3, [pc, #216]	; (80078a8 <HAL_DMA_IRQHandler+0x18e0>)
 80077d0:	681a      	ldr	r2, [r3, #0]
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	4935      	ldr	r1, [pc, #212]	; (80078ac <HAL_DMA_IRQHandler+0x18e4>)
 80077d8:	428b      	cmp	r3, r1
 80077da:	d057      	beq.n	800788c <HAL_DMA_IRQHandler+0x18c4>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	4933      	ldr	r1, [pc, #204]	; (80078b0 <HAL_DMA_IRQHandler+0x18e8>)
 80077e2:	428b      	cmp	r3, r1
 80077e4:	d050      	beq.n	8007888 <HAL_DMA_IRQHandler+0x18c0>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	4932      	ldr	r1, [pc, #200]	; (80078b4 <HAL_DMA_IRQHandler+0x18ec>)
 80077ec:	428b      	cmp	r3, r1
 80077ee:	d049      	beq.n	8007884 <HAL_DMA_IRQHandler+0x18bc>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	4930      	ldr	r1, [pc, #192]	; (80078b8 <HAL_DMA_IRQHandler+0x18f0>)
 80077f6:	428b      	cmp	r3, r1
 80077f8:	d042      	beq.n	8007880 <HAL_DMA_IRQHandler+0x18b8>
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	492f      	ldr	r1, [pc, #188]	; (80078bc <HAL_DMA_IRQHandler+0x18f4>)
 8007800:	428b      	cmp	r3, r1
 8007802:	d03a      	beq.n	800787a <HAL_DMA_IRQHandler+0x18b2>
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	492d      	ldr	r1, [pc, #180]	; (80078c0 <HAL_DMA_IRQHandler+0x18f8>)
 800780a:	428b      	cmp	r3, r1
 800780c:	d032      	beq.n	8007874 <HAL_DMA_IRQHandler+0x18ac>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	492c      	ldr	r1, [pc, #176]	; (80078c4 <HAL_DMA_IRQHandler+0x18fc>)
 8007814:	428b      	cmp	r3, r1
 8007816:	d02a      	beq.n	800786e <HAL_DMA_IRQHandler+0x18a6>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	492a      	ldr	r1, [pc, #168]	; (80078c8 <HAL_DMA_IRQHandler+0x1900>)
 800781e:	428b      	cmp	r3, r1
 8007820:	d022      	beq.n	8007868 <HAL_DMA_IRQHandler+0x18a0>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4929      	ldr	r1, [pc, #164]	; (80078cc <HAL_DMA_IRQHandler+0x1904>)
 8007828:	428b      	cmp	r3, r1
 800782a:	d01a      	beq.n	8007862 <HAL_DMA_IRQHandler+0x189a>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	4927      	ldr	r1, [pc, #156]	; (80078d0 <HAL_DMA_IRQHandler+0x1908>)
 8007832:	428b      	cmp	r3, r1
 8007834:	d012      	beq.n	800785c <HAL_DMA_IRQHandler+0x1894>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4926      	ldr	r1, [pc, #152]	; (80078d4 <HAL_DMA_IRQHandler+0x190c>)
 800783c:	428b      	cmp	r3, r1
 800783e:	d00a      	beq.n	8007856 <HAL_DMA_IRQHandler+0x188e>
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4924      	ldr	r1, [pc, #144]	; (80078d8 <HAL_DMA_IRQHandler+0x1910>)
 8007846:	428b      	cmp	r3, r1
 8007848:	d102      	bne.n	8007850 <HAL_DMA_IRQHandler+0x1888>
 800784a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800784e:	e01e      	b.n	800788e <HAL_DMA_IRQHandler+0x18c6>
 8007850:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007854:	e01b      	b.n	800788e <HAL_DMA_IRQHandler+0x18c6>
 8007856:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800785a:	e018      	b.n	800788e <HAL_DMA_IRQHandler+0x18c6>
 800785c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007860:	e015      	b.n	800788e <HAL_DMA_IRQHandler+0x18c6>
 8007862:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007866:	e012      	b.n	800788e <HAL_DMA_IRQHandler+0x18c6>
 8007868:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800786c:	e00f      	b.n	800788e <HAL_DMA_IRQHandler+0x18c6>
 800786e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007872:	e00c      	b.n	800788e <HAL_DMA_IRQHandler+0x18c6>
 8007874:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007878:	e009      	b.n	800788e <HAL_DMA_IRQHandler+0x18c6>
 800787a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800787e:	e006      	b.n	800788e <HAL_DMA_IRQHandler+0x18c6>
 8007880:	2310      	movs	r3, #16
 8007882:	e004      	b.n	800788e <HAL_DMA_IRQHandler+0x18c6>
 8007884:	2310      	movs	r3, #16
 8007886:	e002      	b.n	800788e <HAL_DMA_IRQHandler+0x18c6>
 8007888:	2310      	movs	r3, #16
 800788a:	e000      	b.n	800788e <HAL_DMA_IRQHandler+0x18c6>
 800788c:	2310      	movs	r3, #16
 800788e:	4013      	ands	r3, r2
 8007890:	2b00      	cmp	r3, #0
 8007892:	bf14      	ite	ne
 8007894:	2301      	movne	r3, #1
 8007896:	2300      	moveq	r3, #0
 8007898:	b2db      	uxtb	r3, r3
 800789a:	e110      	b.n	8007abe <HAL_DMA_IRQHandler+0x1af6>
 800789c:	00800004 	.word	0x00800004
 80078a0:	40026000 	.word	0x40026000
 80078a4:	40026458 	.word	0x40026458
 80078a8:	40026400 	.word	0x40026400
 80078ac:	40026010 	.word	0x40026010
 80078b0:	40026410 	.word	0x40026410
 80078b4:	40026070 	.word	0x40026070
 80078b8:	40026470 	.word	0x40026470
 80078bc:	40026028 	.word	0x40026028
 80078c0:	40026428 	.word	0x40026428
 80078c4:	40026088 	.word	0x40026088
 80078c8:	40026488 	.word	0x40026488
 80078cc:	40026040 	.word	0x40026040
 80078d0:	40026440 	.word	0x40026440
 80078d4:	400260a0 	.word	0x400260a0
 80078d8:	400264a0 	.word	0x400264a0
 80078dc:	400260b8 	.word	0x400260b8
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	461a      	mov	r2, r3
 80078e6:	4b64      	ldr	r3, [pc, #400]	; (8007a78 <HAL_DMA_IRQHandler+0x1ab0>)
 80078e8:	429a      	cmp	r2, r3
 80078ea:	d966      	bls.n	80079ba <HAL_DMA_IRQHandler+0x19f2>
 80078ec:	4b63      	ldr	r3, [pc, #396]	; (8007a7c <HAL_DMA_IRQHandler+0x1ab4>)
 80078ee:	685a      	ldr	r2, [r3, #4]
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	4962      	ldr	r1, [pc, #392]	; (8007a80 <HAL_DMA_IRQHandler+0x1ab8>)
 80078f6:	428b      	cmp	r3, r1
 80078f8:	d057      	beq.n	80079aa <HAL_DMA_IRQHandler+0x19e2>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	4961      	ldr	r1, [pc, #388]	; (8007a84 <HAL_DMA_IRQHandler+0x1abc>)
 8007900:	428b      	cmp	r3, r1
 8007902:	d050      	beq.n	80079a6 <HAL_DMA_IRQHandler+0x19de>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	495f      	ldr	r1, [pc, #380]	; (8007a88 <HAL_DMA_IRQHandler+0x1ac0>)
 800790a:	428b      	cmp	r3, r1
 800790c:	d049      	beq.n	80079a2 <HAL_DMA_IRQHandler+0x19da>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	495e      	ldr	r1, [pc, #376]	; (8007a8c <HAL_DMA_IRQHandler+0x1ac4>)
 8007914:	428b      	cmp	r3, r1
 8007916:	d042      	beq.n	800799e <HAL_DMA_IRQHandler+0x19d6>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	495c      	ldr	r1, [pc, #368]	; (8007a90 <HAL_DMA_IRQHandler+0x1ac8>)
 800791e:	428b      	cmp	r3, r1
 8007920:	d03a      	beq.n	8007998 <HAL_DMA_IRQHandler+0x19d0>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	495b      	ldr	r1, [pc, #364]	; (8007a94 <HAL_DMA_IRQHandler+0x1acc>)
 8007928:	428b      	cmp	r3, r1
 800792a:	d032      	beq.n	8007992 <HAL_DMA_IRQHandler+0x19ca>
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	4959      	ldr	r1, [pc, #356]	; (8007a98 <HAL_DMA_IRQHandler+0x1ad0>)
 8007932:	428b      	cmp	r3, r1
 8007934:	d02a      	beq.n	800798c <HAL_DMA_IRQHandler+0x19c4>
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	4958      	ldr	r1, [pc, #352]	; (8007a9c <HAL_DMA_IRQHandler+0x1ad4>)
 800793c:	428b      	cmp	r3, r1
 800793e:	d022      	beq.n	8007986 <HAL_DMA_IRQHandler+0x19be>
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	4956      	ldr	r1, [pc, #344]	; (8007aa0 <HAL_DMA_IRQHandler+0x1ad8>)
 8007946:	428b      	cmp	r3, r1
 8007948:	d01a      	beq.n	8007980 <HAL_DMA_IRQHandler+0x19b8>
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	4955      	ldr	r1, [pc, #340]	; (8007aa4 <HAL_DMA_IRQHandler+0x1adc>)
 8007950:	428b      	cmp	r3, r1
 8007952:	d012      	beq.n	800797a <HAL_DMA_IRQHandler+0x19b2>
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	4953      	ldr	r1, [pc, #332]	; (8007aa8 <HAL_DMA_IRQHandler+0x1ae0>)
 800795a:	428b      	cmp	r3, r1
 800795c:	d00a      	beq.n	8007974 <HAL_DMA_IRQHandler+0x19ac>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	4952      	ldr	r1, [pc, #328]	; (8007aac <HAL_DMA_IRQHandler+0x1ae4>)
 8007964:	428b      	cmp	r3, r1
 8007966:	d102      	bne.n	800796e <HAL_DMA_IRQHandler+0x19a6>
 8007968:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800796c:	e01e      	b.n	80079ac <HAL_DMA_IRQHandler+0x19e4>
 800796e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007972:	e01b      	b.n	80079ac <HAL_DMA_IRQHandler+0x19e4>
 8007974:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007978:	e018      	b.n	80079ac <HAL_DMA_IRQHandler+0x19e4>
 800797a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800797e:	e015      	b.n	80079ac <HAL_DMA_IRQHandler+0x19e4>
 8007980:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007984:	e012      	b.n	80079ac <HAL_DMA_IRQHandler+0x19e4>
 8007986:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800798a:	e00f      	b.n	80079ac <HAL_DMA_IRQHandler+0x19e4>
 800798c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007990:	e00c      	b.n	80079ac <HAL_DMA_IRQHandler+0x19e4>
 8007992:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007996:	e009      	b.n	80079ac <HAL_DMA_IRQHandler+0x19e4>
 8007998:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800799c:	e006      	b.n	80079ac <HAL_DMA_IRQHandler+0x19e4>
 800799e:	2310      	movs	r3, #16
 80079a0:	e004      	b.n	80079ac <HAL_DMA_IRQHandler+0x19e4>
 80079a2:	2310      	movs	r3, #16
 80079a4:	e002      	b.n	80079ac <HAL_DMA_IRQHandler+0x19e4>
 80079a6:	2310      	movs	r3, #16
 80079a8:	e000      	b.n	80079ac <HAL_DMA_IRQHandler+0x19e4>
 80079aa:	2310      	movs	r3, #16
 80079ac:	4013      	ands	r3, r2
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	bf14      	ite	ne
 80079b2:	2301      	movne	r3, #1
 80079b4:	2300      	moveq	r3, #0
 80079b6:	b2db      	uxtb	r3, r3
 80079b8:	e081      	b.n	8007abe <HAL_DMA_IRQHandler+0x1af6>
 80079ba:	4b30      	ldr	r3, [pc, #192]	; (8007a7c <HAL_DMA_IRQHandler+0x1ab4>)
 80079bc:	681a      	ldr	r2, [r3, #0]
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	492f      	ldr	r1, [pc, #188]	; (8007a80 <HAL_DMA_IRQHandler+0x1ab8>)
 80079c4:	428b      	cmp	r3, r1
 80079c6:	d073      	beq.n	8007ab0 <HAL_DMA_IRQHandler+0x1ae8>
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	492d      	ldr	r1, [pc, #180]	; (8007a84 <HAL_DMA_IRQHandler+0x1abc>)
 80079ce:	428b      	cmp	r3, r1
 80079d0:	d050      	beq.n	8007a74 <HAL_DMA_IRQHandler+0x1aac>
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	492c      	ldr	r1, [pc, #176]	; (8007a88 <HAL_DMA_IRQHandler+0x1ac0>)
 80079d8:	428b      	cmp	r3, r1
 80079da:	d049      	beq.n	8007a70 <HAL_DMA_IRQHandler+0x1aa8>
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	492a      	ldr	r1, [pc, #168]	; (8007a8c <HAL_DMA_IRQHandler+0x1ac4>)
 80079e2:	428b      	cmp	r3, r1
 80079e4:	d042      	beq.n	8007a6c <HAL_DMA_IRQHandler+0x1aa4>
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	4929      	ldr	r1, [pc, #164]	; (8007a90 <HAL_DMA_IRQHandler+0x1ac8>)
 80079ec:	428b      	cmp	r3, r1
 80079ee:	d03a      	beq.n	8007a66 <HAL_DMA_IRQHandler+0x1a9e>
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	4927      	ldr	r1, [pc, #156]	; (8007a94 <HAL_DMA_IRQHandler+0x1acc>)
 80079f6:	428b      	cmp	r3, r1
 80079f8:	d032      	beq.n	8007a60 <HAL_DMA_IRQHandler+0x1a98>
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	4926      	ldr	r1, [pc, #152]	; (8007a98 <HAL_DMA_IRQHandler+0x1ad0>)
 8007a00:	428b      	cmp	r3, r1
 8007a02:	d02a      	beq.n	8007a5a <HAL_DMA_IRQHandler+0x1a92>
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	4924      	ldr	r1, [pc, #144]	; (8007a9c <HAL_DMA_IRQHandler+0x1ad4>)
 8007a0a:	428b      	cmp	r3, r1
 8007a0c:	d022      	beq.n	8007a54 <HAL_DMA_IRQHandler+0x1a8c>
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	4923      	ldr	r1, [pc, #140]	; (8007aa0 <HAL_DMA_IRQHandler+0x1ad8>)
 8007a14:	428b      	cmp	r3, r1
 8007a16:	d01a      	beq.n	8007a4e <HAL_DMA_IRQHandler+0x1a86>
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	4921      	ldr	r1, [pc, #132]	; (8007aa4 <HAL_DMA_IRQHandler+0x1adc>)
 8007a1e:	428b      	cmp	r3, r1
 8007a20:	d012      	beq.n	8007a48 <HAL_DMA_IRQHandler+0x1a80>
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	4920      	ldr	r1, [pc, #128]	; (8007aa8 <HAL_DMA_IRQHandler+0x1ae0>)
 8007a28:	428b      	cmp	r3, r1
 8007a2a:	d00a      	beq.n	8007a42 <HAL_DMA_IRQHandler+0x1a7a>
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	491e      	ldr	r1, [pc, #120]	; (8007aac <HAL_DMA_IRQHandler+0x1ae4>)
 8007a32:	428b      	cmp	r3, r1
 8007a34:	d102      	bne.n	8007a3c <HAL_DMA_IRQHandler+0x1a74>
 8007a36:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007a3a:	e03a      	b.n	8007ab2 <HAL_DMA_IRQHandler+0x1aea>
 8007a3c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007a40:	e037      	b.n	8007ab2 <HAL_DMA_IRQHandler+0x1aea>
 8007a42:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007a46:	e034      	b.n	8007ab2 <HAL_DMA_IRQHandler+0x1aea>
 8007a48:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007a4c:	e031      	b.n	8007ab2 <HAL_DMA_IRQHandler+0x1aea>
 8007a4e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007a52:	e02e      	b.n	8007ab2 <HAL_DMA_IRQHandler+0x1aea>
 8007a54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a58:	e02b      	b.n	8007ab2 <HAL_DMA_IRQHandler+0x1aea>
 8007a5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a5e:	e028      	b.n	8007ab2 <HAL_DMA_IRQHandler+0x1aea>
 8007a60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a64:	e025      	b.n	8007ab2 <HAL_DMA_IRQHandler+0x1aea>
 8007a66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a6a:	e022      	b.n	8007ab2 <HAL_DMA_IRQHandler+0x1aea>
 8007a6c:	2310      	movs	r3, #16
 8007a6e:	e020      	b.n	8007ab2 <HAL_DMA_IRQHandler+0x1aea>
 8007a70:	2310      	movs	r3, #16
 8007a72:	e01e      	b.n	8007ab2 <HAL_DMA_IRQHandler+0x1aea>
 8007a74:	2310      	movs	r3, #16
 8007a76:	e01c      	b.n	8007ab2 <HAL_DMA_IRQHandler+0x1aea>
 8007a78:	40026058 	.word	0x40026058
 8007a7c:	40026000 	.word	0x40026000
 8007a80:	40026010 	.word	0x40026010
 8007a84:	40026410 	.word	0x40026410
 8007a88:	40026070 	.word	0x40026070
 8007a8c:	40026470 	.word	0x40026470
 8007a90:	40026028 	.word	0x40026028
 8007a94:	40026428 	.word	0x40026428
 8007a98:	40026088 	.word	0x40026088
 8007a9c:	40026488 	.word	0x40026488
 8007aa0:	40026040 	.word	0x40026040
 8007aa4:	40026440 	.word	0x40026440
 8007aa8:	400260a0 	.word	0x400260a0
 8007aac:	400264a0 	.word	0x400264a0
 8007ab0:	2310      	movs	r3, #16
 8007ab2:	4013      	ands	r3, r2
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	bf14      	ite	ne
 8007ab8:	2301      	movne	r3, #1
 8007aba:	2300      	moveq	r3, #0
 8007abc:	b2db      	uxtb	r3, r3
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	f000 83ce 	beq.w	8008260 <HAL_DMA_IRQHandler+0x2298>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET) {
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f003 0308 	and.w	r3, r3, #8
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	f000 83c6 	beq.w	8008260 <HAL_DMA_IRQHandler+0x2298>
			/* Multi_Buffering mode enabled */
			if (((hdma->Instance->CR) & (uint32_t) (DMA_SxCR_DBM)) != 0) {
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	f000 81d0 	beq.w	8007e84 <HAL_DMA_IRQHandler+0x1ebc>
				/* Clear the half transfer complete flag */
				__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	461a      	mov	r2, r3
 8007aea:	4b8d      	ldr	r3, [pc, #564]	; (8007d20 <HAL_DMA_IRQHandler+0x1d58>)
 8007aec:	429a      	cmp	r2, r3
 8007aee:	d960      	bls.n	8007bb2 <HAL_DMA_IRQHandler+0x1bea>
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	4a8b      	ldr	r2, [pc, #556]	; (8007d24 <HAL_DMA_IRQHandler+0x1d5c>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d057      	beq.n	8007baa <HAL_DMA_IRQHandler+0x1be2>
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	4a8a      	ldr	r2, [pc, #552]	; (8007d28 <HAL_DMA_IRQHandler+0x1d60>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d050      	beq.n	8007ba6 <HAL_DMA_IRQHandler+0x1bde>
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	4a88      	ldr	r2, [pc, #544]	; (8007d2c <HAL_DMA_IRQHandler+0x1d64>)
 8007b0a:	4293      	cmp	r3, r2
 8007b0c:	d049      	beq.n	8007ba2 <HAL_DMA_IRQHandler+0x1bda>
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	4a87      	ldr	r2, [pc, #540]	; (8007d30 <HAL_DMA_IRQHandler+0x1d68>)
 8007b14:	4293      	cmp	r3, r2
 8007b16:	d042      	beq.n	8007b9e <HAL_DMA_IRQHandler+0x1bd6>
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	4a85      	ldr	r2, [pc, #532]	; (8007d34 <HAL_DMA_IRQHandler+0x1d6c>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d03a      	beq.n	8007b98 <HAL_DMA_IRQHandler+0x1bd0>
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	4a84      	ldr	r2, [pc, #528]	; (8007d38 <HAL_DMA_IRQHandler+0x1d70>)
 8007b28:	4293      	cmp	r3, r2
 8007b2a:	d032      	beq.n	8007b92 <HAL_DMA_IRQHandler+0x1bca>
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	4a82      	ldr	r2, [pc, #520]	; (8007d3c <HAL_DMA_IRQHandler+0x1d74>)
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d02a      	beq.n	8007b8c <HAL_DMA_IRQHandler+0x1bc4>
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	4a81      	ldr	r2, [pc, #516]	; (8007d40 <HAL_DMA_IRQHandler+0x1d78>)
 8007b3c:	4293      	cmp	r3, r2
 8007b3e:	d022      	beq.n	8007b86 <HAL_DMA_IRQHandler+0x1bbe>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	4a7f      	ldr	r2, [pc, #508]	; (8007d44 <HAL_DMA_IRQHandler+0x1d7c>)
 8007b46:	4293      	cmp	r3, r2
 8007b48:	d01a      	beq.n	8007b80 <HAL_DMA_IRQHandler+0x1bb8>
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	4a7e      	ldr	r2, [pc, #504]	; (8007d48 <HAL_DMA_IRQHandler+0x1d80>)
 8007b50:	4293      	cmp	r3, r2
 8007b52:	d012      	beq.n	8007b7a <HAL_DMA_IRQHandler+0x1bb2>
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	4a7c      	ldr	r2, [pc, #496]	; (8007d4c <HAL_DMA_IRQHandler+0x1d84>)
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	d00a      	beq.n	8007b74 <HAL_DMA_IRQHandler+0x1bac>
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	4a7b      	ldr	r2, [pc, #492]	; (8007d50 <HAL_DMA_IRQHandler+0x1d88>)
 8007b64:	4293      	cmp	r3, r2
 8007b66:	d102      	bne.n	8007b6e <HAL_DMA_IRQHandler+0x1ba6>
 8007b68:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007b6c:	e01e      	b.n	8007bac <HAL_DMA_IRQHandler+0x1be4>
 8007b6e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007b72:	e01b      	b.n	8007bac <HAL_DMA_IRQHandler+0x1be4>
 8007b74:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007b78:	e018      	b.n	8007bac <HAL_DMA_IRQHandler+0x1be4>
 8007b7a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007b7e:	e015      	b.n	8007bac <HAL_DMA_IRQHandler+0x1be4>
 8007b80:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007b84:	e012      	b.n	8007bac <HAL_DMA_IRQHandler+0x1be4>
 8007b86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b8a:	e00f      	b.n	8007bac <HAL_DMA_IRQHandler+0x1be4>
 8007b8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b90:	e00c      	b.n	8007bac <HAL_DMA_IRQHandler+0x1be4>
 8007b92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b96:	e009      	b.n	8007bac <HAL_DMA_IRQHandler+0x1be4>
 8007b98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b9c:	e006      	b.n	8007bac <HAL_DMA_IRQHandler+0x1be4>
 8007b9e:	2310      	movs	r3, #16
 8007ba0:	e004      	b.n	8007bac <HAL_DMA_IRQHandler+0x1be4>
 8007ba2:	2310      	movs	r3, #16
 8007ba4:	e002      	b.n	8007bac <HAL_DMA_IRQHandler+0x1be4>
 8007ba6:	2310      	movs	r3, #16
 8007ba8:	e000      	b.n	8007bac <HAL_DMA_IRQHandler+0x1be4>
 8007baa:	2310      	movs	r3, #16
 8007bac:	4a69      	ldr	r2, [pc, #420]	; (8007d54 <HAL_DMA_IRQHandler+0x1d8c>)
 8007bae:	60d3      	str	r3, [r2, #12]
 8007bb0:	e14f      	b.n	8007e52 <HAL_DMA_IRQHandler+0x1e8a>
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	461a      	mov	r2, r3
 8007bb8:	4b67      	ldr	r3, [pc, #412]	; (8007d58 <HAL_DMA_IRQHandler+0x1d90>)
 8007bba:	429a      	cmp	r2, r3
 8007bbc:	d960      	bls.n	8007c80 <HAL_DMA_IRQHandler+0x1cb8>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	4a58      	ldr	r2, [pc, #352]	; (8007d24 <HAL_DMA_IRQHandler+0x1d5c>)
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d057      	beq.n	8007c78 <HAL_DMA_IRQHandler+0x1cb0>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	4a56      	ldr	r2, [pc, #344]	; (8007d28 <HAL_DMA_IRQHandler+0x1d60>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d050      	beq.n	8007c74 <HAL_DMA_IRQHandler+0x1cac>
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	4a55      	ldr	r2, [pc, #340]	; (8007d2c <HAL_DMA_IRQHandler+0x1d64>)
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d049      	beq.n	8007c70 <HAL_DMA_IRQHandler+0x1ca8>
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	4a53      	ldr	r2, [pc, #332]	; (8007d30 <HAL_DMA_IRQHandler+0x1d68>)
 8007be2:	4293      	cmp	r3, r2
 8007be4:	d042      	beq.n	8007c6c <HAL_DMA_IRQHandler+0x1ca4>
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	4a52      	ldr	r2, [pc, #328]	; (8007d34 <HAL_DMA_IRQHandler+0x1d6c>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d03a      	beq.n	8007c66 <HAL_DMA_IRQHandler+0x1c9e>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4a50      	ldr	r2, [pc, #320]	; (8007d38 <HAL_DMA_IRQHandler+0x1d70>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d032      	beq.n	8007c60 <HAL_DMA_IRQHandler+0x1c98>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	4a4f      	ldr	r2, [pc, #316]	; (8007d3c <HAL_DMA_IRQHandler+0x1d74>)
 8007c00:	4293      	cmp	r3, r2
 8007c02:	d02a      	beq.n	8007c5a <HAL_DMA_IRQHandler+0x1c92>
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	4a4d      	ldr	r2, [pc, #308]	; (8007d40 <HAL_DMA_IRQHandler+0x1d78>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d022      	beq.n	8007c54 <HAL_DMA_IRQHandler+0x1c8c>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	4a4c      	ldr	r2, [pc, #304]	; (8007d44 <HAL_DMA_IRQHandler+0x1d7c>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d01a      	beq.n	8007c4e <HAL_DMA_IRQHandler+0x1c86>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	4a4a      	ldr	r2, [pc, #296]	; (8007d48 <HAL_DMA_IRQHandler+0x1d80>)
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	d012      	beq.n	8007c48 <HAL_DMA_IRQHandler+0x1c80>
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	4a49      	ldr	r2, [pc, #292]	; (8007d4c <HAL_DMA_IRQHandler+0x1d84>)
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d00a      	beq.n	8007c42 <HAL_DMA_IRQHandler+0x1c7a>
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	4a47      	ldr	r2, [pc, #284]	; (8007d50 <HAL_DMA_IRQHandler+0x1d88>)
 8007c32:	4293      	cmp	r3, r2
 8007c34:	d102      	bne.n	8007c3c <HAL_DMA_IRQHandler+0x1c74>
 8007c36:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007c3a:	e01e      	b.n	8007c7a <HAL_DMA_IRQHandler+0x1cb2>
 8007c3c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007c40:	e01b      	b.n	8007c7a <HAL_DMA_IRQHandler+0x1cb2>
 8007c42:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007c46:	e018      	b.n	8007c7a <HAL_DMA_IRQHandler+0x1cb2>
 8007c48:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007c4c:	e015      	b.n	8007c7a <HAL_DMA_IRQHandler+0x1cb2>
 8007c4e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007c52:	e012      	b.n	8007c7a <HAL_DMA_IRQHandler+0x1cb2>
 8007c54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c58:	e00f      	b.n	8007c7a <HAL_DMA_IRQHandler+0x1cb2>
 8007c5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c5e:	e00c      	b.n	8007c7a <HAL_DMA_IRQHandler+0x1cb2>
 8007c60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c64:	e009      	b.n	8007c7a <HAL_DMA_IRQHandler+0x1cb2>
 8007c66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c6a:	e006      	b.n	8007c7a <HAL_DMA_IRQHandler+0x1cb2>
 8007c6c:	2310      	movs	r3, #16
 8007c6e:	e004      	b.n	8007c7a <HAL_DMA_IRQHandler+0x1cb2>
 8007c70:	2310      	movs	r3, #16
 8007c72:	e002      	b.n	8007c7a <HAL_DMA_IRQHandler+0x1cb2>
 8007c74:	2310      	movs	r3, #16
 8007c76:	e000      	b.n	8007c7a <HAL_DMA_IRQHandler+0x1cb2>
 8007c78:	2310      	movs	r3, #16
 8007c7a:	4a36      	ldr	r2, [pc, #216]	; (8007d54 <HAL_DMA_IRQHandler+0x1d8c>)
 8007c7c:	6093      	str	r3, [r2, #8]
 8007c7e:	e0e8      	b.n	8007e52 <HAL_DMA_IRQHandler+0x1e8a>
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	461a      	mov	r2, r3
 8007c86:	4b35      	ldr	r3, [pc, #212]	; (8007d5c <HAL_DMA_IRQHandler+0x1d94>)
 8007c88:	429a      	cmp	r2, r3
 8007c8a:	f240 8082 	bls.w	8007d92 <HAL_DMA_IRQHandler+0x1dca>
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	4a24      	ldr	r2, [pc, #144]	; (8007d24 <HAL_DMA_IRQHandler+0x1d5c>)
 8007c94:	4293      	cmp	r3, r2
 8007c96:	d078      	beq.n	8007d8a <HAL_DMA_IRQHandler+0x1dc2>
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	4a22      	ldr	r2, [pc, #136]	; (8007d28 <HAL_DMA_IRQHandler+0x1d60>)
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d071      	beq.n	8007d86 <HAL_DMA_IRQHandler+0x1dbe>
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	4a21      	ldr	r2, [pc, #132]	; (8007d2c <HAL_DMA_IRQHandler+0x1d64>)
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d06a      	beq.n	8007d82 <HAL_DMA_IRQHandler+0x1dba>
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	4a1f      	ldr	r2, [pc, #124]	; (8007d30 <HAL_DMA_IRQHandler+0x1d68>)
 8007cb2:	4293      	cmp	r3, r2
 8007cb4:	d063      	beq.n	8007d7e <HAL_DMA_IRQHandler+0x1db6>
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	4a1e      	ldr	r2, [pc, #120]	; (8007d34 <HAL_DMA_IRQHandler+0x1d6c>)
 8007cbc:	4293      	cmp	r3, r2
 8007cbe:	d05b      	beq.n	8007d78 <HAL_DMA_IRQHandler+0x1db0>
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	4a1c      	ldr	r2, [pc, #112]	; (8007d38 <HAL_DMA_IRQHandler+0x1d70>)
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	d053      	beq.n	8007d72 <HAL_DMA_IRQHandler+0x1daa>
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	4a1b      	ldr	r2, [pc, #108]	; (8007d3c <HAL_DMA_IRQHandler+0x1d74>)
 8007cd0:	4293      	cmp	r3, r2
 8007cd2:	d04b      	beq.n	8007d6c <HAL_DMA_IRQHandler+0x1da4>
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	4a19      	ldr	r2, [pc, #100]	; (8007d40 <HAL_DMA_IRQHandler+0x1d78>)
 8007cda:	4293      	cmp	r3, r2
 8007cdc:	d043      	beq.n	8007d66 <HAL_DMA_IRQHandler+0x1d9e>
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	4a18      	ldr	r2, [pc, #96]	; (8007d44 <HAL_DMA_IRQHandler+0x1d7c>)
 8007ce4:	4293      	cmp	r3, r2
 8007ce6:	d03b      	beq.n	8007d60 <HAL_DMA_IRQHandler+0x1d98>
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	4a16      	ldr	r2, [pc, #88]	; (8007d48 <HAL_DMA_IRQHandler+0x1d80>)
 8007cee:	4293      	cmp	r3, r2
 8007cf0:	d012      	beq.n	8007d18 <HAL_DMA_IRQHandler+0x1d50>
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	4a15      	ldr	r2, [pc, #84]	; (8007d4c <HAL_DMA_IRQHandler+0x1d84>)
 8007cf8:	4293      	cmp	r3, r2
 8007cfa:	d00a      	beq.n	8007d12 <HAL_DMA_IRQHandler+0x1d4a>
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	4a13      	ldr	r2, [pc, #76]	; (8007d50 <HAL_DMA_IRQHandler+0x1d88>)
 8007d02:	4293      	cmp	r3, r2
 8007d04:	d102      	bne.n	8007d0c <HAL_DMA_IRQHandler+0x1d44>
 8007d06:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007d0a:	e03f      	b.n	8007d8c <HAL_DMA_IRQHandler+0x1dc4>
 8007d0c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007d10:	e03c      	b.n	8007d8c <HAL_DMA_IRQHandler+0x1dc4>
 8007d12:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007d16:	e039      	b.n	8007d8c <HAL_DMA_IRQHandler+0x1dc4>
 8007d18:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007d1c:	e036      	b.n	8007d8c <HAL_DMA_IRQHandler+0x1dc4>
 8007d1e:	bf00      	nop
 8007d20:	40026458 	.word	0x40026458
 8007d24:	40026010 	.word	0x40026010
 8007d28:	40026410 	.word	0x40026410
 8007d2c:	40026070 	.word	0x40026070
 8007d30:	40026470 	.word	0x40026470
 8007d34:	40026028 	.word	0x40026028
 8007d38:	40026428 	.word	0x40026428
 8007d3c:	40026088 	.word	0x40026088
 8007d40:	40026488 	.word	0x40026488
 8007d44:	40026040 	.word	0x40026040
 8007d48:	40026440 	.word	0x40026440
 8007d4c:	400260a0 	.word	0x400260a0
 8007d50:	400264a0 	.word	0x400264a0
 8007d54:	40026400 	.word	0x40026400
 8007d58:	400260b8 	.word	0x400260b8
 8007d5c:	40026058 	.word	0x40026058
 8007d60:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007d64:	e012      	b.n	8007d8c <HAL_DMA_IRQHandler+0x1dc4>
 8007d66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007d6a:	e00f      	b.n	8007d8c <HAL_DMA_IRQHandler+0x1dc4>
 8007d6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007d70:	e00c      	b.n	8007d8c <HAL_DMA_IRQHandler+0x1dc4>
 8007d72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007d76:	e009      	b.n	8007d8c <HAL_DMA_IRQHandler+0x1dc4>
 8007d78:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007d7c:	e006      	b.n	8007d8c <HAL_DMA_IRQHandler+0x1dc4>
 8007d7e:	2310      	movs	r3, #16
 8007d80:	e004      	b.n	8007d8c <HAL_DMA_IRQHandler+0x1dc4>
 8007d82:	2310      	movs	r3, #16
 8007d84:	e002      	b.n	8007d8c <HAL_DMA_IRQHandler+0x1dc4>
 8007d86:	2310      	movs	r3, #16
 8007d88:	e000      	b.n	8007d8c <HAL_DMA_IRQHandler+0x1dc4>
 8007d8a:	2310      	movs	r3, #16
 8007d8c:	4a78      	ldr	r2, [pc, #480]	; (8007f70 <HAL_DMA_IRQHandler+0x1fa8>)
 8007d8e:	60d3      	str	r3, [r2, #12]
 8007d90:	e05f      	b.n	8007e52 <HAL_DMA_IRQHandler+0x1e8a>
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	4a77      	ldr	r2, [pc, #476]	; (8007f74 <HAL_DMA_IRQHandler+0x1fac>)
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	d057      	beq.n	8007e4c <HAL_DMA_IRQHandler+0x1e84>
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	4a75      	ldr	r2, [pc, #468]	; (8007f78 <HAL_DMA_IRQHandler+0x1fb0>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d050      	beq.n	8007e48 <HAL_DMA_IRQHandler+0x1e80>
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	4a74      	ldr	r2, [pc, #464]	; (8007f7c <HAL_DMA_IRQHandler+0x1fb4>)
 8007dac:	4293      	cmp	r3, r2
 8007dae:	d049      	beq.n	8007e44 <HAL_DMA_IRQHandler+0x1e7c>
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	4a72      	ldr	r2, [pc, #456]	; (8007f80 <HAL_DMA_IRQHandler+0x1fb8>)
 8007db6:	4293      	cmp	r3, r2
 8007db8:	d042      	beq.n	8007e40 <HAL_DMA_IRQHandler+0x1e78>
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	4a71      	ldr	r2, [pc, #452]	; (8007f84 <HAL_DMA_IRQHandler+0x1fbc>)
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d03a      	beq.n	8007e3a <HAL_DMA_IRQHandler+0x1e72>
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	4a6f      	ldr	r2, [pc, #444]	; (8007f88 <HAL_DMA_IRQHandler+0x1fc0>)
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	d032      	beq.n	8007e34 <HAL_DMA_IRQHandler+0x1e6c>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	4a6e      	ldr	r2, [pc, #440]	; (8007f8c <HAL_DMA_IRQHandler+0x1fc4>)
 8007dd4:	4293      	cmp	r3, r2
 8007dd6:	d02a      	beq.n	8007e2e <HAL_DMA_IRQHandler+0x1e66>
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	4a6c      	ldr	r2, [pc, #432]	; (8007f90 <HAL_DMA_IRQHandler+0x1fc8>)
 8007dde:	4293      	cmp	r3, r2
 8007de0:	d022      	beq.n	8007e28 <HAL_DMA_IRQHandler+0x1e60>
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	4a6b      	ldr	r2, [pc, #428]	; (8007f94 <HAL_DMA_IRQHandler+0x1fcc>)
 8007de8:	4293      	cmp	r3, r2
 8007dea:	d01a      	beq.n	8007e22 <HAL_DMA_IRQHandler+0x1e5a>
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	4a69      	ldr	r2, [pc, #420]	; (8007f98 <HAL_DMA_IRQHandler+0x1fd0>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d012      	beq.n	8007e1c <HAL_DMA_IRQHandler+0x1e54>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	4a68      	ldr	r2, [pc, #416]	; (8007f9c <HAL_DMA_IRQHandler+0x1fd4>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d00a      	beq.n	8007e16 <HAL_DMA_IRQHandler+0x1e4e>
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	4a66      	ldr	r2, [pc, #408]	; (8007fa0 <HAL_DMA_IRQHandler+0x1fd8>)
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d102      	bne.n	8007e10 <HAL_DMA_IRQHandler+0x1e48>
 8007e0a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007e0e:	e01e      	b.n	8007e4e <HAL_DMA_IRQHandler+0x1e86>
 8007e10:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007e14:	e01b      	b.n	8007e4e <HAL_DMA_IRQHandler+0x1e86>
 8007e16:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007e1a:	e018      	b.n	8007e4e <HAL_DMA_IRQHandler+0x1e86>
 8007e1c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007e20:	e015      	b.n	8007e4e <HAL_DMA_IRQHandler+0x1e86>
 8007e22:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007e26:	e012      	b.n	8007e4e <HAL_DMA_IRQHandler+0x1e86>
 8007e28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007e2c:	e00f      	b.n	8007e4e <HAL_DMA_IRQHandler+0x1e86>
 8007e2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007e32:	e00c      	b.n	8007e4e <HAL_DMA_IRQHandler+0x1e86>
 8007e34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007e38:	e009      	b.n	8007e4e <HAL_DMA_IRQHandler+0x1e86>
 8007e3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007e3e:	e006      	b.n	8007e4e <HAL_DMA_IRQHandler+0x1e86>
 8007e40:	2310      	movs	r3, #16
 8007e42:	e004      	b.n	8007e4e <HAL_DMA_IRQHandler+0x1e86>
 8007e44:	2310      	movs	r3, #16
 8007e46:	e002      	b.n	8007e4e <HAL_DMA_IRQHandler+0x1e86>
 8007e48:	2310      	movs	r3, #16
 8007e4a:	e000      	b.n	8007e4e <HAL_DMA_IRQHandler+0x1e86>
 8007e4c:	2310      	movs	r3, #16
 8007e4e:	4a48      	ldr	r2, [pc, #288]	; (8007f70 <HAL_DMA_IRQHandler+0x1fa8>)
 8007e50:	6093      	str	r3, [r2, #8]

				/* Current memory buffer used is Memory 0 */
				if ((hdma->Instance->CR & DMA_SxCR_CT) == 0) {
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d104      	bne.n	8007e6a <HAL_DMA_IRQHandler+0x1ea2>
					/* Change DMA peripheral state */
					hdma->State = HAL_DMA_STATE_READY_HALF_MEM0;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2231      	movs	r2, #49	; 0x31
 8007e64:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8007e68:	e1f2      	b.n	8008250 <HAL_DMA_IRQHandler+0x2288>
				}
				/* Current memory buffer used is Memory 1 */
				else if ((hdma->Instance->CR & DMA_SxCR_CT) != 0) {
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	f000 81eb 	beq.w	8008250 <HAL_DMA_IRQHandler+0x2288>
					/* Change DMA peripheral state */
					hdma->State = HAL_DMA_STATE_READY_HALF_MEM1;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2241      	movs	r2, #65	; 0x41
 8007e7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8007e82:	e1e5      	b.n	8008250 <HAL_DMA_IRQHandler+0x2288>
				}
			} else {
				/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
				if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0) {
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d107      	bne.n	8007ea2 <HAL_DMA_IRQHandler+0x1eda>
					/* Disable the half transfer interrupt */
					__HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	681a      	ldr	r2, [r3, #0]
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f022 0208 	bic.w	r2, r2, #8
 8007ea0:	601a      	str	r2, [r3, #0]
				}
				/* Clear the half transfer complete flag */
				__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	461a      	mov	r2, r3
 8007ea8:	4b3e      	ldr	r3, [pc, #248]	; (8007fa4 <HAL_DMA_IRQHandler+0x1fdc>)
 8007eaa:	429a      	cmp	r2, r3
 8007eac:	d97e      	bls.n	8007fac <HAL_DMA_IRQHandler+0x1fe4>
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	4a30      	ldr	r2, [pc, #192]	; (8007f74 <HAL_DMA_IRQHandler+0x1fac>)
 8007eb4:	4293      	cmp	r3, r2
 8007eb6:	d057      	beq.n	8007f68 <HAL_DMA_IRQHandler+0x1fa0>
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	4a2e      	ldr	r2, [pc, #184]	; (8007f78 <HAL_DMA_IRQHandler+0x1fb0>)
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d050      	beq.n	8007f64 <HAL_DMA_IRQHandler+0x1f9c>
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	4a2d      	ldr	r2, [pc, #180]	; (8007f7c <HAL_DMA_IRQHandler+0x1fb4>)
 8007ec8:	4293      	cmp	r3, r2
 8007eca:	d049      	beq.n	8007f60 <HAL_DMA_IRQHandler+0x1f98>
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	4a2b      	ldr	r2, [pc, #172]	; (8007f80 <HAL_DMA_IRQHandler+0x1fb8>)
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d042      	beq.n	8007f5c <HAL_DMA_IRQHandler+0x1f94>
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	4a2a      	ldr	r2, [pc, #168]	; (8007f84 <HAL_DMA_IRQHandler+0x1fbc>)
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d03a      	beq.n	8007f56 <HAL_DMA_IRQHandler+0x1f8e>
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	4a28      	ldr	r2, [pc, #160]	; (8007f88 <HAL_DMA_IRQHandler+0x1fc0>)
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	d032      	beq.n	8007f50 <HAL_DMA_IRQHandler+0x1f88>
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	4a27      	ldr	r2, [pc, #156]	; (8007f8c <HAL_DMA_IRQHandler+0x1fc4>)
 8007ef0:	4293      	cmp	r3, r2
 8007ef2:	d02a      	beq.n	8007f4a <HAL_DMA_IRQHandler+0x1f82>
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	4a25      	ldr	r2, [pc, #148]	; (8007f90 <HAL_DMA_IRQHandler+0x1fc8>)
 8007efa:	4293      	cmp	r3, r2
 8007efc:	d022      	beq.n	8007f44 <HAL_DMA_IRQHandler+0x1f7c>
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	4a24      	ldr	r2, [pc, #144]	; (8007f94 <HAL_DMA_IRQHandler+0x1fcc>)
 8007f04:	4293      	cmp	r3, r2
 8007f06:	d01a      	beq.n	8007f3e <HAL_DMA_IRQHandler+0x1f76>
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	4a22      	ldr	r2, [pc, #136]	; (8007f98 <HAL_DMA_IRQHandler+0x1fd0>)
 8007f0e:	4293      	cmp	r3, r2
 8007f10:	d012      	beq.n	8007f38 <HAL_DMA_IRQHandler+0x1f70>
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	4a21      	ldr	r2, [pc, #132]	; (8007f9c <HAL_DMA_IRQHandler+0x1fd4>)
 8007f18:	4293      	cmp	r3, r2
 8007f1a:	d00a      	beq.n	8007f32 <HAL_DMA_IRQHandler+0x1f6a>
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	4a1f      	ldr	r2, [pc, #124]	; (8007fa0 <HAL_DMA_IRQHandler+0x1fd8>)
 8007f22:	4293      	cmp	r3, r2
 8007f24:	d102      	bne.n	8007f2c <HAL_DMA_IRQHandler+0x1f64>
 8007f26:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007f2a:	e01e      	b.n	8007f6a <HAL_DMA_IRQHandler+0x1fa2>
 8007f2c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007f30:	e01b      	b.n	8007f6a <HAL_DMA_IRQHandler+0x1fa2>
 8007f32:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007f36:	e018      	b.n	8007f6a <HAL_DMA_IRQHandler+0x1fa2>
 8007f38:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007f3c:	e015      	b.n	8007f6a <HAL_DMA_IRQHandler+0x1fa2>
 8007f3e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007f42:	e012      	b.n	8007f6a <HAL_DMA_IRQHandler+0x1fa2>
 8007f44:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f48:	e00f      	b.n	8007f6a <HAL_DMA_IRQHandler+0x1fa2>
 8007f4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f4e:	e00c      	b.n	8007f6a <HAL_DMA_IRQHandler+0x1fa2>
 8007f50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f54:	e009      	b.n	8007f6a <HAL_DMA_IRQHandler+0x1fa2>
 8007f56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f5a:	e006      	b.n	8007f6a <HAL_DMA_IRQHandler+0x1fa2>
 8007f5c:	2310      	movs	r3, #16
 8007f5e:	e004      	b.n	8007f6a <HAL_DMA_IRQHandler+0x1fa2>
 8007f60:	2310      	movs	r3, #16
 8007f62:	e002      	b.n	8007f6a <HAL_DMA_IRQHandler+0x1fa2>
 8007f64:	2310      	movs	r3, #16
 8007f66:	e000      	b.n	8007f6a <HAL_DMA_IRQHandler+0x1fa2>
 8007f68:	2310      	movs	r3, #16
 8007f6a:	4a0f      	ldr	r2, [pc, #60]	; (8007fa8 <HAL_DMA_IRQHandler+0x1fe0>)
 8007f6c:	60d3      	str	r3, [r2, #12]
 8007f6e:	e16b      	b.n	8008248 <HAL_DMA_IRQHandler+0x2280>
 8007f70:	40026000 	.word	0x40026000
 8007f74:	40026010 	.word	0x40026010
 8007f78:	40026410 	.word	0x40026410
 8007f7c:	40026070 	.word	0x40026070
 8007f80:	40026470 	.word	0x40026470
 8007f84:	40026028 	.word	0x40026028
 8007f88:	40026428 	.word	0x40026428
 8007f8c:	40026088 	.word	0x40026088
 8007f90:	40026488 	.word	0x40026488
 8007f94:	40026040 	.word	0x40026040
 8007f98:	40026440 	.word	0x40026440
 8007f9c:	400260a0 	.word	0x400260a0
 8007fa0:	400264a0 	.word	0x400264a0
 8007fa4:	40026458 	.word	0x40026458
 8007fa8:	40026400 	.word	0x40026400
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	4b8c      	ldr	r3, [pc, #560]	; (80081e4 <HAL_DMA_IRQHandler+0x221c>)
 8007fb4:	429a      	cmp	r2, r3
 8007fb6:	d960      	bls.n	800807a <HAL_DMA_IRQHandler+0x20b2>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	4a8a      	ldr	r2, [pc, #552]	; (80081e8 <HAL_DMA_IRQHandler+0x2220>)
 8007fbe:	4293      	cmp	r3, r2
 8007fc0:	d057      	beq.n	8008072 <HAL_DMA_IRQHandler+0x20aa>
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	4a89      	ldr	r2, [pc, #548]	; (80081ec <HAL_DMA_IRQHandler+0x2224>)
 8007fc8:	4293      	cmp	r3, r2
 8007fca:	d050      	beq.n	800806e <HAL_DMA_IRQHandler+0x20a6>
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4a87      	ldr	r2, [pc, #540]	; (80081f0 <HAL_DMA_IRQHandler+0x2228>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d049      	beq.n	800806a <HAL_DMA_IRQHandler+0x20a2>
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	4a86      	ldr	r2, [pc, #536]	; (80081f4 <HAL_DMA_IRQHandler+0x222c>)
 8007fdc:	4293      	cmp	r3, r2
 8007fde:	d042      	beq.n	8008066 <HAL_DMA_IRQHandler+0x209e>
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	4a84      	ldr	r2, [pc, #528]	; (80081f8 <HAL_DMA_IRQHandler+0x2230>)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d03a      	beq.n	8008060 <HAL_DMA_IRQHandler+0x2098>
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	4a83      	ldr	r2, [pc, #524]	; (80081fc <HAL_DMA_IRQHandler+0x2234>)
 8007ff0:	4293      	cmp	r3, r2
 8007ff2:	d032      	beq.n	800805a <HAL_DMA_IRQHandler+0x2092>
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	4a81      	ldr	r2, [pc, #516]	; (8008200 <HAL_DMA_IRQHandler+0x2238>)
 8007ffa:	4293      	cmp	r3, r2
 8007ffc:	d02a      	beq.n	8008054 <HAL_DMA_IRQHandler+0x208c>
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	4a80      	ldr	r2, [pc, #512]	; (8008204 <HAL_DMA_IRQHandler+0x223c>)
 8008004:	4293      	cmp	r3, r2
 8008006:	d022      	beq.n	800804e <HAL_DMA_IRQHandler+0x2086>
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	4a7e      	ldr	r2, [pc, #504]	; (8008208 <HAL_DMA_IRQHandler+0x2240>)
 800800e:	4293      	cmp	r3, r2
 8008010:	d01a      	beq.n	8008048 <HAL_DMA_IRQHandler+0x2080>
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	4a7d      	ldr	r2, [pc, #500]	; (800820c <HAL_DMA_IRQHandler+0x2244>)
 8008018:	4293      	cmp	r3, r2
 800801a:	d012      	beq.n	8008042 <HAL_DMA_IRQHandler+0x207a>
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	4a7b      	ldr	r2, [pc, #492]	; (8008210 <HAL_DMA_IRQHandler+0x2248>)
 8008022:	4293      	cmp	r3, r2
 8008024:	d00a      	beq.n	800803c <HAL_DMA_IRQHandler+0x2074>
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	4a7a      	ldr	r2, [pc, #488]	; (8008214 <HAL_DMA_IRQHandler+0x224c>)
 800802c:	4293      	cmp	r3, r2
 800802e:	d102      	bne.n	8008036 <HAL_DMA_IRQHandler+0x206e>
 8008030:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008034:	e01e      	b.n	8008074 <HAL_DMA_IRQHandler+0x20ac>
 8008036:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800803a:	e01b      	b.n	8008074 <HAL_DMA_IRQHandler+0x20ac>
 800803c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008040:	e018      	b.n	8008074 <HAL_DMA_IRQHandler+0x20ac>
 8008042:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008046:	e015      	b.n	8008074 <HAL_DMA_IRQHandler+0x20ac>
 8008048:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800804c:	e012      	b.n	8008074 <HAL_DMA_IRQHandler+0x20ac>
 800804e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008052:	e00f      	b.n	8008074 <HAL_DMA_IRQHandler+0x20ac>
 8008054:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008058:	e00c      	b.n	8008074 <HAL_DMA_IRQHandler+0x20ac>
 800805a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800805e:	e009      	b.n	8008074 <HAL_DMA_IRQHandler+0x20ac>
 8008060:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008064:	e006      	b.n	8008074 <HAL_DMA_IRQHandler+0x20ac>
 8008066:	2310      	movs	r3, #16
 8008068:	e004      	b.n	8008074 <HAL_DMA_IRQHandler+0x20ac>
 800806a:	2310      	movs	r3, #16
 800806c:	e002      	b.n	8008074 <HAL_DMA_IRQHandler+0x20ac>
 800806e:	2310      	movs	r3, #16
 8008070:	e000      	b.n	8008074 <HAL_DMA_IRQHandler+0x20ac>
 8008072:	2310      	movs	r3, #16
 8008074:	4a68      	ldr	r2, [pc, #416]	; (8008218 <HAL_DMA_IRQHandler+0x2250>)
 8008076:	6093      	str	r3, [r2, #8]
 8008078:	e0e6      	b.n	8008248 <HAL_DMA_IRQHandler+0x2280>
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	461a      	mov	r2, r3
 8008080:	4b66      	ldr	r3, [pc, #408]	; (800821c <HAL_DMA_IRQHandler+0x2254>)
 8008082:	429a      	cmp	r2, r3
 8008084:	d960      	bls.n	8008148 <HAL_DMA_IRQHandler+0x2180>
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	4a57      	ldr	r2, [pc, #348]	; (80081e8 <HAL_DMA_IRQHandler+0x2220>)
 800808c:	4293      	cmp	r3, r2
 800808e:	d057      	beq.n	8008140 <HAL_DMA_IRQHandler+0x2178>
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	4a55      	ldr	r2, [pc, #340]	; (80081ec <HAL_DMA_IRQHandler+0x2224>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d050      	beq.n	800813c <HAL_DMA_IRQHandler+0x2174>
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	4a54      	ldr	r2, [pc, #336]	; (80081f0 <HAL_DMA_IRQHandler+0x2228>)
 80080a0:	4293      	cmp	r3, r2
 80080a2:	d049      	beq.n	8008138 <HAL_DMA_IRQHandler+0x2170>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	4a52      	ldr	r2, [pc, #328]	; (80081f4 <HAL_DMA_IRQHandler+0x222c>)
 80080aa:	4293      	cmp	r3, r2
 80080ac:	d042      	beq.n	8008134 <HAL_DMA_IRQHandler+0x216c>
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	4a51      	ldr	r2, [pc, #324]	; (80081f8 <HAL_DMA_IRQHandler+0x2230>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d03a      	beq.n	800812e <HAL_DMA_IRQHandler+0x2166>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	4a4f      	ldr	r2, [pc, #316]	; (80081fc <HAL_DMA_IRQHandler+0x2234>)
 80080be:	4293      	cmp	r3, r2
 80080c0:	d032      	beq.n	8008128 <HAL_DMA_IRQHandler+0x2160>
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	4a4e      	ldr	r2, [pc, #312]	; (8008200 <HAL_DMA_IRQHandler+0x2238>)
 80080c8:	4293      	cmp	r3, r2
 80080ca:	d02a      	beq.n	8008122 <HAL_DMA_IRQHandler+0x215a>
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	4a4c      	ldr	r2, [pc, #304]	; (8008204 <HAL_DMA_IRQHandler+0x223c>)
 80080d2:	4293      	cmp	r3, r2
 80080d4:	d022      	beq.n	800811c <HAL_DMA_IRQHandler+0x2154>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	4a4b      	ldr	r2, [pc, #300]	; (8008208 <HAL_DMA_IRQHandler+0x2240>)
 80080dc:	4293      	cmp	r3, r2
 80080de:	d01a      	beq.n	8008116 <HAL_DMA_IRQHandler+0x214e>
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	4a49      	ldr	r2, [pc, #292]	; (800820c <HAL_DMA_IRQHandler+0x2244>)
 80080e6:	4293      	cmp	r3, r2
 80080e8:	d012      	beq.n	8008110 <HAL_DMA_IRQHandler+0x2148>
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	4a48      	ldr	r2, [pc, #288]	; (8008210 <HAL_DMA_IRQHandler+0x2248>)
 80080f0:	4293      	cmp	r3, r2
 80080f2:	d00a      	beq.n	800810a <HAL_DMA_IRQHandler+0x2142>
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	4a46      	ldr	r2, [pc, #280]	; (8008214 <HAL_DMA_IRQHandler+0x224c>)
 80080fa:	4293      	cmp	r3, r2
 80080fc:	d102      	bne.n	8008104 <HAL_DMA_IRQHandler+0x213c>
 80080fe:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008102:	e01e      	b.n	8008142 <HAL_DMA_IRQHandler+0x217a>
 8008104:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8008108:	e01b      	b.n	8008142 <HAL_DMA_IRQHandler+0x217a>
 800810a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800810e:	e018      	b.n	8008142 <HAL_DMA_IRQHandler+0x217a>
 8008110:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008114:	e015      	b.n	8008142 <HAL_DMA_IRQHandler+0x217a>
 8008116:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800811a:	e012      	b.n	8008142 <HAL_DMA_IRQHandler+0x217a>
 800811c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008120:	e00f      	b.n	8008142 <HAL_DMA_IRQHandler+0x217a>
 8008122:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008126:	e00c      	b.n	8008142 <HAL_DMA_IRQHandler+0x217a>
 8008128:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800812c:	e009      	b.n	8008142 <HAL_DMA_IRQHandler+0x217a>
 800812e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008132:	e006      	b.n	8008142 <HAL_DMA_IRQHandler+0x217a>
 8008134:	2310      	movs	r3, #16
 8008136:	e004      	b.n	8008142 <HAL_DMA_IRQHandler+0x217a>
 8008138:	2310      	movs	r3, #16
 800813a:	e002      	b.n	8008142 <HAL_DMA_IRQHandler+0x217a>
 800813c:	2310      	movs	r3, #16
 800813e:	e000      	b.n	8008142 <HAL_DMA_IRQHandler+0x217a>
 8008140:	2310      	movs	r3, #16
 8008142:	4a37      	ldr	r2, [pc, #220]	; (8008220 <HAL_DMA_IRQHandler+0x2258>)
 8008144:	60d3      	str	r3, [r2, #12]
 8008146:	e07f      	b.n	8008248 <HAL_DMA_IRQHandler+0x2280>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4a26      	ldr	r2, [pc, #152]	; (80081e8 <HAL_DMA_IRQHandler+0x2220>)
 800814e:	4293      	cmp	r3, r2
 8008150:	d077      	beq.n	8008242 <HAL_DMA_IRQHandler+0x227a>
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	4a25      	ldr	r2, [pc, #148]	; (80081ec <HAL_DMA_IRQHandler+0x2224>)
 8008158:	4293      	cmp	r3, r2
 800815a:	d070      	beq.n	800823e <HAL_DMA_IRQHandler+0x2276>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	4a23      	ldr	r2, [pc, #140]	; (80081f0 <HAL_DMA_IRQHandler+0x2228>)
 8008162:	4293      	cmp	r3, r2
 8008164:	d069      	beq.n	800823a <HAL_DMA_IRQHandler+0x2272>
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	4a22      	ldr	r2, [pc, #136]	; (80081f4 <HAL_DMA_IRQHandler+0x222c>)
 800816c:	4293      	cmp	r3, r2
 800816e:	d062      	beq.n	8008236 <HAL_DMA_IRQHandler+0x226e>
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	4a20      	ldr	r2, [pc, #128]	; (80081f8 <HAL_DMA_IRQHandler+0x2230>)
 8008176:	4293      	cmp	r3, r2
 8008178:	d05a      	beq.n	8008230 <HAL_DMA_IRQHandler+0x2268>
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	4a1f      	ldr	r2, [pc, #124]	; (80081fc <HAL_DMA_IRQHandler+0x2234>)
 8008180:	4293      	cmp	r3, r2
 8008182:	d052      	beq.n	800822a <HAL_DMA_IRQHandler+0x2262>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	4a1d      	ldr	r2, [pc, #116]	; (8008200 <HAL_DMA_IRQHandler+0x2238>)
 800818a:	4293      	cmp	r3, r2
 800818c:	d04a      	beq.n	8008224 <HAL_DMA_IRQHandler+0x225c>
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	4a1c      	ldr	r2, [pc, #112]	; (8008204 <HAL_DMA_IRQHandler+0x223c>)
 8008194:	4293      	cmp	r3, r2
 8008196:	d022      	beq.n	80081de <HAL_DMA_IRQHandler+0x2216>
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	4a1a      	ldr	r2, [pc, #104]	; (8008208 <HAL_DMA_IRQHandler+0x2240>)
 800819e:	4293      	cmp	r3, r2
 80081a0:	d01a      	beq.n	80081d8 <HAL_DMA_IRQHandler+0x2210>
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	4a19      	ldr	r2, [pc, #100]	; (800820c <HAL_DMA_IRQHandler+0x2244>)
 80081a8:	4293      	cmp	r3, r2
 80081aa:	d012      	beq.n	80081d2 <HAL_DMA_IRQHandler+0x220a>
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	4a17      	ldr	r2, [pc, #92]	; (8008210 <HAL_DMA_IRQHandler+0x2248>)
 80081b2:	4293      	cmp	r3, r2
 80081b4:	d00a      	beq.n	80081cc <HAL_DMA_IRQHandler+0x2204>
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	4a16      	ldr	r2, [pc, #88]	; (8008214 <HAL_DMA_IRQHandler+0x224c>)
 80081bc:	4293      	cmp	r3, r2
 80081be:	d102      	bne.n	80081c6 <HAL_DMA_IRQHandler+0x21fe>
 80081c0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80081c4:	e03e      	b.n	8008244 <HAL_DMA_IRQHandler+0x227c>
 80081c6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80081ca:	e03b      	b.n	8008244 <HAL_DMA_IRQHandler+0x227c>
 80081cc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80081d0:	e038      	b.n	8008244 <HAL_DMA_IRQHandler+0x227c>
 80081d2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80081d6:	e035      	b.n	8008244 <HAL_DMA_IRQHandler+0x227c>
 80081d8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80081dc:	e032      	b.n	8008244 <HAL_DMA_IRQHandler+0x227c>
 80081de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081e2:	e02f      	b.n	8008244 <HAL_DMA_IRQHandler+0x227c>
 80081e4:	400260b8 	.word	0x400260b8
 80081e8:	40026010 	.word	0x40026010
 80081ec:	40026410 	.word	0x40026410
 80081f0:	40026070 	.word	0x40026070
 80081f4:	40026470 	.word	0x40026470
 80081f8:	40026028 	.word	0x40026028
 80081fc:	40026428 	.word	0x40026428
 8008200:	40026088 	.word	0x40026088
 8008204:	40026488 	.word	0x40026488
 8008208:	40026040 	.word	0x40026040
 800820c:	40026440 	.word	0x40026440
 8008210:	400260a0 	.word	0x400260a0
 8008214:	400264a0 	.word	0x400264a0
 8008218:	40026400 	.word	0x40026400
 800821c:	40026058 	.word	0x40026058
 8008220:	40026000 	.word	0x40026000
 8008224:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008228:	e00c      	b.n	8008244 <HAL_DMA_IRQHandler+0x227c>
 800822a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800822e:	e009      	b.n	8008244 <HAL_DMA_IRQHandler+0x227c>
 8008230:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008234:	e006      	b.n	8008244 <HAL_DMA_IRQHandler+0x227c>
 8008236:	2310      	movs	r3, #16
 8008238:	e004      	b.n	8008244 <HAL_DMA_IRQHandler+0x227c>
 800823a:	2310      	movs	r3, #16
 800823c:	e002      	b.n	8008244 <HAL_DMA_IRQHandler+0x227c>
 800823e:	2310      	movs	r3, #16
 8008240:	e000      	b.n	8008244 <HAL_DMA_IRQHandler+0x227c>
 8008242:	2310      	movs	r3, #16
 8008244:	4a74      	ldr	r2, [pc, #464]	; (8008418 <HAL_DMA_IRQHandler+0x2450>)
 8008246:	6093      	str	r3, [r2, #8]

				/* Change DMA peripheral state */
				hdma->State = HAL_DMA_STATE_READY_HALF_MEM0;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2231      	movs	r2, #49	; 0x31
 800824c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
			}

			if (hdma->XferHalfCpltCallback != NULL) {
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008254:	2b00      	cmp	r3, #0
 8008256:	d003      	beq.n	8008260 <HAL_DMA_IRQHandler+0x2298>
				/* Half transfer callback */
				hdma->XferHalfCpltCallback(hdma);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800825c:	6878      	ldr	r0, [r7, #4]
 800825e:	4798      	blx	r3
			}
		}
	}
	/* Transfer Complete Interrupt management ***********************************/
	if (__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET) {
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	461a      	mov	r2, r3
 8008266:	4b6d      	ldr	r3, [pc, #436]	; (800841c <HAL_DMA_IRQHandler+0x2454>)
 8008268:	429a      	cmp	r2, r3
 800826a:	d966      	bls.n	800833a <HAL_DMA_IRQHandler+0x2372>
 800826c:	4b6c      	ldr	r3, [pc, #432]	; (8008420 <HAL_DMA_IRQHandler+0x2458>)
 800826e:	685a      	ldr	r2, [r3, #4]
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	496b      	ldr	r1, [pc, #428]	; (8008424 <HAL_DMA_IRQHandler+0x245c>)
 8008276:	428b      	cmp	r3, r1
 8008278:	d057      	beq.n	800832a <HAL_DMA_IRQHandler+0x2362>
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	496a      	ldr	r1, [pc, #424]	; (8008428 <HAL_DMA_IRQHandler+0x2460>)
 8008280:	428b      	cmp	r3, r1
 8008282:	d050      	beq.n	8008326 <HAL_DMA_IRQHandler+0x235e>
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	4968      	ldr	r1, [pc, #416]	; (800842c <HAL_DMA_IRQHandler+0x2464>)
 800828a:	428b      	cmp	r3, r1
 800828c:	d049      	beq.n	8008322 <HAL_DMA_IRQHandler+0x235a>
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	4967      	ldr	r1, [pc, #412]	; (8008430 <HAL_DMA_IRQHandler+0x2468>)
 8008294:	428b      	cmp	r3, r1
 8008296:	d042      	beq.n	800831e <HAL_DMA_IRQHandler+0x2356>
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	4965      	ldr	r1, [pc, #404]	; (8008434 <HAL_DMA_IRQHandler+0x246c>)
 800829e:	428b      	cmp	r3, r1
 80082a0:	d03a      	beq.n	8008318 <HAL_DMA_IRQHandler+0x2350>
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	4964      	ldr	r1, [pc, #400]	; (8008438 <HAL_DMA_IRQHandler+0x2470>)
 80082a8:	428b      	cmp	r3, r1
 80082aa:	d032      	beq.n	8008312 <HAL_DMA_IRQHandler+0x234a>
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	4962      	ldr	r1, [pc, #392]	; (800843c <HAL_DMA_IRQHandler+0x2474>)
 80082b2:	428b      	cmp	r3, r1
 80082b4:	d02a      	beq.n	800830c <HAL_DMA_IRQHandler+0x2344>
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	4961      	ldr	r1, [pc, #388]	; (8008440 <HAL_DMA_IRQHandler+0x2478>)
 80082bc:	428b      	cmp	r3, r1
 80082be:	d022      	beq.n	8008306 <HAL_DMA_IRQHandler+0x233e>
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	495f      	ldr	r1, [pc, #380]	; (8008444 <HAL_DMA_IRQHandler+0x247c>)
 80082c6:	428b      	cmp	r3, r1
 80082c8:	d01a      	beq.n	8008300 <HAL_DMA_IRQHandler+0x2338>
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	495e      	ldr	r1, [pc, #376]	; (8008448 <HAL_DMA_IRQHandler+0x2480>)
 80082d0:	428b      	cmp	r3, r1
 80082d2:	d012      	beq.n	80082fa <HAL_DMA_IRQHandler+0x2332>
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	495c      	ldr	r1, [pc, #368]	; (800844c <HAL_DMA_IRQHandler+0x2484>)
 80082da:	428b      	cmp	r3, r1
 80082dc:	d00a      	beq.n	80082f4 <HAL_DMA_IRQHandler+0x232c>
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	495b      	ldr	r1, [pc, #364]	; (8008450 <HAL_DMA_IRQHandler+0x2488>)
 80082e4:	428b      	cmp	r3, r1
 80082e6:	d102      	bne.n	80082ee <HAL_DMA_IRQHandler+0x2326>
 80082e8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80082ec:	e01e      	b.n	800832c <HAL_DMA_IRQHandler+0x2364>
 80082ee:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80082f2:	e01b      	b.n	800832c <HAL_DMA_IRQHandler+0x2364>
 80082f4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80082f8:	e018      	b.n	800832c <HAL_DMA_IRQHandler+0x2364>
 80082fa:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80082fe:	e015      	b.n	800832c <HAL_DMA_IRQHandler+0x2364>
 8008300:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008304:	e012      	b.n	800832c <HAL_DMA_IRQHandler+0x2364>
 8008306:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800830a:	e00f      	b.n	800832c <HAL_DMA_IRQHandler+0x2364>
 800830c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008310:	e00c      	b.n	800832c <HAL_DMA_IRQHandler+0x2364>
 8008312:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008316:	e009      	b.n	800832c <HAL_DMA_IRQHandler+0x2364>
 8008318:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800831c:	e006      	b.n	800832c <HAL_DMA_IRQHandler+0x2364>
 800831e:	2320      	movs	r3, #32
 8008320:	e004      	b.n	800832c <HAL_DMA_IRQHandler+0x2364>
 8008322:	2320      	movs	r3, #32
 8008324:	e002      	b.n	800832c <HAL_DMA_IRQHandler+0x2364>
 8008326:	2320      	movs	r3, #32
 8008328:	e000      	b.n	800832c <HAL_DMA_IRQHandler+0x2364>
 800832a:	2320      	movs	r3, #32
 800832c:	4013      	ands	r3, r2
 800832e:	2b00      	cmp	r3, #0
 8008330:	bf14      	ite	ne
 8008332:	2301      	movne	r3, #1
 8008334:	2300      	moveq	r3, #0
 8008336:	b2db      	uxtb	r3, r3
 8008338:	e17d      	b.n	8008636 <HAL_DMA_IRQHandler+0x266e>
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	461a      	mov	r2, r3
 8008340:	4b44      	ldr	r3, [pc, #272]	; (8008454 <HAL_DMA_IRQHandler+0x248c>)
 8008342:	429a      	cmp	r2, r3
 8008344:	f240 8088 	bls.w	8008458 <HAL_DMA_IRQHandler+0x2490>
 8008348:	4b35      	ldr	r3, [pc, #212]	; (8008420 <HAL_DMA_IRQHandler+0x2458>)
 800834a:	681a      	ldr	r2, [r3, #0]
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	4934      	ldr	r1, [pc, #208]	; (8008424 <HAL_DMA_IRQHandler+0x245c>)
 8008352:	428b      	cmp	r3, r1
 8008354:	d057      	beq.n	8008406 <HAL_DMA_IRQHandler+0x243e>
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	4933      	ldr	r1, [pc, #204]	; (8008428 <HAL_DMA_IRQHandler+0x2460>)
 800835c:	428b      	cmp	r3, r1
 800835e:	d050      	beq.n	8008402 <HAL_DMA_IRQHandler+0x243a>
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	4931      	ldr	r1, [pc, #196]	; (800842c <HAL_DMA_IRQHandler+0x2464>)
 8008366:	428b      	cmp	r3, r1
 8008368:	d049      	beq.n	80083fe <HAL_DMA_IRQHandler+0x2436>
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	4930      	ldr	r1, [pc, #192]	; (8008430 <HAL_DMA_IRQHandler+0x2468>)
 8008370:	428b      	cmp	r3, r1
 8008372:	d042      	beq.n	80083fa <HAL_DMA_IRQHandler+0x2432>
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	492e      	ldr	r1, [pc, #184]	; (8008434 <HAL_DMA_IRQHandler+0x246c>)
 800837a:	428b      	cmp	r3, r1
 800837c:	d03a      	beq.n	80083f4 <HAL_DMA_IRQHandler+0x242c>
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	492d      	ldr	r1, [pc, #180]	; (8008438 <HAL_DMA_IRQHandler+0x2470>)
 8008384:	428b      	cmp	r3, r1
 8008386:	d032      	beq.n	80083ee <HAL_DMA_IRQHandler+0x2426>
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	492b      	ldr	r1, [pc, #172]	; (800843c <HAL_DMA_IRQHandler+0x2474>)
 800838e:	428b      	cmp	r3, r1
 8008390:	d02a      	beq.n	80083e8 <HAL_DMA_IRQHandler+0x2420>
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	492a      	ldr	r1, [pc, #168]	; (8008440 <HAL_DMA_IRQHandler+0x2478>)
 8008398:	428b      	cmp	r3, r1
 800839a:	d022      	beq.n	80083e2 <HAL_DMA_IRQHandler+0x241a>
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	4928      	ldr	r1, [pc, #160]	; (8008444 <HAL_DMA_IRQHandler+0x247c>)
 80083a2:	428b      	cmp	r3, r1
 80083a4:	d01a      	beq.n	80083dc <HAL_DMA_IRQHandler+0x2414>
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	4927      	ldr	r1, [pc, #156]	; (8008448 <HAL_DMA_IRQHandler+0x2480>)
 80083ac:	428b      	cmp	r3, r1
 80083ae:	d012      	beq.n	80083d6 <HAL_DMA_IRQHandler+0x240e>
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	4925      	ldr	r1, [pc, #148]	; (800844c <HAL_DMA_IRQHandler+0x2484>)
 80083b6:	428b      	cmp	r3, r1
 80083b8:	d00a      	beq.n	80083d0 <HAL_DMA_IRQHandler+0x2408>
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	4924      	ldr	r1, [pc, #144]	; (8008450 <HAL_DMA_IRQHandler+0x2488>)
 80083c0:	428b      	cmp	r3, r1
 80083c2:	d102      	bne.n	80083ca <HAL_DMA_IRQHandler+0x2402>
 80083c4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80083c8:	e01e      	b.n	8008408 <HAL_DMA_IRQHandler+0x2440>
 80083ca:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80083ce:	e01b      	b.n	8008408 <HAL_DMA_IRQHandler+0x2440>
 80083d0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80083d4:	e018      	b.n	8008408 <HAL_DMA_IRQHandler+0x2440>
 80083d6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80083da:	e015      	b.n	8008408 <HAL_DMA_IRQHandler+0x2440>
 80083dc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80083e0:	e012      	b.n	8008408 <HAL_DMA_IRQHandler+0x2440>
 80083e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80083e6:	e00f      	b.n	8008408 <HAL_DMA_IRQHandler+0x2440>
 80083e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80083ec:	e00c      	b.n	8008408 <HAL_DMA_IRQHandler+0x2440>
 80083ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80083f2:	e009      	b.n	8008408 <HAL_DMA_IRQHandler+0x2440>
 80083f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80083f8:	e006      	b.n	8008408 <HAL_DMA_IRQHandler+0x2440>
 80083fa:	2320      	movs	r3, #32
 80083fc:	e004      	b.n	8008408 <HAL_DMA_IRQHandler+0x2440>
 80083fe:	2320      	movs	r3, #32
 8008400:	e002      	b.n	8008408 <HAL_DMA_IRQHandler+0x2440>
 8008402:	2320      	movs	r3, #32
 8008404:	e000      	b.n	8008408 <HAL_DMA_IRQHandler+0x2440>
 8008406:	2320      	movs	r3, #32
 8008408:	4013      	ands	r3, r2
 800840a:	2b00      	cmp	r3, #0
 800840c:	bf14      	ite	ne
 800840e:	2301      	movne	r3, #1
 8008410:	2300      	moveq	r3, #0
 8008412:	b2db      	uxtb	r3, r3
 8008414:	e10f      	b.n	8008636 <HAL_DMA_IRQHandler+0x266e>
 8008416:	bf00      	nop
 8008418:	40026000 	.word	0x40026000
 800841c:	40026458 	.word	0x40026458
 8008420:	40026400 	.word	0x40026400
 8008424:	40026010 	.word	0x40026010
 8008428:	40026410 	.word	0x40026410
 800842c:	40026070 	.word	0x40026070
 8008430:	40026470 	.word	0x40026470
 8008434:	40026028 	.word	0x40026028
 8008438:	40026428 	.word	0x40026428
 800843c:	40026088 	.word	0x40026088
 8008440:	40026488 	.word	0x40026488
 8008444:	40026040 	.word	0x40026040
 8008448:	40026440 	.word	0x40026440
 800844c:	400260a0 	.word	0x400260a0
 8008450:	400264a0 	.word	0x400264a0
 8008454:	400260b8 	.word	0x400260b8
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	461a      	mov	r2, r3
 800845e:	4b64      	ldr	r3, [pc, #400]	; (80085f0 <HAL_DMA_IRQHandler+0x2628>)
 8008460:	429a      	cmp	r2, r3
 8008462:	d966      	bls.n	8008532 <HAL_DMA_IRQHandler+0x256a>
 8008464:	4b63      	ldr	r3, [pc, #396]	; (80085f4 <HAL_DMA_IRQHandler+0x262c>)
 8008466:	685a      	ldr	r2, [r3, #4]
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	4962      	ldr	r1, [pc, #392]	; (80085f8 <HAL_DMA_IRQHandler+0x2630>)
 800846e:	428b      	cmp	r3, r1
 8008470:	d057      	beq.n	8008522 <HAL_DMA_IRQHandler+0x255a>
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	4961      	ldr	r1, [pc, #388]	; (80085fc <HAL_DMA_IRQHandler+0x2634>)
 8008478:	428b      	cmp	r3, r1
 800847a:	d050      	beq.n	800851e <HAL_DMA_IRQHandler+0x2556>
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	495f      	ldr	r1, [pc, #380]	; (8008600 <HAL_DMA_IRQHandler+0x2638>)
 8008482:	428b      	cmp	r3, r1
 8008484:	d049      	beq.n	800851a <HAL_DMA_IRQHandler+0x2552>
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	495e      	ldr	r1, [pc, #376]	; (8008604 <HAL_DMA_IRQHandler+0x263c>)
 800848c:	428b      	cmp	r3, r1
 800848e:	d042      	beq.n	8008516 <HAL_DMA_IRQHandler+0x254e>
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	495c      	ldr	r1, [pc, #368]	; (8008608 <HAL_DMA_IRQHandler+0x2640>)
 8008496:	428b      	cmp	r3, r1
 8008498:	d03a      	beq.n	8008510 <HAL_DMA_IRQHandler+0x2548>
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	495b      	ldr	r1, [pc, #364]	; (800860c <HAL_DMA_IRQHandler+0x2644>)
 80084a0:	428b      	cmp	r3, r1
 80084a2:	d032      	beq.n	800850a <HAL_DMA_IRQHandler+0x2542>
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4959      	ldr	r1, [pc, #356]	; (8008610 <HAL_DMA_IRQHandler+0x2648>)
 80084aa:	428b      	cmp	r3, r1
 80084ac:	d02a      	beq.n	8008504 <HAL_DMA_IRQHandler+0x253c>
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	4958      	ldr	r1, [pc, #352]	; (8008614 <HAL_DMA_IRQHandler+0x264c>)
 80084b4:	428b      	cmp	r3, r1
 80084b6:	d022      	beq.n	80084fe <HAL_DMA_IRQHandler+0x2536>
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	4956      	ldr	r1, [pc, #344]	; (8008618 <HAL_DMA_IRQHandler+0x2650>)
 80084be:	428b      	cmp	r3, r1
 80084c0:	d01a      	beq.n	80084f8 <HAL_DMA_IRQHandler+0x2530>
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	4955      	ldr	r1, [pc, #340]	; (800861c <HAL_DMA_IRQHandler+0x2654>)
 80084c8:	428b      	cmp	r3, r1
 80084ca:	d012      	beq.n	80084f2 <HAL_DMA_IRQHandler+0x252a>
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	4953      	ldr	r1, [pc, #332]	; (8008620 <HAL_DMA_IRQHandler+0x2658>)
 80084d2:	428b      	cmp	r3, r1
 80084d4:	d00a      	beq.n	80084ec <HAL_DMA_IRQHandler+0x2524>
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	4952      	ldr	r1, [pc, #328]	; (8008624 <HAL_DMA_IRQHandler+0x265c>)
 80084dc:	428b      	cmp	r3, r1
 80084de:	d102      	bne.n	80084e6 <HAL_DMA_IRQHandler+0x251e>
 80084e0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80084e4:	e01e      	b.n	8008524 <HAL_DMA_IRQHandler+0x255c>
 80084e6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80084ea:	e01b      	b.n	8008524 <HAL_DMA_IRQHandler+0x255c>
 80084ec:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80084f0:	e018      	b.n	8008524 <HAL_DMA_IRQHandler+0x255c>
 80084f2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80084f6:	e015      	b.n	8008524 <HAL_DMA_IRQHandler+0x255c>
 80084f8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80084fc:	e012      	b.n	8008524 <HAL_DMA_IRQHandler+0x255c>
 80084fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008502:	e00f      	b.n	8008524 <HAL_DMA_IRQHandler+0x255c>
 8008504:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008508:	e00c      	b.n	8008524 <HAL_DMA_IRQHandler+0x255c>
 800850a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800850e:	e009      	b.n	8008524 <HAL_DMA_IRQHandler+0x255c>
 8008510:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008514:	e006      	b.n	8008524 <HAL_DMA_IRQHandler+0x255c>
 8008516:	2320      	movs	r3, #32
 8008518:	e004      	b.n	8008524 <HAL_DMA_IRQHandler+0x255c>
 800851a:	2320      	movs	r3, #32
 800851c:	e002      	b.n	8008524 <HAL_DMA_IRQHandler+0x255c>
 800851e:	2320      	movs	r3, #32
 8008520:	e000      	b.n	8008524 <HAL_DMA_IRQHandler+0x255c>
 8008522:	2320      	movs	r3, #32
 8008524:	4013      	ands	r3, r2
 8008526:	2b00      	cmp	r3, #0
 8008528:	bf14      	ite	ne
 800852a:	2301      	movne	r3, #1
 800852c:	2300      	moveq	r3, #0
 800852e:	b2db      	uxtb	r3, r3
 8008530:	e081      	b.n	8008636 <HAL_DMA_IRQHandler+0x266e>
 8008532:	4b30      	ldr	r3, [pc, #192]	; (80085f4 <HAL_DMA_IRQHandler+0x262c>)
 8008534:	681a      	ldr	r2, [r3, #0]
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	492f      	ldr	r1, [pc, #188]	; (80085f8 <HAL_DMA_IRQHandler+0x2630>)
 800853c:	428b      	cmp	r3, r1
 800853e:	d073      	beq.n	8008628 <HAL_DMA_IRQHandler+0x2660>
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	492d      	ldr	r1, [pc, #180]	; (80085fc <HAL_DMA_IRQHandler+0x2634>)
 8008546:	428b      	cmp	r3, r1
 8008548:	d050      	beq.n	80085ec <HAL_DMA_IRQHandler+0x2624>
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	492c      	ldr	r1, [pc, #176]	; (8008600 <HAL_DMA_IRQHandler+0x2638>)
 8008550:	428b      	cmp	r3, r1
 8008552:	d049      	beq.n	80085e8 <HAL_DMA_IRQHandler+0x2620>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	492a      	ldr	r1, [pc, #168]	; (8008604 <HAL_DMA_IRQHandler+0x263c>)
 800855a:	428b      	cmp	r3, r1
 800855c:	d042      	beq.n	80085e4 <HAL_DMA_IRQHandler+0x261c>
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	4929      	ldr	r1, [pc, #164]	; (8008608 <HAL_DMA_IRQHandler+0x2640>)
 8008564:	428b      	cmp	r3, r1
 8008566:	d03a      	beq.n	80085de <HAL_DMA_IRQHandler+0x2616>
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	4927      	ldr	r1, [pc, #156]	; (800860c <HAL_DMA_IRQHandler+0x2644>)
 800856e:	428b      	cmp	r3, r1
 8008570:	d032      	beq.n	80085d8 <HAL_DMA_IRQHandler+0x2610>
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	4926      	ldr	r1, [pc, #152]	; (8008610 <HAL_DMA_IRQHandler+0x2648>)
 8008578:	428b      	cmp	r3, r1
 800857a:	d02a      	beq.n	80085d2 <HAL_DMA_IRQHandler+0x260a>
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	4924      	ldr	r1, [pc, #144]	; (8008614 <HAL_DMA_IRQHandler+0x264c>)
 8008582:	428b      	cmp	r3, r1
 8008584:	d022      	beq.n	80085cc <HAL_DMA_IRQHandler+0x2604>
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	4923      	ldr	r1, [pc, #140]	; (8008618 <HAL_DMA_IRQHandler+0x2650>)
 800858c:	428b      	cmp	r3, r1
 800858e:	d01a      	beq.n	80085c6 <HAL_DMA_IRQHandler+0x25fe>
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	4921      	ldr	r1, [pc, #132]	; (800861c <HAL_DMA_IRQHandler+0x2654>)
 8008596:	428b      	cmp	r3, r1
 8008598:	d012      	beq.n	80085c0 <HAL_DMA_IRQHandler+0x25f8>
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	4920      	ldr	r1, [pc, #128]	; (8008620 <HAL_DMA_IRQHandler+0x2658>)
 80085a0:	428b      	cmp	r3, r1
 80085a2:	d00a      	beq.n	80085ba <HAL_DMA_IRQHandler+0x25f2>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	491e      	ldr	r1, [pc, #120]	; (8008624 <HAL_DMA_IRQHandler+0x265c>)
 80085aa:	428b      	cmp	r3, r1
 80085ac:	d102      	bne.n	80085b4 <HAL_DMA_IRQHandler+0x25ec>
 80085ae:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80085b2:	e03a      	b.n	800862a <HAL_DMA_IRQHandler+0x2662>
 80085b4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80085b8:	e037      	b.n	800862a <HAL_DMA_IRQHandler+0x2662>
 80085ba:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80085be:	e034      	b.n	800862a <HAL_DMA_IRQHandler+0x2662>
 80085c0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80085c4:	e031      	b.n	800862a <HAL_DMA_IRQHandler+0x2662>
 80085c6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80085ca:	e02e      	b.n	800862a <HAL_DMA_IRQHandler+0x2662>
 80085cc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80085d0:	e02b      	b.n	800862a <HAL_DMA_IRQHandler+0x2662>
 80085d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80085d6:	e028      	b.n	800862a <HAL_DMA_IRQHandler+0x2662>
 80085d8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80085dc:	e025      	b.n	800862a <HAL_DMA_IRQHandler+0x2662>
 80085de:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80085e2:	e022      	b.n	800862a <HAL_DMA_IRQHandler+0x2662>
 80085e4:	2320      	movs	r3, #32
 80085e6:	e020      	b.n	800862a <HAL_DMA_IRQHandler+0x2662>
 80085e8:	2320      	movs	r3, #32
 80085ea:	e01e      	b.n	800862a <HAL_DMA_IRQHandler+0x2662>
 80085ec:	2320      	movs	r3, #32
 80085ee:	e01c      	b.n	800862a <HAL_DMA_IRQHandler+0x2662>
 80085f0:	40026058 	.word	0x40026058
 80085f4:	40026000 	.word	0x40026000
 80085f8:	40026010 	.word	0x40026010
 80085fc:	40026410 	.word	0x40026410
 8008600:	40026070 	.word	0x40026070
 8008604:	40026470 	.word	0x40026470
 8008608:	40026028 	.word	0x40026028
 800860c:	40026428 	.word	0x40026428
 8008610:	40026088 	.word	0x40026088
 8008614:	40026488 	.word	0x40026488
 8008618:	40026040 	.word	0x40026040
 800861c:	40026440 	.word	0x40026440
 8008620:	400260a0 	.word	0x400260a0
 8008624:	400264a0 	.word	0x400264a0
 8008628:	2320      	movs	r3, #32
 800862a:	4013      	ands	r3, r2
 800862c:	2b00      	cmp	r3, #0
 800862e:	bf14      	ite	ne
 8008630:	2301      	movne	r3, #1
 8008632:	2300      	moveq	r3, #0
 8008634:	b2db      	uxtb	r3, r3
 8008636:	2b00      	cmp	r3, #0
 8008638:	f000 83e0 	beq.w	8008dfc <HAL_DMA_IRQHandler+0x2e34>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET) {
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f003 0310 	and.w	r3, r3, #16
 8008646:	2b00      	cmp	r3, #0
 8008648:	f000 83d8 	beq.w	8008dfc <HAL_DMA_IRQHandler+0x2e34>
			if (((hdma->Instance->CR) & (uint32_t) (DMA_SxCR_DBM)) != 0) {
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008656:	2b00      	cmp	r3, #0
 8008658:	f000 81da 	beq.w	8008a10 <HAL_DMA_IRQHandler+0x2a48>
				/* Clear the transfer complete flag */
				__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	461a      	mov	r2, r3
 8008662:	4b8d      	ldr	r3, [pc, #564]	; (8008898 <HAL_DMA_IRQHandler+0x28d0>)
 8008664:	429a      	cmp	r2, r3
 8008666:	d960      	bls.n	800872a <HAL_DMA_IRQHandler+0x2762>
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	4a8b      	ldr	r2, [pc, #556]	; (800889c <HAL_DMA_IRQHandler+0x28d4>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d057      	beq.n	8008722 <HAL_DMA_IRQHandler+0x275a>
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	4a8a      	ldr	r2, [pc, #552]	; (80088a0 <HAL_DMA_IRQHandler+0x28d8>)
 8008678:	4293      	cmp	r3, r2
 800867a:	d050      	beq.n	800871e <HAL_DMA_IRQHandler+0x2756>
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	4a88      	ldr	r2, [pc, #544]	; (80088a4 <HAL_DMA_IRQHandler+0x28dc>)
 8008682:	4293      	cmp	r3, r2
 8008684:	d049      	beq.n	800871a <HAL_DMA_IRQHandler+0x2752>
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	4a87      	ldr	r2, [pc, #540]	; (80088a8 <HAL_DMA_IRQHandler+0x28e0>)
 800868c:	4293      	cmp	r3, r2
 800868e:	d042      	beq.n	8008716 <HAL_DMA_IRQHandler+0x274e>
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	4a85      	ldr	r2, [pc, #532]	; (80088ac <HAL_DMA_IRQHandler+0x28e4>)
 8008696:	4293      	cmp	r3, r2
 8008698:	d03a      	beq.n	8008710 <HAL_DMA_IRQHandler+0x2748>
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	4a84      	ldr	r2, [pc, #528]	; (80088b0 <HAL_DMA_IRQHandler+0x28e8>)
 80086a0:	4293      	cmp	r3, r2
 80086a2:	d032      	beq.n	800870a <HAL_DMA_IRQHandler+0x2742>
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	4a82      	ldr	r2, [pc, #520]	; (80088b4 <HAL_DMA_IRQHandler+0x28ec>)
 80086aa:	4293      	cmp	r3, r2
 80086ac:	d02a      	beq.n	8008704 <HAL_DMA_IRQHandler+0x273c>
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	4a81      	ldr	r2, [pc, #516]	; (80088b8 <HAL_DMA_IRQHandler+0x28f0>)
 80086b4:	4293      	cmp	r3, r2
 80086b6:	d022      	beq.n	80086fe <HAL_DMA_IRQHandler+0x2736>
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	4a7f      	ldr	r2, [pc, #508]	; (80088bc <HAL_DMA_IRQHandler+0x28f4>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d01a      	beq.n	80086f8 <HAL_DMA_IRQHandler+0x2730>
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	4a7e      	ldr	r2, [pc, #504]	; (80088c0 <HAL_DMA_IRQHandler+0x28f8>)
 80086c8:	4293      	cmp	r3, r2
 80086ca:	d012      	beq.n	80086f2 <HAL_DMA_IRQHandler+0x272a>
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	4a7c      	ldr	r2, [pc, #496]	; (80088c4 <HAL_DMA_IRQHandler+0x28fc>)
 80086d2:	4293      	cmp	r3, r2
 80086d4:	d00a      	beq.n	80086ec <HAL_DMA_IRQHandler+0x2724>
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	4a7b      	ldr	r2, [pc, #492]	; (80088c8 <HAL_DMA_IRQHandler+0x2900>)
 80086dc:	4293      	cmp	r3, r2
 80086de:	d102      	bne.n	80086e6 <HAL_DMA_IRQHandler+0x271e>
 80086e0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80086e4:	e01e      	b.n	8008724 <HAL_DMA_IRQHandler+0x275c>
 80086e6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80086ea:	e01b      	b.n	8008724 <HAL_DMA_IRQHandler+0x275c>
 80086ec:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80086f0:	e018      	b.n	8008724 <HAL_DMA_IRQHandler+0x275c>
 80086f2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80086f6:	e015      	b.n	8008724 <HAL_DMA_IRQHandler+0x275c>
 80086f8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80086fc:	e012      	b.n	8008724 <HAL_DMA_IRQHandler+0x275c>
 80086fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008702:	e00f      	b.n	8008724 <HAL_DMA_IRQHandler+0x275c>
 8008704:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008708:	e00c      	b.n	8008724 <HAL_DMA_IRQHandler+0x275c>
 800870a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800870e:	e009      	b.n	8008724 <HAL_DMA_IRQHandler+0x275c>
 8008710:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008714:	e006      	b.n	8008724 <HAL_DMA_IRQHandler+0x275c>
 8008716:	2320      	movs	r3, #32
 8008718:	e004      	b.n	8008724 <HAL_DMA_IRQHandler+0x275c>
 800871a:	2320      	movs	r3, #32
 800871c:	e002      	b.n	8008724 <HAL_DMA_IRQHandler+0x275c>
 800871e:	2320      	movs	r3, #32
 8008720:	e000      	b.n	8008724 <HAL_DMA_IRQHandler+0x275c>
 8008722:	2320      	movs	r3, #32
 8008724:	4a69      	ldr	r2, [pc, #420]	; (80088cc <HAL_DMA_IRQHandler+0x2904>)
 8008726:	60d3      	str	r3, [r2, #12]
 8008728:	e14f      	b.n	80089ca <HAL_DMA_IRQHandler+0x2a02>
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	461a      	mov	r2, r3
 8008730:	4b67      	ldr	r3, [pc, #412]	; (80088d0 <HAL_DMA_IRQHandler+0x2908>)
 8008732:	429a      	cmp	r2, r3
 8008734:	d960      	bls.n	80087f8 <HAL_DMA_IRQHandler+0x2830>
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	4a58      	ldr	r2, [pc, #352]	; (800889c <HAL_DMA_IRQHandler+0x28d4>)
 800873c:	4293      	cmp	r3, r2
 800873e:	d057      	beq.n	80087f0 <HAL_DMA_IRQHandler+0x2828>
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	4a56      	ldr	r2, [pc, #344]	; (80088a0 <HAL_DMA_IRQHandler+0x28d8>)
 8008746:	4293      	cmp	r3, r2
 8008748:	d050      	beq.n	80087ec <HAL_DMA_IRQHandler+0x2824>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	4a55      	ldr	r2, [pc, #340]	; (80088a4 <HAL_DMA_IRQHandler+0x28dc>)
 8008750:	4293      	cmp	r3, r2
 8008752:	d049      	beq.n	80087e8 <HAL_DMA_IRQHandler+0x2820>
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	4a53      	ldr	r2, [pc, #332]	; (80088a8 <HAL_DMA_IRQHandler+0x28e0>)
 800875a:	4293      	cmp	r3, r2
 800875c:	d042      	beq.n	80087e4 <HAL_DMA_IRQHandler+0x281c>
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	4a52      	ldr	r2, [pc, #328]	; (80088ac <HAL_DMA_IRQHandler+0x28e4>)
 8008764:	4293      	cmp	r3, r2
 8008766:	d03a      	beq.n	80087de <HAL_DMA_IRQHandler+0x2816>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4a50      	ldr	r2, [pc, #320]	; (80088b0 <HAL_DMA_IRQHandler+0x28e8>)
 800876e:	4293      	cmp	r3, r2
 8008770:	d032      	beq.n	80087d8 <HAL_DMA_IRQHandler+0x2810>
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	4a4f      	ldr	r2, [pc, #316]	; (80088b4 <HAL_DMA_IRQHandler+0x28ec>)
 8008778:	4293      	cmp	r3, r2
 800877a:	d02a      	beq.n	80087d2 <HAL_DMA_IRQHandler+0x280a>
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	4a4d      	ldr	r2, [pc, #308]	; (80088b8 <HAL_DMA_IRQHandler+0x28f0>)
 8008782:	4293      	cmp	r3, r2
 8008784:	d022      	beq.n	80087cc <HAL_DMA_IRQHandler+0x2804>
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	4a4c      	ldr	r2, [pc, #304]	; (80088bc <HAL_DMA_IRQHandler+0x28f4>)
 800878c:	4293      	cmp	r3, r2
 800878e:	d01a      	beq.n	80087c6 <HAL_DMA_IRQHandler+0x27fe>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	4a4a      	ldr	r2, [pc, #296]	; (80088c0 <HAL_DMA_IRQHandler+0x28f8>)
 8008796:	4293      	cmp	r3, r2
 8008798:	d012      	beq.n	80087c0 <HAL_DMA_IRQHandler+0x27f8>
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	4a49      	ldr	r2, [pc, #292]	; (80088c4 <HAL_DMA_IRQHandler+0x28fc>)
 80087a0:	4293      	cmp	r3, r2
 80087a2:	d00a      	beq.n	80087ba <HAL_DMA_IRQHandler+0x27f2>
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	4a47      	ldr	r2, [pc, #284]	; (80088c8 <HAL_DMA_IRQHandler+0x2900>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d102      	bne.n	80087b4 <HAL_DMA_IRQHandler+0x27ec>
 80087ae:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80087b2:	e01e      	b.n	80087f2 <HAL_DMA_IRQHandler+0x282a>
 80087b4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80087b8:	e01b      	b.n	80087f2 <HAL_DMA_IRQHandler+0x282a>
 80087ba:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80087be:	e018      	b.n	80087f2 <HAL_DMA_IRQHandler+0x282a>
 80087c0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80087c4:	e015      	b.n	80087f2 <HAL_DMA_IRQHandler+0x282a>
 80087c6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80087ca:	e012      	b.n	80087f2 <HAL_DMA_IRQHandler+0x282a>
 80087cc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80087d0:	e00f      	b.n	80087f2 <HAL_DMA_IRQHandler+0x282a>
 80087d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80087d6:	e00c      	b.n	80087f2 <HAL_DMA_IRQHandler+0x282a>
 80087d8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80087dc:	e009      	b.n	80087f2 <HAL_DMA_IRQHandler+0x282a>
 80087de:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80087e2:	e006      	b.n	80087f2 <HAL_DMA_IRQHandler+0x282a>
 80087e4:	2320      	movs	r3, #32
 80087e6:	e004      	b.n	80087f2 <HAL_DMA_IRQHandler+0x282a>
 80087e8:	2320      	movs	r3, #32
 80087ea:	e002      	b.n	80087f2 <HAL_DMA_IRQHandler+0x282a>
 80087ec:	2320      	movs	r3, #32
 80087ee:	e000      	b.n	80087f2 <HAL_DMA_IRQHandler+0x282a>
 80087f0:	2320      	movs	r3, #32
 80087f2:	4a36      	ldr	r2, [pc, #216]	; (80088cc <HAL_DMA_IRQHandler+0x2904>)
 80087f4:	6093      	str	r3, [r2, #8]
 80087f6:	e0e8      	b.n	80089ca <HAL_DMA_IRQHandler+0x2a02>
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	461a      	mov	r2, r3
 80087fe:	4b35      	ldr	r3, [pc, #212]	; (80088d4 <HAL_DMA_IRQHandler+0x290c>)
 8008800:	429a      	cmp	r2, r3
 8008802:	f240 8082 	bls.w	800890a <HAL_DMA_IRQHandler+0x2942>
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	4a24      	ldr	r2, [pc, #144]	; (800889c <HAL_DMA_IRQHandler+0x28d4>)
 800880c:	4293      	cmp	r3, r2
 800880e:	d078      	beq.n	8008902 <HAL_DMA_IRQHandler+0x293a>
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	4a22      	ldr	r2, [pc, #136]	; (80088a0 <HAL_DMA_IRQHandler+0x28d8>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d071      	beq.n	80088fe <HAL_DMA_IRQHandler+0x2936>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	4a21      	ldr	r2, [pc, #132]	; (80088a4 <HAL_DMA_IRQHandler+0x28dc>)
 8008820:	4293      	cmp	r3, r2
 8008822:	d06a      	beq.n	80088fa <HAL_DMA_IRQHandler+0x2932>
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	4a1f      	ldr	r2, [pc, #124]	; (80088a8 <HAL_DMA_IRQHandler+0x28e0>)
 800882a:	4293      	cmp	r3, r2
 800882c:	d063      	beq.n	80088f6 <HAL_DMA_IRQHandler+0x292e>
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	4a1e      	ldr	r2, [pc, #120]	; (80088ac <HAL_DMA_IRQHandler+0x28e4>)
 8008834:	4293      	cmp	r3, r2
 8008836:	d05b      	beq.n	80088f0 <HAL_DMA_IRQHandler+0x2928>
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	4a1c      	ldr	r2, [pc, #112]	; (80088b0 <HAL_DMA_IRQHandler+0x28e8>)
 800883e:	4293      	cmp	r3, r2
 8008840:	d053      	beq.n	80088ea <HAL_DMA_IRQHandler+0x2922>
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	4a1b      	ldr	r2, [pc, #108]	; (80088b4 <HAL_DMA_IRQHandler+0x28ec>)
 8008848:	4293      	cmp	r3, r2
 800884a:	d04b      	beq.n	80088e4 <HAL_DMA_IRQHandler+0x291c>
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4a19      	ldr	r2, [pc, #100]	; (80088b8 <HAL_DMA_IRQHandler+0x28f0>)
 8008852:	4293      	cmp	r3, r2
 8008854:	d043      	beq.n	80088de <HAL_DMA_IRQHandler+0x2916>
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	4a18      	ldr	r2, [pc, #96]	; (80088bc <HAL_DMA_IRQHandler+0x28f4>)
 800885c:	4293      	cmp	r3, r2
 800885e:	d03b      	beq.n	80088d8 <HAL_DMA_IRQHandler+0x2910>
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	4a16      	ldr	r2, [pc, #88]	; (80088c0 <HAL_DMA_IRQHandler+0x28f8>)
 8008866:	4293      	cmp	r3, r2
 8008868:	d012      	beq.n	8008890 <HAL_DMA_IRQHandler+0x28c8>
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	4a15      	ldr	r2, [pc, #84]	; (80088c4 <HAL_DMA_IRQHandler+0x28fc>)
 8008870:	4293      	cmp	r3, r2
 8008872:	d00a      	beq.n	800888a <HAL_DMA_IRQHandler+0x28c2>
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	4a13      	ldr	r2, [pc, #76]	; (80088c8 <HAL_DMA_IRQHandler+0x2900>)
 800887a:	4293      	cmp	r3, r2
 800887c:	d102      	bne.n	8008884 <HAL_DMA_IRQHandler+0x28bc>
 800887e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008882:	e03f      	b.n	8008904 <HAL_DMA_IRQHandler+0x293c>
 8008884:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008888:	e03c      	b.n	8008904 <HAL_DMA_IRQHandler+0x293c>
 800888a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800888e:	e039      	b.n	8008904 <HAL_DMA_IRQHandler+0x293c>
 8008890:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008894:	e036      	b.n	8008904 <HAL_DMA_IRQHandler+0x293c>
 8008896:	bf00      	nop
 8008898:	40026458 	.word	0x40026458
 800889c:	40026010 	.word	0x40026010
 80088a0:	40026410 	.word	0x40026410
 80088a4:	40026070 	.word	0x40026070
 80088a8:	40026470 	.word	0x40026470
 80088ac:	40026028 	.word	0x40026028
 80088b0:	40026428 	.word	0x40026428
 80088b4:	40026088 	.word	0x40026088
 80088b8:	40026488 	.word	0x40026488
 80088bc:	40026040 	.word	0x40026040
 80088c0:	40026440 	.word	0x40026440
 80088c4:	400260a0 	.word	0x400260a0
 80088c8:	400264a0 	.word	0x400264a0
 80088cc:	40026400 	.word	0x40026400
 80088d0:	400260b8 	.word	0x400260b8
 80088d4:	40026058 	.word	0x40026058
 80088d8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80088dc:	e012      	b.n	8008904 <HAL_DMA_IRQHandler+0x293c>
 80088de:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80088e2:	e00f      	b.n	8008904 <HAL_DMA_IRQHandler+0x293c>
 80088e4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80088e8:	e00c      	b.n	8008904 <HAL_DMA_IRQHandler+0x293c>
 80088ea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80088ee:	e009      	b.n	8008904 <HAL_DMA_IRQHandler+0x293c>
 80088f0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80088f4:	e006      	b.n	8008904 <HAL_DMA_IRQHandler+0x293c>
 80088f6:	2320      	movs	r3, #32
 80088f8:	e004      	b.n	8008904 <HAL_DMA_IRQHandler+0x293c>
 80088fa:	2320      	movs	r3, #32
 80088fc:	e002      	b.n	8008904 <HAL_DMA_IRQHandler+0x293c>
 80088fe:	2320      	movs	r3, #32
 8008900:	e000      	b.n	8008904 <HAL_DMA_IRQHandler+0x293c>
 8008902:	2320      	movs	r3, #32
 8008904:	4a7d      	ldr	r2, [pc, #500]	; (8008afc <HAL_DMA_IRQHandler+0x2b34>)
 8008906:	60d3      	str	r3, [r2, #12]
 8008908:	e05f      	b.n	80089ca <HAL_DMA_IRQHandler+0x2a02>
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	4a7c      	ldr	r2, [pc, #496]	; (8008b00 <HAL_DMA_IRQHandler+0x2b38>)
 8008910:	4293      	cmp	r3, r2
 8008912:	d057      	beq.n	80089c4 <HAL_DMA_IRQHandler+0x29fc>
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	4a7a      	ldr	r2, [pc, #488]	; (8008b04 <HAL_DMA_IRQHandler+0x2b3c>)
 800891a:	4293      	cmp	r3, r2
 800891c:	d050      	beq.n	80089c0 <HAL_DMA_IRQHandler+0x29f8>
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	4a79      	ldr	r2, [pc, #484]	; (8008b08 <HAL_DMA_IRQHandler+0x2b40>)
 8008924:	4293      	cmp	r3, r2
 8008926:	d049      	beq.n	80089bc <HAL_DMA_IRQHandler+0x29f4>
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	4a77      	ldr	r2, [pc, #476]	; (8008b0c <HAL_DMA_IRQHandler+0x2b44>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d042      	beq.n	80089b8 <HAL_DMA_IRQHandler+0x29f0>
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4a76      	ldr	r2, [pc, #472]	; (8008b10 <HAL_DMA_IRQHandler+0x2b48>)
 8008938:	4293      	cmp	r3, r2
 800893a:	d03a      	beq.n	80089b2 <HAL_DMA_IRQHandler+0x29ea>
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	4a74      	ldr	r2, [pc, #464]	; (8008b14 <HAL_DMA_IRQHandler+0x2b4c>)
 8008942:	4293      	cmp	r3, r2
 8008944:	d032      	beq.n	80089ac <HAL_DMA_IRQHandler+0x29e4>
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	4a73      	ldr	r2, [pc, #460]	; (8008b18 <HAL_DMA_IRQHandler+0x2b50>)
 800894c:	4293      	cmp	r3, r2
 800894e:	d02a      	beq.n	80089a6 <HAL_DMA_IRQHandler+0x29de>
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	4a71      	ldr	r2, [pc, #452]	; (8008b1c <HAL_DMA_IRQHandler+0x2b54>)
 8008956:	4293      	cmp	r3, r2
 8008958:	d022      	beq.n	80089a0 <HAL_DMA_IRQHandler+0x29d8>
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	4a70      	ldr	r2, [pc, #448]	; (8008b20 <HAL_DMA_IRQHandler+0x2b58>)
 8008960:	4293      	cmp	r3, r2
 8008962:	d01a      	beq.n	800899a <HAL_DMA_IRQHandler+0x29d2>
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	4a6e      	ldr	r2, [pc, #440]	; (8008b24 <HAL_DMA_IRQHandler+0x2b5c>)
 800896a:	4293      	cmp	r3, r2
 800896c:	d012      	beq.n	8008994 <HAL_DMA_IRQHandler+0x29cc>
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	4a6d      	ldr	r2, [pc, #436]	; (8008b28 <HAL_DMA_IRQHandler+0x2b60>)
 8008974:	4293      	cmp	r3, r2
 8008976:	d00a      	beq.n	800898e <HAL_DMA_IRQHandler+0x29c6>
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	4a6b      	ldr	r2, [pc, #428]	; (8008b2c <HAL_DMA_IRQHandler+0x2b64>)
 800897e:	4293      	cmp	r3, r2
 8008980:	d102      	bne.n	8008988 <HAL_DMA_IRQHandler+0x29c0>
 8008982:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008986:	e01e      	b.n	80089c6 <HAL_DMA_IRQHandler+0x29fe>
 8008988:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800898c:	e01b      	b.n	80089c6 <HAL_DMA_IRQHandler+0x29fe>
 800898e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008992:	e018      	b.n	80089c6 <HAL_DMA_IRQHandler+0x29fe>
 8008994:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008998:	e015      	b.n	80089c6 <HAL_DMA_IRQHandler+0x29fe>
 800899a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800899e:	e012      	b.n	80089c6 <HAL_DMA_IRQHandler+0x29fe>
 80089a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80089a4:	e00f      	b.n	80089c6 <HAL_DMA_IRQHandler+0x29fe>
 80089a6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80089aa:	e00c      	b.n	80089c6 <HAL_DMA_IRQHandler+0x29fe>
 80089ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80089b0:	e009      	b.n	80089c6 <HAL_DMA_IRQHandler+0x29fe>
 80089b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80089b6:	e006      	b.n	80089c6 <HAL_DMA_IRQHandler+0x29fe>
 80089b8:	2320      	movs	r3, #32
 80089ba:	e004      	b.n	80089c6 <HAL_DMA_IRQHandler+0x29fe>
 80089bc:	2320      	movs	r3, #32
 80089be:	e002      	b.n	80089c6 <HAL_DMA_IRQHandler+0x29fe>
 80089c0:	2320      	movs	r3, #32
 80089c2:	e000      	b.n	80089c6 <HAL_DMA_IRQHandler+0x29fe>
 80089c4:	2320      	movs	r3, #32
 80089c6:	4a4d      	ldr	r2, [pc, #308]	; (8008afc <HAL_DMA_IRQHandler+0x2b34>)
 80089c8:	6093      	str	r3, [r2, #8]

				/* Current memory buffer used is Memory 1 */
				if ((hdma->Instance->CR & DMA_SxCR_CT) == 0) {
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d109      	bne.n	80089ec <HAL_DMA_IRQHandler+0x2a24>
					if (hdma->XferM1CpltCallback != NULL) {
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089dc:	2b00      	cmp	r3, #0
 80089de:	f000 820d 	beq.w	8008dfc <HAL_DMA_IRQHandler+0x2e34>
						/* Transfer complete Callback for memory1 */
						hdma->XferM1CpltCallback(hdma);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	4798      	blx	r3
					hdma->XferCpltCallback(hdma);
				}
			}
		}
	}
}
 80089ea:	e207      	b.n	8008dfc <HAL_DMA_IRQHandler+0x2e34>
				else if ((hdma->Instance->CR & DMA_SxCR_CT) != 0) {
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	f000 8200 	beq.w	8008dfc <HAL_DMA_IRQHandler+0x2e34>
					if (hdma->XferCpltCallback != NULL) {
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	f000 81fb 	beq.w	8008dfc <HAL_DMA_IRQHandler+0x2e34>
						hdma->XferCpltCallback(hdma);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a0a:	6878      	ldr	r0, [r7, #4]
 8008a0c:	4798      	blx	r3
}
 8008a0e:	e1f5      	b.n	8008dfc <HAL_DMA_IRQHandler+0x2e34>
				if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0) {
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d107      	bne.n	8008a2e <HAL_DMA_IRQHandler+0x2a66>
					__HAL_DMA_DISABLE_IT(hdma, DMA_IT_TC);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	681a      	ldr	r2, [r3, #0]
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f022 0210 	bic.w	r2, r2, #16
 8008a2c:	601a      	str	r2, [r3, #0]
				__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	461a      	mov	r2, r3
 8008a34:	4b3e      	ldr	r3, [pc, #248]	; (8008b30 <HAL_DMA_IRQHandler+0x2b68>)
 8008a36:	429a      	cmp	r2, r3
 8008a38:	d97e      	bls.n	8008b38 <HAL_DMA_IRQHandler+0x2b70>
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	4a30      	ldr	r2, [pc, #192]	; (8008b00 <HAL_DMA_IRQHandler+0x2b38>)
 8008a40:	4293      	cmp	r3, r2
 8008a42:	d057      	beq.n	8008af4 <HAL_DMA_IRQHandler+0x2b2c>
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	4a2e      	ldr	r2, [pc, #184]	; (8008b04 <HAL_DMA_IRQHandler+0x2b3c>)
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	d050      	beq.n	8008af0 <HAL_DMA_IRQHandler+0x2b28>
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	4a2d      	ldr	r2, [pc, #180]	; (8008b08 <HAL_DMA_IRQHandler+0x2b40>)
 8008a54:	4293      	cmp	r3, r2
 8008a56:	d049      	beq.n	8008aec <HAL_DMA_IRQHandler+0x2b24>
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	4a2b      	ldr	r2, [pc, #172]	; (8008b0c <HAL_DMA_IRQHandler+0x2b44>)
 8008a5e:	4293      	cmp	r3, r2
 8008a60:	d042      	beq.n	8008ae8 <HAL_DMA_IRQHandler+0x2b20>
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	4a2a      	ldr	r2, [pc, #168]	; (8008b10 <HAL_DMA_IRQHandler+0x2b48>)
 8008a68:	4293      	cmp	r3, r2
 8008a6a:	d03a      	beq.n	8008ae2 <HAL_DMA_IRQHandler+0x2b1a>
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	4a28      	ldr	r2, [pc, #160]	; (8008b14 <HAL_DMA_IRQHandler+0x2b4c>)
 8008a72:	4293      	cmp	r3, r2
 8008a74:	d032      	beq.n	8008adc <HAL_DMA_IRQHandler+0x2b14>
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	4a27      	ldr	r2, [pc, #156]	; (8008b18 <HAL_DMA_IRQHandler+0x2b50>)
 8008a7c:	4293      	cmp	r3, r2
 8008a7e:	d02a      	beq.n	8008ad6 <HAL_DMA_IRQHandler+0x2b0e>
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	4a25      	ldr	r2, [pc, #148]	; (8008b1c <HAL_DMA_IRQHandler+0x2b54>)
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d022      	beq.n	8008ad0 <HAL_DMA_IRQHandler+0x2b08>
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	4a24      	ldr	r2, [pc, #144]	; (8008b20 <HAL_DMA_IRQHandler+0x2b58>)
 8008a90:	4293      	cmp	r3, r2
 8008a92:	d01a      	beq.n	8008aca <HAL_DMA_IRQHandler+0x2b02>
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	4a22      	ldr	r2, [pc, #136]	; (8008b24 <HAL_DMA_IRQHandler+0x2b5c>)
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	d012      	beq.n	8008ac4 <HAL_DMA_IRQHandler+0x2afc>
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	4a21      	ldr	r2, [pc, #132]	; (8008b28 <HAL_DMA_IRQHandler+0x2b60>)
 8008aa4:	4293      	cmp	r3, r2
 8008aa6:	d00a      	beq.n	8008abe <HAL_DMA_IRQHandler+0x2af6>
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	4a1f      	ldr	r2, [pc, #124]	; (8008b2c <HAL_DMA_IRQHandler+0x2b64>)
 8008aae:	4293      	cmp	r3, r2
 8008ab0:	d102      	bne.n	8008ab8 <HAL_DMA_IRQHandler+0x2af0>
 8008ab2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008ab6:	e01e      	b.n	8008af6 <HAL_DMA_IRQHandler+0x2b2e>
 8008ab8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008abc:	e01b      	b.n	8008af6 <HAL_DMA_IRQHandler+0x2b2e>
 8008abe:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008ac2:	e018      	b.n	8008af6 <HAL_DMA_IRQHandler+0x2b2e>
 8008ac4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008ac8:	e015      	b.n	8008af6 <HAL_DMA_IRQHandler+0x2b2e>
 8008aca:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008ace:	e012      	b.n	8008af6 <HAL_DMA_IRQHandler+0x2b2e>
 8008ad0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008ad4:	e00f      	b.n	8008af6 <HAL_DMA_IRQHandler+0x2b2e>
 8008ad6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008ada:	e00c      	b.n	8008af6 <HAL_DMA_IRQHandler+0x2b2e>
 8008adc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008ae0:	e009      	b.n	8008af6 <HAL_DMA_IRQHandler+0x2b2e>
 8008ae2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008ae6:	e006      	b.n	8008af6 <HAL_DMA_IRQHandler+0x2b2e>
 8008ae8:	2320      	movs	r3, #32
 8008aea:	e004      	b.n	8008af6 <HAL_DMA_IRQHandler+0x2b2e>
 8008aec:	2320      	movs	r3, #32
 8008aee:	e002      	b.n	8008af6 <HAL_DMA_IRQHandler+0x2b2e>
 8008af0:	2320      	movs	r3, #32
 8008af2:	e000      	b.n	8008af6 <HAL_DMA_IRQHandler+0x2b2e>
 8008af4:	2320      	movs	r3, #32
 8008af6:	4a0f      	ldr	r2, [pc, #60]	; (8008b34 <HAL_DMA_IRQHandler+0x2b6c>)
 8008af8:	60d3      	str	r3, [r2, #12]
 8008afa:	e16b      	b.n	8008dd4 <HAL_DMA_IRQHandler+0x2e0c>
 8008afc:	40026000 	.word	0x40026000
 8008b00:	40026010 	.word	0x40026010
 8008b04:	40026410 	.word	0x40026410
 8008b08:	40026070 	.word	0x40026070
 8008b0c:	40026470 	.word	0x40026470
 8008b10:	40026028 	.word	0x40026028
 8008b14:	40026428 	.word	0x40026428
 8008b18:	40026088 	.word	0x40026088
 8008b1c:	40026488 	.word	0x40026488
 8008b20:	40026040 	.word	0x40026040
 8008b24:	40026440 	.word	0x40026440
 8008b28:	400260a0 	.word	0x400260a0
 8008b2c:	400264a0 	.word	0x400264a0
 8008b30:	40026458 	.word	0x40026458
 8008b34:	40026400 	.word	0x40026400
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	461a      	mov	r2, r3
 8008b3e:	4b8c      	ldr	r3, [pc, #560]	; (8008d70 <HAL_DMA_IRQHandler+0x2da8>)
 8008b40:	429a      	cmp	r2, r3
 8008b42:	d960      	bls.n	8008c06 <HAL_DMA_IRQHandler+0x2c3e>
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	4a8a      	ldr	r2, [pc, #552]	; (8008d74 <HAL_DMA_IRQHandler+0x2dac>)
 8008b4a:	4293      	cmp	r3, r2
 8008b4c:	d057      	beq.n	8008bfe <HAL_DMA_IRQHandler+0x2c36>
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	4a89      	ldr	r2, [pc, #548]	; (8008d78 <HAL_DMA_IRQHandler+0x2db0>)
 8008b54:	4293      	cmp	r3, r2
 8008b56:	d050      	beq.n	8008bfa <HAL_DMA_IRQHandler+0x2c32>
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	4a87      	ldr	r2, [pc, #540]	; (8008d7c <HAL_DMA_IRQHandler+0x2db4>)
 8008b5e:	4293      	cmp	r3, r2
 8008b60:	d049      	beq.n	8008bf6 <HAL_DMA_IRQHandler+0x2c2e>
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	4a86      	ldr	r2, [pc, #536]	; (8008d80 <HAL_DMA_IRQHandler+0x2db8>)
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	d042      	beq.n	8008bf2 <HAL_DMA_IRQHandler+0x2c2a>
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	4a84      	ldr	r2, [pc, #528]	; (8008d84 <HAL_DMA_IRQHandler+0x2dbc>)
 8008b72:	4293      	cmp	r3, r2
 8008b74:	d03a      	beq.n	8008bec <HAL_DMA_IRQHandler+0x2c24>
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	4a83      	ldr	r2, [pc, #524]	; (8008d88 <HAL_DMA_IRQHandler+0x2dc0>)
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	d032      	beq.n	8008be6 <HAL_DMA_IRQHandler+0x2c1e>
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	4a81      	ldr	r2, [pc, #516]	; (8008d8c <HAL_DMA_IRQHandler+0x2dc4>)
 8008b86:	4293      	cmp	r3, r2
 8008b88:	d02a      	beq.n	8008be0 <HAL_DMA_IRQHandler+0x2c18>
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	4a80      	ldr	r2, [pc, #512]	; (8008d90 <HAL_DMA_IRQHandler+0x2dc8>)
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d022      	beq.n	8008bda <HAL_DMA_IRQHandler+0x2c12>
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	4a7e      	ldr	r2, [pc, #504]	; (8008d94 <HAL_DMA_IRQHandler+0x2dcc>)
 8008b9a:	4293      	cmp	r3, r2
 8008b9c:	d01a      	beq.n	8008bd4 <HAL_DMA_IRQHandler+0x2c0c>
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	4a7d      	ldr	r2, [pc, #500]	; (8008d98 <HAL_DMA_IRQHandler+0x2dd0>)
 8008ba4:	4293      	cmp	r3, r2
 8008ba6:	d012      	beq.n	8008bce <HAL_DMA_IRQHandler+0x2c06>
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	4a7b      	ldr	r2, [pc, #492]	; (8008d9c <HAL_DMA_IRQHandler+0x2dd4>)
 8008bae:	4293      	cmp	r3, r2
 8008bb0:	d00a      	beq.n	8008bc8 <HAL_DMA_IRQHandler+0x2c00>
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	4a7a      	ldr	r2, [pc, #488]	; (8008da0 <HAL_DMA_IRQHandler+0x2dd8>)
 8008bb8:	4293      	cmp	r3, r2
 8008bba:	d102      	bne.n	8008bc2 <HAL_DMA_IRQHandler+0x2bfa>
 8008bbc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008bc0:	e01e      	b.n	8008c00 <HAL_DMA_IRQHandler+0x2c38>
 8008bc2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008bc6:	e01b      	b.n	8008c00 <HAL_DMA_IRQHandler+0x2c38>
 8008bc8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008bcc:	e018      	b.n	8008c00 <HAL_DMA_IRQHandler+0x2c38>
 8008bce:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008bd2:	e015      	b.n	8008c00 <HAL_DMA_IRQHandler+0x2c38>
 8008bd4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008bd8:	e012      	b.n	8008c00 <HAL_DMA_IRQHandler+0x2c38>
 8008bda:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008bde:	e00f      	b.n	8008c00 <HAL_DMA_IRQHandler+0x2c38>
 8008be0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008be4:	e00c      	b.n	8008c00 <HAL_DMA_IRQHandler+0x2c38>
 8008be6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008bea:	e009      	b.n	8008c00 <HAL_DMA_IRQHandler+0x2c38>
 8008bec:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008bf0:	e006      	b.n	8008c00 <HAL_DMA_IRQHandler+0x2c38>
 8008bf2:	2320      	movs	r3, #32
 8008bf4:	e004      	b.n	8008c00 <HAL_DMA_IRQHandler+0x2c38>
 8008bf6:	2320      	movs	r3, #32
 8008bf8:	e002      	b.n	8008c00 <HAL_DMA_IRQHandler+0x2c38>
 8008bfa:	2320      	movs	r3, #32
 8008bfc:	e000      	b.n	8008c00 <HAL_DMA_IRQHandler+0x2c38>
 8008bfe:	2320      	movs	r3, #32
 8008c00:	4a68      	ldr	r2, [pc, #416]	; (8008da4 <HAL_DMA_IRQHandler+0x2ddc>)
 8008c02:	6093      	str	r3, [r2, #8]
 8008c04:	e0e6      	b.n	8008dd4 <HAL_DMA_IRQHandler+0x2e0c>
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	461a      	mov	r2, r3
 8008c0c:	4b66      	ldr	r3, [pc, #408]	; (8008da8 <HAL_DMA_IRQHandler+0x2de0>)
 8008c0e:	429a      	cmp	r2, r3
 8008c10:	d960      	bls.n	8008cd4 <HAL_DMA_IRQHandler+0x2d0c>
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	4a57      	ldr	r2, [pc, #348]	; (8008d74 <HAL_DMA_IRQHandler+0x2dac>)
 8008c18:	4293      	cmp	r3, r2
 8008c1a:	d057      	beq.n	8008ccc <HAL_DMA_IRQHandler+0x2d04>
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	4a55      	ldr	r2, [pc, #340]	; (8008d78 <HAL_DMA_IRQHandler+0x2db0>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d050      	beq.n	8008cc8 <HAL_DMA_IRQHandler+0x2d00>
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	4a54      	ldr	r2, [pc, #336]	; (8008d7c <HAL_DMA_IRQHandler+0x2db4>)
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	d049      	beq.n	8008cc4 <HAL_DMA_IRQHandler+0x2cfc>
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	4a52      	ldr	r2, [pc, #328]	; (8008d80 <HAL_DMA_IRQHandler+0x2db8>)
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d042      	beq.n	8008cc0 <HAL_DMA_IRQHandler+0x2cf8>
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	4a51      	ldr	r2, [pc, #324]	; (8008d84 <HAL_DMA_IRQHandler+0x2dbc>)
 8008c40:	4293      	cmp	r3, r2
 8008c42:	d03a      	beq.n	8008cba <HAL_DMA_IRQHandler+0x2cf2>
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	4a4f      	ldr	r2, [pc, #316]	; (8008d88 <HAL_DMA_IRQHandler+0x2dc0>)
 8008c4a:	4293      	cmp	r3, r2
 8008c4c:	d032      	beq.n	8008cb4 <HAL_DMA_IRQHandler+0x2cec>
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	4a4e      	ldr	r2, [pc, #312]	; (8008d8c <HAL_DMA_IRQHandler+0x2dc4>)
 8008c54:	4293      	cmp	r3, r2
 8008c56:	d02a      	beq.n	8008cae <HAL_DMA_IRQHandler+0x2ce6>
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	4a4c      	ldr	r2, [pc, #304]	; (8008d90 <HAL_DMA_IRQHandler+0x2dc8>)
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d022      	beq.n	8008ca8 <HAL_DMA_IRQHandler+0x2ce0>
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	4a4b      	ldr	r2, [pc, #300]	; (8008d94 <HAL_DMA_IRQHandler+0x2dcc>)
 8008c68:	4293      	cmp	r3, r2
 8008c6a:	d01a      	beq.n	8008ca2 <HAL_DMA_IRQHandler+0x2cda>
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	4a49      	ldr	r2, [pc, #292]	; (8008d98 <HAL_DMA_IRQHandler+0x2dd0>)
 8008c72:	4293      	cmp	r3, r2
 8008c74:	d012      	beq.n	8008c9c <HAL_DMA_IRQHandler+0x2cd4>
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	4a48      	ldr	r2, [pc, #288]	; (8008d9c <HAL_DMA_IRQHandler+0x2dd4>)
 8008c7c:	4293      	cmp	r3, r2
 8008c7e:	d00a      	beq.n	8008c96 <HAL_DMA_IRQHandler+0x2cce>
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	4a46      	ldr	r2, [pc, #280]	; (8008da0 <HAL_DMA_IRQHandler+0x2dd8>)
 8008c86:	4293      	cmp	r3, r2
 8008c88:	d102      	bne.n	8008c90 <HAL_DMA_IRQHandler+0x2cc8>
 8008c8a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008c8e:	e01e      	b.n	8008cce <HAL_DMA_IRQHandler+0x2d06>
 8008c90:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008c94:	e01b      	b.n	8008cce <HAL_DMA_IRQHandler+0x2d06>
 8008c96:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008c9a:	e018      	b.n	8008cce <HAL_DMA_IRQHandler+0x2d06>
 8008c9c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008ca0:	e015      	b.n	8008cce <HAL_DMA_IRQHandler+0x2d06>
 8008ca2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008ca6:	e012      	b.n	8008cce <HAL_DMA_IRQHandler+0x2d06>
 8008ca8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008cac:	e00f      	b.n	8008cce <HAL_DMA_IRQHandler+0x2d06>
 8008cae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008cb2:	e00c      	b.n	8008cce <HAL_DMA_IRQHandler+0x2d06>
 8008cb4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008cb8:	e009      	b.n	8008cce <HAL_DMA_IRQHandler+0x2d06>
 8008cba:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008cbe:	e006      	b.n	8008cce <HAL_DMA_IRQHandler+0x2d06>
 8008cc0:	2320      	movs	r3, #32
 8008cc2:	e004      	b.n	8008cce <HAL_DMA_IRQHandler+0x2d06>
 8008cc4:	2320      	movs	r3, #32
 8008cc6:	e002      	b.n	8008cce <HAL_DMA_IRQHandler+0x2d06>
 8008cc8:	2320      	movs	r3, #32
 8008cca:	e000      	b.n	8008cce <HAL_DMA_IRQHandler+0x2d06>
 8008ccc:	2320      	movs	r3, #32
 8008cce:	4a37      	ldr	r2, [pc, #220]	; (8008dac <HAL_DMA_IRQHandler+0x2de4>)
 8008cd0:	60d3      	str	r3, [r2, #12]
 8008cd2:	e07f      	b.n	8008dd4 <HAL_DMA_IRQHandler+0x2e0c>
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	4a26      	ldr	r2, [pc, #152]	; (8008d74 <HAL_DMA_IRQHandler+0x2dac>)
 8008cda:	4293      	cmp	r3, r2
 8008cdc:	d077      	beq.n	8008dce <HAL_DMA_IRQHandler+0x2e06>
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	4a25      	ldr	r2, [pc, #148]	; (8008d78 <HAL_DMA_IRQHandler+0x2db0>)
 8008ce4:	4293      	cmp	r3, r2
 8008ce6:	d070      	beq.n	8008dca <HAL_DMA_IRQHandler+0x2e02>
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	4a23      	ldr	r2, [pc, #140]	; (8008d7c <HAL_DMA_IRQHandler+0x2db4>)
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	d069      	beq.n	8008dc6 <HAL_DMA_IRQHandler+0x2dfe>
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	4a22      	ldr	r2, [pc, #136]	; (8008d80 <HAL_DMA_IRQHandler+0x2db8>)
 8008cf8:	4293      	cmp	r3, r2
 8008cfa:	d062      	beq.n	8008dc2 <HAL_DMA_IRQHandler+0x2dfa>
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	4a20      	ldr	r2, [pc, #128]	; (8008d84 <HAL_DMA_IRQHandler+0x2dbc>)
 8008d02:	4293      	cmp	r3, r2
 8008d04:	d05a      	beq.n	8008dbc <HAL_DMA_IRQHandler+0x2df4>
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	4a1f      	ldr	r2, [pc, #124]	; (8008d88 <HAL_DMA_IRQHandler+0x2dc0>)
 8008d0c:	4293      	cmp	r3, r2
 8008d0e:	d052      	beq.n	8008db6 <HAL_DMA_IRQHandler+0x2dee>
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	4a1d      	ldr	r2, [pc, #116]	; (8008d8c <HAL_DMA_IRQHandler+0x2dc4>)
 8008d16:	4293      	cmp	r3, r2
 8008d18:	d04a      	beq.n	8008db0 <HAL_DMA_IRQHandler+0x2de8>
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	4a1c      	ldr	r2, [pc, #112]	; (8008d90 <HAL_DMA_IRQHandler+0x2dc8>)
 8008d20:	4293      	cmp	r3, r2
 8008d22:	d022      	beq.n	8008d6a <HAL_DMA_IRQHandler+0x2da2>
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	4a1a      	ldr	r2, [pc, #104]	; (8008d94 <HAL_DMA_IRQHandler+0x2dcc>)
 8008d2a:	4293      	cmp	r3, r2
 8008d2c:	d01a      	beq.n	8008d64 <HAL_DMA_IRQHandler+0x2d9c>
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	4a19      	ldr	r2, [pc, #100]	; (8008d98 <HAL_DMA_IRQHandler+0x2dd0>)
 8008d34:	4293      	cmp	r3, r2
 8008d36:	d012      	beq.n	8008d5e <HAL_DMA_IRQHandler+0x2d96>
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	4a17      	ldr	r2, [pc, #92]	; (8008d9c <HAL_DMA_IRQHandler+0x2dd4>)
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	d00a      	beq.n	8008d58 <HAL_DMA_IRQHandler+0x2d90>
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	4a16      	ldr	r2, [pc, #88]	; (8008da0 <HAL_DMA_IRQHandler+0x2dd8>)
 8008d48:	4293      	cmp	r3, r2
 8008d4a:	d102      	bne.n	8008d52 <HAL_DMA_IRQHandler+0x2d8a>
 8008d4c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008d50:	e03e      	b.n	8008dd0 <HAL_DMA_IRQHandler+0x2e08>
 8008d52:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008d56:	e03b      	b.n	8008dd0 <HAL_DMA_IRQHandler+0x2e08>
 8008d58:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008d5c:	e038      	b.n	8008dd0 <HAL_DMA_IRQHandler+0x2e08>
 8008d5e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008d62:	e035      	b.n	8008dd0 <HAL_DMA_IRQHandler+0x2e08>
 8008d64:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008d68:	e032      	b.n	8008dd0 <HAL_DMA_IRQHandler+0x2e08>
 8008d6a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008d6e:	e02f      	b.n	8008dd0 <HAL_DMA_IRQHandler+0x2e08>
 8008d70:	400260b8 	.word	0x400260b8
 8008d74:	40026010 	.word	0x40026010
 8008d78:	40026410 	.word	0x40026410
 8008d7c:	40026070 	.word	0x40026070
 8008d80:	40026470 	.word	0x40026470
 8008d84:	40026028 	.word	0x40026028
 8008d88:	40026428 	.word	0x40026428
 8008d8c:	40026088 	.word	0x40026088
 8008d90:	40026488 	.word	0x40026488
 8008d94:	40026040 	.word	0x40026040
 8008d98:	40026440 	.word	0x40026440
 8008d9c:	400260a0 	.word	0x400260a0
 8008da0:	400264a0 	.word	0x400264a0
 8008da4:	40026400 	.word	0x40026400
 8008da8:	40026058 	.word	0x40026058
 8008dac:	40026000 	.word	0x40026000
 8008db0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008db4:	e00c      	b.n	8008dd0 <HAL_DMA_IRQHandler+0x2e08>
 8008db6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008dba:	e009      	b.n	8008dd0 <HAL_DMA_IRQHandler+0x2e08>
 8008dbc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008dc0:	e006      	b.n	8008dd0 <HAL_DMA_IRQHandler+0x2e08>
 8008dc2:	2320      	movs	r3, #32
 8008dc4:	e004      	b.n	8008dd0 <HAL_DMA_IRQHandler+0x2e08>
 8008dc6:	2320      	movs	r3, #32
 8008dc8:	e002      	b.n	8008dd0 <HAL_DMA_IRQHandler+0x2e08>
 8008dca:	2320      	movs	r3, #32
 8008dcc:	e000      	b.n	8008dd0 <HAL_DMA_IRQHandler+0x2e08>
 8008dce:	2320      	movs	r3, #32
 8008dd0:	4a0c      	ldr	r2, [pc, #48]	; (8008e04 <HAL_DMA_IRQHandler+0x2e3c>)
 8008dd2:	6093      	str	r3, [r2, #8]
				hdma->ErrorCode |= HAL_DMA_ERROR_NONE;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	64da      	str	r2, [r3, #76]	; 0x4c
				hdma->State = HAL_DMA_STATE_READY_MEM0;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2211      	movs	r2, #17
 8008de0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
				__HAL_UNLOCK(hdma);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2200      	movs	r2, #0
 8008de8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
				if (hdma->XferCpltCallback != NULL) {
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d003      	beq.n	8008dfc <HAL_DMA_IRQHandler+0x2e34>
					hdma->XferCpltCallback(hdma);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	4798      	blx	r3
}
 8008dfc:	bf00      	nop
 8008dfe:	3708      	adds	r7, #8
 8008e00:	46bd      	mov	sp, r7
 8008e02:	bd80      	pop	{r7, pc}
 8008e04:	40026000 	.word	0x40026000

08008e08 <DMA_SetConfig>:
 * @param  DstAddress: The destination memory Buffer address
 * @param  DataLength: The length of data to be transferred from source to destination
 * @retval HAL status
 */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress,
		uint32_t DstAddress, uint32_t DataLength) {
 8008e08:	b480      	push	{r7}
 8008e0a:	b085      	sub	sp, #20
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	60f8      	str	r0, [r7, #12]
 8008e10:	60b9      	str	r1, [r7, #8]
 8008e12:	607a      	str	r2, [r7, #4]
 8008e14:	603b      	str	r3, [r7, #0]
	/* Clear DBM bit */
	hdma->Instance->CR &= (uint32_t) (~DMA_SxCR_DBM);
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	681a      	ldr	r2, [r3, #0]
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008e24:	601a      	str	r2, [r3, #0]

	/* Configure DMA Stream data length */
	hdma->Instance->NDTR = DataLength;
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	683a      	ldr	r2, [r7, #0]
 8008e2c:	605a      	str	r2, [r3, #4]

	/* Peripheral to Memory */
	if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH) {
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	689b      	ldr	r3, [r3, #8]
 8008e32:	2b40      	cmp	r3, #64	; 0x40
 8008e34:	d108      	bne.n	8008e48 <DMA_SetConfig+0x40>
		/* Configure DMA Stream destination address */
		hdma->Instance->PAR = DstAddress;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	687a      	ldr	r2, [r7, #4]
 8008e3c:	609a      	str	r2, [r3, #8]

		/* Configure DMA Stream source address */
		hdma->Instance->M0AR = SrcAddress;
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	68ba      	ldr	r2, [r7, #8]
 8008e44:	60da      	str	r2, [r3, #12]
		hdma->Instance->PAR = SrcAddress;

		/* Configure DMA Stream destination address */
		hdma->Instance->M0AR = DstAddress;
	}
}
 8008e46:	e007      	b.n	8008e58 <DMA_SetConfig+0x50>
		hdma->Instance->PAR = SrcAddress;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	68ba      	ldr	r2, [r7, #8]
 8008e4e:	609a      	str	r2, [r3, #8]
		hdma->Instance->M0AR = DstAddress;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	687a      	ldr	r2, [r7, #4]
 8008e56:	60da      	str	r2, [r3, #12]
}
 8008e58:	bf00      	nop
 8008e5a:	3714      	adds	r7, #20
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	bc80      	pop	{r7}
 8008e60:	4770      	bx	lr

08008e62 <HAL_DMAEx_MultiBufferStart_IT>:
 * @param  DataLength: The length of data to be transferred from source to destination
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma,
		uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress,
		uint32_t DataLength) {
 8008e62:	b580      	push	{r7, lr}
 8008e64:	b084      	sub	sp, #16
 8008e66:	af00      	add	r7, sp, #0
 8008e68:	60f8      	str	r0, [r7, #12]
 8008e6a:	60b9      	str	r1, [r7, #8]
 8008e6c:	607a      	str	r2, [r7, #4]
 8008e6e:	603b      	str	r3, [r7, #0]
	/* Process Locked */
	__HAL_LOCK(hdma);
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008e76:	2b01      	cmp	r3, #1
 8008e78:	d101      	bne.n	8008e7e <HAL_DMAEx_MultiBufferStart_IT+0x1c>
 8008e7a:	2302      	movs	r3, #2
 8008e7c:	e065      	b.n	8008f4a <HAL_DMAEx_MultiBufferStart_IT+0xe8>
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	2201      	movs	r2, #1
 8008e82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	/* Current memory buffer used is Memory 0 */
	if ((hdma->Instance->CR & DMA_SxCR_CT) == 0) {
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d104      	bne.n	8008e9e <HAL_DMAEx_MultiBufferStart_IT+0x3c>
		hdma->State = HAL_DMA_STATE_BUSY_MEM0;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	2212      	movs	r2, #18
 8008e98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8008e9c:	e00a      	b.n	8008eb4 <HAL_DMAEx_MultiBufferStart_IT+0x52>
	}
	/* Current memory buffer used is Memory 1 */
	else if ((hdma->Instance->CR & DMA_SxCR_CT) != 0) {
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d003      	beq.n	8008eb4 <HAL_DMAEx_MultiBufferStart_IT+0x52>
		hdma->State = HAL_DMA_STATE_BUSY_MEM1;
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	2222      	movs	r2, #34	; 0x22
 8008eb0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Check the parameters */
	assert_param(IS_DMA_BUFFER_SIZE(DataLength));

	/* Disable the peripheral */
	__HAL_DMA_DISABLE(hdma);
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	681a      	ldr	r2, [r3, #0]
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f022 0201 	bic.w	r2, r2, #1
 8008ec2:	601a      	str	r2, [r3, #0]

	/* Enable the Double buffer mode */
	hdma->Instance->CR |= (uint32_t) DMA_SxCR_DBM;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	681a      	ldr	r2, [r3, #0]
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8008ed2:	601a      	str	r2, [r3, #0]

	/* Configure DMA Stream destination address */
	hdma->Instance->M1AR = SecondMemAddress;
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	683a      	ldr	r2, [r7, #0]
 8008eda:	611a      	str	r2, [r3, #16]

	/* Configure the source, destination address and the data length */
	DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008edc:	69bb      	ldr	r3, [r7, #24]
 8008ede:	687a      	ldr	r2, [r7, #4]
 8008ee0:	68b9      	ldr	r1, [r7, #8]
 8008ee2:	68f8      	ldr	r0, [r7, #12]
 8008ee4:	f000 f84e 	bl	8008f84 <DMA_MultiBufferSetConfig>

	/* Enable the transfer complete interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_TC);
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	681a      	ldr	r2, [r3, #0]
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	f042 0210 	orr.w	r2, r2, #16
 8008ef6:	601a      	str	r2, [r3, #0]

	/* Enable the Half transfer interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	681a      	ldr	r2, [r3, #0]
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	f042 0208 	orr.w	r2, r2, #8
 8008f06:	601a      	str	r2, [r3, #0]

	/* Enable the transfer Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_TE);
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	681a      	ldr	r2, [r3, #0]
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f042 0204 	orr.w	r2, r2, #4
 8008f16:	601a      	str	r2, [r3, #0]

	/* Enable the fifo Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_FE);
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	695a      	ldr	r2, [r3, #20]
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008f26:	615a      	str	r2, [r3, #20]

	/* Enable the direct mode Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_DME);
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	681a      	ldr	r2, [r3, #0]
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	f042 0202 	orr.w	r2, r2, #2
 8008f36:	601a      	str	r2, [r3, #0]

	/* Enable the peripheral */
	__HAL_DMA_ENABLE(hdma);
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	681a      	ldr	r2, [r3, #0]
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	f042 0201 	orr.w	r2, r2, #1
 8008f46:	601a      	str	r2, [r3, #0]

	return HAL_OK;
 8008f48:	2300      	movs	r3, #0
}
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	3710      	adds	r7, #16
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	bd80      	pop	{r7, pc}

08008f52 <HAL_DMAEx_ChangeMemory>:
 *         MEMORY1 and the MEMORY1 address can be changed only when the current 
 *         transfer use MEMORY0.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma,
		uint32_t Address, HAL_DMA_MemoryTypeDef memory) {
 8008f52:	b480      	push	{r7}
 8008f54:	b085      	sub	sp, #20
 8008f56:	af00      	add	r7, sp, #0
 8008f58:	60f8      	str	r0, [r7, #12]
 8008f5a:	60b9      	str	r1, [r7, #8]
 8008f5c:	4613      	mov	r3, r2
 8008f5e:	71fb      	strb	r3, [r7, #7]
	if (memory == MEMORY0) {
 8008f60:	79fb      	ldrb	r3, [r7, #7]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d104      	bne.n	8008f70 <HAL_DMAEx_ChangeMemory+0x1e>
		/* change the memory0 address */
		hdma->Instance->M0AR = Address;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	68ba      	ldr	r2, [r7, #8]
 8008f6c:	60da      	str	r2, [r3, #12]
 8008f6e:	e003      	b.n	8008f78 <HAL_DMAEx_ChangeMemory+0x26>
	} else {
		/* change the memory1 address */
		hdma->Instance->M1AR = Address;
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	68ba      	ldr	r2, [r7, #8]
 8008f76:	611a      	str	r2, [r3, #16]
	}

	return HAL_OK;
 8008f78:	2300      	movs	r3, #0
}
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	3714      	adds	r7, #20
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	bc80      	pop	{r7}
 8008f82:	4770      	bx	lr

08008f84 <DMA_MultiBufferSetConfig>:
 * @param  DstAddress: The destination memory Buffer address
 * @param  DataLength: The length of data to be transferred from source to destination
 * @retval HAL status
 */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma,
		uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength) {
 8008f84:	b480      	push	{r7}
 8008f86:	b085      	sub	sp, #20
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	60f8      	str	r0, [r7, #12]
 8008f8c:	60b9      	str	r1, [r7, #8]
 8008f8e:	607a      	str	r2, [r7, #4]
 8008f90:	603b      	str	r3, [r7, #0]
	/* Configure DMA Stream data length */
	hdma->Instance->NDTR = DataLength;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	683a      	ldr	r2, [r7, #0]
 8008f98:	605a      	str	r2, [r3, #4]

	/* Peripheral to Memory */
	if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH) {
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	689b      	ldr	r3, [r3, #8]
 8008f9e:	2b40      	cmp	r3, #64	; 0x40
 8008fa0:	d108      	bne.n	8008fb4 <DMA_MultiBufferSetConfig+0x30>
		/* Configure DMA Stream destination address */
		hdma->Instance->PAR = DstAddress;
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	687a      	ldr	r2, [r7, #4]
 8008fa8:	609a      	str	r2, [r3, #8]

		/* Configure DMA Stream source address */
		hdma->Instance->M0AR = SrcAddress;
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	68ba      	ldr	r2, [r7, #8]
 8008fb0:	60da      	str	r2, [r3, #12]
		hdma->Instance->PAR = SrcAddress;

		/* Configure DMA Stream destination address */
		hdma->Instance->M0AR = DstAddress;
	}
}
 8008fb2:	e007      	b.n	8008fc4 <DMA_MultiBufferSetConfig+0x40>
		hdma->Instance->PAR = SrcAddress;
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	68ba      	ldr	r2, [r7, #8]
 8008fba:	609a      	str	r2, [r3, #8]
		hdma->Instance->M0AR = DstAddress;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	687a      	ldr	r2, [r7, #4]
 8008fc2:	60da      	str	r2, [r3, #12]
}
 8008fc4:	bf00      	nop
 8008fc6:	3714      	adds	r7, #20
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	bc80      	pop	{r7}
 8008fcc:	4770      	bx	lr
	...

08008fd0 <HAL_GPIO_Init>:
 *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
 * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
 *         the configuration information for the specified GPIO peripheral.
 * @retval None
 */
void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init) {
 8008fd0:	b480      	push	{r7}
 8008fd2:	b089      	sub	sp, #36	; 0x24
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
 8008fd8:	6039      	str	r1, [r7, #0]
	uint32_t position;
	uint32_t ioposition = 0x00;
 8008fda:	2300      	movs	r3, #0
 8008fdc:	617b      	str	r3, [r7, #20]
	uint32_t iocurrent = 0x00;
 8008fde:	2300      	movs	r3, #0
 8008fe0:	613b      	str	r3, [r7, #16]
	uint32_t temp = 0x00;
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	61bb      	str	r3, [r7, #24]
	assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
	assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
	assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

	/* Configure the port pins */
	for (position = 0; position < GPIO_NUMBER; position++) {
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	61fb      	str	r3, [r7, #28]
 8008fea:	e16f      	b.n	80092cc <HAL_GPIO_Init+0x2fc>
		/* Get the IO position */
		ioposition = ((uint32_t) 0x01) << position;
 8008fec:	2201      	movs	r2, #1
 8008fee:	69fb      	ldr	r3, [r7, #28]
 8008ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8008ff4:	617b      	str	r3, [r7, #20]
		/* Get the current IO position */
		iocurrent = (uint32_t) (GPIO_Init->Pin) & ioposition;
 8008ff6:	683b      	ldr	r3, [r7, #0]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	697a      	ldr	r2, [r7, #20]
 8008ffc:	4013      	ands	r3, r2
 8008ffe:	613b      	str	r3, [r7, #16]

		if (iocurrent == ioposition) {
 8009000:	693a      	ldr	r2, [r7, #16]
 8009002:	697b      	ldr	r3, [r7, #20]
 8009004:	429a      	cmp	r2, r3
 8009006:	f040 815e 	bne.w	80092c6 <HAL_GPIO_Init+0x2f6>
			/*--------------------- GPIO Mode Configuration ------------------------*/
			/* In case of Alternate function mode selection */
			if ((GPIO_Init->Mode == GPIO_MODE_AF_PP)
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	685b      	ldr	r3, [r3, #4]
 800900e:	2b02      	cmp	r3, #2
 8009010:	d003      	beq.n	800901a <HAL_GPIO_Init+0x4a>
					|| (GPIO_Init->Mode == GPIO_MODE_AF_OD)) {
 8009012:	683b      	ldr	r3, [r7, #0]
 8009014:	685b      	ldr	r3, [r3, #4]
 8009016:	2b12      	cmp	r3, #18
 8009018:	d123      	bne.n	8009062 <HAL_GPIO_Init+0x92>
				/* Check the Alternate function parameter */
				assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
				/* Configure Alternate function mapped with the current IO */
				temp = GPIOx->AFR[position >> 3];
 800901a:	69fb      	ldr	r3, [r7, #28]
 800901c:	08da      	lsrs	r2, r3, #3
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	3208      	adds	r2, #8
 8009022:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009026:	61bb      	str	r3, [r7, #24]
				temp &= ~((uint32_t) 0xF
						<< ((uint32_t) (position & (uint32_t) 0x07) * 4));
 8009028:	69fb      	ldr	r3, [r7, #28]
 800902a:	f003 0307 	and.w	r3, r3, #7
 800902e:	009b      	lsls	r3, r3, #2
 8009030:	220f      	movs	r2, #15
 8009032:	fa02 f303 	lsl.w	r3, r2, r3
				temp &= ~((uint32_t) 0xF
 8009036:	43db      	mvns	r3, r3
 8009038:	69ba      	ldr	r2, [r7, #24]
 800903a:	4013      	ands	r3, r2
 800903c:	61bb      	str	r3, [r7, #24]
				temp |= ((uint32_t) (GPIO_Init->Alternate)
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	691a      	ldr	r2, [r3, #16]
						<< (((uint32_t) position & (uint32_t) 0x07) * 4));
 8009042:	69fb      	ldr	r3, [r7, #28]
 8009044:	f003 0307 	and.w	r3, r3, #7
 8009048:	009b      	lsls	r3, r3, #2
 800904a:	fa02 f303 	lsl.w	r3, r2, r3
				temp |= ((uint32_t) (GPIO_Init->Alternate)
 800904e:	69ba      	ldr	r2, [r7, #24]
 8009050:	4313      	orrs	r3, r2
 8009052:	61bb      	str	r3, [r7, #24]
				GPIOx->AFR[position >> 3] = temp;
 8009054:	69fb      	ldr	r3, [r7, #28]
 8009056:	08da      	lsrs	r2, r3, #3
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	3208      	adds	r2, #8
 800905c:	69b9      	ldr	r1, [r7, #24]
 800905e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			}

			/* Configure IO Direction mode (Input, Output, Alternate or Analog) */
			temp = GPIOx->MODER;
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	61bb      	str	r3, [r7, #24]
			temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8009068:	69fb      	ldr	r3, [r7, #28]
 800906a:	005b      	lsls	r3, r3, #1
 800906c:	2203      	movs	r2, #3
 800906e:	fa02 f303 	lsl.w	r3, r2, r3
 8009072:	43db      	mvns	r3, r3
 8009074:	69ba      	ldr	r2, [r7, #24]
 8009076:	4013      	ands	r3, r2
 8009078:	61bb      	str	r3, [r7, #24]
			temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800907a:	683b      	ldr	r3, [r7, #0]
 800907c:	685b      	ldr	r3, [r3, #4]
 800907e:	f003 0203 	and.w	r2, r3, #3
 8009082:	69fb      	ldr	r3, [r7, #28]
 8009084:	005b      	lsls	r3, r3, #1
 8009086:	fa02 f303 	lsl.w	r3, r2, r3
 800908a:	69ba      	ldr	r2, [r7, #24]
 800908c:	4313      	orrs	r3, r2
 800908e:	61bb      	str	r3, [r7, #24]
			GPIOx->MODER = temp;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	69ba      	ldr	r2, [r7, #24]
 8009094:	601a      	str	r2, [r3, #0]

			/* In case of Output or Alternate function mode selection */
			if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP)
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	685b      	ldr	r3, [r3, #4]
 800909a:	2b01      	cmp	r3, #1
 800909c:	d00b      	beq.n	80090b6 <HAL_GPIO_Init+0xe6>
					|| (GPIO_Init->Mode == GPIO_MODE_AF_PP)
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	685b      	ldr	r3, [r3, #4]
 80090a2:	2b02      	cmp	r3, #2
 80090a4:	d007      	beq.n	80090b6 <HAL_GPIO_Init+0xe6>
					|| (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD)
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	685b      	ldr	r3, [r3, #4]
 80090aa:	2b11      	cmp	r3, #17
 80090ac:	d003      	beq.n	80090b6 <HAL_GPIO_Init+0xe6>
					|| (GPIO_Init->Mode == GPIO_MODE_AF_OD)) {
 80090ae:	683b      	ldr	r3, [r7, #0]
 80090b0:	685b      	ldr	r3, [r3, #4]
 80090b2:	2b12      	cmp	r3, #18
 80090b4:	d130      	bne.n	8009118 <HAL_GPIO_Init+0x148>
				/* Check the Speed parameter */
				assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
				/* Configure the IO Speed */
				temp = GPIOx->OSPEEDR;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	689b      	ldr	r3, [r3, #8]
 80090ba:	61bb      	str	r3, [r7, #24]
				temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80090bc:	69fb      	ldr	r3, [r7, #28]
 80090be:	005b      	lsls	r3, r3, #1
 80090c0:	2203      	movs	r2, #3
 80090c2:	fa02 f303 	lsl.w	r3, r2, r3
 80090c6:	43db      	mvns	r3, r3
 80090c8:	69ba      	ldr	r2, [r7, #24]
 80090ca:	4013      	ands	r3, r2
 80090cc:	61bb      	str	r3, [r7, #24]
				temp |= (GPIO_Init->Speed << (position * 2));
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	68da      	ldr	r2, [r3, #12]
 80090d2:	69fb      	ldr	r3, [r7, #28]
 80090d4:	005b      	lsls	r3, r3, #1
 80090d6:	fa02 f303 	lsl.w	r3, r2, r3
 80090da:	69ba      	ldr	r2, [r7, #24]
 80090dc:	4313      	orrs	r3, r2
 80090de:	61bb      	str	r3, [r7, #24]
				GPIOx->OSPEEDR = temp;
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	69ba      	ldr	r2, [r7, #24]
 80090e4:	609a      	str	r2, [r3, #8]

				/* Configure the IO Output Type */
				temp = GPIOx->OTYPER;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	685b      	ldr	r3, [r3, #4]
 80090ea:	61bb      	str	r3, [r7, #24]
				temp &= ~(GPIO_OTYPER_OT_0 << position);
 80090ec:	2201      	movs	r2, #1
 80090ee:	69fb      	ldr	r3, [r7, #28]
 80090f0:	fa02 f303 	lsl.w	r3, r2, r3
 80090f4:	43db      	mvns	r3, r3
 80090f6:	69ba      	ldr	r2, [r7, #24]
 80090f8:	4013      	ands	r3, r2
 80090fa:	61bb      	str	r3, [r7, #24]
				temp |=
						(((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	685b      	ldr	r3, [r3, #4]
 8009100:	091b      	lsrs	r3, r3, #4
 8009102:	f003 0201 	and.w	r2, r3, #1
 8009106:	69fb      	ldr	r3, [r7, #28]
 8009108:	fa02 f303 	lsl.w	r3, r2, r3
				temp |=
 800910c:	69ba      	ldr	r2, [r7, #24]
 800910e:	4313      	orrs	r3, r2
 8009110:	61bb      	str	r3, [r7, #24]
				GPIOx->OTYPER = temp;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	69ba      	ldr	r2, [r7, #24]
 8009116:	605a      	str	r2, [r3, #4]
			}

			/* Activate the Pull-up or Pull down resistor for the current IO */
			temp = GPIOx->PUPDR;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	68db      	ldr	r3, [r3, #12]
 800911c:	61bb      	str	r3, [r7, #24]
			temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800911e:	69fb      	ldr	r3, [r7, #28]
 8009120:	005b      	lsls	r3, r3, #1
 8009122:	2203      	movs	r2, #3
 8009124:	fa02 f303 	lsl.w	r3, r2, r3
 8009128:	43db      	mvns	r3, r3
 800912a:	69ba      	ldr	r2, [r7, #24]
 800912c:	4013      	ands	r3, r2
 800912e:	61bb      	str	r3, [r7, #24]
			temp |= ((GPIO_Init->Pull) << (position * 2));
 8009130:	683b      	ldr	r3, [r7, #0]
 8009132:	689a      	ldr	r2, [r3, #8]
 8009134:	69fb      	ldr	r3, [r7, #28]
 8009136:	005b      	lsls	r3, r3, #1
 8009138:	fa02 f303 	lsl.w	r3, r2, r3
 800913c:	69ba      	ldr	r2, [r7, #24]
 800913e:	4313      	orrs	r3, r2
 8009140:	61bb      	str	r3, [r7, #24]
			GPIOx->PUPDR = temp;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	69ba      	ldr	r2, [r7, #24]
 8009146:	60da      	str	r2, [r3, #12]

			/*--------------------- EXTI Mode Configuration ------------------------*/
			/* Configure the External Interrupt or event for the current IO */
			if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) {
 8009148:	683b      	ldr	r3, [r7, #0]
 800914a:	685b      	ldr	r3, [r3, #4]
 800914c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009150:	2b00      	cmp	r3, #0
 8009152:	f000 80b8 	beq.w	80092c6 <HAL_GPIO_Init+0x2f6>
				/* Enable SYSCFG Clock */
				__HAL_RCC_SYSCFG_CLK_ENABLE();
 8009156:	4b62      	ldr	r3, [pc, #392]	; (80092e0 <HAL_GPIO_Init+0x310>)
 8009158:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800915a:	4a61      	ldr	r2, [pc, #388]	; (80092e0 <HAL_GPIO_Init+0x310>)
 800915c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009160:	6453      	str	r3, [r2, #68]	; 0x44
 8009162:	4b5f      	ldr	r3, [pc, #380]	; (80092e0 <HAL_GPIO_Init+0x310>)
 8009164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009166:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800916a:	60fb      	str	r3, [r7, #12]
 800916c:	68fb      	ldr	r3, [r7, #12]

				temp = SYSCFG->EXTICR[position >> 2];
 800916e:	4a5d      	ldr	r2, [pc, #372]	; (80092e4 <HAL_GPIO_Init+0x314>)
 8009170:	69fb      	ldr	r3, [r7, #28]
 8009172:	089b      	lsrs	r3, r3, #2
 8009174:	3302      	adds	r3, #2
 8009176:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800917a:	61bb      	str	r3, [r7, #24]
				temp &= ~(((uint32_t) 0x0F) << (4 * (position & 0x03)));
 800917c:	69fb      	ldr	r3, [r7, #28]
 800917e:	f003 0303 	and.w	r3, r3, #3
 8009182:	009b      	lsls	r3, r3, #2
 8009184:	220f      	movs	r2, #15
 8009186:	fa02 f303 	lsl.w	r3, r2, r3
 800918a:	43db      	mvns	r3, r3
 800918c:	69ba      	ldr	r2, [r7, #24]
 800918e:	4013      	ands	r3, r2
 8009190:	61bb      	str	r3, [r7, #24]
				temp |= ((uint32_t) (GPIO_GET_INDEX(GPIOx))
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	4a54      	ldr	r2, [pc, #336]	; (80092e8 <HAL_GPIO_Init+0x318>)
 8009196:	4293      	cmp	r3, r2
 8009198:	d031      	beq.n	80091fe <HAL_GPIO_Init+0x22e>
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	4a53      	ldr	r2, [pc, #332]	; (80092ec <HAL_GPIO_Init+0x31c>)
 800919e:	4293      	cmp	r3, r2
 80091a0:	d02b      	beq.n	80091fa <HAL_GPIO_Init+0x22a>
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	4a52      	ldr	r2, [pc, #328]	; (80092f0 <HAL_GPIO_Init+0x320>)
 80091a6:	4293      	cmp	r3, r2
 80091a8:	d025      	beq.n	80091f6 <HAL_GPIO_Init+0x226>
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	4a51      	ldr	r2, [pc, #324]	; (80092f4 <HAL_GPIO_Init+0x324>)
 80091ae:	4293      	cmp	r3, r2
 80091b0:	d01f      	beq.n	80091f2 <HAL_GPIO_Init+0x222>
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	4a50      	ldr	r2, [pc, #320]	; (80092f8 <HAL_GPIO_Init+0x328>)
 80091b6:	4293      	cmp	r3, r2
 80091b8:	d019      	beq.n	80091ee <HAL_GPIO_Init+0x21e>
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	4a4f      	ldr	r2, [pc, #316]	; (80092fc <HAL_GPIO_Init+0x32c>)
 80091be:	4293      	cmp	r3, r2
 80091c0:	d013      	beq.n	80091ea <HAL_GPIO_Init+0x21a>
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	4a4e      	ldr	r2, [pc, #312]	; (8009300 <HAL_GPIO_Init+0x330>)
 80091c6:	4293      	cmp	r3, r2
 80091c8:	d00d      	beq.n	80091e6 <HAL_GPIO_Init+0x216>
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	4a4d      	ldr	r2, [pc, #308]	; (8009304 <HAL_GPIO_Init+0x334>)
 80091ce:	4293      	cmp	r3, r2
 80091d0:	d007      	beq.n	80091e2 <HAL_GPIO_Init+0x212>
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	4a4c      	ldr	r2, [pc, #304]	; (8009308 <HAL_GPIO_Init+0x338>)
 80091d6:	4293      	cmp	r3, r2
 80091d8:	d101      	bne.n	80091de <HAL_GPIO_Init+0x20e>
 80091da:	2308      	movs	r3, #8
 80091dc:	e010      	b.n	8009200 <HAL_GPIO_Init+0x230>
 80091de:	2309      	movs	r3, #9
 80091e0:	e00e      	b.n	8009200 <HAL_GPIO_Init+0x230>
 80091e2:	2307      	movs	r3, #7
 80091e4:	e00c      	b.n	8009200 <HAL_GPIO_Init+0x230>
 80091e6:	2306      	movs	r3, #6
 80091e8:	e00a      	b.n	8009200 <HAL_GPIO_Init+0x230>
 80091ea:	2305      	movs	r3, #5
 80091ec:	e008      	b.n	8009200 <HAL_GPIO_Init+0x230>
 80091ee:	2304      	movs	r3, #4
 80091f0:	e006      	b.n	8009200 <HAL_GPIO_Init+0x230>
 80091f2:	2303      	movs	r3, #3
 80091f4:	e004      	b.n	8009200 <HAL_GPIO_Init+0x230>
 80091f6:	2302      	movs	r3, #2
 80091f8:	e002      	b.n	8009200 <HAL_GPIO_Init+0x230>
 80091fa:	2301      	movs	r3, #1
 80091fc:	e000      	b.n	8009200 <HAL_GPIO_Init+0x230>
 80091fe:	2300      	movs	r3, #0
						<< (4 * (position & 0x03)));
 8009200:	69fa      	ldr	r2, [r7, #28]
 8009202:	f002 0203 	and.w	r2, r2, #3
 8009206:	0092      	lsls	r2, r2, #2
 8009208:	4093      	lsls	r3, r2
				temp |= ((uint32_t) (GPIO_GET_INDEX(GPIOx))
 800920a:	69ba      	ldr	r2, [r7, #24]
 800920c:	4313      	orrs	r3, r2
 800920e:	61bb      	str	r3, [r7, #24]
				SYSCFG->EXTICR[position >> 2] = temp;
 8009210:	4934      	ldr	r1, [pc, #208]	; (80092e4 <HAL_GPIO_Init+0x314>)
 8009212:	69fb      	ldr	r3, [r7, #28]
 8009214:	089b      	lsrs	r3, r3, #2
 8009216:	3302      	adds	r3, #2
 8009218:	69ba      	ldr	r2, [r7, #24]
 800921a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

				/* Clear EXTI line configuration */
				temp = EXTI->IMR;
 800921e:	4b3b      	ldr	r3, [pc, #236]	; (800930c <HAL_GPIO_Init+0x33c>)
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	61bb      	str	r3, [r7, #24]
				temp &= ~((uint32_t) iocurrent);
 8009224:	693b      	ldr	r3, [r7, #16]
 8009226:	43db      	mvns	r3, r3
 8009228:	69ba      	ldr	r2, [r7, #24]
 800922a:	4013      	ands	r3, r2
 800922c:	61bb      	str	r3, [r7, #24]
				if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT) {
 800922e:	683b      	ldr	r3, [r7, #0]
 8009230:	685b      	ldr	r3, [r3, #4]
 8009232:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009236:	2b00      	cmp	r3, #0
 8009238:	d003      	beq.n	8009242 <HAL_GPIO_Init+0x272>
					temp |= iocurrent;
 800923a:	69ba      	ldr	r2, [r7, #24]
 800923c:	693b      	ldr	r3, [r7, #16]
 800923e:	4313      	orrs	r3, r2
 8009240:	61bb      	str	r3, [r7, #24]
				}
				EXTI->IMR = temp;
 8009242:	4a32      	ldr	r2, [pc, #200]	; (800930c <HAL_GPIO_Init+0x33c>)
 8009244:	69bb      	ldr	r3, [r7, #24]
 8009246:	6013      	str	r3, [r2, #0]

				temp = EXTI->EMR;
 8009248:	4b30      	ldr	r3, [pc, #192]	; (800930c <HAL_GPIO_Init+0x33c>)
 800924a:	685b      	ldr	r3, [r3, #4]
 800924c:	61bb      	str	r3, [r7, #24]
				temp &= ~((uint32_t) iocurrent);
 800924e:	693b      	ldr	r3, [r7, #16]
 8009250:	43db      	mvns	r3, r3
 8009252:	69ba      	ldr	r2, [r7, #24]
 8009254:	4013      	ands	r3, r2
 8009256:	61bb      	str	r3, [r7, #24]
				if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT) {
 8009258:	683b      	ldr	r3, [r7, #0]
 800925a:	685b      	ldr	r3, [r3, #4]
 800925c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009260:	2b00      	cmp	r3, #0
 8009262:	d003      	beq.n	800926c <HAL_GPIO_Init+0x29c>
					temp |= iocurrent;
 8009264:	69ba      	ldr	r2, [r7, #24]
 8009266:	693b      	ldr	r3, [r7, #16]
 8009268:	4313      	orrs	r3, r2
 800926a:	61bb      	str	r3, [r7, #24]
				}
				EXTI->EMR = temp;
 800926c:	4a27      	ldr	r2, [pc, #156]	; (800930c <HAL_GPIO_Init+0x33c>)
 800926e:	69bb      	ldr	r3, [r7, #24]
 8009270:	6053      	str	r3, [r2, #4]

				/* Clear Rising Falling edge configuration */
				temp = EXTI->RTSR;
 8009272:	4b26      	ldr	r3, [pc, #152]	; (800930c <HAL_GPIO_Init+0x33c>)
 8009274:	689b      	ldr	r3, [r3, #8]
 8009276:	61bb      	str	r3, [r7, #24]
				temp &= ~((uint32_t) iocurrent);
 8009278:	693b      	ldr	r3, [r7, #16]
 800927a:	43db      	mvns	r3, r3
 800927c:	69ba      	ldr	r2, [r7, #24]
 800927e:	4013      	ands	r3, r2
 8009280:	61bb      	str	r3, [r7, #24]
				if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE) {
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	685b      	ldr	r3, [r3, #4]
 8009286:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800928a:	2b00      	cmp	r3, #0
 800928c:	d003      	beq.n	8009296 <HAL_GPIO_Init+0x2c6>
					temp |= iocurrent;
 800928e:	69ba      	ldr	r2, [r7, #24]
 8009290:	693b      	ldr	r3, [r7, #16]
 8009292:	4313      	orrs	r3, r2
 8009294:	61bb      	str	r3, [r7, #24]
				}
				EXTI->RTSR = temp;
 8009296:	4a1d      	ldr	r2, [pc, #116]	; (800930c <HAL_GPIO_Init+0x33c>)
 8009298:	69bb      	ldr	r3, [r7, #24]
 800929a:	6093      	str	r3, [r2, #8]

				temp = EXTI->FTSR;
 800929c:	4b1b      	ldr	r3, [pc, #108]	; (800930c <HAL_GPIO_Init+0x33c>)
 800929e:	68db      	ldr	r3, [r3, #12]
 80092a0:	61bb      	str	r3, [r7, #24]
				temp &= ~((uint32_t) iocurrent);
 80092a2:	693b      	ldr	r3, [r7, #16]
 80092a4:	43db      	mvns	r3, r3
 80092a6:	69ba      	ldr	r2, [r7, #24]
 80092a8:	4013      	ands	r3, r2
 80092aa:	61bb      	str	r3, [r7, #24]
				if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE) {
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	685b      	ldr	r3, [r3, #4]
 80092b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d003      	beq.n	80092c0 <HAL_GPIO_Init+0x2f0>
					temp |= iocurrent;
 80092b8:	69ba      	ldr	r2, [r7, #24]
 80092ba:	693b      	ldr	r3, [r7, #16]
 80092bc:	4313      	orrs	r3, r2
 80092be:	61bb      	str	r3, [r7, #24]
				}
				EXTI->FTSR = temp;
 80092c0:	4a12      	ldr	r2, [pc, #72]	; (800930c <HAL_GPIO_Init+0x33c>)
 80092c2:	69bb      	ldr	r3, [r7, #24]
 80092c4:	60d3      	str	r3, [r2, #12]
	for (position = 0; position < GPIO_NUMBER; position++) {
 80092c6:	69fb      	ldr	r3, [r7, #28]
 80092c8:	3301      	adds	r3, #1
 80092ca:	61fb      	str	r3, [r7, #28]
 80092cc:	69fb      	ldr	r3, [r7, #28]
 80092ce:	2b0f      	cmp	r3, #15
 80092d0:	f67f ae8c 	bls.w	8008fec <HAL_GPIO_Init+0x1c>
			}
		}
	}
}
 80092d4:	bf00      	nop
 80092d6:	bf00      	nop
 80092d8:	3724      	adds	r7, #36	; 0x24
 80092da:	46bd      	mov	sp, r7
 80092dc:	bc80      	pop	{r7}
 80092de:	4770      	bx	lr
 80092e0:	40023800 	.word	0x40023800
 80092e4:	40013800 	.word	0x40013800
 80092e8:	40020000 	.word	0x40020000
 80092ec:	40020400 	.word	0x40020400
 80092f0:	40020800 	.word	0x40020800
 80092f4:	40020c00 	.word	0x40020c00
 80092f8:	40021000 	.word	0x40021000
 80092fc:	40021400 	.word	0x40021400
 8009300:	40021800 	.word	0x40021800
 8009304:	40021c00 	.word	0x40021c00
 8009308:	40022000 	.word	0x40022000
 800930c:	40013c00 	.word	0x40013c00

08009310 <HAL_GPIO_WritePin>:
 *            @arg GPIO_PIN_RESET: to clear the port pin
 *            @arg GPIO_PIN_SET: to set the port pin
 * @retval None
 */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin,
		GPIO_PinState PinState) {
 8009310:	b480      	push	{r7}
 8009312:	b083      	sub	sp, #12
 8009314:	af00      	add	r7, sp, #0
 8009316:	6078      	str	r0, [r7, #4]
 8009318:	460b      	mov	r3, r1
 800931a:	807b      	strh	r3, [r7, #2]
 800931c:	4613      	mov	r3, r2
 800931e:	707b      	strb	r3, [r7, #1]
	/* Check the parameters */
	assert_param(IS_GPIO_PIN(GPIO_Pin));
	assert_param(IS_GPIO_PIN_ACTION(PinState));

	if (PinState != GPIO_PIN_RESET) {
 8009320:	787b      	ldrb	r3, [r7, #1]
 8009322:	2b00      	cmp	r3, #0
 8009324:	d003      	beq.n	800932e <HAL_GPIO_WritePin+0x1e>
		GPIOx->BSRR = GPIO_Pin;
 8009326:	887a      	ldrh	r2, [r7, #2]
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	619a      	str	r2, [r3, #24]
	} else {
		GPIOx->BSRR = (uint32_t) GPIO_Pin << 16;
	}
}
 800932c:	e003      	b.n	8009336 <HAL_GPIO_WritePin+0x26>
		GPIOx->BSRR = (uint32_t) GPIO_Pin << 16;
 800932e:	887b      	ldrh	r3, [r7, #2]
 8009330:	041a      	lsls	r2, r3, #16
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	619a      	str	r2, [r3, #24]
}
 8009336:	bf00      	nop
 8009338:	370c      	adds	r7, #12
 800933a:	46bd      	mov	sp, r7
 800933c:	bc80      	pop	{r7}
 800933e:	4770      	bx	lr

08009340 <HAL_GPIO_TogglePin>:
 * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral for STM32F429X device or
 *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
 * @param  GPIO_Pin: Specifies the pins to be toggled.
 * @retval None
 */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 8009340:	b480      	push	{r7}
 8009342:	b083      	sub	sp, #12
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
 8009348:	460b      	mov	r3, r1
 800934a:	807b      	strh	r3, [r7, #2]
	/* Check the parameters */
	assert_param(IS_GPIO_PIN(GPIO_Pin));

	GPIOx->ODR ^= GPIO_Pin;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	695a      	ldr	r2, [r3, #20]
 8009350:	887b      	ldrh	r3, [r7, #2]
 8009352:	405a      	eors	r2, r3
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	615a      	str	r2, [r3, #20]
}
 8009358:	bf00      	nop
 800935a:	370c      	adds	r7, #12
 800935c:	46bd      	mov	sp, r7
 800935e:	bc80      	pop	{r7}
 8009360:	4770      	bx	lr
	...

08009364 <HAL_I2C_Init>:
 *         in the I2C_InitTypeDef and create the associated handle.
 * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
 *         the configuration information for I2C module
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c) {
 8009364:	b580      	push	{r7, lr}
 8009366:	b084      	sub	sp, #16
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]
	uint32_t freqrange = 0;
 800936c:	2300      	movs	r3, #0
 800936e:	60fb      	str	r3, [r7, #12]
	uint32_t pclk1 = 0;
 8009370:	2300      	movs	r3, #0
 8009372:	60bb      	str	r3, [r7, #8]

	/* Check the I2C handle allocation */
	if (hi2c == NULL) {
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	2b00      	cmp	r3, #0
 8009378:	d101      	bne.n	800937e <HAL_I2C_Init+0x1a>
		return HAL_ERROR;
 800937a:	2301      	movs	r3, #1
 800937c:	e0c2      	b.n	8009504 <HAL_I2C_Init+0x1a0>
	assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
	assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
	assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
	assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

	if (hi2c->State == HAL_I2C_STATE_RESET) {
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009384:	b2db      	uxtb	r3, r3
 8009386:	2b00      	cmp	r3, #0
 8009388:	d106      	bne.n	8009398 <HAL_I2C_Init+0x34>
		/* Allocate lock resource and initialize it */
		hi2c->Lock = HAL_UNLOCKED;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	2200      	movs	r2, #0
 800938e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
		/* Init the low level hardware : GPIO, CLOCK, NVIC */
		HAL_I2C_MspInit(hi2c);
 8009392:	6878      	ldr	r0, [r7, #4]
 8009394:	f000 f8e8 	bl	8009568 <HAL_I2C_MspInit>
	}

	hi2c->State = HAL_I2C_STATE_BUSY;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	2202      	movs	r2, #2
 800939c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Disable the selected I2C peripheral */
	__HAL_I2C_DISABLE(hi2c);
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	681a      	ldr	r2, [r3, #0]
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	f022 0201 	bic.w	r2, r2, #1
 80093ae:	601a      	str	r2, [r3, #0]

	/* Get PCLK1 frequency */
	pclk1 = HAL_RCC_GetPCLK1Freq();
 80093b0:	f000 fffe 	bl	800a3b0 <HAL_RCC_GetPCLK1Freq>
 80093b4:	60b8      	str	r0, [r7, #8]

	/* Calculate frequency range */
	freqrange = I2C_FREQRANGE(pclk1);
 80093b6:	68bb      	ldr	r3, [r7, #8]
 80093b8:	4a54      	ldr	r2, [pc, #336]	; (800950c <HAL_I2C_Init+0x1a8>)
 80093ba:	fba2 2303 	umull	r2, r3, r2, r3
 80093be:	0c9b      	lsrs	r3, r3, #18
 80093c0:	60fb      	str	r3, [r7, #12]

	/*---------------------------- I2Cx CR2 Configuration ----------------------*/
	/* Configure I2Cx: Frequency range */
	hi2c->Instance->CR2 = freqrange;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	68fa      	ldr	r2, [r7, #12]
 80093c8:	605a      	str	r2, [r3, #4]

	/*---------------------------- I2Cx TRISE Configuration --------------------*/
	/* Configure I2Cx: Rise Time */
	hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	685b      	ldr	r3, [r3, #4]
 80093ce:	4a50      	ldr	r2, [pc, #320]	; (8009510 <HAL_I2C_Init+0x1ac>)
 80093d0:	4293      	cmp	r3, r2
 80093d2:	d802      	bhi.n	80093da <HAL_I2C_Init+0x76>
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	3301      	adds	r3, #1
 80093d8:	e009      	b.n	80093ee <HAL_I2C_Init+0x8a>
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80093e0:	fb02 f303 	mul.w	r3, r2, r3
 80093e4:	4a4b      	ldr	r2, [pc, #300]	; (8009514 <HAL_I2C_Init+0x1b0>)
 80093e6:	fba2 2303 	umull	r2, r3, r2, r3
 80093ea:	099b      	lsrs	r3, r3, #6
 80093ec:	3301      	adds	r3, #1
 80093ee:	687a      	ldr	r2, [r7, #4]
 80093f0:	6812      	ldr	r2, [r2, #0]
 80093f2:	6213      	str	r3, [r2, #32]

	/*---------------------------- I2Cx CCR Configuration ----------------------*/
	/* Configure I2Cx: Speed */
	hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed,
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	685b      	ldr	r3, [r3, #4]
 80093f8:	4a45      	ldr	r2, [pc, #276]	; (8009510 <HAL_I2C_Init+0x1ac>)
 80093fa:	4293      	cmp	r3, r2
 80093fc:	d813      	bhi.n	8009426 <HAL_I2C_Init+0xc2>
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	685b      	ldr	r3, [r3, #4]
 8009402:	005b      	lsls	r3, r3, #1
 8009404:	68ba      	ldr	r2, [r7, #8]
 8009406:	fbb2 f2f3 	udiv	r2, r2, r3
 800940a:	f640 73fc 	movw	r3, #4092	; 0xffc
 800940e:	4013      	ands	r3, r2
 8009410:	2b00      	cmp	r3, #0
 8009412:	d006      	beq.n	8009422 <HAL_I2C_Init+0xbe>
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	685b      	ldr	r3, [r3, #4]
 8009418:	005b      	lsls	r3, r3, #1
 800941a:	68ba      	ldr	r2, [r7, #8]
 800941c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009420:	e045      	b.n	80094ae <HAL_I2C_Init+0x14a>
 8009422:	2304      	movs	r3, #4
 8009424:	e043      	b.n	80094ae <HAL_I2C_Init+0x14a>
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	689b      	ldr	r3, [r3, #8]
 800942a:	2b00      	cmp	r3, #0
 800942c:	d10f      	bne.n	800944e <HAL_I2C_Init+0xea>
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	685a      	ldr	r2, [r3, #4]
 8009432:	4613      	mov	r3, r2
 8009434:	005b      	lsls	r3, r3, #1
 8009436:	4413      	add	r3, r2
 8009438:	68ba      	ldr	r2, [r7, #8]
 800943a:	fbb2 f3f3 	udiv	r3, r2, r3
 800943e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009442:	2b00      	cmp	r3, #0
 8009444:	bf0c      	ite	eq
 8009446:	2301      	moveq	r3, #1
 8009448:	2300      	movne	r3, #0
 800944a:	b2db      	uxtb	r3, r3
 800944c:	e010      	b.n	8009470 <HAL_I2C_Init+0x10c>
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	685a      	ldr	r2, [r3, #4]
 8009452:	4613      	mov	r3, r2
 8009454:	009b      	lsls	r3, r3, #2
 8009456:	4413      	add	r3, r2
 8009458:	009a      	lsls	r2, r3, #2
 800945a:	4413      	add	r3, r2
 800945c:	68ba      	ldr	r2, [r7, #8]
 800945e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009462:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009466:	2b00      	cmp	r3, #0
 8009468:	bf0c      	ite	eq
 800946a:	2301      	moveq	r3, #1
 800946c:	2300      	movne	r3, #0
 800946e:	b2db      	uxtb	r3, r3
 8009470:	2b00      	cmp	r3, #0
 8009472:	d001      	beq.n	8009478 <HAL_I2C_Init+0x114>
 8009474:	2301      	movs	r3, #1
 8009476:	e01a      	b.n	80094ae <HAL_I2C_Init+0x14a>
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	689b      	ldr	r3, [r3, #8]
 800947c:	2b00      	cmp	r3, #0
 800947e:	d10a      	bne.n	8009496 <HAL_I2C_Init+0x132>
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	685a      	ldr	r2, [r3, #4]
 8009484:	4613      	mov	r3, r2
 8009486:	005b      	lsls	r3, r3, #1
 8009488:	4413      	add	r3, r2
 800948a:	68ba      	ldr	r2, [r7, #8]
 800948c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009490:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009494:	e00b      	b.n	80094ae <HAL_I2C_Init+0x14a>
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	685a      	ldr	r2, [r3, #4]
 800949a:	4613      	mov	r3, r2
 800949c:	009b      	lsls	r3, r3, #2
 800949e:	4413      	add	r3, r2
 80094a0:	009a      	lsls	r2, r3, #2
 80094a2:	4413      	add	r3, r2
 80094a4:	68ba      	ldr	r2, [r7, #8]
 80094a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80094aa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80094ae:	687a      	ldr	r2, [r7, #4]
 80094b0:	6812      	ldr	r2, [r2, #0]
 80094b2:	61d3      	str	r3, [r2, #28]
			hi2c->Init.DutyCycle);

	/*---------------------------- I2Cx CR1 Configuration ----------------------*/
	/* Configure I2Cx: Generalcall and NoStretch mode */
	hi2c->Instance->CR1 =
			(hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	69d9      	ldr	r1, [r3, #28]
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	6a1a      	ldr	r2, [r3, #32]
	hi2c->Instance->CR1 =
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
			(hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80094c0:	430a      	orrs	r2, r1
	hi2c->Instance->CR1 =
 80094c2:	601a      	str	r2, [r3, #0]

	/*---------------------------- I2Cx OAR1 Configuration ---------------------*/
	/* Configure I2Cx: Own Address1 and addressing mode */
	hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	6919      	ldr	r1, [r3, #16]
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	68da      	ldr	r2, [r3, #12]
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	430a      	orrs	r2, r1
 80094d2:	609a      	str	r2, [r3, #8]

	/*---------------------------- I2Cx OAR2 Configuration ---------------------*/
	/* Configure I2Cx: Dual mode and Own Address2 */
	hi2c->Instance->OAR2 =
			(hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	6959      	ldr	r1, [r3, #20]
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	699a      	ldr	r2, [r3, #24]
	hi2c->Instance->OAR2 =
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
			(hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 80094e0:	430a      	orrs	r2, r1
	hi2c->Instance->OAR2 =
 80094e2:	60da      	str	r2, [r3, #12]

	/* Enable the selected I2C peripheral */
	__HAL_I2C_ENABLE(hi2c);
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	681a      	ldr	r2, [r3, #0]
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	f042 0201 	orr.w	r2, r2, #1
 80094f2:	601a      	str	r2, [r3, #0]

	hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	2200      	movs	r2, #0
 80094f8:	639a      	str	r2, [r3, #56]	; 0x38
	hi2c->State = HAL_I2C_STATE_READY;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	2201      	movs	r2, #1
 80094fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	return HAL_OK;
 8009502:	2300      	movs	r3, #0
}
 8009504:	4618      	mov	r0, r3
 8009506:	3710      	adds	r7, #16
 8009508:	46bd      	mov	sp, r7
 800950a:	bd80      	pop	{r7, pc}
 800950c:	431bde83 	.word	0x431bde83
 8009510:	000186a0 	.word	0x000186a0
 8009514:	10624dd3 	.word	0x10624dd3

08009518 <HAL_I2C_DeInit>:
 * @brief  DeInitializes the I2C peripheral.
 * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
 *         the configuration information for I2C module
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c) {
 8009518:	b580      	push	{r7, lr}
 800951a:	b082      	sub	sp, #8
 800951c:	af00      	add	r7, sp, #0
 800951e:	6078      	str	r0, [r7, #4]
	/* Check the I2C handle allocation */
	if (hi2c == NULL) {
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	2b00      	cmp	r3, #0
 8009524:	d101      	bne.n	800952a <HAL_I2C_DeInit+0x12>
		return HAL_ERROR;
 8009526:	2301      	movs	r3, #1
 8009528:	e01a      	b.n	8009560 <HAL_I2C_DeInit+0x48>
	}

	/* Check the parameters */
	assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

	hi2c->State = HAL_I2C_STATE_BUSY;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	2202      	movs	r2, #2
 800952e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Disable the I2C Peripheral Clock */
	__HAL_I2C_DISABLE(hi2c);
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	681a      	ldr	r2, [r3, #0]
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	f022 0201 	bic.w	r2, r2, #1
 8009540:	601a      	str	r2, [r3, #0]

	/* DeInit the low level hardware: GPIO, CLOCK, NVIC */
	HAL_I2C_MspDeInit(hi2c);
 8009542:	6878      	ldr	r0, [r7, #4]
 8009544:	f000 f819 	bl	800957a <HAL_I2C_MspDeInit>

	hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	2200      	movs	r2, #0
 800954c:	639a      	str	r2, [r3, #56]	; 0x38

	hi2c->State = HAL_I2C_STATE_RESET;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	2200      	movs	r2, #0
 8009552:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Release Lock */
	__HAL_UNLOCK(hi2c);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	2200      	movs	r2, #0
 800955a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	return HAL_OK;
 800955e:	2300      	movs	r3, #0
}
 8009560:	4618      	mov	r0, r3
 8009562:	3708      	adds	r7, #8
 8009564:	46bd      	mov	sp, r7
 8009566:	bd80      	pop	{r7, pc}

08009568 <HAL_I2C_MspInit>:
 * @brief I2C MSP Init.
 * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
 *         the configuration information for I2C module
 * @retval None
 */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c) {
 8009568:	b480      	push	{r7}
 800956a:	b083      	sub	sp, #12
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_I2C_MspInit could be implemented in the user file
	 */
}
 8009570:	bf00      	nop
 8009572:	370c      	adds	r7, #12
 8009574:	46bd      	mov	sp, r7
 8009576:	bc80      	pop	{r7}
 8009578:	4770      	bx	lr

0800957a <HAL_I2C_MspDeInit>:
 * @brief I2C MSP DeInit
 * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
 *         the configuration information for I2C module
 * @retval None
 */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c) {
 800957a:	b480      	push	{r7}
 800957c:	b083      	sub	sp, #12
 800957e:	af00      	add	r7, sp, #0
 8009580:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_I2C_MspDeInit could be implemented in the user file
	 */
}
 8009582:	bf00      	nop
 8009584:	370c      	adds	r7, #12
 8009586:	46bd      	mov	sp, r7
 8009588:	bc80      	pop	{r7}
 800958a:	4770      	bx	lr

0800958c <HAL_I2C_Mem_Write>:
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c,
		uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize,
		uint8_t *pData, uint16_t Size, uint32_t Timeout) {
 800958c:	b580      	push	{r7, lr}
 800958e:	b086      	sub	sp, #24
 8009590:	af02      	add	r7, sp, #8
 8009592:	60f8      	str	r0, [r7, #12]
 8009594:	4608      	mov	r0, r1
 8009596:	4611      	mov	r1, r2
 8009598:	461a      	mov	r2, r3
 800959a:	4603      	mov	r3, r0
 800959c:	817b      	strh	r3, [r7, #10]
 800959e:	460b      	mov	r3, r1
 80095a0:	813b      	strh	r3, [r7, #8]
 80095a2:	4613      	mov	r3, r2
 80095a4:	80fb      	strh	r3, [r7, #6]
	/* Check the parameters */
	assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

	if (hi2c->State == HAL_I2C_STATE_READY) {
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80095ac:	b2db      	uxtb	r3, r3
 80095ae:	2b01      	cmp	r3, #1
 80095b0:	f040 8092 	bne.w	80096d8 <HAL_I2C_Mem_Write+0x14c>
		if ((pData == NULL) || (Size == 0)) {
 80095b4:	69bb      	ldr	r3, [r7, #24]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d002      	beq.n	80095c0 <HAL_I2C_Mem_Write+0x34>
 80095ba:	8bbb      	ldrh	r3, [r7, #28]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d101      	bne.n	80095c4 <HAL_I2C_Mem_Write+0x38>
			return HAL_ERROR;
 80095c0:	2301      	movs	r3, #1
 80095c2:	e08a      	b.n	80096da <HAL_I2C_Mem_Write+0x14e>
		}

		/* Wait until BUSY flag is reset */
		if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET,
 80095c4:	230a      	movs	r3, #10
 80095c6:	2201      	movs	r2, #1
 80095c8:	4946      	ldr	r1, [pc, #280]	; (80096e4 <HAL_I2C_Mem_Write+0x158>)
 80095ca:	68f8      	ldr	r0, [r7, #12]
 80095cc:	f000 f904 	bl	80097d8 <I2C_WaitOnFlagUntilTimeout>
 80095d0:	4603      	mov	r3, r0
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d001      	beq.n	80095da <HAL_I2C_Mem_Write+0x4e>
				I2C_TIMEOUT_BUSY_FLAG) != HAL_OK) {
			return HAL_BUSY;
 80095d6:	2302      	movs	r3, #2
 80095d8:	e07f      	b.n	80096da <HAL_I2C_Mem_Write+0x14e>
		}

		/* Process Locked */
		__HAL_LOCK(hi2c);
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80095e0:	2b01      	cmp	r3, #1
 80095e2:	d101      	bne.n	80095e8 <HAL_I2C_Mem_Write+0x5c>
 80095e4:	2302      	movs	r3, #2
 80095e6:	e078      	b.n	80096da <HAL_I2C_Mem_Write+0x14e>
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	2201      	movs	r2, #1
 80095ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

		/* Disable Pos */
		hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	681a      	ldr	r2, [r3, #0]
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80095fe:	601a      	str	r2, [r3, #0]

		hi2c->State = HAL_I2C_STATE_MEM_BUSY_TX;
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	2232      	movs	r2, #50	; 0x32
 8009604:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
		hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	2200      	movs	r2, #0
 800960c:	639a      	str	r2, [r3, #56]	; 0x38

		/* Send Slave Address and Memory Address */
		if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize,
 800960e:	88f8      	ldrh	r0, [r7, #6]
 8009610:	893a      	ldrh	r2, [r7, #8]
 8009612:	8979      	ldrh	r1, [r7, #10]
 8009614:	6a3b      	ldr	r3, [r7, #32]
 8009616:	9300      	str	r3, [sp, #0]
 8009618:	4603      	mov	r3, r0
 800961a:	68f8      	ldr	r0, [r7, #12]
 800961c:	f000 f866 	bl	80096ec <I2C_RequestMemoryWrite>
 8009620:	4603      	mov	r3, r0
 8009622:	2b00      	cmp	r3, #0
 8009624:	d038      	beq.n	8009698 <HAL_I2C_Mem_Write+0x10c>
				Timeout) != HAL_OK) {
			if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800962a:	2b04      	cmp	r3, #4
 800962c:	d105      	bne.n	800963a <HAL_I2C_Mem_Write+0xae>
				/* Process Unlocked */
				__HAL_UNLOCK(hi2c);
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	2200      	movs	r2, #0
 8009632:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
				return HAL_ERROR;
 8009636:	2301      	movs	r3, #1
 8009638:	e04f      	b.n	80096da <HAL_I2C_Mem_Write+0x14e>
			} else {
				/* Process Unlocked */
				__HAL_UNLOCK(hi2c);
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	2200      	movs	r2, #0
 800963e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
				return HAL_TIMEOUT;
 8009642:	2303      	movs	r3, #3
 8009644:	e049      	b.n	80096da <HAL_I2C_Mem_Write+0x14e>
			}
		}

		while (Size > 0) {
			/* Wait until TXE flag is set */
			if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TXE, RESET, Timeout)
 8009646:	6a3b      	ldr	r3, [r7, #32]
 8009648:	2200      	movs	r2, #0
 800964a:	4927      	ldr	r1, [pc, #156]	; (80096e8 <HAL_I2C_Mem_Write+0x15c>)
 800964c:	68f8      	ldr	r0, [r7, #12]
 800964e:	f000 f8c3 	bl	80097d8 <I2C_WaitOnFlagUntilTimeout>
 8009652:	4603      	mov	r3, r0
 8009654:	2b00      	cmp	r3, #0
 8009656:	d001      	beq.n	800965c <HAL_I2C_Mem_Write+0xd0>
					!= HAL_OK) {
				return HAL_TIMEOUT;
 8009658:	2303      	movs	r3, #3
 800965a:	e03e      	b.n	80096da <HAL_I2C_Mem_Write+0x14e>
			}

			/* Write data to DR */
			hi2c->Instance->DR = (*pData++);
 800965c:	69bb      	ldr	r3, [r7, #24]
 800965e:	1c5a      	adds	r2, r3, #1
 8009660:	61ba      	str	r2, [r7, #24]
 8009662:	781a      	ldrb	r2, [r3, #0]
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	611a      	str	r2, [r3, #16]
			Size--;
 800966a:	8bbb      	ldrh	r3, [r7, #28]
 800966c:	3b01      	subs	r3, #1
 800966e:	83bb      	strh	r3, [r7, #28]

			if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	695b      	ldr	r3, [r3, #20]
 8009676:	f003 0304 	and.w	r3, r3, #4
 800967a:	2b04      	cmp	r3, #4
 800967c:	d10c      	bne.n	8009698 <HAL_I2C_Mem_Write+0x10c>
					&& (Size != 0)) {
 800967e:	8bbb      	ldrh	r3, [r7, #28]
 8009680:	2b00      	cmp	r3, #0
 8009682:	d009      	beq.n	8009698 <HAL_I2C_Mem_Write+0x10c>
				/* Write data to DR */
				hi2c->Instance->DR = (*pData++);
 8009684:	69bb      	ldr	r3, [r7, #24]
 8009686:	1c5a      	adds	r2, r3, #1
 8009688:	61ba      	str	r2, [r7, #24]
 800968a:	781a      	ldrb	r2, [r3, #0]
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	611a      	str	r2, [r3, #16]
				Size--;
 8009692:	8bbb      	ldrh	r3, [r7, #28]
 8009694:	3b01      	subs	r3, #1
 8009696:	83bb      	strh	r3, [r7, #28]
		while (Size > 0) {
 8009698:	8bbb      	ldrh	r3, [r7, #28]
 800969a:	2b00      	cmp	r3, #0
 800969c:	d1d3      	bne.n	8009646 <HAL_I2C_Mem_Write+0xba>
			}
		}

		/* Wait until TXE flag is set */
		if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TXE, RESET, Timeout)
 800969e:	6a3b      	ldr	r3, [r7, #32]
 80096a0:	2200      	movs	r2, #0
 80096a2:	4911      	ldr	r1, [pc, #68]	; (80096e8 <HAL_I2C_Mem_Write+0x15c>)
 80096a4:	68f8      	ldr	r0, [r7, #12]
 80096a6:	f000 f897 	bl	80097d8 <I2C_WaitOnFlagUntilTimeout>
 80096aa:	4603      	mov	r3, r0
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d001      	beq.n	80096b4 <HAL_I2C_Mem_Write+0x128>
				!= HAL_OK) {
			return HAL_TIMEOUT;
 80096b0:	2303      	movs	r3, #3
 80096b2:	e012      	b.n	80096da <HAL_I2C_Mem_Write+0x14e>
		}

		/* Generate Stop */
		hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	681a      	ldr	r2, [r3, #0]
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80096c2:	601a      	str	r2, [r3, #0]

		hi2c->State = HAL_I2C_STATE_READY;
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	2201      	movs	r2, #1
 80096c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

		/* Process Unlocked */
		__HAL_UNLOCK(hi2c);
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	2200      	movs	r2, #0
 80096d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

		return HAL_OK;
 80096d4:	2300      	movs	r3, #0
 80096d6:	e000      	b.n	80096da <HAL_I2C_Mem_Write+0x14e>
	} else {
		return HAL_BUSY;
 80096d8:	2302      	movs	r3, #2
	}
}
 80096da:	4618      	mov	r0, r3
 80096dc:	3710      	adds	r7, #16
 80096de:	46bd      	mov	sp, r7
 80096e0:	bd80      	pop	{r7, pc}
 80096e2:	bf00      	nop
 80096e4:	00100002 	.word	0x00100002
 80096e8:	00010080 	.word	0x00010080

080096ec <I2C_RequestMemoryWrite>:
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c,
		uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize,
		uint32_t Timeout) {
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b086      	sub	sp, #24
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	60f8      	str	r0, [r7, #12]
 80096f4:	4608      	mov	r0, r1
 80096f6:	4611      	mov	r1, r2
 80096f8:	461a      	mov	r2, r3
 80096fa:	4603      	mov	r3, r0
 80096fc:	817b      	strh	r3, [r7, #10]
 80096fe:	460b      	mov	r3, r1
 8009700:	813b      	strh	r3, [r7, #8]
 8009702:	4613      	mov	r3, r2
 8009704:	80fb      	strh	r3, [r7, #6]
	/* Generate Start */
	hi2c->Instance->CR1 |= I2C_CR1_START;
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	681a      	ldr	r2, [r3, #0]
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009714:	601a      	str	r2, [r3, #0]

	/* Wait until SB flag is set */
	if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout)
 8009716:	6a3b      	ldr	r3, [r7, #32]
 8009718:	2200      	movs	r2, #0
 800971a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800971e:	68f8      	ldr	r0, [r7, #12]
 8009720:	f000 f85a 	bl	80097d8 <I2C_WaitOnFlagUntilTimeout>
 8009724:	4603      	mov	r3, r0
 8009726:	2b00      	cmp	r3, #0
 8009728:	d001      	beq.n	800972e <I2C_RequestMemoryWrite+0x42>
			!= HAL_OK) {
		return HAL_TIMEOUT;
 800972a:	2303      	movs	r3, #3
 800972c:	e04c      	b.n	80097c8 <I2C_RequestMemoryWrite+0xdc>
	}

	/* Send slave address */
	hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800972e:	897b      	ldrh	r3, [r7, #10]
 8009730:	b2db      	uxtb	r3, r3
 8009732:	461a      	mov	r2, r3
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800973c:	611a      	str	r2, [r3, #16]

	/* Wait until ADDR flag is set */
	if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout)
 800973e:	6a3a      	ldr	r2, [r7, #32]
 8009740:	4923      	ldr	r1, [pc, #140]	; (80097d0 <I2C_RequestMemoryWrite+0xe4>)
 8009742:	68f8      	ldr	r0, [r7, #12]
 8009744:	f000 f8d1 	bl	80098ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009748:	4603      	mov	r3, r0
 800974a:	2b00      	cmp	r3, #0
 800974c:	d007      	beq.n	800975e <I2C_RequestMemoryWrite+0x72>
			!= HAL_OK) {
		if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009752:	2b04      	cmp	r3, #4
 8009754:	d101      	bne.n	800975a <I2C_RequestMemoryWrite+0x6e>
			return HAL_ERROR;
 8009756:	2301      	movs	r3, #1
 8009758:	e036      	b.n	80097c8 <I2C_RequestMemoryWrite+0xdc>
		} else {
			return HAL_TIMEOUT;
 800975a:	2303      	movs	r3, #3
 800975c:	e034      	b.n	80097c8 <I2C_RequestMemoryWrite+0xdc>
		}
	}

	/* Clear ADDR flag */
	__HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	695b      	ldr	r3, [r3, #20]
 8009764:	617b      	str	r3, [r7, #20]
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	699b      	ldr	r3, [r3, #24]
 800976c:	617b      	str	r3, [r7, #20]
 800976e:	697b      	ldr	r3, [r7, #20]

	/* Wait until TXE flag is set */
	if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TXE, RESET, Timeout)
 8009770:	6a3b      	ldr	r3, [r7, #32]
 8009772:	2200      	movs	r2, #0
 8009774:	4917      	ldr	r1, [pc, #92]	; (80097d4 <I2C_RequestMemoryWrite+0xe8>)
 8009776:	68f8      	ldr	r0, [r7, #12]
 8009778:	f000 f82e 	bl	80097d8 <I2C_WaitOnFlagUntilTimeout>
 800977c:	4603      	mov	r3, r0
 800977e:	2b00      	cmp	r3, #0
 8009780:	d001      	beq.n	8009786 <I2C_RequestMemoryWrite+0x9a>
			!= HAL_OK) {
		return HAL_TIMEOUT;
 8009782:	2303      	movs	r3, #3
 8009784:	e020      	b.n	80097c8 <I2C_RequestMemoryWrite+0xdc>
	}

	/* If Memory address size is 8Bit */
	if (MemAddSize == I2C_MEMADD_SIZE_8BIT) {
 8009786:	88fb      	ldrh	r3, [r7, #6]
 8009788:	2b01      	cmp	r3, #1
 800978a:	d105      	bne.n	8009798 <I2C_RequestMemoryWrite+0xac>
		/* Send Memory Address */
		hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800978c:	893b      	ldrh	r3, [r7, #8]
 800978e:	b2da      	uxtb	r2, r3
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	611a      	str	r2, [r3, #16]
 8009796:	e016      	b.n	80097c6 <I2C_RequestMemoryWrite+0xda>
	}
	/* If Memory address size is 16Bit */
	else {
		/* Send MSB of Memory Address */
		hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009798:	893b      	ldrh	r3, [r7, #8]
 800979a:	0a1b      	lsrs	r3, r3, #8
 800979c:	b29b      	uxth	r3, r3
 800979e:	b2da      	uxtb	r2, r3
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	611a      	str	r2, [r3, #16]

		/* Wait until TXE flag is set */
		if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TXE, RESET, Timeout)
 80097a6:	6a3b      	ldr	r3, [r7, #32]
 80097a8:	2200      	movs	r2, #0
 80097aa:	490a      	ldr	r1, [pc, #40]	; (80097d4 <I2C_RequestMemoryWrite+0xe8>)
 80097ac:	68f8      	ldr	r0, [r7, #12]
 80097ae:	f000 f813 	bl	80097d8 <I2C_WaitOnFlagUntilTimeout>
 80097b2:	4603      	mov	r3, r0
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d001      	beq.n	80097bc <I2C_RequestMemoryWrite+0xd0>
				!= HAL_OK) {
			return HAL_TIMEOUT;
 80097b8:	2303      	movs	r3, #3
 80097ba:	e005      	b.n	80097c8 <I2C_RequestMemoryWrite+0xdc>
		}

		/* Send LSB of Memory Address */
		hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80097bc:	893b      	ldrh	r3, [r7, #8]
 80097be:	b2da      	uxtb	r2, r3
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	611a      	str	r2, [r3, #16]
	}

	return HAL_OK;
 80097c6:	2300      	movs	r3, #0
}
 80097c8:	4618      	mov	r0, r3
 80097ca:	3718      	adds	r7, #24
 80097cc:	46bd      	mov	sp, r7
 80097ce:	bd80      	pop	{r7, pc}
 80097d0:	00010002 	.word	0x00010002
 80097d4:	00010080 	.word	0x00010080

080097d8 <I2C_WaitOnFlagUntilTimeout>:
 * @param  Status: The new Flag status (SET or RESET).
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c,
		uint32_t Flag, FlagStatus Status, uint32_t Timeout) {
 80097d8:	b580      	push	{r7, lr}
 80097da:	b086      	sub	sp, #24
 80097dc:	af00      	add	r7, sp, #0
 80097de:	60f8      	str	r0, [r7, #12]
 80097e0:	60b9      	str	r1, [r7, #8]
 80097e2:	603b      	str	r3, [r7, #0]
 80097e4:	4613      	mov	r3, r2
 80097e6:	71fb      	strb	r3, [r7, #7]
	uint32_t tickstart = 0;
 80097e8:	2300      	movs	r3, #0
 80097ea:	617b      	str	r3, [r7, #20]

	/* Get tick */
	tickstart = HAL_GetTick();
 80097ec:	f7fa fe48 	bl	8004480 <HAL_GetTick>
 80097f0:	6178      	str	r0, [r7, #20]

	/* Wait until flag is set */
	if (Status == RESET) {
 80097f2:	79fb      	ldrb	r3, [r7, #7]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d153      	bne.n	80098a0 <I2C_WaitOnFlagUntilTimeout+0xc8>
		while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET) {
 80097f8:	e018      	b.n	800982c <I2C_WaitOnFlagUntilTimeout+0x54>
			/* Check for the Timeout */
			if (Timeout != HAL_MAX_DELAY) {
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009800:	d014      	beq.n	800982c <I2C_WaitOnFlagUntilTimeout+0x54>
				if ((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout)) {
 8009802:	683b      	ldr	r3, [r7, #0]
 8009804:	2b00      	cmp	r3, #0
 8009806:	d007      	beq.n	8009818 <I2C_WaitOnFlagUntilTimeout+0x40>
 8009808:	f7fa fe3a 	bl	8004480 <HAL_GetTick>
 800980c:	4602      	mov	r2, r0
 800980e:	697b      	ldr	r3, [r7, #20]
 8009810:	1ad3      	subs	r3, r2, r3
 8009812:	683a      	ldr	r2, [r7, #0]
 8009814:	429a      	cmp	r2, r3
 8009816:	d209      	bcs.n	800982c <I2C_WaitOnFlagUntilTimeout+0x54>
					hi2c->State = HAL_I2C_STATE_READY;
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	2201      	movs	r2, #1
 800981c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

					/* Process Unlocked */
					__HAL_UNLOCK(hi2c);
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	2200      	movs	r2, #0
 8009824:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

					return HAL_TIMEOUT;
 8009828:	2303      	movs	r3, #3
 800982a:	e05a      	b.n	80098e2 <I2C_WaitOnFlagUntilTimeout+0x10a>
		while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET) {
 800982c:	68bb      	ldr	r3, [r7, #8]
 800982e:	0c1b      	lsrs	r3, r3, #16
 8009830:	b2db      	uxtb	r3, r3
 8009832:	2b01      	cmp	r3, #1
 8009834:	d10c      	bne.n	8009850 <I2C_WaitOnFlagUntilTimeout+0x78>
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	695b      	ldr	r3, [r3, #20]
 800983c:	43da      	mvns	r2, r3
 800983e:	68bb      	ldr	r3, [r7, #8]
 8009840:	4013      	ands	r3, r2
 8009842:	b29b      	uxth	r3, r3
 8009844:	2b00      	cmp	r3, #0
 8009846:	bf14      	ite	ne
 8009848:	2301      	movne	r3, #1
 800984a:	2300      	moveq	r3, #0
 800984c:	b2db      	uxtb	r3, r3
 800984e:	e00b      	b.n	8009868 <I2C_WaitOnFlagUntilTimeout+0x90>
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	699b      	ldr	r3, [r3, #24]
 8009856:	43da      	mvns	r2, r3
 8009858:	68bb      	ldr	r3, [r7, #8]
 800985a:	4013      	ands	r3, r2
 800985c:	b29b      	uxth	r3, r3
 800985e:	2b00      	cmp	r3, #0
 8009860:	bf14      	ite	ne
 8009862:	2301      	movne	r3, #1
 8009864:	2300      	moveq	r3, #0
 8009866:	b2db      	uxtb	r3, r3
 8009868:	2b00      	cmp	r3, #0
 800986a:	d1c6      	bne.n	80097fa <I2C_WaitOnFlagUntilTimeout+0x22>
 800986c:	e038      	b.n	80098e0 <I2C_WaitOnFlagUntilTimeout+0x108>
			}
		}
	} else {
		while (__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET) {
			/* Check for the Timeout */
			if (Timeout != HAL_MAX_DELAY) {
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009874:	d014      	beq.n	80098a0 <I2C_WaitOnFlagUntilTimeout+0xc8>
				if ((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout)) {
 8009876:	683b      	ldr	r3, [r7, #0]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d007      	beq.n	800988c <I2C_WaitOnFlagUntilTimeout+0xb4>
 800987c:	f7fa fe00 	bl	8004480 <HAL_GetTick>
 8009880:	4602      	mov	r2, r0
 8009882:	697b      	ldr	r3, [r7, #20]
 8009884:	1ad3      	subs	r3, r2, r3
 8009886:	683a      	ldr	r2, [r7, #0]
 8009888:	429a      	cmp	r2, r3
 800988a:	d209      	bcs.n	80098a0 <I2C_WaitOnFlagUntilTimeout+0xc8>
					hi2c->State = HAL_I2C_STATE_READY;
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	2201      	movs	r2, #1
 8009890:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

					/* Process Unlocked */
					__HAL_UNLOCK(hi2c);
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	2200      	movs	r2, #0
 8009898:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

					return HAL_TIMEOUT;
 800989c:	2303      	movs	r3, #3
 800989e:	e020      	b.n	80098e2 <I2C_WaitOnFlagUntilTimeout+0x10a>
		while (__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET) {
 80098a0:	68bb      	ldr	r3, [r7, #8]
 80098a2:	0c1b      	lsrs	r3, r3, #16
 80098a4:	b2db      	uxtb	r3, r3
 80098a6:	2b01      	cmp	r3, #1
 80098a8:	d10c      	bne.n	80098c4 <I2C_WaitOnFlagUntilTimeout+0xec>
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	695b      	ldr	r3, [r3, #20]
 80098b0:	43da      	mvns	r2, r3
 80098b2:	68bb      	ldr	r3, [r7, #8]
 80098b4:	4013      	ands	r3, r2
 80098b6:	b29b      	uxth	r3, r3
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	bf0c      	ite	eq
 80098bc:	2301      	moveq	r3, #1
 80098be:	2300      	movne	r3, #0
 80098c0:	b2db      	uxtb	r3, r3
 80098c2:	e00b      	b.n	80098dc <I2C_WaitOnFlagUntilTimeout+0x104>
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	699b      	ldr	r3, [r3, #24]
 80098ca:	43da      	mvns	r2, r3
 80098cc:	68bb      	ldr	r3, [r7, #8]
 80098ce:	4013      	ands	r3, r2
 80098d0:	b29b      	uxth	r3, r3
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	bf0c      	ite	eq
 80098d6:	2301      	moveq	r3, #1
 80098d8:	2300      	movne	r3, #0
 80098da:	b2db      	uxtb	r3, r3
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d1c6      	bne.n	800986e <I2C_WaitOnFlagUntilTimeout+0x96>
				}
			}
		}
	}
	return HAL_OK;
 80098e0:	2300      	movs	r3, #0
}
 80098e2:	4618      	mov	r0, r3
 80098e4:	3718      	adds	r7, #24
 80098e6:	46bd      	mov	sp, r7
 80098e8:	bd80      	pop	{r7, pc}

080098ea <I2C_WaitOnMasterAddressFlagUntilTimeout>:
 * @param  Flag: specifies the I2C flag to check.
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(
		I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout) {
 80098ea:	b580      	push	{r7, lr}
 80098ec:	b086      	sub	sp, #24
 80098ee:	af00      	add	r7, sp, #0
 80098f0:	60f8      	str	r0, [r7, #12]
 80098f2:	60b9      	str	r1, [r7, #8]
 80098f4:	607a      	str	r2, [r7, #4]
	uint32_t tickstart = 0;
 80098f6:	2300      	movs	r3, #0
 80098f8:	617b      	str	r3, [r7, #20]

	/* Get tick */
	tickstart = HAL_GetTick();
 80098fa:	f7fa fdc1 	bl	8004480 <HAL_GetTick>
 80098fe:	6178      	str	r0, [r7, #20]

	while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET) {
 8009900:	e03a      	b.n	8009978 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x8e>
		if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET) {
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	695b      	ldr	r3, [r3, #20]
 8009908:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800990c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009910:	d119      	bne.n	8009946 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5c>
			/* Generate Stop */
			hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	681a      	ldr	r2, [r3, #0]
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009920:	601a      	str	r2, [r3, #0]

			/* Clear AF Flag */
			__HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800992a:	615a      	str	r2, [r3, #20]

			hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	2204      	movs	r2, #4
 8009930:	639a      	str	r2, [r3, #56]	; 0x38
			hi2c->State = HAL_I2C_STATE_READY;
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	2201      	movs	r2, #1
 8009936:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

			/* Process Unlocked */
			__HAL_UNLOCK(hi2c);
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	2200      	movs	r2, #0
 800993e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

			return HAL_ERROR;
 8009942:	2301      	movs	r3, #1
 8009944:	e039      	b.n	80099ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd0>
		}

		/* Check for the Timeout */
		if (Timeout != HAL_MAX_DELAY) {
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800994c:	d014      	beq.n	8009978 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x8e>
			if ((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout)) {
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d007      	beq.n	8009964 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x7a>
 8009954:	f7fa fd94 	bl	8004480 <HAL_GetTick>
 8009958:	4602      	mov	r2, r0
 800995a:	697b      	ldr	r3, [r7, #20]
 800995c:	1ad3      	subs	r3, r2, r3
 800995e:	687a      	ldr	r2, [r7, #4]
 8009960:	429a      	cmp	r2, r3
 8009962:	d209      	bcs.n	8009978 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x8e>
				hi2c->State = HAL_I2C_STATE_READY;
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	2201      	movs	r2, #1
 8009968:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

				/* Process Unlocked */
				__HAL_UNLOCK(hi2c);
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	2200      	movs	r2, #0
 8009970:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

				return HAL_TIMEOUT;
 8009974:	2303      	movs	r3, #3
 8009976:	e020      	b.n	80099ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd0>
	while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET) {
 8009978:	68bb      	ldr	r3, [r7, #8]
 800997a:	0c1b      	lsrs	r3, r3, #16
 800997c:	b2db      	uxtb	r3, r3
 800997e:	2b01      	cmp	r3, #1
 8009980:	d10c      	bne.n	800999c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb2>
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	695b      	ldr	r3, [r3, #20]
 8009988:	43da      	mvns	r2, r3
 800998a:	68bb      	ldr	r3, [r7, #8]
 800998c:	4013      	ands	r3, r2
 800998e:	b29b      	uxth	r3, r3
 8009990:	2b00      	cmp	r3, #0
 8009992:	bf14      	ite	ne
 8009994:	2301      	movne	r3, #1
 8009996:	2300      	moveq	r3, #0
 8009998:	b2db      	uxtb	r3, r3
 800999a:	e00b      	b.n	80099b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xca>
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	699b      	ldr	r3, [r3, #24]
 80099a2:	43da      	mvns	r2, r3
 80099a4:	68bb      	ldr	r3, [r7, #8]
 80099a6:	4013      	ands	r3, r2
 80099a8:	b29b      	uxth	r3, r3
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	bf14      	ite	ne
 80099ae:	2301      	movne	r3, #1
 80099b0:	2300      	moveq	r3, #0
 80099b2:	b2db      	uxtb	r3, r3
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d1a4      	bne.n	8009902 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x18>
			}
		}
	}
	return HAL_OK;
 80099b8:	2300      	movs	r3, #0
}
 80099ba:	4618      	mov	r0, r3
 80099bc:	3718      	adds	r7, #24
 80099be:	46bd      	mov	sp, r7
 80099c0:	bd80      	pop	{r7, pc}

080099c2 <HAL_MspInit>:
 * @brief  Initializes the Global MSP.
 * @note   This function is called from HAL_Init() function to perform system
 *         level initialization (GPIOs, clock, DMA, interrupt).
 * @retval None
 */
void HAL_MspInit(void) {
 80099c2:	b480      	push	{r7}
 80099c4:	af00      	add	r7, sp, #0

}
 80099c6:	bf00      	nop
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bc80      	pop	{r7}
 80099cc:	4770      	bx	lr
	...

080099d0 <HAL_RCC_DeInit>:
 * @note   This function doesn't modify the configuration of the
 *            - Peripheral clocks  
 *            - LSI, LSE and RTC clocks 
 * @retval None
 */
void HAL_RCC_DeInit(void) {
 80099d0:	b480      	push	{r7}
 80099d2:	af00      	add	r7, sp, #0
	/* Set HSION bit */
	SET_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSITRIM_4);
 80099d4:	4b1a      	ldr	r3, [pc, #104]	; (8009a40 <HAL_RCC_DeInit+0x70>)
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	4a19      	ldr	r2, [pc, #100]	; (8009a40 <HAL_RCC_DeInit+0x70>)
 80099da:	f043 0381 	orr.w	r3, r3, #129	; 0x81
 80099de:	6013      	str	r3, [r2, #0]

	/* Reset CFGR register */
	CLEAR_REG(RCC->CFGR);
 80099e0:	4b17      	ldr	r3, [pc, #92]	; (8009a40 <HAL_RCC_DeInit+0x70>)
 80099e2:	2200      	movs	r2, #0
 80099e4:	609a      	str	r2, [r3, #8]

	/* Reset HSEON, CSSON, PLLON, PLLI2S */
	CLEAR_BIT(RCC->CR,
 80099e6:	4b16      	ldr	r3, [pc, #88]	; (8009a40 <HAL_RCC_DeInit+0x70>)
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	4a15      	ldr	r2, [pc, #84]	; (8009a40 <HAL_RCC_DeInit+0x70>)
 80099ec:	f023 63a1 	bic.w	r3, r3, #84410368	; 0x5080000
 80099f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80099f4:	6013      	str	r3, [r2, #0]
			RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLLON| RCC_CR_PLLI2SON);

	/* Reset PLLCFGR register */
	CLEAR_REG(RCC->PLLCFGR);
 80099f6:	4b12      	ldr	r3, [pc, #72]	; (8009a40 <HAL_RCC_DeInit+0x70>)
 80099f8:	2200      	movs	r2, #0
 80099fa:	605a      	str	r2, [r3, #4]
	SET_BIT(RCC->PLLCFGR,
 80099fc:	4b10      	ldr	r3, [pc, #64]	; (8009a40 <HAL_RCC_DeInit+0x70>)
 80099fe:	685a      	ldr	r2, [r3, #4]
 8009a00:	490f      	ldr	r1, [pc, #60]	; (8009a40 <HAL_RCC_DeInit+0x70>)
 8009a02:	4b10      	ldr	r3, [pc, #64]	; (8009a44 <HAL_RCC_DeInit+0x74>)
 8009a04:	4313      	orrs	r3, r2
 8009a06:	604b      	str	r3, [r1, #4]
			RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2);

	/* Reset PLLI2SCFGR register */
	CLEAR_REG(RCC->PLLI2SCFGR);
 8009a08:	4b0d      	ldr	r3, [pc, #52]	; (8009a40 <HAL_RCC_DeInit+0x70>)
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	SET_BIT(RCC->PLLI2SCFGR,
 8009a10:	4b0b      	ldr	r3, [pc, #44]	; (8009a40 <HAL_RCC_DeInit+0x70>)
 8009a12:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009a16:	4a0a      	ldr	r2, [pc, #40]	; (8009a40 <HAL_RCC_DeInit+0x70>)
 8009a18:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009a1c:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8009a20:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
			RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1);

	/* Reset HSEBYP bit */
	CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8009a24:	4b06      	ldr	r3, [pc, #24]	; (8009a40 <HAL_RCC_DeInit+0x70>)
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	4a05      	ldr	r2, [pc, #20]	; (8009a40 <HAL_RCC_DeInit+0x70>)
 8009a2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009a2e:	6013      	str	r3, [r2, #0]

	/* Disable all interrupts */
	CLEAR_REG(RCC->CIR);
 8009a30:	4b03      	ldr	r3, [pc, #12]	; (8009a40 <HAL_RCC_DeInit+0x70>)
 8009a32:	2200      	movs	r2, #0
 8009a34:	60da      	str	r2, [r3, #12]
}
 8009a36:	bf00      	nop
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	bc80      	pop	{r7}
 8009a3c:	4770      	bx	lr
 8009a3e:	bf00      	nop
 8009a40:	40023800 	.word	0x40023800
 8009a44:	04003010 	.word	0x04003010

08009a48 <RCC_SetHSEFreq>:

//AjoutÃ© par Alexis Murzeau: HSE_VALUE n'est pas mis en dur => pour compilation en librarie
void RCC_SetHSEFreq(uint32_t HSEFreq) {
 8009a48:	b480      	push	{r7}
 8009a4a:	b083      	sub	sp, #12
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
	HSEClockSpeed = HSEFreq;
 8009a50:	4a03      	ldr	r2, [pc, #12]	; (8009a60 <RCC_SetHSEFreq+0x18>)
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	6013      	str	r3, [r2, #0]
}
 8009a56:	bf00      	nop
 8009a58:	370c      	adds	r7, #12
 8009a5a:	46bd      	mov	sp, r7
 8009a5c:	bc80      	pop	{r7}
 8009a5e:	4770      	bx	lr
 8009a60:	20000098 	.word	0x20000098

08009a64 <HAL_RCC_OscConfig>:
 *         contains the configuration information for the RCC Oscillators.
 * @note   The PLL is not disabled when used as system clock.
 * @retval HAL status
 */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(
		RCC_OscInitTypeDef *RCC_OscInitStruct) {
 8009a64:	b580      	push	{r7, lr}
 8009a66:	b098      	sub	sp, #96	; 0x60
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = 0;
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	65fb      	str	r3, [r7, #92]	; 0x5c

	/* Check the parameters */
	assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
	/*------------------------------- HSE Configuration ------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE)
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	f003 0301 	and.w	r3, r3, #1
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d06c      	beq.n	8009b56 <HAL_RCC_OscConfig+0xf2>
			== RCC_OSCILLATORTYPE_HSE) {
		/* Check the parameters */
		assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
		/* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
		if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009a7c:	4b91      	ldr	r3, [pc, #580]	; (8009cc4 <HAL_RCC_OscConfig+0x260>)
 8009a7e:	689b      	ldr	r3, [r3, #8]
 8009a80:	f003 030c 	and.w	r3, r3, #12
 8009a84:	2b04      	cmp	r3, #4
 8009a86:	d00c      	beq.n	8009aa2 <HAL_RCC_OscConfig+0x3e>
				|| ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009a88:	4b8e      	ldr	r3, [pc, #568]	; (8009cc4 <HAL_RCC_OscConfig+0x260>)
 8009a8a:	689b      	ldr	r3, [r3, #8]
 8009a8c:	f003 030c 	and.w	r3, r3, #12
 8009a90:	2b08      	cmp	r3, #8
 8009a92:	d112      	bne.n	8009aba <HAL_RCC_OscConfig+0x56>
						&& ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC)
 8009a94:	4b8b      	ldr	r3, [pc, #556]	; (8009cc4 <HAL_RCC_OscConfig+0x260>)
 8009a96:	685b      	ldr	r3, [r3, #4]
 8009a98:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009a9c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009aa0:	d10b      	bne.n	8009aba <HAL_RCC_OscConfig+0x56>
								== RCC_PLLCFGR_PLLSRC_HSE))) {
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009aa2:	4b88      	ldr	r3, [pc, #544]	; (8009cc4 <HAL_RCC_OscConfig+0x260>)
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d052      	beq.n	8009b54 <HAL_RCC_OscConfig+0xf0>
					&& (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)) {
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	685b      	ldr	r3, [r3, #4]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d14e      	bne.n	8009b54 <HAL_RCC_OscConfig+0xf0>
				return HAL_ERROR;
 8009ab6:	2301      	movs	r3, #1
 8009ab8:	e222      	b.n	8009f00 <HAL_RCC_OscConfig+0x49c>
			}
		} else {
			/* Reset HSEON and HSEBYP bits before configuring the HSE --------------*/
			__HAL_RCC_HSE_CONFIG(RCC_HSE_OFF);
 8009aba:	4b83      	ldr	r3, [pc, #524]	; (8009cc8 <HAL_RCC_OscConfig+0x264>)
 8009abc:	2200      	movs	r2, #0
 8009abe:	701a      	strb	r2, [r3, #0]

			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8009ac0:	f7fa fcde 	bl	8004480 <HAL_GetTick>
 8009ac4:	65f8      	str	r0, [r7, #92]	; 0x5c

			/* Wait till HSE is disabled */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 8009ac6:	e00a      	b.n	8009ade <HAL_RCC_OscConfig+0x7a>
				if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 8009ac8:	f7fa fcda 	bl	8004480 <HAL_GetTick>
 8009acc:	4602      	mov	r2, r0
 8009ace:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009ad0:	1ad3      	subs	r3, r2, r3
 8009ad2:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ad6:	4293      	cmp	r3, r2
 8009ad8:	d901      	bls.n	8009ade <HAL_RCC_OscConfig+0x7a>
					return HAL_TIMEOUT;
 8009ada:	2303      	movs	r3, #3
 8009adc:	e210      	b.n	8009f00 <HAL_RCC_OscConfig+0x49c>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 8009ade:	4b79      	ldr	r3, [pc, #484]	; (8009cc4 <HAL_RCC_OscConfig+0x260>)
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d1ee      	bne.n	8009ac8 <HAL_RCC_OscConfig+0x64>
				}
			}

			/* Set the new HSE configuration ---------------------------------------*/
			__HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	685a      	ldr	r2, [r3, #4]
 8009aee:	4b76      	ldr	r3, [pc, #472]	; (8009cc8 <HAL_RCC_OscConfig+0x264>)
 8009af0:	b2d2      	uxtb	r2, r2
 8009af2:	701a      	strb	r2, [r3, #0]

			/* Check the HSE State */
			if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF) {
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	685b      	ldr	r3, [r3, #4]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d015      	beq.n	8009b28 <HAL_RCC_OscConfig+0xc4>
				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009afc:	f7fa fcc0 	bl	8004480 <HAL_GetTick>
 8009b00:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till HSE is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 8009b02:	e00a      	b.n	8009b1a <HAL_RCC_OscConfig+0xb6>
					if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 8009b04:	f7fa fcbc 	bl	8004480 <HAL_GetTick>
 8009b08:	4602      	mov	r2, r0
 8009b0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009b0c:	1ad3      	subs	r3, r2, r3
 8009b0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009b12:	4293      	cmp	r3, r2
 8009b14:	d901      	bls.n	8009b1a <HAL_RCC_OscConfig+0xb6>
						return HAL_TIMEOUT;
 8009b16:	2303      	movs	r3, #3
 8009b18:	e1f2      	b.n	8009f00 <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 8009b1a:	4b6a      	ldr	r3, [pc, #424]	; (8009cc4 <HAL_RCC_OscConfig+0x260>)
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d0ee      	beq.n	8009b04 <HAL_RCC_OscConfig+0xa0>
 8009b26:	e016      	b.n	8009b56 <HAL_RCC_OscConfig+0xf2>
					}
				}
			} else {
				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009b28:	f7fa fcaa 	bl	8004480 <HAL_GetTick>
 8009b2c:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till HSE is bypassed or disabled */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 8009b2e:	e00a      	b.n	8009b46 <HAL_RCC_OscConfig+0xe2>
					if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 8009b30:	f7fa fca6 	bl	8004480 <HAL_GetTick>
 8009b34:	4602      	mov	r2, r0
 8009b36:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009b38:	1ad3      	subs	r3, r2, r3
 8009b3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8009b3e:	4293      	cmp	r3, r2
 8009b40:	d901      	bls.n	8009b46 <HAL_RCC_OscConfig+0xe2>
						return HAL_TIMEOUT;
 8009b42:	2303      	movs	r3, #3
 8009b44:	e1dc      	b.n	8009f00 <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 8009b46:	4b5f      	ldr	r3, [pc, #380]	; (8009cc4 <HAL_RCC_OscConfig+0x260>)
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d1ee      	bne.n	8009b30 <HAL_RCC_OscConfig+0xcc>
 8009b52:	e000      	b.n	8009b56 <HAL_RCC_OscConfig+0xf2>
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009b54:	bf00      	nop
				}
			}
		}
	}
	/*----------------------------- HSI Configuration --------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI)
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	f003 0302 	and.w	r3, r3, #2
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d07f      	beq.n	8009c62 <HAL_RCC_OscConfig+0x1fe>
		assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
		assert_param(
				IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

		/* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
		if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009b62:	4b58      	ldr	r3, [pc, #352]	; (8009cc4 <HAL_RCC_OscConfig+0x260>)
 8009b64:	689b      	ldr	r3, [r3, #8]
 8009b66:	f003 030c 	and.w	r3, r3, #12
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d00b      	beq.n	8009b86 <HAL_RCC_OscConfig+0x122>
				|| ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009b6e:	4b55      	ldr	r3, [pc, #340]	; (8009cc4 <HAL_RCC_OscConfig+0x260>)
 8009b70:	689b      	ldr	r3, [r3, #8]
 8009b72:	f003 030c 	and.w	r3, r3, #12
 8009b76:	2b08      	cmp	r3, #8
 8009b78:	d12a      	bne.n	8009bd0 <HAL_RCC_OscConfig+0x16c>
						&& ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC)
 8009b7a:	4b52      	ldr	r3, [pc, #328]	; (8009cc4 <HAL_RCC_OscConfig+0x260>)
 8009b7c:	685b      	ldr	r3, [r3, #4]
 8009b7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d124      	bne.n	8009bd0 <HAL_RCC_OscConfig+0x16c>
								== RCC_PLLCFGR_PLLSRC_HSI))) {
			/* When HSI is used as system clock it will not disabled */
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009b86:	4b4f      	ldr	r3, [pc, #316]	; (8009cc4 <HAL_RCC_OscConfig+0x260>)
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	f003 0302 	and.w	r3, r3, #2
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d005      	beq.n	8009b9e <HAL_RCC_OscConfig+0x13a>
					&& (RCC_OscInitStruct->HSIState != RCC_HSI_ON)) {
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	68db      	ldr	r3, [r3, #12]
 8009b96:	2b01      	cmp	r3, #1
 8009b98:	d001      	beq.n	8009b9e <HAL_RCC_OscConfig+0x13a>
				return HAL_ERROR;
 8009b9a:	2301      	movs	r3, #1
 8009b9c:	e1b0      	b.n	8009f00 <HAL_RCC_OscConfig+0x49c>
			}
			/* Otherwise, just the calibration is allowed */
			else {
				/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(
 8009b9e:	4b49      	ldr	r3, [pc, #292]	; (8009cc4 <HAL_RCC_OscConfig+0x260>)
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	691b      	ldr	r3, [r3, #16]
 8009baa:	21f8      	movs	r1, #248	; 0xf8
 8009bac:	6539      	str	r1, [r7, #80]	; 0x50
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009bae:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009bb0:	fa91 f1a1 	rbit	r1, r1
 8009bb4:	64f9      	str	r1, [r7, #76]	; 0x4c
   return(result);
 8009bb6:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8009bb8:	65b9      	str	r1, [r7, #88]	; 0x58
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8009bba:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009bbc:	fab1 f181 	clz	r1, r1
 8009bc0:	6579      	str	r1, [r7, #84]	; 0x54
   return ((uint8_t) result);    /* Add explicit type cast here */
 8009bc2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009bc4:	b2c9      	uxtb	r1, r1
 8009bc6:	408b      	lsls	r3, r1
 8009bc8:	493e      	ldr	r1, [pc, #248]	; (8009cc4 <HAL_RCC_OscConfig+0x260>)
 8009bca:	4313      	orrs	r3, r2
 8009bcc:	600b      	str	r3, [r1, #0]
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009bce:	e048      	b.n	8009c62 <HAL_RCC_OscConfig+0x1fe>
						RCC_OscInitStruct->HSICalibrationValue);
			}
		} else {
			/* Check the HSI State */
			if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF) {
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	68db      	ldr	r3, [r3, #12]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d02e      	beq.n	8009c36 <HAL_RCC_OscConfig+0x1d2>
				/* Enable the Internal High Speed oscillator (HSI). */
				__HAL_RCC_HSI_ENABLE();
 8009bd8:	4b3c      	ldr	r3, [pc, #240]	; (8009ccc <HAL_RCC_OscConfig+0x268>)
 8009bda:	2201      	movs	r2, #1
 8009bdc:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009bde:	f7fa fc4f 	bl	8004480 <HAL_GetTick>
 8009be2:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till HSI is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 8009be4:	e008      	b.n	8009bf8 <HAL_RCC_OscConfig+0x194>
					if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) {
 8009be6:	f7fa fc4b 	bl	8004480 <HAL_GetTick>
 8009bea:	4602      	mov	r2, r0
 8009bec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009bee:	1ad3      	subs	r3, r2, r3
 8009bf0:	2b64      	cmp	r3, #100	; 0x64
 8009bf2:	d901      	bls.n	8009bf8 <HAL_RCC_OscConfig+0x194>
						return HAL_TIMEOUT;
 8009bf4:	2303      	movs	r3, #3
 8009bf6:	e183      	b.n	8009f00 <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 8009bf8:	4b32      	ldr	r3, [pc, #200]	; (8009cc4 <HAL_RCC_OscConfig+0x260>)
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	f003 0302 	and.w	r3, r3, #2
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d0f0      	beq.n	8009be6 <HAL_RCC_OscConfig+0x182>
					}
				}

				/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(
 8009c04:	4b2f      	ldr	r3, [pc, #188]	; (8009cc4 <HAL_RCC_OscConfig+0x260>)
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	691b      	ldr	r3, [r3, #16]
 8009c10:	21f8      	movs	r1, #248	; 0xf8
 8009c12:	6439      	str	r1, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c14:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009c16:	fa91 f1a1 	rbit	r1, r1
 8009c1a:	63f9      	str	r1, [r7, #60]	; 0x3c
   return(result);
 8009c1c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009c1e:	64b9      	str	r1, [r7, #72]	; 0x48
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8009c20:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8009c22:	fab1 f181 	clz	r1, r1
 8009c26:	6479      	str	r1, [r7, #68]	; 0x44
   return ((uint8_t) result);    /* Add explicit type cast here */
 8009c28:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009c2a:	b2c9      	uxtb	r1, r1
 8009c2c:	408b      	lsls	r3, r1
 8009c2e:	4925      	ldr	r1, [pc, #148]	; (8009cc4 <HAL_RCC_OscConfig+0x260>)
 8009c30:	4313      	orrs	r3, r2
 8009c32:	600b      	str	r3, [r1, #0]
 8009c34:	e015      	b.n	8009c62 <HAL_RCC_OscConfig+0x1fe>
						RCC_OscInitStruct->HSICalibrationValue);
			} else {
				/* Disable the Internal High Speed oscillator (HSI). */
				__HAL_RCC_HSI_DISABLE();
 8009c36:	4b25      	ldr	r3, [pc, #148]	; (8009ccc <HAL_RCC_OscConfig+0x268>)
 8009c38:	2200      	movs	r2, #0
 8009c3a:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009c3c:	f7fa fc20 	bl	8004480 <HAL_GetTick>
 8009c40:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till HSI is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) {
 8009c42:	e008      	b.n	8009c56 <HAL_RCC_OscConfig+0x1f2>
					if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) {
 8009c44:	f7fa fc1c 	bl	8004480 <HAL_GetTick>
 8009c48:	4602      	mov	r2, r0
 8009c4a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009c4c:	1ad3      	subs	r3, r2, r3
 8009c4e:	2b64      	cmp	r3, #100	; 0x64
 8009c50:	d901      	bls.n	8009c56 <HAL_RCC_OscConfig+0x1f2>
						return HAL_TIMEOUT;
 8009c52:	2303      	movs	r3, #3
 8009c54:	e154      	b.n	8009f00 <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) {
 8009c56:	4b1b      	ldr	r3, [pc, #108]	; (8009cc4 <HAL_RCC_OscConfig+0x260>)
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	f003 0302 	and.w	r3, r3, #2
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d1f0      	bne.n	8009c44 <HAL_RCC_OscConfig+0x1e0>
				}
			}
		}
	}
	/*------------------------------ LSI Configuration -------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI)
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	f003 0308 	and.w	r3, r3, #8
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d038      	beq.n	8009ce0 <HAL_RCC_OscConfig+0x27c>
			== RCC_OSCILLATORTYPE_LSI) {
		/* Check the parameters */
		assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

		/* Check the LSI State */
		if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF) {
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	695b      	ldr	r3, [r3, #20]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d016      	beq.n	8009ca4 <HAL_RCC_OscConfig+0x240>
			/* Enable the Internal Low Speed oscillator (LSI). */
			__HAL_RCC_LSI_ENABLE();
 8009c76:	4b16      	ldr	r3, [pc, #88]	; (8009cd0 <HAL_RCC_OscConfig+0x26c>)
 8009c78:	2201      	movs	r2, #1
 8009c7a:	601a      	str	r2, [r3, #0]

			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8009c7c:	f7fa fc00 	bl	8004480 <HAL_GetTick>
 8009c80:	65f8      	str	r0, [r7, #92]	; 0x5c

			/* Wait till LSI is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET) {
 8009c82:	e008      	b.n	8009c96 <HAL_RCC_OscConfig+0x232>
				if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) {
 8009c84:	f7fa fbfc 	bl	8004480 <HAL_GetTick>
 8009c88:	4602      	mov	r2, r0
 8009c8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009c8c:	1ad3      	subs	r3, r2, r3
 8009c8e:	2b64      	cmp	r3, #100	; 0x64
 8009c90:	d901      	bls.n	8009c96 <HAL_RCC_OscConfig+0x232>
					return HAL_TIMEOUT;
 8009c92:	2303      	movs	r3, #3
 8009c94:	e134      	b.n	8009f00 <HAL_RCC_OscConfig+0x49c>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET) {
 8009c96:	4b0b      	ldr	r3, [pc, #44]	; (8009cc4 <HAL_RCC_OscConfig+0x260>)
 8009c98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009c9a:	f003 0302 	and.w	r3, r3, #2
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d0f0      	beq.n	8009c84 <HAL_RCC_OscConfig+0x220>
 8009ca2:	e01d      	b.n	8009ce0 <HAL_RCC_OscConfig+0x27c>
				}
			}
		} else {
			/* Disable the Internal Low Speed oscillator (LSI). */
			__HAL_RCC_LSI_DISABLE();
 8009ca4:	4b0a      	ldr	r3, [pc, #40]	; (8009cd0 <HAL_RCC_OscConfig+0x26c>)
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	601a      	str	r2, [r3, #0]

			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8009caa:	f7fa fbe9 	bl	8004480 <HAL_GetTick>
 8009cae:	65f8      	str	r0, [r7, #92]	; 0x5c

			/* Wait till LSI is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET) {
 8009cb0:	e010      	b.n	8009cd4 <HAL_RCC_OscConfig+0x270>
				if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) {
 8009cb2:	f7fa fbe5 	bl	8004480 <HAL_GetTick>
 8009cb6:	4602      	mov	r2, r0
 8009cb8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009cba:	1ad3      	subs	r3, r2, r3
 8009cbc:	2b64      	cmp	r3, #100	; 0x64
 8009cbe:	d909      	bls.n	8009cd4 <HAL_RCC_OscConfig+0x270>
					return HAL_TIMEOUT;
 8009cc0:	2303      	movs	r3, #3
 8009cc2:	e11d      	b.n	8009f00 <HAL_RCC_OscConfig+0x49c>
 8009cc4:	40023800 	.word	0x40023800
 8009cc8:	40023802 	.word	0x40023802
 8009ccc:	42470000 	.word	0x42470000
 8009cd0:	42470e80 	.word	0x42470e80
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET) {
 8009cd4:	4b8c      	ldr	r3, [pc, #560]	; (8009f08 <HAL_RCC_OscConfig+0x4a4>)
 8009cd6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009cd8:	f003 0302 	and.w	r3, r3, #2
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d1e8      	bne.n	8009cb2 <HAL_RCC_OscConfig+0x24e>
				}
			}
		}
	}
	/*------------------------------ LSE Configuration -------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE)
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	f003 0304 	and.w	r3, r3, #4
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d070      	beq.n	8009dce <HAL_RCC_OscConfig+0x36a>
			== RCC_OSCILLATORTYPE_LSE) {
		/* Check the parameters */
		assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

		/* Enable Power Clock*/
		__HAL_RCC_PWR_CLK_ENABLE();
 8009cec:	4b86      	ldr	r3, [pc, #536]	; (8009f08 <HAL_RCC_OscConfig+0x4a4>)
 8009cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cf0:	4a85      	ldr	r2, [pc, #532]	; (8009f08 <HAL_RCC_OscConfig+0x4a4>)
 8009cf2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009cf6:	6413      	str	r3, [r2, #64]	; 0x40
 8009cf8:	4b83      	ldr	r3, [pc, #524]	; (8009f08 <HAL_RCC_OscConfig+0x4a4>)
 8009cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009d00:	60bb      	str	r3, [r7, #8]
 8009d02:	68bb      	ldr	r3, [r7, #8]

		/* Enable write access to Backup domain */
		PWR->CR |= PWR_CR_DBP;
 8009d04:	4b81      	ldr	r3, [pc, #516]	; (8009f0c <HAL_RCC_OscConfig+0x4a8>)
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	4a80      	ldr	r2, [pc, #512]	; (8009f0c <HAL_RCC_OscConfig+0x4a8>)
 8009d0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009d0e:	6013      	str	r3, [r2, #0]

		/* Wait for Backup domain Write protection disable */
		tickstart = HAL_GetTick();
 8009d10:	f7fa fbb6 	bl	8004480 <HAL_GetTick>
 8009d14:	65f8      	str	r0, [r7, #92]	; 0x5c

		while ((PWR->CR & PWR_CR_DBP) == RESET) {
 8009d16:	e008      	b.n	8009d2a <HAL_RCC_OscConfig+0x2c6>
			if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE) {
 8009d18:	f7fa fbb2 	bl	8004480 <HAL_GetTick>
 8009d1c:	4602      	mov	r2, r0
 8009d1e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d20:	1ad3      	subs	r3, r2, r3
 8009d22:	2b64      	cmp	r3, #100	; 0x64
 8009d24:	d901      	bls.n	8009d2a <HAL_RCC_OscConfig+0x2c6>
				return HAL_TIMEOUT;
 8009d26:	2303      	movs	r3, #3
 8009d28:	e0ea      	b.n	8009f00 <HAL_RCC_OscConfig+0x49c>
		while ((PWR->CR & PWR_CR_DBP) == RESET) {
 8009d2a:	4b78      	ldr	r3, [pc, #480]	; (8009f0c <HAL_RCC_OscConfig+0x4a8>)
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d0f0      	beq.n	8009d18 <HAL_RCC_OscConfig+0x2b4>
			}
		}

		/* Reset LSEON and LSEBYP bits before configuring the LSE ----------------*/
		__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);
 8009d36:	4b76      	ldr	r3, [pc, #472]	; (8009f10 <HAL_RCC_OscConfig+0x4ac>)
 8009d38:	2200      	movs	r2, #0
 8009d3a:	701a      	strb	r2, [r3, #0]

		/* Get Start Tick*/
		tickstart = HAL_GetTick();
 8009d3c:	f7fa fba0 	bl	8004480 <HAL_GetTick>
 8009d40:	65f8      	str	r0, [r7, #92]	; 0x5c

		/* Wait till LSE is ready */
		while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 8009d42:	e00a      	b.n	8009d5a <HAL_RCC_OscConfig+0x2f6>
			if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 8009d44:	f7fa fb9c 	bl	8004480 <HAL_GetTick>
 8009d48:	4602      	mov	r2, r0
 8009d4a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d4c:	1ad3      	subs	r3, r2, r3
 8009d4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d52:	4293      	cmp	r3, r2
 8009d54:	d901      	bls.n	8009d5a <HAL_RCC_OscConfig+0x2f6>
				return HAL_TIMEOUT;
 8009d56:	2303      	movs	r3, #3
 8009d58:	e0d2      	b.n	8009f00 <HAL_RCC_OscConfig+0x49c>
		while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 8009d5a:	4b6b      	ldr	r3, [pc, #428]	; (8009f08 <HAL_RCC_OscConfig+0x4a4>)
 8009d5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d5e:	f003 0302 	and.w	r3, r3, #2
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d1ee      	bne.n	8009d44 <HAL_RCC_OscConfig+0x2e0>
			}
		}

		/* Set the new LSE configuration -----------------------------------------*/
		__HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	689a      	ldr	r2, [r3, #8]
 8009d6a:	4b69      	ldr	r3, [pc, #420]	; (8009f10 <HAL_RCC_OscConfig+0x4ac>)
 8009d6c:	b2d2      	uxtb	r2, r2
 8009d6e:	701a      	strb	r2, [r3, #0]
		/* Check the LSE State */
		if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF) {
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	689b      	ldr	r3, [r3, #8]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d015      	beq.n	8009da4 <HAL_RCC_OscConfig+0x340>
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8009d78:	f7fa fb82 	bl	8004480 <HAL_GetTick>
 8009d7c:	65f8      	str	r0, [r7, #92]	; 0x5c

			/* Wait till LSE is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) {
 8009d7e:	e00a      	b.n	8009d96 <HAL_RCC_OscConfig+0x332>
				if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 8009d80:	f7fa fb7e 	bl	8004480 <HAL_GetTick>
 8009d84:	4602      	mov	r2, r0
 8009d86:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d88:	1ad3      	subs	r3, r2, r3
 8009d8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d8e:	4293      	cmp	r3, r2
 8009d90:	d901      	bls.n	8009d96 <HAL_RCC_OscConfig+0x332>
					return HAL_TIMEOUT;
 8009d92:	2303      	movs	r3, #3
 8009d94:	e0b4      	b.n	8009f00 <HAL_RCC_OscConfig+0x49c>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) {
 8009d96:	4b5c      	ldr	r3, [pc, #368]	; (8009f08 <HAL_RCC_OscConfig+0x4a4>)
 8009d98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d9a:	f003 0302 	and.w	r3, r3, #2
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d0ee      	beq.n	8009d80 <HAL_RCC_OscConfig+0x31c>
 8009da2:	e014      	b.n	8009dce <HAL_RCC_OscConfig+0x36a>
				}
			}
		} else {
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8009da4:	f7fa fb6c 	bl	8004480 <HAL_GetTick>
 8009da8:	65f8      	str	r0, [r7, #92]	; 0x5c

			/* Wait till LSE is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 8009daa:	e00a      	b.n	8009dc2 <HAL_RCC_OscConfig+0x35e>
				if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 8009dac:	f7fa fb68 	bl	8004480 <HAL_GetTick>
 8009db0:	4602      	mov	r2, r0
 8009db2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009db4:	1ad3      	subs	r3, r2, r3
 8009db6:	f241 3288 	movw	r2, #5000	; 0x1388
 8009dba:	4293      	cmp	r3, r2
 8009dbc:	d901      	bls.n	8009dc2 <HAL_RCC_OscConfig+0x35e>
					return HAL_TIMEOUT;
 8009dbe:	2303      	movs	r3, #3
 8009dc0:	e09e      	b.n	8009f00 <HAL_RCC_OscConfig+0x49c>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 8009dc2:	4b51      	ldr	r3, [pc, #324]	; (8009f08 <HAL_RCC_OscConfig+0x4a4>)
 8009dc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009dc6:	f003 0302 	and.w	r3, r3, #2
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d1ee      	bne.n	8009dac <HAL_RCC_OscConfig+0x348>
		}
	}
	/*-------------------------------- PLL Configuration -----------------------*/
	/* Check the parameters */
	assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
	if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE) {
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	699b      	ldr	r3, [r3, #24]
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	f000 8093 	beq.w	8009efe <HAL_RCC_OscConfig+0x49a>
		/* Check if the PLL is used as system clock or not */
		if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL) {
 8009dd8:	4b4b      	ldr	r3, [pc, #300]	; (8009f08 <HAL_RCC_OscConfig+0x4a4>)
 8009dda:	689b      	ldr	r3, [r3, #8]
 8009ddc:	f003 030c 	and.w	r3, r3, #12
 8009de0:	2b08      	cmp	r3, #8
 8009de2:	f000 808a 	beq.w	8009efa <HAL_RCC_OscConfig+0x496>
			if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON) {
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	699b      	ldr	r3, [r3, #24]
 8009dea:	2b02      	cmp	r3, #2
 8009dec:	d16e      	bne.n	8009ecc <HAL_RCC_OscConfig+0x468>
				assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
				assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
				assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

				/* Disable the main PLL. */
				__HAL_RCC_PLL_DISABLE();
 8009dee:	4b49      	ldr	r3, [pc, #292]	; (8009f14 <HAL_RCC_OscConfig+0x4b0>)
 8009df0:	2200      	movs	r2, #0
 8009df2:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009df4:	f7fa fb44 	bl	8004480 <HAL_GetTick>
 8009df8:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till PLL is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 8009dfa:	e008      	b.n	8009e0e <HAL_RCC_OscConfig+0x3aa>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 8009dfc:	f7fa fb40 	bl	8004480 <HAL_GetTick>
 8009e00:	4602      	mov	r2, r0
 8009e02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009e04:	1ad3      	subs	r3, r2, r3
 8009e06:	2b64      	cmp	r3, #100	; 0x64
 8009e08:	d901      	bls.n	8009e0e <HAL_RCC_OscConfig+0x3aa>
						return HAL_TIMEOUT;
 8009e0a:	2303      	movs	r3, #3
 8009e0c:	e078      	b.n	8009f00 <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 8009e0e:	4b3e      	ldr	r3, [pc, #248]	; (8009f08 <HAL_RCC_OscConfig+0x4a4>)
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d1f0      	bne.n	8009dfc <HAL_RCC_OscConfig+0x398>
					}
				}

				/* Configure the main PLL clock source, multiplication and division factors. */
				WRITE_REG(RCC->PLLCFGR,
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	69da      	ldr	r2, [r3, #28]
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	6a1b      	ldr	r3, [r3, #32]
 8009e22:	431a      	orrs	r2, r3
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e28:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8009e2c:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e2e:	6939      	ldr	r1, [r7, #16]
 8009e30:	fa91 f1a1 	rbit	r1, r1
 8009e34:	60f9      	str	r1, [r7, #12]
   return(result);
 8009e36:	68f9      	ldr	r1, [r7, #12]
 8009e38:	61b9      	str	r1, [r7, #24]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8009e3a:	69b9      	ldr	r1, [r7, #24]
 8009e3c:	fab1 f181 	clz	r1, r1
 8009e40:	6179      	str	r1, [r7, #20]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8009e42:	6979      	ldr	r1, [r7, #20]
 8009e44:	b2c9      	uxtb	r1, r1
 8009e46:	408b      	lsls	r3, r1
 8009e48:	431a      	orrs	r2, r3
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e4e:	085b      	lsrs	r3, r3, #1
 8009e50:	3b01      	subs	r3, #1
 8009e52:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 8009e56:	6239      	str	r1, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e58:	6a39      	ldr	r1, [r7, #32]
 8009e5a:	fa91 f1a1 	rbit	r1, r1
 8009e5e:	61f9      	str	r1, [r7, #28]
   return(result);
 8009e60:	69f9      	ldr	r1, [r7, #28]
 8009e62:	62b9      	str	r1, [r7, #40]	; 0x28
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8009e64:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009e66:	fab1 f181 	clz	r1, r1
 8009e6a:	6279      	str	r1, [r7, #36]	; 0x24
   return ((uint8_t) result);    /* Add explicit type cast here */
 8009e6c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009e6e:	b2c9      	uxtb	r1, r1
 8009e70:	408b      	lsls	r3, r1
 8009e72:	431a      	orrs	r2, r3
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e78:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8009e7c:	6339      	str	r1, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e7e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009e80:	fa91 f1a1 	rbit	r1, r1
 8009e84:	62f9      	str	r1, [r7, #44]	; 0x2c
   return(result);
 8009e86:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009e88:	63b9      	str	r1, [r7, #56]	; 0x38
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8009e8a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009e8c:	fab1 f181 	clz	r1, r1
 8009e90:	6379      	str	r1, [r7, #52]	; 0x34
   return ((uint8_t) result);    /* Add explicit type cast here */
 8009e92:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009e94:	b2c9      	uxtb	r1, r1
 8009e96:	408b      	lsls	r3, r1
 8009e98:	491b      	ldr	r1, [pc, #108]	; (8009f08 <HAL_RCC_OscConfig+0x4a4>)
 8009e9a:	4313      	orrs	r3, r2
 8009e9c:	604b      	str	r3, [r1, #4]
						(RCC_OscInitStruct->PLL.PLLSource | RCC_OscInitStruct->PLL.PLLM | (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN)) | (((RCC_OscInitStruct->PLL.PLLP >> 1) -1) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
				/* Enable the main PLL. */
				__HAL_RCC_PLL_ENABLE();
 8009e9e:	4b1d      	ldr	r3, [pc, #116]	; (8009f14 <HAL_RCC_OscConfig+0x4b0>)
 8009ea0:	2201      	movs	r2, #1
 8009ea2:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009ea4:	f7fa faec 	bl	8004480 <HAL_GetTick>
 8009ea8:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till PLL is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 8009eaa:	e008      	b.n	8009ebe <HAL_RCC_OscConfig+0x45a>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 8009eac:	f7fa fae8 	bl	8004480 <HAL_GetTick>
 8009eb0:	4602      	mov	r2, r0
 8009eb2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009eb4:	1ad3      	subs	r3, r2, r3
 8009eb6:	2b64      	cmp	r3, #100	; 0x64
 8009eb8:	d901      	bls.n	8009ebe <HAL_RCC_OscConfig+0x45a>
						return HAL_TIMEOUT;
 8009eba:	2303      	movs	r3, #3
 8009ebc:	e020      	b.n	8009f00 <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 8009ebe:	4b12      	ldr	r3, [pc, #72]	; (8009f08 <HAL_RCC_OscConfig+0x4a4>)
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d0f0      	beq.n	8009eac <HAL_RCC_OscConfig+0x448>
 8009eca:	e018      	b.n	8009efe <HAL_RCC_OscConfig+0x49a>
					}
				}
			} else {
				/* Disable the main PLL. */
				__HAL_RCC_PLL_DISABLE();
 8009ecc:	4b11      	ldr	r3, [pc, #68]	; (8009f14 <HAL_RCC_OscConfig+0x4b0>)
 8009ece:	2200      	movs	r2, #0
 8009ed0:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009ed2:	f7fa fad5 	bl	8004480 <HAL_GetTick>
 8009ed6:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till PLL is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 8009ed8:	e008      	b.n	8009eec <HAL_RCC_OscConfig+0x488>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 8009eda:	f7fa fad1 	bl	8004480 <HAL_GetTick>
 8009ede:	4602      	mov	r2, r0
 8009ee0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009ee2:	1ad3      	subs	r3, r2, r3
 8009ee4:	2b64      	cmp	r3, #100	; 0x64
 8009ee6:	d901      	bls.n	8009eec <HAL_RCC_OscConfig+0x488>
						return HAL_TIMEOUT;
 8009ee8:	2303      	movs	r3, #3
 8009eea:	e009      	b.n	8009f00 <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 8009eec:	4b06      	ldr	r3, [pc, #24]	; (8009f08 <HAL_RCC_OscConfig+0x4a4>)
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d1f0      	bne.n	8009eda <HAL_RCC_OscConfig+0x476>
 8009ef8:	e001      	b.n	8009efe <HAL_RCC_OscConfig+0x49a>
					}
				}
			}
		} else {
			return HAL_ERROR;
 8009efa:	2301      	movs	r3, #1
 8009efc:	e000      	b.n	8009f00 <HAL_RCC_OscConfig+0x49c>
		}
	}
	return HAL_OK;
 8009efe:	2300      	movs	r3, #0
}
 8009f00:	4618      	mov	r0, r3
 8009f02:	3760      	adds	r7, #96	; 0x60
 8009f04:	46bd      	mov	sp, r7
 8009f06:	bd80      	pop	{r7, pc}
 8009f08:	40023800 	.word	0x40023800
 8009f0c:	40007000 	.word	0x40007000
 8009f10:	40023870 	.word	0x40023870
 8009f14:	42470060 	.word	0x42470060

08009f18 <HAL_RCC_ClockConfig>:
 *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
 *         (for more details refer to section above "Initialization/de-initialization functions")
 * @retval None
 */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct,
		uint32_t FLatency) {
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b084      	sub	sp, #16
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
 8009f20:	6039      	str	r1, [r7, #0]
	uint32_t tickstart = 0;
 8009f22:	2300      	movs	r3, #0
 8009f24:	60fb      	str	r3, [r7, #12]
	/* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
	 must be correctly programmed according to the frequency of the CPU clock 
	 (HCLK) and the supply voltage of the device. */

	/* Increasing the CPU frequency */
	if (FLatency > (FLASH->ACR & FLASH_ACR_LATENCY)) {
 8009f26:	4b9b      	ldr	r3, [pc, #620]	; (800a194 <HAL_RCC_ClockConfig+0x27c>)
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	f003 030f 	and.w	r3, r3, #15
 8009f2e:	683a      	ldr	r2, [r7, #0]
 8009f30:	429a      	cmp	r2, r3
 8009f32:	f240 80aa 	bls.w	800a08a <HAL_RCC_ClockConfig+0x172>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		__HAL_FLASH_SET_LATENCY(FLatency);
 8009f36:	4b97      	ldr	r3, [pc, #604]	; (800a194 <HAL_RCC_ClockConfig+0x27c>)
 8009f38:	683a      	ldr	r2, [r7, #0]
 8009f3a:	b2d2      	uxtb	r2, r2
 8009f3c:	701a      	strb	r2, [r3, #0]

		/* Check that the new number of wait states is taken into account to access the Flash
		 memory by reading the FLASH_ACR register */
		if ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency) {
 8009f3e:	4b95      	ldr	r3, [pc, #596]	; (800a194 <HAL_RCC_ClockConfig+0x27c>)
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	f003 030f 	and.w	r3, r3, #15
 8009f46:	683a      	ldr	r2, [r7, #0]
 8009f48:	429a      	cmp	r2, r3
 8009f4a:	d001      	beq.n	8009f50 <HAL_RCC_ClockConfig+0x38>
			return HAL_ERROR;
 8009f4c:	2301      	movs	r3, #1
 8009f4e:	e16d      	b.n	800a22c <HAL_RCC_ClockConfig+0x314>
		}

		/*-------------------------- HCLK Configuration --------------------------*/
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK)
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	f003 0302 	and.w	r3, r3, #2
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d008      	beq.n	8009f6e <HAL_RCC_ClockConfig+0x56>
				== RCC_CLOCKTYPE_HCLK) {
			assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
			MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE,
 8009f5c:	4b8e      	ldr	r3, [pc, #568]	; (800a198 <HAL_RCC_ClockConfig+0x280>)
 8009f5e:	689b      	ldr	r3, [r3, #8]
 8009f60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	689b      	ldr	r3, [r3, #8]
 8009f68:	498b      	ldr	r1, [pc, #556]	; (800a198 <HAL_RCC_ClockConfig+0x280>)
 8009f6a:	4313      	orrs	r3, r2
 8009f6c:	608b      	str	r3, [r1, #8]
					RCC_ClkInitStruct->AHBCLKDivider);
		}

		/*------------------------- SYSCLK Configuration ---------------------------*/
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK)
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	f003 0301 	and.w	r3, r3, #1
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	f000 8135 	beq.w	800a1e6 <HAL_RCC_ClockConfig+0x2ce>
				== RCC_CLOCKTYPE_SYSCLK) {
			assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

			/* HSE is selected as System Clock Source */
			if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) {
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	685b      	ldr	r3, [r3, #4]
 8009f80:	2b01      	cmp	r3, #1
 8009f82:	d107      	bne.n	8009f94 <HAL_RCC_ClockConfig+0x7c>
				/* Check the HSE ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 8009f84:	4b84      	ldr	r3, [pc, #528]	; (800a198 <HAL_RCC_ClockConfig+0x280>)
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d119      	bne.n	8009fc4 <HAL_RCC_ClockConfig+0xac>
					return HAL_ERROR;
 8009f90:	2301      	movs	r3, #1
 8009f92:	e14b      	b.n	800a22c <HAL_RCC_ClockConfig+0x314>
				}
			}
			/* PLL is selected as System Clock Source */
			else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	685b      	ldr	r3, [r3, #4]
 8009f98:	2b02      	cmp	r3, #2
 8009f9a:	d003      	beq.n	8009fa4 <HAL_RCC_ClockConfig+0x8c>
					|| (RCC_ClkInitStruct->SYSCLKSource
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	685b      	ldr	r3, [r3, #4]
 8009fa0:	2b03      	cmp	r3, #3
 8009fa2:	d107      	bne.n	8009fb4 <HAL_RCC_ClockConfig+0x9c>
							== RCC_SYSCLKSOURCE_PLLRCLK)) {
				/* Check the PLL ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 8009fa4:	4b7c      	ldr	r3, [pc, #496]	; (800a198 <HAL_RCC_ClockConfig+0x280>)
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d109      	bne.n	8009fc4 <HAL_RCC_ClockConfig+0xac>
					return HAL_ERROR;
 8009fb0:	2301      	movs	r3, #1
 8009fb2:	e13b      	b.n	800a22c <HAL_RCC_ClockConfig+0x314>
				}
			}
			/* HSI is selected as System Clock Source */
			else {
				/* Check the HSI ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 8009fb4:	4b78      	ldr	r3, [pc, #480]	; (800a198 <HAL_RCC_ClockConfig+0x280>)
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	f003 0302 	and.w	r3, r3, #2
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d101      	bne.n	8009fc4 <HAL_RCC_ClockConfig+0xac>
					return HAL_ERROR;
 8009fc0:	2301      	movs	r3, #1
 8009fc2:	e133      	b.n	800a22c <HAL_RCC_ClockConfig+0x314>
				}
			}

			__HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009fc4:	4b74      	ldr	r3, [pc, #464]	; (800a198 <HAL_RCC_ClockConfig+0x280>)
 8009fc6:	689b      	ldr	r3, [r3, #8]
 8009fc8:	f023 0203 	bic.w	r2, r3, #3
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	685b      	ldr	r3, [r3, #4]
 8009fd0:	4971      	ldr	r1, [pc, #452]	; (800a198 <HAL_RCC_ClockConfig+0x280>)
 8009fd2:	4313      	orrs	r3, r2
 8009fd4:	608b      	str	r3, [r1, #8]
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8009fd6:	f7fa fa53 	bl	8004480 <HAL_GetTick>
 8009fda:	60f8      	str	r0, [r7, #12]

			if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) {
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	685b      	ldr	r3, [r3, #4]
 8009fe0:	2b01      	cmp	r3, #1
 8009fe2:	d112      	bne.n	800a00a <HAL_RCC_ClockConfig+0xf2>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 8009fe4:	e00a      	b.n	8009ffc <HAL_RCC_ClockConfig+0xe4>
						!= RCC_SYSCLKSOURCE_STATUS_HSE) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 8009fe6:	f7fa fa4b 	bl	8004480 <HAL_GetTick>
 8009fea:	4602      	mov	r2, r0
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	1ad3      	subs	r3, r2, r3
 8009ff0:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ff4:	4293      	cmp	r3, r2
 8009ff6:	d901      	bls.n	8009ffc <HAL_RCC_ClockConfig+0xe4>
						return HAL_TIMEOUT;
 8009ff8:	2303      	movs	r3, #3
 8009ffa:	e117      	b.n	800a22c <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 8009ffc:	4b66      	ldr	r3, [pc, #408]	; (800a198 <HAL_RCC_ClockConfig+0x280>)
 8009ffe:	689b      	ldr	r3, [r3, #8]
 800a000:	f003 030c 	and.w	r3, r3, #12
 800a004:	2b04      	cmp	r3, #4
 800a006:	d1ee      	bne.n	8009fe6 <HAL_RCC_ClockConfig+0xce>
 800a008:	e0ed      	b.n	800a1e6 <HAL_RCC_ClockConfig+0x2ce>
					}
				}
			} else if (RCC_ClkInitStruct->SYSCLKSource
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	685b      	ldr	r3, [r3, #4]
 800a00e:	2b02      	cmp	r3, #2
 800a010:	d112      	bne.n	800a038 <HAL_RCC_ClockConfig+0x120>
					== RCC_SYSCLKSOURCE_PLLCLK) {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a012:	e00a      	b.n	800a02a <HAL_RCC_ClockConfig+0x112>
						!= RCC_SYSCLKSOURCE_STATUS_PLLCLK) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a014:	f7fa fa34 	bl	8004480 <HAL_GetTick>
 800a018:	4602      	mov	r2, r0
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	1ad3      	subs	r3, r2, r3
 800a01e:	f241 3288 	movw	r2, #5000	; 0x1388
 800a022:	4293      	cmp	r3, r2
 800a024:	d901      	bls.n	800a02a <HAL_RCC_ClockConfig+0x112>
						return HAL_TIMEOUT;
 800a026:	2303      	movs	r3, #3
 800a028:	e100      	b.n	800a22c <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a02a:	4b5b      	ldr	r3, [pc, #364]	; (800a198 <HAL_RCC_ClockConfig+0x280>)
 800a02c:	689b      	ldr	r3, [r3, #8]
 800a02e:	f003 030c 	and.w	r3, r3, #12
 800a032:	2b08      	cmp	r3, #8
 800a034:	d1ee      	bne.n	800a014 <HAL_RCC_ClockConfig+0xfc>
 800a036:	e0d6      	b.n	800a1e6 <HAL_RCC_ClockConfig+0x2ce>
					}
				}
			} else if (RCC_ClkInitStruct->SYSCLKSource
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	685b      	ldr	r3, [r3, #4]
 800a03c:	2b03      	cmp	r3, #3
 800a03e:	d11d      	bne.n	800a07c <HAL_RCC_ClockConfig+0x164>
					== RCC_SYSCLKSOURCE_PLLRCLK) {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a040:	e00a      	b.n	800a058 <HAL_RCC_ClockConfig+0x140>
						!= RCC_SYSCLKSOURCE_STATUS_PLLRCLK) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a042:	f7fa fa1d 	bl	8004480 <HAL_GetTick>
 800a046:	4602      	mov	r2, r0
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	1ad3      	subs	r3, r2, r3
 800a04c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a050:	4293      	cmp	r3, r2
 800a052:	d901      	bls.n	800a058 <HAL_RCC_ClockConfig+0x140>
						return HAL_TIMEOUT;
 800a054:	2303      	movs	r3, #3
 800a056:	e0e9      	b.n	800a22c <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a058:	4b4f      	ldr	r3, [pc, #316]	; (800a198 <HAL_RCC_ClockConfig+0x280>)
 800a05a:	689b      	ldr	r3, [r3, #8]
 800a05c:	f003 030c 	and.w	r3, r3, #12
 800a060:	2b03      	cmp	r3, #3
 800a062:	d1ee      	bne.n	800a042 <HAL_RCC_ClockConfig+0x12a>
 800a064:	e0bf      	b.n	800a1e6 <HAL_RCC_ClockConfig+0x2ce>
					}
				}
			} else {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
						!= RCC_SYSCLKSOURCE_STATUS_HSI) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a066:	f7fa fa0b 	bl	8004480 <HAL_GetTick>
 800a06a:	4602      	mov	r2, r0
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	1ad3      	subs	r3, r2, r3
 800a070:	f241 3288 	movw	r2, #5000	; 0x1388
 800a074:	4293      	cmp	r3, r2
 800a076:	d901      	bls.n	800a07c <HAL_RCC_ClockConfig+0x164>
						return HAL_TIMEOUT;
 800a078:	2303      	movs	r3, #3
 800a07a:	e0d7      	b.n	800a22c <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a07c:	4b46      	ldr	r3, [pc, #280]	; (800a198 <HAL_RCC_ClockConfig+0x280>)
 800a07e:	689b      	ldr	r3, [r3, #8]
 800a080:	f003 030c 	and.w	r3, r3, #12
 800a084:	2b00      	cmp	r3, #0
 800a086:	d1ee      	bne.n	800a066 <HAL_RCC_ClockConfig+0x14e>
 800a088:	e0ad      	b.n	800a1e6 <HAL_RCC_ClockConfig+0x2ce>
		}
	}
	/* Decreasing the CPU frequency */
	else {
		/*-------------------------- HCLK Configuration --------------------------*/
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK)
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	f003 0302 	and.w	r3, r3, #2
 800a092:	2b00      	cmp	r3, #0
 800a094:	d008      	beq.n	800a0a8 <HAL_RCC_ClockConfig+0x190>
				== RCC_CLOCKTYPE_HCLK) {
			assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
			MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE,
 800a096:	4b40      	ldr	r3, [pc, #256]	; (800a198 <HAL_RCC_ClockConfig+0x280>)
 800a098:	689b      	ldr	r3, [r3, #8]
 800a09a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	689b      	ldr	r3, [r3, #8]
 800a0a2:	493d      	ldr	r1, [pc, #244]	; (800a198 <HAL_RCC_ClockConfig+0x280>)
 800a0a4:	4313      	orrs	r3, r2
 800a0a6:	608b      	str	r3, [r1, #8]
					RCC_ClkInitStruct->AHBCLKDivider);
		}

		/*------------------------- SYSCLK Configuration -------------------------*/
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK)
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	f003 0301 	and.w	r3, r3, #1
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	f000 808b 	beq.w	800a1cc <HAL_RCC_ClockConfig+0x2b4>
				== RCC_CLOCKTYPE_SYSCLK) {
			assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

			/* HSE is selected as System Clock Source */
			if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) {
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	685b      	ldr	r3, [r3, #4]
 800a0ba:	2b01      	cmp	r3, #1
 800a0bc:	d107      	bne.n	800a0ce <HAL_RCC_ClockConfig+0x1b6>
				/* Check the HSE ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 800a0be:	4b36      	ldr	r3, [pc, #216]	; (800a198 <HAL_RCC_ClockConfig+0x280>)
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d119      	bne.n	800a0fe <HAL_RCC_ClockConfig+0x1e6>
					return HAL_ERROR;
 800a0ca:	2301      	movs	r3, #1
 800a0cc:	e0ae      	b.n	800a22c <HAL_RCC_ClockConfig+0x314>
				}
			}
			/* PLL is selected as System Clock Source */
			else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	685b      	ldr	r3, [r3, #4]
 800a0d2:	2b02      	cmp	r3, #2
 800a0d4:	d003      	beq.n	800a0de <HAL_RCC_ClockConfig+0x1c6>
					|| (RCC_ClkInitStruct->SYSCLKSource
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	685b      	ldr	r3, [r3, #4]
 800a0da:	2b03      	cmp	r3, #3
 800a0dc:	d107      	bne.n	800a0ee <HAL_RCC_ClockConfig+0x1d6>
							== RCC_SYSCLKSOURCE_PLLRCLK)) {
				/* Check the PLL ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 800a0de:	4b2e      	ldr	r3, [pc, #184]	; (800a198 <HAL_RCC_ClockConfig+0x280>)
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d109      	bne.n	800a0fe <HAL_RCC_ClockConfig+0x1e6>
					return HAL_ERROR;
 800a0ea:	2301      	movs	r3, #1
 800a0ec:	e09e      	b.n	800a22c <HAL_RCC_ClockConfig+0x314>
				}
			}
			/* HSI is selected as System Clock Source */
			else {
				/* Check the HSI ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 800a0ee:	4b2a      	ldr	r3, [pc, #168]	; (800a198 <HAL_RCC_ClockConfig+0x280>)
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	f003 0302 	and.w	r3, r3, #2
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d101      	bne.n	800a0fe <HAL_RCC_ClockConfig+0x1e6>
					return HAL_ERROR;
 800a0fa:	2301      	movs	r3, #1
 800a0fc:	e096      	b.n	800a22c <HAL_RCC_ClockConfig+0x314>
				}
			}
			__HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a0fe:	4b26      	ldr	r3, [pc, #152]	; (800a198 <HAL_RCC_ClockConfig+0x280>)
 800a100:	689b      	ldr	r3, [r3, #8]
 800a102:	f023 0203 	bic.w	r2, r3, #3
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	685b      	ldr	r3, [r3, #4]
 800a10a:	4923      	ldr	r1, [pc, #140]	; (800a198 <HAL_RCC_ClockConfig+0x280>)
 800a10c:	4313      	orrs	r3, r2
 800a10e:	608b      	str	r3, [r1, #8]
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 800a110:	f7fa f9b6 	bl	8004480 <HAL_GetTick>
 800a114:	60f8      	str	r0, [r7, #12]

			if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) {
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	685b      	ldr	r3, [r3, #4]
 800a11a:	2b01      	cmp	r3, #1
 800a11c:	d112      	bne.n	800a144 <HAL_RCC_ClockConfig+0x22c>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a11e:	e00a      	b.n	800a136 <HAL_RCC_ClockConfig+0x21e>
						!= RCC_SYSCLKSOURCE_STATUS_HSE) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a120:	f7fa f9ae 	bl	8004480 <HAL_GetTick>
 800a124:	4602      	mov	r2, r0
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	1ad3      	subs	r3, r2, r3
 800a12a:	f241 3288 	movw	r2, #5000	; 0x1388
 800a12e:	4293      	cmp	r3, r2
 800a130:	d901      	bls.n	800a136 <HAL_RCC_ClockConfig+0x21e>
						return HAL_TIMEOUT;
 800a132:	2303      	movs	r3, #3
 800a134:	e07a      	b.n	800a22c <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a136:	4b18      	ldr	r3, [pc, #96]	; (800a198 <HAL_RCC_ClockConfig+0x280>)
 800a138:	689b      	ldr	r3, [r3, #8]
 800a13a:	f003 030c 	and.w	r3, r3, #12
 800a13e:	2b04      	cmp	r3, #4
 800a140:	d1ee      	bne.n	800a120 <HAL_RCC_ClockConfig+0x208>
 800a142:	e043      	b.n	800a1cc <HAL_RCC_ClockConfig+0x2b4>
					}
				}
			} else if (RCC_ClkInitStruct->SYSCLKSource
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	685b      	ldr	r3, [r3, #4]
 800a148:	2b02      	cmp	r3, #2
 800a14a:	d112      	bne.n	800a172 <HAL_RCC_ClockConfig+0x25a>
					== RCC_SYSCLKSOURCE_PLLCLK) {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a14c:	e00a      	b.n	800a164 <HAL_RCC_ClockConfig+0x24c>
						!= RCC_SYSCLKSOURCE_STATUS_PLLCLK) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a14e:	f7fa f997 	bl	8004480 <HAL_GetTick>
 800a152:	4602      	mov	r2, r0
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	1ad3      	subs	r3, r2, r3
 800a158:	f241 3288 	movw	r2, #5000	; 0x1388
 800a15c:	4293      	cmp	r3, r2
 800a15e:	d901      	bls.n	800a164 <HAL_RCC_ClockConfig+0x24c>
						return HAL_TIMEOUT;
 800a160:	2303      	movs	r3, #3
 800a162:	e063      	b.n	800a22c <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a164:	4b0c      	ldr	r3, [pc, #48]	; (800a198 <HAL_RCC_ClockConfig+0x280>)
 800a166:	689b      	ldr	r3, [r3, #8]
 800a168:	f003 030c 	and.w	r3, r3, #12
 800a16c:	2b08      	cmp	r3, #8
 800a16e:	d1ee      	bne.n	800a14e <HAL_RCC_ClockConfig+0x236>
 800a170:	e02c      	b.n	800a1cc <HAL_RCC_ClockConfig+0x2b4>
					}
				}
			} else if (RCC_ClkInitStruct->SYSCLKSource
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	685b      	ldr	r3, [r3, #4]
 800a176:	2b03      	cmp	r3, #3
 800a178:	d122      	bne.n	800a1c0 <HAL_RCC_ClockConfig+0x2a8>
					== RCC_SYSCLKSOURCE_PLLRCLK) {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a17a:	e00f      	b.n	800a19c <HAL_RCC_ClockConfig+0x284>
						!= RCC_SYSCLKSOURCE_STATUS_PLLRCLK) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a17c:	f7fa f980 	bl	8004480 <HAL_GetTick>
 800a180:	4602      	mov	r2, r0
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	1ad3      	subs	r3, r2, r3
 800a186:	f241 3288 	movw	r2, #5000	; 0x1388
 800a18a:	4293      	cmp	r3, r2
 800a18c:	d906      	bls.n	800a19c <HAL_RCC_ClockConfig+0x284>
						return HAL_TIMEOUT;
 800a18e:	2303      	movs	r3, #3
 800a190:	e04c      	b.n	800a22c <HAL_RCC_ClockConfig+0x314>
 800a192:	bf00      	nop
 800a194:	40023c00 	.word	0x40023c00
 800a198:	40023800 	.word	0x40023800
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a19c:	4b25      	ldr	r3, [pc, #148]	; (800a234 <HAL_RCC_ClockConfig+0x31c>)
 800a19e:	689b      	ldr	r3, [r3, #8]
 800a1a0:	f003 030c 	and.w	r3, r3, #12
 800a1a4:	2b03      	cmp	r3, #3
 800a1a6:	d1e9      	bne.n	800a17c <HAL_RCC_ClockConfig+0x264>
 800a1a8:	e010      	b.n	800a1cc <HAL_RCC_ClockConfig+0x2b4>
					}
				}
			} else {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
						!= RCC_SYSCLKSOURCE_STATUS_HSI) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a1aa:	f7fa f969 	bl	8004480 <HAL_GetTick>
 800a1ae:	4602      	mov	r2, r0
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	1ad3      	subs	r3, r2, r3
 800a1b4:	f241 3288 	movw	r2, #5000	; 0x1388
 800a1b8:	4293      	cmp	r3, r2
 800a1ba:	d901      	bls.n	800a1c0 <HAL_RCC_ClockConfig+0x2a8>
						return HAL_TIMEOUT;
 800a1bc:	2303      	movs	r3, #3
 800a1be:	e035      	b.n	800a22c <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a1c0:	4b1c      	ldr	r3, [pc, #112]	; (800a234 <HAL_RCC_ClockConfig+0x31c>)
 800a1c2:	689b      	ldr	r3, [r3, #8]
 800a1c4:	f003 030c 	and.w	r3, r3, #12
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d1ee      	bne.n	800a1aa <HAL_RCC_ClockConfig+0x292>
				}
			}
		}

		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		__HAL_FLASH_SET_LATENCY(FLatency);
 800a1cc:	4b1a      	ldr	r3, [pc, #104]	; (800a238 <HAL_RCC_ClockConfig+0x320>)
 800a1ce:	683a      	ldr	r2, [r7, #0]
 800a1d0:	b2d2      	uxtb	r2, r2
 800a1d2:	701a      	strb	r2, [r3, #0]

		/* Check that the new number of wait states is taken into account to access the Flash
		 memory by reading the FLASH_ACR register */
		if ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency) {
 800a1d4:	4b18      	ldr	r3, [pc, #96]	; (800a238 <HAL_RCC_ClockConfig+0x320>)
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	f003 030f 	and.w	r3, r3, #15
 800a1dc:	683a      	ldr	r2, [r7, #0]
 800a1de:	429a      	cmp	r2, r3
 800a1e0:	d001      	beq.n	800a1e6 <HAL_RCC_ClockConfig+0x2ce>
			return HAL_ERROR;
 800a1e2:	2301      	movs	r3, #1
 800a1e4:	e022      	b.n	800a22c <HAL_RCC_ClockConfig+0x314>
		}
	}

	/*-------------------------- PCLK1 Configuration ---------------------------*/
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1)
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	f003 0304 	and.w	r3, r3, #4
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d008      	beq.n	800a204 <HAL_RCC_ClockConfig+0x2ec>
			== RCC_CLOCKTYPE_PCLK1) {
		assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
		MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1,
 800a1f2:	4b10      	ldr	r3, [pc, #64]	; (800a234 <HAL_RCC_ClockConfig+0x31c>)
 800a1f4:	689b      	ldr	r3, [r3, #8]
 800a1f6:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	68db      	ldr	r3, [r3, #12]
 800a1fe:	490d      	ldr	r1, [pc, #52]	; (800a234 <HAL_RCC_ClockConfig+0x31c>)
 800a200:	4313      	orrs	r3, r2
 800a202:	608b      	str	r3, [r1, #8]
				RCC_ClkInitStruct->APB1CLKDivider);
	}

	/*-------------------------- PCLK2 Configuration ---------------------------*/
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2)
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	f003 0308 	and.w	r3, r3, #8
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d009      	beq.n	800a224 <HAL_RCC_ClockConfig+0x30c>
			== RCC_CLOCKTYPE_PCLK2) {
		assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
		MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2,
 800a210:	4b08      	ldr	r3, [pc, #32]	; (800a234 <HAL_RCC_ClockConfig+0x31c>)
 800a212:	689b      	ldr	r3, [r3, #8]
 800a214:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	691b      	ldr	r3, [r3, #16]
 800a21c:	00db      	lsls	r3, r3, #3
 800a21e:	4905      	ldr	r1, [pc, #20]	; (800a234 <HAL_RCC_ClockConfig+0x31c>)
 800a220:	4313      	orrs	r3, r2
 800a222:	608b      	str	r3, [r1, #8]
				((RCC_ClkInitStruct->APB2CLKDivider) << 3));
	}

	/* Configure the source of time base considering new system clocks settings*/
	HAL_InitTick(TICK_INT_PRIORITY);
 800a224:	200f      	movs	r0, #15
 800a226:	f7fa f901 	bl	800442c <HAL_InitTick>

	return HAL_OK;
 800a22a:	2300      	movs	r3, #0
}
 800a22c:	4618      	mov	r0, r3
 800a22e:	3710      	adds	r7, #16
 800a230:	46bd      	mov	sp, r7
 800a232:	bd80      	pop	{r7, pc}
 800a234:	40023800 	.word	0x40023800
 800a238:	40023c00 	.word	0x40023c00

0800a23c <HAL_RCC_GetSysClockFreq>:
 *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
 *         
 *               
 * @retval SYSCLK frequency
 */
__weak uint32_t HAL_RCC_GetSysClockFreq(void) {
 800a23c:	b480      	push	{r7}
 800a23e:	b091      	sub	sp, #68	; 0x44
 800a240:	af00      	add	r7, sp, #0
	uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800a242:	2300      	movs	r3, #0
 800a244:	637b      	str	r3, [r7, #52]	; 0x34
 800a246:	2300      	movs	r3, #0
 800a248:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a24a:	2300      	movs	r3, #0
 800a24c:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t sysclockfreq = 0;
 800a24e:	2300      	movs	r3, #0
 800a250:	63bb      	str	r3, [r7, #56]	; 0x38

	/* Get SYSCLK source -------------------------------------------------------*/
	switch (RCC->CFGR & RCC_CFGR_SWS) {
 800a252:	4b3e      	ldr	r3, [pc, #248]	; (800a34c <HAL_RCC_GetSysClockFreq+0x110>)
 800a254:	689b      	ldr	r3, [r3, #8]
 800a256:	f003 030c 	and.w	r3, r3, #12
 800a25a:	2b08      	cmp	r3, #8
 800a25c:	d00c      	beq.n	800a278 <HAL_RCC_GetSysClockFreq+0x3c>
 800a25e:	2b08      	cmp	r3, #8
 800a260:	d86b      	bhi.n	800a33a <HAL_RCC_GetSysClockFreq+0xfe>
 800a262:	2b00      	cmp	r3, #0
 800a264:	d002      	beq.n	800a26c <HAL_RCC_GetSysClockFreq+0x30>
 800a266:	2b04      	cmp	r3, #4
 800a268:	d003      	beq.n	800a272 <HAL_RCC_GetSysClockFreq+0x36>
 800a26a:	e066      	b.n	800a33a <HAL_RCC_GetSysClockFreq+0xfe>
	case RCC_CFGR_SWS_HSI: /* HSI used as system clock source */
	{
		sysclockfreq = HSI_VALUE;
 800a26c:	4b38      	ldr	r3, [pc, #224]	; (800a350 <HAL_RCC_GetSysClockFreq+0x114>)
 800a26e:	63bb      	str	r3, [r7, #56]	; 0x38
		break;
 800a270:	e066      	b.n	800a340 <HAL_RCC_GetSysClockFreq+0x104>
	}
	case RCC_CFGR_SWS_HSE: /* HSE used as system clock  source */
	{
		sysclockfreq = HSE_VALUE;
 800a272:	4b38      	ldr	r3, [pc, #224]	; (800a354 <HAL_RCC_GetSysClockFreq+0x118>)
 800a274:	63bb      	str	r3, [r7, #56]	; 0x38
		break;
 800a276:	e063      	b.n	800a340 <HAL_RCC_GetSysClockFreq+0x104>
	}
	case RCC_CFGR_SWS_PLL: /* PLL used as system clock  source */
	{
		/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
		 SYSCLK = PLL_VCO / PLLP */
		pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a278:	4b34      	ldr	r3, [pc, #208]	; (800a34c <HAL_RCC_GetSysClockFreq+0x110>)
 800a27a:	685b      	ldr	r3, [r3, #4]
 800a27c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a280:	637b      	str	r3, [r7, #52]	; 0x34
		if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI) {
 800a282:	4b32      	ldr	r3, [pc, #200]	; (800a34c <HAL_RCC_GetSysClockFreq+0x110>)
 800a284:	685b      	ldr	r3, [r3, #4]
 800a286:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d01c      	beq.n	800a2c8 <HAL_RCC_GetSysClockFreq+0x8c>
			/* HSE used as PLL clock source */
			pllvco = ((HSE_VALUE / pllm)
 800a28e:	4a31      	ldr	r2, [pc, #196]	; (800a354 <HAL_RCC_GetSysClockFreq+0x118>)
 800a290:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a292:	fbb2 f2f3 	udiv	r2, r2, r3
					* ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN)
 800a296:	4b2d      	ldr	r3, [pc, #180]	; (800a34c <HAL_RCC_GetSysClockFreq+0x110>)
 800a298:	6859      	ldr	r1, [r3, #4]
 800a29a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800a29e:	400b      	ands	r3, r1
 800a2a0:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800a2a4:	6279      	str	r1, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a2a6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a2a8:	fa91 f1a1 	rbit	r1, r1
 800a2ac:	6239      	str	r1, [r7, #32]
   return(result);
 800a2ae:	6a39      	ldr	r1, [r7, #32]
 800a2b0:	62f9      	str	r1, [r7, #44]	; 0x2c
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a2b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a2b4:	fab1 f181 	clz	r1, r1
 800a2b8:	62b9      	str	r1, [r7, #40]	; 0x28
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a2ba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a2bc:	b2c9      	uxtb	r1, r1
							>> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 800a2be:	40cb      	lsrs	r3, r1
			pllvco = ((HSE_VALUE / pllm)
 800a2c0:	fb02 f303 	mul.w	r3, r2, r3
 800a2c4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a2c6:	e01b      	b.n	800a300 <HAL_RCC_GetSysClockFreq+0xc4>
		} else {
			/* HSI used as PLL clock source */
			pllvco = ((HSI_VALUE / pllm)
 800a2c8:	4a21      	ldr	r2, [pc, #132]	; (800a350 <HAL_RCC_GetSysClockFreq+0x114>)
 800a2ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a2cc:	fbb2 f2f3 	udiv	r2, r2, r3
					* ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN)
 800a2d0:	4b1e      	ldr	r3, [pc, #120]	; (800a34c <HAL_RCC_GetSysClockFreq+0x110>)
 800a2d2:	6859      	ldr	r1, [r3, #4]
 800a2d4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800a2d8:	400b      	ands	r3, r1
 800a2da:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800a2de:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a2e0:	6979      	ldr	r1, [r7, #20]
 800a2e2:	fa91 f1a1 	rbit	r1, r1
 800a2e6:	6139      	str	r1, [r7, #16]
   return(result);
 800a2e8:	6939      	ldr	r1, [r7, #16]
 800a2ea:	61f9      	str	r1, [r7, #28]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a2ec:	69f9      	ldr	r1, [r7, #28]
 800a2ee:	fab1 f181 	clz	r1, r1
 800a2f2:	61b9      	str	r1, [r7, #24]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a2f4:	69b9      	ldr	r1, [r7, #24]
 800a2f6:	b2c9      	uxtb	r1, r1
							>> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 800a2f8:	40cb      	lsrs	r3, r1
			pllvco = ((HSI_VALUE / pllm)
 800a2fa:	fb02 f303 	mul.w	r3, r2, r3
 800a2fe:	63fb      	str	r3, [r7, #60]	; 0x3c
		}
		pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP)
 800a300:	4b12      	ldr	r3, [pc, #72]	; (800a34c <HAL_RCC_GetSysClockFreq+0x110>)
 800a302:	685b      	ldr	r3, [r3, #4]
 800a304:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a308:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800a30c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a30e:	687a      	ldr	r2, [r7, #4]
 800a310:	fa92 f2a2 	rbit	r2, r2
 800a314:	603a      	str	r2, [r7, #0]
   return(result);
 800a316:	683a      	ldr	r2, [r7, #0]
 800a318:	60fa      	str	r2, [r7, #12]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a31a:	68fa      	ldr	r2, [r7, #12]
 800a31c:	fab2 f282 	clz	r2, r2
 800a320:	60ba      	str	r2, [r7, #8]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a322:	68ba      	ldr	r2, [r7, #8]
 800a324:	b2d2      	uxtb	r2, r2
				>> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1) * 2);
 800a326:	40d3      	lsrs	r3, r2
 800a328:	3301      	adds	r3, #1
		pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP)
 800a32a:	005b      	lsls	r3, r3, #1
 800a32c:	633b      	str	r3, [r7, #48]	; 0x30

		sysclockfreq = pllvco / pllp;
 800a32e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a332:	fbb2 f3f3 	udiv	r3, r2, r3
 800a336:	63bb      	str	r3, [r7, #56]	; 0x38
		break;
 800a338:	e002      	b.n	800a340 <HAL_RCC_GetSysClockFreq+0x104>
	}
	default: {
		sysclockfreq = HSI_VALUE;
 800a33a:	4b05      	ldr	r3, [pc, #20]	; (800a350 <HAL_RCC_GetSysClockFreq+0x114>)
 800a33c:	63bb      	str	r3, [r7, #56]	; 0x38
		break;
 800a33e:	bf00      	nop
	}
	}
	return sysclockfreq;
 800a340:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800a342:	4618      	mov	r0, r3
 800a344:	3744      	adds	r7, #68	; 0x44
 800a346:	46bd      	mov	sp, r7
 800a348:	bc80      	pop	{r7}
 800a34a:	4770      	bx	lr
 800a34c:	40023800 	.word	0x40023800
 800a350:	00f42400 	.word	0x00f42400
 800a354:	007a1200 	.word	0x007a1200

0800a358 <HAL_RCC_GetHCLKFreq>:
 * 
 * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 *         and updated within this function
 * @retval HCLK frequency
 */
uint32_t HAL_RCC_GetHCLKFreq(void) {
 800a358:	b580      	push	{r7, lr}
 800a35a:	b084      	sub	sp, #16
 800a35c:	af00      	add	r7, sp, #0
	SystemCoreClock = HAL_RCC_GetSysClockFreq()
 800a35e:	f7ff ff6d 	bl	800a23c <HAL_RCC_GetSysClockFreq>
 800a362:	4601      	mov	r1, r0
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)
 800a364:	4b0f      	ldr	r3, [pc, #60]	; (800a3a4 <HAL_RCC_GetHCLKFreq+0x4c>)
 800a366:	689b      	ldr	r3, [r3, #8]
 800a368:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a36c:	22f0      	movs	r2, #240	; 0xf0
 800a36e:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a370:	687a      	ldr	r2, [r7, #4]
 800a372:	fa92 f2a2 	rbit	r2, r2
 800a376:	603a      	str	r2, [r7, #0]
   return(result);
 800a378:	683a      	ldr	r2, [r7, #0]
 800a37a:	60fa      	str	r2, [r7, #12]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a37c:	68fa      	ldr	r2, [r7, #12]
 800a37e:	fab2 f282 	clz	r2, r2
 800a382:	60ba      	str	r2, [r7, #8]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a384:	68ba      	ldr	r2, [r7, #8]
 800a386:	b2d2      	uxtb	r2, r2
					>> POSITION_VAL(RCC_CFGR_HPRE)];
 800a388:	40d3      	lsrs	r3, r2
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)
 800a38a:	4a07      	ldr	r2, [pc, #28]	; (800a3a8 <HAL_RCC_GetHCLKFreq+0x50>)
 800a38c:	5cd3      	ldrb	r3, [r2, r3]
 800a38e:	fa21 f303 	lsr.w	r3, r1, r3
	SystemCoreClock = HAL_RCC_GetSysClockFreq()
 800a392:	4a06      	ldr	r2, [pc, #24]	; (800a3ac <HAL_RCC_GetHCLKFreq+0x54>)
 800a394:	6013      	str	r3, [r2, #0]
	return SystemCoreClock;
 800a396:	4b05      	ldr	r3, [pc, #20]	; (800a3ac <HAL_RCC_GetHCLKFreq+0x54>)
 800a398:	681b      	ldr	r3, [r3, #0]
}
 800a39a:	4618      	mov	r0, r3
 800a39c:	3710      	adds	r7, #16
 800a39e:	46bd      	mov	sp, r7
 800a3a0:	bd80      	pop	{r7, pc}
 800a3a2:	bf00      	nop
 800a3a4:	40023800 	.word	0x40023800
 800a3a8:	0800db88 	.word	0x0800db88
 800a3ac:	2000009c 	.word	0x2000009c

0800a3b0 <HAL_RCC_GetPCLK1Freq>:
 * @brief  Returns the PCLK1 frequency     
 * @note   Each time PCLK1 changes, this function must be called to update the
 *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
 * @retval PCLK1 frequency
 */
uint32_t HAL_RCC_GetPCLK1Freq(void) {
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b084      	sub	sp, #16
 800a3b4:	af00      	add	r7, sp, #0
	/* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
	return (HAL_RCC_GetHCLKFreq()
 800a3b6:	f7ff ffcf 	bl	800a358 <HAL_RCC_GetHCLKFreq>
 800a3ba:	4601      	mov	r1, r0
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)
 800a3bc:	4b0d      	ldr	r3, [pc, #52]	; (800a3f4 <HAL_RCC_GetPCLK1Freq+0x44>)
 800a3be:	689b      	ldr	r3, [r3, #8]
 800a3c0:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800a3c4:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 800a3c8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a3ca:	687a      	ldr	r2, [r7, #4]
 800a3cc:	fa92 f2a2 	rbit	r2, r2
 800a3d0:	603a      	str	r2, [r7, #0]
   return(result);
 800a3d2:	683a      	ldr	r2, [r7, #0]
 800a3d4:	60fa      	str	r2, [r7, #12]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a3d6:	68fa      	ldr	r2, [r7, #12]
 800a3d8:	fab2 f282 	clz	r2, r2
 800a3dc:	60ba      	str	r2, [r7, #8]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a3de:	68ba      	ldr	r2, [r7, #8]
 800a3e0:	b2d2      	uxtb	r2, r2
					>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 800a3e2:	40d3      	lsrs	r3, r2
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)
 800a3e4:	4a04      	ldr	r2, [pc, #16]	; (800a3f8 <HAL_RCC_GetPCLK1Freq+0x48>)
 800a3e6:	5cd3      	ldrb	r3, [r2, r3]
 800a3e8:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	3710      	adds	r7, #16
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	bd80      	pop	{r7, pc}
 800a3f4:	40023800 	.word	0x40023800
 800a3f8:	0800db88 	.word	0x0800db88

0800a3fc <HAL_RCC_GetPCLK2Freq>:
 * @brief  Returns the PCLK2 frequency     
 * @note   Each time PCLK2 changes, this function must be called to update the
 *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
 * @retval PCLK2 frequency
 */
uint32_t HAL_RCC_GetPCLK2Freq(void) {
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b084      	sub	sp, #16
 800a400:	af00      	add	r7, sp, #0
	/* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
	return (HAL_RCC_GetHCLKFreq()
 800a402:	f7ff ffa9 	bl	800a358 <HAL_RCC_GetHCLKFreq>
 800a406:	4601      	mov	r1, r0
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)
 800a408:	4b0d      	ldr	r3, [pc, #52]	; (800a440 <HAL_RCC_GetPCLK2Freq+0x44>)
 800a40a:	689b      	ldr	r3, [r3, #8]
 800a40c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800a410:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 800a414:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a416:	687a      	ldr	r2, [r7, #4]
 800a418:	fa92 f2a2 	rbit	r2, r2
 800a41c:	603a      	str	r2, [r7, #0]
   return(result);
 800a41e:	683a      	ldr	r2, [r7, #0]
 800a420:	60fa      	str	r2, [r7, #12]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a422:	68fa      	ldr	r2, [r7, #12]
 800a424:	fab2 f282 	clz	r2, r2
 800a428:	60ba      	str	r2, [r7, #8]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a42a:	68ba      	ldr	r2, [r7, #8]
 800a42c:	b2d2      	uxtb	r2, r2
					>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 800a42e:	40d3      	lsrs	r3, r2
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)
 800a430:	4a04      	ldr	r2, [pc, #16]	; (800a444 <HAL_RCC_GetPCLK2Freq+0x48>)
 800a432:	5cd3      	ldrb	r3, [r2, r3]
 800a434:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a438:	4618      	mov	r0, r3
 800a43a:	3710      	adds	r7, #16
 800a43c:	46bd      	mov	sp, r7
 800a43e:	bd80      	pop	{r7, pc}
 800a440:	40023800 	.word	0x40023800
 800a444:	0800db88 	.word	0x0800db88

0800a448 <HAL_SPI_Init>:
 *         in the SPI_InitTypeDef and create the associated handle.
 * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
 *                the configuration information for SPI module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi) {
 800a448:	b580      	push	{r7, lr}
 800a44a:	b082      	sub	sp, #8
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	6078      	str	r0, [r7, #4]
	/* Check the SPI handle allocation */
	if (hspi == NULL) {
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	2b00      	cmp	r3, #0
 800a454:	d101      	bne.n	800a45a <HAL_SPI_Init+0x12>
		return HAL_ERROR;
 800a456:	2301      	movs	r3, #1
 800a458:	e058      	b.n	800a50c <HAL_SPI_Init+0xc4>
	assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
	assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
	assert_param(IS_SPI_CRC_CALCULATION(hspi->Init.CRCCalculation));
	assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));

	if (hspi->State == HAL_SPI_STATE_RESET) {
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a460:	b2db      	uxtb	r3, r3
 800a462:	2b00      	cmp	r3, #0
 800a464:	d106      	bne.n	800a474 <HAL_SPI_Init+0x2c>
		/* Allocate lock resource and initialize it */
		hspi->Lock = HAL_UNLOCKED;
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	2200      	movs	r2, #0
 800a46a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		/* Init the low level hardware : GPIO, CLOCK, NVIC... */
		HAL_SPI_MspInit(hspi);
 800a46e:	6878      	ldr	r0, [r7, #4]
 800a470:	f7f6 fd58 	bl	8000f24 <HAL_SPI_MspInit>
	}

	hspi->State = HAL_SPI_STATE_BUSY;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	2202      	movs	r2, #2
 800a478:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

	/* Disable the selected SPI peripheral */
	__HAL_SPI_DISABLE(hspi);
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	681a      	ldr	r2, [r3, #0]
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a48a:	601a      	str	r2, [r3, #0]

	/*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
	/* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
	 Communication speed, First bit and CRC calculation state */
	hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	685a      	ldr	r2, [r3, #4]
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	689b      	ldr	r3, [r3, #8]
 800a494:	431a      	orrs	r2, r3
			| hspi->Init.DataSize | hspi->Init.CLKPolarity | hspi->Init.CLKPhase
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	68db      	ldr	r3, [r3, #12]
 800a49a:	431a      	orrs	r2, r3
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	691b      	ldr	r3, [r3, #16]
 800a4a0:	431a      	orrs	r2, r3
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	695b      	ldr	r3, [r3, #20]
 800a4a6:	431a      	orrs	r2, r3
			| (hspi->Init.NSS & SPI_CR1_SSM) | hspi->Init.BaudRatePrescaler
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	699b      	ldr	r3, [r3, #24]
 800a4ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a4b0:	431a      	orrs	r2, r3
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	69db      	ldr	r3, [r3, #28]
 800a4b6:	431a      	orrs	r2, r3
			| hspi->Init.FirstBit | hspi->Init.CRCCalculation);
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	6a1b      	ldr	r3, [r3, #32]
 800a4bc:	ea42 0103 	orr.w	r1, r2, r3
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
			| hspi->Init.FirstBit | hspi->Init.CRCCalculation);
 800a4c8:	430a      	orrs	r2, r1
	hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction
 800a4ca:	601a      	str	r2, [r3, #0]

	/* Configure : NSS management */
	hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE)
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	699b      	ldr	r3, [r3, #24]
 800a4d0:	0c1b      	lsrs	r3, r3, #16
 800a4d2:	f003 0104 	and.w	r1, r3, #4
			| hspi->Init.TIMode);
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE)
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
			| hspi->Init.TIMode);
 800a4de:	430a      	orrs	r2, r1
	hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE)
 800a4e0:	605a      	str	r2, [r3, #4]

	/*---------------------------- SPIx CRCPOLY Configuration ------------------*/
	/* Configure : CRC Polynomial */
	hspi->Instance->CRCPR = hspi->Init.CRCPolynomial;
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	687a      	ldr	r2, [r7, #4]
 800a4e8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a4ea:	611a      	str	r2, [r3, #16]

	/* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
	hspi->Instance->I2SCFGR &= (uint32_t) (~SPI_I2SCFGR_I2SMOD);
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	69da      	ldr	r2, [r3, #28]
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a4fa:	61da      	str	r2, [r3, #28]

	hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	2200      	movs	r2, #0
 800a500:	655a      	str	r2, [r3, #84]	; 0x54
	hspi->State = HAL_SPI_STATE_READY;
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	2201      	movs	r2, #1
 800a506:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

	return HAL_OK;
 800a50a:	2300      	movs	r3, #0
}
 800a50c:	4618      	mov	r0, r3
 800a50e:	3708      	adds	r7, #8
 800a510:	46bd      	mov	sp, r7
 800a512:	bd80      	pop	{r7, pc}

0800a514 <HAL_SPI_DeInit>:
 * @brief  DeInitializes the SPI peripheral 
 * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
 *                the configuration information for SPI module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi) {
 800a514:	b580      	push	{r7, lr}
 800a516:	b082      	sub	sp, #8
 800a518:	af00      	add	r7, sp, #0
 800a51a:	6078      	str	r0, [r7, #4]
	/* Check the SPI handle allocation */
	if (hspi == NULL) {
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d101      	bne.n	800a526 <HAL_SPI_DeInit+0x12>
		return HAL_ERROR;
 800a522:	2301      	movs	r3, #1
 800a524:	e016      	b.n	800a554 <HAL_SPI_DeInit+0x40>
	}

	/* Disable the SPI Peripheral Clock */
	__HAL_SPI_DISABLE(hspi);
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	681a      	ldr	r2, [r3, #0]
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a534:	601a      	str	r2, [r3, #0]

	/* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
	HAL_SPI_MspDeInit(hspi);
 800a536:	6878      	ldr	r0, [r7, #4]
 800a538:	f000 f810 	bl	800a55c <HAL_SPI_MspDeInit>

	hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	2200      	movs	r2, #0
 800a540:	655a      	str	r2, [r3, #84]	; 0x54
	hspi->State = HAL_SPI_STATE_RESET;
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	2200      	movs	r2, #0
 800a546:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

	/* Release Lock */
	__HAL_UNLOCK(hspi);
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	2200      	movs	r2, #0
 800a54e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

	return HAL_OK;
 800a552:	2300      	movs	r3, #0
}
 800a554:	4618      	mov	r0, r3
 800a556:	3708      	adds	r7, #8
 800a558:	46bd      	mov	sp, r7
 800a55a:	bd80      	pop	{r7, pc}

0800a55c <HAL_SPI_MspDeInit>:
 * @brief SPI MSP DeInit
 * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
 *                the configuration information for SPI module.
 * @retval None
 */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi) {
 800a55c:	b480      	push	{r7}
 800a55e:	b083      	sub	sp, #12
 800a560:	af00      	add	r7, sp, #0
 800a562:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_SPI_MspDeInit could be implemented in the user file
	 */
}
 800a564:	bf00      	nop
 800a566:	370c      	adds	r7, #12
 800a568:	46bd      	mov	sp, r7
 800a56a:	bc80      	pop	{r7}
 800a56c:	4770      	bx	lr

0800a56e <HAL_SPI_Transmit>:
 * @param  Size: amount of data to be sent
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData,
		uint16_t Size, uint32_t Timeout) {
 800a56e:	b580      	push	{r7, lr}
 800a570:	b086      	sub	sp, #24
 800a572:	af00      	add	r7, sp, #0
 800a574:	60f8      	str	r0, [r7, #12]
 800a576:	60b9      	str	r1, [r7, #8]
 800a578:	603b      	str	r3, [r7, #0]
 800a57a:	4613      	mov	r3, r2
 800a57c:	80fb      	strh	r3, [r7, #6]

	if (hspi->State == HAL_SPI_STATE_READY) {
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a584:	b2db      	uxtb	r3, r3
 800a586:	2b01      	cmp	r3, #1
 800a588:	f040 8128 	bne.w	800a7dc <HAL_SPI_Transmit+0x26e>
		if ((pData == NULL) || (Size == 0)) {
 800a58c:	68bb      	ldr	r3, [r7, #8]
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d002      	beq.n	800a598 <HAL_SPI_Transmit+0x2a>
 800a592:	88fb      	ldrh	r3, [r7, #6]
 800a594:	2b00      	cmp	r3, #0
 800a596:	d101      	bne.n	800a59c <HAL_SPI_Transmit+0x2e>
			return HAL_ERROR;
 800a598:	2301      	movs	r3, #1
 800a59a:	e120      	b.n	800a7de <HAL_SPI_Transmit+0x270>

		/* Check the parameters */
		assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

		/* Process Locked */
		__HAL_LOCK(hspi);
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a5a2:	2b01      	cmp	r3, #1
 800a5a4:	d101      	bne.n	800a5aa <HAL_SPI_Transmit+0x3c>
 800a5a6:	2302      	movs	r3, #2
 800a5a8:	e119      	b.n	800a7de <HAL_SPI_Transmit+0x270>
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	2201      	movs	r2, #1
 800a5ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

		/* Configure communication */
		hspi->State = HAL_SPI_STATE_BUSY_TX;
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	2212      	movs	r2, #18
 800a5b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
		hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	2200      	movs	r2, #0
 800a5be:	655a      	str	r2, [r3, #84]	; 0x54

		hspi->pTxBuffPtr = pData;
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	68ba      	ldr	r2, [r7, #8]
 800a5c4:	631a      	str	r2, [r3, #48]	; 0x30
		hspi->TxXferSize = Size;
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	88fa      	ldrh	r2, [r7, #6]
 800a5ca:	869a      	strh	r2, [r3, #52]	; 0x34
		hspi->TxXferCount = Size;
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	88fa      	ldrh	r2, [r7, #6]
 800a5d0:	86da      	strh	r2, [r3, #54]	; 0x36

		/*Init field not used in handle to zero */
		hspi->TxISR = 0;
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	64da      	str	r2, [r3, #76]	; 0x4c
		hspi->RxISR = 0;
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	2200      	movs	r2, #0
 800a5dc:	649a      	str	r2, [r3, #72]	; 0x48
		hspi->RxXferSize = 0;
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	2200      	movs	r2, #0
 800a5e2:	879a      	strh	r2, [r3, #60]	; 0x3c
		hspi->RxXferCount = 0;
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	2200      	movs	r2, #0
 800a5e8:	87da      	strh	r2, [r3, #62]	; 0x3e

		/* Reset CRC Calculation */
		if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a5f2:	d10f      	bne.n	800a614 <HAL_SPI_Transmit+0xa6>
			SPI_RESET_CRC(hspi);
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	681a      	ldr	r2, [r3, #0]
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a602:	601a      	str	r2, [r3, #0]
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	681a      	ldr	r2, [r3, #0]
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a612:	601a      	str	r2, [r3, #0]
		}

		if (hspi->Init.Direction == SPI_DIRECTION_1LINE) {
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	689b      	ldr	r3, [r3, #8]
 800a618:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a61c:	d107      	bne.n	800a62e <HAL_SPI_Transmit+0xc0>
			/* Configure communication direction : 1Line */
			SPI_1LINE_TX(hspi);
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	681a      	ldr	r2, [r3, #0]
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a62c:	601a      	str	r2, [r3, #0]
		}

		/* Check if the SPI is already enabled */
		if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE) {
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a638:	2b40      	cmp	r3, #64	; 0x40
 800a63a:	d007      	beq.n	800a64c <HAL_SPI_Transmit+0xde>
			/* Enable SPI peripheral */
			__HAL_SPI_ENABLE(hspi);
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	681a      	ldr	r2, [r3, #0]
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a64a:	601a      	str	r2, [r3, #0]
		}

		/* Transmit data in 8 Bit mode */
		if (hspi->Init.DataSize == SPI_DATASIZE_8BIT) {
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	68db      	ldr	r3, [r3, #12]
 800a650:	2b00      	cmp	r3, #0
 800a652:	d143      	bne.n	800a6dc <HAL_SPI_Transmit+0x16e>
			if ((hspi->Init.Mode == SPI_MODE_SLAVE)
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	685b      	ldr	r3, [r3, #4]
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d003      	beq.n	800a664 <HAL_SPI_Transmit+0xf6>
					|| (hspi->TxXferCount == 0x01)) {
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a660:	2b01      	cmp	r3, #1
 800a662:	d129      	bne.n	800a6b8 <HAL_SPI_Transmit+0x14a>
				hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a668:	1c59      	adds	r1, r3, #1
 800a66a:	68fa      	ldr	r2, [r7, #12]
 800a66c:	6311      	str	r1, [r2, #48]	; 0x30
 800a66e:	781a      	ldrb	r2, [r3, #0]
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	60da      	str	r2, [r3, #12]
				hspi->TxXferCount--;
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a67a:	3b01      	subs	r3, #1
 800a67c:	b29a      	uxth	r2, r3
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	86da      	strh	r2, [r3, #54]	; 0x36
			}
			while (hspi->TxXferCount > 0) {
 800a682:	e019      	b.n	800a6b8 <HAL_SPI_Transmit+0x14a>
				/* Wait until TXE flag is set to send data */
				if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET,
 800a684:	683b      	ldr	r3, [r7, #0]
 800a686:	2200      	movs	r2, #0
 800a688:	2102      	movs	r1, #2
 800a68a:	68f8      	ldr	r0, [r7, #12]
 800a68c:	f000 fc97 	bl	800afbe <SPI_WaitOnFlagUntilTimeout>
 800a690:	4603      	mov	r3, r0
 800a692:	2b00      	cmp	r3, #0
 800a694:	d001      	beq.n	800a69a <HAL_SPI_Transmit+0x12c>
						Timeout) != HAL_OK) {
					return HAL_TIMEOUT;
 800a696:	2303      	movs	r3, #3
 800a698:	e0a1      	b.n	800a7de <HAL_SPI_Transmit+0x270>
				}
				hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a69e:	1c59      	adds	r1, r3, #1
 800a6a0:	68fa      	ldr	r2, [r7, #12]
 800a6a2:	6311      	str	r1, [r2, #48]	; 0x30
 800a6a4:	781a      	ldrb	r2, [r3, #0]
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	60da      	str	r2, [r3, #12]
				hspi->TxXferCount--;
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a6b0:	3b01      	subs	r3, #1
 800a6b2:	b29a      	uxth	r2, r3
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	86da      	strh	r2, [r3, #54]	; 0x36
			while (hspi->TxXferCount > 0) {
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d1e1      	bne.n	800a684 <HAL_SPI_Transmit+0x116>
			}
			/* Enable CRC Transmission */
			if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a6c8:	d14f      	bne.n	800a76a <HAL_SPI_Transmit+0x1fc>
				hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	681a      	ldr	r2, [r3, #0]
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a6d8:	601a      	str	r2, [r3, #0]
 800a6da:	e046      	b.n	800a76a <HAL_SPI_Transmit+0x1fc>
			}
		}
		/* Transmit data in 16 Bit mode */
		else {
			if ((hspi->Init.Mode == SPI_MODE_SLAVE)
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	685b      	ldr	r3, [r3, #4]
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d003      	beq.n	800a6ec <HAL_SPI_Transmit+0x17e>
					|| (hspi->TxXferCount == 0x01)) {
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a6e8:	2b01      	cmp	r3, #1
 800a6ea:	d12d      	bne.n	800a748 <HAL_SPI_Transmit+0x1da>
				hspi->Instance->DR = *((uint16_t*) hspi->pTxBuffPtr);
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6f0:	881a      	ldrh	r2, [r3, #0]
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	60da      	str	r2, [r3, #12]
				hspi->pTxBuffPtr += 2;
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6fc:	1c9a      	adds	r2, r3, #2
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	631a      	str	r2, [r3, #48]	; 0x30
				hspi->TxXferCount--;
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a706:	3b01      	subs	r3, #1
 800a708:	b29a      	uxth	r2, r3
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	86da      	strh	r2, [r3, #54]	; 0x36
			}
			while (hspi->TxXferCount > 0) {
 800a70e:	e01b      	b.n	800a748 <HAL_SPI_Transmit+0x1da>
				/* Wait until TXE flag is set to send data */
				if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET,
 800a710:	683b      	ldr	r3, [r7, #0]
 800a712:	2200      	movs	r2, #0
 800a714:	2102      	movs	r1, #2
 800a716:	68f8      	ldr	r0, [r7, #12]
 800a718:	f000 fc51 	bl	800afbe <SPI_WaitOnFlagUntilTimeout>
 800a71c:	4603      	mov	r3, r0
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d001      	beq.n	800a726 <HAL_SPI_Transmit+0x1b8>
						Timeout) != HAL_OK) {
					return HAL_TIMEOUT;
 800a722:	2303      	movs	r3, #3
 800a724:	e05b      	b.n	800a7de <HAL_SPI_Transmit+0x270>
				}
				hspi->Instance->DR = *((uint16_t*) hspi->pTxBuffPtr);
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a72a:	881a      	ldrh	r2, [r3, #0]
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	60da      	str	r2, [r3, #12]
				hspi->pTxBuffPtr += 2;
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a736:	1c9a      	adds	r2, r3, #2
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	631a      	str	r2, [r3, #48]	; 0x30
				hspi->TxXferCount--;
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a740:	3b01      	subs	r3, #1
 800a742:	b29a      	uxth	r2, r3
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	86da      	strh	r2, [r3, #54]	; 0x36
			while (hspi->TxXferCount > 0) {
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d1df      	bne.n	800a710 <HAL_SPI_Transmit+0x1a2>
			}
			/* Enable CRC Transmission */
			if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a754:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a758:	d107      	bne.n	800a76a <HAL_SPI_Transmit+0x1fc>
				hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	681a      	ldr	r2, [r3, #0]
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a768:	601a      	str	r2, [r3, #0]
			}
		}

		/* Wait until TXE flag is set to send data */
		if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET, Timeout)
 800a76a:	683b      	ldr	r3, [r7, #0]
 800a76c:	2200      	movs	r2, #0
 800a76e:	2102      	movs	r1, #2
 800a770:	68f8      	ldr	r0, [r7, #12]
 800a772:	f000 fc24 	bl	800afbe <SPI_WaitOnFlagUntilTimeout>
 800a776:	4603      	mov	r3, r0
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d007      	beq.n	800a78c <HAL_SPI_Transmit+0x21e>
				!= HAL_OK) {
			hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a780:	f043 0210 	orr.w	r2, r3, #16
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	655a      	str	r2, [r3, #84]	; 0x54
			return HAL_TIMEOUT;
 800a788:	2303      	movs	r3, #3
 800a78a:	e028      	b.n	800a7de <HAL_SPI_Transmit+0x270>
		}

		/* Wait until Busy flag is reset before disabling SPI */
		if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_BSY, SET, Timeout)
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	2201      	movs	r2, #1
 800a790:	2180      	movs	r1, #128	; 0x80
 800a792:	68f8      	ldr	r0, [r7, #12]
 800a794:	f000 fc13 	bl	800afbe <SPI_WaitOnFlagUntilTimeout>
 800a798:	4603      	mov	r3, r0
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d007      	beq.n	800a7ae <HAL_SPI_Transmit+0x240>
				!= HAL_OK) {
			hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a7a2:	f043 0210 	orr.w	r2, r3, #16
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	655a      	str	r2, [r3, #84]	; 0x54
			return HAL_TIMEOUT;
 800a7aa:	2303      	movs	r3, #3
 800a7ac:	e017      	b.n	800a7de <HAL_SPI_Transmit+0x270>
		}

		/* Clear OVERRUN flag in 2 Lines communication mode because received is not read */
		if (hspi->Init.Direction == SPI_DIRECTION_2LINES) {
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	689b      	ldr	r3, [r3, #8]
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d108      	bne.n	800a7c8 <HAL_SPI_Transmit+0x25a>
			__HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	68db      	ldr	r3, [r3, #12]
 800a7bc:	617b      	str	r3, [r7, #20]
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	689b      	ldr	r3, [r3, #8]
 800a7c4:	617b      	str	r3, [r7, #20]
 800a7c6:	697b      	ldr	r3, [r7, #20]
		}

		hspi->State = HAL_SPI_STATE_READY;
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	2201      	movs	r2, #1
 800a7cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

		/* Process Unlocked */
		__HAL_UNLOCK(hspi);
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	2200      	movs	r2, #0
 800a7d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

		return HAL_OK;
 800a7d8:	2300      	movs	r3, #0
 800a7da:	e000      	b.n	800a7de <HAL_SPI_Transmit+0x270>
	} else {
		return HAL_BUSY;
 800a7dc:	2302      	movs	r3, #2
	}
}
 800a7de:	4618      	mov	r0, r3
 800a7e0:	3718      	adds	r7, #24
 800a7e2:	46bd      	mov	sp, r7
 800a7e4:	bd80      	pop	{r7, pc}

0800a7e6 <HAL_SPI_Receive>:
 * @param  Size: amount of data to be sent
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData,
		uint16_t Size, uint32_t Timeout) {
 800a7e6:	b580      	push	{r7, lr}
 800a7e8:	b088      	sub	sp, #32
 800a7ea:	af02      	add	r7, sp, #8
 800a7ec:	60f8      	str	r0, [r7, #12]
 800a7ee:	60b9      	str	r1, [r7, #8]
 800a7f0:	603b      	str	r3, [r7, #0]
 800a7f2:	4613      	mov	r3, r2
 800a7f4:	80fb      	strh	r3, [r7, #6]
	__IO uint16_t tmpreg;
	uint32_t tmp = 0;
 800a7f6:	2300      	movs	r3, #0
 800a7f8:	617b      	str	r3, [r7, #20]

	if (hspi->State == HAL_SPI_STATE_READY) {
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a800:	b2db      	uxtb	r3, r3
 800a802:	2b01      	cmp	r3, #1
 800a804:	f040 8170 	bne.w	800aae8 <HAL_SPI_Receive+0x302>
		if ((pData == NULL) || (Size == 0)) {
 800a808:	68bb      	ldr	r3, [r7, #8]
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d002      	beq.n	800a814 <HAL_SPI_Receive+0x2e>
 800a80e:	88fb      	ldrh	r3, [r7, #6]
 800a810:	2b00      	cmp	r3, #0
 800a812:	d101      	bne.n	800a818 <HAL_SPI_Receive+0x32>
			return HAL_ERROR;
 800a814:	2301      	movs	r3, #1
 800a816:	e168      	b.n	800aaea <HAL_SPI_Receive+0x304>
		}

		/* Process Locked */
		__HAL_LOCK(hspi);
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a81e:	2b01      	cmp	r3, #1
 800a820:	d101      	bne.n	800a826 <HAL_SPI_Receive+0x40>
 800a822:	2302      	movs	r3, #2
 800a824:	e161      	b.n	800aaea <HAL_SPI_Receive+0x304>
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	2201      	movs	r2, #1
 800a82a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

		/* Configure communication */
		hspi->State = HAL_SPI_STATE_BUSY_RX;
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	2222      	movs	r2, #34	; 0x22
 800a832:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
		hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	2200      	movs	r2, #0
 800a83a:	655a      	str	r2, [r3, #84]	; 0x54

		hspi->pRxBuffPtr = pData;
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	68ba      	ldr	r2, [r7, #8]
 800a840:	639a      	str	r2, [r3, #56]	; 0x38
		hspi->RxXferSize = Size;
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	88fa      	ldrh	r2, [r7, #6]
 800a846:	879a      	strh	r2, [r3, #60]	; 0x3c
		hspi->RxXferCount = Size;
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	88fa      	ldrh	r2, [r7, #6]
 800a84c:	87da      	strh	r2, [r3, #62]	; 0x3e

		/*Init field not used in handle to zero */
		hspi->RxISR = 0;
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	2200      	movs	r2, #0
 800a852:	649a      	str	r2, [r3, #72]	; 0x48
		hspi->TxISR = 0;
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	2200      	movs	r2, #0
 800a858:	64da      	str	r2, [r3, #76]	; 0x4c
		hspi->TxXferSize = 0;
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	2200      	movs	r2, #0
 800a85e:	869a      	strh	r2, [r3, #52]	; 0x34
		hspi->TxXferCount = 0;
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	2200      	movs	r2, #0
 800a864:	86da      	strh	r2, [r3, #54]	; 0x36

		/* Configure communication direction : 1Line */
		if (hspi->Init.Direction == SPI_DIRECTION_1LINE) {
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	689b      	ldr	r3, [r3, #8]
 800a86a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a86e:	d107      	bne.n	800a880 <HAL_SPI_Receive+0x9a>
			SPI_1LINE_RX(hspi);
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	681a      	ldr	r2, [r3, #0]
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a87e:	601a      	str	r2, [r3, #0]
		}

		/* Reset CRC Calculation */
		if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a884:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a888:	d10f      	bne.n	800a8aa <HAL_SPI_Receive+0xc4>
			SPI_RESET_CRC(hspi);
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	681a      	ldr	r2, [r3, #0]
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a898:	601a      	str	r2, [r3, #0]
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	681a      	ldr	r2, [r3, #0]
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a8a8:	601a      	str	r2, [r3, #0]
		}

		if ((hspi->Init.Mode == SPI_MODE_MASTER)
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	685b      	ldr	r3, [r3, #4]
 800a8ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a8b2:	d112      	bne.n	800a8da <HAL_SPI_Receive+0xf4>
				&& (hspi->Init.Direction == SPI_DIRECTION_2LINES)) {
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	689b      	ldr	r3, [r3, #8]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d10e      	bne.n	800a8da <HAL_SPI_Receive+0xf4>
			/* Process Unlocked */
			__HAL_UNLOCK(hspi);
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	2200      	movs	r2, #0
 800a8c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			/* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
			return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800a8c4:	88fa      	ldrh	r2, [r7, #6]
 800a8c6:	683b      	ldr	r3, [r7, #0]
 800a8c8:	9300      	str	r3, [sp, #0]
 800a8ca:	4613      	mov	r3, r2
 800a8cc:	68ba      	ldr	r2, [r7, #8]
 800a8ce:	68b9      	ldr	r1, [r7, #8]
 800a8d0:	68f8      	ldr	r0, [r7, #12]
 800a8d2:	f000 f90e 	bl	800aaf2 <HAL_SPI_TransmitReceive>
 800a8d6:	4603      	mov	r3, r0
 800a8d8:	e107      	b.n	800aaea <HAL_SPI_Receive+0x304>
		}

		/* Check if the SPI is already enabled */
		if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE) {
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a8e4:	2b40      	cmp	r3, #64	; 0x40
 800a8e6:	d007      	beq.n	800a8f8 <HAL_SPI_Receive+0x112>
			/* Enable SPI peripheral */
			__HAL_SPI_ENABLE(hspi);
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	681a      	ldr	r2, [r3, #0]
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a8f6:	601a      	str	r2, [r3, #0]
		}

		/* Receive data in 8 Bit mode */
		if (hspi->Init.DataSize == SPI_DATASIZE_8BIT) {
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	68db      	ldr	r3, [r3, #12]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d14a      	bne.n	800a996 <HAL_SPI_Receive+0x1b0>
			while (hspi->RxXferCount > 1) {
 800a900:	e01a      	b.n	800a938 <HAL_SPI_Receive+0x152>
				/* Wait until RXNE flag is set */
				if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800a902:	683b      	ldr	r3, [r7, #0]
 800a904:	2200      	movs	r2, #0
 800a906:	2101      	movs	r1, #1
 800a908:	68f8      	ldr	r0, [r7, #12]
 800a90a:	f000 fb58 	bl	800afbe <SPI_WaitOnFlagUntilTimeout>
 800a90e:	4603      	mov	r3, r0
 800a910:	2b00      	cmp	r3, #0
 800a912:	d001      	beq.n	800a918 <HAL_SPI_Receive+0x132>
						Timeout) != HAL_OK) {
					return HAL_TIMEOUT;
 800a914:	2303      	movs	r3, #3
 800a916:	e0e8      	b.n	800aaea <HAL_SPI_Receive+0x304>
				}

				(*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	68d8      	ldr	r0, [r3, #12]
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a922:	1c59      	adds	r1, r3, #1
 800a924:	68fa      	ldr	r2, [r7, #12]
 800a926:	6391      	str	r1, [r2, #56]	; 0x38
 800a928:	b2c2      	uxtb	r2, r0
 800a92a:	701a      	strb	r2, [r3, #0]
				hspi->RxXferCount--;
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a930:	3b01      	subs	r3, #1
 800a932:	b29a      	uxth	r2, r3
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	87da      	strh	r2, [r3, #62]	; 0x3e
			while (hspi->RxXferCount > 1) {
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a93c:	2b01      	cmp	r3, #1
 800a93e:	d8e0      	bhi.n	800a902 <HAL_SPI_Receive+0x11c>
			}
			/* Enable CRC Transmission */
			if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a944:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a948:	d136      	bne.n	800a9b8 <HAL_SPI_Receive+0x1d2>
				hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	681a      	ldr	r2, [r3, #0]
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a958:	601a      	str	r2, [r3, #0]
 800a95a:	e02d      	b.n	800a9b8 <HAL_SPI_Receive+0x1d2>
		}
		/* Receive data in 16 Bit mode */
		else {
			while (hspi->RxXferCount > 1) {
				/* Wait until RXNE flag is set to read data */
				if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800a95c:	683b      	ldr	r3, [r7, #0]
 800a95e:	2200      	movs	r2, #0
 800a960:	2101      	movs	r1, #1
 800a962:	68f8      	ldr	r0, [r7, #12]
 800a964:	f000 fb2b 	bl	800afbe <SPI_WaitOnFlagUntilTimeout>
 800a968:	4603      	mov	r3, r0
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d001      	beq.n	800a972 <HAL_SPI_Receive+0x18c>
						Timeout) != HAL_OK) {
					return HAL_TIMEOUT;
 800a96e:	2303      	movs	r3, #3
 800a970:	e0bb      	b.n	800aaea <HAL_SPI_Receive+0x304>
				}

				*((uint16_t*) hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	68da      	ldr	r2, [r3, #12]
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a97c:	b292      	uxth	r2, r2
 800a97e:	801a      	strh	r2, [r3, #0]
				hspi->pRxBuffPtr += 2;
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a984:	1c9a      	adds	r2, r3, #2
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	639a      	str	r2, [r3, #56]	; 0x38
				hspi->RxXferCount--;
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a98e:	3b01      	subs	r3, #1
 800a990:	b29a      	uxth	r2, r3
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	87da      	strh	r2, [r3, #62]	; 0x3e
			while (hspi->RxXferCount > 1) {
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a99a:	2b01      	cmp	r3, #1
 800a99c:	d8de      	bhi.n	800a95c <HAL_SPI_Receive+0x176>
			}
			/* Enable CRC Transmission */
			if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a9a6:	d107      	bne.n	800a9b8 <HAL_SPI_Receive+0x1d2>
				hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	681a      	ldr	r2, [r3, #0]
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a9b6:	601a      	str	r2, [r3, #0]
			}
		}

		/* Wait until RXNE flag is set */
		if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout)
 800a9b8:	683b      	ldr	r3, [r7, #0]
 800a9ba:	2200      	movs	r2, #0
 800a9bc:	2101      	movs	r1, #1
 800a9be:	68f8      	ldr	r0, [r7, #12]
 800a9c0:	f000 fafd 	bl	800afbe <SPI_WaitOnFlagUntilTimeout>
 800a9c4:	4603      	mov	r3, r0
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d001      	beq.n	800a9ce <HAL_SPI_Receive+0x1e8>
				!= HAL_OK) {
			return HAL_TIMEOUT;
 800a9ca:	2303      	movs	r3, #3
 800a9cc:	e08d      	b.n	800aaea <HAL_SPI_Receive+0x304>
		}

		/* Receive last data in 8 Bit mode */
		if (hspi->Init.DataSize == SPI_DATASIZE_8BIT) {
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	68db      	ldr	r3, [r3, #12]
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d10a      	bne.n	800a9ec <HAL_SPI_Receive+0x206>
			(*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	68d8      	ldr	r0, [r3, #12]
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9e0:	1c59      	adds	r1, r3, #1
 800a9e2:	68fa      	ldr	r2, [r7, #12]
 800a9e4:	6391      	str	r1, [r2, #56]	; 0x38
 800a9e6:	b2c2      	uxtb	r2, r0
 800a9e8:	701a      	strb	r2, [r3, #0]
 800a9ea:	e00b      	b.n	800aa04 <HAL_SPI_Receive+0x21e>
		}
		/* Receive last data in 16 Bit mode */
		else {
			*((uint16_t*) hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	68da      	ldr	r2, [r3, #12]
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9f6:	b292      	uxth	r2, r2
 800a9f8:	801a      	strh	r2, [r3, #0]
			hspi->pRxBuffPtr += 2;
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9fe:	1c9a      	adds	r2, r3, #2
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	639a      	str	r2, [r3, #56]	; 0x38
		}
		hspi->RxXferCount--;
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aa08:	3b01      	subs	r3, #1
 800aa0a:	b29a      	uxth	r2, r3
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	87da      	strh	r2, [r3, #62]	; 0x3e

		/* Wait until RXNE flag is set: CRC Received */
		if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa14:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aa18:	d116      	bne.n	800aa48 <HAL_SPI_Receive+0x262>
			if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout)
 800aa1a:	683b      	ldr	r3, [r7, #0]
 800aa1c:	2200      	movs	r2, #0
 800aa1e:	2101      	movs	r1, #1
 800aa20:	68f8      	ldr	r0, [r7, #12]
 800aa22:	f000 facc 	bl	800afbe <SPI_WaitOnFlagUntilTimeout>
 800aa26:	4603      	mov	r3, r0
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d007      	beq.n	800aa3c <HAL_SPI_Receive+0x256>
					!= HAL_OK) {
				hspi->ErrorCode |= HAL_SPI_ERROR_CRC;
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa30:	f043 0202 	orr.w	r2, r3, #2
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	655a      	str	r2, [r3, #84]	; 0x54
				return HAL_TIMEOUT;
 800aa38:	2303      	movs	r3, #3
 800aa3a:	e056      	b.n	800aaea <HAL_SPI_Receive+0x304>
			}

			/* Read CRC to Flush RXNE flag */
			tmpreg = hspi->Instance->DR;
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	68db      	ldr	r3, [r3, #12]
 800aa42:	b29b      	uxth	r3, r3
 800aa44:	827b      	strh	r3, [r7, #18]
			UNUSED(tmpreg);
 800aa46:	8a7b      	ldrh	r3, [r7, #18]
		}

		if ((hspi->Init.Mode == SPI_MODE_MASTER)
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	685b      	ldr	r3, [r3, #4]
 800aa4c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800aa50:	d111      	bne.n	800aa76 <HAL_SPI_Receive+0x290>
				&& ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	689b      	ldr	r3, [r3, #8]
 800aa56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aa5a:	d004      	beq.n	800aa66 <HAL_SPI_Receive+0x280>
						|| (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))) {
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	689b      	ldr	r3, [r3, #8]
 800aa60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800aa64:	d107      	bne.n	800aa76 <HAL_SPI_Receive+0x290>
			/* Disable SPI peripheral */
			__HAL_SPI_DISABLE(hspi);
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	681a      	ldr	r2, [r3, #0]
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aa74:	601a      	str	r2, [r3, #0]
		}

		hspi->State = HAL_SPI_STATE_READY;
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	2201      	movs	r2, #1
 800aa7a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

		tmp = __HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR);
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	689b      	ldr	r3, [r3, #8]
 800aa84:	f003 0310 	and.w	r3, r3, #16
 800aa88:	2b10      	cmp	r3, #16
 800aa8a:	bf0c      	ite	eq
 800aa8c:	2301      	moveq	r3, #1
 800aa8e:	2300      	movne	r3, #0
 800aa90:	b2db      	uxtb	r3, r3
 800aa92:	617b      	str	r3, [r7, #20]
		/* Check if CRC error occurred */
		if ((hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aa9c:	d11e      	bne.n	800aadc <HAL_SPI_Receive+0x2f6>
				&& (tmp != RESET)) {
 800aa9e:	697b      	ldr	r3, [r7, #20]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d01b      	beq.n	800aadc <HAL_SPI_Receive+0x2f6>
			hspi->ErrorCode |= HAL_SPI_ERROR_CRC;
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aaa8:	f043 0202 	orr.w	r2, r3, #2
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	655a      	str	r2, [r3, #84]	; 0x54

			/* Reset CRC Calculation */
			SPI_RESET_CRC(hspi);
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	681a      	ldr	r2, [r3, #0]
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800aabe:	601a      	str	r2, [r3, #0]
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	681a      	ldr	r2, [r3, #0]
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800aace:	601a      	str	r2, [r3, #0]

			/* Process Unlocked */
			__HAL_UNLOCK(hspi);
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	2200      	movs	r2, #0
 800aad4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			return HAL_ERROR;
 800aad8:	2301      	movs	r3, #1
 800aada:	e006      	b.n	800aaea <HAL_SPI_Receive+0x304>
		}

		/* Process Unlocked */
		__HAL_UNLOCK(hspi);
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	2200      	movs	r2, #0
 800aae0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

		return HAL_OK;
 800aae4:	2300      	movs	r3, #0
 800aae6:	e000      	b.n	800aaea <HAL_SPI_Receive+0x304>
	} else {
		return HAL_BUSY;
 800aae8:	2302      	movs	r3, #2
	}
}
 800aaea:	4618      	mov	r0, r3
 800aaec:	3718      	adds	r7, #24
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	bd80      	pop	{r7, pc}

0800aaf2 <HAL_SPI_TransmitReceive>:
 * @param  Size: amount of data to be sent
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi,
		uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout) {
 800aaf2:	b580      	push	{r7, lr}
 800aaf4:	b088      	sub	sp, #32
 800aaf6:	af00      	add	r7, sp, #0
 800aaf8:	60f8      	str	r0, [r7, #12]
 800aafa:	60b9      	str	r1, [r7, #8]
 800aafc:	607a      	str	r2, [r7, #4]
 800aafe:	807b      	strh	r3, [r7, #2]
	__IO uint16_t tmpreg;
	uint32_t tmpstate = 0, tmp = 0;
 800ab00:	2300      	movs	r3, #0
 800ab02:	61fb      	str	r3, [r7, #28]
 800ab04:	2300      	movs	r3, #0
 800ab06:	61bb      	str	r3, [r7, #24]

	tmpstate = hspi->State;
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ab0e:	b2db      	uxtb	r3, r3
 800ab10:	61fb      	str	r3, [r7, #28]
	if ((tmpstate == HAL_SPI_STATE_READY)
 800ab12:	69fb      	ldr	r3, [r7, #28]
 800ab14:	2b01      	cmp	r3, #1
 800ab16:	d003      	beq.n	800ab20 <HAL_SPI_TransmitReceive+0x2e>
			|| (tmpstate == HAL_SPI_STATE_BUSY_RX)) {
 800ab18:	69fb      	ldr	r3, [r7, #28]
 800ab1a:	2b22      	cmp	r3, #34	; 0x22
 800ab1c:	f040 823d 	bne.w	800af9a <HAL_SPI_TransmitReceive+0x4a8>
		if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0)) {
 800ab20:	68bb      	ldr	r3, [r7, #8]
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d005      	beq.n	800ab32 <HAL_SPI_TransmitReceive+0x40>
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d002      	beq.n	800ab32 <HAL_SPI_TransmitReceive+0x40>
 800ab2c:	887b      	ldrh	r3, [r7, #2]
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d101      	bne.n	800ab36 <HAL_SPI_TransmitReceive+0x44>
			return HAL_ERROR;
 800ab32:	2301      	movs	r3, #1
 800ab34:	e232      	b.n	800af9c <HAL_SPI_TransmitReceive+0x4aa>

		/* Check the parameters */
		assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

		/* Process Locked */
		__HAL_LOCK(hspi);
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ab3c:	2b01      	cmp	r3, #1
 800ab3e:	d101      	bne.n	800ab44 <HAL_SPI_TransmitReceive+0x52>
 800ab40:	2302      	movs	r3, #2
 800ab42:	e22b      	b.n	800af9c <HAL_SPI_TransmitReceive+0x4aa>
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	2201      	movs	r2, #1
 800ab48:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

		/* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
		if (hspi->State == HAL_SPI_STATE_READY) {
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ab52:	b2db      	uxtb	r3, r3
 800ab54:	2b01      	cmp	r3, #1
 800ab56:	d103      	bne.n	800ab60 <HAL_SPI_TransmitReceive+0x6e>
			hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	2232      	movs	r2, #50	; 0x32
 800ab5c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
		}

		/* Configure communication */
		hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	2200      	movs	r2, #0
 800ab64:	655a      	str	r2, [r3, #84]	; 0x54

		hspi->pRxBuffPtr = pRxData;
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	687a      	ldr	r2, [r7, #4]
 800ab6a:	639a      	str	r2, [r3, #56]	; 0x38
		hspi->RxXferSize = Size;
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	887a      	ldrh	r2, [r7, #2]
 800ab70:	879a      	strh	r2, [r3, #60]	; 0x3c
		hspi->RxXferCount = Size;
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	887a      	ldrh	r2, [r7, #2]
 800ab76:	87da      	strh	r2, [r3, #62]	; 0x3e

		hspi->pTxBuffPtr = pTxData;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	68ba      	ldr	r2, [r7, #8]
 800ab7c:	631a      	str	r2, [r3, #48]	; 0x30
		hspi->TxXferSize = Size;
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	887a      	ldrh	r2, [r7, #2]
 800ab82:	869a      	strh	r2, [r3, #52]	; 0x34
		hspi->TxXferCount = Size;
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	887a      	ldrh	r2, [r7, #2]
 800ab88:	86da      	strh	r2, [r3, #54]	; 0x36

		/*Init field not used in handle to zero */
		hspi->RxISR = 0;
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	2200      	movs	r2, #0
 800ab8e:	649a      	str	r2, [r3, #72]	; 0x48
		hspi->TxISR = 0;
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	2200      	movs	r2, #0
 800ab94:	64da      	str	r2, [r3, #76]	; 0x4c

		/* Reset CRC Calculation */
		if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ab9e:	d10f      	bne.n	800abc0 <HAL_SPI_TransmitReceive+0xce>
			SPI_RESET_CRC(hspi);
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	681a      	ldr	r2, [r3, #0]
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800abae:	601a      	str	r2, [r3, #0]
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	681a      	ldr	r2, [r3, #0]
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800abbe:	601a      	str	r2, [r3, #0]
		}

		/* Check if the SPI is already enabled */
		if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE) {
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800abca:	2b40      	cmp	r3, #64	; 0x40
 800abcc:	d007      	beq.n	800abde <HAL_SPI_TransmitReceive+0xec>
			/* Enable SPI peripheral */
			__HAL_SPI_ENABLE(hspi);
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	681a      	ldr	r2, [r3, #0]
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800abdc:	601a      	str	r2, [r3, #0]
		}

		/* Transmit and Receive data in 16 Bit mode */
		if (hspi->Init.DataSize == SPI_DATASIZE_16BIT) {
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	68db      	ldr	r3, [r3, #12]
 800abe2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800abe6:	f040 80be 	bne.w	800ad66 <HAL_SPI_TransmitReceive+0x274>
			if ((hspi->Init.Mode == SPI_MODE_SLAVE)
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	685b      	ldr	r3, [r3, #4]
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d008      	beq.n	800ac04 <HAL_SPI_TransmitReceive+0x112>
					|| ((hspi->Init.Mode == SPI_MODE_MASTER)
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	685b      	ldr	r3, [r3, #4]
 800abf6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800abfa:	d114      	bne.n	800ac26 <HAL_SPI_TransmitReceive+0x134>
							&& (hspi->TxXferCount == 0x01))) {
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ac00:	2b01      	cmp	r3, #1
 800ac02:	d110      	bne.n	800ac26 <HAL_SPI_TransmitReceive+0x134>
				hspi->Instance->DR = *((uint16_t*) hspi->pTxBuffPtr);
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac08:	881a      	ldrh	r2, [r3, #0]
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	60da      	str	r2, [r3, #12]
				hspi->pTxBuffPtr += 2;
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac14:	1c9a      	adds	r2, r3, #2
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	631a      	str	r2, [r3, #48]	; 0x30
				hspi->TxXferCount--;
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ac1e:	3b01      	subs	r3, #1
 800ac20:	b29a      	uxth	r2, r3
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	86da      	strh	r2, [r3, #54]	; 0x36
			}
			if (hspi->TxXferCount == 0) {
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d174      	bne.n	800ad18 <HAL_SPI_TransmitReceive+0x226>
				/* Enable CRC Transmission */
				if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ac36:	d107      	bne.n	800ac48 <HAL_SPI_TransmitReceive+0x156>
					hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	681a      	ldr	r2, [r3, #0]
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ac46:	601a      	str	r2, [r3, #0]
				}

				/* Wait until RXNE flag is set */
				if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800ac48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	2101      	movs	r1, #1
 800ac4e:	68f8      	ldr	r0, [r7, #12]
 800ac50:	f000 f9b5 	bl	800afbe <SPI_WaitOnFlagUntilTimeout>
 800ac54:	4603      	mov	r3, r0
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d001      	beq.n	800ac5e <HAL_SPI_TransmitReceive+0x16c>
						Timeout) != HAL_OK) {
					return HAL_TIMEOUT;
 800ac5a:	2303      	movs	r3, #3
 800ac5c:	e19e      	b.n	800af9c <HAL_SPI_TransmitReceive+0x4aa>
				}

				*((uint16_t*) hspi->pRxBuffPtr) = hspi->Instance->DR;
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	68da      	ldr	r2, [r3, #12]
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac68:	b292      	uxth	r2, r2
 800ac6a:	801a      	strh	r2, [r3, #0]
				hspi->pRxBuffPtr += 2;
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac70:	1c9a      	adds	r2, r3, #2
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	639a      	str	r2, [r3, #56]	; 0x38
				hspi->RxXferCount--;
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ac7a:	3b01      	subs	r3, #1
 800ac7c:	b29a      	uxth	r2, r3
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ac82:	e11f      	b.n	800aec4 <HAL_SPI_TransmitReceive+0x3d2>
			} else {
				while (hspi->TxXferCount > 0) {
					/* Wait until TXE flag is set to send data */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET,
 800ac84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac86:	2200      	movs	r2, #0
 800ac88:	2102      	movs	r1, #2
 800ac8a:	68f8      	ldr	r0, [r7, #12]
 800ac8c:	f000 f997 	bl	800afbe <SPI_WaitOnFlagUntilTimeout>
 800ac90:	4603      	mov	r3, r0
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d001      	beq.n	800ac9a <HAL_SPI_TransmitReceive+0x1a8>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800ac96:	2303      	movs	r3, #3
 800ac98:	e180      	b.n	800af9c <HAL_SPI_TransmitReceive+0x4aa>
					}

					hspi->Instance->DR = *((uint16_t*) hspi->pTxBuffPtr);
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac9e:	881a      	ldrh	r2, [r3, #0]
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	60da      	str	r2, [r3, #12]
					hspi->pTxBuffPtr += 2;
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800acaa:	1c9a      	adds	r2, r3, #2
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	631a      	str	r2, [r3, #48]	; 0x30
					hspi->TxXferCount--;
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800acb4:	3b01      	subs	r3, #1
 800acb6:	b29a      	uxth	r2, r3
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	86da      	strh	r2, [r3, #54]	; 0x36

					/* Enable CRC Transmission */
					if ((hspi->TxXferCount == 0)
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d10c      	bne.n	800acde <HAL_SPI_TransmitReceive+0x1ec>
							&& (hspi->Init.CRCCalculation
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800acc8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800accc:	d107      	bne.n	800acde <HAL_SPI_TransmitReceive+0x1ec>
									== SPI_CRCCALCULATION_ENABLE)) {
						hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	681a      	ldr	r2, [r3, #0]
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800acdc:	601a      	str	r2, [r3, #0]
					}

					/* Wait until RXNE flag is set */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800acde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ace0:	2200      	movs	r2, #0
 800ace2:	2101      	movs	r1, #1
 800ace4:	68f8      	ldr	r0, [r7, #12]
 800ace6:	f000 f96a 	bl	800afbe <SPI_WaitOnFlagUntilTimeout>
 800acea:	4603      	mov	r3, r0
 800acec:	2b00      	cmp	r3, #0
 800acee:	d001      	beq.n	800acf4 <HAL_SPI_TransmitReceive+0x202>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800acf0:	2303      	movs	r3, #3
 800acf2:	e153      	b.n	800af9c <HAL_SPI_TransmitReceive+0x4aa>
					}

					*((uint16_t*) hspi->pRxBuffPtr) = hspi->Instance->DR;
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	68da      	ldr	r2, [r3, #12]
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acfe:	b292      	uxth	r2, r2
 800ad00:	801a      	strh	r2, [r3, #0]
					hspi->pRxBuffPtr += 2;
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad06:	1c9a      	adds	r2, r3, #2
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	639a      	str	r2, [r3, #56]	; 0x38
					hspi->RxXferCount--;
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ad10:	3b01      	subs	r3, #1
 800ad12:	b29a      	uxth	r2, r3
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	87da      	strh	r2, [r3, #62]	; 0x3e
				while (hspi->TxXferCount > 0) {
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d1b1      	bne.n	800ac84 <HAL_SPI_TransmitReceive+0x192>
				}
				/* Receive the last byte */
				if (hspi->Init.Mode == SPI_MODE_SLAVE) {
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	685b      	ldr	r3, [r3, #4]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	f040 80cd 	bne.w	800aec4 <HAL_SPI_TransmitReceive+0x3d2>
					/* Wait until RXNE flag is set */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800ad2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad2c:	2200      	movs	r2, #0
 800ad2e:	2101      	movs	r1, #1
 800ad30:	68f8      	ldr	r0, [r7, #12]
 800ad32:	f000 f944 	bl	800afbe <SPI_WaitOnFlagUntilTimeout>
 800ad36:	4603      	mov	r3, r0
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d001      	beq.n	800ad40 <HAL_SPI_TransmitReceive+0x24e>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800ad3c:	2303      	movs	r3, #3
 800ad3e:	e12d      	b.n	800af9c <HAL_SPI_TransmitReceive+0x4aa>
					}

					*((uint16_t*) hspi->pRxBuffPtr) = hspi->Instance->DR;
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	68da      	ldr	r2, [r3, #12]
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad4a:	b292      	uxth	r2, r2
 800ad4c:	801a      	strh	r2, [r3, #0]
					hspi->pRxBuffPtr += 2;
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad52:	1c9a      	adds	r2, r3, #2
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	639a      	str	r2, [r3, #56]	; 0x38
					hspi->RxXferCount--;
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ad5c:	3b01      	subs	r3, #1
 800ad5e:	b29a      	uxth	r2, r3
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ad64:	e0ae      	b.n	800aec4 <HAL_SPI_TransmitReceive+0x3d2>
				}
			}
		}
		/* Transmit and Receive data in 8 Bit mode */
		else {
			if ((hspi->Init.Mode == SPI_MODE_SLAVE)
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	685b      	ldr	r3, [r3, #4]
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d008      	beq.n	800ad80 <HAL_SPI_TransmitReceive+0x28e>
					|| ((hspi->Init.Mode == SPI_MODE_MASTER)
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	685b      	ldr	r3, [r3, #4]
 800ad72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ad76:	d112      	bne.n	800ad9e <HAL_SPI_TransmitReceive+0x2ac>
							&& (hspi->TxXferCount == 0x01))) {
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ad7c:	2b01      	cmp	r3, #1
 800ad7e:	d10e      	bne.n	800ad9e <HAL_SPI_TransmitReceive+0x2ac>
				hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad84:	1c59      	adds	r1, r3, #1
 800ad86:	68fa      	ldr	r2, [r7, #12]
 800ad88:	6311      	str	r1, [r2, #48]	; 0x30
 800ad8a:	781a      	ldrb	r2, [r3, #0]
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	60da      	str	r2, [r3, #12]
				hspi->TxXferCount--;
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ad96:	3b01      	subs	r3, #1
 800ad98:	b29a      	uxth	r2, r3
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	86da      	strh	r2, [r3, #54]	; 0x36
			}
			if (hspi->TxXferCount == 0) {
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d16b      	bne.n	800ae7e <HAL_SPI_TransmitReceive+0x38c>
				/* Enable CRC Transmission */
				if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800adaa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800adae:	d107      	bne.n	800adc0 <HAL_SPI_TransmitReceive+0x2ce>
					hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	681a      	ldr	r2, [r3, #0]
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800adbe:	601a      	str	r2, [r3, #0]
				}

				/* Wait until RXNE flag is set */
				if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800adc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adc2:	2200      	movs	r2, #0
 800adc4:	2101      	movs	r1, #1
 800adc6:	68f8      	ldr	r0, [r7, #12]
 800adc8:	f000 f8f9 	bl	800afbe <SPI_WaitOnFlagUntilTimeout>
 800adcc:	4603      	mov	r3, r0
 800adce:	2b00      	cmp	r3, #0
 800add0:	d001      	beq.n	800add6 <HAL_SPI_TransmitReceive+0x2e4>
						Timeout) != HAL_OK) {
					return HAL_TIMEOUT;
 800add2:	2303      	movs	r3, #3
 800add4:	e0e2      	b.n	800af9c <HAL_SPI_TransmitReceive+0x4aa>
				}

				(*hspi->pRxBuffPtr) = hspi->Instance->DR;
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	68da      	ldr	r2, [r3, #12]
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ade0:	b2d2      	uxtb	r2, r2
 800ade2:	701a      	strb	r2, [r3, #0]
				hspi->RxXferCount--;
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ade8:	3b01      	subs	r3, #1
 800adea:	b29a      	uxth	r2, r3
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	87da      	strh	r2, [r3, #62]	; 0x3e
 800adf0:	e068      	b.n	800aec4 <HAL_SPI_TransmitReceive+0x3d2>
			} else {
				while (hspi->TxXferCount > 0) {
					/* Wait until TXE flag is set to send data */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET,
 800adf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adf4:	2200      	movs	r2, #0
 800adf6:	2102      	movs	r1, #2
 800adf8:	68f8      	ldr	r0, [r7, #12]
 800adfa:	f000 f8e0 	bl	800afbe <SPI_WaitOnFlagUntilTimeout>
 800adfe:	4603      	mov	r3, r0
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d001      	beq.n	800ae08 <HAL_SPI_TransmitReceive+0x316>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800ae04:	2303      	movs	r3, #3
 800ae06:	e0c9      	b.n	800af9c <HAL_SPI_TransmitReceive+0x4aa>
					}

					hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae0c:	1c59      	adds	r1, r3, #1
 800ae0e:	68fa      	ldr	r2, [r7, #12]
 800ae10:	6311      	str	r1, [r2, #48]	; 0x30
 800ae12:	781a      	ldrb	r2, [r3, #0]
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	60da      	str	r2, [r3, #12]
					hspi->TxXferCount--;
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ae1e:	3b01      	subs	r3, #1
 800ae20:	b29a      	uxth	r2, r3
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	86da      	strh	r2, [r3, #54]	; 0x36

					/* Enable CRC Transmission */
					if ((hspi->TxXferCount == 0)
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d10c      	bne.n	800ae48 <HAL_SPI_TransmitReceive+0x356>
							&& (hspi->Init.CRCCalculation
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ae36:	d107      	bne.n	800ae48 <HAL_SPI_TransmitReceive+0x356>
									== SPI_CRCCALCULATION_ENABLE)) {
						hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	681a      	ldr	r2, [r3, #0]
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ae46:	601a      	str	r2, [r3, #0]
					}

					/* Wait until RXNE flag is set */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800ae48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae4a:	2200      	movs	r2, #0
 800ae4c:	2101      	movs	r1, #1
 800ae4e:	68f8      	ldr	r0, [r7, #12]
 800ae50:	f000 f8b5 	bl	800afbe <SPI_WaitOnFlagUntilTimeout>
 800ae54:	4603      	mov	r3, r0
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d001      	beq.n	800ae5e <HAL_SPI_TransmitReceive+0x36c>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800ae5a:	2303      	movs	r3, #3
 800ae5c:	e09e      	b.n	800af9c <HAL_SPI_TransmitReceive+0x4aa>
					}

					(*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	68d8      	ldr	r0, [r3, #12]
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae68:	1c59      	adds	r1, r3, #1
 800ae6a:	68fa      	ldr	r2, [r7, #12]
 800ae6c:	6391      	str	r1, [r2, #56]	; 0x38
 800ae6e:	b2c2      	uxtb	r2, r0
 800ae70:	701a      	strb	r2, [r3, #0]
					hspi->RxXferCount--;
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ae76:	3b01      	subs	r3, #1
 800ae78:	b29a      	uxth	r2, r3
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	87da      	strh	r2, [r3, #62]	; 0x3e
				while (hspi->TxXferCount > 0) {
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d1b5      	bne.n	800adf2 <HAL_SPI_TransmitReceive+0x300>
				}
				if (hspi->Init.Mode == SPI_MODE_SLAVE) {
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	685b      	ldr	r3, [r3, #4]
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d11a      	bne.n	800aec4 <HAL_SPI_TransmitReceive+0x3d2>
					/* Wait until RXNE flag is set */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800ae8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae90:	2200      	movs	r2, #0
 800ae92:	2101      	movs	r1, #1
 800ae94:	68f8      	ldr	r0, [r7, #12]
 800ae96:	f000 f892 	bl	800afbe <SPI_WaitOnFlagUntilTimeout>
 800ae9a:	4603      	mov	r3, r0
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d001      	beq.n	800aea4 <HAL_SPI_TransmitReceive+0x3b2>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800aea0:	2303      	movs	r3, #3
 800aea2:	e07b      	b.n	800af9c <HAL_SPI_TransmitReceive+0x4aa>
					}

					(*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	68d8      	ldr	r0, [r3, #12]
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aeae:	1c59      	adds	r1, r3, #1
 800aeb0:	68fa      	ldr	r2, [r7, #12]
 800aeb2:	6391      	str	r1, [r2, #56]	; 0x38
 800aeb4:	b2c2      	uxtb	r2, r0
 800aeb6:	701a      	strb	r2, [r3, #0]
					hspi->RxXferCount--;
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aebc:	3b01      	subs	r3, #1
 800aebe:	b29a      	uxth	r2, r3
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	87da      	strh	r2, [r3, #62]	; 0x3e
				}
			}
		}

		/* Read CRC from DR to close CRC calculation process */
		if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aec8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aecc:	d116      	bne.n	800aefc <HAL_SPI_TransmitReceive+0x40a>
			/* Wait until RXNE flag is set */
			if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout)
 800aece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aed0:	2200      	movs	r2, #0
 800aed2:	2101      	movs	r1, #1
 800aed4:	68f8      	ldr	r0, [r7, #12]
 800aed6:	f000 f872 	bl	800afbe <SPI_WaitOnFlagUntilTimeout>
 800aeda:	4603      	mov	r3, r0
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d007      	beq.n	800aef0 <HAL_SPI_TransmitReceive+0x3fe>
					!= HAL_OK) {
				hspi->ErrorCode |= HAL_SPI_ERROR_CRC;
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aee4:	f043 0202 	orr.w	r2, r3, #2
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	655a      	str	r2, [r3, #84]	; 0x54
				return HAL_TIMEOUT;
 800aeec:	2303      	movs	r3, #3
 800aeee:	e055      	b.n	800af9c <HAL_SPI_TransmitReceive+0x4aa>
			}
			/* Read CRC */
			tmpreg = hspi->Instance->DR;
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	68db      	ldr	r3, [r3, #12]
 800aef6:	b29b      	uxth	r3, r3
 800aef8:	82fb      	strh	r3, [r7, #22]
			UNUSED(tmpreg);
 800aefa:	8afb      	ldrh	r3, [r7, #22]
		}

		/* Wait until Busy flag is reset before disabling SPI */
		if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_BSY, SET, Timeout)
 800aefc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aefe:	2201      	movs	r2, #1
 800af00:	2180      	movs	r1, #128	; 0x80
 800af02:	68f8      	ldr	r0, [r7, #12]
 800af04:	f000 f85b 	bl	800afbe <SPI_WaitOnFlagUntilTimeout>
 800af08:	4603      	mov	r3, r0
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d007      	beq.n	800af1e <HAL_SPI_TransmitReceive+0x42c>
				!= HAL_OK) {
			hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800af12:	f043 0210 	orr.w	r2, r3, #16
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	655a      	str	r2, [r3, #84]	; 0x54
			return HAL_TIMEOUT;
 800af1a:	2303      	movs	r3, #3
 800af1c:	e03e      	b.n	800af9c <HAL_SPI_TransmitReceive+0x4aa>
		}

		hspi->State = HAL_SPI_STATE_READY;
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	2201      	movs	r2, #1
 800af22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

		tmp = __HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR);
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	689b      	ldr	r3, [r3, #8]
 800af2c:	f003 0310 	and.w	r3, r3, #16
 800af30:	2b10      	cmp	r3, #16
 800af32:	bf0c      	ite	eq
 800af34:	2301      	moveq	r3, #1
 800af36:	2300      	movne	r3, #0
 800af38:	b2db      	uxtb	r3, r3
 800af3a:	61bb      	str	r3, [r7, #24]
		/* Check if CRC error occurred */
		if ((hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800af44:	d123      	bne.n	800af8e <HAL_SPI_TransmitReceive+0x49c>
				&& (tmp != RESET)) {
 800af46:	69bb      	ldr	r3, [r7, #24]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d020      	beq.n	800af8e <HAL_SPI_TransmitReceive+0x49c>
			hspi->ErrorCode |= HAL_SPI_ERROR_CRC;
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800af50:	f043 0202 	orr.w	r2, r3, #2
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	655a      	str	r2, [r3, #84]	; 0x54

			/* Reset CRC Calculation */
			if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800af60:	d10f      	bne.n	800af82 <HAL_SPI_TransmitReceive+0x490>
				SPI_RESET_CRC(hspi);
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	681a      	ldr	r2, [r3, #0]
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800af70:	601a      	str	r2, [r3, #0]
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	681a      	ldr	r2, [r3, #0]
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800af80:	601a      	str	r2, [r3, #0]
			}

			/* Process Unlocked */
			__HAL_UNLOCK(hspi);
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	2200      	movs	r2, #0
 800af86:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			return HAL_ERROR;
 800af8a:	2301      	movs	r3, #1
 800af8c:	e006      	b.n	800af9c <HAL_SPI_TransmitReceive+0x4aa>
		}

		/* Process Unlocked */
		__HAL_UNLOCK(hspi);
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	2200      	movs	r2, #0
 800af92:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

		return HAL_OK;
 800af96:	2300      	movs	r3, #0
 800af98:	e000      	b.n	800af9c <HAL_SPI_TransmitReceive+0x4aa>
	} else {
		return HAL_BUSY;
 800af9a:	2302      	movs	r3, #2
	}
}
 800af9c:	4618      	mov	r0, r3
 800af9e:	3720      	adds	r7, #32
 800afa0:	46bd      	mov	sp, r7
 800afa2:	bd80      	pop	{r7, pc}

0800afa4 <HAL_SPI_GetState>:
 * @brief  Return the SPI state
 * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
 *                the configuration information for SPI module.
 * @retval HAL state
 */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi) {
 800afa4:	b480      	push	{r7}
 800afa6:	b083      	sub	sp, #12
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	6078      	str	r0, [r7, #4]
	return hspi->State;
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800afb2:	b2db      	uxtb	r3, r3
}
 800afb4:	4618      	mov	r0, r3
 800afb6:	370c      	adds	r7, #12
 800afb8:	46bd      	mov	sp, r7
 800afba:	bc80      	pop	{r7}
 800afbc:	4770      	bx	lr

0800afbe <SPI_WaitOnFlagUntilTimeout>:
 * @param  Status: Flag status to check: RESET or set
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi,
		uint32_t Flag, FlagStatus Status, uint32_t Timeout) {
 800afbe:	b580      	push	{r7, lr}
 800afc0:	b086      	sub	sp, #24
 800afc2:	af00      	add	r7, sp, #0
 800afc4:	60f8      	str	r0, [r7, #12]
 800afc6:	60b9      	str	r1, [r7, #8]
 800afc8:	603b      	str	r3, [r7, #0]
 800afca:	4613      	mov	r3, r2
 800afcc:	71fb      	strb	r3, [r7, #7]
	uint32_t tickstart = 0;
 800afce:	2300      	movs	r3, #0
 800afd0:	617b      	str	r3, [r7, #20]

	/* Get tick */
	tickstart = HAL_GetTick();
 800afd2:	f7f9 fa55 	bl	8004480 <HAL_GetTick>
 800afd6:	6178      	str	r0, [r7, #20]

	/* Wait until flag is set */
	if (Status == RESET) {
 800afd8:	79fb      	ldrb	r3, [r7, #7]
 800afda:	2b00      	cmp	r3, #0
 800afdc:	f040 8086 	bne.w	800b0ec <SPI_WaitOnFlagUntilTimeout+0x12e>
		while (__HAL_SPI_GET_FLAG(hspi, Flag) == RESET) {
 800afe0:	e03d      	b.n	800b05e <SPI_WaitOnFlagUntilTimeout+0xa0>
			if (Timeout != HAL_MAX_DELAY) {
 800afe2:	683b      	ldr	r3, [r7, #0]
 800afe4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afe8:	d039      	beq.n	800b05e <SPI_WaitOnFlagUntilTimeout+0xa0>
				if ((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout)) {
 800afea:	683b      	ldr	r3, [r7, #0]
 800afec:	2b00      	cmp	r3, #0
 800afee:	d007      	beq.n	800b000 <SPI_WaitOnFlagUntilTimeout+0x42>
 800aff0:	f7f9 fa46 	bl	8004480 <HAL_GetTick>
 800aff4:	4602      	mov	r2, r0
 800aff6:	697b      	ldr	r3, [r7, #20]
 800aff8:	1ad3      	subs	r3, r2, r3
 800affa:	683a      	ldr	r2, [r7, #0]
 800affc:	429a      	cmp	r2, r3
 800affe:	d22e      	bcs.n	800b05e <SPI_WaitOnFlagUntilTimeout+0xa0>
					/* Disable the SPI and reset the CRC: the CRC value should be cleared
					 on both master and slave sides in order to resynchronize the master
					 and slave for their respective CRC calculation */

					/* Disable TXE, RXNE and ERR interrupts for the interrupt process */
					__HAL_SPI_DISABLE_IT(hspi,
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	685a      	ldr	r2, [r3, #4]
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b00e:	605a      	str	r2, [r3, #4]
							(SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));

					/* Disable SPI peripheral */
					__HAL_SPI_DISABLE(hspi);
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	681a      	ldr	r2, [r3, #0]
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b01e:	601a      	str	r2, [r3, #0]

					/* Reset CRC Calculation */
					if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b024:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b028:	d10f      	bne.n	800b04a <SPI_WaitOnFlagUntilTimeout+0x8c>
						SPI_RESET_CRC(hspi);
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	681a      	ldr	r2, [r3, #0]
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b038:	601a      	str	r2, [r3, #0]
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	681a      	ldr	r2, [r3, #0]
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b048:	601a      	str	r2, [r3, #0]
					}

					hspi->State = HAL_SPI_STATE_READY;
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	2201      	movs	r2, #1
 800b04e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

					/* Process Unlocked */
					__HAL_UNLOCK(hspi);
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	2200      	movs	r2, #0
 800b056:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

					return HAL_TIMEOUT;
 800b05a:	2303      	movs	r3, #3
 800b05c:	e04f      	b.n	800b0fe <SPI_WaitOnFlagUntilTimeout+0x140>
		while (__HAL_SPI_GET_FLAG(hspi, Flag) == RESET) {
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	689a      	ldr	r2, [r3, #8]
 800b064:	68bb      	ldr	r3, [r7, #8]
 800b066:	4013      	ands	r3, r2
 800b068:	68ba      	ldr	r2, [r7, #8]
 800b06a:	429a      	cmp	r2, r3
 800b06c:	d1b9      	bne.n	800afe2 <SPI_WaitOnFlagUntilTimeout+0x24>
 800b06e:	e045      	b.n	800b0fc <SPI_WaitOnFlagUntilTimeout+0x13e>
				}
			}
		}
	} else {
		while (__HAL_SPI_GET_FLAG(hspi, Flag) != RESET) {
			if (Timeout != HAL_MAX_DELAY) {
 800b070:	683b      	ldr	r3, [r7, #0]
 800b072:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b076:	d039      	beq.n	800b0ec <SPI_WaitOnFlagUntilTimeout+0x12e>
				if ((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout)) {
 800b078:	683b      	ldr	r3, [r7, #0]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d007      	beq.n	800b08e <SPI_WaitOnFlagUntilTimeout+0xd0>
 800b07e:	f7f9 f9ff 	bl	8004480 <HAL_GetTick>
 800b082:	4602      	mov	r2, r0
 800b084:	697b      	ldr	r3, [r7, #20]
 800b086:	1ad3      	subs	r3, r2, r3
 800b088:	683a      	ldr	r2, [r7, #0]
 800b08a:	429a      	cmp	r2, r3
 800b08c:	d22e      	bcs.n	800b0ec <SPI_WaitOnFlagUntilTimeout+0x12e>
					/* Disable the SPI and reset the CRC: the CRC value should be cleared
					 on both master and slave sides in order to resynchronize the master
					 and slave for their respective CRC calculation */

					/* Disable TXE, RXNE and ERR interrupts for the interrupt process */
					__HAL_SPI_DISABLE_IT(hspi,
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	685a      	ldr	r2, [r3, #4]
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b09c:	605a      	str	r2, [r3, #4]
							(SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));

					/* Disable SPI peripheral */
					__HAL_SPI_DISABLE(hspi);
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	681a      	ldr	r2, [r3, #0]
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b0ac:	601a      	str	r2, [r3, #0]

					/* Reset CRC Calculation */
					if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b0b6:	d10f      	bne.n	800b0d8 <SPI_WaitOnFlagUntilTimeout+0x11a>
						SPI_RESET_CRC(hspi);
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	681a      	ldr	r2, [r3, #0]
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b0c6:	601a      	str	r2, [r3, #0]
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	681a      	ldr	r2, [r3, #0]
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b0d6:	601a      	str	r2, [r3, #0]
					}

					hspi->State = HAL_SPI_STATE_READY;
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	2201      	movs	r2, #1
 800b0dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

					/* Process Unlocked */
					__HAL_UNLOCK(hspi);
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	2200      	movs	r2, #0
 800b0e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

					return HAL_TIMEOUT;
 800b0e8:	2303      	movs	r3, #3
 800b0ea:	e008      	b.n	800b0fe <SPI_WaitOnFlagUntilTimeout+0x140>
		while (__HAL_SPI_GET_FLAG(hspi, Flag) != RESET) {
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	689a      	ldr	r2, [r3, #8]
 800b0f2:	68bb      	ldr	r3, [r7, #8]
 800b0f4:	4013      	ands	r3, r2
 800b0f6:	68ba      	ldr	r2, [r7, #8]
 800b0f8:	429a      	cmp	r2, r3
 800b0fa:	d0b9      	beq.n	800b070 <SPI_WaitOnFlagUntilTimeout+0xb2>
				}
			}
		}
	}
	return HAL_OK;
 800b0fc:	2300      	movs	r3, #0
}
 800b0fe:	4618      	mov	r0, r3
 800b100:	3718      	adds	r7, #24
 800b102:	46bd      	mov	sp, r7
 800b104:	bd80      	pop	{r7, pc}

0800b106 <HAL_TIM_Base_Init>:
 *         parameters in the TIM_HandleTypeDef and create the associated handle.
 * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
 *                the configuration information for TIM module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim) {
 800b106:	b580      	push	{r7, lr}
 800b108:	b082      	sub	sp, #8
 800b10a:	af00      	add	r7, sp, #0
 800b10c:	6078      	str	r0, [r7, #4]
	/* Check the TIM handle allocation */
	if (htim == NULL) {
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	2b00      	cmp	r3, #0
 800b112:	d101      	bne.n	800b118 <HAL_TIM_Base_Init+0x12>
		return HAL_ERROR;
 800b114:	2301      	movs	r3, #1
 800b116:	e01d      	b.n	800b154 <HAL_TIM_Base_Init+0x4e>
	/* Check the parameters */
	assert_param(IS_TIM_INSTANCE(htim->Instance));
	assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
	assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

	if (htim->State == HAL_TIM_STATE_RESET) {
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b11e:	b2db      	uxtb	r3, r3
 800b120:	2b00      	cmp	r3, #0
 800b122:	d106      	bne.n	800b132 <HAL_TIM_Base_Init+0x2c>
		/* Allocate lock resource and initialize it */
		htim->Lock = HAL_UNLOCKED;
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	2200      	movs	r2, #0
 800b128:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		/* Init the low level hardware : GPIO, CLOCK, NVIC */
		HAL_TIM_Base_MspInit(htim);
 800b12c:	6878      	ldr	r0, [r7, #4]
 800b12e:	f000 f815 	bl	800b15c <HAL_TIM_Base_MspInit>
	}

	/* Set the TIM state */
	htim->State = HAL_TIM_STATE_BUSY;
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	2202      	movs	r2, #2
 800b136:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	/* Set the Time Base configuration */
	TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	681a      	ldr	r2, [r3, #0]
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	3304      	adds	r3, #4
 800b142:	4619      	mov	r1, r3
 800b144:	4610      	mov	r0, r2
 800b146:	f000 f82d 	bl	800b1a4 <TIM_Base_SetConfig>

	/* Initialize the TIM state*/
	htim->State = HAL_TIM_STATE_READY;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	2201      	movs	r2, #1
 800b14e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	return HAL_OK;
 800b152:	2300      	movs	r3, #0
}
 800b154:	4618      	mov	r0, r3
 800b156:	3708      	adds	r7, #8
 800b158:	46bd      	mov	sp, r7
 800b15a:	bd80      	pop	{r7, pc}

0800b15c <HAL_TIM_Base_MspInit>:
 * @brief  Initializes the TIM Base MSP.
 * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
 *                the configuration information for TIM module.
 * @retval None
 */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim) {
 800b15c:	b480      	push	{r7}
 800b15e:	b083      	sub	sp, #12
 800b160:	af00      	add	r7, sp, #0
 800b162:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_TIM_Base_MspInit could be implemented in the user file
	 */
}
 800b164:	bf00      	nop
 800b166:	370c      	adds	r7, #12
 800b168:	46bd      	mov	sp, r7
 800b16a:	bc80      	pop	{r7}
 800b16c:	4770      	bx	lr

0800b16e <HAL_TIM_Base_Start_IT>:
 * @brief  Starts the TIM Base generation in interrupt mode.
 * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
 *                the configuration information for TIM module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim) {
 800b16e:	b480      	push	{r7}
 800b170:	b083      	sub	sp, #12
 800b172:	af00      	add	r7, sp, #0
 800b174:	6078      	str	r0, [r7, #4]
	/* Check the parameters */
	assert_param(IS_TIM_INSTANCE(htim->Instance));

	/* Enable the TIM Update interrupt */
	__HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	68da      	ldr	r2, [r3, #12]
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	f042 0201 	orr.w	r2, r2, #1
 800b184:	60da      	str	r2, [r3, #12]

	/* Enable the Peripheral */
	__HAL_TIM_ENABLE(htim);
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	681a      	ldr	r2, [r3, #0]
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	f042 0201 	orr.w	r2, r2, #1
 800b194:	601a      	str	r2, [r3, #0]

	/* Return function status */
	return HAL_OK;
 800b196:	2300      	movs	r3, #0
}
 800b198:	4618      	mov	r0, r3
 800b19a:	370c      	adds	r7, #12
 800b19c:	46bd      	mov	sp, r7
 800b19e:	bc80      	pop	{r7}
 800b1a0:	4770      	bx	lr
	...

0800b1a4 <TIM_Base_SetConfig>:
 * @brief  Time Base configuration
 * @param  TIMx: TIM peripheral
 * @param  Structure: pointer on TIM Time Base required parameters  
 * @retval None
 */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure) {
 800b1a4:	b480      	push	{r7}
 800b1a6:	b085      	sub	sp, #20
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	6078      	str	r0, [r7, #4]
 800b1ac:	6039      	str	r1, [r7, #0]
	uint32_t tmpcr1 = 0;
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	60fb      	str	r3, [r7, #12]
	tmpcr1 = TIMx->CR1;
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	60fb      	str	r3, [r7, #12]

	/* Set TIM Time Base Unit parameters ---------------------------------------*/
	if (IS_TIM_CC3_INSTANCE(TIMx) != RESET) {
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	4a43      	ldr	r2, [pc, #268]	; (800b2c8 <TIM_Base_SetConfig+0x124>)
 800b1bc:	4293      	cmp	r3, r2
 800b1be:	d013      	beq.n	800b1e8 <TIM_Base_SetConfig+0x44>
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b1c6:	d00f      	beq.n	800b1e8 <TIM_Base_SetConfig+0x44>
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	4a40      	ldr	r2, [pc, #256]	; (800b2cc <TIM_Base_SetConfig+0x128>)
 800b1cc:	4293      	cmp	r3, r2
 800b1ce:	d00b      	beq.n	800b1e8 <TIM_Base_SetConfig+0x44>
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	4a3f      	ldr	r2, [pc, #252]	; (800b2d0 <TIM_Base_SetConfig+0x12c>)
 800b1d4:	4293      	cmp	r3, r2
 800b1d6:	d007      	beq.n	800b1e8 <TIM_Base_SetConfig+0x44>
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	4a3e      	ldr	r2, [pc, #248]	; (800b2d4 <TIM_Base_SetConfig+0x130>)
 800b1dc:	4293      	cmp	r3, r2
 800b1de:	d003      	beq.n	800b1e8 <TIM_Base_SetConfig+0x44>
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	4a3d      	ldr	r2, [pc, #244]	; (800b2d8 <TIM_Base_SetConfig+0x134>)
 800b1e4:	4293      	cmp	r3, r2
 800b1e6:	d101      	bne.n	800b1ec <TIM_Base_SetConfig+0x48>
 800b1e8:	2301      	movs	r3, #1
 800b1ea:	e000      	b.n	800b1ee <TIM_Base_SetConfig+0x4a>
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d008      	beq.n	800b204 <TIM_Base_SetConfig+0x60>
		/* Select the Counter Mode */
		tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b1f8:	60fb      	str	r3, [r7, #12]
		tmpcr1 |= Structure->CounterMode;
 800b1fa:	683b      	ldr	r3, [r7, #0]
 800b1fc:	685b      	ldr	r3, [r3, #4]
 800b1fe:	68fa      	ldr	r2, [r7, #12]
 800b200:	4313      	orrs	r3, r2
 800b202:	60fb      	str	r3, [r7, #12]
	}

	if (IS_TIM_CC1_INSTANCE(TIMx) != RESET) {
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	4a30      	ldr	r2, [pc, #192]	; (800b2c8 <TIM_Base_SetConfig+0x124>)
 800b208:	4293      	cmp	r3, r2
 800b20a:	d02b      	beq.n	800b264 <TIM_Base_SetConfig+0xc0>
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b212:	d027      	beq.n	800b264 <TIM_Base_SetConfig+0xc0>
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	4a2d      	ldr	r2, [pc, #180]	; (800b2cc <TIM_Base_SetConfig+0x128>)
 800b218:	4293      	cmp	r3, r2
 800b21a:	d023      	beq.n	800b264 <TIM_Base_SetConfig+0xc0>
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	4a2c      	ldr	r2, [pc, #176]	; (800b2d0 <TIM_Base_SetConfig+0x12c>)
 800b220:	4293      	cmp	r3, r2
 800b222:	d01f      	beq.n	800b264 <TIM_Base_SetConfig+0xc0>
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	4a2b      	ldr	r2, [pc, #172]	; (800b2d4 <TIM_Base_SetConfig+0x130>)
 800b228:	4293      	cmp	r3, r2
 800b22a:	d01b      	beq.n	800b264 <TIM_Base_SetConfig+0xc0>
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	4a2a      	ldr	r2, [pc, #168]	; (800b2d8 <TIM_Base_SetConfig+0x134>)
 800b230:	4293      	cmp	r3, r2
 800b232:	d017      	beq.n	800b264 <TIM_Base_SetConfig+0xc0>
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	4a29      	ldr	r2, [pc, #164]	; (800b2dc <TIM_Base_SetConfig+0x138>)
 800b238:	4293      	cmp	r3, r2
 800b23a:	d013      	beq.n	800b264 <TIM_Base_SetConfig+0xc0>
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	4a28      	ldr	r2, [pc, #160]	; (800b2e0 <TIM_Base_SetConfig+0x13c>)
 800b240:	4293      	cmp	r3, r2
 800b242:	d00f      	beq.n	800b264 <TIM_Base_SetConfig+0xc0>
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	4a27      	ldr	r2, [pc, #156]	; (800b2e4 <TIM_Base_SetConfig+0x140>)
 800b248:	4293      	cmp	r3, r2
 800b24a:	d00b      	beq.n	800b264 <TIM_Base_SetConfig+0xc0>
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	4a26      	ldr	r2, [pc, #152]	; (800b2e8 <TIM_Base_SetConfig+0x144>)
 800b250:	4293      	cmp	r3, r2
 800b252:	d007      	beq.n	800b264 <TIM_Base_SetConfig+0xc0>
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	4a25      	ldr	r2, [pc, #148]	; (800b2ec <TIM_Base_SetConfig+0x148>)
 800b258:	4293      	cmp	r3, r2
 800b25a:	d003      	beq.n	800b264 <TIM_Base_SetConfig+0xc0>
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	4a24      	ldr	r2, [pc, #144]	; (800b2f0 <TIM_Base_SetConfig+0x14c>)
 800b260:	4293      	cmp	r3, r2
 800b262:	d101      	bne.n	800b268 <TIM_Base_SetConfig+0xc4>
 800b264:	2301      	movs	r3, #1
 800b266:	e000      	b.n	800b26a <TIM_Base_SetConfig+0xc6>
 800b268:	2300      	movs	r3, #0
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d008      	beq.n	800b280 <TIM_Base_SetConfig+0xdc>
		/* Set the clock division */
		tmpcr1 &= ~TIM_CR1_CKD;
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b274:	60fb      	str	r3, [r7, #12]
		tmpcr1 |= (uint32_t) Structure->ClockDivision;
 800b276:	683b      	ldr	r3, [r7, #0]
 800b278:	68db      	ldr	r3, [r3, #12]
 800b27a:	68fa      	ldr	r2, [r7, #12]
 800b27c:	4313      	orrs	r3, r2
 800b27e:	60fb      	str	r3, [r7, #12]
	}

	TIMx->CR1 = tmpcr1;
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	68fa      	ldr	r2, [r7, #12]
 800b284:	601a      	str	r2, [r3, #0]

	/* Set the Auto-reload value */
	TIMx->ARR = (uint32_t) Structure->Period;
 800b286:	683b      	ldr	r3, [r7, #0]
 800b288:	689a      	ldr	r2, [r3, #8]
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	62da      	str	r2, [r3, #44]	; 0x2c

	/* Set the Prescaler value */
	TIMx->PSC = (uint32_t) Structure->Prescaler;
 800b28e:	683b      	ldr	r3, [r7, #0]
 800b290:	681a      	ldr	r2, [r3, #0]
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	629a      	str	r2, [r3, #40]	; 0x28

	if (IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET) {
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	4a0b      	ldr	r2, [pc, #44]	; (800b2c8 <TIM_Base_SetConfig+0x124>)
 800b29a:	4293      	cmp	r3, r2
 800b29c:	d003      	beq.n	800b2a6 <TIM_Base_SetConfig+0x102>
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	4a0d      	ldr	r2, [pc, #52]	; (800b2d8 <TIM_Base_SetConfig+0x134>)
 800b2a2:	4293      	cmp	r3, r2
 800b2a4:	d101      	bne.n	800b2aa <TIM_Base_SetConfig+0x106>
 800b2a6:	2301      	movs	r3, #1
 800b2a8:	e000      	b.n	800b2ac <TIM_Base_SetConfig+0x108>
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d003      	beq.n	800b2b8 <TIM_Base_SetConfig+0x114>
		/* Set the Repetition Counter value */
		TIMx->RCR = Structure->RepetitionCounter;
 800b2b0:	683b      	ldr	r3, [r7, #0]
 800b2b2:	691a      	ldr	r2, [r3, #16]
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	631a      	str	r2, [r3, #48]	; 0x30
	}

	/* Generate an update event to reload the Prescaler 
	 and the repetition counter(only for TIM1 and TIM8) value immediately */
	TIMx->EGR = TIM_EGR_UG;
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	2201      	movs	r2, #1
 800b2bc:	615a      	str	r2, [r3, #20]
}
 800b2be:	bf00      	nop
 800b2c0:	3714      	adds	r7, #20
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	bc80      	pop	{r7}
 800b2c6:	4770      	bx	lr
 800b2c8:	40010000 	.word	0x40010000
 800b2cc:	40000400 	.word	0x40000400
 800b2d0:	40000800 	.word	0x40000800
 800b2d4:	40000c00 	.word	0x40000c00
 800b2d8:	40010400 	.word	0x40010400
 800b2dc:	40014000 	.word	0x40014000
 800b2e0:	40014400 	.word	0x40014400
 800b2e4:	40014800 	.word	0x40014800
 800b2e8:	40001800 	.word	0x40001800
 800b2ec:	40001c00 	.word	0x40001c00
 800b2f0:	40002000 	.word	0x40002000

0800b2f4 <HAL_UART_Init>:
 *         the UART_InitTypeDef and create the associated handle.
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart) {
 800b2f4:	b580      	push	{r7, lr}
 800b2f6:	b082      	sub	sp, #8
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	6078      	str	r0, [r7, #4]
	/* Check the UART handle allocation */
	if (huart == NULL) {
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d101      	bne.n	800b306 <HAL_UART_Init+0x12>
		return HAL_ERROR;
 800b302:	2301      	movs	r3, #1
 800b304:	e03b      	b.n	800b37e <HAL_UART_Init+0x8a>
		assert_param(IS_UART_INSTANCE(huart->Instance));
	}
	assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
	assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

	if (huart->State == HAL_UART_STATE_RESET) {
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b30c:	b2db      	uxtb	r3, r3
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d106      	bne.n	800b320 <HAL_UART_Init+0x2c>
		/* Allocate lock resource and initialize it */
		huart->Lock = HAL_UNLOCKED;
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	2200      	movs	r2, #0
 800b316:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		/* Init the low level hardware */
		HAL_UART_MspInit(huart);
 800b31a:	6878      	ldr	r0, [r7, #4]
 800b31c:	f7f7 f9ee 	bl	80026fc <HAL_UART_MspInit>
	}

	huart->State = HAL_UART_STATE_BUSY;
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	2202      	movs	r2, #2
 800b324:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	/* Disable the peripheral */
	__HAL_UART_DISABLE(huart);
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	68da      	ldr	r2, [r3, #12]
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b336:	60da      	str	r2, [r3, #12]

	/* Set the UART Communication parameters */
	UART_SetConfig(huart);
 800b338:	6878      	ldr	r0, [r7, #4]
 800b33a:	f000 fb21 	bl	800b980 <UART_SetConfig>

	/* In asynchronous mode, the following bits must be kept cleared: 
	 - LINEN and CLKEN bits in the USART_CR2 register,
	 - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
	huart->Instance->CR2 &= ~(USART_CR2_LINEN | USART_CR2_CLKEN);
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	691a      	ldr	r2, [r3, #16]
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b34c:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 &=
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	695a      	ldr	r2, [r3, #20]
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b35c:	615a      	str	r2, [r3, #20]
			~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);

	/* Enable the peripheral */
	__HAL_UART_ENABLE(huart);
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	68da      	ldr	r2, [r3, #12]
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b36c:	60da      	str	r2, [r3, #12]

	/* Initialize the UART state */
	huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	2200      	movs	r2, #0
 800b372:	63da      	str	r2, [r3, #60]	; 0x3c
	huart->State = HAL_UART_STATE_READY;
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	2201      	movs	r2, #1
 800b378:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	return HAL_OK;
 800b37c:	2300      	movs	r3, #0
}
 800b37e:	4618      	mov	r0, r3
 800b380:	3708      	adds	r7, #8
 800b382:	46bd      	mov	sp, r7
 800b384:	bd80      	pop	{r7, pc}

0800b386 <HAL_UART_Transmit_IT>:
 * @param  pData: Pointer to data buffer
 * @param  Size: Amount of data to be sent
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart,
		uint8_t *pData, uint16_t Size) {
 800b386:	b480      	push	{r7}
 800b388:	b087      	sub	sp, #28
 800b38a:	af00      	add	r7, sp, #0
 800b38c:	60f8      	str	r0, [r7, #12]
 800b38e:	60b9      	str	r1, [r7, #8]
 800b390:	4613      	mov	r3, r2
 800b392:	80fb      	strh	r3, [r7, #6]
	uint32_t tmp = 0;
 800b394:	2300      	movs	r3, #0
 800b396:	617b      	str	r3, [r7, #20]

	tmp = huart->State;
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b39e:	b2db      	uxtb	r3, r3
 800b3a0:	617b      	str	r3, [r7, #20]
	if ((tmp == HAL_UART_STATE_READY) || (tmp == HAL_UART_STATE_BUSY_RX)) {
 800b3a2:	697b      	ldr	r3, [r7, #20]
 800b3a4:	2b01      	cmp	r3, #1
 800b3a6:	d002      	beq.n	800b3ae <HAL_UART_Transmit_IT+0x28>
 800b3a8:	697b      	ldr	r3, [r7, #20]
 800b3aa:	2b22      	cmp	r3, #34	; 0x22
 800b3ac:	d14b      	bne.n	800b446 <HAL_UART_Transmit_IT+0xc0>
		if ((pData == NULL) || (Size == 0)) {
 800b3ae:	68bb      	ldr	r3, [r7, #8]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d002      	beq.n	800b3ba <HAL_UART_Transmit_IT+0x34>
 800b3b4:	88fb      	ldrh	r3, [r7, #6]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d101      	bne.n	800b3be <HAL_UART_Transmit_IT+0x38>
			return HAL_ERROR;
 800b3ba:	2301      	movs	r3, #1
 800b3bc:	e044      	b.n	800b448 <HAL_UART_Transmit_IT+0xc2>
		}

		/* Process Locked */
		__HAL_LOCK(huart);
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b3c4:	2b01      	cmp	r3, #1
 800b3c6:	d101      	bne.n	800b3cc <HAL_UART_Transmit_IT+0x46>
 800b3c8:	2302      	movs	r3, #2
 800b3ca:	e03d      	b.n	800b448 <HAL_UART_Transmit_IT+0xc2>
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	2201      	movs	r2, #1
 800b3d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

		huart->pTxBuffPtr = pData;
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	68ba      	ldr	r2, [r7, #8]
 800b3d8:	621a      	str	r2, [r3, #32]
		huart->TxXferSize = Size;
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	88fa      	ldrh	r2, [r7, #6]
 800b3de:	849a      	strh	r2, [r3, #36]	; 0x24
		huart->TxXferCount = Size;
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	88fa      	ldrh	r2, [r7, #6]
 800b3e4:	84da      	strh	r2, [r3, #38]	; 0x26

		huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	2200      	movs	r2, #0
 800b3ea:	63da      	str	r2, [r3, #60]	; 0x3c
		/* Check if a receive process is ongoing or not */
		if (huart->State == HAL_UART_STATE_BUSY_RX) {
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b3f2:	b2db      	uxtb	r3, r3
 800b3f4:	2b22      	cmp	r3, #34	; 0x22
 800b3f6:	d104      	bne.n	800b402 <HAL_UART_Transmit_IT+0x7c>
			huart->State = HAL_UART_STATE_BUSY_TX_RX;
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	2232      	movs	r2, #50	; 0x32
 800b3fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800b400:	e003      	b.n	800b40a <HAL_UART_Transmit_IT+0x84>
		} else {
			huart->State = HAL_UART_STATE_BUSY_TX;
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	2212      	movs	r2, #18
 800b406:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
		}

		/* Enable the UART Parity Error Interrupt */
		__HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	68da      	ldr	r2, [r3, #12]
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b418:	60da      	str	r2, [r3, #12]

		/* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
		__HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	695a      	ldr	r2, [r3, #20]
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	f042 0201 	orr.w	r2, r2, #1
 800b428:	615a      	str	r2, [r3, #20]

		/* Process Unlocked */
		__HAL_UNLOCK(huart);
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	2200      	movs	r2, #0
 800b42e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

		/* Enable the UART Transmit data register empty Interrupt */
		__HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	68da      	ldr	r2, [r3, #12]
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b440:	60da      	str	r2, [r3, #12]

		return HAL_OK;
 800b442:	2300      	movs	r3, #0
 800b444:	e000      	b.n	800b448 <HAL_UART_Transmit_IT+0xc2>
	} else {
		return HAL_BUSY;
 800b446:	2302      	movs	r3, #2
	}
}
 800b448:	4618      	mov	r0, r3
 800b44a:	371c      	adds	r7, #28
 800b44c:	46bd      	mov	sp, r7
 800b44e:	bc80      	pop	{r7}
 800b450:	4770      	bx	lr

0800b452 <HAL_UART_Receive_IT>:
 * @param  pData: Pointer to data buffer
 * @param  Size: Amount of data to be received
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData,
		uint16_t Size) {
 800b452:	b480      	push	{r7}
 800b454:	b087      	sub	sp, #28
 800b456:	af00      	add	r7, sp, #0
 800b458:	60f8      	str	r0, [r7, #12]
 800b45a:	60b9      	str	r1, [r7, #8]
 800b45c:	4613      	mov	r3, r2
 800b45e:	80fb      	strh	r3, [r7, #6]
	uint32_t tmp = 0;
 800b460:	2300      	movs	r3, #0
 800b462:	617b      	str	r3, [r7, #20]

	tmp = huart->State;
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b46a:	b2db      	uxtb	r3, r3
 800b46c:	617b      	str	r3, [r7, #20]
	if ((tmp == HAL_UART_STATE_READY) || (tmp == HAL_UART_STATE_BUSY_TX)) {
 800b46e:	697b      	ldr	r3, [r7, #20]
 800b470:	2b01      	cmp	r3, #1
 800b472:	d002      	beq.n	800b47a <HAL_UART_Receive_IT+0x28>
 800b474:	697b      	ldr	r3, [r7, #20]
 800b476:	2b12      	cmp	r3, #18
 800b478:	d14b      	bne.n	800b512 <HAL_UART_Receive_IT+0xc0>
		if ((pData == NULL) || (Size == 0)) {
 800b47a:	68bb      	ldr	r3, [r7, #8]
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d002      	beq.n	800b486 <HAL_UART_Receive_IT+0x34>
 800b480:	88fb      	ldrh	r3, [r7, #6]
 800b482:	2b00      	cmp	r3, #0
 800b484:	d101      	bne.n	800b48a <HAL_UART_Receive_IT+0x38>
			return HAL_ERROR;
 800b486:	2301      	movs	r3, #1
 800b488:	e044      	b.n	800b514 <HAL_UART_Receive_IT+0xc2>
		}

		/* Process Locked */
		__HAL_LOCK(huart);
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b490:	2b01      	cmp	r3, #1
 800b492:	d101      	bne.n	800b498 <HAL_UART_Receive_IT+0x46>
 800b494:	2302      	movs	r3, #2
 800b496:	e03d      	b.n	800b514 <HAL_UART_Receive_IT+0xc2>
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	2201      	movs	r2, #1
 800b49c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

		huart->pRxBuffPtr = pData;
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	68ba      	ldr	r2, [r7, #8]
 800b4a4:	629a      	str	r2, [r3, #40]	; 0x28
		huart->RxXferSize = Size;
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	88fa      	ldrh	r2, [r7, #6]
 800b4aa:	859a      	strh	r2, [r3, #44]	; 0x2c
		huart->RxXferCount = Size;
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	88fa      	ldrh	r2, [r7, #6]
 800b4b0:	85da      	strh	r2, [r3, #46]	; 0x2e

		huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	2200      	movs	r2, #0
 800b4b6:	63da      	str	r2, [r3, #60]	; 0x3c
		/* Check if a transmit process is ongoing or not */
		if (huart->State == HAL_UART_STATE_BUSY_TX) {
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b4be:	b2db      	uxtb	r3, r3
 800b4c0:	2b12      	cmp	r3, #18
 800b4c2:	d104      	bne.n	800b4ce <HAL_UART_Receive_IT+0x7c>
			huart->State = HAL_UART_STATE_BUSY_TX_RX;
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	2232      	movs	r2, #50	; 0x32
 800b4c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800b4cc:	e003      	b.n	800b4d6 <HAL_UART_Receive_IT+0x84>
		} else {
			huart->State = HAL_UART_STATE_BUSY_RX;
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	2222      	movs	r2, #34	; 0x22
 800b4d2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
		}

		/* Enable the UART Parity Error Interrupt */
		__HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	68da      	ldr	r2, [r3, #12]
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b4e4:	60da      	str	r2, [r3, #12]

		/* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
		__HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	695a      	ldr	r2, [r3, #20]
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	f042 0201 	orr.w	r2, r2, #1
 800b4f4:	615a      	str	r2, [r3, #20]

		/* Process Unlocked */
		__HAL_UNLOCK(huart);
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	2200      	movs	r2, #0
 800b4fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

		/* Enable the UART Data Register not empty Interrupt */
		__HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	68da      	ldr	r2, [r3, #12]
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	f042 0220 	orr.w	r2, r2, #32
 800b50c:	60da      	str	r2, [r3, #12]

		return HAL_OK;
 800b50e:	2300      	movs	r3, #0
 800b510:	e000      	b.n	800b514 <HAL_UART_Receive_IT+0xc2>
	} else {
		return HAL_BUSY;
 800b512:	2302      	movs	r3, #2
	}
}
 800b514:	4618      	mov	r0, r3
 800b516:	371c      	adds	r7, #28
 800b518:	46bd      	mov	sp, r7
 800b51a:	bc80      	pop	{r7}
 800b51c:	4770      	bx	lr

0800b51e <HAL_UART_IRQHandler>:
 * @brief  This function handles UART interrupt request.
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart) {
 800b51e:	b580      	push	{r7, lr}
 800b520:	b088      	sub	sp, #32
 800b522:	af00      	add	r7, sp, #0
 800b524:	6078      	str	r0, [r7, #4]
	uint32_t tmp1 = 0, tmp2 = 0;
 800b526:	2300      	movs	r3, #0
 800b528:	61fb      	str	r3, [r7, #28]
 800b52a:	2300      	movs	r3, #0
 800b52c:	61bb      	str	r3, [r7, #24]

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_PE);
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	f003 0301 	and.w	r3, r3, #1
 800b538:	2b01      	cmp	r3, #1
 800b53a:	bf0c      	ite	eq
 800b53c:	2301      	moveq	r3, #1
 800b53e:	2300      	movne	r3, #0
 800b540:	b2db      	uxtb	r3, r3
 800b542:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_PE);
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	68db      	ldr	r3, [r3, #12]
 800b54a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b54e:	61bb      	str	r3, [r7, #24]
	/* UART parity error interrupt occurred ------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b550:	69fb      	ldr	r3, [r7, #28]
 800b552:	2b00      	cmp	r3, #0
 800b554:	d011      	beq.n	800b57a <HAL_UART_IRQHandler+0x5c>
 800b556:	69bb      	ldr	r3, [r7, #24]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d00e      	beq.n	800b57a <HAL_UART_IRQHandler+0x5c>
		__HAL_UART_CLEAR_PEFLAG(huart);
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	617b      	str	r3, [r7, #20]
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	685b      	ldr	r3, [r3, #4]
 800b56a:	617b      	str	r3, [r7, #20]
 800b56c:	697b      	ldr	r3, [r7, #20]

		huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b572:	f043 0201 	orr.w	r2, r3, #1
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	63da      	str	r2, [r3, #60]	; 0x3c
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_FE);
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	f003 0302 	and.w	r3, r3, #2
 800b584:	2b02      	cmp	r3, #2
 800b586:	bf0c      	ite	eq
 800b588:	2301      	moveq	r3, #1
 800b58a:	2300      	movne	r3, #0
 800b58c:	b2db      	uxtb	r3, r3
 800b58e:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	695b      	ldr	r3, [r3, #20]
 800b596:	f003 0301 	and.w	r3, r3, #1
 800b59a:	61bb      	str	r3, [r7, #24]
	/* UART frame error interrupt occurred -------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b59c:	69fb      	ldr	r3, [r7, #28]
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d011      	beq.n	800b5c6 <HAL_UART_IRQHandler+0xa8>
 800b5a2:	69bb      	ldr	r3, [r7, #24]
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d00e      	beq.n	800b5c6 <HAL_UART_IRQHandler+0xa8>
		__HAL_UART_CLEAR_FEFLAG(huart);
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	613b      	str	r3, [r7, #16]
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	685b      	ldr	r3, [r3, #4]
 800b5b6:	613b      	str	r3, [r7, #16]
 800b5b8:	693b      	ldr	r3, [r7, #16]

		huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b5be:	f043 0204 	orr.w	r2, r3, #4
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	63da      	str	r2, [r3, #60]	; 0x3c
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_NE);
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	f003 0304 	and.w	r3, r3, #4
 800b5d0:	2b04      	cmp	r3, #4
 800b5d2:	bf0c      	ite	eq
 800b5d4:	2301      	moveq	r3, #1
 800b5d6:	2300      	movne	r3, #0
 800b5d8:	b2db      	uxtb	r3, r3
 800b5da:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	695b      	ldr	r3, [r3, #20]
 800b5e2:	f003 0301 	and.w	r3, r3, #1
 800b5e6:	61bb      	str	r3, [r7, #24]
	/* UART noise error interrupt occurred -------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b5e8:	69fb      	ldr	r3, [r7, #28]
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d011      	beq.n	800b612 <HAL_UART_IRQHandler+0xf4>
 800b5ee:	69bb      	ldr	r3, [r7, #24]
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d00e      	beq.n	800b612 <HAL_UART_IRQHandler+0xf4>
		__HAL_UART_CLEAR_NEFLAG(huart);
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	60fb      	str	r3, [r7, #12]
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	685b      	ldr	r3, [r3, #4]
 800b602:	60fb      	str	r3, [r7, #12]
 800b604:	68fb      	ldr	r3, [r7, #12]

		huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b60a:	f043 0202 	orr.w	r2, r3, #2
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	63da      	str	r2, [r3, #60]	; 0x3c
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_ORE);
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	f003 0308 	and.w	r3, r3, #8
 800b61c:	2b08      	cmp	r3, #8
 800b61e:	bf0c      	ite	eq
 800b620:	2301      	moveq	r3, #1
 800b622:	2300      	movne	r3, #0
 800b624:	b2db      	uxtb	r3, r3
 800b626:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	695b      	ldr	r3, [r3, #20]
 800b62e:	f003 0301 	and.w	r3, r3, #1
 800b632:	61bb      	str	r3, [r7, #24]
	/* UART Over-Run interrupt occurred ----------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b634:	69fb      	ldr	r3, [r7, #28]
 800b636:	2b00      	cmp	r3, #0
 800b638:	d011      	beq.n	800b65e <HAL_UART_IRQHandler+0x140>
 800b63a:	69bb      	ldr	r3, [r7, #24]
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d00e      	beq.n	800b65e <HAL_UART_IRQHandler+0x140>
		__HAL_UART_CLEAR_OREFLAG(huart);
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	60bb      	str	r3, [r7, #8]
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	685b      	ldr	r3, [r3, #4]
 800b64e:	60bb      	str	r3, [r7, #8]
 800b650:	68bb      	ldr	r3, [r7, #8]

		huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b656:	f043 0208 	orr.w	r2, r3, #8
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	63da      	str	r2, [r3, #60]	; 0x3c
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE);
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	f003 0320 	and.w	r3, r3, #32
 800b668:	2b20      	cmp	r3, #32
 800b66a:	bf0c      	ite	eq
 800b66c:	2301      	moveq	r3, #1
 800b66e:	2300      	movne	r3, #0
 800b670:	b2db      	uxtb	r3, r3
 800b672:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_RXNE);
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	68db      	ldr	r3, [r3, #12]
 800b67a:	f003 0320 	and.w	r3, r3, #32
 800b67e:	61bb      	str	r3, [r7, #24]
	/* UART in mode Receiver ---------------------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b680:	69fb      	ldr	r3, [r7, #28]
 800b682:	2b00      	cmp	r3, #0
 800b684:	d005      	beq.n	800b692 <HAL_UART_IRQHandler+0x174>
 800b686:	69bb      	ldr	r3, [r7, #24]
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d002      	beq.n	800b692 <HAL_UART_IRQHandler+0x174>
		UART_Receive_IT(huart);
 800b68c:	6878      	ldr	r0, [r7, #4]
 800b68e:	f000 f8e4 	bl	800b85a <UART_Receive_IT>
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_TXE);
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b69c:	2b80      	cmp	r3, #128	; 0x80
 800b69e:	bf0c      	ite	eq
 800b6a0:	2301      	moveq	r3, #1
 800b6a2:	2300      	movne	r3, #0
 800b6a4:	b2db      	uxtb	r3, r3
 800b6a6:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TXE);
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	68db      	ldr	r3, [r3, #12]
 800b6ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b6b2:	61bb      	str	r3, [r7, #24]
	/* UART in mode Transmitter ------------------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b6b4:	69fb      	ldr	r3, [r7, #28]
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d005      	beq.n	800b6c6 <HAL_UART_IRQHandler+0x1a8>
 800b6ba:	69bb      	ldr	r3, [r7, #24]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d002      	beq.n	800b6c6 <HAL_UART_IRQHandler+0x1a8>
		UART_Transmit_IT(huart);
 800b6c0:	6878      	ldr	r0, [r7, #4]
 800b6c2:	f000 f83b 	bl	800b73c <UART_Transmit_IT>
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_TC);
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6d0:	2b40      	cmp	r3, #64	; 0x40
 800b6d2:	bf0c      	ite	eq
 800b6d4:	2301      	moveq	r3, #1
 800b6d6:	2300      	movne	r3, #0
 800b6d8:	b2db      	uxtb	r3, r3
 800b6da:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TC);
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	68db      	ldr	r3, [r3, #12]
 800b6e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6e6:	61bb      	str	r3, [r7, #24]
	/* UART in mode Transmitter end --------------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b6e8:	69fb      	ldr	r3, [r7, #28]
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d005      	beq.n	800b6fa <HAL_UART_IRQHandler+0x1dc>
 800b6ee:	69bb      	ldr	r3, [r7, #24]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d002      	beq.n	800b6fa <HAL_UART_IRQHandler+0x1dc>
		UART_EndTransmit_IT(huart);
 800b6f4:	6878      	ldr	r0, [r7, #4]
 800b6f6:	f000 f87d 	bl	800b7f4 <UART_EndTransmit_IT>
	}

	if (huart->ErrorCode != HAL_UART_ERROR_NONE) {
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d006      	beq.n	800b710 <HAL_UART_IRQHandler+0x1f2>
		/* Set the UART state ready to be able to start again the process */
		huart->State = HAL_UART_STATE_READY;
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	2201      	movs	r2, #1
 800b706:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

		HAL_UART_ErrorCallback(huart);
 800b70a:	6878      	ldr	r0, [r7, #4]
 800b70c:	f000 f80d 	bl	800b72a <HAL_UART_ErrorCallback>
	}
}
 800b710:	bf00      	nop
 800b712:	3720      	adds	r7, #32
 800b714:	46bd      	mov	sp, r7
 800b716:	bd80      	pop	{r7, pc}

0800b718 <HAL_UART_TxCpltCallback>:
 * @brief  Tx Transfer completed callbacks.
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800b718:	b480      	push	{r7}
 800b71a:	b083      	sub	sp, #12
 800b71c:	af00      	add	r7, sp, #0
 800b71e:	6078      	str	r0, [r7, #4]
	/* NOTE: This function Should not be modified, when the callback is needed,
	 the HAL_UART_TxCpltCallback could be implemented in the user file
	 */
}
 800b720:	bf00      	nop
 800b722:	370c      	adds	r7, #12
 800b724:	46bd      	mov	sp, r7
 800b726:	bc80      	pop	{r7}
 800b728:	4770      	bx	lr

0800b72a <HAL_UART_ErrorCallback>:
 * @brief  UART error callbacks.
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 800b72a:	b480      	push	{r7}
 800b72c:	b083      	sub	sp, #12
 800b72e:	af00      	add	r7, sp, #0
 800b730:	6078      	str	r0, [r7, #4]
	/* NOTE: This function Should not be modified, when the callback is needed,
	 the HAL_UART_ErrorCallback could be implemented in the user file
	 */
}
 800b732:	bf00      	nop
 800b734:	370c      	adds	r7, #12
 800b736:	46bd      	mov	sp, r7
 800b738:	bc80      	pop	{r7}
 800b73a:	4770      	bx	lr

0800b73c <UART_Transmit_IT>:
 * @brief  Sends an amount of data in non blocking mode.
 * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval HAL status
 */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart) {
 800b73c:	b480      	push	{r7}
 800b73e:	b085      	sub	sp, #20
 800b740:	af00      	add	r7, sp, #0
 800b742:	6078      	str	r0, [r7, #4]
	uint16_t *tmp;
	uint32_t tmp1 = 0;
 800b744:	2300      	movs	r3, #0
 800b746:	60fb      	str	r3, [r7, #12]

	tmp1 = huart->State;
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b74e:	b2db      	uxtb	r3, r3
 800b750:	60fb      	str	r3, [r7, #12]
	if ((tmp1 == HAL_UART_STATE_BUSY_TX)
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	2b12      	cmp	r3, #18
 800b756:	d002      	beq.n	800b75e <UART_Transmit_IT+0x22>
			|| (tmp1 == HAL_UART_STATE_BUSY_TX_RX)) {
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	2b32      	cmp	r3, #50	; 0x32
 800b75c:	d144      	bne.n	800b7e8 <UART_Transmit_IT+0xac>
		if (huart->Init.WordLength == UART_WORDLENGTH_9B) {
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	689b      	ldr	r3, [r3, #8]
 800b762:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b766:	d11a      	bne.n	800b79e <UART_Transmit_IT+0x62>
			tmp = (uint16_t*) huart->pTxBuffPtr;
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	6a1b      	ldr	r3, [r3, #32]
 800b76c:	60bb      	str	r3, [r7, #8]
			huart->Instance->DR = (uint16_t) (*tmp & (uint16_t) 0x01FF);
 800b76e:	68bb      	ldr	r3, [r7, #8]
 800b770:	881b      	ldrh	r3, [r3, #0]
 800b772:	461a      	mov	r2, r3
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b77c:	605a      	str	r2, [r3, #4]
			if (huart->Init.Parity == UART_PARITY_NONE) {
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	691b      	ldr	r3, [r3, #16]
 800b782:	2b00      	cmp	r3, #0
 800b784:	d105      	bne.n	800b792 <UART_Transmit_IT+0x56>
				huart->pTxBuffPtr += 2;
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	6a1b      	ldr	r3, [r3, #32]
 800b78a:	1c9a      	adds	r2, r3, #2
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	621a      	str	r2, [r3, #32]
 800b790:	e00e      	b.n	800b7b0 <UART_Transmit_IT+0x74>
			} else {
				huart->pTxBuffPtr += 1;
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	6a1b      	ldr	r3, [r3, #32]
 800b796:	1c5a      	adds	r2, r3, #1
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	621a      	str	r2, [r3, #32]
 800b79c:	e008      	b.n	800b7b0 <UART_Transmit_IT+0x74>
			}
		} else {
			huart->Instance->DR = (uint8_t) (*huart->pTxBuffPtr++
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	6a1b      	ldr	r3, [r3, #32]
 800b7a2:	1c59      	adds	r1, r3, #1
 800b7a4:	687a      	ldr	r2, [r7, #4]
 800b7a6:	6211      	str	r1, [r2, #32]
 800b7a8:	781a      	ldrb	r2, [r3, #0]
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	605a      	str	r2, [r3, #4]
					& (uint8_t) 0x00FF);
		}

		if (--huart->TxXferCount == 0) {
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b7b4:	3b01      	subs	r3, #1
 800b7b6:	b29a      	uxth	r2, r3
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	84da      	strh	r2, [r3, #38]	; 0x26
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d10f      	bne.n	800b7e4 <UART_Transmit_IT+0xa8>
			/* Disable the UART Transmit Complete Interrupt */
			__HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	68da      	ldr	r2, [r3, #12]
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b7d2:	60da      	str	r2, [r3, #12]

			/* Enable the UART Transmit Complete Interrupt */
			__HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	68da      	ldr	r2, [r3, #12]
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b7e2:	60da      	str	r2, [r3, #12]
		}
		return HAL_OK;
 800b7e4:	2300      	movs	r3, #0
 800b7e6:	e000      	b.n	800b7ea <UART_Transmit_IT+0xae>
	} else {
		return HAL_BUSY;
 800b7e8:	2302      	movs	r3, #2
	}
}
 800b7ea:	4618      	mov	r0, r3
 800b7ec:	3714      	adds	r7, #20
 800b7ee:	46bd      	mov	sp, r7
 800b7f0:	bc80      	pop	{r7}
 800b7f2:	4770      	bx	lr

0800b7f4 <UART_EndTransmit_IT>:
 * @brief  Wraps up transmission in non blocking mode.
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval HAL status
 */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart) {
 800b7f4:	b580      	push	{r7, lr}
 800b7f6:	b082      	sub	sp, #8
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	6078      	str	r0, [r7, #4]
	/* Disable the UART Transmit Complete Interrupt */
	__HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	68da      	ldr	r2, [r3, #12]
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b80a:	60da      	str	r2, [r3, #12]

	/* Check if a receive process is ongoing or not */
	if (huart->State == HAL_UART_STATE_BUSY_TX_RX) {
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b812:	b2db      	uxtb	r3, r3
 800b814:	2b32      	cmp	r3, #50	; 0x32
 800b816:	d104      	bne.n	800b822 <UART_EndTransmit_IT+0x2e>
		huart->State = HAL_UART_STATE_BUSY_RX;
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	2222      	movs	r2, #34	; 0x22
 800b81c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800b820:	e013      	b.n	800b84a <UART_EndTransmit_IT+0x56>
	} else {
		/* Disable the UART Parity Error Interrupt */
		__HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	68da      	ldr	r2, [r3, #12]
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b830:	60da      	str	r2, [r3, #12]

		/* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
		__HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	695a      	ldr	r2, [r3, #20]
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	f022 0201 	bic.w	r2, r2, #1
 800b840:	615a      	str	r2, [r3, #20]

		huart->State = HAL_UART_STATE_READY;
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	2201      	movs	r2, #1
 800b846:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	}

	HAL_UART_TxCpltCallback(huart);
 800b84a:	6878      	ldr	r0, [r7, #4]
 800b84c:	f7ff ff64 	bl	800b718 <HAL_UART_TxCpltCallback>

	return HAL_OK;
 800b850:	2300      	movs	r3, #0
}
 800b852:	4618      	mov	r0, r3
 800b854:	3708      	adds	r7, #8
 800b856:	46bd      	mov	sp, r7
 800b858:	bd80      	pop	{r7, pc}

0800b85a <UART_Receive_IT>:
 * @brief  Receives an amount of data in non blocking mode 
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval HAL status
 */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart) {
 800b85a:	b580      	push	{r7, lr}
 800b85c:	b084      	sub	sp, #16
 800b85e:	af00      	add	r7, sp, #0
 800b860:	6078      	str	r0, [r7, #4]
	uint16_t *tmp;
	uint32_t tmp1 = 0;
 800b862:	2300      	movs	r3, #0
 800b864:	60fb      	str	r3, [r7, #12]

	tmp1 = huart->State;
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b86c:	b2db      	uxtb	r3, r3
 800b86e:	60fb      	str	r3, [r7, #12]
	if ((tmp1 == HAL_UART_STATE_BUSY_RX)
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	2b22      	cmp	r3, #34	; 0x22
 800b874:	d002      	beq.n	800b87c <UART_Receive_IT+0x22>
			|| (tmp1 == HAL_UART_STATE_BUSY_TX_RX)) {
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	2b32      	cmp	r3, #50	; 0x32
 800b87a:	d17c      	bne.n	800b976 <UART_Receive_IT+0x11c>
		if (huart->Init.WordLength == UART_WORDLENGTH_9B) {
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	689b      	ldr	r3, [r3, #8]
 800b880:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b884:	d123      	bne.n	800b8ce <UART_Receive_IT+0x74>
			tmp = (uint16_t*) huart->pRxBuffPtr;
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b88a:	60bb      	str	r3, [r7, #8]
			if (huart->Init.Parity == UART_PARITY_NONE) {
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	691b      	ldr	r3, [r3, #16]
 800b890:	2b00      	cmp	r3, #0
 800b892:	d10e      	bne.n	800b8b2 <UART_Receive_IT+0x58>
				*tmp = (uint16_t) (huart->Instance->DR & (uint16_t) 0x01FF);
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	685b      	ldr	r3, [r3, #4]
 800b89a:	b29b      	uxth	r3, r3
 800b89c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b8a0:	b29a      	uxth	r2, r3
 800b8a2:	68bb      	ldr	r3, [r7, #8]
 800b8a4:	801a      	strh	r2, [r3, #0]
				huart->pRxBuffPtr += 2;
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8aa:	1c9a      	adds	r2, r3, #2
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	629a      	str	r2, [r3, #40]	; 0x28
 800b8b0:	e029      	b.n	800b906 <UART_Receive_IT+0xac>
			} else {
				*tmp = (uint16_t) (huart->Instance->DR & (uint16_t) 0x00FF);
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	685b      	ldr	r3, [r3, #4]
 800b8b8:	b29b      	uxth	r3, r3
 800b8ba:	b2db      	uxtb	r3, r3
 800b8bc:	b29a      	uxth	r2, r3
 800b8be:	68bb      	ldr	r3, [r7, #8]
 800b8c0:	801a      	strh	r2, [r3, #0]
				huart->pRxBuffPtr += 1;
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8c6:	1c5a      	adds	r2, r3, #1
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	629a      	str	r2, [r3, #40]	; 0x28
 800b8cc:	e01b      	b.n	800b906 <UART_Receive_IT+0xac>
			}
		} else {
			if (huart->Init.Parity == UART_PARITY_NONE) {
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	691b      	ldr	r3, [r3, #16]
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d10a      	bne.n	800b8ec <UART_Receive_IT+0x92>
				*huart->pRxBuffPtr++ = (uint8_t) (huart->Instance->DR
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	6858      	ldr	r0, [r3, #4]
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8e0:	1c59      	adds	r1, r3, #1
 800b8e2:	687a      	ldr	r2, [r7, #4]
 800b8e4:	6291      	str	r1, [r2, #40]	; 0x28
 800b8e6:	b2c2      	uxtb	r2, r0
 800b8e8:	701a      	strb	r2, [r3, #0]
 800b8ea:	e00c      	b.n	800b906 <UART_Receive_IT+0xac>
						& (uint8_t) 0x00FF);
			} else {
				*huart->pRxBuffPtr++ = (uint8_t) (huart->Instance->DR
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	685b      	ldr	r3, [r3, #4]
 800b8f2:	b2da      	uxtb	r2, r3
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8f8:	1c58      	adds	r0, r3, #1
 800b8fa:	6879      	ldr	r1, [r7, #4]
 800b8fc:	6288      	str	r0, [r1, #40]	; 0x28
 800b8fe:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b902:	b2d2      	uxtb	r2, r2
 800b904:	701a      	strb	r2, [r3, #0]
						& (uint8_t) 0x007F);
			}
		}

		if (--huart->RxXferCount == 0) {
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b90a:	3b01      	subs	r3, #1
 800b90c:	b29a      	uxth	r2, r3
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	85da      	strh	r2, [r3, #46]	; 0x2e
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b916:	2b00      	cmp	r3, #0
 800b918:	d12b      	bne.n	800b972 <UART_Receive_IT+0x118>
			__HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	68da      	ldr	r2, [r3, #12]
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	f022 0220 	bic.w	r2, r2, #32
 800b928:	60da      	str	r2, [r3, #12]

			/* Check if a transmit process is ongoing or not */
			if (huart->State == HAL_UART_STATE_BUSY_TX_RX) {
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b930:	b2db      	uxtb	r3, r3
 800b932:	2b32      	cmp	r3, #50	; 0x32
 800b934:	d104      	bne.n	800b940 <UART_Receive_IT+0xe6>
				huart->State = HAL_UART_STATE_BUSY_TX;
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	2212      	movs	r2, #18
 800b93a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800b93e:	e013      	b.n	800b968 <UART_Receive_IT+0x10e>
			} else {
				/* Disable the UART Parity Error Interrupt */
				__HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	68da      	ldr	r2, [r3, #12]
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b94e:	60da      	str	r2, [r3, #12]

				/* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
				__HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	695a      	ldr	r2, [r3, #20]
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	f022 0201 	bic.w	r2, r2, #1
 800b95e:	615a      	str	r2, [r3, #20]

				huart->State = HAL_UART_STATE_READY;
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	2201      	movs	r2, #1
 800b964:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
			}
			HAL_UART_RxCpltCallback(huart);
 800b968:	6878      	ldr	r0, [r7, #4]
 800b96a:	f7f6 fe57 	bl	800261c <HAL_UART_RxCpltCallback>

			return HAL_OK;
 800b96e:	2300      	movs	r3, #0
 800b970:	e002      	b.n	800b978 <UART_Receive_IT+0x11e>
		}
		return HAL_OK;
 800b972:	2300      	movs	r3, #0
 800b974:	e000      	b.n	800b978 <UART_Receive_IT+0x11e>
	} else {
		return HAL_BUSY;
 800b976:	2302      	movs	r3, #2
	}
}
 800b978:	4618      	mov	r0, r3
 800b97a:	3710      	adds	r7, #16
 800b97c:	46bd      	mov	sp, r7
 800b97e:	bd80      	pop	{r7, pc}

0800b980 <UART_SetConfig>:
 * @brief  Configures the UART peripheral. 
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
static void UART_SetConfig(UART_HandleTypeDef *huart) {
 800b980:	b5b0      	push	{r4, r5, r7, lr}
 800b982:	b084      	sub	sp, #16
 800b984:	af00      	add	r7, sp, #0
 800b986:	6078      	str	r0, [r7, #4]
	uint32_t tmpreg = 0x00;
 800b988:	2300      	movs	r3, #0
 800b98a:	60fb      	str	r3, [r7, #12]
	assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
	assert_param(IS_UART_PARITY(huart->Init.Parity));
	assert_param(IS_UART_MODE(huart->Init.Mode));

	/*-------------------------- USART CR2 Configuration -----------------------*/
	tmpreg = huart->Instance->CR2;
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	691b      	ldr	r3, [r3, #16]
 800b992:	60fb      	str	r3, [r7, #12]

	/* Clear STOP[13:12] bits */
	tmpreg &= (uint32_t) ~((uint32_t) USART_CR2_STOP);
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800b99a:	60fb      	str	r3, [r7, #12]

	/* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
	tmpreg |= (uint32_t) huart->Init.StopBits;
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	68db      	ldr	r3, [r3, #12]
 800b9a0:	68fa      	ldr	r2, [r7, #12]
 800b9a2:	4313      	orrs	r3, r2
 800b9a4:	60fb      	str	r3, [r7, #12]

	/* Write to USART CR2 */
	huart->Instance->CR2 = (uint32_t) tmpreg;
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	68fa      	ldr	r2, [r7, #12]
 800b9ac:	611a      	str	r2, [r3, #16]

	/*-------------------------- USART CR1 Configuration -----------------------*/
	tmpreg = huart->Instance->CR1;
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	68db      	ldr	r3, [r3, #12]
 800b9b4:	60fb      	str	r3, [r7, #12]

	/* Clear M, PCE, PS, TE and RE bits */
	tmpreg &= (uint32_t) ~((uint32_t) (USART_CR1_M | USART_CR1_PCE
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800b9bc:	f023 030c 	bic.w	r3, r3, #12
 800b9c0:	60fb      	str	r3, [r7, #12]
	/* Configure the UART Word Length, Parity and mode: 
	 Set the M bits according to huart->Init.WordLength value 
	 Set PCE and PS bits according to huart->Init.Parity value
	 Set TE and RE bits according to huart->Init.Mode value
	 Set OVER8 bit according to huart->Init.OverSampling value */
	tmpreg |= (uint32_t) huart->Init.WordLength | huart->Init.Parity
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	689a      	ldr	r2, [r3, #8]
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	691b      	ldr	r3, [r3, #16]
 800b9ca:	431a      	orrs	r2, r3
			| huart->Init.Mode | huart->Init.OverSampling;
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	695b      	ldr	r3, [r3, #20]
 800b9d0:	431a      	orrs	r2, r3
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	69db      	ldr	r3, [r3, #28]
 800b9d6:	4313      	orrs	r3, r2
	tmpreg |= (uint32_t) huart->Init.WordLength | huart->Init.Parity
 800b9d8:	68fa      	ldr	r2, [r7, #12]
 800b9da:	4313      	orrs	r3, r2
 800b9dc:	60fb      	str	r3, [r7, #12]

	/* Write to USART CR1 */
	huart->Instance->CR1 = (uint32_t) tmpreg;
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	68fa      	ldr	r2, [r7, #12]
 800b9e4:	60da      	str	r2, [r3, #12]

	/*-------------------------- USART CR3 Configuration -----------------------*/
	tmpreg = huart->Instance->CR3;
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	695b      	ldr	r3, [r3, #20]
 800b9ec:	60fb      	str	r3, [r7, #12]

	/* Clear CTSE and RTSE bits */
	tmpreg &= (uint32_t) ~((uint32_t) (USART_CR3_RTSE | USART_CR3_CTSE));
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b9f4:	60fb      	str	r3, [r7, #12]

	/* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
	tmpreg |= huart->Init.HwFlowCtl;
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	699b      	ldr	r3, [r3, #24]
 800b9fa:	68fa      	ldr	r2, [r7, #12]
 800b9fc:	4313      	orrs	r3, r2
 800b9fe:	60fb      	str	r3, [r7, #12]

	/* Write to USART CR3 */
	huart->Instance->CR3 = (uint32_t) tmpreg;
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	68fa      	ldr	r2, [r7, #12]
 800ba06:	615a      	str	r2, [r3, #20]

	/* Check the Over Sampling */
	if (huart->Init.OverSampling == UART_OVERSAMPLING_8) {
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	69db      	ldr	r3, [r3, #28]
 800ba0c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ba10:	f040 808c 	bne.w	800bb2c <UART_SetConfig+0x1ac>
		/*-------------------------- USART BRR Configuration ---------------------*/
		if ((huart->Instance == USART1) || (huart->Instance == USART6)) {
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	4a8c      	ldr	r2, [pc, #560]	; (800bc4c <UART_SetConfig+0x2cc>)
 800ba1a:	4293      	cmp	r3, r2
 800ba1c:	d004      	beq.n	800ba28 <UART_SetConfig+0xa8>
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	4a8b      	ldr	r2, [pc, #556]	; (800bc50 <UART_SetConfig+0x2d0>)
 800ba24:	4293      	cmp	r3, r2
 800ba26:	d140      	bne.n	800baaa <UART_SetConfig+0x12a>
			huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(),
 800ba28:	f7fe fce8 	bl	800a3fc <HAL_RCC_GetPCLK2Freq>
 800ba2c:	4602      	mov	r2, r0
 800ba2e:	4613      	mov	r3, r2
 800ba30:	009b      	lsls	r3, r3, #2
 800ba32:	4413      	add	r3, r2
 800ba34:	009a      	lsls	r2, r3, #2
 800ba36:	441a      	add	r2, r3
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	685b      	ldr	r3, [r3, #4]
 800ba3c:	005b      	lsls	r3, r3, #1
 800ba3e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba42:	4a84      	ldr	r2, [pc, #528]	; (800bc54 <UART_SetConfig+0x2d4>)
 800ba44:	fba2 2303 	umull	r2, r3, r2, r3
 800ba48:	095b      	lsrs	r3, r3, #5
 800ba4a:	011c      	lsls	r4, r3, #4
 800ba4c:	f7fe fcd6 	bl	800a3fc <HAL_RCC_GetPCLK2Freq>
 800ba50:	4602      	mov	r2, r0
 800ba52:	4613      	mov	r3, r2
 800ba54:	009b      	lsls	r3, r3, #2
 800ba56:	4413      	add	r3, r2
 800ba58:	009a      	lsls	r2, r3, #2
 800ba5a:	441a      	add	r2, r3
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	685b      	ldr	r3, [r3, #4]
 800ba60:	005b      	lsls	r3, r3, #1
 800ba62:	fbb2 f5f3 	udiv	r5, r2, r3
 800ba66:	f7fe fcc9 	bl	800a3fc <HAL_RCC_GetPCLK2Freq>
 800ba6a:	4602      	mov	r2, r0
 800ba6c:	4613      	mov	r3, r2
 800ba6e:	009b      	lsls	r3, r3, #2
 800ba70:	4413      	add	r3, r2
 800ba72:	009a      	lsls	r2, r3, #2
 800ba74:	441a      	add	r2, r3
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	685b      	ldr	r3, [r3, #4]
 800ba7a:	005b      	lsls	r3, r3, #1
 800ba7c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba80:	4a74      	ldr	r2, [pc, #464]	; (800bc54 <UART_SetConfig+0x2d4>)
 800ba82:	fba2 2303 	umull	r2, r3, r2, r3
 800ba86:	095b      	lsrs	r3, r3, #5
 800ba88:	2264      	movs	r2, #100	; 0x64
 800ba8a:	fb02 f303 	mul.w	r3, r2, r3
 800ba8e:	1aeb      	subs	r3, r5, r3
 800ba90:	011b      	lsls	r3, r3, #4
 800ba92:	3332      	adds	r3, #50	; 0x32
 800ba94:	4a6f      	ldr	r2, [pc, #444]	; (800bc54 <UART_SetConfig+0x2d4>)
 800ba96:	fba2 2303 	umull	r2, r3, r2, r3
 800ba9a:	095b      	lsrs	r3, r3, #5
 800ba9c:	f003 020f 	and.w	r2, r3, #15
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	4322      	orrs	r2, r4
 800baa6:	609a      	str	r2, [r3, #8]
 800baa8:	e0cc      	b.n	800bc44 <UART_SetConfig+0x2c4>
					huart->Init.BaudRate);
		} else {
			huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(),
 800baaa:	f7fe fc81 	bl	800a3b0 <HAL_RCC_GetPCLK1Freq>
 800baae:	4602      	mov	r2, r0
 800bab0:	4613      	mov	r3, r2
 800bab2:	009b      	lsls	r3, r3, #2
 800bab4:	4413      	add	r3, r2
 800bab6:	009a      	lsls	r2, r3, #2
 800bab8:	441a      	add	r2, r3
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	685b      	ldr	r3, [r3, #4]
 800babe:	005b      	lsls	r3, r3, #1
 800bac0:	fbb2 f3f3 	udiv	r3, r2, r3
 800bac4:	4a63      	ldr	r2, [pc, #396]	; (800bc54 <UART_SetConfig+0x2d4>)
 800bac6:	fba2 2303 	umull	r2, r3, r2, r3
 800baca:	095b      	lsrs	r3, r3, #5
 800bacc:	011c      	lsls	r4, r3, #4
 800bace:	f7fe fc6f 	bl	800a3b0 <HAL_RCC_GetPCLK1Freq>
 800bad2:	4602      	mov	r2, r0
 800bad4:	4613      	mov	r3, r2
 800bad6:	009b      	lsls	r3, r3, #2
 800bad8:	4413      	add	r3, r2
 800bada:	009a      	lsls	r2, r3, #2
 800badc:	441a      	add	r2, r3
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	685b      	ldr	r3, [r3, #4]
 800bae2:	005b      	lsls	r3, r3, #1
 800bae4:	fbb2 f5f3 	udiv	r5, r2, r3
 800bae8:	f7fe fc62 	bl	800a3b0 <HAL_RCC_GetPCLK1Freq>
 800baec:	4602      	mov	r2, r0
 800baee:	4613      	mov	r3, r2
 800baf0:	009b      	lsls	r3, r3, #2
 800baf2:	4413      	add	r3, r2
 800baf4:	009a      	lsls	r2, r3, #2
 800baf6:	441a      	add	r2, r3
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	685b      	ldr	r3, [r3, #4]
 800bafc:	005b      	lsls	r3, r3, #1
 800bafe:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb02:	4a54      	ldr	r2, [pc, #336]	; (800bc54 <UART_SetConfig+0x2d4>)
 800bb04:	fba2 2303 	umull	r2, r3, r2, r3
 800bb08:	095b      	lsrs	r3, r3, #5
 800bb0a:	2264      	movs	r2, #100	; 0x64
 800bb0c:	fb02 f303 	mul.w	r3, r2, r3
 800bb10:	1aeb      	subs	r3, r5, r3
 800bb12:	011b      	lsls	r3, r3, #4
 800bb14:	3332      	adds	r3, #50	; 0x32
 800bb16:	4a4f      	ldr	r2, [pc, #316]	; (800bc54 <UART_SetConfig+0x2d4>)
 800bb18:	fba2 2303 	umull	r2, r3, r2, r3
 800bb1c:	095b      	lsrs	r3, r3, #5
 800bb1e:	f003 020f 	and.w	r2, r3, #15
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	4322      	orrs	r2, r4
 800bb28:	609a      	str	r2, [r3, #8]
		} else {
			huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(),
					huart->Init.BaudRate);
		}
	}
}
 800bb2a:	e08b      	b.n	800bc44 <UART_SetConfig+0x2c4>
		if ((huart->Instance == USART1) || (huart->Instance == USART6)) {
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	4a46      	ldr	r2, [pc, #280]	; (800bc4c <UART_SetConfig+0x2cc>)
 800bb32:	4293      	cmp	r3, r2
 800bb34:	d004      	beq.n	800bb40 <UART_SetConfig+0x1c0>
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	4a45      	ldr	r2, [pc, #276]	; (800bc50 <UART_SetConfig+0x2d0>)
 800bb3c:	4293      	cmp	r3, r2
 800bb3e:	d140      	bne.n	800bbc2 <UART_SetConfig+0x242>
			huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(),
 800bb40:	f7fe fc5c 	bl	800a3fc <HAL_RCC_GetPCLK2Freq>
 800bb44:	4602      	mov	r2, r0
 800bb46:	4613      	mov	r3, r2
 800bb48:	009b      	lsls	r3, r3, #2
 800bb4a:	4413      	add	r3, r2
 800bb4c:	009a      	lsls	r2, r3, #2
 800bb4e:	441a      	add	r2, r3
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	685b      	ldr	r3, [r3, #4]
 800bb54:	009b      	lsls	r3, r3, #2
 800bb56:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb5a:	4a3e      	ldr	r2, [pc, #248]	; (800bc54 <UART_SetConfig+0x2d4>)
 800bb5c:	fba2 2303 	umull	r2, r3, r2, r3
 800bb60:	095b      	lsrs	r3, r3, #5
 800bb62:	011c      	lsls	r4, r3, #4
 800bb64:	f7fe fc4a 	bl	800a3fc <HAL_RCC_GetPCLK2Freq>
 800bb68:	4602      	mov	r2, r0
 800bb6a:	4613      	mov	r3, r2
 800bb6c:	009b      	lsls	r3, r3, #2
 800bb6e:	4413      	add	r3, r2
 800bb70:	009a      	lsls	r2, r3, #2
 800bb72:	441a      	add	r2, r3
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	685b      	ldr	r3, [r3, #4]
 800bb78:	009b      	lsls	r3, r3, #2
 800bb7a:	fbb2 f5f3 	udiv	r5, r2, r3
 800bb7e:	f7fe fc3d 	bl	800a3fc <HAL_RCC_GetPCLK2Freq>
 800bb82:	4602      	mov	r2, r0
 800bb84:	4613      	mov	r3, r2
 800bb86:	009b      	lsls	r3, r3, #2
 800bb88:	4413      	add	r3, r2
 800bb8a:	009a      	lsls	r2, r3, #2
 800bb8c:	441a      	add	r2, r3
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	685b      	ldr	r3, [r3, #4]
 800bb92:	009b      	lsls	r3, r3, #2
 800bb94:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb98:	4a2e      	ldr	r2, [pc, #184]	; (800bc54 <UART_SetConfig+0x2d4>)
 800bb9a:	fba2 2303 	umull	r2, r3, r2, r3
 800bb9e:	095b      	lsrs	r3, r3, #5
 800bba0:	2264      	movs	r2, #100	; 0x64
 800bba2:	fb02 f303 	mul.w	r3, r2, r3
 800bba6:	1aeb      	subs	r3, r5, r3
 800bba8:	011b      	lsls	r3, r3, #4
 800bbaa:	3332      	adds	r3, #50	; 0x32
 800bbac:	4a29      	ldr	r2, [pc, #164]	; (800bc54 <UART_SetConfig+0x2d4>)
 800bbae:	fba2 2303 	umull	r2, r3, r2, r3
 800bbb2:	095b      	lsrs	r3, r3, #5
 800bbb4:	f003 020f 	and.w	r2, r3, #15
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	4322      	orrs	r2, r4
 800bbbe:	609a      	str	r2, [r3, #8]
 800bbc0:	e040      	b.n	800bc44 <UART_SetConfig+0x2c4>
			huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(),
 800bbc2:	f7fe fbf5 	bl	800a3b0 <HAL_RCC_GetPCLK1Freq>
 800bbc6:	4602      	mov	r2, r0
 800bbc8:	4613      	mov	r3, r2
 800bbca:	009b      	lsls	r3, r3, #2
 800bbcc:	4413      	add	r3, r2
 800bbce:	009a      	lsls	r2, r3, #2
 800bbd0:	441a      	add	r2, r3
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	685b      	ldr	r3, [r3, #4]
 800bbd6:	009b      	lsls	r3, r3, #2
 800bbd8:	fbb2 f3f3 	udiv	r3, r2, r3
 800bbdc:	4a1d      	ldr	r2, [pc, #116]	; (800bc54 <UART_SetConfig+0x2d4>)
 800bbde:	fba2 2303 	umull	r2, r3, r2, r3
 800bbe2:	095b      	lsrs	r3, r3, #5
 800bbe4:	011c      	lsls	r4, r3, #4
 800bbe6:	f7fe fbe3 	bl	800a3b0 <HAL_RCC_GetPCLK1Freq>
 800bbea:	4602      	mov	r2, r0
 800bbec:	4613      	mov	r3, r2
 800bbee:	009b      	lsls	r3, r3, #2
 800bbf0:	4413      	add	r3, r2
 800bbf2:	009a      	lsls	r2, r3, #2
 800bbf4:	441a      	add	r2, r3
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	685b      	ldr	r3, [r3, #4]
 800bbfa:	009b      	lsls	r3, r3, #2
 800bbfc:	fbb2 f5f3 	udiv	r5, r2, r3
 800bc00:	f7fe fbd6 	bl	800a3b0 <HAL_RCC_GetPCLK1Freq>
 800bc04:	4602      	mov	r2, r0
 800bc06:	4613      	mov	r3, r2
 800bc08:	009b      	lsls	r3, r3, #2
 800bc0a:	4413      	add	r3, r2
 800bc0c:	009a      	lsls	r2, r3, #2
 800bc0e:	441a      	add	r2, r3
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	685b      	ldr	r3, [r3, #4]
 800bc14:	009b      	lsls	r3, r3, #2
 800bc16:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc1a:	4a0e      	ldr	r2, [pc, #56]	; (800bc54 <UART_SetConfig+0x2d4>)
 800bc1c:	fba2 2303 	umull	r2, r3, r2, r3
 800bc20:	095b      	lsrs	r3, r3, #5
 800bc22:	2264      	movs	r2, #100	; 0x64
 800bc24:	fb02 f303 	mul.w	r3, r2, r3
 800bc28:	1aeb      	subs	r3, r5, r3
 800bc2a:	011b      	lsls	r3, r3, #4
 800bc2c:	3332      	adds	r3, #50	; 0x32
 800bc2e:	4a09      	ldr	r2, [pc, #36]	; (800bc54 <UART_SetConfig+0x2d4>)
 800bc30:	fba2 2303 	umull	r2, r3, r2, r3
 800bc34:	095b      	lsrs	r3, r3, #5
 800bc36:	f003 020f 	and.w	r2, r3, #15
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	4322      	orrs	r2, r4
 800bc40:	609a      	str	r2, [r3, #8]
}
 800bc42:	e7ff      	b.n	800bc44 <UART_SetConfig+0x2c4>
 800bc44:	bf00      	nop
 800bc46:	3710      	adds	r7, #16
 800bc48:	46bd      	mov	sp, r7
 800bc4a:	bdb0      	pop	{r4, r5, r7, pc}
 800bc4c:	40011000 	.word	0x40011000
 800bc50:	40011400 	.word	0x40011400
 800bc54:	51eb851f 	.word	0x51eb851f

0800bc58 <SystemInit>:
 *         Initialize the FPU setting, vector table location and External memory 
 *         configuration.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 800bc58:	b480      	push	{r7}
 800bc5a:	af00      	add	r7, sp, #0
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
	/* Reset the RCC clock configuration to the default reset state ------------*/
	/* Set HSION bit */
	RCC->CR |= (uint32_t) 0x00000001;
 800bc5c:	4b12      	ldr	r3, [pc, #72]	; (800bca8 <SystemInit+0x50>)
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	4a11      	ldr	r2, [pc, #68]	; (800bca8 <SystemInit+0x50>)
 800bc62:	f043 0301 	orr.w	r3, r3, #1
 800bc66:	6013      	str	r3, [r2, #0]

	/* Reset CFGR register */
	RCC->CFGR = 0x00000000;
 800bc68:	4b0f      	ldr	r3, [pc, #60]	; (800bca8 <SystemInit+0x50>)
 800bc6a:	2200      	movs	r2, #0
 800bc6c:	609a      	str	r2, [r3, #8]

	/* Reset HSEON, CSSON and PLLON bits */
	RCC->CR &= (uint32_t) 0xFEF6FFFF;
 800bc6e:	4b0e      	ldr	r3, [pc, #56]	; (800bca8 <SystemInit+0x50>)
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	4a0d      	ldr	r2, [pc, #52]	; (800bca8 <SystemInit+0x50>)
 800bc74:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800bc78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bc7c:	6013      	str	r3, [r2, #0]

	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x24003010;
 800bc7e:	4b0a      	ldr	r3, [pc, #40]	; (800bca8 <SystemInit+0x50>)
 800bc80:	4a0a      	ldr	r2, [pc, #40]	; (800bcac <SystemInit+0x54>)
 800bc82:	605a      	str	r2, [r3, #4]

	/* Reset HSEBYP bit */
	RCC->CR &= (uint32_t) 0xFFFBFFFF;
 800bc84:	4b08      	ldr	r3, [pc, #32]	; (800bca8 <SystemInit+0x50>)
 800bc86:	681b      	ldr	r3, [r3, #0]
 800bc88:	4a07      	ldr	r2, [pc, #28]	; (800bca8 <SystemInit+0x50>)
 800bc8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800bc8e:	6013      	str	r3, [r2, #0]

	/* Disable all interrupts */
	RCC->CIR = 0x00000000;
 800bc90:	4b05      	ldr	r3, [pc, #20]	; (800bca8 <SystemInit+0x50>)
 800bc92:	2200      	movs	r2, #0
 800bc94:	60da      	str	r2, [r3, #12]

	/* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800bc96:	4b06      	ldr	r3, [pc, #24]	; (800bcb0 <SystemInit+0x58>)
 800bc98:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800bc9c:	609a      	str	r2, [r3, #8]
#endif
}
 800bc9e:	bf00      	nop
 800bca0:	46bd      	mov	sp, r7
 800bca2:	bc80      	pop	{r7}
 800bca4:	4770      	bx	lr
 800bca6:	bf00      	nop
 800bca8:	40023800 	.word	0x40023800
 800bcac:	24003010 	.word	0x24003010
 800bcb0:	e000ed00 	.word	0xe000ed00

0800bcb4 <SystemCoreClockUpdate>:
 *           value for HSE crystal.
 *     
 * @param  None
 * @retval None
 */
void SystemCoreClockUpdate(void) {
 800bcb4:	b480      	push	{r7}
 800bcb6:	b087      	sub	sp, #28
 800bcb8:	af00      	add	r7, sp, #0
	uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800bcba:	2300      	movs	r3, #0
 800bcbc:	613b      	str	r3, [r7, #16]
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	617b      	str	r3, [r7, #20]
 800bcc2:	2302      	movs	r3, #2
 800bcc4:	60fb      	str	r3, [r7, #12]
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	60bb      	str	r3, [r7, #8]
 800bcca:	2302      	movs	r3, #2
 800bccc:	607b      	str	r3, [r7, #4]

	/* Get SYSCLK source -------------------------------------------------------*/
	tmp = RCC->CFGR & RCC_CFGR_SWS;
 800bcce:	4b35      	ldr	r3, [pc, #212]	; (800bda4 <SystemCoreClockUpdate+0xf0>)
 800bcd0:	689b      	ldr	r3, [r3, #8]
 800bcd2:	f003 030c 	and.w	r3, r3, #12
 800bcd6:	613b      	str	r3, [r7, #16]

	switch (tmp) {
 800bcd8:	693b      	ldr	r3, [r7, #16]
 800bcda:	2b08      	cmp	r3, #8
 800bcdc:	d012      	beq.n	800bd04 <SystemCoreClockUpdate+0x50>
 800bcde:	693b      	ldr	r3, [r7, #16]
 800bce0:	2b08      	cmp	r3, #8
 800bce2:	d846      	bhi.n	800bd72 <SystemCoreClockUpdate+0xbe>
 800bce4:	693b      	ldr	r3, [r7, #16]
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d003      	beq.n	800bcf2 <SystemCoreClockUpdate+0x3e>
 800bcea:	693b      	ldr	r3, [r7, #16]
 800bcec:	2b04      	cmp	r3, #4
 800bcee:	d004      	beq.n	800bcfa <SystemCoreClockUpdate+0x46>
 800bcf0:	e03f      	b.n	800bd72 <SystemCoreClockUpdate+0xbe>
	case 0x00: /* HSI used as system clock source */
		SystemCoreClock = HSI_VALUE;
 800bcf2:	4b2d      	ldr	r3, [pc, #180]	; (800bda8 <SystemCoreClockUpdate+0xf4>)
 800bcf4:	4a2d      	ldr	r2, [pc, #180]	; (800bdac <SystemCoreClockUpdate+0xf8>)
 800bcf6:	601a      	str	r2, [r3, #0]
		break;
 800bcf8:	e03f      	b.n	800bd7a <SystemCoreClockUpdate+0xc6>
	case 0x04: /* HSE used as system clock source */
		SystemCoreClock = HSE_VALUE;
 800bcfa:	4b2d      	ldr	r3, [pc, #180]	; (800bdb0 <SystemCoreClockUpdate+0xfc>)
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	4a2a      	ldr	r2, [pc, #168]	; (800bda8 <SystemCoreClockUpdate+0xf4>)
 800bd00:	6013      	str	r3, [r2, #0]
		break;
 800bd02:	e03a      	b.n	800bd7a <SystemCoreClockUpdate+0xc6>
	case 0x08: /* PLL used as system clock source */

		/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
		 SYSCLK = PLL_VCO / PLL_P
		 */
		pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800bd04:	4b27      	ldr	r3, [pc, #156]	; (800bda4 <SystemCoreClockUpdate+0xf0>)
 800bd06:	685b      	ldr	r3, [r3, #4]
 800bd08:	0d9b      	lsrs	r3, r3, #22
 800bd0a:	f003 0301 	and.w	r3, r3, #1
 800bd0e:	60bb      	str	r3, [r7, #8]
		pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800bd10:	4b24      	ldr	r3, [pc, #144]	; (800bda4 <SystemCoreClockUpdate+0xf0>)
 800bd12:	685b      	ldr	r3, [r3, #4]
 800bd14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bd18:	607b      	str	r3, [r7, #4]

		if (pllsource != 0) {
 800bd1a:	68bb      	ldr	r3, [r7, #8]
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d00d      	beq.n	800bd3c <SystemCoreClockUpdate+0x88>
			/* HSE used as PLL clock source */
			pllvco = (HSE_VALUE / pllm)
 800bd20:	4b23      	ldr	r3, [pc, #140]	; (800bdb0 <SystemCoreClockUpdate+0xfc>)
 800bd22:	681a      	ldr	r2, [r3, #0]
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	fbb2 f3f3 	udiv	r3, r2, r3
					* ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800bd2a:	4a1e      	ldr	r2, [pc, #120]	; (800bda4 <SystemCoreClockUpdate+0xf0>)
 800bd2c:	6852      	ldr	r2, [r2, #4]
 800bd2e:	0992      	lsrs	r2, r2, #6
 800bd30:	f3c2 0208 	ubfx	r2, r2, #0, #9
			pllvco = (HSE_VALUE / pllm)
 800bd34:	fb02 f303 	mul.w	r3, r2, r3
 800bd38:	617b      	str	r3, [r7, #20]
 800bd3a:	e00b      	b.n	800bd54 <SystemCoreClockUpdate+0xa0>
		} else {
			/* HSI used as PLL clock source */
			pllvco = (HSI_VALUE / pllm)
 800bd3c:	4a1b      	ldr	r2, [pc, #108]	; (800bdac <SystemCoreClockUpdate+0xf8>)
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	fbb2 f3f3 	udiv	r3, r2, r3
					* ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800bd44:	4a17      	ldr	r2, [pc, #92]	; (800bda4 <SystemCoreClockUpdate+0xf0>)
 800bd46:	6852      	ldr	r2, [r2, #4]
 800bd48:	0992      	lsrs	r2, r2, #6
 800bd4a:	f3c2 0208 	ubfx	r2, r2, #0, #9
			pllvco = (HSI_VALUE / pllm)
 800bd4e:	fb02 f303 	mul.w	r3, r2, r3
 800bd52:	617b      	str	r3, [r7, #20]
		}

		pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> 16) + 1) * 2;
 800bd54:	4b13      	ldr	r3, [pc, #76]	; (800bda4 <SystemCoreClockUpdate+0xf0>)
 800bd56:	685b      	ldr	r3, [r3, #4]
 800bd58:	0c1b      	lsrs	r3, r3, #16
 800bd5a:	f003 0303 	and.w	r3, r3, #3
 800bd5e:	3301      	adds	r3, #1
 800bd60:	005b      	lsls	r3, r3, #1
 800bd62:	60fb      	str	r3, [r7, #12]
		SystemCoreClock = pllvco / pllp;
 800bd64:	697a      	ldr	r2, [r7, #20]
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd6c:	4a0e      	ldr	r2, [pc, #56]	; (800bda8 <SystemCoreClockUpdate+0xf4>)
 800bd6e:	6013      	str	r3, [r2, #0]
		break;
 800bd70:	e003      	b.n	800bd7a <SystemCoreClockUpdate+0xc6>
	default:
		SystemCoreClock = HSI_VALUE;
 800bd72:	4b0d      	ldr	r3, [pc, #52]	; (800bda8 <SystemCoreClockUpdate+0xf4>)
 800bd74:	4a0d      	ldr	r2, [pc, #52]	; (800bdac <SystemCoreClockUpdate+0xf8>)
 800bd76:	601a      	str	r2, [r3, #0]
		break;
 800bd78:	bf00      	nop
	}
	/* Compute HCLK frequency --------------------------------------------------*/
	/* Get HCLK prescaler */
	tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800bd7a:	4b0a      	ldr	r3, [pc, #40]	; (800bda4 <SystemCoreClockUpdate+0xf0>)
 800bd7c:	689b      	ldr	r3, [r3, #8]
 800bd7e:	091b      	lsrs	r3, r3, #4
 800bd80:	f003 030f 	and.w	r3, r3, #15
 800bd84:	4a0b      	ldr	r2, [pc, #44]	; (800bdb4 <SystemCoreClockUpdate+0x100>)
 800bd86:	5cd3      	ldrb	r3, [r2, r3]
 800bd88:	b2db      	uxtb	r3, r3
 800bd8a:	613b      	str	r3, [r7, #16]
	/* HCLK frequency */
	SystemCoreClock >>= tmp;
 800bd8c:	4b06      	ldr	r3, [pc, #24]	; (800bda8 <SystemCoreClockUpdate+0xf4>)
 800bd8e:	681a      	ldr	r2, [r3, #0]
 800bd90:	693b      	ldr	r3, [r7, #16]
 800bd92:	fa22 f303 	lsr.w	r3, r2, r3
 800bd96:	4a04      	ldr	r2, [pc, #16]	; (800bda8 <SystemCoreClockUpdate+0xf4>)
 800bd98:	6013      	str	r3, [r2, #0]
}
 800bd9a:	bf00      	nop
 800bd9c:	371c      	adds	r7, #28
 800bd9e:	46bd      	mov	sp, r7
 800bda0:	bc80      	pop	{r7}
 800bda2:	4770      	bx	lr
 800bda4:	40023800 	.word	0x40023800
 800bda8:	2000009c 	.word	0x2000009c
 800bdac:	00f42400 	.word	0x00f42400
 800bdb0:	20000098 	.word	0x20000098
 800bdb4:	200000a0 	.word	0x200000a0

0800bdb8 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 800bdb8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800bdba:	e003      	b.n	800bdc4 <LoopCopyDataInit>

0800bdbc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800bdbc:	4b0a      	ldr	r3, [pc, #40]	; (800bde8 <LoopFillZerobss+0x10>)
  ldr  r3, [r3, r1]
 800bdbe:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800bdc0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800bdc2:	3104      	adds	r1, #4

0800bdc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 800bdc4:	4809      	ldr	r0, [pc, #36]	; (800bdec <LoopFillZerobss+0x14>)
  ldr  r3, =_edata
 800bdc6:	4b0a      	ldr	r3, [pc, #40]	; (800bdf0 <LoopFillZerobss+0x18>)
  adds  r2, r0, r1
 800bdc8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800bdca:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800bdcc:	d3f6      	bcc.n	800bdbc <CopyDataInit>
  ldr  r2, =_sbss
 800bdce:	4a09      	ldr	r2, [pc, #36]	; (800bdf4 <LoopFillZerobss+0x1c>)
  b  LoopFillZerobss
 800bdd0:	e002      	b.n	800bdd8 <LoopFillZerobss>

0800bdd2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 800bdd2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800bdd4:	f842 3b04 	str.w	r3, [r2], #4

0800bdd8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr  r3, = _ebss
 800bdd8:	4b07      	ldr	r3, [pc, #28]	; (800bdf8 <LoopFillZerobss+0x20>)
  cmp  r2, r3
 800bdda:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800bddc:	d3f9      	bcc.n	800bdd2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800bdde:	f7ff ff3b 	bl	800bc58 <SystemInit>
/* Call the application's entry point.*/
 	bl main
 800bde2:	f7f5 f937 	bl	8001054 <main>
  bx  lr
 800bde6:	4770      	bx	lr
  ldr  r3, =_sidata
 800bde8:	0800dc74 	.word	0x0800dc74
  ldr  r0, =_sdata
 800bdec:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800bdf0:	20000114 	.word	0x20000114
  ldr  r2, =_sbss
 800bdf4:	20000114 	.word	0x20000114
  ldr  r3, = _ebss
 800bdf8:	20009e4c 	.word	0x20009e4c

0800bdfc <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800bdfc:	e7fe      	b.n	800bdfc <ADC_IRQHandler>
	...

0800be00 <__assert_func>:
 800be00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800be02:	4614      	mov	r4, r2
 800be04:	461a      	mov	r2, r3
 800be06:	4b09      	ldr	r3, [pc, #36]	; (800be2c <__assert_func+0x2c>)
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	4605      	mov	r5, r0
 800be0c:	68d8      	ldr	r0, [r3, #12]
 800be0e:	b14c      	cbz	r4, 800be24 <__assert_func+0x24>
 800be10:	4b07      	ldr	r3, [pc, #28]	; (800be30 <__assert_func+0x30>)
 800be12:	9100      	str	r1, [sp, #0]
 800be14:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800be18:	4906      	ldr	r1, [pc, #24]	; (800be34 <__assert_func+0x34>)
 800be1a:	462b      	mov	r3, r5
 800be1c:	f000 f814 	bl	800be48 <fiprintf>
 800be20:	f000 fe46 	bl	800cab0 <abort>
 800be24:	4b04      	ldr	r3, [pc, #16]	; (800be38 <__assert_func+0x38>)
 800be26:	461c      	mov	r4, r3
 800be28:	e7f3      	b.n	800be12 <__assert_func+0x12>
 800be2a:	bf00      	nop
 800be2c:	200000b0 	.word	0x200000b0
 800be30:	0800db98 	.word	0x0800db98
 800be34:	0800dba5 	.word	0x0800dba5
 800be38:	0800dbd3 	.word	0x0800dbd3

0800be3c <__errno>:
 800be3c:	4b01      	ldr	r3, [pc, #4]	; (800be44 <__errno+0x8>)
 800be3e:	6818      	ldr	r0, [r3, #0]
 800be40:	4770      	bx	lr
 800be42:	bf00      	nop
 800be44:	200000b0 	.word	0x200000b0

0800be48 <fiprintf>:
 800be48:	b40e      	push	{r1, r2, r3}
 800be4a:	b503      	push	{r0, r1, lr}
 800be4c:	4601      	mov	r1, r0
 800be4e:	ab03      	add	r3, sp, #12
 800be50:	4805      	ldr	r0, [pc, #20]	; (800be68 <fiprintf+0x20>)
 800be52:	f853 2b04 	ldr.w	r2, [r3], #4
 800be56:	6800      	ldr	r0, [r0, #0]
 800be58:	9301      	str	r3, [sp, #4]
 800be5a:	f000 f91d 	bl	800c098 <_vfiprintf_r>
 800be5e:	b002      	add	sp, #8
 800be60:	f85d eb04 	ldr.w	lr, [sp], #4
 800be64:	b003      	add	sp, #12
 800be66:	4770      	bx	lr
 800be68:	200000b0 	.word	0x200000b0

0800be6c <malloc>:
 800be6c:	4b02      	ldr	r3, [pc, #8]	; (800be78 <malloc+0xc>)
 800be6e:	4601      	mov	r1, r0
 800be70:	6818      	ldr	r0, [r3, #0]
 800be72:	f000 b875 	b.w	800bf60 <_malloc_r>
 800be76:	bf00      	nop
 800be78:	200000b0 	.word	0x200000b0

0800be7c <memset>:
 800be7c:	4402      	add	r2, r0
 800be7e:	4603      	mov	r3, r0
 800be80:	4293      	cmp	r3, r2
 800be82:	d100      	bne.n	800be86 <memset+0xa>
 800be84:	4770      	bx	lr
 800be86:	f803 1b01 	strb.w	r1, [r3], #1
 800be8a:	e7f9      	b.n	800be80 <memset+0x4>

0800be8c <_free_r>:
 800be8c:	b538      	push	{r3, r4, r5, lr}
 800be8e:	4605      	mov	r5, r0
 800be90:	2900      	cmp	r1, #0
 800be92:	d041      	beq.n	800bf18 <_free_r+0x8c>
 800be94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be98:	1f0c      	subs	r4, r1, #4
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	bfb8      	it	lt
 800be9e:	18e4      	addlt	r4, r4, r3
 800bea0:	f001 f852 	bl	800cf48 <__malloc_lock>
 800bea4:	4a1d      	ldr	r2, [pc, #116]	; (800bf1c <_free_r+0x90>)
 800bea6:	6813      	ldr	r3, [r2, #0]
 800bea8:	b933      	cbnz	r3, 800beb8 <_free_r+0x2c>
 800beaa:	6063      	str	r3, [r4, #4]
 800beac:	6014      	str	r4, [r2, #0]
 800beae:	4628      	mov	r0, r5
 800beb0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800beb4:	f001 b84e 	b.w	800cf54 <__malloc_unlock>
 800beb8:	42a3      	cmp	r3, r4
 800beba:	d908      	bls.n	800bece <_free_r+0x42>
 800bebc:	6820      	ldr	r0, [r4, #0]
 800bebe:	1821      	adds	r1, r4, r0
 800bec0:	428b      	cmp	r3, r1
 800bec2:	bf01      	itttt	eq
 800bec4:	6819      	ldreq	r1, [r3, #0]
 800bec6:	685b      	ldreq	r3, [r3, #4]
 800bec8:	1809      	addeq	r1, r1, r0
 800beca:	6021      	streq	r1, [r4, #0]
 800becc:	e7ed      	b.n	800beaa <_free_r+0x1e>
 800bece:	461a      	mov	r2, r3
 800bed0:	685b      	ldr	r3, [r3, #4]
 800bed2:	b10b      	cbz	r3, 800bed8 <_free_r+0x4c>
 800bed4:	42a3      	cmp	r3, r4
 800bed6:	d9fa      	bls.n	800bece <_free_r+0x42>
 800bed8:	6811      	ldr	r1, [r2, #0]
 800beda:	1850      	adds	r0, r2, r1
 800bedc:	42a0      	cmp	r0, r4
 800bede:	d10b      	bne.n	800bef8 <_free_r+0x6c>
 800bee0:	6820      	ldr	r0, [r4, #0]
 800bee2:	4401      	add	r1, r0
 800bee4:	1850      	adds	r0, r2, r1
 800bee6:	4283      	cmp	r3, r0
 800bee8:	6011      	str	r1, [r2, #0]
 800beea:	d1e0      	bne.n	800beae <_free_r+0x22>
 800beec:	6818      	ldr	r0, [r3, #0]
 800beee:	685b      	ldr	r3, [r3, #4]
 800bef0:	6053      	str	r3, [r2, #4]
 800bef2:	4401      	add	r1, r0
 800bef4:	6011      	str	r1, [r2, #0]
 800bef6:	e7da      	b.n	800beae <_free_r+0x22>
 800bef8:	d902      	bls.n	800bf00 <_free_r+0x74>
 800befa:	230c      	movs	r3, #12
 800befc:	602b      	str	r3, [r5, #0]
 800befe:	e7d6      	b.n	800beae <_free_r+0x22>
 800bf00:	6820      	ldr	r0, [r4, #0]
 800bf02:	1821      	adds	r1, r4, r0
 800bf04:	428b      	cmp	r3, r1
 800bf06:	bf04      	itt	eq
 800bf08:	6819      	ldreq	r1, [r3, #0]
 800bf0a:	685b      	ldreq	r3, [r3, #4]
 800bf0c:	6063      	str	r3, [r4, #4]
 800bf0e:	bf04      	itt	eq
 800bf10:	1809      	addeq	r1, r1, r0
 800bf12:	6021      	streq	r1, [r4, #0]
 800bf14:	6054      	str	r4, [r2, #4]
 800bf16:	e7ca      	b.n	800beae <_free_r+0x22>
 800bf18:	bd38      	pop	{r3, r4, r5, pc}
 800bf1a:	bf00      	nop
 800bf1c:	20009e3c 	.word	0x20009e3c

0800bf20 <sbrk_aligned>:
 800bf20:	b570      	push	{r4, r5, r6, lr}
 800bf22:	4e0e      	ldr	r6, [pc, #56]	; (800bf5c <sbrk_aligned+0x3c>)
 800bf24:	460c      	mov	r4, r1
 800bf26:	6831      	ldr	r1, [r6, #0]
 800bf28:	4605      	mov	r5, r0
 800bf2a:	b911      	cbnz	r1, 800bf32 <sbrk_aligned+0x12>
 800bf2c:	f7f5 fdc0 	bl	8001ab0 <_sbrk_r>
 800bf30:	6030      	str	r0, [r6, #0]
 800bf32:	4621      	mov	r1, r4
 800bf34:	4628      	mov	r0, r5
 800bf36:	f7f5 fdbb 	bl	8001ab0 <_sbrk_r>
 800bf3a:	1c43      	adds	r3, r0, #1
 800bf3c:	d00a      	beq.n	800bf54 <sbrk_aligned+0x34>
 800bf3e:	1cc4      	adds	r4, r0, #3
 800bf40:	f024 0403 	bic.w	r4, r4, #3
 800bf44:	42a0      	cmp	r0, r4
 800bf46:	d007      	beq.n	800bf58 <sbrk_aligned+0x38>
 800bf48:	1a21      	subs	r1, r4, r0
 800bf4a:	4628      	mov	r0, r5
 800bf4c:	f7f5 fdb0 	bl	8001ab0 <_sbrk_r>
 800bf50:	3001      	adds	r0, #1
 800bf52:	d101      	bne.n	800bf58 <sbrk_aligned+0x38>
 800bf54:	f04f 34ff 	mov.w	r4, #4294967295
 800bf58:	4620      	mov	r0, r4
 800bf5a:	bd70      	pop	{r4, r5, r6, pc}
 800bf5c:	20009e40 	.word	0x20009e40

0800bf60 <_malloc_r>:
 800bf60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf64:	1ccd      	adds	r5, r1, #3
 800bf66:	f025 0503 	bic.w	r5, r5, #3
 800bf6a:	3508      	adds	r5, #8
 800bf6c:	2d0c      	cmp	r5, #12
 800bf6e:	bf38      	it	cc
 800bf70:	250c      	movcc	r5, #12
 800bf72:	2d00      	cmp	r5, #0
 800bf74:	4607      	mov	r7, r0
 800bf76:	db01      	blt.n	800bf7c <_malloc_r+0x1c>
 800bf78:	42a9      	cmp	r1, r5
 800bf7a:	d905      	bls.n	800bf88 <_malloc_r+0x28>
 800bf7c:	230c      	movs	r3, #12
 800bf7e:	603b      	str	r3, [r7, #0]
 800bf80:	2600      	movs	r6, #0
 800bf82:	4630      	mov	r0, r6
 800bf84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf88:	4e2e      	ldr	r6, [pc, #184]	; (800c044 <_malloc_r+0xe4>)
 800bf8a:	f000 ffdd 	bl	800cf48 <__malloc_lock>
 800bf8e:	6833      	ldr	r3, [r6, #0]
 800bf90:	461c      	mov	r4, r3
 800bf92:	bb34      	cbnz	r4, 800bfe2 <_malloc_r+0x82>
 800bf94:	4629      	mov	r1, r5
 800bf96:	4638      	mov	r0, r7
 800bf98:	f7ff ffc2 	bl	800bf20 <sbrk_aligned>
 800bf9c:	1c43      	adds	r3, r0, #1
 800bf9e:	4604      	mov	r4, r0
 800bfa0:	d14d      	bne.n	800c03e <_malloc_r+0xde>
 800bfa2:	6834      	ldr	r4, [r6, #0]
 800bfa4:	4626      	mov	r6, r4
 800bfa6:	2e00      	cmp	r6, #0
 800bfa8:	d140      	bne.n	800c02c <_malloc_r+0xcc>
 800bfaa:	6823      	ldr	r3, [r4, #0]
 800bfac:	4631      	mov	r1, r6
 800bfae:	4638      	mov	r0, r7
 800bfb0:	eb04 0803 	add.w	r8, r4, r3
 800bfb4:	f7f5 fd7c 	bl	8001ab0 <_sbrk_r>
 800bfb8:	4580      	cmp	r8, r0
 800bfba:	d13a      	bne.n	800c032 <_malloc_r+0xd2>
 800bfbc:	6821      	ldr	r1, [r4, #0]
 800bfbe:	3503      	adds	r5, #3
 800bfc0:	1a6d      	subs	r5, r5, r1
 800bfc2:	f025 0503 	bic.w	r5, r5, #3
 800bfc6:	3508      	adds	r5, #8
 800bfc8:	2d0c      	cmp	r5, #12
 800bfca:	bf38      	it	cc
 800bfcc:	250c      	movcc	r5, #12
 800bfce:	4629      	mov	r1, r5
 800bfd0:	4638      	mov	r0, r7
 800bfd2:	f7ff ffa5 	bl	800bf20 <sbrk_aligned>
 800bfd6:	3001      	adds	r0, #1
 800bfd8:	d02b      	beq.n	800c032 <_malloc_r+0xd2>
 800bfda:	6823      	ldr	r3, [r4, #0]
 800bfdc:	442b      	add	r3, r5
 800bfde:	6023      	str	r3, [r4, #0]
 800bfe0:	e00e      	b.n	800c000 <_malloc_r+0xa0>
 800bfe2:	6822      	ldr	r2, [r4, #0]
 800bfe4:	1b52      	subs	r2, r2, r5
 800bfe6:	d41e      	bmi.n	800c026 <_malloc_r+0xc6>
 800bfe8:	2a0b      	cmp	r2, #11
 800bfea:	d916      	bls.n	800c01a <_malloc_r+0xba>
 800bfec:	1961      	adds	r1, r4, r5
 800bfee:	42a3      	cmp	r3, r4
 800bff0:	6025      	str	r5, [r4, #0]
 800bff2:	bf18      	it	ne
 800bff4:	6059      	strne	r1, [r3, #4]
 800bff6:	6863      	ldr	r3, [r4, #4]
 800bff8:	bf08      	it	eq
 800bffa:	6031      	streq	r1, [r6, #0]
 800bffc:	5162      	str	r2, [r4, r5]
 800bffe:	604b      	str	r3, [r1, #4]
 800c000:	4638      	mov	r0, r7
 800c002:	f104 060b 	add.w	r6, r4, #11
 800c006:	f000 ffa5 	bl	800cf54 <__malloc_unlock>
 800c00a:	f026 0607 	bic.w	r6, r6, #7
 800c00e:	1d23      	adds	r3, r4, #4
 800c010:	1af2      	subs	r2, r6, r3
 800c012:	d0b6      	beq.n	800bf82 <_malloc_r+0x22>
 800c014:	1b9b      	subs	r3, r3, r6
 800c016:	50a3      	str	r3, [r4, r2]
 800c018:	e7b3      	b.n	800bf82 <_malloc_r+0x22>
 800c01a:	6862      	ldr	r2, [r4, #4]
 800c01c:	42a3      	cmp	r3, r4
 800c01e:	bf0c      	ite	eq
 800c020:	6032      	streq	r2, [r6, #0]
 800c022:	605a      	strne	r2, [r3, #4]
 800c024:	e7ec      	b.n	800c000 <_malloc_r+0xa0>
 800c026:	4623      	mov	r3, r4
 800c028:	6864      	ldr	r4, [r4, #4]
 800c02a:	e7b2      	b.n	800bf92 <_malloc_r+0x32>
 800c02c:	4634      	mov	r4, r6
 800c02e:	6876      	ldr	r6, [r6, #4]
 800c030:	e7b9      	b.n	800bfa6 <_malloc_r+0x46>
 800c032:	230c      	movs	r3, #12
 800c034:	603b      	str	r3, [r7, #0]
 800c036:	4638      	mov	r0, r7
 800c038:	f000 ff8c 	bl	800cf54 <__malloc_unlock>
 800c03c:	e7a1      	b.n	800bf82 <_malloc_r+0x22>
 800c03e:	6025      	str	r5, [r4, #0]
 800c040:	e7de      	b.n	800c000 <_malloc_r+0xa0>
 800c042:	bf00      	nop
 800c044:	20009e3c 	.word	0x20009e3c

0800c048 <__sfputc_r>:
 800c048:	6893      	ldr	r3, [r2, #8]
 800c04a:	3b01      	subs	r3, #1
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	b410      	push	{r4}
 800c050:	6093      	str	r3, [r2, #8]
 800c052:	da07      	bge.n	800c064 <__sfputc_r+0x1c>
 800c054:	6994      	ldr	r4, [r2, #24]
 800c056:	42a3      	cmp	r3, r4
 800c058:	db01      	blt.n	800c05e <__sfputc_r+0x16>
 800c05a:	290a      	cmp	r1, #10
 800c05c:	d102      	bne.n	800c064 <__sfputc_r+0x1c>
 800c05e:	bc10      	pop	{r4}
 800c060:	f000 bc66 	b.w	800c930 <__swbuf_r>
 800c064:	6813      	ldr	r3, [r2, #0]
 800c066:	1c58      	adds	r0, r3, #1
 800c068:	6010      	str	r0, [r2, #0]
 800c06a:	7019      	strb	r1, [r3, #0]
 800c06c:	4608      	mov	r0, r1
 800c06e:	bc10      	pop	{r4}
 800c070:	4770      	bx	lr

0800c072 <__sfputs_r>:
 800c072:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c074:	4606      	mov	r6, r0
 800c076:	460f      	mov	r7, r1
 800c078:	4614      	mov	r4, r2
 800c07a:	18d5      	adds	r5, r2, r3
 800c07c:	42ac      	cmp	r4, r5
 800c07e:	d101      	bne.n	800c084 <__sfputs_r+0x12>
 800c080:	2000      	movs	r0, #0
 800c082:	e007      	b.n	800c094 <__sfputs_r+0x22>
 800c084:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c088:	463a      	mov	r2, r7
 800c08a:	4630      	mov	r0, r6
 800c08c:	f7ff ffdc 	bl	800c048 <__sfputc_r>
 800c090:	1c43      	adds	r3, r0, #1
 800c092:	d1f3      	bne.n	800c07c <__sfputs_r+0xa>
 800c094:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c098 <_vfiprintf_r>:
 800c098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c09c:	460d      	mov	r5, r1
 800c09e:	b09d      	sub	sp, #116	; 0x74
 800c0a0:	4614      	mov	r4, r2
 800c0a2:	4698      	mov	r8, r3
 800c0a4:	4606      	mov	r6, r0
 800c0a6:	b118      	cbz	r0, 800c0b0 <_vfiprintf_r+0x18>
 800c0a8:	6983      	ldr	r3, [r0, #24]
 800c0aa:	b90b      	cbnz	r3, 800c0b0 <_vfiprintf_r+0x18>
 800c0ac:	f000 fe1e 	bl	800ccec <__sinit>
 800c0b0:	4b89      	ldr	r3, [pc, #548]	; (800c2d8 <_vfiprintf_r+0x240>)
 800c0b2:	429d      	cmp	r5, r3
 800c0b4:	d11b      	bne.n	800c0ee <_vfiprintf_r+0x56>
 800c0b6:	6875      	ldr	r5, [r6, #4]
 800c0b8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c0ba:	07d9      	lsls	r1, r3, #31
 800c0bc:	d405      	bmi.n	800c0ca <_vfiprintf_r+0x32>
 800c0be:	89ab      	ldrh	r3, [r5, #12]
 800c0c0:	059a      	lsls	r2, r3, #22
 800c0c2:	d402      	bmi.n	800c0ca <_vfiprintf_r+0x32>
 800c0c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c0c6:	f000 feaf 	bl	800ce28 <__retarget_lock_acquire_recursive>
 800c0ca:	89ab      	ldrh	r3, [r5, #12]
 800c0cc:	071b      	lsls	r3, r3, #28
 800c0ce:	d501      	bpl.n	800c0d4 <_vfiprintf_r+0x3c>
 800c0d0:	692b      	ldr	r3, [r5, #16]
 800c0d2:	b9eb      	cbnz	r3, 800c110 <_vfiprintf_r+0x78>
 800c0d4:	4629      	mov	r1, r5
 800c0d6:	4630      	mov	r0, r6
 800c0d8:	f000 fc7c 	bl	800c9d4 <__swsetup_r>
 800c0dc:	b1c0      	cbz	r0, 800c110 <_vfiprintf_r+0x78>
 800c0de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c0e0:	07dc      	lsls	r4, r3, #31
 800c0e2:	d50e      	bpl.n	800c102 <_vfiprintf_r+0x6a>
 800c0e4:	f04f 30ff 	mov.w	r0, #4294967295
 800c0e8:	b01d      	add	sp, #116	; 0x74
 800c0ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0ee:	4b7b      	ldr	r3, [pc, #492]	; (800c2dc <_vfiprintf_r+0x244>)
 800c0f0:	429d      	cmp	r5, r3
 800c0f2:	d101      	bne.n	800c0f8 <_vfiprintf_r+0x60>
 800c0f4:	68b5      	ldr	r5, [r6, #8]
 800c0f6:	e7df      	b.n	800c0b8 <_vfiprintf_r+0x20>
 800c0f8:	4b79      	ldr	r3, [pc, #484]	; (800c2e0 <_vfiprintf_r+0x248>)
 800c0fa:	429d      	cmp	r5, r3
 800c0fc:	bf08      	it	eq
 800c0fe:	68f5      	ldreq	r5, [r6, #12]
 800c100:	e7da      	b.n	800c0b8 <_vfiprintf_r+0x20>
 800c102:	89ab      	ldrh	r3, [r5, #12]
 800c104:	0598      	lsls	r0, r3, #22
 800c106:	d4ed      	bmi.n	800c0e4 <_vfiprintf_r+0x4c>
 800c108:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c10a:	f000 fe8e 	bl	800ce2a <__retarget_lock_release_recursive>
 800c10e:	e7e9      	b.n	800c0e4 <_vfiprintf_r+0x4c>
 800c110:	2300      	movs	r3, #0
 800c112:	9309      	str	r3, [sp, #36]	; 0x24
 800c114:	2320      	movs	r3, #32
 800c116:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c11a:	f8cd 800c 	str.w	r8, [sp, #12]
 800c11e:	2330      	movs	r3, #48	; 0x30
 800c120:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c2e4 <_vfiprintf_r+0x24c>
 800c124:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c128:	f04f 0901 	mov.w	r9, #1
 800c12c:	4623      	mov	r3, r4
 800c12e:	469a      	mov	sl, r3
 800c130:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c134:	b10a      	cbz	r2, 800c13a <_vfiprintf_r+0xa2>
 800c136:	2a25      	cmp	r2, #37	; 0x25
 800c138:	d1f9      	bne.n	800c12e <_vfiprintf_r+0x96>
 800c13a:	ebba 0b04 	subs.w	fp, sl, r4
 800c13e:	d00b      	beq.n	800c158 <_vfiprintf_r+0xc0>
 800c140:	465b      	mov	r3, fp
 800c142:	4622      	mov	r2, r4
 800c144:	4629      	mov	r1, r5
 800c146:	4630      	mov	r0, r6
 800c148:	f7ff ff93 	bl	800c072 <__sfputs_r>
 800c14c:	3001      	adds	r0, #1
 800c14e:	f000 80aa 	beq.w	800c2a6 <_vfiprintf_r+0x20e>
 800c152:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c154:	445a      	add	r2, fp
 800c156:	9209      	str	r2, [sp, #36]	; 0x24
 800c158:	f89a 3000 	ldrb.w	r3, [sl]
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	f000 80a2 	beq.w	800c2a6 <_vfiprintf_r+0x20e>
 800c162:	2300      	movs	r3, #0
 800c164:	f04f 32ff 	mov.w	r2, #4294967295
 800c168:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c16c:	f10a 0a01 	add.w	sl, sl, #1
 800c170:	9304      	str	r3, [sp, #16]
 800c172:	9307      	str	r3, [sp, #28]
 800c174:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c178:	931a      	str	r3, [sp, #104]	; 0x68
 800c17a:	4654      	mov	r4, sl
 800c17c:	2205      	movs	r2, #5
 800c17e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c182:	4858      	ldr	r0, [pc, #352]	; (800c2e4 <_vfiprintf_r+0x24c>)
 800c184:	f7f4 f824 	bl	80001d0 <memchr>
 800c188:	9a04      	ldr	r2, [sp, #16]
 800c18a:	b9d8      	cbnz	r0, 800c1c4 <_vfiprintf_r+0x12c>
 800c18c:	06d1      	lsls	r1, r2, #27
 800c18e:	bf44      	itt	mi
 800c190:	2320      	movmi	r3, #32
 800c192:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c196:	0713      	lsls	r3, r2, #28
 800c198:	bf44      	itt	mi
 800c19a:	232b      	movmi	r3, #43	; 0x2b
 800c19c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c1a0:	f89a 3000 	ldrb.w	r3, [sl]
 800c1a4:	2b2a      	cmp	r3, #42	; 0x2a
 800c1a6:	d015      	beq.n	800c1d4 <_vfiprintf_r+0x13c>
 800c1a8:	9a07      	ldr	r2, [sp, #28]
 800c1aa:	4654      	mov	r4, sl
 800c1ac:	2000      	movs	r0, #0
 800c1ae:	f04f 0c0a 	mov.w	ip, #10
 800c1b2:	4621      	mov	r1, r4
 800c1b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c1b8:	3b30      	subs	r3, #48	; 0x30
 800c1ba:	2b09      	cmp	r3, #9
 800c1bc:	d94e      	bls.n	800c25c <_vfiprintf_r+0x1c4>
 800c1be:	b1b0      	cbz	r0, 800c1ee <_vfiprintf_r+0x156>
 800c1c0:	9207      	str	r2, [sp, #28]
 800c1c2:	e014      	b.n	800c1ee <_vfiprintf_r+0x156>
 800c1c4:	eba0 0308 	sub.w	r3, r0, r8
 800c1c8:	fa09 f303 	lsl.w	r3, r9, r3
 800c1cc:	4313      	orrs	r3, r2
 800c1ce:	9304      	str	r3, [sp, #16]
 800c1d0:	46a2      	mov	sl, r4
 800c1d2:	e7d2      	b.n	800c17a <_vfiprintf_r+0xe2>
 800c1d4:	9b03      	ldr	r3, [sp, #12]
 800c1d6:	1d19      	adds	r1, r3, #4
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	9103      	str	r1, [sp, #12]
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	bfbb      	ittet	lt
 800c1e0:	425b      	neglt	r3, r3
 800c1e2:	f042 0202 	orrlt.w	r2, r2, #2
 800c1e6:	9307      	strge	r3, [sp, #28]
 800c1e8:	9307      	strlt	r3, [sp, #28]
 800c1ea:	bfb8      	it	lt
 800c1ec:	9204      	strlt	r2, [sp, #16]
 800c1ee:	7823      	ldrb	r3, [r4, #0]
 800c1f0:	2b2e      	cmp	r3, #46	; 0x2e
 800c1f2:	d10c      	bne.n	800c20e <_vfiprintf_r+0x176>
 800c1f4:	7863      	ldrb	r3, [r4, #1]
 800c1f6:	2b2a      	cmp	r3, #42	; 0x2a
 800c1f8:	d135      	bne.n	800c266 <_vfiprintf_r+0x1ce>
 800c1fa:	9b03      	ldr	r3, [sp, #12]
 800c1fc:	1d1a      	adds	r2, r3, #4
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	9203      	str	r2, [sp, #12]
 800c202:	2b00      	cmp	r3, #0
 800c204:	bfb8      	it	lt
 800c206:	f04f 33ff 	movlt.w	r3, #4294967295
 800c20a:	3402      	adds	r4, #2
 800c20c:	9305      	str	r3, [sp, #20]
 800c20e:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800c2e8 <_vfiprintf_r+0x250>
 800c212:	7821      	ldrb	r1, [r4, #0]
 800c214:	2203      	movs	r2, #3
 800c216:	4650      	mov	r0, sl
 800c218:	f7f3 ffda 	bl	80001d0 <memchr>
 800c21c:	b140      	cbz	r0, 800c230 <_vfiprintf_r+0x198>
 800c21e:	2340      	movs	r3, #64	; 0x40
 800c220:	eba0 000a 	sub.w	r0, r0, sl
 800c224:	fa03 f000 	lsl.w	r0, r3, r0
 800c228:	9b04      	ldr	r3, [sp, #16]
 800c22a:	4303      	orrs	r3, r0
 800c22c:	3401      	adds	r4, #1
 800c22e:	9304      	str	r3, [sp, #16]
 800c230:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c234:	482d      	ldr	r0, [pc, #180]	; (800c2ec <_vfiprintf_r+0x254>)
 800c236:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c23a:	2206      	movs	r2, #6
 800c23c:	f7f3 ffc8 	bl	80001d0 <memchr>
 800c240:	2800      	cmp	r0, #0
 800c242:	d03f      	beq.n	800c2c4 <_vfiprintf_r+0x22c>
 800c244:	4b2a      	ldr	r3, [pc, #168]	; (800c2f0 <_vfiprintf_r+0x258>)
 800c246:	bb1b      	cbnz	r3, 800c290 <_vfiprintf_r+0x1f8>
 800c248:	9b03      	ldr	r3, [sp, #12]
 800c24a:	3307      	adds	r3, #7
 800c24c:	f023 0307 	bic.w	r3, r3, #7
 800c250:	3308      	adds	r3, #8
 800c252:	9303      	str	r3, [sp, #12]
 800c254:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c256:	443b      	add	r3, r7
 800c258:	9309      	str	r3, [sp, #36]	; 0x24
 800c25a:	e767      	b.n	800c12c <_vfiprintf_r+0x94>
 800c25c:	fb0c 3202 	mla	r2, ip, r2, r3
 800c260:	460c      	mov	r4, r1
 800c262:	2001      	movs	r0, #1
 800c264:	e7a5      	b.n	800c1b2 <_vfiprintf_r+0x11a>
 800c266:	2300      	movs	r3, #0
 800c268:	3401      	adds	r4, #1
 800c26a:	9305      	str	r3, [sp, #20]
 800c26c:	4619      	mov	r1, r3
 800c26e:	f04f 0c0a 	mov.w	ip, #10
 800c272:	4620      	mov	r0, r4
 800c274:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c278:	3a30      	subs	r2, #48	; 0x30
 800c27a:	2a09      	cmp	r2, #9
 800c27c:	d903      	bls.n	800c286 <_vfiprintf_r+0x1ee>
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d0c5      	beq.n	800c20e <_vfiprintf_r+0x176>
 800c282:	9105      	str	r1, [sp, #20]
 800c284:	e7c3      	b.n	800c20e <_vfiprintf_r+0x176>
 800c286:	fb0c 2101 	mla	r1, ip, r1, r2
 800c28a:	4604      	mov	r4, r0
 800c28c:	2301      	movs	r3, #1
 800c28e:	e7f0      	b.n	800c272 <_vfiprintf_r+0x1da>
 800c290:	ab03      	add	r3, sp, #12
 800c292:	9300      	str	r3, [sp, #0]
 800c294:	462a      	mov	r2, r5
 800c296:	4b17      	ldr	r3, [pc, #92]	; (800c2f4 <_vfiprintf_r+0x25c>)
 800c298:	a904      	add	r1, sp, #16
 800c29a:	4630      	mov	r0, r6
 800c29c:	f3af 8000 	nop.w
 800c2a0:	4607      	mov	r7, r0
 800c2a2:	1c78      	adds	r0, r7, #1
 800c2a4:	d1d6      	bne.n	800c254 <_vfiprintf_r+0x1bc>
 800c2a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c2a8:	07d9      	lsls	r1, r3, #31
 800c2aa:	d405      	bmi.n	800c2b8 <_vfiprintf_r+0x220>
 800c2ac:	89ab      	ldrh	r3, [r5, #12]
 800c2ae:	059a      	lsls	r2, r3, #22
 800c2b0:	d402      	bmi.n	800c2b8 <_vfiprintf_r+0x220>
 800c2b2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c2b4:	f000 fdb9 	bl	800ce2a <__retarget_lock_release_recursive>
 800c2b8:	89ab      	ldrh	r3, [r5, #12]
 800c2ba:	065b      	lsls	r3, r3, #25
 800c2bc:	f53f af12 	bmi.w	800c0e4 <_vfiprintf_r+0x4c>
 800c2c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c2c2:	e711      	b.n	800c0e8 <_vfiprintf_r+0x50>
 800c2c4:	ab03      	add	r3, sp, #12
 800c2c6:	9300      	str	r3, [sp, #0]
 800c2c8:	462a      	mov	r2, r5
 800c2ca:	4b0a      	ldr	r3, [pc, #40]	; (800c2f4 <_vfiprintf_r+0x25c>)
 800c2cc:	a904      	add	r1, sp, #16
 800c2ce:	4630      	mov	r0, r6
 800c2d0:	f000 f880 	bl	800c3d4 <_printf_i>
 800c2d4:	e7e4      	b.n	800c2a0 <_vfiprintf_r+0x208>
 800c2d6:	bf00      	nop
 800c2d8:	0800dc2c 	.word	0x0800dc2c
 800c2dc:	0800dc4c 	.word	0x0800dc4c
 800c2e0:	0800dc0c 	.word	0x0800dc0c
 800c2e4:	0800dbd8 	.word	0x0800dbd8
 800c2e8:	0800dbde 	.word	0x0800dbde
 800c2ec:	0800dbe2 	.word	0x0800dbe2
 800c2f0:	00000000 	.word	0x00000000
 800c2f4:	0800c073 	.word	0x0800c073

0800c2f8 <_printf_common>:
 800c2f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2fc:	4616      	mov	r6, r2
 800c2fe:	4699      	mov	r9, r3
 800c300:	688a      	ldr	r2, [r1, #8]
 800c302:	690b      	ldr	r3, [r1, #16]
 800c304:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c308:	4293      	cmp	r3, r2
 800c30a:	bfb8      	it	lt
 800c30c:	4613      	movlt	r3, r2
 800c30e:	6033      	str	r3, [r6, #0]
 800c310:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c314:	4607      	mov	r7, r0
 800c316:	460c      	mov	r4, r1
 800c318:	b10a      	cbz	r2, 800c31e <_printf_common+0x26>
 800c31a:	3301      	adds	r3, #1
 800c31c:	6033      	str	r3, [r6, #0]
 800c31e:	6823      	ldr	r3, [r4, #0]
 800c320:	0699      	lsls	r1, r3, #26
 800c322:	bf42      	ittt	mi
 800c324:	6833      	ldrmi	r3, [r6, #0]
 800c326:	3302      	addmi	r3, #2
 800c328:	6033      	strmi	r3, [r6, #0]
 800c32a:	6825      	ldr	r5, [r4, #0]
 800c32c:	f015 0506 	ands.w	r5, r5, #6
 800c330:	d106      	bne.n	800c340 <_printf_common+0x48>
 800c332:	f104 0a19 	add.w	sl, r4, #25
 800c336:	68e3      	ldr	r3, [r4, #12]
 800c338:	6832      	ldr	r2, [r6, #0]
 800c33a:	1a9b      	subs	r3, r3, r2
 800c33c:	42ab      	cmp	r3, r5
 800c33e:	dc26      	bgt.n	800c38e <_printf_common+0x96>
 800c340:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c344:	1e13      	subs	r3, r2, #0
 800c346:	6822      	ldr	r2, [r4, #0]
 800c348:	bf18      	it	ne
 800c34a:	2301      	movne	r3, #1
 800c34c:	0692      	lsls	r2, r2, #26
 800c34e:	d42b      	bmi.n	800c3a8 <_printf_common+0xb0>
 800c350:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c354:	4649      	mov	r1, r9
 800c356:	4638      	mov	r0, r7
 800c358:	47c0      	blx	r8
 800c35a:	3001      	adds	r0, #1
 800c35c:	d01e      	beq.n	800c39c <_printf_common+0xa4>
 800c35e:	6823      	ldr	r3, [r4, #0]
 800c360:	68e5      	ldr	r5, [r4, #12]
 800c362:	6832      	ldr	r2, [r6, #0]
 800c364:	f003 0306 	and.w	r3, r3, #6
 800c368:	2b04      	cmp	r3, #4
 800c36a:	bf08      	it	eq
 800c36c:	1aad      	subeq	r5, r5, r2
 800c36e:	68a3      	ldr	r3, [r4, #8]
 800c370:	6922      	ldr	r2, [r4, #16]
 800c372:	bf0c      	ite	eq
 800c374:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c378:	2500      	movne	r5, #0
 800c37a:	4293      	cmp	r3, r2
 800c37c:	bfc4      	itt	gt
 800c37e:	1a9b      	subgt	r3, r3, r2
 800c380:	18ed      	addgt	r5, r5, r3
 800c382:	2600      	movs	r6, #0
 800c384:	341a      	adds	r4, #26
 800c386:	42b5      	cmp	r5, r6
 800c388:	d11a      	bne.n	800c3c0 <_printf_common+0xc8>
 800c38a:	2000      	movs	r0, #0
 800c38c:	e008      	b.n	800c3a0 <_printf_common+0xa8>
 800c38e:	2301      	movs	r3, #1
 800c390:	4652      	mov	r2, sl
 800c392:	4649      	mov	r1, r9
 800c394:	4638      	mov	r0, r7
 800c396:	47c0      	blx	r8
 800c398:	3001      	adds	r0, #1
 800c39a:	d103      	bne.n	800c3a4 <_printf_common+0xac>
 800c39c:	f04f 30ff 	mov.w	r0, #4294967295
 800c3a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3a4:	3501      	adds	r5, #1
 800c3a6:	e7c6      	b.n	800c336 <_printf_common+0x3e>
 800c3a8:	18e1      	adds	r1, r4, r3
 800c3aa:	1c5a      	adds	r2, r3, #1
 800c3ac:	2030      	movs	r0, #48	; 0x30
 800c3ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c3b2:	4422      	add	r2, r4
 800c3b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c3b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c3bc:	3302      	adds	r3, #2
 800c3be:	e7c7      	b.n	800c350 <_printf_common+0x58>
 800c3c0:	2301      	movs	r3, #1
 800c3c2:	4622      	mov	r2, r4
 800c3c4:	4649      	mov	r1, r9
 800c3c6:	4638      	mov	r0, r7
 800c3c8:	47c0      	blx	r8
 800c3ca:	3001      	adds	r0, #1
 800c3cc:	d0e6      	beq.n	800c39c <_printf_common+0xa4>
 800c3ce:	3601      	adds	r6, #1
 800c3d0:	e7d9      	b.n	800c386 <_printf_common+0x8e>
	...

0800c3d4 <_printf_i>:
 800c3d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c3d8:	7e0f      	ldrb	r7, [r1, #24]
 800c3da:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c3dc:	2f78      	cmp	r7, #120	; 0x78
 800c3de:	4691      	mov	r9, r2
 800c3e0:	4680      	mov	r8, r0
 800c3e2:	460c      	mov	r4, r1
 800c3e4:	469a      	mov	sl, r3
 800c3e6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c3ea:	d807      	bhi.n	800c3fc <_printf_i+0x28>
 800c3ec:	2f62      	cmp	r7, #98	; 0x62
 800c3ee:	d80a      	bhi.n	800c406 <_printf_i+0x32>
 800c3f0:	2f00      	cmp	r7, #0
 800c3f2:	f000 80d8 	beq.w	800c5a6 <_printf_i+0x1d2>
 800c3f6:	2f58      	cmp	r7, #88	; 0x58
 800c3f8:	f000 80a3 	beq.w	800c542 <_printf_i+0x16e>
 800c3fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c400:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c404:	e03a      	b.n	800c47c <_printf_i+0xa8>
 800c406:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c40a:	2b15      	cmp	r3, #21
 800c40c:	d8f6      	bhi.n	800c3fc <_printf_i+0x28>
 800c40e:	a101      	add	r1, pc, #4	; (adr r1, 800c414 <_printf_i+0x40>)
 800c410:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c414:	0800c46d 	.word	0x0800c46d
 800c418:	0800c481 	.word	0x0800c481
 800c41c:	0800c3fd 	.word	0x0800c3fd
 800c420:	0800c3fd 	.word	0x0800c3fd
 800c424:	0800c3fd 	.word	0x0800c3fd
 800c428:	0800c3fd 	.word	0x0800c3fd
 800c42c:	0800c481 	.word	0x0800c481
 800c430:	0800c3fd 	.word	0x0800c3fd
 800c434:	0800c3fd 	.word	0x0800c3fd
 800c438:	0800c3fd 	.word	0x0800c3fd
 800c43c:	0800c3fd 	.word	0x0800c3fd
 800c440:	0800c58d 	.word	0x0800c58d
 800c444:	0800c4b1 	.word	0x0800c4b1
 800c448:	0800c56f 	.word	0x0800c56f
 800c44c:	0800c3fd 	.word	0x0800c3fd
 800c450:	0800c3fd 	.word	0x0800c3fd
 800c454:	0800c5af 	.word	0x0800c5af
 800c458:	0800c3fd 	.word	0x0800c3fd
 800c45c:	0800c4b1 	.word	0x0800c4b1
 800c460:	0800c3fd 	.word	0x0800c3fd
 800c464:	0800c3fd 	.word	0x0800c3fd
 800c468:	0800c577 	.word	0x0800c577
 800c46c:	682b      	ldr	r3, [r5, #0]
 800c46e:	1d1a      	adds	r2, r3, #4
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	602a      	str	r2, [r5, #0]
 800c474:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c478:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c47c:	2301      	movs	r3, #1
 800c47e:	e0a3      	b.n	800c5c8 <_printf_i+0x1f4>
 800c480:	6820      	ldr	r0, [r4, #0]
 800c482:	6829      	ldr	r1, [r5, #0]
 800c484:	0606      	lsls	r6, r0, #24
 800c486:	f101 0304 	add.w	r3, r1, #4
 800c48a:	d50a      	bpl.n	800c4a2 <_printf_i+0xce>
 800c48c:	680e      	ldr	r6, [r1, #0]
 800c48e:	602b      	str	r3, [r5, #0]
 800c490:	2e00      	cmp	r6, #0
 800c492:	da03      	bge.n	800c49c <_printf_i+0xc8>
 800c494:	232d      	movs	r3, #45	; 0x2d
 800c496:	4276      	negs	r6, r6
 800c498:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c49c:	485e      	ldr	r0, [pc, #376]	; (800c618 <_printf_i+0x244>)
 800c49e:	230a      	movs	r3, #10
 800c4a0:	e019      	b.n	800c4d6 <_printf_i+0x102>
 800c4a2:	680e      	ldr	r6, [r1, #0]
 800c4a4:	602b      	str	r3, [r5, #0]
 800c4a6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c4aa:	bf18      	it	ne
 800c4ac:	b236      	sxthne	r6, r6
 800c4ae:	e7ef      	b.n	800c490 <_printf_i+0xbc>
 800c4b0:	682b      	ldr	r3, [r5, #0]
 800c4b2:	6820      	ldr	r0, [r4, #0]
 800c4b4:	1d19      	adds	r1, r3, #4
 800c4b6:	6029      	str	r1, [r5, #0]
 800c4b8:	0601      	lsls	r1, r0, #24
 800c4ba:	d501      	bpl.n	800c4c0 <_printf_i+0xec>
 800c4bc:	681e      	ldr	r6, [r3, #0]
 800c4be:	e002      	b.n	800c4c6 <_printf_i+0xf2>
 800c4c0:	0646      	lsls	r6, r0, #25
 800c4c2:	d5fb      	bpl.n	800c4bc <_printf_i+0xe8>
 800c4c4:	881e      	ldrh	r6, [r3, #0]
 800c4c6:	4854      	ldr	r0, [pc, #336]	; (800c618 <_printf_i+0x244>)
 800c4c8:	2f6f      	cmp	r7, #111	; 0x6f
 800c4ca:	bf0c      	ite	eq
 800c4cc:	2308      	moveq	r3, #8
 800c4ce:	230a      	movne	r3, #10
 800c4d0:	2100      	movs	r1, #0
 800c4d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c4d6:	6865      	ldr	r5, [r4, #4]
 800c4d8:	60a5      	str	r5, [r4, #8]
 800c4da:	2d00      	cmp	r5, #0
 800c4dc:	bfa2      	ittt	ge
 800c4de:	6821      	ldrge	r1, [r4, #0]
 800c4e0:	f021 0104 	bicge.w	r1, r1, #4
 800c4e4:	6021      	strge	r1, [r4, #0]
 800c4e6:	b90e      	cbnz	r6, 800c4ec <_printf_i+0x118>
 800c4e8:	2d00      	cmp	r5, #0
 800c4ea:	d04d      	beq.n	800c588 <_printf_i+0x1b4>
 800c4ec:	4615      	mov	r5, r2
 800c4ee:	fbb6 f1f3 	udiv	r1, r6, r3
 800c4f2:	fb03 6711 	mls	r7, r3, r1, r6
 800c4f6:	5dc7      	ldrb	r7, [r0, r7]
 800c4f8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c4fc:	4637      	mov	r7, r6
 800c4fe:	42bb      	cmp	r3, r7
 800c500:	460e      	mov	r6, r1
 800c502:	d9f4      	bls.n	800c4ee <_printf_i+0x11a>
 800c504:	2b08      	cmp	r3, #8
 800c506:	d10b      	bne.n	800c520 <_printf_i+0x14c>
 800c508:	6823      	ldr	r3, [r4, #0]
 800c50a:	07de      	lsls	r6, r3, #31
 800c50c:	d508      	bpl.n	800c520 <_printf_i+0x14c>
 800c50e:	6923      	ldr	r3, [r4, #16]
 800c510:	6861      	ldr	r1, [r4, #4]
 800c512:	4299      	cmp	r1, r3
 800c514:	bfde      	ittt	le
 800c516:	2330      	movle	r3, #48	; 0x30
 800c518:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c51c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c520:	1b52      	subs	r2, r2, r5
 800c522:	6122      	str	r2, [r4, #16]
 800c524:	f8cd a000 	str.w	sl, [sp]
 800c528:	464b      	mov	r3, r9
 800c52a:	aa03      	add	r2, sp, #12
 800c52c:	4621      	mov	r1, r4
 800c52e:	4640      	mov	r0, r8
 800c530:	f7ff fee2 	bl	800c2f8 <_printf_common>
 800c534:	3001      	adds	r0, #1
 800c536:	d14c      	bne.n	800c5d2 <_printf_i+0x1fe>
 800c538:	f04f 30ff 	mov.w	r0, #4294967295
 800c53c:	b004      	add	sp, #16
 800c53e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c542:	4835      	ldr	r0, [pc, #212]	; (800c618 <_printf_i+0x244>)
 800c544:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c548:	6829      	ldr	r1, [r5, #0]
 800c54a:	6823      	ldr	r3, [r4, #0]
 800c54c:	f851 6b04 	ldr.w	r6, [r1], #4
 800c550:	6029      	str	r1, [r5, #0]
 800c552:	061d      	lsls	r5, r3, #24
 800c554:	d514      	bpl.n	800c580 <_printf_i+0x1ac>
 800c556:	07df      	lsls	r7, r3, #31
 800c558:	bf44      	itt	mi
 800c55a:	f043 0320 	orrmi.w	r3, r3, #32
 800c55e:	6023      	strmi	r3, [r4, #0]
 800c560:	b91e      	cbnz	r6, 800c56a <_printf_i+0x196>
 800c562:	6823      	ldr	r3, [r4, #0]
 800c564:	f023 0320 	bic.w	r3, r3, #32
 800c568:	6023      	str	r3, [r4, #0]
 800c56a:	2310      	movs	r3, #16
 800c56c:	e7b0      	b.n	800c4d0 <_printf_i+0xfc>
 800c56e:	6823      	ldr	r3, [r4, #0]
 800c570:	f043 0320 	orr.w	r3, r3, #32
 800c574:	6023      	str	r3, [r4, #0]
 800c576:	2378      	movs	r3, #120	; 0x78
 800c578:	4828      	ldr	r0, [pc, #160]	; (800c61c <_printf_i+0x248>)
 800c57a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c57e:	e7e3      	b.n	800c548 <_printf_i+0x174>
 800c580:	0659      	lsls	r1, r3, #25
 800c582:	bf48      	it	mi
 800c584:	b2b6      	uxthmi	r6, r6
 800c586:	e7e6      	b.n	800c556 <_printf_i+0x182>
 800c588:	4615      	mov	r5, r2
 800c58a:	e7bb      	b.n	800c504 <_printf_i+0x130>
 800c58c:	682b      	ldr	r3, [r5, #0]
 800c58e:	6826      	ldr	r6, [r4, #0]
 800c590:	6961      	ldr	r1, [r4, #20]
 800c592:	1d18      	adds	r0, r3, #4
 800c594:	6028      	str	r0, [r5, #0]
 800c596:	0635      	lsls	r5, r6, #24
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	d501      	bpl.n	800c5a0 <_printf_i+0x1cc>
 800c59c:	6019      	str	r1, [r3, #0]
 800c59e:	e002      	b.n	800c5a6 <_printf_i+0x1d2>
 800c5a0:	0670      	lsls	r0, r6, #25
 800c5a2:	d5fb      	bpl.n	800c59c <_printf_i+0x1c8>
 800c5a4:	8019      	strh	r1, [r3, #0]
 800c5a6:	2300      	movs	r3, #0
 800c5a8:	6123      	str	r3, [r4, #16]
 800c5aa:	4615      	mov	r5, r2
 800c5ac:	e7ba      	b.n	800c524 <_printf_i+0x150>
 800c5ae:	682b      	ldr	r3, [r5, #0]
 800c5b0:	1d1a      	adds	r2, r3, #4
 800c5b2:	602a      	str	r2, [r5, #0]
 800c5b4:	681d      	ldr	r5, [r3, #0]
 800c5b6:	6862      	ldr	r2, [r4, #4]
 800c5b8:	2100      	movs	r1, #0
 800c5ba:	4628      	mov	r0, r5
 800c5bc:	f7f3 fe08 	bl	80001d0 <memchr>
 800c5c0:	b108      	cbz	r0, 800c5c6 <_printf_i+0x1f2>
 800c5c2:	1b40      	subs	r0, r0, r5
 800c5c4:	6060      	str	r0, [r4, #4]
 800c5c6:	6863      	ldr	r3, [r4, #4]
 800c5c8:	6123      	str	r3, [r4, #16]
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c5d0:	e7a8      	b.n	800c524 <_printf_i+0x150>
 800c5d2:	6923      	ldr	r3, [r4, #16]
 800c5d4:	462a      	mov	r2, r5
 800c5d6:	4649      	mov	r1, r9
 800c5d8:	4640      	mov	r0, r8
 800c5da:	47d0      	blx	sl
 800c5dc:	3001      	adds	r0, #1
 800c5de:	d0ab      	beq.n	800c538 <_printf_i+0x164>
 800c5e0:	6823      	ldr	r3, [r4, #0]
 800c5e2:	079b      	lsls	r3, r3, #30
 800c5e4:	d413      	bmi.n	800c60e <_printf_i+0x23a>
 800c5e6:	68e0      	ldr	r0, [r4, #12]
 800c5e8:	9b03      	ldr	r3, [sp, #12]
 800c5ea:	4298      	cmp	r0, r3
 800c5ec:	bfb8      	it	lt
 800c5ee:	4618      	movlt	r0, r3
 800c5f0:	e7a4      	b.n	800c53c <_printf_i+0x168>
 800c5f2:	2301      	movs	r3, #1
 800c5f4:	4632      	mov	r2, r6
 800c5f6:	4649      	mov	r1, r9
 800c5f8:	4640      	mov	r0, r8
 800c5fa:	47d0      	blx	sl
 800c5fc:	3001      	adds	r0, #1
 800c5fe:	d09b      	beq.n	800c538 <_printf_i+0x164>
 800c600:	3501      	adds	r5, #1
 800c602:	68e3      	ldr	r3, [r4, #12]
 800c604:	9903      	ldr	r1, [sp, #12]
 800c606:	1a5b      	subs	r3, r3, r1
 800c608:	42ab      	cmp	r3, r5
 800c60a:	dcf2      	bgt.n	800c5f2 <_printf_i+0x21e>
 800c60c:	e7eb      	b.n	800c5e6 <_printf_i+0x212>
 800c60e:	2500      	movs	r5, #0
 800c610:	f104 0619 	add.w	r6, r4, #25
 800c614:	e7f5      	b.n	800c602 <_printf_i+0x22e>
 800c616:	bf00      	nop
 800c618:	0800dbe9 	.word	0x0800dbe9
 800c61c:	0800dbfa 	.word	0x0800dbfa

0800c620 <iprintf>:
 800c620:	b40f      	push	{r0, r1, r2, r3}
 800c622:	4b0a      	ldr	r3, [pc, #40]	; (800c64c <iprintf+0x2c>)
 800c624:	b513      	push	{r0, r1, r4, lr}
 800c626:	681c      	ldr	r4, [r3, #0]
 800c628:	b124      	cbz	r4, 800c634 <iprintf+0x14>
 800c62a:	69a3      	ldr	r3, [r4, #24]
 800c62c:	b913      	cbnz	r3, 800c634 <iprintf+0x14>
 800c62e:	4620      	mov	r0, r4
 800c630:	f000 fb5c 	bl	800ccec <__sinit>
 800c634:	ab05      	add	r3, sp, #20
 800c636:	9a04      	ldr	r2, [sp, #16]
 800c638:	68a1      	ldr	r1, [r4, #8]
 800c63a:	9301      	str	r3, [sp, #4]
 800c63c:	4620      	mov	r0, r4
 800c63e:	f7ff fd2b 	bl	800c098 <_vfiprintf_r>
 800c642:	b002      	add	sp, #8
 800c644:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c648:	b004      	add	sp, #16
 800c64a:	4770      	bx	lr
 800c64c:	200000b0 	.word	0x200000b0

0800c650 <putchar>:
 800c650:	b538      	push	{r3, r4, r5, lr}
 800c652:	4b08      	ldr	r3, [pc, #32]	; (800c674 <putchar+0x24>)
 800c654:	681c      	ldr	r4, [r3, #0]
 800c656:	4605      	mov	r5, r0
 800c658:	b124      	cbz	r4, 800c664 <putchar+0x14>
 800c65a:	69a3      	ldr	r3, [r4, #24]
 800c65c:	b913      	cbnz	r3, 800c664 <putchar+0x14>
 800c65e:	4620      	mov	r0, r4
 800c660:	f000 fb44 	bl	800ccec <__sinit>
 800c664:	68a2      	ldr	r2, [r4, #8]
 800c666:	4629      	mov	r1, r5
 800c668:	4620      	mov	r0, r4
 800c66a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c66e:	f000 be01 	b.w	800d274 <_putc_r>
 800c672:	bf00      	nop
 800c674:	200000b0 	.word	0x200000b0

0800c678 <_puts_r>:
 800c678:	b570      	push	{r4, r5, r6, lr}
 800c67a:	460e      	mov	r6, r1
 800c67c:	4605      	mov	r5, r0
 800c67e:	b118      	cbz	r0, 800c688 <_puts_r+0x10>
 800c680:	6983      	ldr	r3, [r0, #24]
 800c682:	b90b      	cbnz	r3, 800c688 <_puts_r+0x10>
 800c684:	f000 fb32 	bl	800ccec <__sinit>
 800c688:	69ab      	ldr	r3, [r5, #24]
 800c68a:	68ac      	ldr	r4, [r5, #8]
 800c68c:	b913      	cbnz	r3, 800c694 <_puts_r+0x1c>
 800c68e:	4628      	mov	r0, r5
 800c690:	f000 fb2c 	bl	800ccec <__sinit>
 800c694:	4b2c      	ldr	r3, [pc, #176]	; (800c748 <_puts_r+0xd0>)
 800c696:	429c      	cmp	r4, r3
 800c698:	d120      	bne.n	800c6dc <_puts_r+0x64>
 800c69a:	686c      	ldr	r4, [r5, #4]
 800c69c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c69e:	07db      	lsls	r3, r3, #31
 800c6a0:	d405      	bmi.n	800c6ae <_puts_r+0x36>
 800c6a2:	89a3      	ldrh	r3, [r4, #12]
 800c6a4:	0598      	lsls	r0, r3, #22
 800c6a6:	d402      	bmi.n	800c6ae <_puts_r+0x36>
 800c6a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c6aa:	f000 fbbd 	bl	800ce28 <__retarget_lock_acquire_recursive>
 800c6ae:	89a3      	ldrh	r3, [r4, #12]
 800c6b0:	0719      	lsls	r1, r3, #28
 800c6b2:	d51d      	bpl.n	800c6f0 <_puts_r+0x78>
 800c6b4:	6923      	ldr	r3, [r4, #16]
 800c6b6:	b1db      	cbz	r3, 800c6f0 <_puts_r+0x78>
 800c6b8:	3e01      	subs	r6, #1
 800c6ba:	68a3      	ldr	r3, [r4, #8]
 800c6bc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c6c0:	3b01      	subs	r3, #1
 800c6c2:	60a3      	str	r3, [r4, #8]
 800c6c4:	bb39      	cbnz	r1, 800c716 <_puts_r+0x9e>
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	da38      	bge.n	800c73c <_puts_r+0xc4>
 800c6ca:	4622      	mov	r2, r4
 800c6cc:	210a      	movs	r1, #10
 800c6ce:	4628      	mov	r0, r5
 800c6d0:	f000 f92e 	bl	800c930 <__swbuf_r>
 800c6d4:	3001      	adds	r0, #1
 800c6d6:	d011      	beq.n	800c6fc <_puts_r+0x84>
 800c6d8:	250a      	movs	r5, #10
 800c6da:	e011      	b.n	800c700 <_puts_r+0x88>
 800c6dc:	4b1b      	ldr	r3, [pc, #108]	; (800c74c <_puts_r+0xd4>)
 800c6de:	429c      	cmp	r4, r3
 800c6e0:	d101      	bne.n	800c6e6 <_puts_r+0x6e>
 800c6e2:	68ac      	ldr	r4, [r5, #8]
 800c6e4:	e7da      	b.n	800c69c <_puts_r+0x24>
 800c6e6:	4b1a      	ldr	r3, [pc, #104]	; (800c750 <_puts_r+0xd8>)
 800c6e8:	429c      	cmp	r4, r3
 800c6ea:	bf08      	it	eq
 800c6ec:	68ec      	ldreq	r4, [r5, #12]
 800c6ee:	e7d5      	b.n	800c69c <_puts_r+0x24>
 800c6f0:	4621      	mov	r1, r4
 800c6f2:	4628      	mov	r0, r5
 800c6f4:	f000 f96e 	bl	800c9d4 <__swsetup_r>
 800c6f8:	2800      	cmp	r0, #0
 800c6fa:	d0dd      	beq.n	800c6b8 <_puts_r+0x40>
 800c6fc:	f04f 35ff 	mov.w	r5, #4294967295
 800c700:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c702:	07da      	lsls	r2, r3, #31
 800c704:	d405      	bmi.n	800c712 <_puts_r+0x9a>
 800c706:	89a3      	ldrh	r3, [r4, #12]
 800c708:	059b      	lsls	r3, r3, #22
 800c70a:	d402      	bmi.n	800c712 <_puts_r+0x9a>
 800c70c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c70e:	f000 fb8c 	bl	800ce2a <__retarget_lock_release_recursive>
 800c712:	4628      	mov	r0, r5
 800c714:	bd70      	pop	{r4, r5, r6, pc}
 800c716:	2b00      	cmp	r3, #0
 800c718:	da04      	bge.n	800c724 <_puts_r+0xac>
 800c71a:	69a2      	ldr	r2, [r4, #24]
 800c71c:	429a      	cmp	r2, r3
 800c71e:	dc06      	bgt.n	800c72e <_puts_r+0xb6>
 800c720:	290a      	cmp	r1, #10
 800c722:	d004      	beq.n	800c72e <_puts_r+0xb6>
 800c724:	6823      	ldr	r3, [r4, #0]
 800c726:	1c5a      	adds	r2, r3, #1
 800c728:	6022      	str	r2, [r4, #0]
 800c72a:	7019      	strb	r1, [r3, #0]
 800c72c:	e7c5      	b.n	800c6ba <_puts_r+0x42>
 800c72e:	4622      	mov	r2, r4
 800c730:	4628      	mov	r0, r5
 800c732:	f000 f8fd 	bl	800c930 <__swbuf_r>
 800c736:	3001      	adds	r0, #1
 800c738:	d1bf      	bne.n	800c6ba <_puts_r+0x42>
 800c73a:	e7df      	b.n	800c6fc <_puts_r+0x84>
 800c73c:	6823      	ldr	r3, [r4, #0]
 800c73e:	250a      	movs	r5, #10
 800c740:	1c5a      	adds	r2, r3, #1
 800c742:	6022      	str	r2, [r4, #0]
 800c744:	701d      	strb	r5, [r3, #0]
 800c746:	e7db      	b.n	800c700 <_puts_r+0x88>
 800c748:	0800dc2c 	.word	0x0800dc2c
 800c74c:	0800dc4c 	.word	0x0800dc4c
 800c750:	0800dc0c 	.word	0x0800dc0c

0800c754 <puts>:
 800c754:	4b02      	ldr	r3, [pc, #8]	; (800c760 <puts+0xc>)
 800c756:	4601      	mov	r1, r0
 800c758:	6818      	ldr	r0, [r3, #0]
 800c75a:	f7ff bf8d 	b.w	800c678 <_puts_r>
 800c75e:	bf00      	nop
 800c760:	200000b0 	.word	0x200000b0

0800c764 <setvbuf>:
 800c764:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c768:	461d      	mov	r5, r3
 800c76a:	4b5d      	ldr	r3, [pc, #372]	; (800c8e0 <setvbuf+0x17c>)
 800c76c:	681f      	ldr	r7, [r3, #0]
 800c76e:	4604      	mov	r4, r0
 800c770:	460e      	mov	r6, r1
 800c772:	4690      	mov	r8, r2
 800c774:	b127      	cbz	r7, 800c780 <setvbuf+0x1c>
 800c776:	69bb      	ldr	r3, [r7, #24]
 800c778:	b913      	cbnz	r3, 800c780 <setvbuf+0x1c>
 800c77a:	4638      	mov	r0, r7
 800c77c:	f000 fab6 	bl	800ccec <__sinit>
 800c780:	4b58      	ldr	r3, [pc, #352]	; (800c8e4 <setvbuf+0x180>)
 800c782:	429c      	cmp	r4, r3
 800c784:	d167      	bne.n	800c856 <setvbuf+0xf2>
 800c786:	687c      	ldr	r4, [r7, #4]
 800c788:	f1b8 0f02 	cmp.w	r8, #2
 800c78c:	d006      	beq.n	800c79c <setvbuf+0x38>
 800c78e:	f1b8 0f01 	cmp.w	r8, #1
 800c792:	f200 809f 	bhi.w	800c8d4 <setvbuf+0x170>
 800c796:	2d00      	cmp	r5, #0
 800c798:	f2c0 809c 	blt.w	800c8d4 <setvbuf+0x170>
 800c79c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c79e:	07db      	lsls	r3, r3, #31
 800c7a0:	d405      	bmi.n	800c7ae <setvbuf+0x4a>
 800c7a2:	89a3      	ldrh	r3, [r4, #12]
 800c7a4:	0598      	lsls	r0, r3, #22
 800c7a6:	d402      	bmi.n	800c7ae <setvbuf+0x4a>
 800c7a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c7aa:	f000 fb3d 	bl	800ce28 <__retarget_lock_acquire_recursive>
 800c7ae:	4621      	mov	r1, r4
 800c7b0:	4638      	mov	r0, r7
 800c7b2:	f000 fa07 	bl	800cbc4 <_fflush_r>
 800c7b6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c7b8:	b141      	cbz	r1, 800c7cc <setvbuf+0x68>
 800c7ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c7be:	4299      	cmp	r1, r3
 800c7c0:	d002      	beq.n	800c7c8 <setvbuf+0x64>
 800c7c2:	4638      	mov	r0, r7
 800c7c4:	f7ff fb62 	bl	800be8c <_free_r>
 800c7c8:	2300      	movs	r3, #0
 800c7ca:	6363      	str	r3, [r4, #52]	; 0x34
 800c7cc:	2300      	movs	r3, #0
 800c7ce:	61a3      	str	r3, [r4, #24]
 800c7d0:	6063      	str	r3, [r4, #4]
 800c7d2:	89a3      	ldrh	r3, [r4, #12]
 800c7d4:	0619      	lsls	r1, r3, #24
 800c7d6:	d503      	bpl.n	800c7e0 <setvbuf+0x7c>
 800c7d8:	6921      	ldr	r1, [r4, #16]
 800c7da:	4638      	mov	r0, r7
 800c7dc:	f7ff fb56 	bl	800be8c <_free_r>
 800c7e0:	89a3      	ldrh	r3, [r4, #12]
 800c7e2:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800c7e6:	f023 0303 	bic.w	r3, r3, #3
 800c7ea:	f1b8 0f02 	cmp.w	r8, #2
 800c7ee:	81a3      	strh	r3, [r4, #12]
 800c7f0:	d06c      	beq.n	800c8cc <setvbuf+0x168>
 800c7f2:	ab01      	add	r3, sp, #4
 800c7f4:	466a      	mov	r2, sp
 800c7f6:	4621      	mov	r1, r4
 800c7f8:	4638      	mov	r0, r7
 800c7fa:	f000 fb17 	bl	800ce2c <__swhatbuf_r>
 800c7fe:	89a3      	ldrh	r3, [r4, #12]
 800c800:	4318      	orrs	r0, r3
 800c802:	81a0      	strh	r0, [r4, #12]
 800c804:	2d00      	cmp	r5, #0
 800c806:	d130      	bne.n	800c86a <setvbuf+0x106>
 800c808:	9d00      	ldr	r5, [sp, #0]
 800c80a:	4628      	mov	r0, r5
 800c80c:	f7ff fb2e 	bl	800be6c <malloc>
 800c810:	4606      	mov	r6, r0
 800c812:	2800      	cmp	r0, #0
 800c814:	d155      	bne.n	800c8c2 <setvbuf+0x15e>
 800c816:	f8dd 9000 	ldr.w	r9, [sp]
 800c81a:	45a9      	cmp	r9, r5
 800c81c:	d14a      	bne.n	800c8b4 <setvbuf+0x150>
 800c81e:	f04f 35ff 	mov.w	r5, #4294967295
 800c822:	2200      	movs	r2, #0
 800c824:	60a2      	str	r2, [r4, #8]
 800c826:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800c82a:	6022      	str	r2, [r4, #0]
 800c82c:	6122      	str	r2, [r4, #16]
 800c82e:	2201      	movs	r2, #1
 800c830:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c834:	6162      	str	r2, [r4, #20]
 800c836:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c838:	f043 0302 	orr.w	r3, r3, #2
 800c83c:	07d2      	lsls	r2, r2, #31
 800c83e:	81a3      	strh	r3, [r4, #12]
 800c840:	d405      	bmi.n	800c84e <setvbuf+0xea>
 800c842:	f413 7f00 	tst.w	r3, #512	; 0x200
 800c846:	d102      	bne.n	800c84e <setvbuf+0xea>
 800c848:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c84a:	f000 faee 	bl	800ce2a <__retarget_lock_release_recursive>
 800c84e:	4628      	mov	r0, r5
 800c850:	b003      	add	sp, #12
 800c852:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c856:	4b24      	ldr	r3, [pc, #144]	; (800c8e8 <setvbuf+0x184>)
 800c858:	429c      	cmp	r4, r3
 800c85a:	d101      	bne.n	800c860 <setvbuf+0xfc>
 800c85c:	68bc      	ldr	r4, [r7, #8]
 800c85e:	e793      	b.n	800c788 <setvbuf+0x24>
 800c860:	4b22      	ldr	r3, [pc, #136]	; (800c8ec <setvbuf+0x188>)
 800c862:	429c      	cmp	r4, r3
 800c864:	bf08      	it	eq
 800c866:	68fc      	ldreq	r4, [r7, #12]
 800c868:	e78e      	b.n	800c788 <setvbuf+0x24>
 800c86a:	2e00      	cmp	r6, #0
 800c86c:	d0cd      	beq.n	800c80a <setvbuf+0xa6>
 800c86e:	69bb      	ldr	r3, [r7, #24]
 800c870:	b913      	cbnz	r3, 800c878 <setvbuf+0x114>
 800c872:	4638      	mov	r0, r7
 800c874:	f000 fa3a 	bl	800ccec <__sinit>
 800c878:	f1b8 0f01 	cmp.w	r8, #1
 800c87c:	bf08      	it	eq
 800c87e:	89a3      	ldrheq	r3, [r4, #12]
 800c880:	6026      	str	r6, [r4, #0]
 800c882:	bf04      	itt	eq
 800c884:	f043 0301 	orreq.w	r3, r3, #1
 800c888:	81a3      	strheq	r3, [r4, #12]
 800c88a:	89a2      	ldrh	r2, [r4, #12]
 800c88c:	f012 0308 	ands.w	r3, r2, #8
 800c890:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800c894:	d01c      	beq.n	800c8d0 <setvbuf+0x16c>
 800c896:	07d3      	lsls	r3, r2, #31
 800c898:	bf41      	itttt	mi
 800c89a:	2300      	movmi	r3, #0
 800c89c:	426d      	negmi	r5, r5
 800c89e:	60a3      	strmi	r3, [r4, #8]
 800c8a0:	61a5      	strmi	r5, [r4, #24]
 800c8a2:	bf58      	it	pl
 800c8a4:	60a5      	strpl	r5, [r4, #8]
 800c8a6:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800c8a8:	f015 0501 	ands.w	r5, r5, #1
 800c8ac:	d115      	bne.n	800c8da <setvbuf+0x176>
 800c8ae:	f412 7f00 	tst.w	r2, #512	; 0x200
 800c8b2:	e7c8      	b.n	800c846 <setvbuf+0xe2>
 800c8b4:	4648      	mov	r0, r9
 800c8b6:	f7ff fad9 	bl	800be6c <malloc>
 800c8ba:	4606      	mov	r6, r0
 800c8bc:	2800      	cmp	r0, #0
 800c8be:	d0ae      	beq.n	800c81e <setvbuf+0xba>
 800c8c0:	464d      	mov	r5, r9
 800c8c2:	89a3      	ldrh	r3, [r4, #12]
 800c8c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c8c8:	81a3      	strh	r3, [r4, #12]
 800c8ca:	e7d0      	b.n	800c86e <setvbuf+0x10a>
 800c8cc:	2500      	movs	r5, #0
 800c8ce:	e7a8      	b.n	800c822 <setvbuf+0xbe>
 800c8d0:	60a3      	str	r3, [r4, #8]
 800c8d2:	e7e8      	b.n	800c8a6 <setvbuf+0x142>
 800c8d4:	f04f 35ff 	mov.w	r5, #4294967295
 800c8d8:	e7b9      	b.n	800c84e <setvbuf+0xea>
 800c8da:	2500      	movs	r5, #0
 800c8dc:	e7b7      	b.n	800c84e <setvbuf+0xea>
 800c8de:	bf00      	nop
 800c8e0:	200000b0 	.word	0x200000b0
 800c8e4:	0800dc2c 	.word	0x0800dc2c
 800c8e8:	0800dc4c 	.word	0x0800dc4c
 800c8ec:	0800dc0c 	.word	0x0800dc0c

0800c8f0 <siprintf>:
 800c8f0:	b40e      	push	{r1, r2, r3}
 800c8f2:	b500      	push	{lr}
 800c8f4:	b09c      	sub	sp, #112	; 0x70
 800c8f6:	ab1d      	add	r3, sp, #116	; 0x74
 800c8f8:	9002      	str	r0, [sp, #8]
 800c8fa:	9006      	str	r0, [sp, #24]
 800c8fc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c900:	4809      	ldr	r0, [pc, #36]	; (800c928 <siprintf+0x38>)
 800c902:	9107      	str	r1, [sp, #28]
 800c904:	9104      	str	r1, [sp, #16]
 800c906:	4909      	ldr	r1, [pc, #36]	; (800c92c <siprintf+0x3c>)
 800c908:	f853 2b04 	ldr.w	r2, [r3], #4
 800c90c:	9105      	str	r1, [sp, #20]
 800c90e:	6800      	ldr	r0, [r0, #0]
 800c910:	9301      	str	r3, [sp, #4]
 800c912:	a902      	add	r1, sp, #8
 800c914:	f000 fbae 	bl	800d074 <_svfiprintf_r>
 800c918:	9b02      	ldr	r3, [sp, #8]
 800c91a:	2200      	movs	r2, #0
 800c91c:	701a      	strb	r2, [r3, #0]
 800c91e:	b01c      	add	sp, #112	; 0x70
 800c920:	f85d eb04 	ldr.w	lr, [sp], #4
 800c924:	b003      	add	sp, #12
 800c926:	4770      	bx	lr
 800c928:	200000b0 	.word	0x200000b0
 800c92c:	ffff0208 	.word	0xffff0208

0800c930 <__swbuf_r>:
 800c930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c932:	460e      	mov	r6, r1
 800c934:	4614      	mov	r4, r2
 800c936:	4605      	mov	r5, r0
 800c938:	b118      	cbz	r0, 800c942 <__swbuf_r+0x12>
 800c93a:	6983      	ldr	r3, [r0, #24]
 800c93c:	b90b      	cbnz	r3, 800c942 <__swbuf_r+0x12>
 800c93e:	f000 f9d5 	bl	800ccec <__sinit>
 800c942:	4b21      	ldr	r3, [pc, #132]	; (800c9c8 <__swbuf_r+0x98>)
 800c944:	429c      	cmp	r4, r3
 800c946:	d12b      	bne.n	800c9a0 <__swbuf_r+0x70>
 800c948:	686c      	ldr	r4, [r5, #4]
 800c94a:	69a3      	ldr	r3, [r4, #24]
 800c94c:	60a3      	str	r3, [r4, #8]
 800c94e:	89a3      	ldrh	r3, [r4, #12]
 800c950:	071a      	lsls	r2, r3, #28
 800c952:	d52f      	bpl.n	800c9b4 <__swbuf_r+0x84>
 800c954:	6923      	ldr	r3, [r4, #16]
 800c956:	b36b      	cbz	r3, 800c9b4 <__swbuf_r+0x84>
 800c958:	6923      	ldr	r3, [r4, #16]
 800c95a:	6820      	ldr	r0, [r4, #0]
 800c95c:	1ac0      	subs	r0, r0, r3
 800c95e:	6963      	ldr	r3, [r4, #20]
 800c960:	b2f6      	uxtb	r6, r6
 800c962:	4283      	cmp	r3, r0
 800c964:	4637      	mov	r7, r6
 800c966:	dc04      	bgt.n	800c972 <__swbuf_r+0x42>
 800c968:	4621      	mov	r1, r4
 800c96a:	4628      	mov	r0, r5
 800c96c:	f000 f92a 	bl	800cbc4 <_fflush_r>
 800c970:	bb30      	cbnz	r0, 800c9c0 <__swbuf_r+0x90>
 800c972:	68a3      	ldr	r3, [r4, #8]
 800c974:	3b01      	subs	r3, #1
 800c976:	60a3      	str	r3, [r4, #8]
 800c978:	6823      	ldr	r3, [r4, #0]
 800c97a:	1c5a      	adds	r2, r3, #1
 800c97c:	6022      	str	r2, [r4, #0]
 800c97e:	701e      	strb	r6, [r3, #0]
 800c980:	6963      	ldr	r3, [r4, #20]
 800c982:	3001      	adds	r0, #1
 800c984:	4283      	cmp	r3, r0
 800c986:	d004      	beq.n	800c992 <__swbuf_r+0x62>
 800c988:	89a3      	ldrh	r3, [r4, #12]
 800c98a:	07db      	lsls	r3, r3, #31
 800c98c:	d506      	bpl.n	800c99c <__swbuf_r+0x6c>
 800c98e:	2e0a      	cmp	r6, #10
 800c990:	d104      	bne.n	800c99c <__swbuf_r+0x6c>
 800c992:	4621      	mov	r1, r4
 800c994:	4628      	mov	r0, r5
 800c996:	f000 f915 	bl	800cbc4 <_fflush_r>
 800c99a:	b988      	cbnz	r0, 800c9c0 <__swbuf_r+0x90>
 800c99c:	4638      	mov	r0, r7
 800c99e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c9a0:	4b0a      	ldr	r3, [pc, #40]	; (800c9cc <__swbuf_r+0x9c>)
 800c9a2:	429c      	cmp	r4, r3
 800c9a4:	d101      	bne.n	800c9aa <__swbuf_r+0x7a>
 800c9a6:	68ac      	ldr	r4, [r5, #8]
 800c9a8:	e7cf      	b.n	800c94a <__swbuf_r+0x1a>
 800c9aa:	4b09      	ldr	r3, [pc, #36]	; (800c9d0 <__swbuf_r+0xa0>)
 800c9ac:	429c      	cmp	r4, r3
 800c9ae:	bf08      	it	eq
 800c9b0:	68ec      	ldreq	r4, [r5, #12]
 800c9b2:	e7ca      	b.n	800c94a <__swbuf_r+0x1a>
 800c9b4:	4621      	mov	r1, r4
 800c9b6:	4628      	mov	r0, r5
 800c9b8:	f000 f80c 	bl	800c9d4 <__swsetup_r>
 800c9bc:	2800      	cmp	r0, #0
 800c9be:	d0cb      	beq.n	800c958 <__swbuf_r+0x28>
 800c9c0:	f04f 37ff 	mov.w	r7, #4294967295
 800c9c4:	e7ea      	b.n	800c99c <__swbuf_r+0x6c>
 800c9c6:	bf00      	nop
 800c9c8:	0800dc2c 	.word	0x0800dc2c
 800c9cc:	0800dc4c 	.word	0x0800dc4c
 800c9d0:	0800dc0c 	.word	0x0800dc0c

0800c9d4 <__swsetup_r>:
 800c9d4:	4b32      	ldr	r3, [pc, #200]	; (800caa0 <__swsetup_r+0xcc>)
 800c9d6:	b570      	push	{r4, r5, r6, lr}
 800c9d8:	681d      	ldr	r5, [r3, #0]
 800c9da:	4606      	mov	r6, r0
 800c9dc:	460c      	mov	r4, r1
 800c9de:	b125      	cbz	r5, 800c9ea <__swsetup_r+0x16>
 800c9e0:	69ab      	ldr	r3, [r5, #24]
 800c9e2:	b913      	cbnz	r3, 800c9ea <__swsetup_r+0x16>
 800c9e4:	4628      	mov	r0, r5
 800c9e6:	f000 f981 	bl	800ccec <__sinit>
 800c9ea:	4b2e      	ldr	r3, [pc, #184]	; (800caa4 <__swsetup_r+0xd0>)
 800c9ec:	429c      	cmp	r4, r3
 800c9ee:	d10f      	bne.n	800ca10 <__swsetup_r+0x3c>
 800c9f0:	686c      	ldr	r4, [r5, #4]
 800c9f2:	89a3      	ldrh	r3, [r4, #12]
 800c9f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c9f8:	0719      	lsls	r1, r3, #28
 800c9fa:	d42c      	bmi.n	800ca56 <__swsetup_r+0x82>
 800c9fc:	06dd      	lsls	r5, r3, #27
 800c9fe:	d411      	bmi.n	800ca24 <__swsetup_r+0x50>
 800ca00:	2309      	movs	r3, #9
 800ca02:	6033      	str	r3, [r6, #0]
 800ca04:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ca08:	81a3      	strh	r3, [r4, #12]
 800ca0a:	f04f 30ff 	mov.w	r0, #4294967295
 800ca0e:	e03e      	b.n	800ca8e <__swsetup_r+0xba>
 800ca10:	4b25      	ldr	r3, [pc, #148]	; (800caa8 <__swsetup_r+0xd4>)
 800ca12:	429c      	cmp	r4, r3
 800ca14:	d101      	bne.n	800ca1a <__swsetup_r+0x46>
 800ca16:	68ac      	ldr	r4, [r5, #8]
 800ca18:	e7eb      	b.n	800c9f2 <__swsetup_r+0x1e>
 800ca1a:	4b24      	ldr	r3, [pc, #144]	; (800caac <__swsetup_r+0xd8>)
 800ca1c:	429c      	cmp	r4, r3
 800ca1e:	bf08      	it	eq
 800ca20:	68ec      	ldreq	r4, [r5, #12]
 800ca22:	e7e6      	b.n	800c9f2 <__swsetup_r+0x1e>
 800ca24:	0758      	lsls	r0, r3, #29
 800ca26:	d512      	bpl.n	800ca4e <__swsetup_r+0x7a>
 800ca28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ca2a:	b141      	cbz	r1, 800ca3e <__swsetup_r+0x6a>
 800ca2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ca30:	4299      	cmp	r1, r3
 800ca32:	d002      	beq.n	800ca3a <__swsetup_r+0x66>
 800ca34:	4630      	mov	r0, r6
 800ca36:	f7ff fa29 	bl	800be8c <_free_r>
 800ca3a:	2300      	movs	r3, #0
 800ca3c:	6363      	str	r3, [r4, #52]	; 0x34
 800ca3e:	89a3      	ldrh	r3, [r4, #12]
 800ca40:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ca44:	81a3      	strh	r3, [r4, #12]
 800ca46:	2300      	movs	r3, #0
 800ca48:	6063      	str	r3, [r4, #4]
 800ca4a:	6923      	ldr	r3, [r4, #16]
 800ca4c:	6023      	str	r3, [r4, #0]
 800ca4e:	89a3      	ldrh	r3, [r4, #12]
 800ca50:	f043 0308 	orr.w	r3, r3, #8
 800ca54:	81a3      	strh	r3, [r4, #12]
 800ca56:	6923      	ldr	r3, [r4, #16]
 800ca58:	b94b      	cbnz	r3, 800ca6e <__swsetup_r+0x9a>
 800ca5a:	89a3      	ldrh	r3, [r4, #12]
 800ca5c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ca60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ca64:	d003      	beq.n	800ca6e <__swsetup_r+0x9a>
 800ca66:	4621      	mov	r1, r4
 800ca68:	4630      	mov	r0, r6
 800ca6a:	f000 fa05 	bl	800ce78 <__smakebuf_r>
 800ca6e:	89a0      	ldrh	r0, [r4, #12]
 800ca70:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ca74:	f010 0301 	ands.w	r3, r0, #1
 800ca78:	d00a      	beq.n	800ca90 <__swsetup_r+0xbc>
 800ca7a:	2300      	movs	r3, #0
 800ca7c:	60a3      	str	r3, [r4, #8]
 800ca7e:	6963      	ldr	r3, [r4, #20]
 800ca80:	425b      	negs	r3, r3
 800ca82:	61a3      	str	r3, [r4, #24]
 800ca84:	6923      	ldr	r3, [r4, #16]
 800ca86:	b943      	cbnz	r3, 800ca9a <__swsetup_r+0xc6>
 800ca88:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ca8c:	d1ba      	bne.n	800ca04 <__swsetup_r+0x30>
 800ca8e:	bd70      	pop	{r4, r5, r6, pc}
 800ca90:	0781      	lsls	r1, r0, #30
 800ca92:	bf58      	it	pl
 800ca94:	6963      	ldrpl	r3, [r4, #20]
 800ca96:	60a3      	str	r3, [r4, #8]
 800ca98:	e7f4      	b.n	800ca84 <__swsetup_r+0xb0>
 800ca9a:	2000      	movs	r0, #0
 800ca9c:	e7f7      	b.n	800ca8e <__swsetup_r+0xba>
 800ca9e:	bf00      	nop
 800caa0:	200000b0 	.word	0x200000b0
 800caa4:	0800dc2c 	.word	0x0800dc2c
 800caa8:	0800dc4c 	.word	0x0800dc4c
 800caac:	0800dc0c 	.word	0x0800dc0c

0800cab0 <abort>:
 800cab0:	b508      	push	{r3, lr}
 800cab2:	2006      	movs	r0, #6
 800cab4:	f000 fc4e 	bl	800d354 <raise>
 800cab8:	2001      	movs	r0, #1
 800caba:	f7f4 ff5b 	bl	8001974 <_exit>
	...

0800cac0 <__sflush_r>:
 800cac0:	898a      	ldrh	r2, [r1, #12]
 800cac2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cac4:	4605      	mov	r5, r0
 800cac6:	0710      	lsls	r0, r2, #28
 800cac8:	460c      	mov	r4, r1
 800caca:	d457      	bmi.n	800cb7c <__sflush_r+0xbc>
 800cacc:	684b      	ldr	r3, [r1, #4]
 800cace:	2b00      	cmp	r3, #0
 800cad0:	dc04      	bgt.n	800cadc <__sflush_r+0x1c>
 800cad2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	dc01      	bgt.n	800cadc <__sflush_r+0x1c>
 800cad8:	2000      	movs	r0, #0
 800cada:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cadc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cade:	2e00      	cmp	r6, #0
 800cae0:	d0fa      	beq.n	800cad8 <__sflush_r+0x18>
 800cae2:	2300      	movs	r3, #0
 800cae4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cae8:	682f      	ldr	r7, [r5, #0]
 800caea:	602b      	str	r3, [r5, #0]
 800caec:	d032      	beq.n	800cb54 <__sflush_r+0x94>
 800caee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800caf0:	89a3      	ldrh	r3, [r4, #12]
 800caf2:	075a      	lsls	r2, r3, #29
 800caf4:	d505      	bpl.n	800cb02 <__sflush_r+0x42>
 800caf6:	6863      	ldr	r3, [r4, #4]
 800caf8:	1ac0      	subs	r0, r0, r3
 800cafa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cafc:	b10b      	cbz	r3, 800cb02 <__sflush_r+0x42>
 800cafe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cb00:	1ac0      	subs	r0, r0, r3
 800cb02:	2300      	movs	r3, #0
 800cb04:	4602      	mov	r2, r0
 800cb06:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cb08:	6a21      	ldr	r1, [r4, #32]
 800cb0a:	4628      	mov	r0, r5
 800cb0c:	47b0      	blx	r6
 800cb0e:	1c43      	adds	r3, r0, #1
 800cb10:	89a3      	ldrh	r3, [r4, #12]
 800cb12:	d106      	bne.n	800cb22 <__sflush_r+0x62>
 800cb14:	6829      	ldr	r1, [r5, #0]
 800cb16:	291d      	cmp	r1, #29
 800cb18:	d82c      	bhi.n	800cb74 <__sflush_r+0xb4>
 800cb1a:	4a29      	ldr	r2, [pc, #164]	; (800cbc0 <__sflush_r+0x100>)
 800cb1c:	40ca      	lsrs	r2, r1
 800cb1e:	07d6      	lsls	r6, r2, #31
 800cb20:	d528      	bpl.n	800cb74 <__sflush_r+0xb4>
 800cb22:	2200      	movs	r2, #0
 800cb24:	6062      	str	r2, [r4, #4]
 800cb26:	04d9      	lsls	r1, r3, #19
 800cb28:	6922      	ldr	r2, [r4, #16]
 800cb2a:	6022      	str	r2, [r4, #0]
 800cb2c:	d504      	bpl.n	800cb38 <__sflush_r+0x78>
 800cb2e:	1c42      	adds	r2, r0, #1
 800cb30:	d101      	bne.n	800cb36 <__sflush_r+0x76>
 800cb32:	682b      	ldr	r3, [r5, #0]
 800cb34:	b903      	cbnz	r3, 800cb38 <__sflush_r+0x78>
 800cb36:	6560      	str	r0, [r4, #84]	; 0x54
 800cb38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cb3a:	602f      	str	r7, [r5, #0]
 800cb3c:	2900      	cmp	r1, #0
 800cb3e:	d0cb      	beq.n	800cad8 <__sflush_r+0x18>
 800cb40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cb44:	4299      	cmp	r1, r3
 800cb46:	d002      	beq.n	800cb4e <__sflush_r+0x8e>
 800cb48:	4628      	mov	r0, r5
 800cb4a:	f7ff f99f 	bl	800be8c <_free_r>
 800cb4e:	2000      	movs	r0, #0
 800cb50:	6360      	str	r0, [r4, #52]	; 0x34
 800cb52:	e7c2      	b.n	800cada <__sflush_r+0x1a>
 800cb54:	6a21      	ldr	r1, [r4, #32]
 800cb56:	2301      	movs	r3, #1
 800cb58:	4628      	mov	r0, r5
 800cb5a:	47b0      	blx	r6
 800cb5c:	1c41      	adds	r1, r0, #1
 800cb5e:	d1c7      	bne.n	800caf0 <__sflush_r+0x30>
 800cb60:	682b      	ldr	r3, [r5, #0]
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d0c4      	beq.n	800caf0 <__sflush_r+0x30>
 800cb66:	2b1d      	cmp	r3, #29
 800cb68:	d001      	beq.n	800cb6e <__sflush_r+0xae>
 800cb6a:	2b16      	cmp	r3, #22
 800cb6c:	d101      	bne.n	800cb72 <__sflush_r+0xb2>
 800cb6e:	602f      	str	r7, [r5, #0]
 800cb70:	e7b2      	b.n	800cad8 <__sflush_r+0x18>
 800cb72:	89a3      	ldrh	r3, [r4, #12]
 800cb74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cb78:	81a3      	strh	r3, [r4, #12]
 800cb7a:	e7ae      	b.n	800cada <__sflush_r+0x1a>
 800cb7c:	690f      	ldr	r7, [r1, #16]
 800cb7e:	2f00      	cmp	r7, #0
 800cb80:	d0aa      	beq.n	800cad8 <__sflush_r+0x18>
 800cb82:	0793      	lsls	r3, r2, #30
 800cb84:	680e      	ldr	r6, [r1, #0]
 800cb86:	bf08      	it	eq
 800cb88:	694b      	ldreq	r3, [r1, #20]
 800cb8a:	600f      	str	r7, [r1, #0]
 800cb8c:	bf18      	it	ne
 800cb8e:	2300      	movne	r3, #0
 800cb90:	1bf6      	subs	r6, r6, r7
 800cb92:	608b      	str	r3, [r1, #8]
 800cb94:	2e00      	cmp	r6, #0
 800cb96:	dd9f      	ble.n	800cad8 <__sflush_r+0x18>
 800cb98:	6a21      	ldr	r1, [r4, #32]
 800cb9a:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800cb9e:	4633      	mov	r3, r6
 800cba0:	463a      	mov	r2, r7
 800cba2:	4628      	mov	r0, r5
 800cba4:	47e0      	blx	ip
 800cba6:	2800      	cmp	r0, #0
 800cba8:	dc06      	bgt.n	800cbb8 <__sflush_r+0xf8>
 800cbaa:	89a3      	ldrh	r3, [r4, #12]
 800cbac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cbb0:	81a3      	strh	r3, [r4, #12]
 800cbb2:	f04f 30ff 	mov.w	r0, #4294967295
 800cbb6:	e790      	b.n	800cada <__sflush_r+0x1a>
 800cbb8:	4407      	add	r7, r0
 800cbba:	1a36      	subs	r6, r6, r0
 800cbbc:	e7ea      	b.n	800cb94 <__sflush_r+0xd4>
 800cbbe:	bf00      	nop
 800cbc0:	20400001 	.word	0x20400001

0800cbc4 <_fflush_r>:
 800cbc4:	b538      	push	{r3, r4, r5, lr}
 800cbc6:	690b      	ldr	r3, [r1, #16]
 800cbc8:	4605      	mov	r5, r0
 800cbca:	460c      	mov	r4, r1
 800cbcc:	b913      	cbnz	r3, 800cbd4 <_fflush_r+0x10>
 800cbce:	2500      	movs	r5, #0
 800cbd0:	4628      	mov	r0, r5
 800cbd2:	bd38      	pop	{r3, r4, r5, pc}
 800cbd4:	b118      	cbz	r0, 800cbde <_fflush_r+0x1a>
 800cbd6:	6983      	ldr	r3, [r0, #24]
 800cbd8:	b90b      	cbnz	r3, 800cbde <_fflush_r+0x1a>
 800cbda:	f000 f887 	bl	800ccec <__sinit>
 800cbde:	4b14      	ldr	r3, [pc, #80]	; (800cc30 <_fflush_r+0x6c>)
 800cbe0:	429c      	cmp	r4, r3
 800cbe2:	d11b      	bne.n	800cc1c <_fflush_r+0x58>
 800cbe4:	686c      	ldr	r4, [r5, #4]
 800cbe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d0ef      	beq.n	800cbce <_fflush_r+0xa>
 800cbee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800cbf0:	07d0      	lsls	r0, r2, #31
 800cbf2:	d404      	bmi.n	800cbfe <_fflush_r+0x3a>
 800cbf4:	0599      	lsls	r1, r3, #22
 800cbf6:	d402      	bmi.n	800cbfe <_fflush_r+0x3a>
 800cbf8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cbfa:	f000 f915 	bl	800ce28 <__retarget_lock_acquire_recursive>
 800cbfe:	4628      	mov	r0, r5
 800cc00:	4621      	mov	r1, r4
 800cc02:	f7ff ff5d 	bl	800cac0 <__sflush_r>
 800cc06:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cc08:	07da      	lsls	r2, r3, #31
 800cc0a:	4605      	mov	r5, r0
 800cc0c:	d4e0      	bmi.n	800cbd0 <_fflush_r+0xc>
 800cc0e:	89a3      	ldrh	r3, [r4, #12]
 800cc10:	059b      	lsls	r3, r3, #22
 800cc12:	d4dd      	bmi.n	800cbd0 <_fflush_r+0xc>
 800cc14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cc16:	f000 f908 	bl	800ce2a <__retarget_lock_release_recursive>
 800cc1a:	e7d9      	b.n	800cbd0 <_fflush_r+0xc>
 800cc1c:	4b05      	ldr	r3, [pc, #20]	; (800cc34 <_fflush_r+0x70>)
 800cc1e:	429c      	cmp	r4, r3
 800cc20:	d101      	bne.n	800cc26 <_fflush_r+0x62>
 800cc22:	68ac      	ldr	r4, [r5, #8]
 800cc24:	e7df      	b.n	800cbe6 <_fflush_r+0x22>
 800cc26:	4b04      	ldr	r3, [pc, #16]	; (800cc38 <_fflush_r+0x74>)
 800cc28:	429c      	cmp	r4, r3
 800cc2a:	bf08      	it	eq
 800cc2c:	68ec      	ldreq	r4, [r5, #12]
 800cc2e:	e7da      	b.n	800cbe6 <_fflush_r+0x22>
 800cc30:	0800dc2c 	.word	0x0800dc2c
 800cc34:	0800dc4c 	.word	0x0800dc4c
 800cc38:	0800dc0c 	.word	0x0800dc0c

0800cc3c <std>:
 800cc3c:	2300      	movs	r3, #0
 800cc3e:	b510      	push	{r4, lr}
 800cc40:	4604      	mov	r4, r0
 800cc42:	e9c0 3300 	strd	r3, r3, [r0]
 800cc46:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cc4a:	6083      	str	r3, [r0, #8]
 800cc4c:	8181      	strh	r1, [r0, #12]
 800cc4e:	6643      	str	r3, [r0, #100]	; 0x64
 800cc50:	81c2      	strh	r2, [r0, #14]
 800cc52:	6183      	str	r3, [r0, #24]
 800cc54:	4619      	mov	r1, r3
 800cc56:	2208      	movs	r2, #8
 800cc58:	305c      	adds	r0, #92	; 0x5c
 800cc5a:	f7ff f90f 	bl	800be7c <memset>
 800cc5e:	4b05      	ldr	r3, [pc, #20]	; (800cc74 <std+0x38>)
 800cc60:	6263      	str	r3, [r4, #36]	; 0x24
 800cc62:	4b05      	ldr	r3, [pc, #20]	; (800cc78 <std+0x3c>)
 800cc64:	62a3      	str	r3, [r4, #40]	; 0x28
 800cc66:	4b05      	ldr	r3, [pc, #20]	; (800cc7c <std+0x40>)
 800cc68:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cc6a:	4b05      	ldr	r3, [pc, #20]	; (800cc80 <std+0x44>)
 800cc6c:	6224      	str	r4, [r4, #32]
 800cc6e:	6323      	str	r3, [r4, #48]	; 0x30
 800cc70:	bd10      	pop	{r4, pc}
 800cc72:	bf00      	nop
 800cc74:	0800d38d 	.word	0x0800d38d
 800cc78:	0800d3af 	.word	0x0800d3af
 800cc7c:	0800d3e7 	.word	0x0800d3e7
 800cc80:	0800d40b 	.word	0x0800d40b

0800cc84 <_cleanup_r>:
 800cc84:	4901      	ldr	r1, [pc, #4]	; (800cc8c <_cleanup_r+0x8>)
 800cc86:	f000 b8af 	b.w	800cde8 <_fwalk_reent>
 800cc8a:	bf00      	nop
 800cc8c:	0800cbc5 	.word	0x0800cbc5

0800cc90 <__sfmoreglue>:
 800cc90:	b570      	push	{r4, r5, r6, lr}
 800cc92:	2268      	movs	r2, #104	; 0x68
 800cc94:	1e4d      	subs	r5, r1, #1
 800cc96:	4355      	muls	r5, r2
 800cc98:	460e      	mov	r6, r1
 800cc9a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800cc9e:	f7ff f95f 	bl	800bf60 <_malloc_r>
 800cca2:	4604      	mov	r4, r0
 800cca4:	b140      	cbz	r0, 800ccb8 <__sfmoreglue+0x28>
 800cca6:	2100      	movs	r1, #0
 800cca8:	e9c0 1600 	strd	r1, r6, [r0]
 800ccac:	300c      	adds	r0, #12
 800ccae:	60a0      	str	r0, [r4, #8]
 800ccb0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ccb4:	f7ff f8e2 	bl	800be7c <memset>
 800ccb8:	4620      	mov	r0, r4
 800ccba:	bd70      	pop	{r4, r5, r6, pc}

0800ccbc <__sfp_lock_acquire>:
 800ccbc:	4801      	ldr	r0, [pc, #4]	; (800ccc4 <__sfp_lock_acquire+0x8>)
 800ccbe:	f000 b8b3 	b.w	800ce28 <__retarget_lock_acquire_recursive>
 800ccc2:	bf00      	nop
 800ccc4:	20009e45 	.word	0x20009e45

0800ccc8 <__sfp_lock_release>:
 800ccc8:	4801      	ldr	r0, [pc, #4]	; (800ccd0 <__sfp_lock_release+0x8>)
 800ccca:	f000 b8ae 	b.w	800ce2a <__retarget_lock_release_recursive>
 800ccce:	bf00      	nop
 800ccd0:	20009e45 	.word	0x20009e45

0800ccd4 <__sinit_lock_acquire>:
 800ccd4:	4801      	ldr	r0, [pc, #4]	; (800ccdc <__sinit_lock_acquire+0x8>)
 800ccd6:	f000 b8a7 	b.w	800ce28 <__retarget_lock_acquire_recursive>
 800ccda:	bf00      	nop
 800ccdc:	20009e46 	.word	0x20009e46

0800cce0 <__sinit_lock_release>:
 800cce0:	4801      	ldr	r0, [pc, #4]	; (800cce8 <__sinit_lock_release+0x8>)
 800cce2:	f000 b8a2 	b.w	800ce2a <__retarget_lock_release_recursive>
 800cce6:	bf00      	nop
 800cce8:	20009e46 	.word	0x20009e46

0800ccec <__sinit>:
 800ccec:	b510      	push	{r4, lr}
 800ccee:	4604      	mov	r4, r0
 800ccf0:	f7ff fff0 	bl	800ccd4 <__sinit_lock_acquire>
 800ccf4:	69a3      	ldr	r3, [r4, #24]
 800ccf6:	b11b      	cbz	r3, 800cd00 <__sinit+0x14>
 800ccf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ccfc:	f7ff bff0 	b.w	800cce0 <__sinit_lock_release>
 800cd00:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800cd04:	6523      	str	r3, [r4, #80]	; 0x50
 800cd06:	4b13      	ldr	r3, [pc, #76]	; (800cd54 <__sinit+0x68>)
 800cd08:	4a13      	ldr	r2, [pc, #76]	; (800cd58 <__sinit+0x6c>)
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	62a2      	str	r2, [r4, #40]	; 0x28
 800cd0e:	42a3      	cmp	r3, r4
 800cd10:	bf04      	itt	eq
 800cd12:	2301      	moveq	r3, #1
 800cd14:	61a3      	streq	r3, [r4, #24]
 800cd16:	4620      	mov	r0, r4
 800cd18:	f000 f820 	bl	800cd5c <__sfp>
 800cd1c:	6060      	str	r0, [r4, #4]
 800cd1e:	4620      	mov	r0, r4
 800cd20:	f000 f81c 	bl	800cd5c <__sfp>
 800cd24:	60a0      	str	r0, [r4, #8]
 800cd26:	4620      	mov	r0, r4
 800cd28:	f000 f818 	bl	800cd5c <__sfp>
 800cd2c:	2200      	movs	r2, #0
 800cd2e:	60e0      	str	r0, [r4, #12]
 800cd30:	2104      	movs	r1, #4
 800cd32:	6860      	ldr	r0, [r4, #4]
 800cd34:	f7ff ff82 	bl	800cc3c <std>
 800cd38:	68a0      	ldr	r0, [r4, #8]
 800cd3a:	2201      	movs	r2, #1
 800cd3c:	2109      	movs	r1, #9
 800cd3e:	f7ff ff7d 	bl	800cc3c <std>
 800cd42:	68e0      	ldr	r0, [r4, #12]
 800cd44:	2202      	movs	r2, #2
 800cd46:	2112      	movs	r1, #18
 800cd48:	f7ff ff78 	bl	800cc3c <std>
 800cd4c:	2301      	movs	r3, #1
 800cd4e:	61a3      	str	r3, [r4, #24]
 800cd50:	e7d2      	b.n	800ccf8 <__sinit+0xc>
 800cd52:	bf00      	nop
 800cd54:	0800dbd4 	.word	0x0800dbd4
 800cd58:	0800cc85 	.word	0x0800cc85

0800cd5c <__sfp>:
 800cd5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd5e:	4607      	mov	r7, r0
 800cd60:	f7ff ffac 	bl	800ccbc <__sfp_lock_acquire>
 800cd64:	4b1e      	ldr	r3, [pc, #120]	; (800cde0 <__sfp+0x84>)
 800cd66:	681e      	ldr	r6, [r3, #0]
 800cd68:	69b3      	ldr	r3, [r6, #24]
 800cd6a:	b913      	cbnz	r3, 800cd72 <__sfp+0x16>
 800cd6c:	4630      	mov	r0, r6
 800cd6e:	f7ff ffbd 	bl	800ccec <__sinit>
 800cd72:	3648      	adds	r6, #72	; 0x48
 800cd74:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800cd78:	3b01      	subs	r3, #1
 800cd7a:	d503      	bpl.n	800cd84 <__sfp+0x28>
 800cd7c:	6833      	ldr	r3, [r6, #0]
 800cd7e:	b30b      	cbz	r3, 800cdc4 <__sfp+0x68>
 800cd80:	6836      	ldr	r6, [r6, #0]
 800cd82:	e7f7      	b.n	800cd74 <__sfp+0x18>
 800cd84:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800cd88:	b9d5      	cbnz	r5, 800cdc0 <__sfp+0x64>
 800cd8a:	4b16      	ldr	r3, [pc, #88]	; (800cde4 <__sfp+0x88>)
 800cd8c:	60e3      	str	r3, [r4, #12]
 800cd8e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800cd92:	6665      	str	r5, [r4, #100]	; 0x64
 800cd94:	f000 f847 	bl	800ce26 <__retarget_lock_init_recursive>
 800cd98:	f7ff ff96 	bl	800ccc8 <__sfp_lock_release>
 800cd9c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800cda0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800cda4:	6025      	str	r5, [r4, #0]
 800cda6:	61a5      	str	r5, [r4, #24]
 800cda8:	2208      	movs	r2, #8
 800cdaa:	4629      	mov	r1, r5
 800cdac:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800cdb0:	f7ff f864 	bl	800be7c <memset>
 800cdb4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800cdb8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800cdbc:	4620      	mov	r0, r4
 800cdbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cdc0:	3468      	adds	r4, #104	; 0x68
 800cdc2:	e7d9      	b.n	800cd78 <__sfp+0x1c>
 800cdc4:	2104      	movs	r1, #4
 800cdc6:	4638      	mov	r0, r7
 800cdc8:	f7ff ff62 	bl	800cc90 <__sfmoreglue>
 800cdcc:	4604      	mov	r4, r0
 800cdce:	6030      	str	r0, [r6, #0]
 800cdd0:	2800      	cmp	r0, #0
 800cdd2:	d1d5      	bne.n	800cd80 <__sfp+0x24>
 800cdd4:	f7ff ff78 	bl	800ccc8 <__sfp_lock_release>
 800cdd8:	230c      	movs	r3, #12
 800cdda:	603b      	str	r3, [r7, #0]
 800cddc:	e7ee      	b.n	800cdbc <__sfp+0x60>
 800cdde:	bf00      	nop
 800cde0:	0800dbd4 	.word	0x0800dbd4
 800cde4:	ffff0001 	.word	0xffff0001

0800cde8 <_fwalk_reent>:
 800cde8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cdec:	4606      	mov	r6, r0
 800cdee:	4688      	mov	r8, r1
 800cdf0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800cdf4:	2700      	movs	r7, #0
 800cdf6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cdfa:	f1b9 0901 	subs.w	r9, r9, #1
 800cdfe:	d505      	bpl.n	800ce0c <_fwalk_reent+0x24>
 800ce00:	6824      	ldr	r4, [r4, #0]
 800ce02:	2c00      	cmp	r4, #0
 800ce04:	d1f7      	bne.n	800cdf6 <_fwalk_reent+0xe>
 800ce06:	4638      	mov	r0, r7
 800ce08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce0c:	89ab      	ldrh	r3, [r5, #12]
 800ce0e:	2b01      	cmp	r3, #1
 800ce10:	d907      	bls.n	800ce22 <_fwalk_reent+0x3a>
 800ce12:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ce16:	3301      	adds	r3, #1
 800ce18:	d003      	beq.n	800ce22 <_fwalk_reent+0x3a>
 800ce1a:	4629      	mov	r1, r5
 800ce1c:	4630      	mov	r0, r6
 800ce1e:	47c0      	blx	r8
 800ce20:	4307      	orrs	r7, r0
 800ce22:	3568      	adds	r5, #104	; 0x68
 800ce24:	e7e9      	b.n	800cdfa <_fwalk_reent+0x12>

0800ce26 <__retarget_lock_init_recursive>:
 800ce26:	4770      	bx	lr

0800ce28 <__retarget_lock_acquire_recursive>:
 800ce28:	4770      	bx	lr

0800ce2a <__retarget_lock_release_recursive>:
 800ce2a:	4770      	bx	lr

0800ce2c <__swhatbuf_r>:
 800ce2c:	b570      	push	{r4, r5, r6, lr}
 800ce2e:	460e      	mov	r6, r1
 800ce30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce34:	2900      	cmp	r1, #0
 800ce36:	b096      	sub	sp, #88	; 0x58
 800ce38:	4614      	mov	r4, r2
 800ce3a:	461d      	mov	r5, r3
 800ce3c:	da08      	bge.n	800ce50 <__swhatbuf_r+0x24>
 800ce3e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ce42:	2200      	movs	r2, #0
 800ce44:	602a      	str	r2, [r5, #0]
 800ce46:	061a      	lsls	r2, r3, #24
 800ce48:	d410      	bmi.n	800ce6c <__swhatbuf_r+0x40>
 800ce4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ce4e:	e00e      	b.n	800ce6e <__swhatbuf_r+0x42>
 800ce50:	466a      	mov	r2, sp
 800ce52:	f000 fb01 	bl	800d458 <_fstat_r>
 800ce56:	2800      	cmp	r0, #0
 800ce58:	dbf1      	blt.n	800ce3e <__swhatbuf_r+0x12>
 800ce5a:	9a01      	ldr	r2, [sp, #4]
 800ce5c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ce60:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ce64:	425a      	negs	r2, r3
 800ce66:	415a      	adcs	r2, r3
 800ce68:	602a      	str	r2, [r5, #0]
 800ce6a:	e7ee      	b.n	800ce4a <__swhatbuf_r+0x1e>
 800ce6c:	2340      	movs	r3, #64	; 0x40
 800ce6e:	2000      	movs	r0, #0
 800ce70:	6023      	str	r3, [r4, #0]
 800ce72:	b016      	add	sp, #88	; 0x58
 800ce74:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ce78 <__smakebuf_r>:
 800ce78:	898b      	ldrh	r3, [r1, #12]
 800ce7a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ce7c:	079d      	lsls	r5, r3, #30
 800ce7e:	4606      	mov	r6, r0
 800ce80:	460c      	mov	r4, r1
 800ce82:	d507      	bpl.n	800ce94 <__smakebuf_r+0x1c>
 800ce84:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ce88:	6023      	str	r3, [r4, #0]
 800ce8a:	6123      	str	r3, [r4, #16]
 800ce8c:	2301      	movs	r3, #1
 800ce8e:	6163      	str	r3, [r4, #20]
 800ce90:	b002      	add	sp, #8
 800ce92:	bd70      	pop	{r4, r5, r6, pc}
 800ce94:	ab01      	add	r3, sp, #4
 800ce96:	466a      	mov	r2, sp
 800ce98:	f7ff ffc8 	bl	800ce2c <__swhatbuf_r>
 800ce9c:	9900      	ldr	r1, [sp, #0]
 800ce9e:	4605      	mov	r5, r0
 800cea0:	4630      	mov	r0, r6
 800cea2:	f7ff f85d 	bl	800bf60 <_malloc_r>
 800cea6:	b948      	cbnz	r0, 800cebc <__smakebuf_r+0x44>
 800cea8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ceac:	059a      	lsls	r2, r3, #22
 800ceae:	d4ef      	bmi.n	800ce90 <__smakebuf_r+0x18>
 800ceb0:	f023 0303 	bic.w	r3, r3, #3
 800ceb4:	f043 0302 	orr.w	r3, r3, #2
 800ceb8:	81a3      	strh	r3, [r4, #12]
 800ceba:	e7e3      	b.n	800ce84 <__smakebuf_r+0xc>
 800cebc:	4b0d      	ldr	r3, [pc, #52]	; (800cef4 <__smakebuf_r+0x7c>)
 800cebe:	62b3      	str	r3, [r6, #40]	; 0x28
 800cec0:	89a3      	ldrh	r3, [r4, #12]
 800cec2:	6020      	str	r0, [r4, #0]
 800cec4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cec8:	81a3      	strh	r3, [r4, #12]
 800ceca:	9b00      	ldr	r3, [sp, #0]
 800cecc:	6163      	str	r3, [r4, #20]
 800cece:	9b01      	ldr	r3, [sp, #4]
 800ced0:	6120      	str	r0, [r4, #16]
 800ced2:	b15b      	cbz	r3, 800ceec <__smakebuf_r+0x74>
 800ced4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ced8:	4630      	mov	r0, r6
 800ceda:	f000 facf 	bl	800d47c <_isatty_r>
 800cede:	b128      	cbz	r0, 800ceec <__smakebuf_r+0x74>
 800cee0:	89a3      	ldrh	r3, [r4, #12]
 800cee2:	f023 0303 	bic.w	r3, r3, #3
 800cee6:	f043 0301 	orr.w	r3, r3, #1
 800ceea:	81a3      	strh	r3, [r4, #12]
 800ceec:	89a0      	ldrh	r0, [r4, #12]
 800ceee:	4305      	orrs	r5, r0
 800cef0:	81a5      	strh	r5, [r4, #12]
 800cef2:	e7cd      	b.n	800ce90 <__smakebuf_r+0x18>
 800cef4:	0800cc85 	.word	0x0800cc85

0800cef8 <memcpy>:
 800cef8:	440a      	add	r2, r1
 800cefa:	4291      	cmp	r1, r2
 800cefc:	f100 33ff 	add.w	r3, r0, #4294967295
 800cf00:	d100      	bne.n	800cf04 <memcpy+0xc>
 800cf02:	4770      	bx	lr
 800cf04:	b510      	push	{r4, lr}
 800cf06:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cf0a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cf0e:	4291      	cmp	r1, r2
 800cf10:	d1f9      	bne.n	800cf06 <memcpy+0xe>
 800cf12:	bd10      	pop	{r4, pc}

0800cf14 <memmove>:
 800cf14:	4288      	cmp	r0, r1
 800cf16:	b510      	push	{r4, lr}
 800cf18:	eb01 0402 	add.w	r4, r1, r2
 800cf1c:	d902      	bls.n	800cf24 <memmove+0x10>
 800cf1e:	4284      	cmp	r4, r0
 800cf20:	4623      	mov	r3, r4
 800cf22:	d807      	bhi.n	800cf34 <memmove+0x20>
 800cf24:	1e43      	subs	r3, r0, #1
 800cf26:	42a1      	cmp	r1, r4
 800cf28:	d008      	beq.n	800cf3c <memmove+0x28>
 800cf2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cf2e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cf32:	e7f8      	b.n	800cf26 <memmove+0x12>
 800cf34:	4402      	add	r2, r0
 800cf36:	4601      	mov	r1, r0
 800cf38:	428a      	cmp	r2, r1
 800cf3a:	d100      	bne.n	800cf3e <memmove+0x2a>
 800cf3c:	bd10      	pop	{r4, pc}
 800cf3e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cf42:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cf46:	e7f7      	b.n	800cf38 <memmove+0x24>

0800cf48 <__malloc_lock>:
 800cf48:	4801      	ldr	r0, [pc, #4]	; (800cf50 <__malloc_lock+0x8>)
 800cf4a:	f7ff bf6d 	b.w	800ce28 <__retarget_lock_acquire_recursive>
 800cf4e:	bf00      	nop
 800cf50:	20009e44 	.word	0x20009e44

0800cf54 <__malloc_unlock>:
 800cf54:	4801      	ldr	r0, [pc, #4]	; (800cf5c <__malloc_unlock+0x8>)
 800cf56:	f7ff bf68 	b.w	800ce2a <__retarget_lock_release_recursive>
 800cf5a:	bf00      	nop
 800cf5c:	20009e44 	.word	0x20009e44

0800cf60 <_realloc_r>:
 800cf60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf64:	4680      	mov	r8, r0
 800cf66:	4614      	mov	r4, r2
 800cf68:	460e      	mov	r6, r1
 800cf6a:	b921      	cbnz	r1, 800cf76 <_realloc_r+0x16>
 800cf6c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cf70:	4611      	mov	r1, r2
 800cf72:	f7fe bff5 	b.w	800bf60 <_malloc_r>
 800cf76:	b92a      	cbnz	r2, 800cf84 <_realloc_r+0x24>
 800cf78:	f7fe ff88 	bl	800be8c <_free_r>
 800cf7c:	4625      	mov	r5, r4
 800cf7e:	4628      	mov	r0, r5
 800cf80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf84:	f000 fa9c 	bl	800d4c0 <_malloc_usable_size_r>
 800cf88:	4284      	cmp	r4, r0
 800cf8a:	4607      	mov	r7, r0
 800cf8c:	d802      	bhi.n	800cf94 <_realloc_r+0x34>
 800cf8e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cf92:	d812      	bhi.n	800cfba <_realloc_r+0x5a>
 800cf94:	4621      	mov	r1, r4
 800cf96:	4640      	mov	r0, r8
 800cf98:	f7fe ffe2 	bl	800bf60 <_malloc_r>
 800cf9c:	4605      	mov	r5, r0
 800cf9e:	2800      	cmp	r0, #0
 800cfa0:	d0ed      	beq.n	800cf7e <_realloc_r+0x1e>
 800cfa2:	42bc      	cmp	r4, r7
 800cfa4:	4622      	mov	r2, r4
 800cfa6:	4631      	mov	r1, r6
 800cfa8:	bf28      	it	cs
 800cfaa:	463a      	movcs	r2, r7
 800cfac:	f7ff ffa4 	bl	800cef8 <memcpy>
 800cfb0:	4631      	mov	r1, r6
 800cfb2:	4640      	mov	r0, r8
 800cfb4:	f7fe ff6a 	bl	800be8c <_free_r>
 800cfb8:	e7e1      	b.n	800cf7e <_realloc_r+0x1e>
 800cfba:	4635      	mov	r5, r6
 800cfbc:	e7df      	b.n	800cf7e <_realloc_r+0x1e>

0800cfbe <__ssputs_r>:
 800cfbe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cfc2:	688e      	ldr	r6, [r1, #8]
 800cfc4:	429e      	cmp	r6, r3
 800cfc6:	4682      	mov	sl, r0
 800cfc8:	460c      	mov	r4, r1
 800cfca:	4690      	mov	r8, r2
 800cfcc:	461f      	mov	r7, r3
 800cfce:	d838      	bhi.n	800d042 <__ssputs_r+0x84>
 800cfd0:	898a      	ldrh	r2, [r1, #12]
 800cfd2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cfd6:	d032      	beq.n	800d03e <__ssputs_r+0x80>
 800cfd8:	6825      	ldr	r5, [r4, #0]
 800cfda:	6909      	ldr	r1, [r1, #16]
 800cfdc:	eba5 0901 	sub.w	r9, r5, r1
 800cfe0:	6965      	ldr	r5, [r4, #20]
 800cfe2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cfe6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cfea:	3301      	adds	r3, #1
 800cfec:	444b      	add	r3, r9
 800cfee:	106d      	asrs	r5, r5, #1
 800cff0:	429d      	cmp	r5, r3
 800cff2:	bf38      	it	cc
 800cff4:	461d      	movcc	r5, r3
 800cff6:	0553      	lsls	r3, r2, #21
 800cff8:	d531      	bpl.n	800d05e <__ssputs_r+0xa0>
 800cffa:	4629      	mov	r1, r5
 800cffc:	f7fe ffb0 	bl	800bf60 <_malloc_r>
 800d000:	4606      	mov	r6, r0
 800d002:	b950      	cbnz	r0, 800d01a <__ssputs_r+0x5c>
 800d004:	230c      	movs	r3, #12
 800d006:	f8ca 3000 	str.w	r3, [sl]
 800d00a:	89a3      	ldrh	r3, [r4, #12]
 800d00c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d010:	81a3      	strh	r3, [r4, #12]
 800d012:	f04f 30ff 	mov.w	r0, #4294967295
 800d016:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d01a:	6921      	ldr	r1, [r4, #16]
 800d01c:	464a      	mov	r2, r9
 800d01e:	f7ff ff6b 	bl	800cef8 <memcpy>
 800d022:	89a3      	ldrh	r3, [r4, #12]
 800d024:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d028:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d02c:	81a3      	strh	r3, [r4, #12]
 800d02e:	6126      	str	r6, [r4, #16]
 800d030:	6165      	str	r5, [r4, #20]
 800d032:	444e      	add	r6, r9
 800d034:	eba5 0509 	sub.w	r5, r5, r9
 800d038:	6026      	str	r6, [r4, #0]
 800d03a:	60a5      	str	r5, [r4, #8]
 800d03c:	463e      	mov	r6, r7
 800d03e:	42be      	cmp	r6, r7
 800d040:	d900      	bls.n	800d044 <__ssputs_r+0x86>
 800d042:	463e      	mov	r6, r7
 800d044:	6820      	ldr	r0, [r4, #0]
 800d046:	4632      	mov	r2, r6
 800d048:	4641      	mov	r1, r8
 800d04a:	f7ff ff63 	bl	800cf14 <memmove>
 800d04e:	68a3      	ldr	r3, [r4, #8]
 800d050:	1b9b      	subs	r3, r3, r6
 800d052:	60a3      	str	r3, [r4, #8]
 800d054:	6823      	ldr	r3, [r4, #0]
 800d056:	4433      	add	r3, r6
 800d058:	6023      	str	r3, [r4, #0]
 800d05a:	2000      	movs	r0, #0
 800d05c:	e7db      	b.n	800d016 <__ssputs_r+0x58>
 800d05e:	462a      	mov	r2, r5
 800d060:	f7ff ff7e 	bl	800cf60 <_realloc_r>
 800d064:	4606      	mov	r6, r0
 800d066:	2800      	cmp	r0, #0
 800d068:	d1e1      	bne.n	800d02e <__ssputs_r+0x70>
 800d06a:	6921      	ldr	r1, [r4, #16]
 800d06c:	4650      	mov	r0, sl
 800d06e:	f7fe ff0d 	bl	800be8c <_free_r>
 800d072:	e7c7      	b.n	800d004 <__ssputs_r+0x46>

0800d074 <_svfiprintf_r>:
 800d074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d078:	4698      	mov	r8, r3
 800d07a:	898b      	ldrh	r3, [r1, #12]
 800d07c:	061b      	lsls	r3, r3, #24
 800d07e:	b09d      	sub	sp, #116	; 0x74
 800d080:	4607      	mov	r7, r0
 800d082:	460d      	mov	r5, r1
 800d084:	4614      	mov	r4, r2
 800d086:	d50e      	bpl.n	800d0a6 <_svfiprintf_r+0x32>
 800d088:	690b      	ldr	r3, [r1, #16]
 800d08a:	b963      	cbnz	r3, 800d0a6 <_svfiprintf_r+0x32>
 800d08c:	2140      	movs	r1, #64	; 0x40
 800d08e:	f7fe ff67 	bl	800bf60 <_malloc_r>
 800d092:	6028      	str	r0, [r5, #0]
 800d094:	6128      	str	r0, [r5, #16]
 800d096:	b920      	cbnz	r0, 800d0a2 <_svfiprintf_r+0x2e>
 800d098:	230c      	movs	r3, #12
 800d09a:	603b      	str	r3, [r7, #0]
 800d09c:	f04f 30ff 	mov.w	r0, #4294967295
 800d0a0:	e0d1      	b.n	800d246 <_svfiprintf_r+0x1d2>
 800d0a2:	2340      	movs	r3, #64	; 0x40
 800d0a4:	616b      	str	r3, [r5, #20]
 800d0a6:	2300      	movs	r3, #0
 800d0a8:	9309      	str	r3, [sp, #36]	; 0x24
 800d0aa:	2320      	movs	r3, #32
 800d0ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d0b0:	f8cd 800c 	str.w	r8, [sp, #12]
 800d0b4:	2330      	movs	r3, #48	; 0x30
 800d0b6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d260 <_svfiprintf_r+0x1ec>
 800d0ba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d0be:	f04f 0901 	mov.w	r9, #1
 800d0c2:	4623      	mov	r3, r4
 800d0c4:	469a      	mov	sl, r3
 800d0c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d0ca:	b10a      	cbz	r2, 800d0d0 <_svfiprintf_r+0x5c>
 800d0cc:	2a25      	cmp	r2, #37	; 0x25
 800d0ce:	d1f9      	bne.n	800d0c4 <_svfiprintf_r+0x50>
 800d0d0:	ebba 0b04 	subs.w	fp, sl, r4
 800d0d4:	d00b      	beq.n	800d0ee <_svfiprintf_r+0x7a>
 800d0d6:	465b      	mov	r3, fp
 800d0d8:	4622      	mov	r2, r4
 800d0da:	4629      	mov	r1, r5
 800d0dc:	4638      	mov	r0, r7
 800d0de:	f7ff ff6e 	bl	800cfbe <__ssputs_r>
 800d0e2:	3001      	adds	r0, #1
 800d0e4:	f000 80aa 	beq.w	800d23c <_svfiprintf_r+0x1c8>
 800d0e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d0ea:	445a      	add	r2, fp
 800d0ec:	9209      	str	r2, [sp, #36]	; 0x24
 800d0ee:	f89a 3000 	ldrb.w	r3, [sl]
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	f000 80a2 	beq.w	800d23c <_svfiprintf_r+0x1c8>
 800d0f8:	2300      	movs	r3, #0
 800d0fa:	f04f 32ff 	mov.w	r2, #4294967295
 800d0fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d102:	f10a 0a01 	add.w	sl, sl, #1
 800d106:	9304      	str	r3, [sp, #16]
 800d108:	9307      	str	r3, [sp, #28]
 800d10a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d10e:	931a      	str	r3, [sp, #104]	; 0x68
 800d110:	4654      	mov	r4, sl
 800d112:	2205      	movs	r2, #5
 800d114:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d118:	4851      	ldr	r0, [pc, #324]	; (800d260 <_svfiprintf_r+0x1ec>)
 800d11a:	f7f3 f859 	bl	80001d0 <memchr>
 800d11e:	9a04      	ldr	r2, [sp, #16]
 800d120:	b9d8      	cbnz	r0, 800d15a <_svfiprintf_r+0xe6>
 800d122:	06d0      	lsls	r0, r2, #27
 800d124:	bf44      	itt	mi
 800d126:	2320      	movmi	r3, #32
 800d128:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d12c:	0711      	lsls	r1, r2, #28
 800d12e:	bf44      	itt	mi
 800d130:	232b      	movmi	r3, #43	; 0x2b
 800d132:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d136:	f89a 3000 	ldrb.w	r3, [sl]
 800d13a:	2b2a      	cmp	r3, #42	; 0x2a
 800d13c:	d015      	beq.n	800d16a <_svfiprintf_r+0xf6>
 800d13e:	9a07      	ldr	r2, [sp, #28]
 800d140:	4654      	mov	r4, sl
 800d142:	2000      	movs	r0, #0
 800d144:	f04f 0c0a 	mov.w	ip, #10
 800d148:	4621      	mov	r1, r4
 800d14a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d14e:	3b30      	subs	r3, #48	; 0x30
 800d150:	2b09      	cmp	r3, #9
 800d152:	d94e      	bls.n	800d1f2 <_svfiprintf_r+0x17e>
 800d154:	b1b0      	cbz	r0, 800d184 <_svfiprintf_r+0x110>
 800d156:	9207      	str	r2, [sp, #28]
 800d158:	e014      	b.n	800d184 <_svfiprintf_r+0x110>
 800d15a:	eba0 0308 	sub.w	r3, r0, r8
 800d15e:	fa09 f303 	lsl.w	r3, r9, r3
 800d162:	4313      	orrs	r3, r2
 800d164:	9304      	str	r3, [sp, #16]
 800d166:	46a2      	mov	sl, r4
 800d168:	e7d2      	b.n	800d110 <_svfiprintf_r+0x9c>
 800d16a:	9b03      	ldr	r3, [sp, #12]
 800d16c:	1d19      	adds	r1, r3, #4
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	9103      	str	r1, [sp, #12]
 800d172:	2b00      	cmp	r3, #0
 800d174:	bfbb      	ittet	lt
 800d176:	425b      	neglt	r3, r3
 800d178:	f042 0202 	orrlt.w	r2, r2, #2
 800d17c:	9307      	strge	r3, [sp, #28]
 800d17e:	9307      	strlt	r3, [sp, #28]
 800d180:	bfb8      	it	lt
 800d182:	9204      	strlt	r2, [sp, #16]
 800d184:	7823      	ldrb	r3, [r4, #0]
 800d186:	2b2e      	cmp	r3, #46	; 0x2e
 800d188:	d10c      	bne.n	800d1a4 <_svfiprintf_r+0x130>
 800d18a:	7863      	ldrb	r3, [r4, #1]
 800d18c:	2b2a      	cmp	r3, #42	; 0x2a
 800d18e:	d135      	bne.n	800d1fc <_svfiprintf_r+0x188>
 800d190:	9b03      	ldr	r3, [sp, #12]
 800d192:	1d1a      	adds	r2, r3, #4
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	9203      	str	r2, [sp, #12]
 800d198:	2b00      	cmp	r3, #0
 800d19a:	bfb8      	it	lt
 800d19c:	f04f 33ff 	movlt.w	r3, #4294967295
 800d1a0:	3402      	adds	r4, #2
 800d1a2:	9305      	str	r3, [sp, #20]
 800d1a4:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800d264 <_svfiprintf_r+0x1f0>
 800d1a8:	7821      	ldrb	r1, [r4, #0]
 800d1aa:	2203      	movs	r2, #3
 800d1ac:	4650      	mov	r0, sl
 800d1ae:	f7f3 f80f 	bl	80001d0 <memchr>
 800d1b2:	b140      	cbz	r0, 800d1c6 <_svfiprintf_r+0x152>
 800d1b4:	2340      	movs	r3, #64	; 0x40
 800d1b6:	eba0 000a 	sub.w	r0, r0, sl
 800d1ba:	fa03 f000 	lsl.w	r0, r3, r0
 800d1be:	9b04      	ldr	r3, [sp, #16]
 800d1c0:	4303      	orrs	r3, r0
 800d1c2:	3401      	adds	r4, #1
 800d1c4:	9304      	str	r3, [sp, #16]
 800d1c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1ca:	4827      	ldr	r0, [pc, #156]	; (800d268 <_svfiprintf_r+0x1f4>)
 800d1cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d1d0:	2206      	movs	r2, #6
 800d1d2:	f7f2 fffd 	bl	80001d0 <memchr>
 800d1d6:	2800      	cmp	r0, #0
 800d1d8:	d038      	beq.n	800d24c <_svfiprintf_r+0x1d8>
 800d1da:	4b24      	ldr	r3, [pc, #144]	; (800d26c <_svfiprintf_r+0x1f8>)
 800d1dc:	bb1b      	cbnz	r3, 800d226 <_svfiprintf_r+0x1b2>
 800d1de:	9b03      	ldr	r3, [sp, #12]
 800d1e0:	3307      	adds	r3, #7
 800d1e2:	f023 0307 	bic.w	r3, r3, #7
 800d1e6:	3308      	adds	r3, #8
 800d1e8:	9303      	str	r3, [sp, #12]
 800d1ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d1ec:	4433      	add	r3, r6
 800d1ee:	9309      	str	r3, [sp, #36]	; 0x24
 800d1f0:	e767      	b.n	800d0c2 <_svfiprintf_r+0x4e>
 800d1f2:	fb0c 3202 	mla	r2, ip, r2, r3
 800d1f6:	460c      	mov	r4, r1
 800d1f8:	2001      	movs	r0, #1
 800d1fa:	e7a5      	b.n	800d148 <_svfiprintf_r+0xd4>
 800d1fc:	2300      	movs	r3, #0
 800d1fe:	3401      	adds	r4, #1
 800d200:	9305      	str	r3, [sp, #20]
 800d202:	4619      	mov	r1, r3
 800d204:	f04f 0c0a 	mov.w	ip, #10
 800d208:	4620      	mov	r0, r4
 800d20a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d20e:	3a30      	subs	r2, #48	; 0x30
 800d210:	2a09      	cmp	r2, #9
 800d212:	d903      	bls.n	800d21c <_svfiprintf_r+0x1a8>
 800d214:	2b00      	cmp	r3, #0
 800d216:	d0c5      	beq.n	800d1a4 <_svfiprintf_r+0x130>
 800d218:	9105      	str	r1, [sp, #20]
 800d21a:	e7c3      	b.n	800d1a4 <_svfiprintf_r+0x130>
 800d21c:	fb0c 2101 	mla	r1, ip, r1, r2
 800d220:	4604      	mov	r4, r0
 800d222:	2301      	movs	r3, #1
 800d224:	e7f0      	b.n	800d208 <_svfiprintf_r+0x194>
 800d226:	ab03      	add	r3, sp, #12
 800d228:	9300      	str	r3, [sp, #0]
 800d22a:	462a      	mov	r2, r5
 800d22c:	4b10      	ldr	r3, [pc, #64]	; (800d270 <_svfiprintf_r+0x1fc>)
 800d22e:	a904      	add	r1, sp, #16
 800d230:	4638      	mov	r0, r7
 800d232:	f3af 8000 	nop.w
 800d236:	1c42      	adds	r2, r0, #1
 800d238:	4606      	mov	r6, r0
 800d23a:	d1d6      	bne.n	800d1ea <_svfiprintf_r+0x176>
 800d23c:	89ab      	ldrh	r3, [r5, #12]
 800d23e:	065b      	lsls	r3, r3, #25
 800d240:	f53f af2c 	bmi.w	800d09c <_svfiprintf_r+0x28>
 800d244:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d246:	b01d      	add	sp, #116	; 0x74
 800d248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d24c:	ab03      	add	r3, sp, #12
 800d24e:	9300      	str	r3, [sp, #0]
 800d250:	462a      	mov	r2, r5
 800d252:	4b07      	ldr	r3, [pc, #28]	; (800d270 <_svfiprintf_r+0x1fc>)
 800d254:	a904      	add	r1, sp, #16
 800d256:	4638      	mov	r0, r7
 800d258:	f7ff f8bc 	bl	800c3d4 <_printf_i>
 800d25c:	e7eb      	b.n	800d236 <_svfiprintf_r+0x1c2>
 800d25e:	bf00      	nop
 800d260:	0800dbd8 	.word	0x0800dbd8
 800d264:	0800dbde 	.word	0x0800dbde
 800d268:	0800dbe2 	.word	0x0800dbe2
 800d26c:	00000000 	.word	0x00000000
 800d270:	0800cfbf 	.word	0x0800cfbf

0800d274 <_putc_r>:
 800d274:	b570      	push	{r4, r5, r6, lr}
 800d276:	460d      	mov	r5, r1
 800d278:	4614      	mov	r4, r2
 800d27a:	4606      	mov	r6, r0
 800d27c:	b118      	cbz	r0, 800d286 <_putc_r+0x12>
 800d27e:	6983      	ldr	r3, [r0, #24]
 800d280:	b90b      	cbnz	r3, 800d286 <_putc_r+0x12>
 800d282:	f7ff fd33 	bl	800ccec <__sinit>
 800d286:	4b1c      	ldr	r3, [pc, #112]	; (800d2f8 <_putc_r+0x84>)
 800d288:	429c      	cmp	r4, r3
 800d28a:	d124      	bne.n	800d2d6 <_putc_r+0x62>
 800d28c:	6874      	ldr	r4, [r6, #4]
 800d28e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d290:	07d8      	lsls	r0, r3, #31
 800d292:	d405      	bmi.n	800d2a0 <_putc_r+0x2c>
 800d294:	89a3      	ldrh	r3, [r4, #12]
 800d296:	0599      	lsls	r1, r3, #22
 800d298:	d402      	bmi.n	800d2a0 <_putc_r+0x2c>
 800d29a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d29c:	f7ff fdc4 	bl	800ce28 <__retarget_lock_acquire_recursive>
 800d2a0:	68a3      	ldr	r3, [r4, #8]
 800d2a2:	3b01      	subs	r3, #1
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	60a3      	str	r3, [r4, #8]
 800d2a8:	da05      	bge.n	800d2b6 <_putc_r+0x42>
 800d2aa:	69a2      	ldr	r2, [r4, #24]
 800d2ac:	4293      	cmp	r3, r2
 800d2ae:	db1c      	blt.n	800d2ea <_putc_r+0x76>
 800d2b0:	b2eb      	uxtb	r3, r5
 800d2b2:	2b0a      	cmp	r3, #10
 800d2b4:	d019      	beq.n	800d2ea <_putc_r+0x76>
 800d2b6:	6823      	ldr	r3, [r4, #0]
 800d2b8:	1c5a      	adds	r2, r3, #1
 800d2ba:	6022      	str	r2, [r4, #0]
 800d2bc:	701d      	strb	r5, [r3, #0]
 800d2be:	b2ed      	uxtb	r5, r5
 800d2c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d2c2:	07da      	lsls	r2, r3, #31
 800d2c4:	d405      	bmi.n	800d2d2 <_putc_r+0x5e>
 800d2c6:	89a3      	ldrh	r3, [r4, #12]
 800d2c8:	059b      	lsls	r3, r3, #22
 800d2ca:	d402      	bmi.n	800d2d2 <_putc_r+0x5e>
 800d2cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d2ce:	f7ff fdac 	bl	800ce2a <__retarget_lock_release_recursive>
 800d2d2:	4628      	mov	r0, r5
 800d2d4:	bd70      	pop	{r4, r5, r6, pc}
 800d2d6:	4b09      	ldr	r3, [pc, #36]	; (800d2fc <_putc_r+0x88>)
 800d2d8:	429c      	cmp	r4, r3
 800d2da:	d101      	bne.n	800d2e0 <_putc_r+0x6c>
 800d2dc:	68b4      	ldr	r4, [r6, #8]
 800d2de:	e7d6      	b.n	800d28e <_putc_r+0x1a>
 800d2e0:	4b07      	ldr	r3, [pc, #28]	; (800d300 <_putc_r+0x8c>)
 800d2e2:	429c      	cmp	r4, r3
 800d2e4:	bf08      	it	eq
 800d2e6:	68f4      	ldreq	r4, [r6, #12]
 800d2e8:	e7d1      	b.n	800d28e <_putc_r+0x1a>
 800d2ea:	4629      	mov	r1, r5
 800d2ec:	4622      	mov	r2, r4
 800d2ee:	4630      	mov	r0, r6
 800d2f0:	f7ff fb1e 	bl	800c930 <__swbuf_r>
 800d2f4:	4605      	mov	r5, r0
 800d2f6:	e7e3      	b.n	800d2c0 <_putc_r+0x4c>
 800d2f8:	0800dc2c 	.word	0x0800dc2c
 800d2fc:	0800dc4c 	.word	0x0800dc4c
 800d300:	0800dc0c 	.word	0x0800dc0c

0800d304 <_raise_r>:
 800d304:	291f      	cmp	r1, #31
 800d306:	b538      	push	{r3, r4, r5, lr}
 800d308:	4604      	mov	r4, r0
 800d30a:	460d      	mov	r5, r1
 800d30c:	d904      	bls.n	800d318 <_raise_r+0x14>
 800d30e:	2316      	movs	r3, #22
 800d310:	6003      	str	r3, [r0, #0]
 800d312:	f04f 30ff 	mov.w	r0, #4294967295
 800d316:	bd38      	pop	{r3, r4, r5, pc}
 800d318:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d31a:	b112      	cbz	r2, 800d322 <_raise_r+0x1e>
 800d31c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d320:	b94b      	cbnz	r3, 800d336 <_raise_r+0x32>
 800d322:	4620      	mov	r0, r4
 800d324:	f000 f830 	bl	800d388 <_getpid_r>
 800d328:	462a      	mov	r2, r5
 800d32a:	4601      	mov	r1, r0
 800d32c:	4620      	mov	r0, r4
 800d32e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d332:	f000 b817 	b.w	800d364 <_kill_r>
 800d336:	2b01      	cmp	r3, #1
 800d338:	d00a      	beq.n	800d350 <_raise_r+0x4c>
 800d33a:	1c59      	adds	r1, r3, #1
 800d33c:	d103      	bne.n	800d346 <_raise_r+0x42>
 800d33e:	2316      	movs	r3, #22
 800d340:	6003      	str	r3, [r0, #0]
 800d342:	2001      	movs	r0, #1
 800d344:	e7e7      	b.n	800d316 <_raise_r+0x12>
 800d346:	2400      	movs	r4, #0
 800d348:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d34c:	4628      	mov	r0, r5
 800d34e:	4798      	blx	r3
 800d350:	2000      	movs	r0, #0
 800d352:	e7e0      	b.n	800d316 <_raise_r+0x12>

0800d354 <raise>:
 800d354:	4b02      	ldr	r3, [pc, #8]	; (800d360 <raise+0xc>)
 800d356:	4601      	mov	r1, r0
 800d358:	6818      	ldr	r0, [r3, #0]
 800d35a:	f7ff bfd3 	b.w	800d304 <_raise_r>
 800d35e:	bf00      	nop
 800d360:	200000b0 	.word	0x200000b0

0800d364 <_kill_r>:
 800d364:	b538      	push	{r3, r4, r5, lr}
 800d366:	4d07      	ldr	r5, [pc, #28]	; (800d384 <_kill_r+0x20>)
 800d368:	2300      	movs	r3, #0
 800d36a:	4604      	mov	r4, r0
 800d36c:	4608      	mov	r0, r1
 800d36e:	4611      	mov	r1, r2
 800d370:	602b      	str	r3, [r5, #0]
 800d372:	f7f4 fb3f 	bl	80019f4 <_kill>
 800d376:	1c43      	adds	r3, r0, #1
 800d378:	d102      	bne.n	800d380 <_kill_r+0x1c>
 800d37a:	682b      	ldr	r3, [r5, #0]
 800d37c:	b103      	cbz	r3, 800d380 <_kill_r+0x1c>
 800d37e:	6023      	str	r3, [r4, #0]
 800d380:	bd38      	pop	{r3, r4, r5, pc}
 800d382:	bf00      	nop
 800d384:	20009e48 	.word	0x20009e48

0800d388 <_getpid_r>:
 800d388:	f7f4 bb1a 	b.w	80019c0 <_getpid>

0800d38c <__sread>:
 800d38c:	b510      	push	{r4, lr}
 800d38e:	460c      	mov	r4, r1
 800d390:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d394:	f000 f89c 	bl	800d4d0 <_read_r>
 800d398:	2800      	cmp	r0, #0
 800d39a:	bfab      	itete	ge
 800d39c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d39e:	89a3      	ldrhlt	r3, [r4, #12]
 800d3a0:	181b      	addge	r3, r3, r0
 800d3a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d3a6:	bfac      	ite	ge
 800d3a8:	6563      	strge	r3, [r4, #84]	; 0x54
 800d3aa:	81a3      	strhlt	r3, [r4, #12]
 800d3ac:	bd10      	pop	{r4, pc}

0800d3ae <__swrite>:
 800d3ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d3b2:	461f      	mov	r7, r3
 800d3b4:	898b      	ldrh	r3, [r1, #12]
 800d3b6:	05db      	lsls	r3, r3, #23
 800d3b8:	4605      	mov	r5, r0
 800d3ba:	460c      	mov	r4, r1
 800d3bc:	4616      	mov	r6, r2
 800d3be:	d505      	bpl.n	800d3cc <__swrite+0x1e>
 800d3c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d3c4:	2302      	movs	r3, #2
 800d3c6:	2200      	movs	r2, #0
 800d3c8:	f000 f868 	bl	800d49c <_lseek_r>
 800d3cc:	89a3      	ldrh	r3, [r4, #12]
 800d3ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d3d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d3d6:	81a3      	strh	r3, [r4, #12]
 800d3d8:	4632      	mov	r2, r6
 800d3da:	463b      	mov	r3, r7
 800d3dc:	4628      	mov	r0, r5
 800d3de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d3e2:	f000 b817 	b.w	800d414 <_write_r>

0800d3e6 <__sseek>:
 800d3e6:	b510      	push	{r4, lr}
 800d3e8:	460c      	mov	r4, r1
 800d3ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d3ee:	f000 f855 	bl	800d49c <_lseek_r>
 800d3f2:	1c43      	adds	r3, r0, #1
 800d3f4:	89a3      	ldrh	r3, [r4, #12]
 800d3f6:	bf15      	itete	ne
 800d3f8:	6560      	strne	r0, [r4, #84]	; 0x54
 800d3fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d3fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d402:	81a3      	strheq	r3, [r4, #12]
 800d404:	bf18      	it	ne
 800d406:	81a3      	strhne	r3, [r4, #12]
 800d408:	bd10      	pop	{r4, pc}

0800d40a <__sclose>:
 800d40a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d40e:	f000 b813 	b.w	800d438 <_close_r>
	...

0800d414 <_write_r>:
 800d414:	b538      	push	{r3, r4, r5, lr}
 800d416:	4d07      	ldr	r5, [pc, #28]	; (800d434 <_write_r+0x20>)
 800d418:	4604      	mov	r4, r0
 800d41a:	4608      	mov	r0, r1
 800d41c:	4611      	mov	r1, r2
 800d41e:	2200      	movs	r2, #0
 800d420:	602a      	str	r2, [r5, #0]
 800d422:	461a      	mov	r2, r3
 800d424:	f7f4 fbc4 	bl	8001bb0 <_write>
 800d428:	1c43      	adds	r3, r0, #1
 800d42a:	d102      	bne.n	800d432 <_write_r+0x1e>
 800d42c:	682b      	ldr	r3, [r5, #0]
 800d42e:	b103      	cbz	r3, 800d432 <_write_r+0x1e>
 800d430:	6023      	str	r3, [r4, #0]
 800d432:	bd38      	pop	{r3, r4, r5, pc}
 800d434:	20009e48 	.word	0x20009e48

0800d438 <_close_r>:
 800d438:	b538      	push	{r3, r4, r5, lr}
 800d43a:	4d06      	ldr	r5, [pc, #24]	; (800d454 <_close_r+0x1c>)
 800d43c:	2300      	movs	r3, #0
 800d43e:	4604      	mov	r4, r0
 800d440:	4608      	mov	r0, r1
 800d442:	602b      	str	r3, [r5, #0]
 800d444:	f7f4 faa2 	bl	800198c <_close>
 800d448:	1c43      	adds	r3, r0, #1
 800d44a:	d102      	bne.n	800d452 <_close_r+0x1a>
 800d44c:	682b      	ldr	r3, [r5, #0]
 800d44e:	b103      	cbz	r3, 800d452 <_close_r+0x1a>
 800d450:	6023      	str	r3, [r4, #0]
 800d452:	bd38      	pop	{r3, r4, r5, pc}
 800d454:	20009e48 	.word	0x20009e48

0800d458 <_fstat_r>:
 800d458:	b538      	push	{r3, r4, r5, lr}
 800d45a:	4d07      	ldr	r5, [pc, #28]	; (800d478 <_fstat_r+0x20>)
 800d45c:	2300      	movs	r3, #0
 800d45e:	4604      	mov	r4, r0
 800d460:	4608      	mov	r0, r1
 800d462:	4611      	mov	r1, r2
 800d464:	602b      	str	r3, [r5, #0]
 800d466:	f7f4 fa9c 	bl	80019a2 <_fstat>
 800d46a:	1c43      	adds	r3, r0, #1
 800d46c:	d102      	bne.n	800d474 <_fstat_r+0x1c>
 800d46e:	682b      	ldr	r3, [r5, #0]
 800d470:	b103      	cbz	r3, 800d474 <_fstat_r+0x1c>
 800d472:	6023      	str	r3, [r4, #0]
 800d474:	bd38      	pop	{r3, r4, r5, pc}
 800d476:	bf00      	nop
 800d478:	20009e48 	.word	0x20009e48

0800d47c <_isatty_r>:
 800d47c:	b538      	push	{r3, r4, r5, lr}
 800d47e:	4d06      	ldr	r5, [pc, #24]	; (800d498 <_isatty_r+0x1c>)
 800d480:	2300      	movs	r3, #0
 800d482:	4604      	mov	r4, r0
 800d484:	4608      	mov	r0, r1
 800d486:	602b      	str	r3, [r5, #0]
 800d488:	f7f4 faa1 	bl	80019ce <_isatty>
 800d48c:	1c43      	adds	r3, r0, #1
 800d48e:	d102      	bne.n	800d496 <_isatty_r+0x1a>
 800d490:	682b      	ldr	r3, [r5, #0]
 800d492:	b103      	cbz	r3, 800d496 <_isatty_r+0x1a>
 800d494:	6023      	str	r3, [r4, #0]
 800d496:	bd38      	pop	{r3, r4, r5, pc}
 800d498:	20009e48 	.word	0x20009e48

0800d49c <_lseek_r>:
 800d49c:	b538      	push	{r3, r4, r5, lr}
 800d49e:	4d07      	ldr	r5, [pc, #28]	; (800d4bc <_lseek_r+0x20>)
 800d4a0:	4604      	mov	r4, r0
 800d4a2:	4608      	mov	r0, r1
 800d4a4:	4611      	mov	r1, r2
 800d4a6:	2200      	movs	r2, #0
 800d4a8:	602a      	str	r2, [r5, #0]
 800d4aa:	461a      	mov	r2, r3
 800d4ac:	f7f4 fab2 	bl	8001a14 <_lseek>
 800d4b0:	1c43      	adds	r3, r0, #1
 800d4b2:	d102      	bne.n	800d4ba <_lseek_r+0x1e>
 800d4b4:	682b      	ldr	r3, [r5, #0]
 800d4b6:	b103      	cbz	r3, 800d4ba <_lseek_r+0x1e>
 800d4b8:	6023      	str	r3, [r4, #0]
 800d4ba:	bd38      	pop	{r3, r4, r5, pc}
 800d4bc:	20009e48 	.word	0x20009e48

0800d4c0 <_malloc_usable_size_r>:
 800d4c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d4c4:	1f18      	subs	r0, r3, #4
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	bfbc      	itt	lt
 800d4ca:	580b      	ldrlt	r3, [r1, r0]
 800d4cc:	18c0      	addlt	r0, r0, r3
 800d4ce:	4770      	bx	lr

0800d4d0 <_read_r>:
 800d4d0:	b538      	push	{r3, r4, r5, lr}
 800d4d2:	4d07      	ldr	r5, [pc, #28]	; (800d4f0 <_read_r+0x20>)
 800d4d4:	4604      	mov	r4, r0
 800d4d6:	4608      	mov	r0, r1
 800d4d8:	4611      	mov	r1, r2
 800d4da:	2200      	movs	r2, #0
 800d4dc:	602a      	str	r2, [r5, #0]
 800d4de:	461a      	mov	r2, r3
 800d4e0:	f7f4 fb28 	bl	8001b34 <_read>
 800d4e4:	1c43      	adds	r3, r0, #1
 800d4e6:	d102      	bne.n	800d4ee <_read_r+0x1e>
 800d4e8:	682b      	ldr	r3, [r5, #0]
 800d4ea:	b103      	cbz	r3, 800d4ee <_read_r+0x1e>
 800d4ec:	6023      	str	r3, [r4, #0]
 800d4ee:	bd38      	pop	{r3, r4, r5, pc}
 800d4f0:	20009e48 	.word	0x20009e48

0800d4f4 <_init>:
 800d4f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4f6:	bf00      	nop
 800d4f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d4fa:	bc08      	pop	{r3}
 800d4fc:	469e      	mov	lr, r3
 800d4fe:	4770      	bx	lr

0800d500 <_fini>:
 800d500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d502:	bf00      	nop
 800d504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d506:	bc08      	pop	{r3}
 800d508:	469e      	mov	lr, r3
 800d50a:	4770      	bx	lr
