# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TESTE_CORDIC4.srcs/sources_1/imports/sine/sine_package.vhd" \
"../../../../TESTE_CORDIC4.srcs/sources_1/imports/sine/sine_wave.vhd" \
"../../../../TESTE_CORDIC4.srcs/sources_1/imports/sine/sine_wave_tb.vhd" \
"../../../../TESTE_CORDIC4.srcs/sources_1/imports/sine/sine_wave_cf.vhd" \

# Do not sort compile order
nosort
