Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Oct 23 18:29:20 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.847        0.000                      0                 1311        0.090        0.000                      0                 1311        3.750        0.000                       0                   523  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.847        0.000                      0                 1311        0.090        0.000                      0                 1311        3.750        0.000                       0                   523  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.813ns  (logic 3.245ns (36.820%)  route 5.568ns (63.180%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         1.639     5.160    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=58, routed)          1.461     7.077    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]_0[1]
    SLICE_X7Y14          LUT4 (Prop_lut4_I0_O)        0.152     7.229 r  U_RV32I/U_ControlUnit/result0_carry_i_8/O
                         net (fo=171, routed)         1.376     8.605    U_RV32I/U_DataPath/U_DecReg_immExt/aluSrcMuxSel
    SLICE_X10Y6          LUT4 (Prop_lut4_I1_O)        0.326     8.931 r  U_RV32I/U_DataPath/U_DecReg_immExt/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.931    U_RV32I/U_DataPath/U_ALU/mem_reg_r1_0_31_0_5_i_14[0]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.444 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.444    U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.561 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.561    U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__0_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.678 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.678    U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.795 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.795    U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__2_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.912 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.912    U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__3_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.029 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.029    U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__4_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.146 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.146    U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__5_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.461 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           0.813    11.274    U_RV32I/U_DataPath/U_DecReg_RFRD1/data1[24]
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.329    11.603 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_5/O
                         net (fo=1, routed)           0.596    12.199    U_RV32I/U_ControlUnit/q_reg[31]_2
    SLICE_X8Y15          LUT6 (Prop_lut6_I3_O)        0.328    12.527 r  U_RV32I/U_ControlUnit/q[31]_i_1__0/O
                         net (fo=2, routed)           0.683    13.210    U_RV32I/U_ControlUnit/D[29]
    SLICE_X3Y14          LUT5 (Prop_lut5_I3_O)        0.124    13.334 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.640    13.973    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_30_31/DIA1
    SLICE_X6Y13          RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         1.512    14.853    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_30_31/WCLK
    SLICE_X6Y13          RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y13          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.820    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -13.973    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 2.165ns (23.794%)  route 6.934ns (76.206%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         1.639     5.160    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=58, routed)          1.461     7.077    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]_0[1]
    SLICE_X7Y14          LUT4 (Prop_lut4_I0_O)        0.152     7.229 r  U_RV32I/U_ControlUnit/result0_carry_i_8/O
                         net (fo=171, routed)         1.146     8.375    U_RV32I/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.326     8.701 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/result2_carry__0_i_3/O
                         net (fo=2, routed)           0.711     9.412    U_RV32I/U_DataPath/U_ALU/result2_carry__1_0[1]
    SLICE_X5Y8           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.919 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.919    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.033    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.147 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.286    11.433    U_RV32I/U_DataPath/U_DecReg_RFRD1/mem_reg_r1_0_31_0_5_i_13_0[0]
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.124    11.557 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_6/O
                         net (fo=1, routed)           0.640    12.198    U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_6_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I2_O)        0.124    12.322 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_3/O
                         net (fo=1, routed)           0.665    12.987    U_RV32I/U_ControlUnit/btaken
    SLICE_X7Y14          LUT5 (Prop_lut5_I0_O)        0.124    13.111 r  U_RV32I/U_ControlUnit/q[31]_i_2/O
                         net (fo=32, routed)          1.024    14.135    U_RV32I/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X4Y3           LUT3 (Prop_lut3_I1_O)        0.124    14.259 r  U_RV32I/U_DataPath/U_PC_Imm_Adder/q[4]_i_1/O
                         net (fo=1, routed)           0.000    14.259    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/D[4]
    SLICE_X4Y3           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         1.517    14.858    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X4Y3           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[4]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y3           FDCE (Setup_fdce_C_D)        0.032    15.115    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -14.259    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.072ns  (logic 2.165ns (23.866%)  route 6.907ns (76.134%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         1.639     5.160    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=58, routed)          1.461     7.077    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]_0[1]
    SLICE_X7Y14          LUT4 (Prop_lut4_I0_O)        0.152     7.229 r  U_RV32I/U_ControlUnit/result0_carry_i_8/O
                         net (fo=171, routed)         1.146     8.375    U_RV32I/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.326     8.701 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/result2_carry__0_i_3/O
                         net (fo=2, routed)           0.711     9.412    U_RV32I/U_DataPath/U_ALU/result2_carry__1_0[1]
    SLICE_X5Y8           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.919 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.919    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.033    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.147 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.286    11.433    U_RV32I/U_DataPath/U_DecReg_RFRD1/mem_reg_r1_0_31_0_5_i_13_0[0]
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.124    11.557 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_6/O
                         net (fo=1, routed)           0.640    12.198    U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_6_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I2_O)        0.124    12.322 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_3/O
                         net (fo=1, routed)           0.665    12.987    U_RV32I/U_ControlUnit/btaken
    SLICE_X7Y14          LUT5 (Prop_lut5_I0_O)        0.124    13.111 r  U_RV32I/U_ControlUnit/q[31]_i_2/O
                         net (fo=32, routed)          0.997    14.108    U_RV32I/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X5Y4           LUT3 (Prop_lut3_I1_O)        0.124    14.232 r  U_RV32I/U_DataPath/U_PC_Imm_Adder/q[2]_i_1/O
                         net (fo=1, routed)           0.000    14.232    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/D[2]
    SLICE_X5Y4           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         1.517    14.858    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[2]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y4           FDCE (Setup_fdce_C_D)        0.031    15.114    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -14.232    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 2.165ns (23.869%)  route 6.906ns (76.131%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         1.639     5.160    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=58, routed)          1.461     7.077    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]_0[1]
    SLICE_X7Y14          LUT4 (Prop_lut4_I0_O)        0.152     7.229 r  U_RV32I/U_ControlUnit/result0_carry_i_8/O
                         net (fo=171, routed)         1.146     8.375    U_RV32I/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.326     8.701 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/result2_carry__0_i_3/O
                         net (fo=2, routed)           0.711     9.412    U_RV32I/U_DataPath/U_ALU/result2_carry__1_0[1]
    SLICE_X5Y8           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.919 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.919    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.033    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.147 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.286    11.433    U_RV32I/U_DataPath/U_DecReg_RFRD1/mem_reg_r1_0_31_0_5_i_13_0[0]
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.124    11.557 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_6/O
                         net (fo=1, routed)           0.640    12.198    U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_6_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I2_O)        0.124    12.322 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_3/O
                         net (fo=1, routed)           0.665    12.987    U_RV32I/U_ControlUnit/btaken
    SLICE_X7Y14          LUT5 (Prop_lut5_I0_O)        0.124    13.111 r  U_RV32I/U_ControlUnit/q[31]_i_2/O
                         net (fo=32, routed)          0.996    14.107    U_RV32I/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X5Y4           LUT3 (Prop_lut3_I1_O)        0.124    14.231 r  U_RV32I/U_DataPath/U_PC_Imm_Adder/q[6]_i_1/O
                         net (fo=1, routed)           0.000    14.231    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/D[6]
    SLICE_X5Y4           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         1.517    14.858    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[6]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y4           FDCE (Setup_fdce_C_D)        0.032    15.115    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -14.231    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 2.158ns (23.736%)  route 6.934ns (76.264%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         1.639     5.160    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=58, routed)          1.461     7.077    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]_0[1]
    SLICE_X7Y14          LUT4 (Prop_lut4_I0_O)        0.152     7.229 r  U_RV32I/U_ControlUnit/result0_carry_i_8/O
                         net (fo=171, routed)         1.146     8.375    U_RV32I/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.326     8.701 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/result2_carry__0_i_3/O
                         net (fo=2, routed)           0.711     9.412    U_RV32I/U_DataPath/U_ALU/result2_carry__1_0[1]
    SLICE_X5Y8           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.919 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.919    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.033    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.147 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.286    11.433    U_RV32I/U_DataPath/U_DecReg_RFRD1/mem_reg_r1_0_31_0_5_i_13_0[0]
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.124    11.557 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_6/O
                         net (fo=1, routed)           0.640    12.198    U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_6_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I2_O)        0.124    12.322 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_3/O
                         net (fo=1, routed)           0.665    12.987    U_RV32I/U_ControlUnit/btaken
    SLICE_X7Y14          LUT5 (Prop_lut5_I0_O)        0.124    13.111 r  U_RV32I/U_ControlUnit/q[31]_i_2/O
                         net (fo=32, routed)          1.024    14.135    U_RV32I/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X4Y3           LUT3 (Prop_lut3_I1_O)        0.117    14.252 r  U_RV32I/U_DataPath/U_PC_Imm_Adder/q[5]_i_1/O
                         net (fo=1, routed)           0.000    14.252    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/D[5]
    SLICE_X4Y3           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         1.517    14.858    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X4Y3           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[5]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y3           FDCE (Setup_fdce_C_D)        0.075    15.158    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -14.252    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.031ns  (logic 2.165ns (23.974%)  route 6.866ns (76.026%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         1.639     5.160    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=58, routed)          1.461     7.077    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]_0[1]
    SLICE_X7Y14          LUT4 (Prop_lut4_I0_O)        0.152     7.229 r  U_RV32I/U_ControlUnit/result0_carry_i_8/O
                         net (fo=171, routed)         1.146     8.375    U_RV32I/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.326     8.701 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/result2_carry__0_i_3/O
                         net (fo=2, routed)           0.711     9.412    U_RV32I/U_DataPath/U_ALU/result2_carry__1_0[1]
    SLICE_X5Y8           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.919 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.919    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.033    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.147 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.286    11.433    U_RV32I/U_DataPath/U_DecReg_RFRD1/mem_reg_r1_0_31_0_5_i_13_0[0]
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.124    11.557 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_6/O
                         net (fo=1, routed)           0.640    12.198    U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_6_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I2_O)        0.124    12.322 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_3/O
                         net (fo=1, routed)           0.665    12.987    U_RV32I/U_ControlUnit/btaken
    SLICE_X7Y14          LUT5 (Prop_lut5_I0_O)        0.124    13.111 r  U_RV32I/U_ControlUnit/q[31]_i_2/O
                         net (fo=32, routed)          0.956    14.067    U_RV32I/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X5Y4           LUT3 (Prop_lut3_I1_O)        0.124    14.191 r  U_RV32I/U_DataPath/U_PC_Imm_Adder/q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.191    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/D[0]
    SLICE_X5Y4           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         1.517    14.858    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[0]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y4           FDCE (Setup_fdce_C_D)        0.031    15.114    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -14.191    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.068ns  (logic 2.161ns (23.832%)  route 6.907ns (76.168%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         1.639     5.160    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=58, routed)          1.461     7.077    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]_0[1]
    SLICE_X7Y14          LUT4 (Prop_lut4_I0_O)        0.152     7.229 r  U_RV32I/U_ControlUnit/result0_carry_i_8/O
                         net (fo=171, routed)         1.146     8.375    U_RV32I/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.326     8.701 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/result2_carry__0_i_3/O
                         net (fo=2, routed)           0.711     9.412    U_RV32I/U_DataPath/U_ALU/result2_carry__1_0[1]
    SLICE_X5Y8           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.919 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.919    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.033    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.147 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.286    11.433    U_RV32I/U_DataPath/U_DecReg_RFRD1/mem_reg_r1_0_31_0_5_i_13_0[0]
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.124    11.557 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_6/O
                         net (fo=1, routed)           0.640    12.198    U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_6_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I2_O)        0.124    12.322 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_3/O
                         net (fo=1, routed)           0.665    12.987    U_RV32I/U_ControlUnit/btaken
    SLICE_X7Y14          LUT5 (Prop_lut5_I0_O)        0.124    13.111 r  U_RV32I/U_ControlUnit/q[31]_i_2/O
                         net (fo=32, routed)          0.997    14.108    U_RV32I/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X5Y4           LUT3 (Prop_lut3_I1_O)        0.120    14.228 r  U_RV32I/U_DataPath/U_PC_Imm_Adder/q[3]_i_1/O
                         net (fo=1, routed)           0.000    14.228    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/D[3]
    SLICE_X5Y4           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         1.517    14.858    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[3]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y4           FDCE (Setup_fdce_C_D)        0.075    15.158    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -14.228    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.064ns  (logic 2.158ns (23.810%)  route 6.906ns (76.190%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         1.639     5.160    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=58, routed)          1.461     7.077    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]_0[1]
    SLICE_X7Y14          LUT4 (Prop_lut4_I0_O)        0.152     7.229 r  U_RV32I/U_ControlUnit/result0_carry_i_8/O
                         net (fo=171, routed)         1.146     8.375    U_RV32I/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.326     8.701 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/result2_carry__0_i_3/O
                         net (fo=2, routed)           0.711     9.412    U_RV32I/U_DataPath/U_ALU/result2_carry__1_0[1]
    SLICE_X5Y8           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.919 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.919    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.033    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.147 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.286    11.433    U_RV32I/U_DataPath/U_DecReg_RFRD1/mem_reg_r1_0_31_0_5_i_13_0[0]
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.124    11.557 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_6/O
                         net (fo=1, routed)           0.640    12.198    U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_6_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I2_O)        0.124    12.322 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_3/O
                         net (fo=1, routed)           0.665    12.987    U_RV32I/U_ControlUnit/btaken
    SLICE_X7Y14          LUT5 (Prop_lut5_I0_O)        0.124    13.111 r  U_RV32I/U_ControlUnit/q[31]_i_2/O
                         net (fo=32, routed)          0.996    14.107    U_RV32I/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X5Y4           LUT3 (Prop_lut3_I1_O)        0.117    14.224 r  U_RV32I/U_DataPath/U_PC_Imm_Adder/q[7]_i_1/O
                         net (fo=1, routed)           0.000    14.224    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/D[7]
    SLICE_X5Y4           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         1.517    14.858    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[7]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y4           FDCE (Setup_fdce_C_D)        0.075    15.158    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -14.224    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.026ns  (logic 2.160ns (23.932%)  route 6.866ns (76.068%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         1.639     5.160    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=58, routed)          1.461     7.077    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]_0[1]
    SLICE_X7Y14          LUT4 (Prop_lut4_I0_O)        0.152     7.229 r  U_RV32I/U_ControlUnit/result0_carry_i_8/O
                         net (fo=171, routed)         1.146     8.375    U_RV32I/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.326     8.701 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/result2_carry__0_i_3/O
                         net (fo=2, routed)           0.711     9.412    U_RV32I/U_DataPath/U_ALU/result2_carry__1_0[1]
    SLICE_X5Y8           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.919 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.919    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.033    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.147 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.286    11.433    U_RV32I/U_DataPath/U_DecReg_RFRD1/mem_reg_r1_0_31_0_5_i_13_0[0]
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.124    11.557 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_6/O
                         net (fo=1, routed)           0.640    12.198    U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_6_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I2_O)        0.124    12.322 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_3/O
                         net (fo=1, routed)           0.665    12.987    U_RV32I/U_ControlUnit/btaken
    SLICE_X7Y14          LUT5 (Prop_lut5_I0_O)        0.124    13.111 r  U_RV32I/U_ControlUnit/q[31]_i_2/O
                         net (fo=32, routed)          0.956    14.067    U_RV32I/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X5Y4           LUT3 (Prop_lut3_I1_O)        0.119    14.186 r  U_RV32I/U_DataPath/U_PC_Imm_Adder/q[1]_i_1/O
                         net (fo=1, routed)           0.000    14.186    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/D[1]
    SLICE_X5Y4           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         1.517    14.858    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[1]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y4           FDCE (Setup_fdce_C_D)        0.075    15.158    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -14.186    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             1.006ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.654ns  (logic 3.245ns (37.497%)  route 5.409ns (62.503%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         1.639     5.160    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=58, routed)          1.461     7.077    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]_0[1]
    SLICE_X7Y14          LUT4 (Prop_lut4_I0_O)        0.152     7.229 r  U_RV32I/U_ControlUnit/result0_carry_i_8/O
                         net (fo=171, routed)         1.376     8.605    U_RV32I/U_DataPath/U_DecReg_immExt/aluSrcMuxSel
    SLICE_X10Y6          LUT4 (Prop_lut4_I1_O)        0.326     8.931 r  U_RV32I/U_DataPath/U_DecReg_immExt/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.931    U_RV32I/U_DataPath/U_ALU/mem_reg_r1_0_31_0_5_i_14[0]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.444 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.444    U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.561 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.561    U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__0_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.678 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.678    U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.795 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.795    U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__2_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.912 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.912    U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__3_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.029 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.029    U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__4_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.146 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.146    U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__5_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.461 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           0.813    11.274    U_RV32I/U_DataPath/U_DecReg_RFRD1/data1[24]
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.329    11.603 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_5/O
                         net (fo=1, routed)           0.596    12.199    U_RV32I/U_ControlUnit/q_reg[31]_2
    SLICE_X8Y15          LUT6 (Prop_lut6_I3_O)        0.328    12.527 r  U_RV32I/U_ControlUnit/q[31]_i_1__0/O
                         net (fo=2, routed)           0.683    13.210    U_RV32I/U_ControlUnit/D[29]
    SLICE_X3Y14          LUT5 (Prop_lut5_I3_O)        0.124    13.334 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.481    13.814    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_30_31/DIA1
    SLICE_X6Y14          RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         1.512    14.853    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_30_31/WCLK
    SLICE_X6Y14          RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y14          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.820    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -13.814    
  -------------------------------------------------------------------
                         slack                                  1.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 U_APB_Manager/temp_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.071%)  route 0.211ns (59.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         0.566     1.449    U_APB_Manager/clk_IBUF_BUFG
    SLICE_X11Y3          FDCE                                         r  U_APB_Manager/temp_addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_APB_Manager/temp_addr_reg_reg[2]/Q
                         net (fo=35, routed)          0.211     1.801    U_RAM/Q[0]
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         0.878     2.006    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.711    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U_APB_Manager/temp_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.574%)  route 0.215ns (60.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         0.566     1.449    U_APB_Manager/clk_IBUF_BUFG
    SLICE_X11Y4          FDCE                                         r  U_APB_Manager/temp_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_APB_Manager/temp_addr_reg_reg[7]/Q
                         net (fo=1, routed)           0.215     1.805    U_RAM/Q[5]
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         0.878     2.006    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.711    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U_APB_Manager/temp_addr_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.541%)  route 0.216ns (60.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         0.566     1.449    U_APB_Manager/clk_IBUF_BUFG
    SLICE_X11Y3          FDCE                                         r  U_APB_Manager/temp_addr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_APB_Manager/temp_addr_reg_reg[10]/Q
                         net (fo=1, routed)           0.216     1.806    U_RAM/Q[8]
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         0.878     2.006    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.711    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U_APB_Manager/temp_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.541%)  route 0.216ns (60.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         0.566     1.449    U_APB_Manager/clk_IBUF_BUFG
    SLICE_X11Y4          FDCE                                         r  U_APB_Manager/temp_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_APB_Manager/temp_addr_reg_reg[3]/Q
                         net (fo=1, routed)           0.216     1.806    U_RAM/Q[1]
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         0.878     2.006    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.711    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 U_APB_Manager/temp_wdata_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.832%)  route 0.307ns (65.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         0.594     1.477    U_APB_Manager/clk_IBUF_BUFG
    SLICE_X6Y2           FDCE                                         r  U_APB_Manager/temp_wdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  U_APB_Manager/temp_wdata_reg_reg[1]/Q
                         net (fo=4, routed)           0.307     1.948    U_RAM/mem_reg_0[1]
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         0.878     2.006    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.824    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_APB_Manager/temp_wdata_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.496%)  route 0.337ns (70.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         0.593     1.476    U_APB_Manager/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  U_APB_Manager/temp_wdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_APB_Manager/temp_wdata_reg_reg[0]/Q
                         net (fo=4, routed)           0.337     1.954    U_RAM/mem_reg_0[0]
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         0.878     2.006    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.824    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_APB_Manager/temp_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.868%)  route 0.210ns (56.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         0.566     1.449    U_APB_Manager/clk_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  U_APB_Manager/temp_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  U_APB_Manager/temp_addr_reg_reg[4]/Q
                         net (fo=1, routed)           0.210     1.823    U_RAM/Q[2]
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         0.878     2.006    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.691    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_APB_Manager/temp_addr_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.175%)  route 0.216ns (56.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         0.566     1.449    U_APB_Manager/clk_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  U_APB_Manager/temp_addr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  U_APB_Manager/temp_addr_reg_reg[9]/Q
                         net (fo=1, routed)           0.216     1.829    U_RAM/Q[7]
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         0.878     2.006    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.691    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPO/U_APG_GPO_Intf/slv_reg0_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPO/U_APG_GPO_Intf/PRDATA_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         0.594     1.477    U_GPO/U_APG_GPO_Intf/clk_IBUF_BUFG
    SLICE_X7Y0           FDCE                                         r  U_GPO/U_APG_GPO_Intf/slv_reg0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_GPO/U_APG_GPO_Intf/slv_reg0_reg[12]/Q
                         net (fo=1, routed)           0.087     1.705    U_GPO/U_APG_GPO_Intf/slv_reg0__0[12]
    SLICE_X6Y0           LUT3 (Prop_lut3_I2_O)        0.045     1.750 r  U_GPO/U_APG_GPO_Intf/PRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     1.750    U_GPO/U_APG_GPO_Intf/p_0_in[12]
    SLICE_X6Y0           FDRE                                         r  U_GPO/U_APG_GPO_Intf/PRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         0.865     1.992    U_GPO/U_APG_GPO_Intf/clk_IBUF_BUFG
    SLICE_X6Y0           FDRE                                         r  U_GPO/U_APG_GPO_Intf/PRDATA_reg[12]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X6Y0           FDRE (Hold_fdre_C_D)         0.120     1.610    U_GPO/U_APG_GPO_Intf/PRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_PC/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         0.593     1.476    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[6]/Q
                         net (fo=1, routed)           0.115     1.733    U_RV32I/U_DataPath/U_PC/q_reg[31]_0[6]
    SLICE_X3Y4           FDCE                                         r  U_RV32I/U_DataPath/U_PC/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=522, routed)         0.866     1.993    U_RV32I/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  U_RV32I/U_DataPath/U_PC/q_reg[6]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X3Y4           FDCE (Hold_fdce_C_D)         0.076     1.591    U_RV32I/U_DataPath/U_PC/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y16    U_APB_Manager/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y16    U_APB_Manager/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y3     U_GPO/U_APG_GPO_Intf/PRDATA_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y3     U_GPO/U_APG_GPO_Intf/PRDATA_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y1     U_GPO/U_APG_GPO_Intf/PRDATA_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y0     U_GPO/U_APG_GPO_Intf/PRDATA_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y0     U_GPO/U_APG_GPO_Intf/PRDATA_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y1     U_GPO/U_APG_GPO_Intf/PRDATA_reg[6]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y7     U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y7     U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y7     U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y7     U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y7     U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y7     U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y7     U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y6     U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y7     U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y12    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_30_31/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_30_31/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_30_31/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y4     U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y13    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y13    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_30_31/RAMB_D1/CLK



