# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../06_demo_all.srcs/sources_1/imports/New folder/CoeffHelpers.vhd" \
"../../../../06_demo_all.srcs/sources_1/imports/New folder/standard_additions_c.vhd" \
"../../../../06_demo_all.srcs/sources_1/imports/src/pmod_oled/Delay.vhd" \
"../../../../06_demo_all.srcs/sources_1/imports/src/pmod_oled/OledInit.vhd" \
"../../../../06_demo_all.srcs/sources_1/imports/src/pmod_oled/OledUser.vhd" \
"../../../../06_demo_all.srcs/sources_1/imports/src/pmod_oled/PmodOLEDCtrl.vhd" \
"../../../../06_demo_all.srcs/sources_1/imports/src/pmod_oled/SpiCtrl.vhd" \
"../../../../06_demo_all.srcs/sources_1/imports/src/clk_prescaler.vhd" \
"../../../../06_demo_all.srcs/sources_1/imports/src/fifo_ram.vhd" \
"../../../../06_demo_all.srcs/sources_1/imports/src/data_processing_input.vhd" \
"../../../../06_demo_all.srcs/sources_1/imports/src/pipeline.vhd" \
"../../../../06_demo_all.srcs/sources_1/imports/src/my_FIR_filter.vhd" \
"../../../../06_demo_all.srcs/sources_1/imports/src/my_filter.vhd" \
"../../../../06_demo_all.srcs/sources_1/imports/src/data_processing.vhd" \
"../../../../06_demo_all.srcs/sources_1/imports/src/dbg_pwm_out.vhd" \
"../../../../06_demo_all.srcs/sources_1/imports/src/i2c/i2c_master.vhd" \
"../../../../06_demo_all.srcs/sources_1/imports/src/i2c/i2c_wrapper.vhd" \
"../../../../06_demo_all.srcs/sources_1/imports/src/spi/spi_master.vhd" \
"../../../../06_demo_all.srcs/sources_1/imports/src/spi/spi_wrapper_1x.vhd" \
"../../../../06_demo_all.srcs/sources_1/imports/src/spi/spi_controller.vhd" \
"../../../../06_demo_all.srcs/sources_1/imports/src/uart/uart_tx.vhd" \
"../../../../06_demo_all.srcs/sources_1/imports/src/uart/uart_rx.vhd" \
"../../../../06_demo_all.srcs/sources_1/imports/src/uart/uart.vhd" \
"../../../../06_demo_all.srcs/sources_1/imports/New folder/types.vhd" \
"../../../../06_demo_all.srcs/sources_1/imports/src/fpga_top.vhd" \
"../../../../06_demo_all.srcs/sim_1/imports/New folder/types.vhd" \

# Do not sort compile order
nosort
