=====
SETUP
24.010
13.918
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_3_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s134
2.524
2.977
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s86
4.709
5.080
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s159
6.608
7.125
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s61
7.542
7.913
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s23
8.569
9.022
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s12
9.435
9.806
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s7
10.573
11.026
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s9
12.245
12.800
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s7
13.456
13.918
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_4_s0
13.918
=====
SETUP
24.098
13.830
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_3_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s134
2.524
2.977
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s86
4.709
5.080
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s159
6.608
7.125
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s61
7.542
7.913
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s23
8.569
9.022
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s12
9.435
9.806
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s7
10.573
11.026
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s212
12.201
12.572
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s6
13.260
13.830
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_2_s0
13.830
=====
SETUP
24.234
13.694
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_3_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s134
2.524
2.977
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s86
4.709
5.080
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s159
6.608
7.125
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s61
7.542
7.913
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s23
8.569
9.022
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s12
9.435
9.806
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s7
10.573
11.026
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s212
12.201
12.572
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s6
13.232
13.694
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_1_s0
13.694
=====
SETUP
24.527
13.400
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_3_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s134
2.524
2.977
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s86
4.709
5.080
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s159
6.608
7.125
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s61
7.542
7.913
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s23
8.569
9.022
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s12
9.435
9.806
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s7
10.573
11.026
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s8
12.003
12.374
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s7
13.029
13.400
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_6_s0
13.400
=====
SETUP
24.956
12.972
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_3_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s134
2.524
2.977
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s86
4.709
5.080
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s159
6.608
7.125
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s61
7.542
7.913
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s23
8.569
9.022
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s12
9.435
9.806
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s7
10.573
11.026
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s74
11.851
12.400
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s6
12.402
12.972
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_7_s0
12.972
=====
SETUP
24.958
12.970
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_3_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s134
2.524
2.977
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s86
4.709
5.080
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s159
6.608
7.125
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s61
7.542
7.913
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s23
8.569
9.022
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s12
9.435
9.806
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s7
10.573
11.026
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s9
11.958
12.420
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s7
12.421
12.970
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_3_s0
12.970
=====
SETUP
24.977
12.951
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_3_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s134
2.524
2.977
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s86
4.709
5.080
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s159
6.608
7.125
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s61
7.542
7.913
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s23
8.569
9.022
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s12
9.435
9.806
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s7
10.573
11.026
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s10
11.851
12.400
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s6
12.402
12.951
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_0_s0
12.951
=====
SETUP
25.260
12.668
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_3_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s134
2.524
2.977
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s86
4.709
5.080
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s159
6.608
7.125
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s61
7.542
7.913
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s23
8.569
9.022
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s12
9.435
9.806
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s7
10.573
11.026
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s10
11.512
11.965
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s7
12.119
12.668
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_5_s0
12.668
=====
SETUP
25.309
12.619
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_3_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s134
2.524
2.977
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s86
4.709
5.080
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s159
6.608
7.125
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s61
7.542
7.913
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s23
8.569
9.022
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s12
9.435
9.806
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s7
10.573
11.026
u_interfaces_top/i2c_config_m0/n125_s8
11.461
11.923
u_interfaces_top/i2c_config_m0/i2c_write_req_s4
11.925
12.474
u_interfaces_top/i2c_config_m0/i2c_write_req_s0
12.619
=====
SETUP
25.484
12.443
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_3_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s134
2.524
2.977
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s86
4.709
5.080
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s159
6.608
7.125
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s61
7.542
7.913
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s23
8.569
9.022
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s12
9.435
9.806
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s7
10.573
11.026
u_interfaces_top/i2c_config_m0/n125_s8
11.461
11.914
u_interfaces_top/i2c_config_m0/i2c_write_req_s0
12.443
=====
SETUP
25.675
12.253
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_3_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s134
2.524
2.977
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s86
4.709
5.080
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s159
6.608
7.125
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s61
7.542
7.913
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s23
8.569
9.022
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s12
9.435
9.806
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s7
10.573
11.026
u_interfaces_top/i2c_config_m0/n101_s7
11.704
12.253
u_interfaces_top/i2c_config_m0/state_0_s0
12.253
=====
SETUP
26.799
11.128
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr01/n11_s3
1.819
2.190
u_uart_sfr/u_sfr01/n11_s1
2.360
2.731
u_uart_sfr/u_sfr08/n11_s1
3.544
4.099
u_uart_sfr/u_sfr1F/io_ad_data_7_s31
4.694
5.211
u_uart_sfr/u_sfr1F/io_ad_data_4_s22
6.022
6.577
u_uart_sfr/u_sfr1F/io_ad_data_4_s13
7.747
8.317
u_uart_sfr/u_sfr1F/io_ad_data_4_s4
8.318
8.867
u_uart_sfr/u_sfr1F/io_ad_data_4_s2
9.040
9.493
u_uart_sfr/u_debug/debug_ctrl_inst/po_data_4_s0
11.128
=====
SETUP
26.949
10.979
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr01/n11_s3
1.819
2.190
u_uart_sfr/u_sfr01/n11_s1
2.360
2.731
u_uart_sfr/u_sfr08/n11_s1
3.544
4.099
u_uart_sfr/u_sfr1F/io_ad_data_7_s31
4.694
5.211
u_uart_sfr/u_sfr1F/io_ad_data_4_s22
6.022
6.577
u_uart_sfr/u_sfr1F/io_ad_data_4_s13
7.747
8.317
u_uart_sfr/u_sfr1F/io_ad_data_4_s4
8.318
8.867
u_uart_sfr/u_sfr1F/io_ad_data_4_s2
9.040
9.493
u_uart_sfr/u_sfr03/o_contain_4_s0
10.979
=====
SETUP
27.051
10.876
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr01/n11_s3
1.819
2.190
u_uart_sfr/u_sfr01/n11_s1
2.360
2.731
u_uart_sfr/u_sfr08/n11_s1
3.544
4.099
u_uart_sfr/u_sfr1F/io_ad_data_7_s31
4.694
5.211
u_uart_sfr/u_sfr1F/io_ad_data_4_s22
6.022
6.577
u_uart_sfr/u_sfr1F/io_ad_data_4_s13
7.747
8.317
u_uart_sfr/u_sfr1F/io_ad_data_4_s4
8.318
8.867
u_uart_sfr/u_sfr1F/io_ad_data_4_s2
9.040
9.493
u_uart_sfr/u_sfr0F/o_contain_4_s0
10.876
=====
SETUP
27.074
10.854
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr01/n11_s3
1.819
2.190
u_uart_sfr/u_sfr01/n11_s1
2.360
2.731
u_uart_sfr/u_sfr08/n11_s1
3.544
4.099
u_uart_sfr/u_sfr1F/io_ad_data_7_s31
4.694
5.211
u_uart_sfr/u_sfr1F/io_ad_data_4_s22
6.022
6.577
u_uart_sfr/u_sfr1F/io_ad_data_4_s13
7.747
8.317
u_uart_sfr/u_sfr1F/io_ad_data_4_s4
8.318
8.867
u_uart_sfr/u_sfr1F/io_ad_data_4_s2
9.040
9.493
u_uart_sfr/u_sfr17/o_contain_4_s0
10.854
=====
SETUP
27.174
10.754
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr01/n11_s3
1.819
2.190
u_uart_sfr/u_sfr01/n11_s1
2.360
2.731
u_uart_sfr/u_sfr08/n11_s1
3.544
4.099
u_uart_sfr/u_sfr1F/io_ad_data_7_s31
4.694
5.211
u_uart_sfr/u_sfr1F/io_ad_data_4_s22
6.022
6.577
u_uart_sfr/u_sfr1F/io_ad_data_4_s13
7.747
8.317
u_uart_sfr/u_sfr1F/io_ad_data_4_s4
8.318
8.867
u_uart_sfr/u_sfr1F/io_ad_data_4_s2
9.040
9.493
u_uart_sfr/u_sfr0A/o_contain_4_s0
10.754
=====
SETUP
27.194
10.734
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr01/n11_s3
1.819
2.190
u_uart_sfr/u_sfr01/n11_s1
2.360
2.731
u_uart_sfr/u_sfr08/n11_s1
3.544
4.099
u_uart_sfr/u_sfr1F/io_ad_data_7_s31
4.694
5.211
u_uart_sfr/u_sfr1F/io_ad_data_4_s22
6.022
6.577
u_uart_sfr/u_sfr1F/io_ad_data_4_s13
7.747
8.317
u_uart_sfr/u_sfr1F/io_ad_data_4_s4
8.318
8.867
u_uart_sfr/u_sfr1F/io_ad_data_4_s2
9.040
9.493
u_uart_sfr/u_sfr11/o_contain_4_s0
10.734
=====
SETUP
27.248
10.680
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr01/n11_s3
1.819
2.190
u_uart_sfr/u_sfr01/n11_s1
2.360
2.731
u_uart_sfr/u_sfr08/n11_s1
3.544
4.099
u_uart_sfr/u_sfr1F/io_ad_data_7_s31
4.694
5.211
u_uart_sfr/u_sfr1F/io_ad_data_4_s22
6.022
6.577
u_uart_sfr/u_sfr1F/io_ad_data_4_s13
7.747
8.317
u_uart_sfr/u_sfr1F/io_ad_data_4_s4
8.318
8.867
u_uart_sfr/u_sfr1F/io_ad_data_4_s2
9.040
9.493
u_uart_sfr/u_sfr09/o_contain_4_s0
10.680
=====
SETUP
27.248
10.680
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr01/n11_s3
1.819
2.190
u_uart_sfr/u_sfr01/n11_s1
2.360
2.731
u_uart_sfr/u_sfr08/n11_s1
3.544
4.099
u_uart_sfr/u_sfr1F/io_ad_data_7_s31
4.694
5.211
u_uart_sfr/u_sfr1F/io_ad_data_4_s22
6.022
6.577
u_uart_sfr/u_sfr1F/io_ad_data_4_s13
7.747
8.317
u_uart_sfr/u_sfr1F/io_ad_data_4_s4
8.318
8.867
u_uart_sfr/u_sfr1F/io_ad_data_4_s2
9.040
9.493
u_uart_sfr/u_sfr06/o_contain_4_s0
10.680
=====
SETUP
27.333
10.595
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr01/n11_s3
1.819
2.190
u_uart_sfr/u_sfr01/n11_s1
2.360
2.731
u_uart_sfr/u_sfr08/n11_s1
3.544
4.099
u_uart_sfr/u_sfr1F/io_ad_data_7_s31
4.694
5.211
u_uart_sfr/u_sfr1F/io_ad_data_4_s22
6.022
6.577
u_uart_sfr/u_sfr1F/io_ad_data_4_s13
7.747
8.317
u_uart_sfr/u_sfr1F/io_ad_data_4_s4
8.318
8.867
u_uart_sfr/u_sfr1F/io_ad_data_4_s2
9.040
9.493
u_uart_sfr/u_sfr15/o_contain_4_s0
10.595
=====
SETUP
27.333
10.595
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr01/n11_s3
1.819
2.190
u_uart_sfr/u_sfr01/n11_s1
2.360
2.731
u_uart_sfr/u_sfr08/n11_s1
3.544
4.099
u_uart_sfr/u_sfr1F/io_ad_data_7_s31
4.694
5.211
u_uart_sfr/u_sfr1F/io_ad_data_4_s22
6.022
6.577
u_uart_sfr/u_sfr1F/io_ad_data_4_s13
7.747
8.317
u_uart_sfr/u_sfr1F/io_ad_data_4_s4
8.318
8.867
u_uart_sfr/u_sfr1F/io_ad_data_4_s2
9.040
9.493
u_uart_sfr/u_sfr13/o_contain_4_s0
10.595
=====
SETUP
27.333
10.595
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr01/n11_s3
1.819
2.190
u_uart_sfr/u_sfr01/n11_s1
2.360
2.731
u_uart_sfr/u_sfr08/n11_s1
3.544
4.099
u_uart_sfr/u_sfr1F/io_ad_data_7_s31
4.694
5.211
u_uart_sfr/u_sfr1F/io_ad_data_4_s22
6.022
6.577
u_uart_sfr/u_sfr1F/io_ad_data_4_s13
7.747
8.317
u_uart_sfr/u_sfr1F/io_ad_data_4_s4
8.318
8.867
u_uart_sfr/u_sfr1F/io_ad_data_4_s2
9.040
9.493
u_uart_sfr/u_sfr0B/o_contain_4_s0
10.595
=====
SETUP
27.341
10.587
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr01/n11_s3
1.819
2.190
u_uart_sfr/u_sfr01/n11_s1
2.360
2.731
u_uart_sfr/u_sfr08/n11_s1
3.544
4.099
u_uart_sfr/u_sfr1F/io_ad_data_7_s31
4.694
5.211
u_uart_sfr/u_sfr1F/io_ad_data_4_s22
6.022
6.577
u_uart_sfr/u_sfr1F/io_ad_data_4_s13
7.747
8.317
u_uart_sfr/u_sfr1F/io_ad_data_4_s4
8.318
8.867
u_uart_sfr/u_sfr1F/io_ad_data_4_s2
9.040
9.493
u_uart_sfr/u_sfr00/o_contain_4_s0
10.587
=====
SETUP
27.344
10.584
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr01/n11_s3
1.819
2.190
u_uart_sfr/u_sfr01/n11_s1
2.360
2.731
u_uart_sfr/u_sfr08/n11_s1
3.544
4.099
u_uart_sfr/u_sfr1F/io_ad_data_7_s31
4.694
5.211
u_uart_sfr/u_sfr1F/io_ad_data_4_s22
6.022
6.577
u_uart_sfr/u_sfr1F/io_ad_data_4_s13
7.747
8.317
u_uart_sfr/u_sfr1F/io_ad_data_4_s4
8.318
8.867
u_uart_sfr/u_sfr1F/io_ad_data_4_s2
9.040
9.493
u_uart_sfr/u_sfr02/o_contain_4_s0
10.584
=====
SETUP
27.345
10.583
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1
0.926
1.158
u_uart_sfr/u_sfr01/n11_s3
1.819
2.190
u_uart_sfr/u_sfr01/n11_s1
2.360
2.731
u_uart_sfr/u_sfr08/n11_s1
3.544
4.099
u_uart_sfr/u_sfr1F/io_ad_data_7_s31
4.694
5.211
u_uart_sfr/u_sfr1F/io_ad_data_4_s22
6.022
6.577
u_uart_sfr/u_sfr1F/io_ad_data_4_s13
7.747
8.317
u_uart_sfr/u_sfr1F/io_ad_data_4_s4
8.318
8.867
u_uart_sfr/u_sfr1F/io_ad_data_4_s2
9.040
9.493
u_uart_sfr/u_sfr16/o_contain_4_s0
10.583
=====
HOLD
0.318
1.189
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_s0
1.189
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_0_s3
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n141_s3
1.064
1.296
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_0_s3
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_8_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n98_s1
1.064
1.296
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_12_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/n70_s3
1.064
1.296
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_12_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_7_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n586_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_7_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_3_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n542_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_3_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_6_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n539_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_6_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_9_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n536_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_9_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n155_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n145_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n42_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n38_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n36_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n32_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n30_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/n66_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1
1.296
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_3_s1
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n138_s1
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_3_s1
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_6_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n100_s1
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_6_s0
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_9_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n97_s1
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_9_s0
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_13_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n93_s1
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_13_s0
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_2_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/n80_s3
1.065
1.297
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_2_s0
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_4_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/n78_s4
1.065
1.297
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_4_s0
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_7_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/n75_s4
1.065
1.297
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_7_s0
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_8_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/n74_s3
1.065
1.297
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_8_s0
1.297
