\doxysubsubsubsection{APB1 Peripheral Low Power Enable Disable}
\hypertarget{group__RCC__APB1__LowPower__Enable__Disable}{}\label{group__RCC__APB1__LowPower__Enable__Disable}\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}


Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{group__RCC__APB1__LowPower__Enable__Disable_gae99e46f9e40655dc9b5c07b03fdc4a4e}\label{group__RCC__APB1__LowPower__Enable__Disable_gae99e46f9e40655dc9b5c07b03fdc4a4e} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR \texorpdfstring{$\vert$}{|}= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN))
\item 
\Hypertarget{group__RCC__APB1__LowPower__Enable__Disable_gaa3978a2e193b921dc24976880dce7a26}\label{group__RCC__APB1__LowPower__Enable__Disable_gaa3978a2e193b921dc24976880dce7a26} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR \texorpdfstring{$\vert$}{|}= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN))
\item 
\Hypertarget{group__RCC__APB1__LowPower__Enable__Disable_ga8a281ca72aff1c9fa87755c3854cc316}\label{group__RCC__APB1__LowPower__Enable__Disable_ga8a281ca72aff1c9fa87755c3854cc316} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR \texorpdfstring{$\vert$}{|}= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN))
\item 
\Hypertarget{group__RCC__APB1__LowPower__Enable__Disable_ga12132da4a7f5c62f32cd9d91b1c99495}\label{group__RCC__APB1__LowPower__Enable__Disable_ga12132da4a7f5c62f32cd9d91b1c99495} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR \texorpdfstring{$\vert$}{|}= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN))
\item 
\Hypertarget{group__RCC__APB1__LowPower__Enable__Disable_ga894dbeada170b01faef303d35de84917}\label{group__RCC__APB1__LowPower__Enable__Disable_ga894dbeada170b01faef303d35de84917} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR \texorpdfstring{$\vert$}{|}= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN))
\item 
\Hypertarget{group__RCC__APB1__LowPower__Enable__Disable_gac0167c77fa1c00add900bb1cf788e68c}\label{group__RCC__APB1__LowPower__Enable__Disable_gac0167c77fa1c00add900bb1cf788e68c} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR \texorpdfstring{$\vert$}{|}= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN))
\item 
\Hypertarget{group__RCC__APB1__LowPower__Enable__Disable_gacad9c9770ee2525fccf6a15e4ee7a07a}\label{group__RCC__APB1__LowPower__Enable__Disable_gacad9c9770ee2525fccf6a15e4ee7a07a} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR \texorpdfstring{$\vert$}{|}= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN))
\item 
\Hypertarget{group__RCC__APB1__LowPower__Enable__Disable_gaac91e3596950c8d33760debce6b0e416}\label{group__RCC__APB1__LowPower__Enable__Disable_gaac91e3596950c8d33760debce6b0e416} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN))
\item 
\Hypertarget{group__RCC__APB1__LowPower__Enable__Disable_gae61c24ac6b36e7edbabc5b050b38d63e}\label{group__RCC__APB1__LowPower__Enable__Disable_gae61c24ac6b36e7edbabc5b050b38d63e} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN))
\item 
\Hypertarget{group__RCC__APB1__LowPower__Enable__Disable_ga4fff9b3416d2940cac20962e6d5655ec}\label{group__RCC__APB1__LowPower__Enable__Disable_ga4fff9b3416d2940cac20962e6d5655ec} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN))
\item 
\Hypertarget{group__RCC__APB1__LowPower__Enable__Disable_ga3ad038000c76cee2e7ca00d56ba64c17}\label{group__RCC__APB1__LowPower__Enable__Disable_ga3ad038000c76cee2e7ca00d56ba64c17} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN))
\item 
\Hypertarget{group__RCC__APB1__LowPower__Enable__Disable_gac7dc1c5239cd70bee94eefa3d91cdd7a}\label{group__RCC__APB1__LowPower__Enable__Disable_gac7dc1c5239cd70bee94eefa3d91cdd7a} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN))
\item 
\Hypertarget{group__RCC__APB1__LowPower__Enable__Disable_ga46fe2d4331320cfe49b751b5488fc0cd}\label{group__RCC__APB1__LowPower__Enable__Disable_ga46fe2d4331320cfe49b751b5488fc0cd} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN))
\item 
\Hypertarget{group__RCC__APB1__LowPower__Enable__Disable_ga7b9889044ebfe2c9328d0f6733fda87d}\label{group__RCC__APB1__LowPower__Enable__Disable_ga7b9889044ebfe2c9328d0f6733fda87d} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= \texorpdfstring{$\sim$}{\string~}(RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN))
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wake-\/up from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}
