From 5950be4927a95d5bb39f1f2e0305366f5759abc8 Mon Sep 17 00:00:00 2001
From: Alon Rotman <alon.rotman@solid-run.com>
Date: Thu, 29 Oct 2020 15:43:11 +0200
Subject: [PATCH] uboot: dts cn913x com express type 7

Signed-off-by: Alon Rotman <alon.rotman@solid-run.com>
---
 arch/arm/dts/cn9130-cex7-A.dts |  1 -
 arch/arm/dts/cn9130-cex7.dtsi  |  5 +----
 arch/arm/dts/cn9131-cex7-A.dts | 14 +++++++-------
 arch/arm/dts/cn9131-cex7.dtsi  |  2 ++
 arch/arm/dts/cn9132-cex7-A.dts | 22 +++++++++++-----------
 arch/arm/dts/cn9132-cex7.dtsi  |  2 ++
 6 files changed, 23 insertions(+), 23 deletions(-)

diff --git a/arch/arm/dts/cn9130-cex7-A.dts b/arch/arm/dts/cn9130-cex7-A.dts
index baa8f7b83b..abcad4c278 100644
--- a/arch/arm/dts/cn9130-cex7-A.dts
+++ b/arch/arm/dts/cn9130-cex7-A.dts
@@ -6,7 +6,6 @@
  */
 
 /* cn9130-cex7-A.dts */
-/* copied from  cn9130-cex7-db-A.dts */
 #include "cn9130-cex7.dtsi"
 
 / {
diff --git a/arch/arm/dts/cn9130-cex7.dtsi b/arch/arm/dts/cn9130-cex7.dtsi
index f442e3228a..e6522000d9 100644
--- a/arch/arm/dts/cn9130-cex7.dtsi
+++ b/arch/arm/dts/cn9130-cex7.dtsi
@@ -5,10 +5,7 @@
  * https://spdx.org/licenses
  */
 
-/*
- * Device Tree file for the CN 9030 SoC, made of an AP806 Quad and
- * one CP110.
- */
+/* Device Tree file for the SolidRun cn1930 based com express type 7, cp0  */
 
 #include <dt-bindings/gpio/gpio.h>
 #include "armada-common.dtsi"
diff --git a/arch/arm/dts/cn9131-cex7-A.dts b/arch/arm/dts/cn9131-cex7-A.dts
index 185cb9fe53..454cc2b1a5 100644
--- a/arch/arm/dts/cn9131-cex7-A.dts
+++ b/arch/arm/dts/cn9131-cex7-A.dts
@@ -18,13 +18,13 @@
 
 &cp1_comphy {
 	/* Serdes Configuration:
-	 *	Lane 0: PCIe0 (x2)
-	 *	Lane 1: PCIe0 (x2)
-	 *	Lane 2: ETH PORT 10GE
-	 *	Lane 3: SATA0
-	 *	Lane 4: PCIE1 X1
-	 *	Lane 5: PCIe2 X1
-	 */
+	*	Lane 0: PCIe0 (x2)
+	*	Lane 1: PCIe0 (x2)
+	*	Lane 2: ETH PORT 10GE
+	*	Lane 3: SATA0
+	*	Lane 4: PCIE1 X1
+	*	Lane 5: PCIe2 X1
+	*/
 	phy0 {
 		phy-type = <COMPHY_TYPE_PEX0>;
 	};
diff --git a/arch/arm/dts/cn9131-cex7.dtsi b/arch/arm/dts/cn9131-cex7.dtsi
index 780eec2bd5..03b965379c 100644
--- a/arch/arm/dts/cn9131-cex7.dtsi
+++ b/arch/arm/dts/cn9131-cex7.dtsi
@@ -5,6 +5,8 @@
  * https://spdx.org/licenses
  */
 
+/* Device Tree file for the SolidRun cn1931 based com express type 7, cp0  */
+
 #undef CP110_NAME
 #undef CP110_NUM
 #undef CP110_PCIE_MEM_SIZE
diff --git a/arch/arm/dts/cn9132-cex7-A.dts b/arch/arm/dts/cn9132-cex7-A.dts
index face906b64..965a3ab145 100644
--- a/arch/arm/dts/cn9132-cex7-A.dts
+++ b/arch/arm/dts/cn9132-cex7-A.dts
@@ -80,17 +80,17 @@
 
 &cp2_pinctl {
 	/* MPP Bus:
-	 *	[0-26]		GPIO
-	 *	[27]		SATA0_PRESENT_ACTIVEn
-	 *	[28]		SATA1_PRESENT_ACTIVEn
-	 *	[29-31, 33]	GPIO (Default)
-	 *	[32,34]		SMI
-	 *	[37-38]		I2C0
-	 *	[39-53]		GPIO
-	 *	[54]		SD_CRD_RSTn (out)
-	 *	[55]		SD_CRD_DT (in)
-	 *	[56-62]		SDIO
-	 */
+	*	[0-26]		GPIO
+	*	[27]		SATA0_PRESENT_ACTIVEn
+	*	[28]		SATA1_PRESENT_ACTIVEn
+	*	[29-31, 33]	GPIO (Default)
+	*	[32,34]		SMI
+	*	[37-38]		I2C0
+	*	[39-53]		GPIO
+	*	[54]		SD_CRD_RSTn (out)
+	*	[55]		SD_CRD_DT (in)
+	*	[56-62]		SDIO
+	*/
 		/*   0    1    2    3    4    5    6    7    8    9 */
 	pin-func = < 0x0  0x0  0x0  0x0  0x0  0x0  0x0  0x0  0x0  0x0
 		     0x0  0x0  0x0  0x0  0x0  0x0  0x0  0x0  0x0  0x0
diff --git a/arch/arm/dts/cn9132-cex7.dtsi b/arch/arm/dts/cn9132-cex7.dtsi
index 42bf7fd5d3..46d54bb647 100644
--- a/arch/arm/dts/cn9132-cex7.dtsi
+++ b/arch/arm/dts/cn9132-cex7.dtsi
@@ -5,6 +5,8 @@
  * https://spdx.org/licenses
  */
 
+/* Device Tree file for the SolidRun cn1932 based com express type 7, cp0  */
+
 #undef CP110_NAME
 #undef CP110_NUM
 #undef CP110_PCIE_MEM_SIZE
-- 
2.25.1

