$date
	Sun Oct 23 03:30:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1060855
b11010 !
1"
#1060858
b11010 &
b11010 %
1$
#1060859
0"
#1060862
b1101 &
b1101 %
#1060866
b101000 &
b101000 %
#1060870
b10100 &
b10100 %
#1060874
b1010 &
b1010 %
#1060878
b101 &
b101 %
#1060882
b10000 &
b10000 %
#1060886
b1000 &
b1000 %
#1060890
b100 &
b100 %
#1060894
b10 &
b10 %
#1060898
b1 &
b1 %
1#
#1060902
b0 &
0#
b0 %
0$
#1997481
b1010 !
1"
#1997482
b1010 &
b1010 %
1$
#1997483
0"
#1997486
b101 &
b101 %
#1997490
b10000 &
b10000 %
#1997494
b1000 &
b1000 %
#1997498
b100 &
b100 %
#1997502
b10 &
b10 %
#1997506
b1 &
b1 %
1#
#1997510
b0 &
0#
b0 %
0$
#3004409
b11 !
1"
#3004410
b11 &
b11 %
1$
#3004411
0"
#3004414
b1010 &
b1010 %
#3004418
b101 &
b101 %
#3004422
b10000 &
b10000 %
#3004426
b1000 &
b1000 %
#3004430
b100 &
b100 %
#3004434
b10 &
b10 %
#3004438
b1 &
1#
b1 %
#3004442
b0 &
b0 %
0#
0$
#4500012
