Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Wed Jun  5 16:25:16 2024
| Host         : ovi running 64-bit major release  (build 9200)
| Command      : report_methodology -file MAIN_methodology_drc_routed.rpt -pb MAIN_methodology_drc_routed.pb -rpx MAIN_methodology_drc_routed.rpx
| Design       : MAIN
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 132
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 6          |
| LUTAR-1   | Warning          | LUT drives async reset alert   | 2          |
| TIMING-18 | Warning          | Missing input or output delay  | 11         |
| TIMING-20 | Warning          | Non-clocked latch              | 112        |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin MAPARE_ORGANIGRAMA/FSM_sequential_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin c7/verif_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin c7/verif_reg[1]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell C1/P0/verificat_pin_reg_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) C1/verificat_pin_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell MAPARE_ORGANIGRAMA/verificat_pin_reg_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) C1/verificat_pin_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on button relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on suma[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on suma[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on suma[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on suma[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on suma[4] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on suma[5] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on suma[6] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on suma[7] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on suma[8] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on suma[9] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch C1/verificat_pin_reg/L7 (in C1/verificat_pin_reg macro) cannot be properly analyzed as its control pin C1/verificat_pin_reg/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch C4/RAM_reg[0][0] cannot be properly analyzed as its control pin C4/RAM_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch C4/RAM_reg[0][10] cannot be properly analyzed as its control pin C4/RAM_reg[0][10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch C4/RAM_reg[0][11] cannot be properly analyzed as its control pin C4/RAM_reg[0][11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch C4/RAM_reg[0][1] cannot be properly analyzed as its control pin C4/RAM_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch C4/RAM_reg[0][2] cannot be properly analyzed as its control pin C4/RAM_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch C4/RAM_reg[0][3] cannot be properly analyzed as its control pin C4/RAM_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch C4/RAM_reg[0][4] cannot be properly analyzed as its control pin C4/RAM_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch C4/RAM_reg[0][5] cannot be properly analyzed as its control pin C4/RAM_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch C4/RAM_reg[0][6] cannot be properly analyzed as its control pin C4/RAM_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch C4/RAM_reg[0][7] cannot be properly analyzed as its control pin C4/RAM_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch C4/RAM_reg[0][8] cannot be properly analyzed as its control pin C4/RAM_reg[0][8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch C4/RAM_reg[0][9] cannot be properly analyzed as its control pin C4/RAM_reg[0][9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch C4/RAM_reg[1][0] cannot be properly analyzed as its control pin C4/RAM_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch C4/RAM_reg[1][10] cannot be properly analyzed as its control pin C4/RAM_reg[1][10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch C4/RAM_reg[1][11] cannot be properly analyzed as its control pin C4/RAM_reg[1][11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch C4/RAM_reg[1][1] cannot be properly analyzed as its control pin C4/RAM_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch C4/RAM_reg[1][2] cannot be properly analyzed as its control pin C4/RAM_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch C4/RAM_reg[1][3] cannot be properly analyzed as its control pin C4/RAM_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch C4/RAM_reg[1][4] cannot be properly analyzed as its control pin C4/RAM_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch C4/RAM_reg[1][5] cannot be properly analyzed as its control pin C4/RAM_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch C4/RAM_reg[1][6] cannot be properly analyzed as its control pin C4/RAM_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch C4/RAM_reg[1][7] cannot be properly analyzed as its control pin C4/RAM_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch C4/RAM_reg[1][8] cannot be properly analyzed as its control pin C4/RAM_reg[1][8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch C4/RAM_reg[1][9] cannot be properly analyzed as its control pin C4/RAM_reg[1][9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch C4/RAM_reg[2][0] cannot be properly analyzed as its control pin C4/RAM_reg[2][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch C4/RAM_reg[2][10] cannot be properly analyzed as its control pin C4/RAM_reg[2][10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch C4/RAM_reg[2][11] cannot be properly analyzed as its control pin C4/RAM_reg[2][11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch C4/RAM_reg[2][1] cannot be properly analyzed as its control pin C4/RAM_reg[2][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch C4/RAM_reg[2][2] cannot be properly analyzed as its control pin C4/RAM_reg[2][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch C4/RAM_reg[2][3] cannot be properly analyzed as its control pin C4/RAM_reg[2][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch C4/RAM_reg[2][4] cannot be properly analyzed as its control pin C4/RAM_reg[2][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch C4/RAM_reg[2][5] cannot be properly analyzed as its control pin C4/RAM_reg[2][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch C4/RAM_reg[2][6] cannot be properly analyzed as its control pin C4/RAM_reg[2][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch C4/RAM_reg[2][7] cannot be properly analyzed as its control pin C4/RAM_reg[2][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch C4/RAM_reg[2][8] cannot be properly analyzed as its control pin C4/RAM_reg[2][8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch C4/RAM_reg[2][9] cannot be properly analyzed as its control pin C4/RAM_reg[2][9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch C4/RAM_reg[3][0] cannot be properly analyzed as its control pin C4/RAM_reg[3][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch C4/RAM_reg[3][10] cannot be properly analyzed as its control pin C4/RAM_reg[3][10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch C4/RAM_reg[3][11] cannot be properly analyzed as its control pin C4/RAM_reg[3][11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch C4/RAM_reg[3][1] cannot be properly analyzed as its control pin C4/RAM_reg[3][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch C4/RAM_reg[3][2] cannot be properly analyzed as its control pin C4/RAM_reg[3][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch C4/RAM_reg[3][3] cannot be properly analyzed as its control pin C4/RAM_reg[3][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch C4/RAM_reg[3][4] cannot be properly analyzed as its control pin C4/RAM_reg[3][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch C4/RAM_reg[3][5] cannot be properly analyzed as its control pin C4/RAM_reg[3][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch C4/RAM_reg[3][6] cannot be properly analyzed as its control pin C4/RAM_reg[3][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch C4/RAM_reg[3][7] cannot be properly analyzed as its control pin C4/RAM_reg[3][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch C4/RAM_reg[3][8] cannot be properly analyzed as its control pin C4/RAM_reg[3][8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch C4/RAM_reg[3][9] cannot be properly analyzed as its control pin C4/RAM_reg[3][9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch C4/RAM_reg[4][0] cannot be properly analyzed as its control pin C4/RAM_reg[4][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch C4/RAM_reg[4][10] cannot be properly analyzed as its control pin C4/RAM_reg[4][10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch C4/RAM_reg[4][11] cannot be properly analyzed as its control pin C4/RAM_reg[4][11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch C4/RAM_reg[4][1] cannot be properly analyzed as its control pin C4/RAM_reg[4][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch C4/RAM_reg[4][2] cannot be properly analyzed as its control pin C4/RAM_reg[4][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch C4/RAM_reg[4][3] cannot be properly analyzed as its control pin C4/RAM_reg[4][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch C4/RAM_reg[4][4] cannot be properly analyzed as its control pin C4/RAM_reg[4][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch C4/RAM_reg[4][5] cannot be properly analyzed as its control pin C4/RAM_reg[4][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch C4/RAM_reg[4][6] cannot be properly analyzed as its control pin C4/RAM_reg[4][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch C4/RAM_reg[4][7] cannot be properly analyzed as its control pin C4/RAM_reg[4][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch C4/RAM_reg[4][8] cannot be properly analyzed as its control pin C4/RAM_reg[4][8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch C4/RAM_reg[4][9] cannot be properly analyzed as its control pin C4/RAM_reg[4][9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch C4/RAM_reg[5][0] cannot be properly analyzed as its control pin C4/RAM_reg[5][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch C4/RAM_reg[5][10] cannot be properly analyzed as its control pin C4/RAM_reg[5][10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch C4/RAM_reg[5][11] cannot be properly analyzed as its control pin C4/RAM_reg[5][11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch C4/RAM_reg[5][1] cannot be properly analyzed as its control pin C4/RAM_reg[5][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch C4/RAM_reg[5][2] cannot be properly analyzed as its control pin C4/RAM_reg[5][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch C4/RAM_reg[5][3] cannot be properly analyzed as its control pin C4/RAM_reg[5][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch C4/RAM_reg[5][4] cannot be properly analyzed as its control pin C4/RAM_reg[5][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch C4/RAM_reg[5][5] cannot be properly analyzed as its control pin C4/RAM_reg[5][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch C4/RAM_reg[5][6] cannot be properly analyzed as its control pin C4/RAM_reg[5][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch C4/RAM_reg[5][7] cannot be properly analyzed as its control pin C4/RAM_reg[5][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch C4/RAM_reg[5][8] cannot be properly analyzed as its control pin C4/RAM_reg[5][8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch C4/RAM_reg[5][9] cannot be properly analyzed as its control pin C4/RAM_reg[5][9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch C4/RAM_reg[6][0] cannot be properly analyzed as its control pin C4/RAM_reg[6][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch C4/RAM_reg[6][10] cannot be properly analyzed as its control pin C4/RAM_reg[6][10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch C4/RAM_reg[6][11] cannot be properly analyzed as its control pin C4/RAM_reg[6][11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch C4/RAM_reg[6][1] cannot be properly analyzed as its control pin C4/RAM_reg[6][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch C4/RAM_reg[6][2] cannot be properly analyzed as its control pin C4/RAM_reg[6][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#79 Warning
Non-clocked latch  
The latch C4/RAM_reg[6][3] cannot be properly analyzed as its control pin C4/RAM_reg[6][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#80 Warning
Non-clocked latch  
The latch C4/RAM_reg[6][4] cannot be properly analyzed as its control pin C4/RAM_reg[6][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#81 Warning
Non-clocked latch  
The latch C4/RAM_reg[6][5] cannot be properly analyzed as its control pin C4/RAM_reg[6][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#82 Warning
Non-clocked latch  
The latch C4/RAM_reg[6][6] cannot be properly analyzed as its control pin C4/RAM_reg[6][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#83 Warning
Non-clocked latch  
The latch C4/RAM_reg[6][7] cannot be properly analyzed as its control pin C4/RAM_reg[6][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#84 Warning
Non-clocked latch  
The latch C4/RAM_reg[6][8] cannot be properly analyzed as its control pin C4/RAM_reg[6][8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#85 Warning
Non-clocked latch  
The latch C4/RAM_reg[6][9] cannot be properly analyzed as its control pin C4/RAM_reg[6][9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#86 Warning
Non-clocked latch  
The latch C4/banc100_reg[0] cannot be properly analyzed as its control pin C4/banc100_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#87 Warning
Non-clocked latch  
The latch C4/banc100_reg[1] cannot be properly analyzed as its control pin C4/banc100_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#88 Warning
Non-clocked latch  
The latch C4/banc100_reg[2] cannot be properly analyzed as its control pin C4/banc100_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#89 Warning
Non-clocked latch  
The latch C4/banc100_reg[3] cannot be properly analyzed as its control pin C4/banc100_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#90 Warning
Non-clocked latch  
The latch C4/banc200_reg[0] cannot be properly analyzed as its control pin C4/banc200_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#91 Warning
Non-clocked latch  
The latch C4/banc200_reg[1] cannot be properly analyzed as its control pin C4/banc200_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#92 Warning
Non-clocked latch  
The latch C4/banc200_reg[2] cannot be properly analyzed as its control pin C4/banc200_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#93 Warning
Non-clocked latch  
The latch C4/banc200_reg[3] cannot be properly analyzed as its control pin C4/banc200_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#94 Warning
Non-clocked latch  
The latch C4/banc500_reg[0] cannot be properly analyzed as its control pin C4/banc500_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#95 Warning
Non-clocked latch  
The latch C4/banc500_reg[1] cannot be properly analyzed as its control pin C4/banc500_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#96 Warning
Non-clocked latch  
The latch C4/banc500_reg[2] cannot be properly analyzed as its control pin C4/banc500_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#97 Warning
Non-clocked latch  
The latch C4/banc500_reg[3] cannot be properly analyzed as its control pin C4/banc500_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#98 Warning
Non-clocked latch  
The latch C4/banc50_reg[0] cannot be properly analyzed as its control pin C4/banc50_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#99 Warning
Non-clocked latch  
The latch C4/banc50_reg[1] cannot be properly analyzed as its control pin C4/banc50_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#100 Warning
Non-clocked latch  
The latch C4/banc50_reg[2] cannot be properly analyzed as its control pin C4/banc50_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#101 Warning
Non-clocked latch  
The latch C4/banc50_reg[3] cannot be properly analyzed as its control pin C4/banc50_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#102 Warning
Non-clocked latch  
The latch C5/existenta_suma_reg cannot be properly analyzed as its control pin C5/existenta_suma_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#103 Warning
Non-clocked latch  
The latch C6/sold_reg[3] cannot be properly analyzed as its control pin C6/sold_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#104 Warning
Non-clocked latch  
The latch C6/sold_reg[5] cannot be properly analyzed as its control pin C6/sold_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#105 Warning
Non-clocked latch  
The latch C6/sold_reg[6] cannot be properly analyzed as its control pin C6/sold_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#106 Warning
Non-clocked latch  
The latch C6/sold_reg[7] cannot be properly analyzed as its control pin C6/sold_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#107 Warning
Non-clocked latch  
The latch C6/sold_reg[8] cannot be properly analyzed as its control pin C6/sold_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#108 Warning
Non-clocked latch  
The latch C6/sold_reg[9] cannot be properly analyzed as its control pin C6/sold_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#109 Warning
Non-clocked latch  
The latch MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[0] cannot be properly analyzed as its control pin MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#110 Warning
Non-clocked latch  
The latch MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[1] cannot be properly analyzed as its control pin MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#111 Warning
Non-clocked latch  
The latch MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[2] cannot be properly analyzed as its control pin MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#112 Warning
Non-clocked latch  
The latch MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[3] cannot be properly analyzed as its control pin MAPARE_ORGANIGRAMA/FSM_sequential_nx_state_reg[3]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 112 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


