module alu_control(Instruction,Instruction_op,RegDst,Jump,Branch,MemRead,MemToReg,ALUop,MemWrite,ALUsrc,RegWrite,sign,SignOrZero,ImmChoose,toWriteData);
input [4:0] Instruction;
input [1:0] Instruction_op;
output reg Jump,Branch,MemRead,MemToReg,ALUop,MemWrite,ALUsrc,RegWrite,sign,SignOrZero,toWriteData;
output reg [1:0] ImmChoose, RegDst;


always @(*)
begin
	case(Instruction)
		5'b01000:begin //ADDI Rd, Rs, immediate 	Rd <- Rs + I(sign ext.) 
			RegDst = 2'b00;
			Jump = 1'b0;
			MemRead = 1'b0; 
			MemToReg = 1'b0;
			ALUop = 1'b1;
			MemWrite = 1'b0;           
			ALUsrc = 1'b1;
			RegWrite = 1'b1;
			ImmChoose = 1'b0;
			SignOrZero = 1'b1;
			toWriteData = 1'b0;
		end
		5'b01001: begin //SUBI Rd, Rs, immediate 	Rd <- I(sign ext.) - Rs 
			RegDst = 2'b00;
			Jump = 1'b0;
			MemRead = 1'b0; 
			MemToReg = 1'b0;
			ALUop = 1'b1;
			MemWrite = 1'b0;           
			ALUsrc = 1'b1;
			RegWrite = 1'b1;
			ImmChoose = 1'b0;
			SignOrZero = 1'b1;
			toWriteData = 1'b0;
		end
		5'b01010: begin //XORI Rd, Rs, immediate 	Rd <- Rs XOR I(zero ext.) 
			RegDst = 2'b00;
			Jump = 1'b0;
			MemRead = 1'b0; 
			MemToReg = 1'b0;
			ALUop = 1'b1;
			MemWrite = 1'b0;           
			ALUsrc = 1'b1;
			RegWrite = 1'b1;
			ImmChoose = 1'b0;
			SignOrZero = 1'b0;
			toWriteData = 1'b0;
		end
		5'b01011: begin //ANDNI Rd, Rs, immediate 	Rd <- Rs AND ~I(zero ext.) 
			RegDst = 2'b00;
			Jump = 1'b0;
			MemRead = 1'b0; 
			MemToReg = 1'b0;
			ALUop = 1'b1;
			MemWrite = 1'b0;           
			ALUsrc = 1'b1;
			RegWrite = 1'b1;
			ImmChoose = 1'b0;
			SignOrZero = 1'b0;
			toWriteData = 1'b0;
		end
		5'b10100: begin //ROLI Rd, Rs, immediate 	Rd <- Rs <<(rotate) I(lowest 4 bits) s
			RegDst = 2'b00;
			Jump = 1'b0;
			MemRead = 1'b0; 
			MemToReg = 1'b0;
			ALUop = 1'b1;
			MemWrite = 1'b0;           
			ALUsrc = 1'b1;
			RegWrite = 1'b1;
			ImmChoose = 1'b0;
			SignOrZero = 1'bx;
			toWriteData = 1'b0;
		end
		5'b10101: begin //SLLI Rd, Rs, immediate 	Rd <- Rs << I(lowest 4 bits) 
			RegDst = 2'b00;
			Jump = 1'b0;
			MemRead = 1'b0; 
			MemToReg = 1'b0;
			ALUop = 1'b1;
			MemWrite = 1'b0;           
			ALUsrc = 1'b1;
			RegWrite = 1'b1;
			ImmChoose = 1'b0;
			SignOrZero = 1'bx;
			toWriteData = 1'b0;
		end
		5'b10110: begin //RORI Rd, Rs, immediate 	Rd <- Rs >>(rotate) I(lowest 4 bits) 
			RegDst = 2'b00;
			Jump = 1'b0;
			MemRead = 1'b0; 
			MemToReg = 1'b0;
			ALUop = 1'b1;
			MemWrite = 1'b0;           
			ALUsrc = 1'b1;
			RegWrite = 1'b1;
			ImmChoose = 1'b0;
			SignOrZero = 1'bx;
			toWriteData = 1'b0;
		end
		5'b10111: begin //SRLI Rd, Rs, immediate 	Rd <- Rs >> I(lowest 4 bits) 
			RegDst = 2'b00;
			Jump = 1'b0;
			MemRead = 1'b0; 
			MemToReg = 1'b0;
			ALUop = 1'b1;
			MemWrite = 1'b0;           
			ALUsrc = 1'b1;
			RegWrite = 1'b1;
			ImmChoose = 1'b0;
			SignOrZero = 1'bx;
			toWriteData = 1'b0;
		end
		5'b10000: begin //ST Rd, Rs, immediate 	Mem[Rs + I(sign ext.)] <- Rd 
			RegDst = 2'bxx;
			Jump = 1'b0;
			MemRead = 1'b0; 
			MemToReg = 1'bx;
			ALUop = 1'b1;
			MemWrite = 1'b1;           
			ALUsrc = 1'b1;
			RegWrite = 1'b0;
			ImmChoose = 1'b0;
			SignOrZero = 1'b1;
			toWriteData = 1'b0;
		end
		5'b10001: begin //LD Rd, Rs, immediate 	Rd <- Mem[Rs + I(sign ext.)] 
			RegDst = 2'b00;
			Jump = 1'b0;
			MemRead = 1'b1; 
			MemToReg = 1'b1;
			ALUop = 1'b1;
			MemWrite = 1'b0;           
			ALUsrc = 1'b1;
			RegWrite = 1'b1;
			ImmChoose = 1'b0;
			SignOrZero = 1'b1;
			toWriteData = 1'b0;
		end
		5'b10011: begin //STU Rd, Rs, immediate 	Mem[Rs + I(sign ext.)] <- Rd Rs <- Rs + I(sign ext.) 
			RegDst = 2'b10;
			Jump = 1'b0;
			MemRead = 1'b0; 
			MemToReg = 1'b0;
			ALUop = 1'b1;
			MemWrite = 1'b1;           
			ALUsrc = 1'b1;
			RegWrite = 1'b1;
			ImmChoose = 1'b0;
			SignOrZero = 1'b1;
			toWriteData = 1'b0;
		end
		5'b11011: begin //NEED LASt 2 bits for opcode
			RegDst = 2'b01;
			Jump = 1'b0;
			MemRead = 1'b0; 
			MemToReg = 1'b0;
			ALUop = 1'b0;
			MemWrite = 1'b0;           
			ALUsrc = 1'b0;
			RegWrite = 1'b1;
			ImmChoose = 1'bx;
			SignOrZero = 1'bx;
			toWriteData = 1'b0;
		end
		5'b11010: begin // Need Last 2 bits for opcode
			RegDst = 2'b01;
			Jump = 1'b0;
			MemRead = 1'b0; 
			MemToReg = 1'b0;
			ALUop = 1'b0;
			MemWrite = 1'b0;           
			ALUsrc = 1'b0;
			RegWrite = 1'b1;
			ImmChoose = 1'bx;
			SignOrZero = 1'bx;
			toWriteData = 1'b0;
		end
		5'b11100: begin // SEQ Rd, Rs, Rt 	if (Rs == Rt) then Rd <- 1 else Rd <- 0 
			RegDst = 2'b01;
			Jump = 1'b0;
			MemRead = 1'b0; 
			MemToReg = 1'b0;
			ALUop = 1'b0;
			MemWrite = 1'b0;           
			ALUsrc = 1'b0;
			RegWrite = 1'b1;
			ImmChoose = 1'bx;
			SignOrZero = 1'bx;
			toWriteData = 1'b0;
		end
		5'b11101: begin //SLT Rd, Rs, Rt 	if (Rs < Rt) then Rd <- 1 else Rd <- 0 
			RegDst = 2'b01;
			Jump = 1'b0;
			MemRead = 1'b0; 
			MemToReg = 1'b0;
			ALUop = 1'b0;
			MemWrite = 1'b0;           
			ALUsrc = 1'b0;
			RegWrite = 1'b1;
			ImmChoose = 1'bx;
			SignOrZero = 1'bx;
			toWriteData = 1'b0;
		end
		5'b11110: begin //SLE Rd, Rs, Rt 	if (Rs <= Rt) then Rd <- 1 else Rd <- 0 
			RegDst = 2'b01;
			Jump = 1'b0;
			MemRead = 1'b0; 
			MemToReg = 1'b0;
			ALUop = 1'b0;
			MemWrite = 1'b0;           
			ALUsrc = 1'b0;
			RegWrite = 1'b1;
			ImmChoose = 1'bx;
			SignOrZero = 1'bx;
			toWriteData = 1'b0;
		end
		5'b11111: begin //SCO Rd, Rs, Rt 	if (Rs + Rt) generates carry out then Rd <- 1 else Rd <- 0 
			RegDst = 2'b01;
			Jump = 1'b0;
			MemRead = 1'b0; 
			MemToReg = 1'b0;
			ALUop = 1'b0;
			MemWrite = 1'b0;           
			ALUsrc = 1'b0;
			RegWrite = 1'b1;
			ImmChoose = 1'bx;
			SignOrZero = 1'bx;
			toWriteData = 1'b0;
		end
		5'b01100: begin //SCO Rd, Rs, Rt 	if (Rs + Rt) generates carry out then Rd <- 1 else Rd <- 0 
			RegDst = 2'bxx;
			Jump = 1'b1;
			MemRead = 1'b0; 
			MemToReg = 1'b0;
			ALUop = 1'b0;
			MemWrite = 1'b0;           
			ALUsrc = 1'b0;
			RegWrite = 1'b1;
			ImmChoose = 1'bx;
			SignOrZero = 1'bx;
			toWriteData = 1'b0;
		end
		











	endcase
end










endmodule
