use std::sync::LazyLock;

use crate::protocol::project::Signed16RingElement;
use crate::{
    common::{
        config::{DEGREE, HALF_DEGREE, MOD_Q},
        ring_arithmetic::{
            incomplete_ntt_multiplication, QuadraticExtension, Representation, RingElement,
        },
    },
    hexl::bindings::{eltwise_reduce_mod, multiply_mod, sub_mod},
};

pub static HALF_WAY_MOD_Q: LazyLock<u64> = LazyLock::new(|| {
    let budget = u64::MAX / (MOD_Q * 4);
    budget * MOD_Q
});

pub static HALF_WAY_MOD_Q_RING_CF: LazyLock<RingElement> =
    LazyLock::new(|| RingElement::all(*HALF_WAY_MOD_Q, Representation::Coefficients));

#[cfg(all(target_arch = "x86_64", target_feature = "avx512f"))]
use std::arch::x86_64::{
    __m128i, __m512i, __mmask8, _mm512_add_epi16, _mm512_cmpgt_epu64_mask, _mm512_cvtepi64_epi16,
    _mm512_load_si512, _mm512_mask_sub_epi64, _mm512_set1_epi64, _mm512_setzero_si512,
    _mm512_store_si512, _mm512_sub_epi16, _mm_store_si128,
};

#[inline(always)]
pub fn centered_i64_from_u64_mod_q_scalar(x: u64) -> i64 {
    let half_q = MOD_Q >> 1;
    if x > half_q {
        x.wrapping_sub(MOD_Q) as i64
    } else {
        x as i64
    }
}

/// Packs `i64` values into `i16` by signed truncation (keeping the low 16 bits).
///
/// On AVX-512, loads 16 × `i64` values (two `__m512i` registers of 8 lanes each),
/// narrows them to 16 × `i16` via [`_mm512_cvtepi64_epi16`], and stores the two
/// resulting `__m128i` vectors.  Falls back to scalar casts on other platforms.
///
/// # Panics
///
/// Panics if `dst.len() != src.len()` or `src.len()` is not a multiple of 16.
/// In the scalar fallback, also panics (debug) if any value exceeds the `i16` range.
#[inline(always)]
pub fn pack_i64_to_i16_deg16(dst: &mut [i16], src: &[i64]) {
    debug_assert_eq!(dst.len(), src.len());
    debug_assert!(src.len() % 16 == 0);

    // #[cfg(feature = "debug-decomp")]
    // {
    //     for &s in src.iter() {
    //         assert!(s >= i16::MIN as i64 && s <= i16::MAX as i64);
    //     }
    // }

    #[cfg(all(target_arch = "x86_64", target_feature = "avx512f"))]
    {
        let _i = 0usize;
        for k in 0..src.len() / 16 {
            unsafe {
                let i = k * 16;
                // Load 16 i64 (two zmm registers of 8 i64)
                let a0 = _mm512_load_si512(src.as_ptr().add(i) as *const __m512i);
                let a1 = _mm512_load_si512(src.as_ptr().add(i + 8) as *const __m512i);

                // Narrow 8 i64 -> 8 i16 (signed truncating), result is 128-bit each
                let w0: __m128i = _mm512_cvtepi64_epi16(a0);
                let w1: __m128i = _mm512_cvtepi64_epi16(a1);

                _mm_store_si128(dst.as_mut_ptr().add(i) as *mut __m128i, w0);
                _mm_store_si128(dst.as_mut_ptr().add(i + 8) as *mut __m128i, w1);
            }
        }
    }

    #[cfg(all(
        target_arch = "x86_64",
        target_feature = "avx2",
        not(target_feature = "avx512f")
    ))]
    {
        use std::arch::x86_64::*;
        // Process 8 i64 → 8 i16 per iteration using two __m256i (4+4) → one __m128i.
        // Values are guaranteed to fit in i16, so signed-saturating packs == truncation.
        for k in 0..src.len() / 8 {
            unsafe {
                let i = k * 8;
                let a0 = _mm256_loadu_si256(src.as_ptr().add(i) as *const __m256i);
                let a1 = _mm256_loadu_si256(src.as_ptr().add(i + 4) as *const __m256i);

                // Gather the low 32 bits of each i64 into positions 0,1 of each 128-bit half.
                // _MM_SHUFFLE(0,0,2,0) = 0b00_00_10_00 = 8
                let s0 = _mm256_shuffle_epi32(a0, 8);
                let s1 = _mm256_shuffle_epi32(a1, 8);

                // Interleave the two low-32 pairs from the halves of each register.
                let c0 =
                    _mm_unpacklo_epi64(_mm256_castsi256_si128(s0), _mm256_extracti128_si256(s0, 1));
                let c1 =
                    _mm_unpacklo_epi64(_mm256_castsi256_si128(s1), _mm256_extracti128_si256(s1, 1));

                // Pack 4+4 i32 → 8 i16 (signed saturating = truncating since values fit).
                let packed = _mm_packs_epi32(c0, c1);
                _mm_storeu_si128(dst.as_mut_ptr().add(i) as *mut __m128i, packed);
            }
        }
    }

    #[cfg(not(all(
        target_arch = "x86_64",
        any(target_feature = "avx512f", target_feature = "avx2")
    )))]
    for (d, &s) in dst.iter_mut().zip(src.iter()) {
        debug_assert!(s >= i16::MIN as i64 && s <= i16::MAX as i64);
        *d = s as i16;
    }
    return;
}

/// Converts unsigned residues in `[0, Q)` to centred signed form in `(-Q/2, Q/2]`.
///
/// For each element `x`:
/// - If `x > Q/2`, the result is `x − Q` (interpreted as a negative `i64`).
/// - Otherwise the value is kept as-is.
///
/// On AVX-512, processes 8 lanes per iteration using
/// [`_mm512_cmpgt_epu64_mask`] to identify the "negative" lanes and
/// [`_mm512_mask_sub_epi64`] to subtract `Q` from them.
/// Falls back to [`centered_i64_from_u64_mod_q_scalar`] on other platforms.
#[inline(always)]
pub fn centered_coeffs_u64_to_i64_inplace(out_i64: &mut [i64; DEGREE], in_u64: &[u64; DEGREE]) {
    debug_assert_eq!(out_i64.len(), in_u64.len());

    #[cfg(all(target_arch = "x86_64", target_feature = "avx512f"))]
    unsafe {
        let half_q = MOD_Q >> 1;
        let vq = _mm512_set1_epi64(MOD_Q as i64);
        let vhalfq = _mm512_set1_epi64(half_q as i64);

        let _i = 0usize;
        let n = in_u64.len();

        // 8 u64 lanes per __m512i
        for k in 0..(n / 8) {
            let i = k * 8;
            let a = _mm512_load_si512(in_u64.as_ptr().add(i) as *const __m512i);

            // neg lanes are ones where x > halfQ
            let neg: __mmask8 = _mm512_cmpgt_epu64_mask(a, vhalfq);

            // if neg: x = x - Q (wraps in u64 domain; interpreting as i64 gives negative)
            let signed = _mm512_mask_sub_epi64(a, neg, a, vq);

            // store as i64
            _mm512_store_si512(out_i64.as_mut_ptr().add(i) as *mut __m512i, signed);
        }
    }

    #[cfg(all(
        target_arch = "x86_64",
        target_feature = "avx2",
        not(target_feature = "avx512f")
    ))]
    unsafe {
        use std::arch::x86_64::*;
        let half_q = MOD_Q >> 1;
        // All values are < 2^50 (< Q < 2^50+1), so the sign bit is never set.
        // Signed _mm256_cmpgt_epi64 is therefore equivalent to unsigned comparison here.
        let vq = _mm256_set1_epi64x(MOD_Q as i64);
        let vhalfq = _mm256_set1_epi64x(half_q as i64);
        let n = in_u64.len();
        for k in 0..(n / 4) {
            let i = k * 4;
            let a = _mm256_loadu_si256(in_u64.as_ptr().add(i) as *const __m256i);
            // Lanes where x > halfQ need subtracting Q to become negative.
            let neg = _mm256_cmpgt_epi64(a, vhalfq);
            let adjusted = _mm256_sub_epi64(a, _mm256_and_si256(vq, neg));
            _mm256_storeu_si256(out_i64.as_mut_ptr().add(i) as *mut __m256i, adjusted);
        }
    }

    #[cfg(not(all(
        target_arch = "x86_64",
        any(target_feature = "avx512f", target_feature = "avx2")
    )))]
    for (dst, &src) in out_i64.iter_mut().zip(in_u64.iter()) {
        *dst = centered_i64_from_u64_mod_q_scalar(src);
    }
}

/// Projects one row of the projection matrix against an `i16`-packed sub-witness,
/// producing the result as `u64` residues modulo `Q`.
///
/// Given the pre-separated lists of positive (`pos`) and negative (`neg`) column
/// indices for a single projection-matrix row, this function:
///
/// 1. Accumulates the positive witness rows via `_mm512_add_epi16`.
/// 2. Accumulates the negated negative rows via `_mm512_sub_epi16`.
/// 3. Combines both accumulators, unpacks 32 × `i16` lanes into `u64`
///    (via [`convert_i16_as_u64`]), and reduces modulo `Q`.
///
/// Processes 32 `i16` lanes (one `__m512i`) per inner iteration.
///
/// # Arguments
///
/// * `subwitness_i16` – Slice of [`Signed16RingElement`]s (the packed witness rows).
/// * `pos` – Column indices where the projection matrix entry is +1.
/// * `neg` – Column indices where the projection matrix entry is −1.
/// * `out_u64` – Output buffer of `DEGREE` `u64` values (reduced mod `Q`).
#[cfg(all(target_arch = "x86_64", target_feature = "avx512f"))]
pub fn project_one_row_i16_to_u64<const DEGREE: usize>(
    subwitness_i16: &[Signed16RingElement], // len = projection_ratio*H
    pos: &[u16],
    neg: &[u16],
    out_u64: &mut [u64; DEGREE],
) {
    use crate::hexl::bindings::eltwise_reduce_mod;

    debug_assert!(DEGREE % 16 == 0);

    unsafe {
        for j in 0..(DEGREE / 32) {
            let k = j * 32;

            let mut acc0 = _mm512_setzero_si512();
            let mut acc1 = _mm512_setzero_si512();

            for &i in pos {
                let v = _mm512_load_si512(
                    subwitness_i16[i as usize].0.as_ptr().add(k) as *const __m512i
                );
                acc0 = _mm512_add_epi16(acc0, v);
            }

            for &i in neg {
                let v = _mm512_load_si512(
                    subwitness_i16[i as usize].0.as_ptr().add(k) as *const __m512i
                );
                acc1 = _mm512_sub_epi16(acc1, v);
            }

            let acc = _mm512_add_epi16(acc0, acc1);
            convert_i16_as_u64(out_u64.as_mut_ptr().add(k), acc);
        }
        eltwise_reduce_mod(
            out_u64.as_mut_ptr(),
            out_u64.as_ptr(),
            out_u64.len() as u64,
            MOD_Q,
        );
    }
}

/// AVX2 path for [`project_one_row_i16_to_u64`].
///
/// Accumulates 16 × `i16` lanes per iteration using `__m256i`, then converts
/// the accumulated `i16` result to `u64` residues mod `Q`.
#[cfg(all(
    target_arch = "x86_64",
    target_feature = "avx2",
    not(target_feature = "avx512f")
))]
pub fn project_one_row_i16_to_u64<const DEGREE: usize>(
    subwitness_i16: &[Signed16RingElement],
    pos: &[u16],
    neg: &[u16],
    out_u64: &mut [u64; DEGREE],
) {
    use std::arch::x86_64::*;
    debug_assert!(DEGREE % 16 == 0);

    unsafe {
        for j in 0..(DEGREE / 16) {
            let k = j * 16;

            let mut acc0 = _mm256_setzero_si256();
            let mut acc1 = _mm256_setzero_si256();

            for &i in pos {
                let v = _mm256_loadu_si256(
                    subwitness_i16[i as usize].0.as_ptr().add(k) as *const __m256i
                );
                acc0 = _mm256_add_epi16(acc0, v);
            }
            for &i in neg {
                let v = _mm256_loadu_si256(
                    subwitness_i16[i as usize].0.as_ptr().add(k) as *const __m256i
                );
                acc1 = _mm256_sub_epi16(acc1, v);
            }
            let acc = _mm256_add_epi16(acc0, acc1);

            // Unpack 16 × i16 → 16 × u64 via a temp array, mapping negatives to [0,Q).
            let mut tmp = [0i16; 16];
            _mm256_storeu_si256(tmp.as_mut_ptr() as *mut __m256i, acc);
            let q_i64 = MOD_Q as i64;
            for lane in 0..16 {
                let mut r = tmp[lane] as i64;
                if r < 0 {
                    r += q_i64;
                }
                out_u64[k + lane] = r as u64;
            }
        }
        eltwise_reduce_mod(
            out_u64.as_mut_ptr(),
            out_u64.as_ptr(),
            out_u64.len() as u64,
            MOD_Q,
        );
    }
}

/// Scalar fallback for [`project_one_row_i16_to_u64`].
///
/// Uses `i32` accumulators (to avoid `i16` overflow) and final modular
/// reduction to produce `u64` residues in `[0, Q)`.
#[cfg(not(all(
    target_arch = "x86_64",
    any(target_feature = "avx512f", target_feature = "avx2")
)))]
pub fn project_one_row_i16_to_u64<const DEGREE: usize>(
    subwitness_i16: &[Signed16RingElement],
    pos: &[u16],
    neg: &[u16],
    out_u64: &mut [u64; DEGREE],
) {
    debug_assert!(DEGREE % 16 == 0);

    let mut acc: [i32; DEGREE] = [0; DEGREE];

    for &i in pos {
        let row = &subwitness_i16[i as usize].0;
        for k in 0..DEGREE {
            acc[k] += row[k] as i32;
        }
    }

    for &i in neg {
        let row = &subwitness_i16[i as usize].0;
        for k in 0..DEGREE {
            acc[k] -= row[k] as i32;
        }
    }

    let q = MOD_Q as i64;

    for k in 0..DEGREE {
        let x = acc[k] as i64;
        let mut r = x % q;
        if r < 0 {
            r += q;
        }
        out_u64[k] = r as u64;
    }
}

/// Wrapper for _mm512_add_epi16 that checks for overflows in debug-decomp, otherwise just adds.
#[cfg(all(target_arch = "x86_64", target_feature = "avx512f"))]
#[inline(always)]
pub unsafe fn add_epi16_checked(a: __m512i, b: __m512i) -> __m512i {
    #[cfg(feature = "debug-decomp")]
    {
        use std::arch::x86_64::{_mm512_add_epi16, _mm512_cmpgt_epi16_mask, _mm512_set1_epi16};
        let sum = _mm512_add_epi16(a, b);
        let sign_a = _mm512_cmpgt_epi16_mask(a, _mm512_set1_epi16(-1));
        let sign_b = _mm512_cmpgt_epi16_mask(b, _mm512_set1_epi16(-1));
        let sign_sum = _mm512_cmpgt_epi16_mask(sum, _mm512_set1_epi16(-1));
        let same_sign = !(sign_a ^ sign_b); // 1 where same sign
        let overflow = same_sign & (sign_a ^ sign_sum); // 1 where overflow
        if overflow != 0 {
            panic!(
                "add_epi16_checked: overflow detected in SIMD lane(s): {:032b}",
                overflow
            );
        }
        sum
    }
    #[cfg(not(feature = "debug-decomp"))]
    {
        use std::arch::x86_64::_mm512_add_epi16;
        _mm512_add_epi16(a, b)
    }
}

/// Wrapper for _mm512_sub_epi16 that checks for overflows in debug-decomp, otherwise just subtracts.
#[cfg(all(target_arch = "x86_64", target_feature = "avx512f"))]
#[inline(always)]
pub unsafe fn sub_epi16_checked(a: __m512i, b: __m512i) -> __m512i {
    #[cfg(feature = "debug-decomp")]
    {
        use std::arch::x86_64::{_mm512_cmpgt_epi16_mask, _mm512_set1_epi16, _mm512_sub_epi16};
        let diff = _mm512_sub_epi16(a, b);
        let sign_a = _mm512_cmpgt_epi16_mask(a, _mm512_set1_epi16(-1));
        let sign_b = _mm512_cmpgt_epi16_mask(b, _mm512_set1_epi16(-1));
        let sign_diff = _mm512_cmpgt_epi16_mask(diff, _mm512_set1_epi16(-1));
        let diff_sign = sign_a ^ sign_b; // 1 where different sign
        let overflow = diff_sign & (sign_a ^ sign_diff); // 1 where overflow
        if overflow != 0 {
            panic!(
                "sub_epi16_checked: overflow detected in SIMD lane(s): {:032b}",
                overflow
            );
        }
        diff
    }
    #[cfg(not(feature = "debug-decomp"))]
    {
        use std::arch::x86_64::_mm512_sub_epi16;
        _mm512_sub_epi16(a, b)
    }
}

/// Unpacks the 32 × `i16` lanes of a `__m512i` into 32 consecutive `u64` values,
/// mapping negative lanes to their canonical representative mod `Q` (by adding `Q`).
///
/// This is the final conversion step of [`project_one_row_i16_to_u64`]: it bridges
/// the `i16` SIMD accumulator with the `u64` domain expected by [`eltwise_reduce_mod`].
#[cfg(all(target_arch = "x86_64", target_feature = "avx512f"))]
#[inline(always)]
fn convert_i16_as_u64(dst_u64: *mut u64, v16x32: __m512i) {
    unsafe {
        let mut tmp = [0i16; 32];
        _mm512_store_si512(tmp.as_mut_ptr() as *mut __m512i, v16x32);

        let q_i64 = MOD_Q as i64;
        for lane in 0..32 {
            let mut r = tmp[lane] as i64;
            if r < 0 {
                r += q_i64;
            }
            *dst_u64.add(lane) = r as u64;
        }
    }
}

#[inline]
pub fn inner_product(a: &Vec<RingElement>, b: &Vec<RingElement>) -> RingElement {
    debug_assert_eq!(a.len(), b.len());
    let mut result = RingElement::zero(Representation::IncompleteNTT);
    let mut temp = RingElement::zero(Representation::IncompleteNTT);
    for (x, y) in a.iter().zip(b.iter()) {
        incomplete_ntt_multiplication(&mut temp, x, y);
        result += &temp;
    }
    result
}

#[inline]
pub fn inner_product_into(r: &mut RingElement, a: &Vec<RingElement>, b: &Vec<RingElement>) {
    debug_assert_eq!(a.len(), b.len());
    let mut temp = RingElement::zero(Representation::IncompleteNTT);
    for (x, y) in a.iter().zip(b.iter()) {
        incomplete_ntt_multiplication(&mut temp, x, y);
        *r += &temp;
    }
}

#[inline]
pub fn field_to_ring_element(fe: &QuadraticExtension) -> RingElement {
    let mut result = RingElement::zero(Representation::HomogenizedFieldExtensions);
    for i in 0..2 {
        for j in 0..HALF_DEGREE {
            result.v[j + i * HALF_DEGREE] += fe.coeffs[i];
        }
    }
    result
}

#[inline]
pub fn field_to_ring_element_into(r: &mut RingElement, fe: &QuadraticExtension) {
    for i in 0..2 {
        for j in 0..HALF_DEGREE {
            r.v[j + i * HALF_DEGREE] = fe.coeffs[i];
        }
    }
    r.representation = Representation::HomogenizedFieldExtensions;
}

pub static ONE: LazyLock<RingElement> =
    LazyLock::new(|| RingElement::one(Representation::IncompleteNTT));

pub static ALL_ONE_COEFFS: LazyLock<RingElement> =
    LazyLock::new(|| RingElement::all(1, Representation::IncompleteNTT));

pub static TWO: LazyLock<RingElement> =
    LazyLock::new(|| RingElement::constant(2, Representation::IncompleteNTT));

pub static ZERO: LazyLock<RingElement> =
    LazyLock::new(|| RingElement::zero(Representation::IncompleteNTT));

pub static ONE_QUAD: LazyLock<QuadraticExtension> =
    LazyLock::new(|| QuadraticExtension { coeffs: [1, 0] });
pub static TWO_QUAD: LazyLock<QuadraticExtension> =
    LazyLock::new(|| QuadraticExtension { coeffs: [2, 0] });
pub static ZERO_QUAD: LazyLock<QuadraticExtension> =
    LazyLock::new(|| QuadraticExtension { coeffs: [0, 0] });

// this is only for u64
pub fn precompute_structured_values(layers: &[u64]) -> Vec<u64> {
    let size = 1 << layers.len();
    let mut values = vec![1u64; size];

    for (layer_idx, &layer) in layers.iter().rev().enumerate() {
        let layer_complement = unsafe { sub_mod(1, layer, MOD_Q) };

        for i in 0..size {
            if (i >> layer_idx) & 1 == 1 {
                unsafe {
                    values[i] = multiply_mod(values[i], layer, MOD_Q);
                }
            } else {
                unsafe {
                    values[i] = multiply_mod(values[i], layer_complement, MOD_Q);
                }
            }
        }
    }

    values
}

// Vectorized version using eltwise_mult_mod for better performance
pub fn precompute_structured_values_fast(layers: &[u64]) -> Vec<u64> {
    let size = 1 << layers.len();
    let mut values = vec![1u64; size];

    for (layer_idx, &layer) in layers.iter().rev().enumerate() {
        let layer_complement = unsafe { sub_mod(1, layer, MOD_Q) };
        let chunk_size = 1 << (layer_idx + 1);
        let half_chunk = 1 << layer_idx;

        // Process in chunks where bit pattern is uniform
        for chunk_start in (0..size).step_by(chunk_size) {
            // First half of chunk (bit layer_idx = 0): multiply by layer_complement
            let start_0 = chunk_start;
            let end_0 = chunk_start + half_chunk;

            // Second half of chunk (bit layer_idx = 1): multiply by layer
            let start_1 = chunk_start + half_chunk;
            let end_1 = chunk_start + chunk_size;

            // Multiply in-place by scalar
            for i in start_0..end_0 {
                unsafe {
                    values[i] = multiply_mod(values[i], layer_complement, MOD_Q);
                }
            }

            for i in start_1..end_1 {
                unsafe {
                    values[i] = multiply_mod(values[i], layer, MOD_Q);
                }
            }
        }
    }

    values
}

#[cfg(test)]
mod tests {
    use super::*;
    use crate::common::structured_row::{PreprocessedRow, StructuredRow};

    #[test]
    fn test_precompute_structured_values() {
        use crate::common::hash::HashWrapper;

        // Test with different layer sizes
        for num_layers in 1..=10 {
            let mut hash = HashWrapper::new();
            let layers: Vec<u64> = (0..num_layers).map(|_| hash.sample_u64_mod_q()).collect();

            let result_slow = precompute_structured_values(&layers);
            let result_fast = precompute_structured_values_fast(&layers);

            debug_assert_eq!(
                result_slow.len(),
                result_fast.len(),
                "Length mismatch for {} layers",
                num_layers
            );

            for (i, (slow, fast)) in result_slow.iter().zip(result_fast.iter()).enumerate() {
                debug_assert_eq!(
                    slow, fast,
                    "Mismatch at index {} for {} layers: slow={}, fast={}",
                    i, num_layers, slow, fast
                );
            }
        }
    }

    #[test]
    fn test_precompute_structured_values_properties() {
        use crate::common::hash::HashWrapper;

        let mut hash = HashWrapper::new();
        let layers: Vec<u64> = (0..5).map(|_| hash.sample_u64_mod_q()).collect();
        let values = precompute_structured_values_fast(&layers);

        // Size should be 2^k for k layers
        debug_assert_eq!(values.len(), 1 << layers.len());

        // Test specific properties: values[i] should match the tensor product computation
        // For index i with binary representation b_k...b_1b_0:
        // values[i] = product of (layer[j] if b_j=1, else (1-layer[j]))

        let manual_compute = |index: usize| -> u64 {
            let mut result = 1u64;
            for (bit_pos, &layer) in layers.iter().rev().enumerate() {
                if (index >> bit_pos) & 1 == 1 {
                    unsafe {
                        result = multiply_mod(result, layer, MOD_Q);
                    }
                } else {
                    unsafe {
                        result = multiply_mod(result, sub_mod(1, layer, MOD_Q), MOD_Q);
                    }
                }
            }
            result
        };

        for i in 0..values.len() {
            debug_assert_eq!(
                values[i],
                manual_compute(i),
                "Value mismatch at index {} (binary: {:05b})",
                i,
                i
            );
        }
    }

    #[test]
    fn test_precompute_structured_values_mathces_preprocessed_row() {
        let layers = vec![2u64, 3u64, 5u64];
        let layers_ring = layers
            .iter()
            .map(|&l| RingElement::constant(l, Representation::IncompleteNTT))
            .collect::<Vec<RingElement>>();

        let structure_row = StructuredRow {
            tensor_layers: layers_ring,
        };
        let preprocessed_row = PreprocessedRow::from_structured_row(&structure_row);

        let precomputed_values = precompute_structured_values_fast(&layers);
        let precomputed_values_ring = precomputed_values
            .iter()
            .map(|&v| RingElement::constant(v, Representation::IncompleteNTT))
            .collect::<Vec<RingElement>>();

        debug_assert_eq!(
            preprocessed_row.preprocessed_row.len(),
            precomputed_values_ring.len()
        );
        for i in 0..preprocessed_row.preprocessed_row.len() {
            debug_assert_eq!(
                preprocessed_row.preprocessed_row[i],
                precomputed_values_ring[i],
            );
        }
    }

    #[test]
    fn test_field_to_ring_roundtrip() {
        let fe = QuadraticExtension {
            coeffs: [123456789, 987654321],
        };
        let re = field_to_ring_element(&fe);
        let fes = re.split_into_quadratic_extensions();
        for f in fes {
            debug_assert_eq!(f, fe);
        }
    }
}
