
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.16-s053_1, built Mon Aug 31 13:16:01 PDT 2020
Options:	
Date:		Tue Apr 25 19:07:05 2023
Host:		auto.ece.pdx.edu (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (1core*60cpus*Intel Xeon E312xx (Sandy Bridge, IBRS update) 16384KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (170 mbytes). Set global soft_stack_size_limit to change the value.
Sourcing startup file ./enc.tcl
<CMD> alias fs set top_design fifo1_sram
<CMD> alias f set top_design fifo1
<CMD> alias o set top_design ORCA_TOP
<CMD> alias e set top_design ExampleRocketSystem
<CMD> set_table_style -name report_timing -max_widths { 8,6,23,70} -no_frame_fix_width
**WARN: (TCLCMD-1083):	'-no_frame_fix_width are global controls that affect all of the various timing reports.  The -name option is used to specify a report-specific behavior, and therefore cannot be used with these global options. You should use a separate set_table_style command to specify the desired global options. You can then use additional set_table_style commands to refine the behaviors of specific timing reports.'
<CMD> set_global report_timing_format  {delay arrival slew load fanout cell hpin}

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> o
### Start verbose source output (echo mode) for '../../ORCA_TOP.design_config.tcl' ...
# set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
# set top_design ORCA_TOP
# set FCL 1
# set add_ios 0
# set pad_design 0
# set design_size {1000 800}
# set design_io_border 10
# set dc_floorplanning 1
# set enable_dft 1
# set innovus_enable_manual_macro_placement 1
# set split_constraints 0
# set rtl_list [list ../rtl/$top_design.sv ]
# set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
# set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
# set slow_metal 1p9m_Cmax_-40
# set fast_metal 1p9m_Cmax_-40
# set synth_corners $slow_corner
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram"
# set sub_lib_type "saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ "
# if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
# set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
# set sub_block {SDRAM_TOP 
				BLENDER_0 
				PCI_TOP 
				CONTEXT_MEM 
				RISC_CORE 
				CLOCKING 
				BLENDER_1 
				PARSER 
				}
# set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
# set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
### End verbose source output for '../../ORCA_TOP.design_config.tcl'.
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> set search_path {}
<CMD> set init_lef_file {../../cadence_cap_tech/tech.lef saed32sram.lef saed32nm_hvt_1p9m.lef saed32nm_rvt_1p9m.lef saed32nm_lvt_1p9m.lef}
<CMD> set init_mmmc_file mmmc.tcl
<CMD> set init_design_netlisttype Verilog
<CMD> set init_verilog ../../syn/outputs/ORCA_TOP.genus_phys.vg
<CMD> set init_top_cell ORCA_TOP
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> init_design
#% Begin Load MMMC data ... (date=04/25 19:07:48, mem=489.9M)
#% End Load MMMC data ... (date=04/25 19:07:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=490.1M, current mem=490.1M)
cmin cmax

Loading LEF file ../../cadence_cap_tech/tech.lef ...

Loading LEF file saed32sram.lef ...
Set DBUPerIGU to M2 pitch 152.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32sram.lef at line 197399.

Loading LEF file saed32nm_hvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_hvt_1p9m.lef at line 191962.

Loading LEF file saed32nm_rvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_rvt_1p9m.lef at line 148040.

Loading LEF file saed32nm_lvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_lvt_1p9m.lef at line 67466.

viaInitial starts at Tue Apr 25 19:07:50 2023
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR_C' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG_C' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR_C' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG_C' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR_C' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG_C' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR_C' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG_C' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR_C' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG_C' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (EMS-27):	Message (IMPPP-543) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
viaInitial ends at Tue Apr 25 19:07:50 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from mmmc.tcl
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84713)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84764)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84815)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120153)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120204)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120255)
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226791 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226792 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226793 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
Read 294 cells in library 'saed32hvt_ss0p75vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
Read 24 cells in library 'saed32hvt_dlvl_ss0p75vn40c_i0p95v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
Read 12 cells in library 'saed32hvt_ulvl_ss0p75vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
Read 24 cells in library 'saed32hvt_dlvl_ss0p75vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84613)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84664)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84715)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120053)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120104)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120155)
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226348 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226349 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226350 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
Read 294 cells in library 'saed32hvt_ss0p95vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib)
Read 12 cells in library 'saed32hvt_ulvl_ss0p95vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84611)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84662)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84713)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120051)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120102)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120153)
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226658 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226659 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
Message <TECHLIB-1161> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
Read 294 cells in library 'saed32rvt_ss0p75vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
Read 24 cells in library 'saed32rvt_dlvl_ss0p75vn40c_i0p95v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
Read 12 cells in library 'saed32rvt_ulvl_ss0p75vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
Read 24 cells in library 'saed32rvt_dlvl_ss0p75vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84607)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84658)
Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 294 cells in library 'saed32rvt_ss0p95vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
Read 12 cells in library 'saed32rvt_ulvl_ss0p95vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib' ...
Read 294 cells in library 'saed32lvt_ss0p75vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
Read 24 cells in library 'saed32lvt_dlvl_ss0p75vn40c_i0p95v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
Read 12 cells in library 'saed32lvt_ulvl_ss0p75vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
Read 24 cells in library 'saed32lvt_dlvl_ss0p75vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib' ...
Read 294 cells in library 'saed32lvt_ss0p95vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
Read 12 cells in library 'saed32lvt_ulvl_ss0p95vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib' ...
Read 35 cells in library 'saed32sram_ss0p95vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95vn40c.lib' ...
Read 294 cells in library 'saed32hvt_ff0p95vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
Read 24 cells in library 'saed32hvt_dlvl_ff0p95vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
Read 12 cells in library 'saed32hvt_ulvl_ff0p95vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
Read 24 cells in library 'saed32hvt_dlvl_ff0p95vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16vn40c.lib' ...
Read 294 cells in library 'saed32hvt_ff1p16vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
Read 12 cells in library 'saed32hvt_ulvl_ff1p16vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
Read 24 cells in library 'saed32hvt_dlvl_ff1p16vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
Read 12 cells in library 'saed32hvt_ulvl_ff1p16vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib' ...
Read 294 cells in library 'saed32rvt_ff0p95vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
Read 24 cells in library 'saed32rvt_dlvl_ff0p95vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
Read 12 cells in library 'saed32rvt_ulvl_ff0p95vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
Read 24 cells in library 'saed32rvt_dlvl_ff0p95vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib' ...
Read 294 cells in library 'saed32rvt_ff1p16vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
Read 12 cells in library 'saed32rvt_ulvl_ff1p16vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
Read 24 cells in library 'saed32rvt_dlvl_ff1p16vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
Read 12 cells in library 'saed32rvt_ulvl_ff1p16vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff0p95vn40c.lib' ...
Read 294 cells in library 'saed32lvt_ff0p95vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
Read 24 cells in library 'saed32lvt_dlvl_ff0p95vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
Read 12 cells in library 'saed32lvt_ulvl_ff0p95vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
Read 24 cells in library 'saed32lvt_dlvl_ff0p95vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff1p16vn40c.lib' ...
Read 294 cells in library 'saed32lvt_ff1p16vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
Read 12 cells in library 'saed32lvt_ulvl_ff1p16vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
Read 24 cells in library 'saed32lvt_dlvl_ff1p16vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
Read 12 cells in library 'saed32lvt_ulvl_ff1p16vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.lib' ...
Read 35 cells in library 'saed32sram_ff1p16vn40c' 
*** End library_loading (cpu=0.20min, real=0.18min, mem=60.4M, fe_cpu=0.58min, fe_real=0.93min, fe_mem=858.5M) ***
#% Begin Load netlist data ... (date=04/25 19:08:01, mem=558.4M)
*** Begin netlist parsing (mem=858.5M) ***
Created 1025 new cells from 44 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../syn/outputs/ORCA_TOP.genus_phys.vg'

*** Memory Usage v#1 (Current mem = 867.492M, initial mem = 289.684M) ***
*** End netlist parsing (cpu=0:00:00.5, real=0:00:01.0, mem=867.5M) ***
#% End Load netlist data ... (date=04/25 19:08:02, total cpu=0:00:00.5, real=0:00:01.0, peak res=611.3M, current mem=611.3M)
Set top cell to ORCA_TOP.
Hooked 4138 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell ORCA_TOP ...
*** Netlist is unique.
** info: there are 4263 modules.
** info: there are 45560 stdCell insts.
** info: there are 40 macros.
** info: there are 35 multi-height stdCell insts (7 stdCells)

*** Memory Usage v#1 (Current mem = 995.918M, initial mem = 289.684M) ***
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 0 (derived)
Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap ...
Process name: saed32nm_1p9m_Cmax.
Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap ...
Process name: saed32nm_1p9m_Cmin.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: test_worst_scenario
    RC-Corner Name        : cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: func_worst_scenario
    RC-Corner Name        : cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: test_best_scenario
    RC-Corner Name        : cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: func_best_scenario
    RC-Corner Name        : cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../../constraints/ORCA_TOP_func_best.sdc' ...
Current (total cpu=0:00:38.3, real=0:00:59.0, peak res=954.9M, current mem=926.7M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_func_best.sdc, Line 8).

**WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 261).

**WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 286).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 289).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 292).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 786).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 787).

**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_func_best.sdc completed, with 7 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=949.4M, current mem=949.4M)
Current (total cpu=0:00:38.5, real=0:01:00.0, peak res=954.9M, current mem=949.4M)
Reading timing constraints file '../../constraints/ORCA_TOP_test_best.sdc' ...
Current (total cpu=0:00:38.5, real=0:01:00.0, peak res=954.9M, current mem=949.4M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_test_best.sdc, Line 8).

**WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 265).

**WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 290).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 293).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 296).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 822).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 823).

**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_test_best.sdc completed, with 7 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=972.1M, current mem=972.1M)
Current (total cpu=0:00:38.6, real=0:01:00.0, peak res=972.1M, current mem=972.1M)
Reading timing constraints file '../../constraints/ORCA_TOP_func_worst.sdc' ...
Current (total cpu=0:00:38.7, real=0:01:00.0, peak res=972.1M, current mem=972.1M)
**WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 263).

**WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 288).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 291).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 298).

INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_func_worst.sdc completed, with 4 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=972.6M, current mem=972.6M)
Current (total cpu=0:00:38.8, real=0:01:00.0, peak res=972.6M, current mem=972.6M)
Reading timing constraints file '../../constraints/ORCA_TOP_test_worst.sdc' ...
Current (total cpu=0:00:38.8, real=0:01:00.0, peak res=972.6M, current mem=972.6M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 8).

**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 9).

**WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 266).

**WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 291).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 294).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 301).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 831).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 832).

**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_test_worst.sdc completed, with 8 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=973.1M, current mem=973.1M)
Current (total cpu=0:00:39.0, real=0:01:00.0, peak res=973.1M, current mem=973.1M)
Total number of combinational cells: 402
Total number of sequential cells: 396
Total number of tristate cells: 18
Total number of level shifter cells: 108
Total number of power gating cells: 0
Total number of isolation cells: 48
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
Total number of usable buffers: 5
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: IBUFFX2_LVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT IBUFFX2_HVT INVX8_RVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT INVX8_HVT
Total number of usable inverters: 36
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT
Total number of identified usable delay cells: 19
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
ERROR     DMMMC-271            9  The software does not currently support ...
WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
WARNING   TCLCMD-1015          6  The %s command is not currently supporte...
WARNING   TCLCMD-1142          8  Virtual clock '%s' is being created with...
WARNING   TCLCMD-1333          8  The combinational generated clock %s was...
WARNING   TCLCMD-1461          3  Skipped unsupported command: %s          
WARNING   TECHLIB-302         72  No function defined for cell '%s'. The c...
WARNING   TECHLIB-1161       132  The library level attribute %s on line %...
WARNING   TECHLIB-1277        72  The %s '%s' has been defined for %s %s '...
*** Message Summary: 334 warning(s), 9 error(s)

<CMD> defIn ../outputs/ORCA_TOP.floorplan.innovus.def
Reading DEF file '../outputs/ORCA_TOP.floorplan.innovus.def', current time is Tue Apr 25 19:08:05 2023 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 0 (derived)
Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
--- DIEAREA (0 0) (780064 780064)
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_4' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_4' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_4' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_4' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_3' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_3' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_3' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_3' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_2' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_2' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_2' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_2' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_1' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_1' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_1' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_3_1' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_4' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_4' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_4' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_CONTEXT_MEM/I_CONTEXT_RAM_2_4' is only supported by defIn/defOut, but not other applications.
**WARN: (EMS-27):	Message (IMPDF-141) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
defIn read 10000 lines...
defIn read 20000 lines...
defIn read 30000 lines...
defIn read 40000 lines...
defIn read 50000 lines...
defIn read 60000 lines...
DEF file '../outputs/ORCA_TOP.floorplan.innovus.def' is parsed, current time is Tue Apr 25 19:08:06 2023.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Updating the floorplan ...
**WARN: (IMPFP-3335):	Constraint (410.2480, 0.0000) (740.2480, 330.0000) out of core.
<CMD> add_tracks -honor_pitch
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
<CMD> defIn ../../syn/outputs/ORCA_TOP.genus.scan.def
Reading DEF file '../../syn/outputs/ORCA_TOP.genus.scan.def', current time is Tue Apr 25 19:08:06 2023 ...
--- CASESENSITIVE ON
--- DIVIDERCHAR '/'
DEF file '../../syn/outputs/ORCA_TOP.genus.scan.def' is parsed, current time is Tue Apr 25 19:08:06 2023.
<CMD> read_power_intent ../../syn/outputs/ORCA_TOP.genus.upf -1801
Reading power intent file ../../syn/outputs/ORCA_TOP.genus.upf ...
Checking power intent
Checking scoped supply_net connected to top-level supply_net
IEEE1801_RUNTIME: checking scoped supply_net: cpu=0:00:00.01 real=0:00:00.00
Checking supply_set/supply_net
IEEE1801_RUNTIME: checking pst supplies: cpu=0:00:00.00 real=0:00:00.00
Setting boundaryports(3) from port_attr
IEEE1801_RUNTIME: checking port_attribute: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: checking related_supply_net: cpu=0:00:00.00 real=0:00:00.00
<CMD> commit_power_intent
IEEE1801_RUNTIME: freeTimingGraph: cpu=0:00:00.22 real=0:00:00.00
IEEE1801_RUNTIME: commit_logic_port/net: cpu=0:00:00.01 real=0:00:00.00
IEEE1801_RUNTIME: commit_supply_net: cpu=0:00:00.00 real=0:00:00.00
worst_corner best_corner
**WARN: (IMPFP-3911):	Power domain 'PD_RISC_CORE' is NOT totally inside core. we will ONLY create rows for parts inside core.
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
INFO: restore power domain PD_RISC_CORE fence = 410.248 0.0 740.248 330.0
IEEE1801_RUNTIME: commit_power_domain: cpu=0:00:00.29 real=0:00:01.00
IEEE1801_RUNTIME: commit_global_connect: cpu=0:00:00.06 real=0:00:00.00
IEEE1801_RUNTIME: commit_power_mode: cpu=0:00:00.00 real=0:00:00.00
worst_corner best_corner
worst_corner best_corner
IEEE1801_RUNTIME: define_low_power_cells: cpu=0:00:00.09 real=0:00:00.00
Current (total cpu=0:00:41.0, real=0:01:02, peak res=1047.8M, current mem=1037.8M)
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1054.1M, current mem=1054.1M)
Current (total cpu=0:00:41.1, real=0:01:02, peak res=1054.1M, current mem=1054.1M)
Current (total cpu=0:00:41.2, real=0:01:02, peak res=1054.1M, current mem=1054.1M)
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1056.6M, current mem=1056.6M)
Current (total cpu=0:00:41.3, real=0:01:02, peak res=1056.6M, current mem=1056.6M)
Current (total cpu=0:00:41.3, real=0:01:02, peak res=1056.6M, current mem=1056.6M)
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1056.9M, current mem=1056.9M)
Current (total cpu=0:00:41.4, real=0:01:03, peak res=1056.9M, current mem=1056.9M)
Current (total cpu=0:00:41.4, real=0:01:03, peak res=1056.9M, current mem=1056.9M)
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1057.2M, current mem=1057.2M)
Current (total cpu=0:00:41.5, real=0:01:03, peak res=1057.2M, current mem=1057.2M)
IEEE1801_RUNTIME: buildTimingGraph: cpu=0:00:00.77 real=0:00:01.00
Cell 'LSUPX8_LVT' has been added to powerDomain PD_RISC_CORE connection specification.
Cell 'LSUPX1_LVT' has been added to powerDomain PD_RISC_CORE connection specification.
Cell 'LSUPX8_HVT' has been added to powerDomain PD_RISC_CORE connection specification.
Cell 'LSUPX4_LVT' has been added to powerDomain PD_RISC_CORE connection specification.
Cell 'LSUPX2_LVT' has been added to powerDomain PD_RISC_CORE connection specification.
Cell 'LSUPX4_HVT' has been added to powerDomain PD_RISC_CORE connection specification.
Cell 'LSUPX2_HVT' has been added to powerDomain PD_RISC_CORE connection specification.
IEEE1801_RUNTIME: GNC_connect_existing_iso_shifter: cpu=0:00:00.31 real=0:00:00.00
IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.02 real=0:00:00.00
IEEE1801_RUNTIME: replaceAlwaysOnAssignBuffer: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_power_switch: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_isolation: cpu=0:00:00.00 real=0:00:00.00
INFO: level_shifter strategy ls_out: added 0 level_shifter insts
INFO: level_shifter strategy ls_in: added 1 level_shifter insts
IEEE1801_RUNTIME: commit_level_shifter: cpu=0:00:00.02 real=0:00:00.00
IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
Total number of combinational cells: 384
Total number of sequential cells: 204
Total number of tristate cells: 18
Total number of level shifter cells: 108
Total number of power gating cells: 0
Total number of isolation cells: 48
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 30
Total number of retention cells: 180
List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
Total number of usable buffers: 5
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: IBUFFX2_LVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT IBUFFX2_HVT INVX8_RVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT INVX8_HVT
Total number of usable inverters: 36
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT
Total number of identified usable delay cells: 19
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> modifyPowerDomainAttr PD_RISC_CORE -box 430 0 760 330
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3911):	Power domain 'PD_RISC_CORE' is NOT totally inside core. we will ONLY create rows for parts inside core.
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Power Domain 'PD_RISC_CORE'.
	  Boundary = 430.0080 0.0000 760.0080 330.0000
	   minGaps = T:0.0560 B:0.0560 L:0.0560 R:0.0560
	   rsExts  = T:0.0000 B:0.0000 L:0.0000 R:0.0000
	   core2Side = T:0.0000 B:0.0000 L:0.0000 R:0.0000
	   rowSpaceType = 0
	   rowSpacing = 0.0000
	   rowFlip = first
	   site = unit
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3911):	Power domain 'PD_RISC_CORE' is NOT totally inside core. we will ONLY create rows for parts inside core.
**WARN: (EMS-27):	Message (IMPFP-3961) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
<CMD> setNanoRouteMode -drouteEndIteration 10
<CMD> set_ccopt_property target_max_trans 0.3ns
<CMD> setNanoRouteMode -drouteEndIteration 5
<CMD> setNanoRouteMode -routeWithViaOnlyForMacroCellPin false
<CMD> setNanoRouteMode -routeWithViaOnlyForStandardCellPin 1:1
<CMD> setOptMode -usefulSkew false
<CMD> setOptMode -usefulSkewCCOpt none
<CMD> setOptMode -usefulSkewPostRoute false
<CMD> setOptMode -usefulSkewPreCTS false
<CMD> all_constraint_modes -active
func_best_mode test_best_mode func_worst_mode test_worst_mode
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units
<CMD> setDontUse *DELLN* true
<CMD> createBasicPathGroups -expanded
Created reg2reg path group
Effort level <high> specified for reg2reg path_group
Created reg2cgate path group
Effort level <high> specified for reg2cgate path_group
<CMD> saveDesign ORCA_TOP_floorplan.innovus
#% Begin save design ... (date=04/25 19:08:11, mem=1116.6M)
% Begin Save ccopt configuration ... (date=04/25 19:08:11, mem=1119.7M)
% End Save ccopt configuration ... (date=04/25 19:08:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=1121.3M, current mem=1121.3M)
% Begin Save netlist data ... (date=04/25 19:08:11, mem=1121.3M)
Writing Binary DB to ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/25 19:08:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=1125.2M, current mem=1122.7M)
Saving congestion map file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=04/25 19:08:12, mem=1123.9M)
Saving AAE Data ...
% End Save AAE data ... (date=04/25 19:08:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1123.9M, current mem=1123.9M)
% Begin Save clock tree data ... (date=04/25 19:08:14, mem=1124.4M)
% End Save clock tree data ... (date=04/25 19:08:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1124.4M, current mem=1124.4M)
Saving preference file ORCA_TOP_floorplan.innovus.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/25 19:08:14, mem=1124.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/25 19:08:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1124.8M, current mem=1124.8M)
Saving PG file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1331.1M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/25 19:08:15, mem=1126.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=04/25 19:08:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1126.3M, current mem=1126.3M)
% Begin Save routing data ... (date=04/25 19:08:15, mem=1126.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1331.1M) ***
% End Save routing data ... (date=04/25 19:08:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1127.7M, current mem=1126.7M)
Saving SCANDEF file ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s1_op1_reg_8_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op1_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_29_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_24_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_26_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_80" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_95" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_110" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_571" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_78" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_30_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_21_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_20_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
Saving property file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1524.1M) ***
Saving power intent database ...
% Begin Save power constraints data ... (date=04/25 19:08:16, mem=1133.7M)
% End Save power constraints data ... (date=04/25 19:08:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1133.8M, current mem=1133.8M)
cmin cmax
Generated self-contained design ORCA_TOP_floorplan.innovus.dat.tmp
#% End save design ... (date=04/25 19:08:19, total cpu=0:00:04.3, real=0:00:08.0, peak res=1138.5M, current mem=1138.5M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1138          41  In scan chain "%s" DEF ordered section, ...
*** Message Summary: 41 warning(s), 0 error(s)

<CMD> setOptMode -usefulSkew false
<CMD> setOptMode -usefulSkewCCOpt none
<CMD> setOptMode -usefulSkewPostRoute false
<CMD> setOptMode -usefulSkewPreCTS false
### Start verbose source output (echo mode) for '../scripts/ORCA_TOP.pre.place.tcl' ...
# if { [info exists synopsys_program_name ] } {
    source -echo -verbose ../scripts/fix_macro_outputs_place.tcl
    echo READING SCANDEF
    read_def ../../syn/outputs/ORCA_TOP.dct.scan.def
    echo FINISHED READING SCANDEF

    # Creating seperate voltage area for core area. 
    create_voltage_area -power_domains PD_RISC_CORE -region {{11 400} {450 640}}
    # Commit the UPF settings for ORCA.
    commit_upf
} else {
  source ../scripts/update_vddh_libs.tcl

  setEcoMode -batchMode true

  foreach_in_collection i [ get_cells -hier -filter "ref_name=~LSD*||ref_name==LSUP" ] {
     set vt [regsub  ".VT" [get_db $i .base_cell.base_name ] LVT ] 
      ecoChangeCell -inst [get_db $i .name ] -cell $vt  
  }
  setEcoMode -batchMode false
}
<CMD> create_library_set -name worst_libs_vddh -timing {
<CMD> update_delay_corner -name worst_corner -power_domain PD_RISC_CORE -library_set worst_libs_vddh
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_0_clk', cell 'LSUPX1_HVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/reset_n_UPF_LS', cell 'LSUPX8_HVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/test_si1_UPF_LS', cell 'LSUPX4_HVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/scan_enable_UPF_LS', cell 'LSUPX2_HVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_0_clk', cell 'LSUPX1_HVT', in powerdomain 'PD_RISC_CORE', of view 'func_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/reset_n_UPF_LS', cell 'LSUPX8_HVT', in powerdomain 'PD_RISC_CORE', of view 'func_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/test_si1_UPF_LS', cell 'LSUPX4_HVT', in powerdomain 'PD_RISC_CORE', of view 'func_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/scan_enable_UPF_LS', cell 'LSUPX2_HVT', in powerdomain 'PD_RISC_CORE', of view 'func_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-424):	 Missing library for some instance found in view(s). Please check the library binding of instances in active views and set the missing library in corresponding views.
<CMD> setEcoMode -batchMode true
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
Type 'man IMPOPT-6115' for more detail.
**WARN: (IMPOPT-6103):	Timing updates for ECO operations done inside batch mode will happen when exiting batch mode.
<CMD> ecoChangeCell -inst Xecutng_Instrn_0__UPF_LS -cell LSDNSSX8_LVT
**WARN: (IMPSP-362):	Site 'unit' has one std.Cell height, so ignoring its X-symmetry.
Type 'man IMPSP-362' for more detail.
Estimated cell power/ground rail width = 0.104 um

#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE DB initialization (MEM=1533.46 CPU=0:00:00.3 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1533.46 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1541.46 MB )
[NR-eGR] Read 89861 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1541.46 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 89861
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] There are 48198 nets connecting to unplaced instances which will not be routed.
[NR-eGR] Read numTotalNets=48198  numIgnoredNets=48198
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] No Net to Route
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] No Net to Route
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M2  (2V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M3  (3H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M4  (4V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 0.000000e+00um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.48 sec, Real: 0.48 sec, Curr Mem: 1551.54 MB )
Extraction called for design 'ORCA_TOP' of instances=45601 and nets=49127 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1551.535M)
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'func_worst_scenario'
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'test_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'func_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'func_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'test_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'test_worst_scenario'
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1571.29)
Total number of fetched objects 53369
End delay calculation. (MEM=1733.97 CPU=0:00:09.0 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1668.73 CPU=0:00:12.1 REAL=0:00:13.0)
   _____________________________________________________________
  /  Design State
 +--------------------------------------------------------------
 | unconnected nets:      341
 | signal nets: 
 |    routed nets:        0 (0.0% routed)
 |     total nets:    48108
 | clock nets: 
 |    routed nets:        0 (0.0% routed)
 |     total nets:       90
 +--------------------------------------------------------------
**INFO: Less than half the nets are routed, this design is not in postRoute stage
Resize Xecutng_Instrn_0__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_1__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_1__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_2__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_2__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_3__UPF_LS -cell LSDNSSX4_LVT
Resize Xecutng_Instrn_3__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_4__UPF_LS -cell LSDNSSX4_LVT
Resize Xecutng_Instrn_4__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_5__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_5__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_6__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_6__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_7__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_7__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_8__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_8__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_9__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_9__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_10__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_10__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_11__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_11__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_12__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_12__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_14__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_14__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_15__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_15__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_16__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_16__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_17__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_17__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_18__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_18__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_19__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_19__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_20__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_20__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_21__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_21__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_22__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_22__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_23__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_23__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_24__UPF_LS -cell LSDNSSX4_LVT
Resize Xecutng_Instrn_24__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_25__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_25__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_26__UPF_LS -cell LSDNSSX4_LVT
Resize Xecutng_Instrn_26__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_27__UPF_LS -cell LSDNSSX4_LVT
Resize Xecutng_Instrn_27__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_28__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_28__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_30__UPF_LS -cell LSDNSSX4_LVT
Resize Xecutng_Instrn_30__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_31__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_31__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst PSW_2__UPF_LS -cell LSDNSSX8_LVT
Resize PSW_2__UPF_LS (LSDNSSX8_HVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst PSW_3__UPF_LS -cell LSDNSSX2_LVT
Resize PSW_3__UPF_LS (LSDNSSX2_HVT) to LSDNSSX2_LVT.
<CMD> ecoChangeCell -inst PSW_4__UPF_LS -cell LSDNSSX8_LVT
Resize PSW_4__UPF_LS (LSDNSSX8_HVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst PSW_6__UPF_LS -cell LSDNSSX4_LVT
Resize PSW_6__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst PSW_8__UPF_LS -cell LSDNSSX4_LVT
Resize PSW_8__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst PSW_9__UPF_LS -cell LSDNSSX4_LVT
Resize PSW_9__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst PSW_10__UPF_LS -cell LSDNSSX4_LVT
Resize PSW_10__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_0__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_0__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_1__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_1__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_2__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_2__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_3__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_3__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_4__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_4__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_5__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_5__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_6__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_6__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_7__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_7__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_8__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_8__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_9__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_9__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_10__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_10__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_11__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_11__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_12__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_12__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_13__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_13__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_14__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_14__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst RESULT_DATA_15__UPF_LS -cell LSDNSSX8_LVT
Resize RESULT_DATA_15__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst EndOfInstrn_UPF_LS -cell LSDNSSX2_LVT
Resize EndOfInstrn_UPF_LS (LSDNSSX2_HVT) to LSDNSSX2_LVT.
<CMD> ecoChangeCell -inst OUT_VALID_UPF_LS -cell LSDNSSX4_LVT
Resize OUT_VALID_UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst PSW_7__UPF_LS -cell LSDNSSX4_LVT
Resize PSW_7__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_13__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_13__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst Xecutng_Instrn_29__UPF_LS -cell LSDNSSX8_LVT
Resize Xecutng_Instrn_29__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
<CMD> ecoChangeCell -inst STACK_FULL_UPF_LS -cell LSDNSSX2_LVT
Resize STACK_FULL_UPF_LS (LSDNSSX2_LVT) to LSDNSSX2_LVT.
<CMD> ecoChangeCell -inst Rd_Instr_UPF_LS -cell LSDNSSX2_LVT
Resize Rd_Instr_UPF_LS (LSDNSSX2_LVT) to LSDNSSX2_LVT.
<CMD> ecoChangeCell -inst PSW_5__UPF_LS -cell LSDNSSX4_LVT
Resize PSW_5__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
<CMD> setEcoMode -batchMode false

*** Starting refinePlace (0:01:09 mem=1668.7M) ***
Total net bbox length = 7.250e+05 (3.436e+05 3.814e+05) (ext = 6.862e+04)
**WARN: (IMPSP-2022):	No instances to legalize in design.
Type 'man IMPSP-2022' for more detail.
Total net bbox length = 7.250e+05 (3.436e+05 3.814e+05) (ext = 6.862e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1668.7MB
*** Finished refinePlace (0:01:09 mem=1668.7M) ***
### End verbose source output for '../scripts/ORCA_TOP.pre.place.tcl'.
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
**INFO: user set opt options
setOptMode -usefulSkew false -usefulSkewCCOpt none -usefulSkewPostRoute false -usefulSkewPreCTS false

-place_design_floorplan_mode false         # bool, default=false
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s1_op1_reg_8_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op1_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_29_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_24_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_26_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_80" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_95" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_110" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_571" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_78" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_30_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_21_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_20_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** Start deleteBufferTree ***
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'func_worst_scenario'
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'test_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'func_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'func_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'test_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'test_worst_scenario'
Turning on -handlePartition option for MSV flow
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 3296 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:05.0) ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 26052 (57.8%) nets
3		: 9498 (21.1%) nets
4     -	14	: 8838 (19.6%) nets
15    -	39	: 621 (1.4%) nets
40    -	79	: 10 (0.0%) nets
80    -	159	: 1 (0.0%) nets
160   -	319	: 2 (0.0%) nets
320   -	639	: 18 (0.0%) nets
640   -	1279	: 5 (0.0%) nets
1280  -	2559	: 6 (0.0%) nets
2560  -	5119	: 3 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
#std cell=42417 (0 fixed + 42417 movable) #buf cell=32 #inv cell=3967 #block=40 (0 floating + 40 preplaced)
#ioInst=0 #net=44717 #term=167037 #term/net=3.74, #fixedIo=0, #floatIo=0, #fixedPin=199, #floatPin=0
stdCell: 42381 single + 36 double + 0 multi
Total standard cell length = 84.0821 (mm), area = 0.1408 (mm^2)




Average module density = 0.632.
Density for module 'PD_RISC_CORE' = 0.125.
       = stdcell_area 22532 sites (5726 um^2) / alloc_area 180574 sites (45892 um^2).
Density for the rest of the design = 0.653.
       = stdcell_area 531348 sites (135039 um^2) / alloc_area 813106 sites (206646 um^2).
Density for the design = 0.557.
       = stdcell_area 553880 sites (140765 um^2) / alloc_area 993680 sites (252538 um^2).
Pin Density = 0.07358.
            = total # of pins 167037 / total area 2270000.



Identified 426 spare or floating instances, with no clusters.

=== lastAutoLevel = 10 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.472e+05 (2.55e+05 2.92e+05)
              Est.  stn bbox = 5.971e+05 (2.79e+05 3.18e+05)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1819.4M
Iteration  2: Total net bbox = 5.472e+05 (2.55e+05 2.92e+05)
              Est.  stn bbox = 5.971e+05 (2.79e+05 3.18e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1819.4M
*** Finished SKP initialization (cpu=0:00:20.3, real=0:00:20.0)***

Active views After View pruning: 
func_worst_scenario
Iteration  3: Total net bbox = 4.812e+05 (2.22e+05 2.59e+05)
              Est.  stn bbox = 5.819e+05 (2.68e+05 3.14e+05)
              cpu = 0:00:45.2 real = 0:00:45.0 mem = 2142.6M
Iteration  4: Total net bbox = 6.344e+05 (2.94e+05 3.41e+05)
              Est.  stn bbox = 7.866e+05 (3.66e+05 4.20e+05)
              cpu = 0:01:02 real = 0:01:02 mem = 2246.0M
Iteration  5: Total net bbox = 6.344e+05 (2.94e+05 3.41e+05)
              Est.  stn bbox = 7.866e+05 (3.66e+05 4.20e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2246.0M
Iteration  6: Total net bbox = 6.700e+05 (3.19e+05 3.51e+05)
              Est.  stn bbox = 8.271e+05 (3.96e+05 4.32e+05)
              cpu = 0:00:36.9 real = 0:00:37.0 mem = 2130.3M
Iteration  7: Total net bbox = 6.758e+05 (3.25e+05 3.51e+05)
              Est.  stn bbox = 8.327e+05 (4.01e+05 4.32e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2130.3M
Iteration  8: Total net bbox = 6.758e+05 (3.25e+05 3.51e+05)
              Est.  stn bbox = 8.327e+05 (4.01e+05 4.32e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 2130.3M
Iteration  9: Total net bbox = 7.206e+05 (3.49e+05 3.71e+05)
              Est.  stn bbox = 8.901e+05 (4.33e+05 4.57e+05)
              cpu = 0:00:42.4 real = 0:00:42.0 mem = 2099.5M
Iteration 10: Total net bbox = 7.206e+05 (3.49e+05 3.71e+05)
              Est.  stn bbox = 8.901e+05 (4.33e+05 4.57e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2099.5M
Iteration 11: Total net bbox = 7.395e+05 (3.57e+05 3.83e+05)
              Est.  stn bbox = 9.121e+05 (4.41e+05 4.71e+05)
              cpu = 0:00:35.8 real = 0:00:36.0 mem = 2099.7M
Iteration 12: Total net bbox = 7.395e+05 (3.57e+05 3.83e+05)
              Est.  stn bbox = 9.121e+05 (4.41e+05 4.71e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2099.7M
Iteration 13: Total net bbox = 7.729e+05 (3.74e+05 3.99e+05)
              Est.  stn bbox = 9.456e+05 (4.58e+05 4.88e+05)
              cpu = 0:00:33.4 real = 0:00:33.0 mem = 2080.1M
Iteration 14: Total net bbox = 7.729e+05 (3.74e+05 3.99e+05)
              Est.  stn bbox = 9.456e+05 (4.58e+05 4.88e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2080.1M
Iteration 15: Total net bbox = 8.047e+05 (3.88e+05 4.16e+05)
              Est.  stn bbox = 9.760e+05 (4.72e+05 5.04e+05)
              cpu = 0:00:40.4 real = 0:00:41.0 mem = 2095.6M
Iteration 16: Total net bbox = 8.047e+05 (3.88e+05 4.16e+05)
              Est.  stn bbox = 9.760e+05 (4.72e+05 5.04e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2095.6M
Iteration 17: Total net bbox = 8.047e+05 (3.88e+05 4.16e+05)
              Est.  stn bbox = 9.760e+05 (4.72e+05 5.04e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2095.6M
Finished Global Placement (cpu=0:05:00, real=0:05:01, mem=2095.6M)
0 delay mode for cte disabled.
Info: 20 clock gating cells identified, 20 (on average) moved 160/8
net ignore based on current view = 0
**WARN: (IMPSC-1750):	scanReorder is running on autoFlow mode, it probably overwrite other user setting, see the detail in logv.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
*** Scan Skip Mode Summary:
Begin flexRegrouping ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
INFO: running scan reGrouping ...
SC-INFO: saving current scan group ...
Regrouping fail in 0 partitions (total 5 partitions).
ReGrouping: total 5 chains and success 5 chains
INFO: finish scan reGrouping 
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
INFO: Auto effort scan reorder.
*** Summary: Scan Reorder within scan chain
        Total scan reorder time: cpu: 0:00:00.7 , real: 0:00:01.0
Successfully reordered 5 scan chains.
Initial total scan wire length:   246296.870 (floating:   236175.925)
Final   total scan wire length:    54878.356 (floating:    44757.411)
Improvement:   191418.514   percent 77.72 (floating improvement:   191418.514   percent 81.05)
Current max long connection 607.615
Base max long connection 607.615
Base total floating scan len 44757.411
*** End of ScanReorder (cpu=0:00:00.9, real=0:00:01.0, mem=2285.0M) ***
Total net length = 8.107e+05 (3.906e+05 4.201e+05) (ext = 4.797e+04)
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
INFO: running scan reGrouping ...
SC-INFO: saving current scan group ...
Regrouping fail in 0 partitions (total 5 partitions).
ReGrouping: total 5 chains and success 5 chains
INFO: finish scan reGrouping 
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
INFO: Auto effort scan reorder.
*** Summary: Scan Reorder within scan chain
        Total scan reorder time: cpu: 0:00:00.6 , real: 0:00:01.0
Successfully reordered 5 scan chains.
Initial total scan wire length:    54776.636 (floating:    44655.691)
Final   total scan wire length:    54627.766 (floating:    44506.821)
Improvement:      148.870   percent  0.27 (floating improvement:      148.870   percent  0.33)
Current max long connection 412.762
From the base to this iteration, long connection reduced 32.07%, total floating scan length reduced  0.56%
The best result is iteration 2
*info: starting wep ...
........heap done
INFO: Finished netlist update for 5 scan groups.
  ........
INFO: Auto effort scan reorder.
*** Summary: Scan Reorder within scan chain
        Total scan reorder time: cpu: 0:00:01.6 , real: 0:00:01.0
Successfully reordered 5 scan chains.
Final   total scan wire length:    54032.168 (floating:    43911.223)
Current max long connection 368.742
Input  to flexRegrouping total scan wire length:   246296.870 (floating:   236175.925)
Output of flexRegrouping total scan wire length:    54032.168 (floating:    43911.223)
Improvement:   192264.702   percent 78.06 (floating improvement:   192264.702   percent 81.41)
Input  to flexRegrouping max long connection:      894.109
Output of flexRegrouping max long connection:      368.742
Improvement:      525.367   percent 58.76
*info: wep done.
*** End of ScanReorder (cpu=0:00:02.4, real=0:00:02.0, mem=2285.0M) ***
Total net length = 8.112e+05 (3.908e+05 4.204e+05) (ext = 4.797e+04)
Finished flexRegrouping

*** Starting refinePlace (0:06:31 mem=2295.6M) ***
Total net bbox length = 8.312e+05 (4.021e+05 4.292e+05) (ext = 3.447e+04)
97 shifters have been successfully placed.
96 shifters were given a new location.
Move report: Detail placement moves 42320 insts, mean move: 1.15 um, max move: 69.41 um
	Max move on inst (I_PARSER/icc_clock5): (680.09, 261.68) --> (680.05, 331.06)
	Runtime: CPU: 0:00:09.8 REAL: 0:00:10.0 MEM: 2295.6MB
Summary Report:
Instances move: 42417 (out of 42417 movable)
Instances flipped: 0
Mean displacement: 1.27 um
Max displacement: 329.20 um (Instance: I_RISC_CORE/scan_enable_UPF_LS) (455.409, 318.087) -> (432.592, 11.704)
	Length: 15 sites, height: 2 rows, site name: unit, cell type: LSUPX2_HVT, constraint:Fence
Total net bbox length = 8.083e+05 (3.751e+05 4.332e+05) (ext = 3.458e+04)
Runtime: CPU: 0:00:10.0 REAL: 0:00:10.0 MEM: 2295.6MB
*** Finished refinePlace (0:06:41 mem=2295.6M) ***
*** Finished Initial Placement (cpu=0:05:21, real=0:05:22, mem=2285.0M) ***

powerDomain PD_ORCA_TOP: bins with density > 0.750 = 25.99 % ( 550 / 2116 )
powerDomain PD_RISC_CORE: bins with density > 0.750 = 40.00 % ( 160 / 400 )

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
SKP will enable view:
  func_worst_scenario
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2285.04 MB )
[NR-eGR] Read 89861 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2285.04 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 89861
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=45054  numIgnoredNets=0
[NR-eGR] There are 90 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 45054 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 45054 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.15% H + 0.06% V. EstWL: 9.786784e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       155( 0.12%)        20( 0.01%)         0( 0.00%)   ( 0.13%) 
[NR-eGR]      M3  (3)      1185( 0.88%)         1( 0.00%)         0( 0.00%)   ( 0.88%) 
[NR-eGR]      M4  (4)        34( 0.03%)         2( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M5  (5)       274( 0.20%)         4( 0.00%)         1( 0.00%)   ( 0.21%) 
[NR-eGR]      M6  (6)       111( 0.05%)         4( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]      M7  (7)       200( 0.10%)         7( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]      M8  (8)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)        49( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             2013( 0.14%)        38( 0.00%)         1( 0.00%)   ( 0.15%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.13% H + 0.04% V
[NR-eGR] Overflow after earlyGlobalRoute 0.15% H + 0.05% V
Early Global Route congestion estimation runtime: 1.54 seconds, mem = 1892.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 171976
[NR-eGR]     M2  (2V) length: 2.850851e+05um, number of vias: 234822
[NR-eGR]     M3  (3H) length: 3.140143e+05um, number of vias: 76917
[NR-eGR]     M4  (4V) length: 1.656207e+05um, number of vias: 16282
[NR-eGR]     M5  (5H) length: 9.873009e+04um, number of vias: 4845
[NR-eGR]     M6  (6V) length: 9.290393e+04um, number of vias: 2132
[NR-eGR]     M7  (7H) length: 5.309446e+04um, number of vias: 409
[NR-eGR]     M8  (8V) length: 9.452409e+03um, number of vias: 153
[NR-eGR]     M9  (9H) length: 6.845301e+03um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.025746e+06um, number of vias: 507536
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.387926e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.34 seconds, mem = 1886.6M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:02.9, real=0:00:03.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 5:35, real = 0: 5:34, mem = 1877.6M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1562.6M, totSessionCpu=0:06:45 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[GPS-MSV] UPF Flow. Number of Power Domains: 2
[GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default
GigaOpt running with 1 threads.

**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FOOT2X16_HVT, site unit.
	Cell FOOT2X16_LVT, site unit.
	Cell FOOT2X16_RVT, site unit.
	Cell FOOT2X2_HVT, site unit.
	Cell FOOT2X2_LVT, site unit.
	Cell FOOT2X2_RVT, site unit.
	Cell FOOT2X32_HVT, site unit.
	Cell FOOT2X32_LVT, site unit.
	Cell FOOT2X32_RVT, site unit.
	Cell FOOT2X4_HVT, site unit.
	Cell FOOT2X4_LVT, site unit.
	Cell FOOT2X4_RVT, site unit.
	Cell FOOT2X8_HVT, site unit.
	Cell FOOT2X8_LVT, site unit.
	Cell FOOT2X8_RVT, site unit.
	Cell FOOTX16_HVT, site unit.
	Cell FOOTX16_LVT, site unit.
	Cell FOOTX16_RVT, site unit.
	Cell FOOTX2_HVT, site unit.
	Cell FOOTX2_LVT, site unit.
	...
	Reporting only the 20 first cells found...
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.

**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 1496.0M, totSessionCpu=0:06:48 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.

Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1825.31 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1850.68 MB )
[NR-eGR] Read 89861 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1850.68 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 89861
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=45054  numIgnoredNets=0
[NR-eGR] There are 90 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 45054 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 45054 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.13% H + 0.04% V. EstWL: 9.894595e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       163( 0.12%)         1( 0.00%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]      M3  (3)      1038( 0.77%)        17( 0.01%)         0( 0.00%)   ( 0.78%) 
[NR-eGR]      M4  (4)        38( 0.03%)         4( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M5  (5)       295( 0.22%)         5( 0.00%)         1( 0.00%)   ( 0.22%) 
[NR-eGR]      M6  (6)       124( 0.06%)         5( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M7  (7)       169( 0.08%)         7( 0.00%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]      M8  (8)         7( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)        35( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1869( 0.13%)        39( 0.00%)         1( 0.00%)   ( 0.14%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.10% H + 0.03% V
[NR-eGR] Overflow after earlyGlobalRoute 0.12% H + 0.04% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 171976
[NR-eGR]     M2  (2V) length: 2.886210e+05um, number of vias: 236267
[NR-eGR]     M3  (3H) length: 3.157297e+05um, number of vias: 76058
[NR-eGR]     M4  (4V) length: 1.686411e+05um, number of vias: 16469
[NR-eGR]     M5  (5H) length: 1.020536e+05um, number of vias: 4722
[NR-eGR]     M6  (6V) length: 9.394798e+04um, number of vias: 2040
[NR-eGR]     M7  (7H) length: 5.233415e+04um, number of vias: 393
[NR-eGR]     M8  (8V) length: 9.249424e+03um, number of vias: 139
[NR-eGR]     M9  (9H) length: 6.771280e+03um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.037348e+06um, number of vias: 508064
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.561257e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.09 sec, Real: 3.09 sec, Curr Mem: 1840.56 MB )
Extraction called for design 'ORCA_TOP' of instances=42457 and nets=46097 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1827.559M)

Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1858.15)
Total number of fetched objects 50225
End delay calculation. (MEM=1925.45 CPU=0:00:10.4 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=1925.45 CPU=0:00:14.4 REAL=0:00:15.0)
*** Done Building Timing Graph (cpu=0:00:18.8 real=0:00:19.0 totSessionCpu=0:07:12 mem=1925.5M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -18.848 |
|           TNS (ns):|-13609.4 |
|    Violating Paths:|  1810   |
|          All Paths:|  14192  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1563 (1563)    |   -6.265   |   1589 (1589)    |
|   max_tran     |   4559 (16508)   |  -25.038   |   4560 (16557)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.277%
------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:29, mem = 1591.5M, totSessionCpu=0:07:15 **
** INFO : this run is activating medium effort placeOptDesign flow


*** Starting optimizing excluded clock nets MEM= 1894.5M) ***
*info: Found 2 Excluded clock net(s) with DRVs or Setup violation.
*info: List of excluded clock nets to be optimized :
	ate_clk	 Setup Violation(slack=-0.453ns)
	occ_int2/n5	 Setup Violation(slack=-0.453ns)
*** Starting optFanout (1914.5M)
*info: 2 nets specified in /tmp/innovus_temp_59103_auto.ece.pdx.edu_pasam_JEZi9Z/innovDiPJp7 selected
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1013 no-driver nets excluded.
*** Starting multi-driver net buffering ***


*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.5, MEM=1914.5M) ***
Initializing placement sections/sites ...
Density before buffering = 0.414736

Footprint cell information for insertRepeater
*info: There are 18 candidate always on buffer/inverter cells
*info: There are 23 candidate Buffer cells
*info: There are 15 candidate Inverter cells
Buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" has 38 buffer(s) to use
	PowerDomain "PD_ORCA_TOP" has 38 buffer(s) to use
Always on buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" (pd tag = "1") has 18 always on buffer(s) to use
	PowerDomain "PD_ORCA_TOP" (pd tag = "2") has 18 always on buffer(s) to use

Start fixing timing ... (0:00:00.5 1914.5M)

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate always on buffer/inverter cells
Buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" has 38 buffer(s) to use
	PowerDomain "PD_ORCA_TOP" has 38 buffer(s) to use
Always on buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" (pd tag = "1") has 18 always on buffer(s) to use
	PowerDomain "PD_ORCA_TOP" (pd tag = "2") has 18 always on buffer(s) to use

*info: Buffered 0 large fanout net (> 100 terms)
Finished fixing timing (0:00:03.3 2084.8M)

Start fixing design rules ... (0:00:03.3 2084.8M)
Finished fixing design rule (0:00:04.1 2084.8M)

Summary:
1 buffer added on 1 net (with 0 driver resized)

Density after buffering = 0.414768
*** Completed optFanout (0:00:04.8 2084.8M)

*** Finished optimizing excluded clock nets (CPU Time= 0:00:06.8  MEM= 2065.8M) ***
*** Starting optimizing excluded clock nets MEM= 2065.8M) ***
*info: Found 3 Excluded clock net(s) with DRVs or Setup violation.
*info: List of excluded clock nets to be optimized :
	ate_clk	 Setup Violation(slack=-0.236ns)
	occ_int2/n5	 Setup Violation(slack=-0.236ns)
	FE_OFN152_ate_clk	 Setup Violation(slack=-0.236ns)
*** Starting optFanout (2084.8M)
*info: 3 nets specified in /tmp/innovus_temp_59103_auto.ece.pdx.edu_pasam_JEZi9Z/innovlS1PBj selected
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1013 no-driver nets excluded.
*** Starting multi-driver net buffering ***


*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.5, MEM=2084.9M) ***

Footprint cell information for insertRepeater
Buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" has 38 buffer(s) to use
	PowerDomain "PD_ORCA_TOP" has 38 buffer(s) to use
Always on buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" (pd tag = "1") has 18 always on buffer(s) to use
	PowerDomain "PD_ORCA_TOP" (pd tag = "2") has 18 always on buffer(s) to use

Start fixing timing ... (0:00:00.6 2084.9M)
*info: Buffered 0 large fanout net (> 100 terms)
Finished fixing timing (0:00:01.8 2084.9M)

Start fixing design rules ... (0:00:01.8 2084.9M)
Finished fixing design rule (0:00:02.5 2084.9M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.414768
*** Completed optFanout (0:00:03.2 2084.9M)

*** Finished optimizing excluded clock nets (CPU Time= 0:00:03.8  MEM= 2065.8M) ***
The useful skew maximum allowed delay is: 0.3
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 91 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:28.0/0:07:50.8 (1.0), mem = 2065.8M


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 97 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:04.4/0:00:04.4 (1.0), totSession cpu/real = 0:07:32.4/0:07:55.1 (1.0), mem = 2065.8M
**INFO: Always on buffers available for drv fixing
Begin: GigaOpt high fanout net optimization
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 91 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:34.9/0:07:57.7 (1.0), mem = 1983.8M

+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    41.48%|        -| -18.848|-13612.676|   0:00:00.0| 2002.9M|
|    42.80%|     2201| -17.415|-11849.987|   0:00:11.0| 2106.1M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:11.8 real=0:00:11.0 mem=2106.1M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 3 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.

*** DrvOpt [finish] : cpu/real = 0:00:17.1/0:00:17.1 (1.0), totSession cpu/real = 0:07:52.1/0:08:14.8 (1.0), mem = 2087.0M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 91 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:52.2/0:08:14.9 (1.0), mem = 2087.0M

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  6188| 17690|   -25.13|  2187|  4374|    -0.63|     0|     0|     0|     0|   -17.41|-11849.99|       0|       0|       0|  42.80|          |         |
|    25|    25|    -0.06|    66|   132|    -0.00|     0|     0|     0|     0|    -3.26|  -407.04|    1706|     392|     946|  44.61| 0:00:31.0|  2133.2M|
|     0|     0|     0.00|     2|     4|    -0.00|     0|     0|     0|     0|    -3.26|  -407.77|      36|       0|      55|  44.64| 0:00:01.0|  2133.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:34.7 real=0:00:35.0 mem=2133.2M) ***

*** DrvOpt [finish] : cpu/real = 0:00:38.7/0:00:38.7 (1.0), totSession cpu/real = 0:08:30.9/0:08:53.6 (1.0), mem = 2114.1M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:46, real = 0:01:45, mem = 1737.0M, totSessionCpu=0:08:31 **

Active setup views:
 func_worst_scenario
  Dominating endpoints: 9058
  Dominating TNS: -370.638

 test_worst_scenario
  Dominating endpoints: 4304
  Dominating TNS: -37.056

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 91 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:33.5/0:08:56.2 (1.0), mem = 2053.1M

*info: 91 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1086 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -3.260  TNS Slack -407.769 
+--------+--------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -3.260|-407.769|    44.64%|   0:00:00.0| 2088.2M|test_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_16_/D                       |
|  -2.479|-239.651|    44.85%|   0:00:19.0| 2155.0M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_16_/D                       |
|  -2.479|-241.141|    44.85%|   0:00:02.0| 2155.0M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_16_/D                       |
|  -2.479|-241.141|    44.85%|   0:00:01.0| 2155.0M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_16_/D                       |
|  -1.562| -87.647|    44.91%|   0:00:09.0| 2155.0M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -1.558| -80.059|    44.94%|   0:00:09.0| 2155.0M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -1.558| -80.059|    44.94%|   0:00:01.0| 2155.0M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -1.558| -80.059|    44.94%|   0:00:01.0| 2155.0M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -1.531| -73.408|    44.96%|   0:00:02.0| 2155.0M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -1.531| -72.469|    44.98%|   0:00:04.0| 2155.0M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -1.531| -72.286|    44.98%|   0:00:01.0| 2155.0M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -1.531| -72.286|    44.98%|   0:00:00.0| 2155.0M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -1.531| -71.977|    44.98%|   0:00:01.0| 2155.0M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -1.531| -71.870|    45.00%|   0:00:03.0| 2155.0M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -1.531| -71.870|    45.00%|   0:00:01.0| 2155.0M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -1.531| -71.870|    45.00%|   0:00:01.0| 2155.0M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -1.531| -71.517|    45.01%|   0:00:01.0| 2155.0M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -1.531| -71.216|    45.03%|   0:00:03.0| 2155.0M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -1.531| -71.216|    45.03%|   0:00:00.0| 2155.0M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -1.531| -71.216|    45.03%|   0:00:01.0| 2155.0M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -1.531| -71.140|    45.03%|   0:00:01.0| 2155.0M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -1.531| -71.129|    45.04%|   0:00:02.0| 2155.0M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -1.531| -71.129|    45.04%|   0:00:01.0| 2155.0M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -1.531| -71.129|    45.04%|   0:00:00.0| 2155.0M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -1.531| -71.107|    45.04%|   0:00:01.0| 2155.0M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -1.531| -71.096|    45.04%|   0:00:03.0| 2155.0M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_30_/D                       |
+--------+--------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:01:08 real=0:01:08 mem=2155.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:01:08 real=0:01:08 mem=2155.0M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -1.531  TNS Slack -71.097 
*** SetupOpt [finish] : cpu/real = 0:01:16.4/0:01:16.2 (1.0), totSession cpu/real = 0:09:49.9/0:10:12.5 (1.0), mem = 2119.9M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -1.531
*** Check timing (0:00:00.0)
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 91 clock nets excluded from IPO operation.


Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:52.4/0:10:15.0 (1.0), mem = 2114.0M
Reclaim Optimization WNS Slack -1.531  TNS Slack -71.097 Density 45.04
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    45.04%|        -|  -1.531| -71.097|   0:00:00.0| 2114.0M|
|    45.04%|       11|  -1.531| -71.096|   0:00:04.0| 2152.2M|
|    45.04%|        3|  -1.531| -71.096|   0:00:00.0| 2152.2M|
|    45.04%|        0|  -1.531| -71.096|   0:00:00.0| 2152.2M|
|    44.90%|      212|  -1.531| -70.510|   0:00:08.0| 2152.2M|
|    44.51%|     2635|  -1.529| -69.558|   0:00:22.0| 2152.2M|
|    44.51%|       46|  -1.529| -69.559|   0:00:01.0| 2152.2M|
|    44.51%|        2|  -1.529| -69.559|   0:00:01.0| 2152.2M|
|    44.51%|        0|  -1.529| -69.559|   0:00:00.0| 2152.2M|
|    44.51%|        0|  -1.529| -69.559|   0:00:01.0| 2152.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.529  TNS Slack -69.559 Density 44.51
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:38.7) (real = 0:00:39.0) **
*** AreaOpt [finish] : cpu/real = 0:00:38.1/0:00:38.1 (1.0), totSession cpu/real = 0:10:30.5/0:10:53.1 (1.0), mem = 2152.2M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:39, real=0:00:39, mem=2079.11M, totSessionCpu=0:10:31).


*** Start incrementalPlace ***
Collecting buffer chain nets ...
SKP will enable view:
  func_worst_scenario
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2104.48 MB )
[NR-eGR] Read 89861 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2104.48 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 89861
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=49597  numIgnoredNets=0
[NR-eGR] There are 91 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 49597 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 49597 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.12% H + 0.03% V. EstWL: 1.016686e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       165( 0.12%)        43( 0.03%)         4( 0.00%)         0( 0.00%)   ( 0.16%) 
[NR-eGR]      M3  (3)      1129( 0.84%)        58( 0.04%)         2( 0.00%)         1( 0.00%)   ( 0.88%) 
[NR-eGR]      M4  (4)        35( 0.03%)         5( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M5  (5)       313( 0.23%)         1( 0.00%)         5( 0.00%)         3( 0.00%)   ( 0.24%) 
[NR-eGR]      M6  (6)        76( 0.03%)         2( 0.00%)         6( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M7  (7)       136( 0.07%)         2( 0.00%)         3( 0.00%)         4( 0.00%)   ( 0.07%) 
[NR-eGR]      M8  (8)        10( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             1864( 0.13%)       111( 0.01%)        21( 0.00%)         8( 0.00%)   ( 0.14%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.08% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.10% H + 0.02% V
Early Global Route congestion estimation runtime: 1.81 seconds, mem = 2127.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===


Identified 426 spare or floating instances, with no clusters.

*** Finished SKP initialization (cpu=0:00:11.2, real=0:00:11.0)***
Iteration  8: Total net bbox = 8.207e+05 (3.94e+05 4.27e+05)
              Est.  stn bbox = 9.640e+05 (4.65e+05 4.99e+05)
              cpu = 0:00:24.0 real = 0:00:24.0 mem = 2312.9M
Iteration  9: Total net bbox = 8.498e+05 (4.11e+05 4.39e+05)
              Est.  stn bbox = 9.968e+05 (4.84e+05 5.13e+05)
              cpu = 0:00:43.1 real = 0:00:44.0 mem = 2305.0M
Iteration 10: Total net bbox = 8.565e+05 (4.15e+05 4.42e+05)
              Est.  stn bbox = 1.004e+06 (4.88e+05 5.16e+05)
              cpu = 0:00:17.2 real = 0:00:17.0 mem = 2300.3M
Iteration 11: Total net bbox = 8.771e+05 (4.24e+05 4.53e+05)
              Est.  stn bbox = 1.025e+06 (4.98e+05 5.28e+05)
              cpu = 0:00:13.7 real = 0:00:14.0 mem = 2302.4M
Iteration 12: Total net bbox = 8.873e+05 (4.28e+05 4.59e+05)
              Est.  stn bbox = 1.036e+06 (5.02e+05 5.34e+05)
              cpu = 0:00:13.2 real = 0:00:13.0 mem = 2307.4M
Move report: Timing Driven Placement moves 46444 insts, mean move: 14.01 um, max move: 350.58 um
	Max move on inst (occ_int2/slow_clk_1_clkgt/u_icg): (266.30, 367.84) --> (386.37, 137.33)

Finished Incremental Placement (cpu=0:02:19, real=0:02:19, mem=2296.9M)
**WARN: (IMPSC-1750):	scanReorder is running on autoFlow mode, it probably overwrite other user setting, see the detail in logv.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s1_op1_reg_8_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_2_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_8_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_1_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_3_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_11_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_7_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_15_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_9_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_0_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_85" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_541" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
INFO: Auto effort scan reorder.
*** Summary: Scan Reorder within scan chain
        Total scan reorder time: cpu: 0:00:01.8 , real: 0:00:02.0
Successfully reordered 5 scan chains.
Initial total scan wire length:    52905.092 (floating:    41884.731)
Final   total scan wire length:    49530.050 (floating:    38509.689)
Improvement:     3375.042   percent  6.38 (floating improvement:     3375.042   percent  8.06)
Current max long connection 355.324
*** End of ScanReorder (cpu=0:00:01.9, real=0:00:02.0, mem=2488.9M) ***
Total net length = 1.585e+06 (7.596e+05 8.259e+05) (ext = 1.662e+04)

*** Starting refinePlace (0:12:56 mem=2499.4M) ***
Total net bbox length = 8.993e+05 (4.389e+05 4.603e+05) (ext = 1.315e+04)
97 shifters were already placed.
97 shifters have been successfully placed.
Move report: Detail placement moves 46467 insts, mean move: 0.81 um, max move: 29.25 um
	Max move on inst (occ_int2/U1): (359.28, 83.59) --> (388.51, 83.60)
	Runtime: CPU: 0:00:07.7 REAL: 0:00:08.0 MEM: 2499.4MB
Summary Report:
Instances move: 46467 (out of 46960 movable)
Instances flipped: 61
Mean displacement: 0.81 um
Max displacement: 29.25 um (Instance: occ_int2/U1) (359.275, 83.591) -> (388.512, 83.6)
	Length: 10 sites, height: 1 rows, site name: unit, cell type: AO21X1_HVT
Total net bbox length = 8.745e+05 (4.086e+05 4.659e+05) (ext = 1.315e+04)
Runtime: CPU: 0:00:07.9 REAL: 0:00:08.0 MEM: 2499.4MB
*** Finished refinePlace (0:13:04 mem=2499.4M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2499.42 MB )
[NR-eGR] Read 89861 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2499.42 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 89861
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=49597  numIgnoredNets=0
[NR-eGR] There are 91 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 49597 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 49597 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.09% H + 0.03% V. EstWL: 9.788540e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       144( 0.11%)        73( 0.05%)         8( 0.01%)         0( 0.00%)   ( 0.17%) 
[NR-eGR]      M3  (3)       829( 0.61%)        25( 0.02%)         1( 0.00%)         0( 0.00%)   ( 0.63%) 
[NR-eGR]      M4  (4)        39( 0.03%)         5( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M5  (5)       263( 0.19%)         3( 0.00%)         7( 0.01%)         1( 0.00%)   ( 0.20%) 
[NR-eGR]      M6  (6)        33( 0.02%)         3( 0.00%)         3( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M7  (7)       107( 0.05%)         3( 0.00%)         3( 0.00%)         3( 0.00%)   ( 0.06%) 
[NR-eGR]      M8  (8)        12( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             1427( 0.10%)       112( 0.01%)        23( 0.00%)         4( 0.00%)   ( 0.11%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.05% H + 0.02% V
Early Global Route congestion estimation runtime: 1.48 seconds, mem = 2499.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 181013
[NR-eGR]     M2  (2V) length: 2.887642e+05um, number of vias: 247016
[NR-eGR]     M3  (3H) length: 3.140689e+05um, number of vias: 77348
[NR-eGR]     M4  (4V) length: 1.691170e+05um, number of vias: 17947
[NR-eGR]     M5  (5H) length: 1.071589e+05um, number of vias: 5127
[NR-eGR]     M6  (6V) length: 8.958518e+04um, number of vias: 2173
[NR-eGR]     M7  (7H) length: 4.817315e+04um, number of vias: 388
[NR-eGR]     M8  (8V) length: 8.430535e+03um, number of vias: 99
[NR-eGR]     M9  (9H) length: 4.046077e+03um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.029344e+06um, number of vias: 531111
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.206458e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.36 seconds, mem = 2240.4M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:02:35, real=0:02:35)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2231.6M)
Extraction called for design 'ORCA_TOP' of instances=47000 and nets=50719 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2231.555M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:06:25, real = 0:06:24, mem = 1698.8M, totSessionCpu=0:13:10 **
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2117.05)
Total number of fetched objects 54768
End delay calculation. (MEM=2176.36 CPU=0:00:10.9 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=2176.36 CPU=0:00:15.5 REAL=0:00:15.0)
**INFO: Always on buffers available for drv fixing
Begin: GigaOpt DRV Optimization
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 91 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:34.2/0:13:56.5 (1.0), mem = 2176.4M

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   190|   190|    -0.19|   754|  1508|    -0.02|     0|     0|     0|     0|    -1.24|   -51.43|       0|       0|       0|  44.51|          |         |
|     0|     0|     0.00|     1|     2|    -0.00|     0|     0|     0|     0|    -2.02|  -153.97|     328|       2|     521|  44.81| 0:00:14.0|  2271.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.02|  -153.97|       1|       0|       0|  44.81| 0:00:00.0|  2271.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.02|  -153.97|       0|       0|       0|  44.81| 0:00:00.0|  2271.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:16.0 real=0:00:16.0 mem=2271.2M) ***


*** Starting refinePlace (0:13:58 mem=2287.2M) ***
Total net bbox length = 8.764e+05 (4.092e+05 4.672e+05) (ext = 1.315e+04)
Move report: Detail placement moves 987 insts, mean move: 0.46 um, max move: 3.34 um
	Max move on inst (I_BLENDER_1/FE_OFC6511_n1114): (306.13, 443.08) --> (304.46, 444.75)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2287.2MB
Summary Report:
Instances move: 987 (out of 47291 movable)
Instances flipped: 0
Mean displacement: 0.46 um
Max displacement: 3.34 um (Instance: I_BLENDER_1/FE_OFC6511_n1114) (306.128, 443.08) -> (304.456, 444.752)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT
Total net bbox length = 8.766e+05 (4.093e+05 4.673e+05) (ext = 1.315e+04)
Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 2287.2MB
*** Finished refinePlace (0:14:00 mem=2287.2M) ***
*** maximum move = 3.34 um ***
*** Finished re-routing un-routed nets (2287.2M) ***


*** Finish Physical Update (cpu=0:00:04.4 real=0:00:05.0 mem=2287.2M) ***
*** DrvOpt [finish] : cpu/real = 0:00:27.8/0:00:27.7 (1.0), totSession cpu/real = 0:14:01.9/0:14:24.2 (1.0), mem = 2252.1M
End: GigaOpt DRV Optimization


------------------------------------------------------------
     Summary (cpu=0.47min real=0.47min mem=2158.1M)                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.016  | -2.016  |  0.161  |  0.327  |  0.155  | -0.265  |  0.663  |
|           TNS (ns):|-153.534 |-145.070 |  0.000  |  0.000  |  0.000  | -8.465  |  0.000  |
|    Violating Paths:|   253   |   221   |    0    |    0    |    0    |   32    |    0    |
|          All Paths:|  14192  |  13945  |   10    |   122   |   115   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     27 (27)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.595%
Routing Overflow: 0.05% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:07:20, real = 0:07:19, mem = 1772.0M, totSessionCpu=0:14:05 **
*** Timing NOT met, worst failing slack is -2.016
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 91 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:05.3/0:14:27.6 (1.0), mem = 2156.1M

*info: 91 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1105 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.016 TNS Slack -153.973 Density 44.81
OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+--------+
|Path Group                   |   WNS|     TNS|
+-----------------------------+------+--------+
|in2out in2reg reg2out default|-0.265|  -8.903|
|reg2cgate                    | 0.161|   0.000|
|reg2reg                      |-2.016|-145.070|
|HEPG                         |-2.016|-145.070|
|All Paths                    |-2.016|-153.973|
+-----------------------------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -2.016|   -2.016|-145.070| -153.973|    44.81%|   0:00:00.0| 2193.2M|test_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -1.576|   -1.576|-136.397| -145.301|    44.81%|   0:00:00.0| 2231.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_30_/D                       |
|  -1.560|   -1.560|-116.710| -125.613|    44.81%|   0:00:01.0| 2231.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -1.537|   -1.537|-112.825| -121.728|    44.81%|   0:00:00.0| 2231.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -1.482|   -1.482|-111.843| -120.746|    44.81%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -1.463|   -1.463|-111.907| -120.810|    44.81%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_28_/D                       |
|  -1.451|   -1.451|-111.830| -120.733|    44.81%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_28_/D                       |
|  -1.445|   -1.445|-111.773| -120.676|    44.81%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -1.301|   -1.301| -95.012| -103.915|    44.81%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_1/s4_op1_reg_31_/D                       |
|  -1.277|   -1.277| -66.811|  -75.714|    44.81%|   0:00:01.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_323/D                                |
|  -0.774|   -0.774| -33.027|  -41.930|    44.81%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_30_/D                       |
|  -0.685|   -0.685| -32.183|  -41.086|    44.81%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -0.672|   -0.672| -31.223|  -40.126|    44.81%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_30_/D                       |
|  -0.647|   -0.647| -28.462|  -37.366|    44.81%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_553/D                                |
|  -0.587|   -0.587| -27.552|  -36.455|    44.81%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_553/D                                |
|  -0.549|   -0.549| -27.053|  -35.956|    44.81%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_553/D                                |
|  -0.537|   -0.537| -27.030|  -35.933|    44.81%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_553/D                                |
|  -0.522|   -0.522| -25.688|  -34.591|    44.81%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_30_/D                       |
|  -0.489|   -0.489| -24.984|  -33.887|    44.81%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_482/D                                |
|  -0.483|   -0.483| -23.924|  -32.827|    44.81%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_30_/D                       |
|  -0.467|   -0.467| -23.685|  -32.588|    44.81%|   0:00:01.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_553/D                                |
|  -0.449|   -0.449| -23.421|  -32.325|    44.81%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_553/D                                |
|  -0.441|   -0.441| -23.064|  -31.967|    44.81%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_482/D                                |
|  -0.433|   -0.433| -21.466|  -30.369|    44.81%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -0.411|   -0.411| -19.933|  -28.836|    44.81%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_553/D                                |
|  -0.408|   -0.408| -20.286|  -29.189|    44.81%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_30_/D                       |
|  -0.401|   -0.401| -19.431|  -28.334|    44.81%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -0.394|   -0.394| -19.445|  -28.348|    44.81%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -0.387|   -0.387| -19.398|  -28.301|    44.81%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_553/D                                |
|  -0.377|   -0.377| -19.241|  -28.144|    44.81%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_553/D                                |
|  -0.367|   -0.367| -19.069|  -27.972|    44.81%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_553/D                                |
|  -0.361|   -0.361| -18.941|  -27.844|    44.82%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_482/D                                |
|  -0.345|   -0.345| -17.480|  -26.383|    44.82%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_482/D                                |
|  -0.331|   -0.331| -16.897|  -25.800|    44.82%|   0:00:01.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_9_/D                        |
|  -0.323|   -0.323| -16.839|  -25.742|    44.82%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_482/D                                |
|  -0.315|   -0.315| -16.758|  -25.662|    44.82%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_482/D                                |
|  -0.297|   -0.297| -12.811|  -21.714|    44.82%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_717/D                                |
|  -0.277|   -0.277| -12.489|  -21.392|    44.82%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_30_/D                       |
|  -0.267|   -0.267| -12.086|  -20.989|    44.82%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_9_/D                        |
|  -0.255|   -0.265| -11.822|  -20.725|    44.82%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_553/D                                |
|  -0.237|   -0.265| -11.056|  -19.959|    44.82%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -0.228|   -0.265| -10.478|  -19.381|    44.82%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_30_/D                       |
|  -0.221|   -0.265|  -9.891|  -18.794|    44.82%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_1/s4_op1_reg_31_/D                       |
|  -0.215|   -0.265|  -9.670|  -18.573|    44.82%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_248/D                                |
|  -0.199|   -0.265|  -8.926|  -17.829|    44.83%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -0.186|   -0.265|  -8.664|  -17.567|    44.83%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_30_/D                       |
|  -0.174|   -0.265|  -8.431|  -17.334|    44.83%|   0:00:01.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_30_/D                       |
|  -0.167|   -0.265|  -8.343|  -17.246|    44.83%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -0.161|   -0.265|  -7.307|  -16.210|    44.83%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -0.151|   -0.265|  -7.170|  -16.073|    44.83%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_30_/D                       |
|  -0.145|   -0.265|  -6.767|  -15.670|    44.83%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_323/D                                |
|  -0.139|   -0.265|  -6.467|  -15.370|    44.83%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_30_/D                       |
|  -0.139|   -0.265|  -6.554|  -15.457|    44.83%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_30_/D                       |
|  -0.135|   -0.265|  -6.561|  -15.464|    44.83%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_28_/D                       |
|  -0.130|   -0.265|  -6.275|  -15.178|    44.83%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_28_/D                       |
|  -0.121|   -0.265|  -5.209|  -14.112|    44.84%|   0:00:01.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_28_/D                       |
|  -0.115|   -0.265|  -4.884|  -13.787|    44.84%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -0.104|   -0.265|  -4.694|  -13.597|    44.84%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_248/D                                |
|  -0.102|   -0.265|  -4.177|  -13.081|    44.84%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_248/D                                |
|  -0.094|   -0.265|  -4.103|  -13.006|    44.84%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_30_/D                       |
|  -0.093|   -0.265|  -3.618|  -12.521|    44.85%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_28_/D                       |
|  -0.087|   -0.265|  -3.549|  -12.452|    44.85%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
|  -0.080|   -0.265|  -3.384|  -12.287|    44.85%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_28_/D                       |
|  -0.076|   -0.265|  -2.911|  -11.814|    44.86%|   0:00:01.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_30_/D                       |
|  -0.069|   -0.265|  -2.651|  -11.554|    44.86%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_PCI_TOP/I_PCI_CORE_mega_shift_reg_9__30_/D       |
|  -0.064|   -0.265|  -2.279|  -11.182|    44.86%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__31_/D       |
|  -0.061|   -0.265|  -1.881|  -10.784|    44.87%|   0:00:01.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
|  -0.059|   -0.265|  -1.879|  -10.782|    44.87%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_248/D                                |
|  -0.053|   -0.265|  -1.679|  -10.582|    44.87%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_28_/D                       |
|  -0.049|   -0.265|  -1.400|  -10.303|    44.88%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_24_/D                       |
|  -0.046|   -0.265|  -1.110|  -10.013|    44.88%|   0:00:01.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_28_/D                       |
|  -0.038|   -0.265|  -0.995|   -9.898|    44.89%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_476/D                                |
|  -0.035|   -0.265|  -0.763|   -9.666|    44.89%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_323/D                                |
|  -0.029|   -0.265|  -0.566|   -9.469|    44.90%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_414/D                                |
|  -0.023|   -0.265|  -0.440|   -9.343|    44.90%|   0:00:01.0| 2232.9M|func_worst_scenario|  reg2reg| I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__30_/D  |
|  -0.022|   -0.265|  -0.279|   -9.182|    44.92%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__18_/D  |
|  -0.021|   -0.265|  -0.240|   -9.143|    44.92%|   0:00:01.0| 2232.9M|func_worst_scenario|  reg2reg| I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__18_/D  |
|  -0.015|   -0.265|  -0.209|   -9.112|    44.92%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_484/D                                |
|  -0.011|   -0.265|  -0.120|   -9.023|    44.93%|   0:00:00.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_28_/D                       |
|  -0.005|   -0.265|  -0.054|   -8.957|    44.95%|   0:00:01.0| 2232.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
|   0.001|   -0.265|   0.000|   -8.903|    44.98%|   0:00:01.0| 2234.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
|   0.003|   -0.265|   0.000|   -8.903|    45.00%|   0:00:01.0| 2234.4M|func_worst_scenario|  reg2reg| I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__8_/D    |
|   0.009|   -0.265|   0.000|   -8.903|    45.01%|   0:00:00.0| 2234.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_30_/D                       |
|   0.012|   -0.265|   0.000|   -8.903|    45.01%|   0:00:00.0| 2234.4M|func_worst_scenario|  reg2reg| I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__2_/D   |
|   0.012|   -0.265|   0.000|   -8.903|    45.01%|   0:00:00.0| 2234.4M|test_worst_scenario|  reg2reg| I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__2_/D   |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:14.6 real=0:00:14.0 mem=2234.4M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.265|   -0.265|  -8.903|   -8.903|    45.01%|   0:00:00.0| 2234.4M|test_worst_scenario|   in2out| sd_DQ_out[30]                                      |
|  -0.265|   -0.265|  -8.903|   -8.903|    45.01%|   0:00:00.0| 2234.4M|test_worst_scenario|   in2out| sd_DQ_out[30]                                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2234.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:15.0 real=0:00:15.0 mem=2234.4M) ***
OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.903|
|reg2cgate                    | 0.161| 0.000|
|reg2reg                      | 0.012| 0.000|
|HEPG                         | 0.012| 0.000|
|All Paths                    |-0.265|-8.903|
+-----------------------------+------+------+

** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.903 Density 45.01

*** Starting refinePlace (0:14:35 mem=2234.4M) ***
Total net bbox length = 8.790e+05 (4.105e+05 4.686e+05) (ext = 1.315e+04)
Move report: Detail placement moves 1444 insts, mean move: 0.75 um, max move: 4.26 um
	Max move on inst (I_BLENDER_0/FE_RC_53_0): (240.46, 459.80) --> (239.55, 456.46)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2245.8MB
Summary Report:
Instances move: 1444 (out of 47719 movable)
Instances flipped: 0
Mean displacement: 0.75 um
Max displacement: 4.26 um (Instance: I_BLENDER_0/FE_RC_53_0) (240.464, 459.8) -> (239.552, 456.456)
	Length: 6 sites, height: 1 rows, site name: unit, cell type: NAND2X0_LVT
Total net bbox length = 8.801e+05 (4.112e+05 4.688e+05) (ext = 1.315e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2245.8MB
*** Finished refinePlace (0:14:36 mem=2245.8M) ***
*** maximum move = 4.26 um ***
*** Finished re-routing un-routed nets (2245.8M) ***


*** Finish Physical Update (cpu=0:00:03.7 real=0:00:03.0 mem=2245.8M) ***
** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.903 Density 45.01
OptDebug: Start of Optimizer WNS Pass 1:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.903|
|reg2cgate                    | 0.161| 0.000|
|reg2reg                      | 0.012| 0.000|
|HEPG                         | 0.012| 0.000|
|All Paths                    |-0.265|-8.903|
+-----------------------------+------+------+

Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.265|   -0.265|  -8.903|   -8.903|    45.01%|   0:00:00.0| 2245.8M|test_worst_scenario|   in2out| sd_DQ_out[30]                                      |
|  -0.265|   -0.265|  -8.903|   -8.903|    45.01%|   0:00:00.0| 2245.8M|test_worst_scenario|   in2out| sd_DQ_out[30]                                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2245.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=2245.8M) ***
OptDebug: End of Optimizer WNS Pass 1:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.903|
|reg2cgate                    | 0.161| 0.000|
|reg2reg                      | 0.012| 0.000|
|HEPG                         | 0.012| 0.000|
|All Paths                    |-0.265|-8.903|
+-----------------------------+------+------+

OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.903|
|reg2cgate                    | 0.161| 0.000|
|reg2reg                      | 0.012| 0.000|
|HEPG                         | 0.012| 0.000|
|All Paths                    |-0.265|-8.903|
+-----------------------------+------+------+

**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:25.9 real=0:00:26.0 mem=2245.8M) ***

*** SetupOpt [finish] : cpu/real = 0:00:33.5/0:00:33.4 (1.0), totSession cpu/real = 0:14:38.8/0:15:01.0 (1.0), mem = 2210.8M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.265
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 91 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:39.5/0:15:01.8 (1.0), mem = 2159.8M

*info: 91 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1105 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.903 Density 45.01
OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.903|
|reg2cgate                    | 0.161| 0.000|
|reg2reg                      | 0.012| 0.000|
|HEPG                         | 0.012| 0.000|
|All Paths                    |-0.265|-8.903|
+-----------------------------+------+------+

Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.265|   -0.265|  -8.903|   -8.903|    45.01%|   0:00:01.0| 2198.9M|test_worst_scenario|   in2out| sd_DQ_out[30]                                      |
|  -0.265|   -0.265|  -8.849|   -8.849|    45.01%|   0:00:00.0| 2241.6M|test_worst_scenario|   in2out| sd_DQ_out[30]                                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=2241.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.8 real=0:00:01.0 mem=2241.6M) ***
OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.849|
|reg2cgate                    | 0.161| 0.000|
|reg2reg                      | 0.012| 0.000|
|HEPG                         | 0.012| 0.000|
|All Paths                    |-0.265|-8.849|
+-----------------------------+------+------+

** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.849 Density 45.01

*** Starting refinePlace (0:14:49 mem=2241.6M) ***
Total net bbox length = 8.801e+05 (4.112e+05 4.688e+05) (ext = 1.315e+04)
Move report: Detail placement moves 1 insts, mean move: 1.67 um, max move: 1.67 um
	Max move on inst (occ_int2/U4_dup): (389.88, 53.50) --> (389.88, 55.18)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2252.8MB
Summary Report:
Instances move: 1 (out of 47718 movable)
Instances flipped: 143
Mean displacement: 1.67 um
Max displacement: 1.67 um (Instance: occ_int2/U4_dup) (389.88, 53.504) -> (389.88, 55.176)
	Length: 13 sites, height: 1 rows, site name: unit, cell type: NAND2X4_LVT
Total net bbox length = 8.801e+05 (4.112e+05 4.688e+05) (ext = 1.315e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2252.8MB
*** Finished refinePlace (0:14:51 mem=2252.8M) ***
*** maximum move = 1.67 um ***
*** Finished re-routing un-routed nets (2252.8M) ***


*** Finish Physical Update (cpu=0:00:03.7 real=0:00:04.0 mem=2252.8M) ***
** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.849 Density 45.01
OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.849|
|reg2cgate                    | 0.161| 0.000|
|reg2reg                      | 0.012| 0.000|
|HEPG                         | 0.012| 0.000|
|All Paths                    |-0.265|-8.849|
+-----------------------------+------+------+

**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:05.5 real=0:00:05.0 mem=2252.8M) ***

*** SetupOpt [finish] : cpu/real = 0:00:12.9/0:00:12.9 (1.0), totSession cpu/real = 0:14:52.5/0:15:14.7 (1.0), mem = 2217.7M
End: GigaOpt Optimization in TNS mode
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 91 clock nets excluded from IPO operation.

Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:53.7/0:15:15.9 (1.0), mem = 2182.8M
Reclaim Optimization WNS Slack -0.265  TNS Slack -8.849 Density 45.01
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    45.01%|        -|  -0.265|  -8.849|   0:00:00.0| 2182.8M|
|    45.01%|        0|  -0.265|  -8.849|   0:00:01.0| 2182.8M|
|    44.65%|      576|  -0.265|  -8.849|   0:00:10.0| 2222.5M|
|    44.48%|     1339|  -0.265|  -8.849|   0:00:15.0| 2222.5M|
|    44.47%|       47|  -0.265|  -8.850|   0:00:02.0| 2222.5M|
|    44.47%|        1|  -0.265|  -8.850|   0:00:00.0| 2222.5M|
|    44.47%|        0|  -0.265|  -8.850|   0:00:01.0| 2222.5M|
|    44.47%|        0|  -0.265|  -8.850|   0:00:00.0| 2222.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.265  TNS Slack -8.850 Density 44.47
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:30.6) (real = 0:00:30.0) **

*** Starting refinePlace (0:15:25 mem=2238.5M) ***
Total net bbox length = 8.772e+05 (4.100e+05 4.672e+05) (ext = 1.315e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2238.5MB
Summary Report:
Instances move: 0 (out of 47118 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.772e+05 (4.100e+05 4.672e+05) (ext = 1.315e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2238.5MB
*** Finished refinePlace (0:15:26 mem=2238.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2238.5M) ***


*** Finish Physical Update (cpu=0:00:03.5 real=0:00:04.0 mem=2238.5M) ***
*** AreaOpt [finish] : cpu/real = 0:00:34.1/0:00:34.1 (1.0), totSession cpu/real = 0:15:27.7/0:15:49.9 (1.0), mem = 2238.5M
End: Area Reclaim Optimization (cpu=0:00:34, real=0:00:34, mem=2165.38M, totSessionCpu=0:15:28).
Begin: GigaOpt postEco DRV Optimization
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 91 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:29.0/0:15:51.2 (1.0), mem = 2165.4M

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     6|     6|    -0.02|    11|    22|    -0.00|     0|     0|     0|     0|    -0.26|    -8.85|       0|       0|       0|  44.47|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.26|    -8.85|       6|       0|       9|  44.48| 0:00:01.0|  2224.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.26|    -8.85|       0|       0|       0|  44.48| 0:00:00.0|  2224.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.8 real=0:00:03.0 mem=2224.1M) ***


*** Starting refinePlace (0:15:37 mem=2240.1M) ***
Total net bbox length = 8.772e+05 (4.100e+05 4.672e+05) (ext = 1.315e+04)
Move report: Detail placement moves 15 insts, mean move: 0.98 um, max move: 2.13 um
	Max move on inst (I_BLENDER_1/FE_OFC6690_n2682): (382.89, 414.66) --> (383.34, 412.98)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2243.2MB
Summary Report:
Instances move: 15 (out of 47124 movable)
Instances flipped: 0
Mean displacement: 0.98 um
Max displacement: 2.13 um (Instance: I_BLENDER_1/FE_OFC6690_n2682) (382.888, 414.656) -> (383.344, 412.984)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT
Total net bbox length = 8.772e+05 (4.100e+05 4.672e+05) (ext = 1.315e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2243.2MB
*** Finished refinePlace (0:15:38 mem=2243.2M) ***
*** maximum move = 2.13 um ***
*** Finished re-routing un-routed nets (2243.2M) ***


*** Finish Physical Update (cpu=0:00:03.4 real=0:00:03.0 mem=2243.2M) ***
*** DrvOpt [finish] : cpu/real = 0:00:10.6/0:00:10.5 (1.0), totSession cpu/real = 0:15:39.6/0:16:01.8 (1.0), mem = 2208.1M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.015 -> -0.015 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -8.850 -> -8.850
Begin: GigaOpt TNS non-legal recovery
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 91 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:41.1/0:16:03.3 (1.0), mem = 2208.1M

*info: 91 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1106 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.850 Density 44.48
OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.849|
|reg2cgate                    | 0.143| 0.000|
|reg2reg                      |-0.002|-0.002|
|HEPG                         |-0.002|-0.002|
|All Paths                    |-0.265|-8.850|
+-----------------------------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.002|   -0.265|  -0.002|   -8.850|    44.48%|   0:00:00.0| 2243.2M|test_worst_scenario|  reg2reg| I_BLENDER_1/R_598/D                                |
|   0.000|   -0.265|   0.000|   -8.849|    44.48%|   0:00:00.0| 2243.2M|test_worst_scenario|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2243.2M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.265|   -0.265|  -8.849|   -8.849|    44.48%|   0:00:00.0| 2243.2M|test_worst_scenario|   in2out| sd_DQ_out[30]                                      |
|  -0.265|   -0.265|  -8.849|   -8.849|    44.48%|   0:00:00.0| 2244.7M|test_worst_scenario|   in2out| sd_DQ_out[30]                                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2244.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:01.0 mem=2244.7M) ***
OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.849|
|reg2cgate                    | 0.143| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.849|
+-----------------------------+------+------+

** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.849 Density 44.48

*** Starting refinePlace (0:15:49 mem=2244.7M) ***
Total net bbox length = 8.772e+05 (4.100e+05 4.672e+05) (ext = 1.315e+04)
Move report: Detail placement moves 1 insts, mean move: 1.06 um, max move: 1.06 um
	Max move on inst (I_BLENDER_1/FE_RC_364_0): (350.36, 399.61) --> (349.30, 399.61)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2253.8MB
Summary Report:
Instances move: 1 (out of 47125 movable)
Instances flipped: 0
Mean displacement: 1.06 um
Max displacement: 1.06 um (Instance: I_BLENDER_1/FE_RC_364_0) (350.36, 399.608) -> (349.296, 399.608)
	Length: 7 sites, height: 1 rows, site name: unit, cell type: NAND3X0_LVT
Total net bbox length = 8.772e+05 (4.100e+05 4.672e+05) (ext = 1.315e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2253.8MB
*** Finished refinePlace (0:15:51 mem=2253.8M) ***
*** maximum move = 1.06 um ***
*** Finished re-routing un-routed nets (2253.8M) ***


*** Finish Physical Update (cpu=0:00:03.8 real=0:00:03.0 mem=2253.8M) ***
** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.849 Density 44.48
OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.849|
|reg2cgate                    | 0.143| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.849|
+-----------------------------+------+------+

**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:05.5 real=0:00:06.0 mem=2253.8M) ***

*** SetupOpt [finish] : cpu/real = 0:00:12.0/0:00:12.0 (1.0), totSession cpu/real = 0:15:53.1/0:16:15.3 (1.0), mem = 2218.7M
End: GigaOpt TNS non-legal recovery

Begin: GigaOpt Optimization in post-eco TNS mode
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 91 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:53.6/0:16:15.8 (1.0), mem = 2218.7M

*info: 91 clock nets excluded
*info: Marking 97 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 1106 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.849 Density 44.48
OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.849|
|reg2cgate                    | 0.143| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.849|
+-----------------------------+------+------+

Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.265|   -0.265|  -8.849|   -8.849|    44.48%|   0:00:00.0| 2253.8M|test_worst_scenario|   in2out| sd_DQ_out[30]                                      |
|  -0.265|   -0.265|  -8.849|   -8.849|    44.48%|   0:00:00.0| 2253.8M|test_worst_scenario|   in2out| sd_DQ_out[30]                                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2253.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=2253.8M) ***
OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.849|
|reg2cgate                    | 0.143| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.849|
+-----------------------------+------+------+

OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.849|
|reg2cgate                    | 0.143| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.849|
+-----------------------------+------+------+

**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2253.8M) ***

*** SetupOpt [finish] : cpu/real = 0:00:08.0/0:00:08.0 (1.0), totSession cpu/real = 0:16:01.6/0:16:23.8 (1.0), mem = 2218.7M
End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 func_worst_scenario
  Dominating endpoints: 9083
  Dominating TNS: -8.671

 test_worst_scenario
  Dominating endpoints: 4275
  Dominating TNS: -0.178

Extraction called for design 'ORCA_TOP' of instances=47165 and nets=50880 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2127.117M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2168.36 MB )
[NR-eGR] Read 89861 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2168.36 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 15484
[NR-eGR] #PG Blockages       : 89861
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=49744  numIgnoredNets=0
[NR-eGR] There are 91 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 49744 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 49744 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.08% H + 0.04% V. EstWL: 9.805946e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       125( 0.09%)        49( 0.04%)        17( 0.01%)         0( 0.00%)   ( 0.14%) 
[NR-eGR]      M3  (3)       824( 0.61%)        17( 0.01%)         1( 0.00%)         0( 0.00%)   ( 0.62%) 
[NR-eGR]      M4  (4)        21( 0.02%)         5( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)       215( 0.16%)         3( 0.00%)         7( 0.01%)         1( 0.00%)   ( 0.17%) 
[NR-eGR]      M6  (6)        36( 0.02%)         4( 0.00%)         2( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M7  (7)       106( 0.05%)         3( 0.00%)         4( 0.00%)         2( 0.00%)   ( 0.06%) 
[NR-eGR]      M8  (8)        13( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M9  (9)        10( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             1350( 0.10%)        81( 0.01%)        32( 0.00%)         3( 0.00%)   ( 0.11%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.05% H + 0.02% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.59 sec, Real: 1.60 sec, Curr Mem: 2189.77 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2179.77)
Total number of fetched objects 54914
End delay calculation. (MEM=2229.54 CPU=0:00:10.8 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=2229.54 CPU=0:00:14.9 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:00:19.5 real=0:00:19.0 totSessionCpu=0:16:27 mem=2229.5M)
**WARN: (IMPOPT-3555):	Final critical path includes at least one clock net connected to an output port. This may limit optimization capabilities. To stop CTE clock phase propagation on these ports, you can use `set_global timing_set_clock_source_to_output_as_data true`.
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:09:43, real = 0:09:41, mem = 1795.3M, totSessionCpu=0:16:28 **


------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.265  | -0.006  |  0.143  |  0.328  |  0.155  | -0.265  |  0.663  |
|           TNS (ns):| -8.480  | -0.016  |  0.000  |  0.000  |  0.000  | -8.464  |  0.000  |
|    Violating Paths:|   41    |    9    |    0    |    0    |    0    |   32    |    0    |
|          All Paths:|  14192  |  13945  |   10    |   122   |   115   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     27 (27)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.267%
Routing Overflow: 0.05% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:09:49, real = 0:09:49, mem = 1789.0M, totSessionCpu=0:16:34 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:15:24, real = 0:15:25, mem = 2067.7M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSC-1138         128  In scan chain "%s" DEF ordered section, ...
WARNING   IMPSC-1750           2  scanReorder is running on autoFlow mode,...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-3555          1  Final critical path includes at least on...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 138 warning(s), 0 error(s)

<CMD> redirect -tee ../reports/ORCA_TOP.innovus.place.congestion.2d.rpt { reportCongestion -hotSpot -overflow -includeBlockage }
<CMD> redirect -tee ../reports/ORCA_TOP.innovus.place.congestion.3d.rpt { reportCongestion -hotSpot -overflow -includeBlockage -3d }
<CMD> timeDesign -preCTS -prefix place -outDir ../reports/ORCA_TOP.innovus -expandedViews
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2067.7M)


------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.265  | -0.006  |  0.143  |  0.328  |  0.155  | -0.265  |  0.663  |
|           TNS (ns):| -8.480  | -0.016  |  0.000  |  0.000  |  0.000  | -8.464  |  0.000  |
|    Violating Paths:|   41    |    9    |    0    |    0    |    0    |   32    |    0    |
|          All Paths:|  14192  |  13945  |   10    |   122   |   115   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_worst_scenario | -0.265  |  0.185  |  0.143  |  0.664  |  0.155  | -0.265  | 14.497  |
|                    | -8.464  |  0.000  |  0.000  |  0.000  |  0.000  | -8.464  |  0.000  |
|                    |   32    |    0    |    0    |    0    |    0    |   32    |    0    |
|                    |  5680   |  5507   |    8    |   54    |   115   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_worst_scenario | -0.265  | -0.006  |  2.484  |  0.328  |  0.155  | -0.265  |  0.663  |
|                    | -8.480  | -0.016  |  0.000  |  0.000  |  0.000  | -8.464  |  0.000  |
|                    |   41    |    9    |    0    |    0    |    0    |   32    |    0    |
|                    |  9539   |  9319   |    2    |   104   |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     27 (27)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.267%
Routing Overflow: 0.05% H and 0.02% V
------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
Total CPU time: 10.52 sec
Total Real time: 11.0 sec
Total Memory Usage: 2067.90625 Mbytes
<CMD> redirect -tee ../reports/ORCA_TOP.innovus.place.density.rpt { reportDensityMap }
<CMD> summaryReport -noHtml -outfile ../reports/ORCA_TOP.innovus.place.summary.rpt
Start to collect the design information.
Build netlist information for Cell ORCA_TOP.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ../reports/ORCA_TOP.innovus.place.summary.rpt.
<CMD> saveDesign ORCA_TOP_place.innovus
#% Begin save design ... (date=04/25 19:24:18, mem=1674.0M)
% Begin Save ccopt configuration ... (date=04/25 19:24:18, mem=1674.0M)
% End Save ccopt configuration ... (date=04/25 19:24:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1674.0M, current mem=1670.4M)
% Begin Save netlist data ... (date=04/25 19:24:18, mem=1670.4M)
Writing Binary DB to ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/25 19:24:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1670.4M, current mem=1670.4M)
Saving congestion map file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=04/25 19:24:19, mem=1671.4M)
Saving AAE Data ...
% End Save AAE data ... (date=04/25 19:24:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1671.4M, current mem=1671.4M)
% Begin Save clock tree data ... (date=04/25 19:24:21, mem=1671.4M)
% End Save clock tree data ... (date=04/25 19:24:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1671.4M, current mem=1671.4M)
Saving preference file ORCA_TOP_place.innovus.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/25 19:24:21, mem=1671.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/25 19:24:22, total cpu=0:00:00.1, real=0:00:01.0, peak res=1671.6M, current mem=1671.6M)
Saving PG file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2067.9M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/25 19:24:22, mem=1671.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
func_worst_scenario
% End Save placement data ... (date=04/25 19:24:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1671.6M, current mem=1671.6M)
% Begin Save routing data ... (date=04/25 19:24:22, mem=1671.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=2067.9M) ***
% End Save routing data ... (date=04/25 19:24:23, total cpu=0:00:00.6, real=0:00:01.0, peak res=1671.9M, current mem=1671.9M)
Saving SCANDEF file ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s1_op1_reg_8_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_2_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_8_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_1_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_3_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_7_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_15_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_9_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_0_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_85" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_50" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s2_op1_reg_1_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
Saving property file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2070.9M) ***
Saving rc congestion map ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.congmap.gz ...
Saving power intent database ...
% Begin Save power constraints data ... (date=04/25 19:24:24, mem=1672.2M)
% End Save power constraints data ... (date=04/25 19:24:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1672.2M, current mem=1672.2M)
cmin cmax
Generated self-contained design ORCA_TOP_place.innovus.dat.tmp
#% End save design ... (date=04/25 19:24:27, total cpu=0:00:05.4, real=0:00:09.0, peak res=1674.0M, current mem=1672.6M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1138          63  In scan chain "%s" DEF ordered section, ...
*** Message Summary: 63 warning(s), 0 error(s)

<CMD> setLayerPreference node_layer -isVisible 0
<CMD> uiSetTool move
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1 414.309 323.855 545.715 418.763
<CMD> setLayerPreference node_blockage -isVisible 1
<CMD> setLayerPreference node_blockage -isVisible 0
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0 590.79 320.118 722.196 415.026
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1 283.113 167.679 414.519 262.587
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0 479.086 124.418 610.492 219.326
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4
<CMD> setObjFPlanBox Instance I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4 14.327 691.011 68.932 745.946
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5
<CMD> setObjFPlanBox Instance I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5 82.619 679.293 137.554 733.898
<CMD> setObjFPlanBox Instance I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5 82.619 692.842 137.554 747.447
<CMD> setObjFPlanBox Instance I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5 10.359 342.08 65.294 396.685
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4
<CMD> setObjFPlanBox Instance I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4 79.06 340.248 133.665 395.183
<CMD> deselectAll
<CMD> selectInst I_BLENDER_1/U1083
<CMD> setObjFPlanBox Instance I_BLENDER_1/U1083 439.274 396.598 440.49 398.27
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_ 465.082 393.358 470.25 395.03
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1 33.438 609.884 164.844 704.792
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1 238.175 606.873 369.581 701.781
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1 37.954 655.047 169.36 749.955
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1 16.879 661.069 148.285 755.977
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_IF/U6229
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_IF/U3010
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_IF/U3010 388.379 209.512 389.899 211.184
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_IF/FE_OFC541_FE_DBTN149_n91
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_IF/FE_OFC541_FE_DBTN149_n91 278.179 312.029 279.395 313.701
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1 198.809 638.875 330.215 733.783
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__13_
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__13_ 238.159 688.543 243.631 690.215
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1 174.722 665.973 306.128 760.881
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1 168.701 659.951 300.107 754.859
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1 161.174 661.456 292.58 756.364
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_IF/U8645
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_IF/U8645 612.302 402.965 613.518 404.637
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_IF/U8655
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_IF/U8655 484.067 411.497 485.587 413.169
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0 41.312 430.013 172.718 524.921
<CMD> deselectAll
<CMD> selectInst I_BLENDER_0/U6899
<CMD> setObjFPlanBox Instance I_BLENDER_0/U6899 56.526 591.765 59.262 593.437
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0 14.215 541.414 145.621 636.322
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0 20.236 545.93 151.642 640.838
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0 20.236 547.436 151.642 642.344
<CMD> deselectAll
<CMD> selectInst I_BLENDER_1/U5861
<CMD> setObjFPlanBox Instance I_BLENDER_1/U5861 542.285 204.711 545.021 206.383
<CMD> deselectAll
<CMD> selectInst I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
<CMD> setObjFPlanBox Instance I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM 322.771 245.762 458.444 333.392
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_IF/U3657
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_IF/U3657 397.355 310.326 398.875 311.998
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0 173.486 544.43 304.892 639.338
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0 257.789 354.747 389.195 449.655
<CMD> deselectAll
<CMD> selectInst I_BLENDER_1/FE_OFC4623_mult_x_29_n578
<CMD> setObjFPlanBox Instance I_BLENDER_1/FE_OFC4623_mult_x_29_n578 321.091 412.484 322.307 414.156
<CMD> deselectAll
<CMD> selectInst I_BLENDER_1/U6835
<CMD> setObjFPlanBox Instance I_BLENDER_1/U6835 245.51 516.87 248.246 518.542
<CMD> deselectAll
<CMD> selectInst I_BLENDER_0/U662
<CMD> setObjFPlanBox Instance I_BLENDER_0/U662 337.007 456.431 338.831 458.103
<CMD> deselectAll
<CMD> selectInst I_BLENDER_1/FE_OFC4575_s2_op2_20
<CMD> setObjFPlanBox Instance I_BLENDER_1/FE_OFC4575_s2_op2_20 362.951 368.969 364.167 370.641
<CMD> deselectAll
<CMD> selectInst I_BLENDER_1/U6521
<CMD> setObjFPlanBox Instance I_BLENDER_1/U6521 262.858 521.393 264.378 523.065
<CMD> setObjFPlanBox Instance I_BLENDER_1/U6521 217.646 584.891 219.166 586.563
<CMD> setObjFPlanBox Instance I_BLENDER_1/U6521 270.353 451.218 271.873 452.89
<CMD> deselectAll
<CMD> selectInst I_BLENDER_1/U7346
<CMD> setObjFPlanBox Instance I_BLENDER_1/U7346 225.702 576.39 227.222 578.062
<CMD> setObjFPlanBox Instance I_BLENDER_1/U7346 340.131 296.832 341.651 298.504
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__31_
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__31_ 413.923 242.082 419.395 243.754
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__31_ 510.243 159.642 515.715 161.314
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__31_ 520.802 199.486 526.274 201.158
<CMD> deselectAll
<CMD> selectObject Group PD_RISC_CORE
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3911):	Power domain 'PD_RISC_CORE' is NOT totally inside core. we will ONLY create rows for parts inside core.
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
<CMD> setObjFPlanBox Group PD_RISC_CORE 247.852 -18.065 577.852 311.935
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_IF/U12059
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_IF/U12059 408.666 249.992 410.186 251.664
<CMD> deselectAll
<CMD> selectObject Group PD_RISC_CORE
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3911):	Power domain 'PD_RISC_CORE' is NOT totally inside core. we will ONLY create rows for parts inside core.
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
<CMD> setObjFPlanBox Group PD_RISC_CORE 442.111 9.032 772.111 339.032
<CMD> deselectAll
<CMD> selectInst I_BLENDER_1/U1668
<CMD> setObjFPlanBox Instance I_BLENDER_1/U1668 287.177 436.91 288.393 438.582
<CMD> deselectAll
<CMD> selectInst I_BLENDER_1/R_460
<CMD> setObjFPlanBox Instance I_BLENDER_1/R_460 292.155 416.174 297.323 417.846
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0 164.453 545.935 295.859 640.843
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0 158.431 554.968 289.837 649.876
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0 165.958 551.957 297.364 646.865
<CMD> deselectAll
<CMD> selectInst I_BLENDER_1/U4520
<CMD> setObjFPlanBox Instance I_BLENDER_1/U4520 390.231 301.892 390.991 303.564
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_IF/U4356
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_IF/U4356 431.053 313.016 432.573 314.688
<CMD> deselectAll
<CMD> selectInst I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
<CMD> setObjFPlanBox Instance I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM 479.335 113.285 615.008 200.915
<CMD> setObjFPlanBox Instance I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM 477.83 108.769 613.503 196.399
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__29_
<CMD> undo
<CMD> undo
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__29_ 355.748 713.359 361.22 715.031
<CMD> fit
<CMD> deselectAll
<CMD> selectInst I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
<CMD> setObjFPlanBox Instance I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM 475.317 104.339 610.99 191.969
<CMD> setObjFPlanBox Instance I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM 475.317 107.517 610.99 195.147
<CMD> setObjFPlanBox Instance I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM 478.495 105.928 614.168 193.558
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_IF/U3407
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_IF/U3407 96.17 703.04 97.386 704.712
<CMD> uiSetTool move
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1 269.533 81.077 400.939 175.985
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1 275.584 6.78 406.99 101.688
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0 185.494 186.729 316.9 281.637
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0
<CMD> setObjFPlanBox Instance I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0 297.847 191.25 429.253 286.158
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5
<CMD> setObjFPlanBox Instance I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5 19.893 698.02 74.828 752.625
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4
<CMD> setObjFPlanBox Instance I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4 104.484 696.188 159.089 751.123
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
<CMD> setObjFPlanBox Instance I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1 191.989 707.92 246.924 762.525
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2
<CMD> setObjFPlanBox Instance I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2 15.999 612.576 70.934 667.181
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6
<CMD> setObjFPlanBox Instance I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6 110.925 622.233 165.86 676.838
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7
<CMD> setObjFPlanBox Instance I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7 198.286 625.775 253.221 680.38
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_2
<CMD> setObjFPlanBox Instance I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_2 17.73 541.259 72.335 596.194
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8
<CMD> setObjFPlanBox Instance I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8 110.774 546.61 165.709 601.215
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8
<CMD> setObjFPlanBox Instance I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8 195.766 543.941 250.371 598.876
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_3
<CMD> setObjFPlanBox Instance I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_3 259.55 711.29 314.485 765.895
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3
<CMD> setObjFPlanBox Instance I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3 267.613 624.061 322.548 678.666
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5
<CMD> setObjFPlanBox Instance I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5 274.571 541.042 329.176 595.977
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_1
<CMD> setObjFPlanBox Instance I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_1 16.108 462.794 70.713 517.729
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4
<CMD> setObjFPlanBox Instance I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4 98.943 469.317 153.548 524.252
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6
<CMD> setObjFPlanBox Instance I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6 178.745 456.606 233.35 511.541
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7
<CMD> setObjFPlanBox Instance I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7 264.347 461.753 319.282 516.358
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5
<CMD> deselectAll
<CMD> gui_select -rect {330.44300 755.50600 421.01700 744.38300}
<CMD> uiSetTool select
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5
<CMD> spaceObject -fixSide left -space 15
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4
<CMD> alignObject -side bottom
<CMD> spaceObject -fixSide left -space 15
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_3
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
<CMD> alignObject -side bottom
<CMD> spaceObject -fixSide left -space 15
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5
<CMD> spaceObject -fixSide top -space 15
<CMD> alignObject -side right
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6
<CMD> alignObject -side left
<CMD> spaceObject -fixSide top -space 15
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7
<CMD> alignObject -side left
<CMD> spaceObject -fixSide top -space 15
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3
<CMD> selectInst I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_3
<CMD> alignObject -side left
<CMD> spaceObject -fixSide top -space 15
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_2
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2
<CMD> spaceObject -fixSide top -space 15
<CMD> alignObject -side right
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8
<CMD> alignObject -side left
<CMD> spaceObject -fixSide top -space 15
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7
<CMD> selectInst I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8
<CMD> alignObject -side left
<CMD> spaceObject -fixSide top -space 15
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3
<CMD> selectInst I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5
<CMD> alignObject -side left
<CMD> spaceObject -fixSide top -space 15
<CMD> deselectAll
<CMD> selectInst I_BLENDER_0/R_576
<CMD> deselectAll
<CMD> selectInst I_BLENDER_1/s1_op1_reg_14_
<CMD> zoomBox 84.85700 148.99800 620.60400 676.93800
<CMD> deselectAll
<CMD> selectInst I_BLENDER_1/mega_shift_reg_10__12_
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7
<CMD> selectInst I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5
<CMD> alignObject -side right
<CMD> undo
<CMD> alignObject -side left
<CMD> spaceObject -fixSide top -space 15
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8
<CMD> selectInst I_BLENDER_0/U3334
<CMD> deselectAll
<CMD> selectInst I_BLENDER_0/U2557
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8
<CMD> selectInst I_BLENDER_0/U7738
<CMD> selectInst I_BLENDER_0/U2320
<CMD> selectInst I_BLENDER_0/FE_OFC4902_n7724
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6
<CMD> selectInst I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8
<CMD> alignObject -side left
<CMD> spaceObject -fixSide top -space 15
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8
<CMD> selectInst I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4
<CMD> alignObject -side left
<CMD> spaceObject -fixSide top -space 15
<CMD> fit
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_2
<CMD> selectInst I_BLENDER_1/mega_shift_reg_2__15_
<CMD> selectInst I_BLENDER_1/U7003
<CMD> selectInst I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_1
<CMD> alignObject -side right
<CMD> spaceObject -fixSide top -space 15
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_2
<CMD> selectInst I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_1
<CMD> spaceObject -fixSide top -space 15
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0
<CMD> spaceObject -fixSide left -space 15
<CMD> alignObject -side top
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__4_
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__11_
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0
<CMD> alignObject -side left
<CMD> spaceObject -fixSide bottom -space 15
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
<CMD> deselectAll
<CMD> selectInst I_PCI_TOP/U2643
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1
<CMD> alignObject -side left
<CMD> spaceObject -fixSide bottom -space 15
<CMD> deselectAll
<CMD> selectInst I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
<CMD> flipOrRotateObject -flip MX -group
<CMD> deselectAll
<CMD> uiSetTool select
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_0_4
<CMD> deselectAll
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_0_3
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_0_4
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_0_3
<CMD> spaceObject -fixSide right -space 15
<CMD> deselectAll
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_0_1
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_0_3
<CMD> alignObject -side bottom
<CMD> spaceObject -fixSide right -space 15
<CMD> deselectAll
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_0_2
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_0_1
<CMD> alignObject -side bottom
<CMD> spaceObject -fixSide right -space 15
<CMD> deselectAll
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_1_4
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_0_4
<CMD> alignObject -side left
<CMD> spaceObject -fixSide top -space 15
<CMD> deselectAll
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_0_3
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_1_3
<CMD> alignObject -side left
<CMD> spaceObject -fixSide top -space 15
<CMD> deselectAll
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_0_1
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_1_2
<CMD> alignObject -side left
<CMD> spaceObject -fixSide top -space 15
<CMD> deselectAll
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_0_2
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_1_1
<CMD> alignObject -side left
<CMD> spaceObject -fixSide top -space 15
<CMD> deselectAll
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_1_4
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_2_4
<CMD> alignObject -side left
<CMD> spaceObject -fixSide top -space 15
<CMD> deselectAll
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_3_4
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_2_4
<CMD> alignObject -side left
<CMD> spaceObject -fixSide top -space 15
<CMD> deselectAll
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_2_3
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_1_3
<CMD> alignObject -side left
<CMD> spaceObject -fixSide top -space 15
<CMD> deselectAll
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_1_2
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_2_2
<CMD> alignObject -side left
<CMD> spaceObject -fixSide top -space 15
<CMD> deselectAll
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_1_1
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_2_1
<CMD> alignObject -side left
<CMD> spaceObject -fixSide top -space 15
<CMD> deselectAll
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_2_3
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_3_3
<CMD> alignObject -side left
<CMD> spaceObject -fixSide top -space 15
<CMD> deselectAll
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_2_2
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_3_2
<CMD> alignObject -side left
<CMD> spaceObject -fixSide top -space 15
<CMD> deselectAll
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_2_1
<CMD> selectInst I_CONTEXT_MEM/I_CONTEXT_RAM_3_1
<CMD> alignObject -side left
<CMD> spaceObject -fixSide top -space 15
<CMD> deselectAll
<CMD> selectInst I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
<CMD> deselectAll
<CMD> selectInst I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
<CMD> deselectAll
**ERROR: (IMPOAX-685):	Can't find physical path for OpenAccess design (lab3/ORCA_TOP/layout). Either library definition file is missing or the library (lab3) entry is not present in library definition file cds.lib.
<CMD> saveDesign -cellview {lab3 ORCA_TOP layout}
#% Begin save design ... (date=04/25 19:50:49, mem=1698.4M)
----- oaOut ---------------------------
Saving OpenAccess database: Lib: lab3, Cell: ORCA_TOP, View: layout
**ERROR: (IMPOAX-1258):	OpenAccess (OA) based databases cannot be created from LEF based libraries. To save a design database in OA cellview, first covert the LEF libraries to OA form and then reload the design using those OA libraries.
TIMER: oaOut total process: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
**ERROR: (IMPIMEX-7323):	Could not save design into OA database.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPOAX-1258          1  OpenAccess (OA) based databases cannot b...
ERROR     IMPIMEX-7323         1  Could not save design into OA database.  
*** Message Summary: 0 warning(s), 2 error(s)

**ERROR: (IMPOAX-685):	Can't find physical path for OpenAccess design (lab3/ORCA_TOP/layout). Either library definition file is missing or the library (lab3) entry is not present in library definition file cds.lib.
<CMD> saveDesign -cellview {lab3 ORCA_TOP layout}
% Begin save design ... (date=04/25 19:50:51, mem=1698.6M)
----- oaOut ---------------------------
Saving OpenAccess database: Lib: lab3, Cell: ORCA_TOP, View: layout
**ERROR: (IMPOAX-1258):	OpenAccess (OA) based databases cannot be created from LEF based libraries. To save a design database in OA cellview, first covert the LEF libraries to OA form and then reload the design using those OA libraries.
TIMER: oaOut total process: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
**ERROR: (IMPIMEX-7323):	Could not save design into OA database.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPOAX-1258          1  OpenAccess (OA) based databases cannot b...
ERROR     IMPIMEX-7323         1  Could not save design into OA database.  
*** Message Summary: 0 warning(s), 2 error(s)

<CMD> win
<CMD> deselectAll
<CMD> select_obj [ get_ports * ]
<CMD> select_obj {port:ORCA_TOP/sdram_clk port:ORCA_TOP/sys_2x_clk port:ORCA_TOP/shutdown port:ORCA_TOP/test_mode {port:ORCA_TOP/test_si[5]} {port:ORCA_TOP/test_si[4]} {port:ORCA_TOP/test_si[3]} {port:ORCA_TOP/test_si[2]} {port:ORCA_TOP/test_si[1]} {port:ORCA_TOP/test_si[0]} {port:ORCA_TOP/test_so[5]} {port:ORCA_TOP/test_so[4]} {port:ORCA_TOP/test_so[3]} {port:ORCA_TOP/test_so[2]} {port:ORCA_TOP/test_so[1]} {port:ORCA_TOP/test_so[0]} port:ORCA_TOP/scan_enable port:ORCA_TOP/ate_clk port:ORCA_TOP/occ_bypass port:ORCA_TOP/occ_reset port:ORCA_TOP/pclk port:ORCA_TOP/prst_n port:ORCA_TOP/pidsel port:ORCA_TOP/pgnt_n {port:ORCA_TOP/pad_in[31]} {port:ORCA_TOP/pad_in[30]} {port:ORCA_TOP/pad_in[29]} {port:ORCA_TOP/pad_in[28]} {port:ORCA_TOP/pad_in[27]} {port:ORCA_TOP/pad_in[26]} {port:ORCA_TOP/pad_in[25]} {port:ORCA_TOP/pad_in[24]} {port:ORCA_TOP/pad_in[23]} {port:ORCA_TOP/pad_in[22]} {port:ORCA_TOP/pad_in[21]} {port:ORCA_TOP/pad_in[20]} {port:ORCA_TOP/pad_in[19]} {port:ORCA_TOP/pad_in[18]} {port:ORCA_TOP/pad_in[17]} {port:ORCA_TOP/pad_in[16]} {port:ORCA_TOP/pad_in[15]} {port:ORCA_TOP/pad_in[14]} {port:ORCA_TOP/pad_in[13]} {port:ORCA_TOP/pad_in[12]} {port:ORCA_TOP/pad_in[11]} {port:ORCA_TOP/pad_in[10]} {port:ORCA_TOP/pad_in[9]} {port:ORCA_TOP/pad_in[8]} {port:ORCA_TOP/pad_in[7]} {port:ORCA_TOP/pad_in[6]} {port:ORCA_TOP/pad_in[5]} {port:ORCA_TOP/pad_in[4]} {port:ORCA_TOP/pad_in[3]} {port:ORCA_TOP/pad_in[2]} {port:ORCA_TOP/pad_in[1]} {port:ORCA_TOP/pad_in[0]} {port:ORCA_TOP/pad_out[31]} {port:ORCA_TOP/pad_out[30]} {port:ORCA_TOP/pad_out[29]} {port:ORCA_TOP/pad_out[28]} {port:ORCA_TOP/pad_out[27]} {port:ORCA_TOP/pad_out[26]} {port:ORCA_TOP/pad_out[25]} {port:ORCA_TOP/pad_out[24]} {port:ORCA_TOP/pad_out[23]} {port:ORCA_TOP/pad_out[22]} {port:ORCA_TOP/pad_out[21]} {port:ORCA_TOP/pad_out[20]} {port:ORCA_TOP/pad_out[19]} {port:ORCA_TOP/pad_out[18]} {port:ORCA_TOP/pad_out[17]} {port:ORCA_TOP/pad_out[16]} {port:ORCA_TOP/pad_out[15]} {port:ORCA_TOP/pad_out[14]} {port:ORCA_TOP/pad_out[13]} {port:ORCA_TOP/pad_out[12]} {port:ORCA_TOP/pad_out[11]} {port:ORCA_TOP/pad_out[10]} {port:ORCA_TOP/pad_out[9]} {port:ORCA_TOP/pad_out[8]} {port:ORCA_TOP/pad_out[7]} {port:ORCA_TOP/pad_out[6]} {port:ORCA_TOP/pad_out[5]} {port:ORCA_TOP/pad_out[4]} {port:ORCA_TOP/pad_out[3]} {port:ORCA_TOP/pad_out[2]} {port:ORCA_TOP/pad_out[1]} {port:ORCA_TOP/pad_out[0]} port:ORCA_TOP/pad_en port:ORCA_TOP/ppar_in port:ORCA_TOP/ppar_out port:ORCA_TOP/ppar_en {port:ORCA_TOP/pc_be_in[3]} {port:ORCA_TOP/pc_be_in[2]} {port:ORCA_TOP/pc_be_in[1]} {port:ORCA_TOP/pc_be_in[0]} {port:ORCA_TOP/pc_be_out[3]} {port:ORCA_TOP/pc_be_out[2]} {port:ORCA_TOP/pc_be_out[1]} {port:ORCA_TOP/pc_be_out[0]} port:ORCA_TOP/pc_be_en port:ORCA_TOP/pframe_n_in port:ORCA_TOP/pframe_n_out port:ORCA_TOP/pframe_n_en port:ORCA_TOP/ptrdy_n_in port:ORCA_TOP/ptrdy_n_out port:ORCA_TOP/ptrdy_n_en port:ORCA_TOP/pirdy_n_in port:ORCA_TOP/pirdy_n_out port:ORCA_TOP/pirdy_n_en port:ORCA_TOP/pdevsel_n_in port:ORCA_TOP/pdevsel_n_out port:ORCA_TOP/pdevsel_n_en port:ORCA_TOP/pstop_n_in port:ORCA_TOP/pstop_n_out port:ORCA_TOP/pstop_n_en port:ORCA_TOP/pperr_n_in port:ORCA_TOP/pperr_n_out port:ORCA_TOP/pperr_n_en port:ORCA_TOP/pserr_n_in port:ORCA_TOP/pserr_n_out port:ORCA_TOP/pserr_n_en port:ORCA_TOP/preq_n port:ORCA_TOP/pack_n port:ORCA_TOP/pm66en {port:ORCA_TOP/sd_A[9]} {port:ORCA_TOP/sd_A[8]} {port:ORCA_TOP/sd_A[7]} {port:ORCA_TOP/sd_A[6]} {port:ORCA_TOP/sd_A[5]} {port:ORCA_TOP/sd_A[4]} {port:ORCA_TOP/sd_A[3]} {port:ORCA_TOP/sd_A[2]} {port:ORCA_TOP/sd_A[1]} {port:ORCA_TOP/sd_A[0]} port:ORCA_TOP/sd_CK port:ORCA_TOP/sd_CKn port:ORCA_TOP/sd_LD port:ORCA_TOP/sd_RW {port:ORCA_TOP/sd_BWS[1]} {port:ORCA_TOP/sd_BWS[0]} {port:ORCA_TOP/sd_DQ_in[31]} {port:ORCA_TOP/sd_DQ_in[30]} {port:ORCA_TOP/sd_DQ_in[29]} {port:ORCA_TOP/sd_DQ_in[28]} {port:ORCA_TOP/sd_DQ_in[27]} {port:ORCA_TOP/sd_DQ_in[26]} {port:ORCA_TOP/sd_DQ_in[25]} {port:ORCA_TOP/sd_DQ_in[24]} {port:ORCA_TOP/sd_DQ_in[23]} {port:ORCA_TOP/sd_DQ_in[22]} {port:ORCA_TOP/sd_DQ_in[21]} {port:ORCA_TOP/sd_DQ_in[20]} {port:ORCA_TOP/sd_DQ_in[19]} {port:ORCA_TOP/sd_DQ_in[18]} {port:ORCA_TOP/sd_DQ_in[17]} {port:ORCA_TOP/sd_DQ_in[16]} {port:ORCA_TOP/sd_DQ_in[15]} {port:ORCA_TOP/sd_DQ_in[14]} {port:ORCA_TOP/sd_DQ_in[13]} {port:ORCA_TOP/sd_DQ_in[12]} {port:ORCA_TOP/sd_DQ_in[11]} {port:ORCA_TOP/sd_DQ_in[10]} {port:ORCA_TOP/sd_DQ_in[9]} {port:ORCA_TOP/sd_DQ_in[8]} {port:ORCA_TOP/sd_DQ_in[7]} {port:ORCA_TOP/sd_DQ_in[6]} {port:ORCA_TOP/sd_DQ_in[5]} {port:ORCA_TOP/sd_DQ_in[4]} {port:ORCA_TOP/sd_DQ_in[3]} {port:ORCA_TOP/sd_DQ_in[2]} {port:ORCA_TOP/sd_DQ_in[1]} {port:ORCA_TOP/sd_DQ_in[0]} {port:ORCA_TOP/sd_DQ_out[31]} {port:ORCA_TOP/sd_DQ_out[30]} {port:ORCA_TOP/sd_DQ_out[29]} {port:ORCA_TOP/sd_DQ_out[28]} {port:ORCA_TOP/sd_DQ_out[27]} {port:ORCA_TOP/sd_DQ_out[26]} {port:ORCA_TOP/sd_DQ_out[25]} {port:ORCA_TOP/sd_DQ_out[24]} {port:ORCA_TOP/sd_DQ_out[23]} {port:ORCA_TOP/sd_DQ_out[22]} {port:ORCA_TOP/sd_DQ_out[21]} {port:ORCA_TOP/sd_DQ_out[20]} {port:ORCA_TOP/sd_DQ_out[19]} {port:ORCA_TOP/sd_DQ_out[18]} {port:ORCA_TOP/sd_DQ_out[17]} {port:ORCA_TOP/sd_DQ_out[16]} {port:ORCA_TOP/sd_DQ_out[15]} {port:ORCA_TOP/sd_DQ_out[14]} {port:ORCA_TOP/sd_DQ_out[13]} {port:ORCA_TOP/sd_DQ_out[12]} {port:ORCA_TOP/sd_DQ_out[11]} {port:ORCA_TOP/sd_DQ_out[10]} {port:ORCA_TOP/sd_DQ_out[9]} {port:ORCA_TOP/sd_DQ_out[8]} {port:ORCA_TOP/sd_DQ_out[7]} {port:ORCA_TOP/sd_DQ_out[6]} {port:ORCA_TOP/sd_DQ_out[5]} {port:ORCA_TOP/sd_DQ_out[4]} {port:ORCA_TOP/sd_DQ_out[3]} {port:ORCA_TOP/sd_DQ_out[2]} {port:ORCA_TOP/sd_DQ_out[1]} {port:ORCA_TOP/sd_DQ_out[0]} {port:ORCA_TOP/sd_DQ_en[31]} {port:ORCA_TOP/sd_DQ_en[30]} {port:ORCA_TOP/sd_DQ_en[29]} {port:ORCA_TOP/sd_DQ_en[28]} {port:ORCA_TOP/sd_DQ_en[27]} {port:ORCA_TOP/sd_DQ_en[26]} {port:ORCA_TOP/sd_DQ_en[25]} {port:ORCA_TOP/sd_DQ_en[24]} {port:ORCA_TOP/sd_DQ_en[23]} {port:ORCA_TOP/sd_DQ_en[22]} {port:ORCA_TOP/sd_DQ_en[21]} {port:ORCA_TOP/sd_DQ_en[20]} {port:ORCA_TOP/sd_DQ_en[19]} {port:ORCA_TOP/sd_DQ_en[18]} {port:ORCA_TOP/sd_DQ_en[17]} {port:ORCA_TOP/sd_DQ_en[16]} {port:ORCA_TOP/sd_DQ_en[15]} {port:ORCA_TOP/sd_DQ_en[14]} {port:ORCA_TOP/sd_DQ_en[13]} {port:ORCA_TOP/sd_DQ_en[12]} {port:ORCA_TOP/sd_DQ_en[11]} {port:ORCA_TOP/sd_DQ_en[10]} {port:ORCA_TOP/sd_DQ_en[9]} {port:ORCA_TOP/sd_DQ_en[8]} {port:ORCA_TOP/sd_DQ_en[7]} {port:ORCA_TOP/sd_DQ_en[6]} {port:ORCA_TOP/sd_DQ_en[5]} {port:ORCA_TOP/sd_DQ_en[4]} {port:ORCA_TOP/sd_DQ_en[3]} {port:ORCA_TOP/sd_DQ_en[2]} {port:ORCA_TOP/sd_DQ_en[1]} {port:ORCA_TOP/sd_DQ_en[0]} port:ORCA_TOP/pll_bypass port:ORCA_TOP/pll_reset port:ORCA_TOP/test_si7 port:ORCA_TOP/test_so7}
<CMD> select_obj {inst:ORCA_TOP/I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0 inst:ORCA_TOP/I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1 inst:ORCA_TOP/I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0 inst:ORCA_TOP/I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1 inst:ORCA_TOP/I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM inst:ORCA_TOP/I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM inst:ORCA_TOP/I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM inst:ORCA_TOP/I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_2_2 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_2_1 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_1_4 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_1_3 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_1_2 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_1_1 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_0_4 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_0_3 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_0_2 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_0_1 inst:ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1 inst:ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2 inst:ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3 inst:ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4 inst:ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5 inst:ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6 inst:ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7 inst:ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8 inst:ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_1 inst:ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_2 inst:ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_3 inst:ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4 inst:ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5 inst:ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6 inst:ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7 inst:ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8}
<CMD> select_obj {}
<CMD> select_obj {place_blockage:0x7fd8487c58f8 place_blockage:0x7fd8487c58d0 place_blockage:0x7fd8487c58a8 place_blockage:0x7fd8487c5880 place_blockage:0x7fd8487c5858 place_blockage:0x7fd8487c5830 place_blockage:0x7fd8487c5808 place_blockage:0x7fd8487c57e0 place_blockage:0x7fd8487c57b8 place_blockage:0x7fd8487c5790 place_blockage:0x7fd8487c5768 place_blockage:0x7fd8487c5740 place_blockage:0x7fd8487c5718 place_blockage:0x7fd8487c56f0 place_blockage:0x7fd8487c56c8 place_blockage:0x7fd8487c56a0 place_blockage:0x7fd8487c5678 place_blockage:0x7fd8487c5650 place_blockage:0x7fd8487c5628 place_blockage:0x7fd8487c5600 place_blockage:0x7fd8487c55d8 place_blockage:0x7fd8487c55b0 place_blockage:0x7fd8487c5588 place_blockage:0x7fd8487c5560 place_blockage:0x7fd8487c5538 place_blockage:0x7fd8487c5510 place_blockage:0x7fd8487c54e8 place_blockage:0x7fd8487c54c0 place_blockage:0x7fd8487c5498 place_blockage:0x7fd8487c5470 place_blockage:0x7fd8487c5448 place_blockage:0x7fd8487c5420 place_blockage:0x7fd8487c53f8 place_blockage:0x7fd8487c53d0 place_blockage:0x7fd8487c53a8 place_blockage:0x7fd8487c5380 place_blockage:0x7fd8487c5358 place_blockage:0x7fd8487c5330 place_blockage:0x7fd8487c5308 place_blockage:0x7fd8487c52e0 place_blockage:0x7fd8487c52b8 place_blockage:0x7fd8487c5290 place_blockage:0x7fd8487c5268 place_blockage:0x7fd8487c5240 place_blockage:0x7fd8487c5218 place_blockage:0x7fd8487c51f0 place_blockage:0x7fd8487c51c8 place_blockage:0x7fd8487c51a0 place_blockage:0x7fd8487c5178 place_blockage:0x7fd8487c5150 place_blockage:0x7fd8487c5128 place_blockage:0x7fd8487c5100 place_blockage:0x7fd8487c50d8 place_blockage:0x7fd8487c50b0 place_blockage:0x7fd8487c5088 place_blockage:0x7fd8487c5060 place_blockage:0x7fd8487c5038 place_blockage:0x7fd8487c5010 place_blockage:0x7fd8487c4fe8 place_blockage:0x7fd8487c4fc0 place_blockage:0x7fd8487c4f98 place_blockage:0x7fd8487c4f70 place_blockage:0x7fd8487c4f48 place_blockage:0x7fd8487c4f20 place_blockage:0x7fd8487c4ef8 place_blockage:0x7fd8487c4ed0 place_blockage:0x7fd8487c4ea8 place_blockage:0x7fd8487c4e80 place_blockage:0x7fd8487c4e58 place_blockage:0x7fd8487c4e30 place_blockage:0x7fd8487c4e08 place_blockage:0x7fd8487c4de0 place_blockage:0x7fd8487c4db8 place_blockage:0x7fd8487c4d90 place_blockage:0x7fd8487c4d68 place_blockage:0x7fd8487c4d40 place_blockage:0x7fd8487c4d18 place_blockage:0x7fd8487c4cf0 place_blockage:0x7fd8487c4cc8 place_blockage:0x7fd8487c4ca0 place_blockage:0x7fd8487c4c78 place_blockage:0x7fd8487c4c50 place_blockage:0x7fd8487c4c28 place_blockage:0x7fd8487c4c00 place_blockage:0x7fd8487c4bd8 place_blockage:0x7fd8487c4bb0 place_blockage:0x7fd8487c4b88 place_blockage:0x7fd8487c4b60 place_blockage:0x7fd8487c4b38 place_blockage:0x7fd8487c4b10 place_blockage:0x7fd8487c4ae8 place_blockage:0x7fd8487c4ac0 place_blockage:0x7fd8487c4a98 place_blockage:0x7fd8487c4a70 place_blockage:0x7fd8487c4a48 place_blockage:0x7fd8487c4a20 place_blockage:0x7fd8487c49f8 place_blockage:0x7fd8487c49d0 place_blockage:0x7fd8487c49a8 place_blockage:0x7fd8487c4980 place_blockage:0x7fd8487c4958 place_blockage:0x7fd8487c4930 place_blockage:0x7fd8487c4908 place_blockage:0x7fd8487c48e0 place_blockage:0x7fd8487c48b8 place_blockage:0x7fd8487c4890 place_blockage:0x7fd8487c4868 place_blockage:0x7fd8487c4840 place_blockage:0x7fd8487c4818 place_blockage:0x7fd8487c47f0 place_blockage:0x7fd8487c47c8 place_blockage:0x7fd8487c47a0 place_blockage:0x7fd8487c4778 place_blockage:0x7fd8487c4750 place_blockage:0x7fd8487c4728 place_blockage:0x7fd8487c4700 place_blockage:0x7fd8487c46d8 place_blockage:0x7fd8487c46b0 place_blockage:0x7fd8487c4688 place_blockage:0x7fd8487c4660 place_blockage:0x7fd8487c4638 place_blockage:0x7fd8487c4610 place_blockage:0x7fd8487c45e8 place_blockage:0x7fd8487c45c0 place_blockage:0x7fd8487c4598 place_blockage:0x7fd8487c4570 place_blockage:0x7fd8487c4548 place_blockage:0x7fd8487c4520 place_blockage:0x7fd8487c44f8 place_blockage:0x7fd8487c44d0 place_blockage:0x7fd8487c44a8 place_blockage:0x7fd8487c4480 place_blockage:0x7fd8487c4458 place_blockage:0x7fd8487c4430 place_blockage:0x7fd8487c4408 place_blockage:0x7fd8487c43e0 place_blockage:0x7fd8487c43b8 place_blockage:0x7fd8487c4390 place_blockage:0x7fd8487c4368 place_blockage:0x7fd8487c4340 place_blockage:0x7fd8487c4318 place_blockage:0x7fd8487c42f0 place_blockage:0x7fd8487c42c8 place_blockage:0x7fd8487c42a0 place_blockage:0x7fd8487c4278 place_blockage:0x7fd8487c4250 place_blockage:0x7fd8487c4228 place_blockage:0x7fd8487c4200 place_blockage:0x7fd8487c41d8 place_blockage:0x7fd8487c41b0 place_blockage:0x7fd8487c4188 place_blockage:0x7fd8487c4160 place_blockage:0x7fd8487c4138 place_blockage:0x7fd8487c4110 place_blockage:0x7fd8487c40e8 place_blockage:0x7fd8487c40c0 place_blockage:0x7fd8487c4098 place_blockage:0x7fd8487c4070 place_blockage:0x7fd8487c4048 place_blockage:0x7fd8487c4020}
<CMD> defOut -selected ../outputs/ORCA_TOP.floorplan.innovus.macros.lab3.def
Writing DEF file '../outputs/ORCA_TOP.floorplan.innovus.macros.lab3.def', current time is Tue Apr 25 19:52:33 2023 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '../outputs/ORCA_TOP.floorplan.innovus.macros.lab3.def' is written, current time is Tue Apr 25 19:52:33 2023 ...
<CMD> deselectAll
<CMD> selectInst I_BLENDER_1/U3493
<CMD> win
couldn't change working directory to "floorplan-innovus.tcl": not a directory
<CMD> createPlaceBlockage -allMacro -excludeFlops -name place_blockage_partial -type partial -density 20 -outerRingBySide {14 14 14 14}
**WARN: (IMPFP-6006):	Current blocakge 464.0200000000 -3.8360000000 627.6930000000 10.1640000000 464.0200000000 10.1640000000 478.0200000000 97.7940000000 613.6930000000 10.1640000000 627.6930000000 97.7940000000 464.0200000000 97.7940000000 627.6930000000 111.7940000000 is outisde of DIE, cut off the part outside DIE 
**WARN: (IMPFP-6006):	Current blocakge 607.7650000000 -2.6200000000 771.4380000000 11.3800000000 607.7650000000 11.3800000000 621.7650000000 99.0100000000 757.4380000000 11.3800000000 771.4380000000 99.0100000000 607.7650000000 99.0100000000 771.4380000000 113.0100000000 is outisde of DIE, cut off the part outside DIE 
<CMD> setLayerPreference node_blockage -isVisible 1
<CMD> setPlaceMode -place_design_floorplan_mode true
<CMD> setPlaceMode -place_global_max_density 0.75
<CMD> setPlaceMode -fp true
<CMD> place_design -noPrePlaceOpt
-place_design_floorplan_mode true          # bool, default=false, user setting
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
Some Macros are marked as preplaced.
*** Starting "NanoPlace(TM) placement v#2 (mem=2101.3M)" ...
No user-set net weight.
Net fanout histogram:
2		: 27708 (55.7%) nets
3		: 10017 (20.1%) nets
4     -	14	: 10674 (21.5%) nets
15    -	39	: 1272 (2.6%) nets
40    -	79	: 66 (0.1%) nets
80    -	159	: 1 (0.0%) nets
160   -	319	: 1 (0.0%) nets
320   -	639	: 1 (0.0%) nets
640   -	1279	: 2 (0.0%) nets
1280  -	2559	: 2 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 5 scan chains (total 5076 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s1_op1_reg_8_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_2_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_8_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_1_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_3_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_7_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_15_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_9_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_0_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_85" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_50" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s2_op1_reg_1_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 5 scan chains passed sanity check.
#std cell=47125 (0 fixed + 47125 movable) #buf cell=3096 #inv cell=5463 #block=40 (0 floating + 40 preplaced)
#ioInst=0 #net=49394 #term=176145 #term/net=3.57, #fixedIo=0, #floatIo=0, #fixedPin=200, #floatPin=0
stdCell: 47089 single + 36 double + 0 multi
Total standard cell length = 90.1564 (mm), area = 0.1509 (mm^2)


Average module density = 0.959.
Density for module 'PD_RISC_CORE' = 0.155.
       = stdcell_area 22781 sites (5790 um^2) / alloc_area 147095 sites (37383 um^2).
Density for the rest of the design = 0.991.
       = stdcell_area 571061 sites (145132 um^2) / alloc_area 575999 sites (146387 um^2).
Density for the design = 0.821.
       = stdcell_area 593842 sites (150921 um^2) / alloc_area 723094 sites (183770 um^2).
Pin Density = 0.07760.
            = total # of pins 176145 / total area 2270000.



Identified 426 spare or floating instances, with no clusters.

=== lastAutoLevel = 10 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 5.267e+05 (2.41e+05 2.86e+05)
              Est.  stn bbox = 5.610e+05 (2.57e+05 3.04e+05)
              cpu = 0:00:02.3 real = 0:00:02.0 mem = 2190.4M
Iteration  2: Total net bbox = 5.267e+05 (2.41e+05 2.86e+05)
              Est.  stn bbox = 5.610e+05 (2.57e+05 3.04e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2190.4M
Iteration  3: Total net bbox = 5.682e+05 (2.35e+05 3.33e+05)
              Est.  stn bbox = 6.547e+05 (2.70e+05 3.85e+05)
              cpu = 0:00:05.8 real = 0:00:06.0 mem = 2260.7M
Iteration  4: Total net bbox = 7.098e+05 (3.18e+05 3.92e+05)
              Est.  stn bbox = 8.344e+05 (3.76e+05 4.58e+05)
              cpu = 0:00:06.3 real = 0:00:06.0 mem = 2332.2M
Iteration  5: Total net bbox = 8.501e+05 (3.86e+05 4.64e+05)
              Est.  stn bbox = 1.003e+06 (4.57e+05 5.46e+05)
              cpu = 0:00:05.8 real = 0:00:06.0 mem = 2332.3M
Iteration  6: Total net bbox = 9.074e+05 (4.30e+05 4.78e+05)
              Est.  stn bbox = 1.074e+06 (5.12e+05 5.62e+05)
              cpu = 0:00:11.7 real = 0:00:11.0 mem = 2269.3M
Iteration  7: Total net bbox = 9.167e+05 (4.36e+05 4.81e+05)
              Est.  stn bbox = 1.084e+06 (5.18e+05 5.66e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 2269.3M
Iteration  8: Total net bbox = 9.167e+05 (4.36e+05 4.81e+05)
              Est.  stn bbox = 1.084e+06 (5.18e+05 5.66e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2269.3M
Iteration  9: Total net bbox = 9.316e+05 (4.57e+05 4.74e+05)
              Est.  stn bbox = 1.101e+06 (5.43e+05 5.58e+05)
              cpu = 0:00:11.4 real = 0:00:11.0 mem = 2269.3M
Iteration 10: Total net bbox = 9.316e+05 (4.57e+05 4.74e+05)
              Est.  stn bbox = 1.101e+06 (5.43e+05 5.58e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2269.3M
Iteration 11: Total net bbox = 9.544e+05 (4.68e+05 4.87e+05)
              Est.  stn bbox = 1.126e+06 (5.55e+05 5.72e+05)
              cpu = 0:00:16.3 real = 0:00:16.0 mem = 2269.3M
Iteration 12: Total net bbox = 9.544e+05 (4.68e+05 4.87e+05)
              Est.  stn bbox = 1.126e+06 (5.55e+05 5.72e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 2269.3M
Iteration 13: Total net bbox = 9.312e+05 (4.57e+05 4.74e+05)
              Est.  stn bbox = 1.097e+06 (5.42e+05 5.55e+05)
              cpu = 0:00:11.2 real = 0:00:11.0 mem = 2269.3M
Iteration 14: Total net bbox = 9.312e+05 (4.57e+05 4.74e+05)
              Est.  stn bbox = 1.097e+06 (5.42e+05 5.55e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2269.3M
Iteration 15: Total net bbox = 9.330e+05 (4.59e+05 4.74e+05)
              Est.  stn bbox = 1.096e+06 (5.43e+05 5.54e+05)
              cpu = 0:00:10.9 real = 0:00:11.0 mem = 2269.3M
Iteration 16: Total net bbox = 9.331e+05 (4.59e+05 4.74e+05)
              Est.  stn bbox = 1.097e+06 (5.43e+05 5.54e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2269.3M
*** cost = 9.331e+05 (4.59e+05 4.74e+05) (cpu for global=0:01:25) real=0:01:25***
Solver runtime cpu: 0:01:05 real: 0:01:05
Core Placement runtime cpu: 0:01:23 real: 0:01:23
*** End of Placement (cpu=0:01:26, real=0:01:26, mem=2260.4M) ***
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 1:27, real = 0: 1:27, mem = 2102.4M **
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
INFO: Finished place_design in floorplan mode - no legalization done.


*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSC-1138          63  In scan chain "%s" DEF ordered section, ...
*** Message Summary: 65 warning(s), 0 error(s)

<CMD> globalRoute
% Begin globalRoute (date=04/25 20:18:05, mem=1526.7M)

globalRoute

#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -routeWithViaOnlyForMacroCellPin "false"
#setNanoRouteMode -routeWithViaOnlyForStandardCellPin "1:1"
#Start globalRoute on Tue Apr 25 20:18:05 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=50880)
#NanoRoute Version 19.16-s053_1 NR200827-1939/19_16-UB
#Start routing data preparation on Tue Apr 25 20:18:07 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.750] has 49774 nets.
#Voltage range [0.000 - 0.000] has 581 nets.
#Voltage range [0.750 - 0.750] has 2 nets.
#Voltage range [0.000 - 0.950] has 518 nets.
#Voltage range [0.750 - 0.950] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
# M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
# MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1735.18 (MB), peak = 2059.09 (MB)
#Merging special wires: starts on Tue Apr 25 20:18:31 2023 with memory = 1736.89 (MB), peak = 2059.09 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
#
#Connectivity extraction summary:
#    1768 (3.47%) extracted nets are partially routed.
#49746 (97.77%) nets are without wires.
#1134 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 50880.
#
#Start instance access analysis using 1 thread...
#WARNING (NRDB-2082) INST I_PCI_TOP/U7409 and INST I_PCI_TOP/U7399 are overlapped.
#WARNING (NRDB-2082) INST I_PCI_TOP/U7399 and INST I_PCI_TOP/U7416 are overlapped.
#WARNING (NRDB-2082) INST I_PCI_TOP/U7416 and INST I_PCI_TOP/U7414 are overlapped.
#WARNING (NRDB-2082) INST I_PCI_TOP/U7414 and INST I_PCI_TOP/U7390 are overlapped.
#WARNING (NRDB-2082) INST I_PCI_TOP/U7390 and INST I_PCI_TOP/U7389 are overlapped.
#WARNING (NRDB-2082) INST I_PCI_TOP/U7389 and INST I_PCI_TOP/U7398 are overlapped.
#WARNING (NRDB-2082) INST I_PCI_TOP/U7382 and INST I_PCI_TOP/U7393 are overlapped.
#WARNING (NRDB-2082) INST I_PCI_TOP/U7393 and INST I_PCI_TOP/U7376 are overlapped.
#WARNING (NRDB-2082) INST I_PCI_TOP/U7376 and INST I_PCI_TOP/U7394 are overlapped.
#WARNING (NRDB-2082) INST I_PCI_TOP/U7391 and INST I_PCI_TOP/U7404 are overlapped.
#WARNING (NRDB-2082) INST I_PCI_TOP/U7404 and INST I_PCI_TOP/U7417 are overlapped.
#WARNING (NRDB-2082) INST I_PCI_TOP/U7417 and INST I_PCI_TOP/U7410 are overlapped.
#WARNING (NRDB-2082) INST I_SDRAM_TOP/U172 and INST I_SDRAM_TOP/U173 are overlapped.
#WARNING (NRDB-2082) INST occ_int2/U_clk_control_i_1/U_decode_i/U13 and INST occ_int2/U_clk_control_i_1/U_decode_i/U12 are overlapped.
#WARNING (NRDB-2082) INST I_PCI_TOP/U7403 and INST I_PCI_TOP/U7397 are overlapped.
#WARNING (NRDB-2082) INST I_PCI_TOP/U7392 and INST I_PCI_TOP/U7402 are overlapped.
#WARNING (NRDB-2082) INST I_PCI_TOP/U7402 and INST I_PCI_TOP/U7408 are overlapped.
#WARNING (NRDB-2082) INST I_PCI_TOP/U7408 and INST I_PCI_TOP/U7418 are overlapped.
#WARNING (NRDB-2082) INST I_SDRAM_TOP/U35 and INST I_SDRAM_TOP/U51 are overlapped.
#WARNING (NRDB-2082) INST I_PCI_TOP/U7401 and INST I_PCI_TOP/U7413 are overlapped.
#WARNING (EMS-27) Message (NRDB-2082) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.91 (MB)
#Total memory = 1741.23 (MB)
#Peak memory = 2059.09 (MB)
#
#Finished routing data preparation on Tue Apr 25 20:18:32 2023
#
#Cpu time = 00:00:25
#Elapsed time = 00:00:25
#Increased memory = 194.74 (MB)
#Total memory = 1741.23 (MB)
#Peak memory = 2059.09 (MB)
#
#
#Start global routing on Tue Apr 25 20:18:32 2023
#
#
#Start global routing initialization on Tue Apr 25 20:18:32 2023
#
#Number of eco nets is 1768
#
#Start global routing data preparation on Tue Apr 25 20:18:32 2023
#
#Start routing resource analysis on Tue Apr 25 20:18:32 2023
#
#Routing resource analysis is done on Tue Apr 25 20:18:33 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3176        1955       30102    39.68%
#  M2             V        3161        1970       30102    36.98%
#  M3             H        1591         975       30102    37.28%
#  M4             V        1581         985       30102    37.40%
#  M5             H         799         483       30102    37.17%
#  M6             V        1282           0       30102     0.12%
#  M7             H         595          46       30102     0.58%
#  M8             V         590          51       30102     0.90%
#  M9             H         320           0       30102     0.00%
#  MRDL           V         158           0       30102     9.77%
#  --------------------------------------------------------------
#  Total                  13253      20.57%      301020    19.99%
#
#
#
#
#Global routing data preparation is done on Tue Apr 25 20:18:33 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1747.57 (MB), peak = 2059.09 (MB)
#
#
#Global routing initialization is done on Tue Apr 25 20:18:33 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1750.24 (MB), peak = 2059.09 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1803.86 (MB), peak = 2059.09 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1899.40 (MB), peak = 2059.09 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1899.45 (MB), peak = 2059.09 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:35, elapsed time = 00:00:35, memory = 1917.19 (MB), peak = 2059.09 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1134 (skipped).
#Total number of routable nets = 49746.
#Total number of nets in the design = 50880.
#
#48408 routable nets have only global wires.
#1338 routable nets have only detail routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           48408  
#-----------------------------
#        Total           48408  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           49746  
#-----------------------------
#        Total           49746  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-4)         (5-8)        (9-12)       (13-16)   OverCon
#  --------------------------------------------------------------------------
#  M1          378(1.99%)      1(0.01%)      0(0.00%)      0(0.00%)   (1.99%)
#  M2          206(1.08%)     39(0.20%)     11(0.06%)      4(0.02%)   (1.36%)
#  M3          149(0.78%)     12(0.06%)      0(0.00%)      0(0.00%)   (0.84%)
#  M4           15(0.08%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.08%)
#  M5           38(0.20%)      2(0.01%)      0(0.00%)      0(0.00%)   (0.21%)
#  M6           30(0.10%)      1(0.00%)      0(0.00%)      0(0.00%)   (0.10%)
#  M7           16(0.05%)      2(0.01%)      0(0.00%)      1(0.00%)   (0.06%)
#  M8            7(0.02%)      2(0.01%)      1(0.00%)      1(0.00%)   (0.04%)
#  M9            4(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#  MRDL          1(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    844(0.35%)     59(0.02%)     12(0.00%)      6(0.00%)   (0.38%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 16
#  Overflow after GR: 0.25% H + 0.13% V
#
#Complete Global Routing.
#Total wire length = 1239144 um.
#Total half perimeter of net bounding box = 1061328 um.
#Total wire length on LAYER M1 = 55510 um.
#Total wire length on LAYER M2 = 444769 um.
#Total wire length on LAYER M3 = 281600 um.
#Total wire length on LAYER M4 = 168583 um.
#Total wire length on LAYER M5 = 126480 um.
#Total wire length on LAYER M6 = 84978 um.
#Total wire length on LAYER M7 = 57667 um.
#Total wire length on LAYER M8 = 11818 um.
#Total wire length on LAYER M9 = 7525 um.
#Total wire length on LAYER MRDL = 213 um.
#Total number of vias = 306261
#Up-Via Summary (total 306261):
#           
#-----------------------
# M1             173785
# M2              78781
# M3              22162
# M4              18316
# M5               7065
# M6               4379
# M7               1070
# M8                660
# M9                 43
#-----------------------
#                306261 
#
#Max overcon = 16 tracks.
#Total overcon = 0.38%.
#Worst layer Gcell overcon rate = 0.84%.
#
#Global routing statistics:
#Cpu time = 00:00:53
#Elapsed time = 00:00:53
#Increased memory = 176.54 (MB)
#Total memory = 1917.80 (MB)
#Peak memory = 2059.09 (MB)
#
#Finished global routing on Tue Apr 25 20:19:24 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1831.56 (MB), peak = 2059.09 (MB)
#Start Track Assignment.
#Done with 57489 horizontal wires in 2 hboxes and 83582 vertical wires in 2 hboxes.
#Done with 9269 horizontal wires in 2 hboxes and 19729 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1         52737.97 	  7.41%  	  0.09% 	  7.37%
# M2        426457.07 	  1.81%  	  0.00% 	  1.29%
# M3        269373.21 	  0.65%  	  0.00% 	  0.35%
# M4        163775.16 	  0.70%  	  0.00% 	  0.67%
# M5        123280.07 	  0.11%  	  0.00% 	  0.00%
# M6         83536.13 	  0.08%  	  0.00% 	  0.00%
# M7         56773.42 	  0.08%  	  0.00% 	  0.00%
# M8         11557.86 	  3.14%  	  0.00% 	  0.00%
# M9          7387.48 	  0.13%  	  0.00% 	  0.00%
# MRDL         247.82 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     1195126.19  	  1.27% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 1270167 um.
#Total half perimeter of net bounding box = 1061328 um.
#Total wire length on LAYER M1 = 89923 um.
#Total wire length on LAYER M2 = 435054 um.
#Total wire length on LAYER M3 = 290323 um.
#Total wire length on LAYER M4 = 166630 um.
#Total wire length on LAYER M5 = 126434 um.
#Total wire length on LAYER M6 = 84471 um.
#Total wire length on LAYER M7 = 57850 um.
#Total wire length on LAYER M8 = 11773 um.
#Total wire length on LAYER M9 = 7491 um.
#Total wire length on LAYER MRDL = 218 um.
#Total number of vias = 306261
#Up-Via Summary (total 306261):
#           
#-----------------------
# M1             173785
# M2              78781
# M3              22162
# M4              18316
# M5               7065
# M6               4379
# M7               1070
# M8                660
# M9                 43
#-----------------------
#                306261 
#
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1879.53 (MB), peak = 2059.09 (MB)
#
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalRoute statistics:
#Cpu time = 00:01:42
#Elapsed time = 00:01:42
#Increased memory = 258.47 (MB)
#Total memory = 1785.13 (MB)
#Peak memory = 2059.09 (MB)
#Number of warnings = 22
#Total number of warnings = 25
#Number of fails = 0
#Total number of fails = 0
#Complete globalRoute on Tue Apr 25 20:19:47 2023
#
% End globalRoute (date=04/25 20:19:47, total cpu=0:01:43, real=0:01:42, peak res=1917.2M, current mem=1784.6M)
<CMD> win
<CMD> deletePlaceBlockage *
<CMD> win
<CMD> createPlaceBlockage -allMacro -excludeFlops -name place_blockage_partial -type partial -density 20 -outerRingBySide {14 14 14 14}
**WARN: (IMPFP-6006):	Current blocakge 464.0200000000 -3.8360000000 627.6930000000 10.1640000000 464.0200000000 10.1640000000 478.0200000000 97.7940000000 613.6930000000 10.1640000000 627.6930000000 97.7940000000 464.0200000000 97.7940000000 627.6930000000 111.7940000000 is outisde of DIE, cut off the part outside DIE 
**WARN: (IMPFP-6006):	Current blocakge 607.7650000000 -2.6200000000 771.4380000000 11.3800000000 607.7650000000 11.3800000000 621.7650000000 99.0100000000 757.4380000000 11.3800000000 771.4380000000 99.0100000000 607.7650000000 99.0100000000 771.4380000000 113.0100000000 is outisde of DIE, cut off the part outside DIE 
<CMD> win
**ERROR: (IMPOAX-685):	Can't find physical path for OpenAccess design (lab3/ORCA_TOP/layout). Either library definition file is missing or the library (lab3) entry is not present in library definition file cds.lib.
<CMD> saveDesign -cellview {lab3 ORCA_TOP layout}
% Begin save design ... (date=04/25 20:21:24, mem=1784.9M)
----- oaOut ---------------------------
Saving OpenAccess database: Lib: lab3, Cell: ORCA_TOP, View: layout
**ERROR: (IMPOAX-1258):	OpenAccess (OA) based databases cannot be created from LEF based libraries. To save a design database in OA cellview, first covert the LEF libraries to OA form and then reload the design using those OA libraries.
TIMER: oaOut total process: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
**ERROR: (IMPIMEX-7323):	Could not save design into OA database.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPOAX-1258          1  OpenAccess (OA) based databases cannot b...
ERROR     IMPIMEX-7323         1  Could not save design into OA database.  
*** Message Summary: 0 warning(s), 2 error(s)

<CMD> deselectAll
<CMD> select_obj [ get_ports * ]
<CMD> select_obj {port:ORCA_TOP/sdram_clk port:ORCA_TOP/sys_2x_clk port:ORCA_TOP/shutdown port:ORCA_TOP/test_mode {port:ORCA_TOP/test_si[5]} {port:ORCA_TOP/test_si[4]} {port:ORCA_TOP/test_si[3]} {port:ORCA_TOP/test_si[2]} {port:ORCA_TOP/test_si[1]} {port:ORCA_TOP/test_si[0]} {port:ORCA_TOP/test_so[5]} {port:ORCA_TOP/test_so[4]} {port:ORCA_TOP/test_so[3]} {port:ORCA_TOP/test_so[2]} {port:ORCA_TOP/test_so[1]} {port:ORCA_TOP/test_so[0]} port:ORCA_TOP/scan_enable port:ORCA_TOP/ate_clk port:ORCA_TOP/occ_bypass port:ORCA_TOP/occ_reset port:ORCA_TOP/pclk port:ORCA_TOP/prst_n port:ORCA_TOP/pidsel port:ORCA_TOP/pgnt_n {port:ORCA_TOP/pad_in[31]} {port:ORCA_TOP/pad_in[30]} {port:ORCA_TOP/pad_in[29]} {port:ORCA_TOP/pad_in[28]} {port:ORCA_TOP/pad_in[27]} {port:ORCA_TOP/pad_in[26]} {port:ORCA_TOP/pad_in[25]} {port:ORCA_TOP/pad_in[24]} {port:ORCA_TOP/pad_in[23]} {port:ORCA_TOP/pad_in[22]} {port:ORCA_TOP/pad_in[21]} {port:ORCA_TOP/pad_in[20]} {port:ORCA_TOP/pad_in[19]} {port:ORCA_TOP/pad_in[18]} {port:ORCA_TOP/pad_in[17]} {port:ORCA_TOP/pad_in[16]} {port:ORCA_TOP/pad_in[15]} {port:ORCA_TOP/pad_in[14]} {port:ORCA_TOP/pad_in[13]} {port:ORCA_TOP/pad_in[12]} {port:ORCA_TOP/pad_in[11]} {port:ORCA_TOP/pad_in[10]} {port:ORCA_TOP/pad_in[9]} {port:ORCA_TOP/pad_in[8]} {port:ORCA_TOP/pad_in[7]} {port:ORCA_TOP/pad_in[6]} {port:ORCA_TOP/pad_in[5]} {port:ORCA_TOP/pad_in[4]} {port:ORCA_TOP/pad_in[3]} {port:ORCA_TOP/pad_in[2]} {port:ORCA_TOP/pad_in[1]} {port:ORCA_TOP/pad_in[0]} {port:ORCA_TOP/pad_out[31]} {port:ORCA_TOP/pad_out[30]} {port:ORCA_TOP/pad_out[29]} {port:ORCA_TOP/pad_out[28]} {port:ORCA_TOP/pad_out[27]} {port:ORCA_TOP/pad_out[26]} {port:ORCA_TOP/pad_out[25]} {port:ORCA_TOP/pad_out[24]} {port:ORCA_TOP/pad_out[23]} {port:ORCA_TOP/pad_out[22]} {port:ORCA_TOP/pad_out[21]} {port:ORCA_TOP/pad_out[20]} {port:ORCA_TOP/pad_out[19]} {port:ORCA_TOP/pad_out[18]} {port:ORCA_TOP/pad_out[17]} {port:ORCA_TOP/pad_out[16]} {port:ORCA_TOP/pad_out[15]} {port:ORCA_TOP/pad_out[14]} {port:ORCA_TOP/pad_out[13]} {port:ORCA_TOP/pad_out[12]} {port:ORCA_TOP/pad_out[11]} {port:ORCA_TOP/pad_out[10]} {port:ORCA_TOP/pad_out[9]} {port:ORCA_TOP/pad_out[8]} {port:ORCA_TOP/pad_out[7]} {port:ORCA_TOP/pad_out[6]} {port:ORCA_TOP/pad_out[5]} {port:ORCA_TOP/pad_out[4]} {port:ORCA_TOP/pad_out[3]} {port:ORCA_TOP/pad_out[2]} {port:ORCA_TOP/pad_out[1]} {port:ORCA_TOP/pad_out[0]} port:ORCA_TOP/pad_en port:ORCA_TOP/ppar_in port:ORCA_TOP/ppar_out port:ORCA_TOP/ppar_en {port:ORCA_TOP/pc_be_in[3]} {port:ORCA_TOP/pc_be_in[2]} {port:ORCA_TOP/pc_be_in[1]} {port:ORCA_TOP/pc_be_in[0]} {port:ORCA_TOP/pc_be_out[3]} {port:ORCA_TOP/pc_be_out[2]} {port:ORCA_TOP/pc_be_out[1]} {port:ORCA_TOP/pc_be_out[0]} port:ORCA_TOP/pc_be_en port:ORCA_TOP/pframe_n_in port:ORCA_TOP/pframe_n_out port:ORCA_TOP/pframe_n_en port:ORCA_TOP/ptrdy_n_in port:ORCA_TOP/ptrdy_n_out port:ORCA_TOP/ptrdy_n_en port:ORCA_TOP/pirdy_n_in port:ORCA_TOP/pirdy_n_out port:ORCA_TOP/pirdy_n_en port:ORCA_TOP/pdevsel_n_in port:ORCA_TOP/pdevsel_n_out port:ORCA_TOP/pdevsel_n_en port:ORCA_TOP/pstop_n_in port:ORCA_TOP/pstop_n_out port:ORCA_TOP/pstop_n_en port:ORCA_TOP/pperr_n_in port:ORCA_TOP/pperr_n_out port:ORCA_TOP/pperr_n_en port:ORCA_TOP/pserr_n_in port:ORCA_TOP/pserr_n_out port:ORCA_TOP/pserr_n_en port:ORCA_TOP/preq_n port:ORCA_TOP/pack_n port:ORCA_TOP/pm66en {port:ORCA_TOP/sd_A[9]} {port:ORCA_TOP/sd_A[8]} {port:ORCA_TOP/sd_A[7]} {port:ORCA_TOP/sd_A[6]} {port:ORCA_TOP/sd_A[5]} {port:ORCA_TOP/sd_A[4]} {port:ORCA_TOP/sd_A[3]} {port:ORCA_TOP/sd_A[2]} {port:ORCA_TOP/sd_A[1]} {port:ORCA_TOP/sd_A[0]} port:ORCA_TOP/sd_CK port:ORCA_TOP/sd_CKn port:ORCA_TOP/sd_LD port:ORCA_TOP/sd_RW {port:ORCA_TOP/sd_BWS[1]} {port:ORCA_TOP/sd_BWS[0]} {port:ORCA_TOP/sd_DQ_in[31]} {port:ORCA_TOP/sd_DQ_in[30]} {port:ORCA_TOP/sd_DQ_in[29]} {port:ORCA_TOP/sd_DQ_in[28]} {port:ORCA_TOP/sd_DQ_in[27]} {port:ORCA_TOP/sd_DQ_in[26]} {port:ORCA_TOP/sd_DQ_in[25]} {port:ORCA_TOP/sd_DQ_in[24]} {port:ORCA_TOP/sd_DQ_in[23]} {port:ORCA_TOP/sd_DQ_in[22]} {port:ORCA_TOP/sd_DQ_in[21]} {port:ORCA_TOP/sd_DQ_in[20]} {port:ORCA_TOP/sd_DQ_in[19]} {port:ORCA_TOP/sd_DQ_in[18]} {port:ORCA_TOP/sd_DQ_in[17]} {port:ORCA_TOP/sd_DQ_in[16]} {port:ORCA_TOP/sd_DQ_in[15]} {port:ORCA_TOP/sd_DQ_in[14]} {port:ORCA_TOP/sd_DQ_in[13]} {port:ORCA_TOP/sd_DQ_in[12]} {port:ORCA_TOP/sd_DQ_in[11]} {port:ORCA_TOP/sd_DQ_in[10]} {port:ORCA_TOP/sd_DQ_in[9]} {port:ORCA_TOP/sd_DQ_in[8]} {port:ORCA_TOP/sd_DQ_in[7]} {port:ORCA_TOP/sd_DQ_in[6]} {port:ORCA_TOP/sd_DQ_in[5]} {port:ORCA_TOP/sd_DQ_in[4]} {port:ORCA_TOP/sd_DQ_in[3]} {port:ORCA_TOP/sd_DQ_in[2]} {port:ORCA_TOP/sd_DQ_in[1]} {port:ORCA_TOP/sd_DQ_in[0]} {port:ORCA_TOP/sd_DQ_out[31]} {port:ORCA_TOP/sd_DQ_out[30]} {port:ORCA_TOP/sd_DQ_out[29]} {port:ORCA_TOP/sd_DQ_out[28]} {port:ORCA_TOP/sd_DQ_out[27]} {port:ORCA_TOP/sd_DQ_out[26]} {port:ORCA_TOP/sd_DQ_out[25]} {port:ORCA_TOP/sd_DQ_out[24]} {port:ORCA_TOP/sd_DQ_out[23]} {port:ORCA_TOP/sd_DQ_out[22]} {port:ORCA_TOP/sd_DQ_out[21]} {port:ORCA_TOP/sd_DQ_out[20]} {port:ORCA_TOP/sd_DQ_out[19]} {port:ORCA_TOP/sd_DQ_out[18]} {port:ORCA_TOP/sd_DQ_out[17]} {port:ORCA_TOP/sd_DQ_out[16]} {port:ORCA_TOP/sd_DQ_out[15]} {port:ORCA_TOP/sd_DQ_out[14]} {port:ORCA_TOP/sd_DQ_out[13]} {port:ORCA_TOP/sd_DQ_out[12]} {port:ORCA_TOP/sd_DQ_out[11]} {port:ORCA_TOP/sd_DQ_out[10]} {port:ORCA_TOP/sd_DQ_out[9]} {port:ORCA_TOP/sd_DQ_out[8]} {port:ORCA_TOP/sd_DQ_out[7]} {port:ORCA_TOP/sd_DQ_out[6]} {port:ORCA_TOP/sd_DQ_out[5]} {port:ORCA_TOP/sd_DQ_out[4]} {port:ORCA_TOP/sd_DQ_out[3]} {port:ORCA_TOP/sd_DQ_out[2]} {port:ORCA_TOP/sd_DQ_out[1]} {port:ORCA_TOP/sd_DQ_out[0]} {port:ORCA_TOP/sd_DQ_en[31]} {port:ORCA_TOP/sd_DQ_en[30]} {port:ORCA_TOP/sd_DQ_en[29]} {port:ORCA_TOP/sd_DQ_en[28]} {port:ORCA_TOP/sd_DQ_en[27]} {port:ORCA_TOP/sd_DQ_en[26]} {port:ORCA_TOP/sd_DQ_en[25]} {port:ORCA_TOP/sd_DQ_en[24]} {port:ORCA_TOP/sd_DQ_en[23]} {port:ORCA_TOP/sd_DQ_en[22]} {port:ORCA_TOP/sd_DQ_en[21]} {port:ORCA_TOP/sd_DQ_en[20]} {port:ORCA_TOP/sd_DQ_en[19]} {port:ORCA_TOP/sd_DQ_en[18]} {port:ORCA_TOP/sd_DQ_en[17]} {port:ORCA_TOP/sd_DQ_en[16]} {port:ORCA_TOP/sd_DQ_en[15]} {port:ORCA_TOP/sd_DQ_en[14]} {port:ORCA_TOP/sd_DQ_en[13]} {port:ORCA_TOP/sd_DQ_en[12]} {port:ORCA_TOP/sd_DQ_en[11]} {port:ORCA_TOP/sd_DQ_en[10]} {port:ORCA_TOP/sd_DQ_en[9]} {port:ORCA_TOP/sd_DQ_en[8]} {port:ORCA_TOP/sd_DQ_en[7]} {port:ORCA_TOP/sd_DQ_en[6]} {port:ORCA_TOP/sd_DQ_en[5]} {port:ORCA_TOP/sd_DQ_en[4]} {port:ORCA_TOP/sd_DQ_en[3]} {port:ORCA_TOP/sd_DQ_en[2]} {port:ORCA_TOP/sd_DQ_en[1]} {port:ORCA_TOP/sd_DQ_en[0]} port:ORCA_TOP/pll_bypass port:ORCA_TOP/pll_reset port:ORCA_TOP/test_si7 port:ORCA_TOP/test_so7}
<CMD> select_obj {inst:ORCA_TOP/I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0 inst:ORCA_TOP/I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1 inst:ORCA_TOP/I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0 inst:ORCA_TOP/I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1 inst:ORCA_TOP/I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM inst:ORCA_TOP/I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM inst:ORCA_TOP/I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM inst:ORCA_TOP/I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_2_2 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_2_1 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_1_4 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_1_3 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_1_2 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_1_1 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_0_4 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_0_3 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_0_2 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_0_1 inst:ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1 inst:ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2 inst:ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3 inst:ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4 inst:ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5 inst:ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6 inst:ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7 inst:ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8 inst:ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_1 inst:ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_2 inst:ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_3 inst:ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4 inst:ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5 inst:ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6 inst:ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7 inst:ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8}
<CMD> select_obj {}
<CMD> select_obj {place_blockage:0x7fd8487c4638 place_blockage:0x7fd8487c4610 place_blockage:0x7fd8487c45e8 place_blockage:0x7fd8487c45c0 place_blockage:0x7fd8487c4598 place_blockage:0x7fd8487c4570 place_blockage:0x7fd8487c4548 place_blockage:0x7fd8487c4520 place_blockage:0x7fd8487c44f8 place_blockage:0x7fd8487c44d0 place_blockage:0x7fd8487c44a8 place_blockage:0x7fd8487c4480 place_blockage:0x7fd8487c4458 place_blockage:0x7fd8487c4430 place_blockage:0x7fd8487c4408 place_blockage:0x7fd8487c43e0 place_blockage:0x7fd8487c43b8 place_blockage:0x7fd8487c4390 place_blockage:0x7fd8487c4368 place_blockage:0x7fd8487c4340 place_blockage:0x7fd8487c4318 place_blockage:0x7fd8487c42f0 place_blockage:0x7fd8487c42c8 place_blockage:0x7fd8487c42a0 place_blockage:0x7fd8487c4278 place_blockage:0x7fd8487c4250 place_blockage:0x7fd8487c4228 place_blockage:0x7fd8487c4200 place_blockage:0x7fd8487c41d8 place_blockage:0x7fd8487c41b0 place_blockage:0x7fd8487c4188 place_blockage:0x7fd8487c4160 place_blockage:0x7fd8487c4138 place_blockage:0x7fd8487c4110 place_blockage:0x7fd8487c40e8 place_blockage:0x7fd8487c40c0 place_blockage:0x7fd8487c4098 place_blockage:0x7fd8487c4070 place_blockage:0x7fd8487c4048 place_blockage:0x7fd8487c4020}
<CMD> defOut -selected ../outputs/ORCA_TOP.floorplan.innovus.macros.lab3.def
Writing DEF file '../outputs/ORCA_TOP.floorplan.innovus.macros.lab3.def', current time is Tue Apr 25 20:21:51 2023 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '../outputs/ORCA_TOP.floorplan.innovus.macros.lab3.def' is written, current time is Tue Apr 25 20:21:51 2023 ...

*** Memory Usage v#1 (Current mem = 2272.941M, initial mem = 289.684M) ***
*** Message Summary: 778 warning(s), 36 error(s)

--- Ending "Innovus" (totcpu=0:32:59, real=1:16:03, mem=2272.9M) ---
