 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Sep 30 02:08:33 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/REG_MEM_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/A_FF_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[0][7]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[0][7]/Q (DFFRQX2M)               0.47       0.47 f
  U0_RegFile/REG0[7] (REG_FILE)                           0.00       0.47 f
  U0_ALU/A[7] (ALU_TOP)                                   0.00       0.47 f
  U0_ALU/A_FF_reg[7]/D (DFFRHQX2M)                        0.00       0.47 f
  data arrival time                                                  0.47

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/A_FF_reg[7]/CK (DFFRHQX2M)                       0.00       9.80 r
  library setup time                                     -0.22       9.58
  data required time                                                 9.58
  --------------------------------------------------------------------------
  data required time                                                 9.58
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        9.11


  Startpoint: U0_RegFile/REG_MEM_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/B_FF_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[1][5]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[1][5]/Q (DFFRQX2M)               0.47       0.47 f
  U0_RegFile/REG1[5] (REG_FILE)                           0.00       0.47 f
  U0_ALU/B[5] (ALU_TOP)                                   0.00       0.47 f
  U0_ALU/B_FF_reg[5]/D (DFFRHQX2M)                        0.00       0.47 f
  data arrival time                                                  0.47

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/B_FF_reg[5]/CK (DFFRHQX2M)                       0.00       9.80 r
  library setup time                                     -0.21       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        9.12


  Startpoint: U0_RegFile/REG_MEM_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/B_FF_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[1][7]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[1][7]/Q (DFFRQX2M)               0.47       0.47 f
  U0_RegFile/REG1[7] (REG_FILE)                           0.00       0.47 f
  U0_ALU/B[7] (ALU_TOP)                                   0.00       0.47 f
  U0_ALU/B_FF_reg[7]/D (DFFRHQX2M)                        0.00       0.47 f
  data arrival time                                                  0.47

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/B_FF_reg[7]/CK (DFFRHQX2M)                       0.00       9.80 r
  library setup time                                     -0.21       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        9.12


  Startpoint: U0_RegFile/REG_MEM_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/B_FF_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[1][4]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[1][4]/Q (DFFRQX2M)               0.47       0.47 f
  U0_RegFile/REG1[4] (REG_FILE)                           0.00       0.47 f
  U0_ALU/B[4] (ALU_TOP)                                   0.00       0.47 f
  U0_ALU/B_FF_reg[4]/D (DFFRHQX2M)                        0.00       0.47 f
  data arrival time                                                  0.47

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/B_FF_reg[4]/CK (DFFRHQX2M)                       0.00       9.80 r
  library setup time                                     -0.21       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        9.12


  Startpoint: U0_RegFile/REG_MEM_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/B_FF_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[1][0]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[1][0]/Q (DFFRQX2M)               0.47       0.47 f
  U0_RegFile/REG1[0] (REG_FILE)                           0.00       0.47 f
  U0_ALU/B[0] (ALU_TOP)                                   0.00       0.47 f
  U0_ALU/B_FF_reg[0]/D (DFFRHQX2M)                        0.00       0.47 f
  data arrival time                                                  0.47

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/B_FF_reg[0]/CK (DFFRHQX2M)                       0.00       9.80 r
  library setup time                                     -0.21       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        9.12


  Startpoint: U0_RegFile/REG_MEM_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/A_FF_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[0][0]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[0][0]/Q (DFFRQX2M)               0.38       0.38 r
  U0_RegFile/REG0[0] (REG_FILE)                           0.00       0.38 r
  U0_ALU/A[0] (ALU_TOP)                                   0.00       0.38 r
  U0_ALU/A_FF_reg[0]/D (DFFRQX2M)                         0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/A_FF_reg[0]/CK (DFFRQX2M)                        0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        9.12


  Startpoint: U0_RegFile/REG_MEM_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/A_FF_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[0][1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[0][1]/Q (DFFRQX2M)               0.38       0.38 r
  U0_RegFile/REG0[1] (REG_FILE)                           0.00       0.38 r
  U0_ALU/A[1] (ALU_TOP)                                   0.00       0.38 r
  U0_ALU/A_FF_reg[1]/D (DFFRQX2M)                         0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/A_FF_reg[1]/CK (DFFRQX2M)                        0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        9.12


  Startpoint: U0_RegFile/REG_MEM_reg[0][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/A_FF_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[0][2]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[0][2]/Q (DFFRQX2M)               0.38       0.38 r
  U0_RegFile/REG0[2] (REG_FILE)                           0.00       0.38 r
  U0_ALU/A[2] (ALU_TOP)                                   0.00       0.38 r
  U0_ALU/A_FF_reg[2]/D (DFFRQX2M)                         0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/A_FF_reg[2]/CK (DFFRQX2M)                        0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        9.12


  Startpoint: U0_RegFile/REG_MEM_reg[0][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/A_FF_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[0][3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[0][3]/Q (DFFRQX2M)               0.38       0.38 r
  U0_RegFile/REG0[3] (REG_FILE)                           0.00       0.38 r
  U0_ALU/A[3] (ALU_TOP)                                   0.00       0.38 r
  U0_ALU/A_FF_reg[3]/D (DFFRQX2M)                         0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/A_FF_reg[3]/CK (DFFRQX2M)                        0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        9.12


  Startpoint: U0_RegFile/REG_MEM_reg[0][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/A_FF_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[0][4]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[0][4]/Q (DFFRQX2M)               0.38       0.38 r
  U0_RegFile/REG0[4] (REG_FILE)                           0.00       0.38 r
  U0_ALU/A[4] (ALU_TOP)                                   0.00       0.38 r
  U0_ALU/A_FF_reg[4]/D (DFFRQX2M)                         0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/A_FF_reg[4]/CK (DFFRQX2M)                        0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        9.12


  Startpoint: U0_RegFile/REG_MEM_reg[0][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/A_FF_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[0][5]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[0][5]/Q (DFFRQX2M)               0.38       0.38 r
  U0_RegFile/REG0[5] (REG_FILE)                           0.00       0.38 r
  U0_ALU/A[5] (ALU_TOP)                                   0.00       0.38 r
  U0_ALU/A_FF_reg[5]/D (DFFRQX2M)                         0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/A_FF_reg[5]/CK (DFFRQX2M)                        0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        9.12


  Startpoint: U0_RegFile/REG_MEM_reg[0][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/A_FF_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[0][6]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[0][6]/Q (DFFRQX2M)               0.38       0.38 r
  U0_RegFile/REG0[6] (REG_FILE)                           0.00       0.38 r
  U0_ALU/A[6] (ALU_TOP)                                   0.00       0.38 r
  U0_ALU/A_FF_reg[6]/D (DFFRQX2M)                         0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/A_FF_reg[6]/CK (DFFRQX2M)                        0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        9.12


  Startpoint: U0_RegFile/REG_MEM_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/B_FF_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[1][1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[1][1]/Q (DFFRQX2M)               0.47       0.47 f
  U0_RegFile/REG1[1] (REG_FILE)                           0.00       0.47 f
  U0_ALU/B[1] (ALU_TOP)                                   0.00       0.47 f
  U0_ALU/B_FF_reg[1]/D (DFFRHQX1M)                        0.00       0.47 f
  data arrival time                                                  0.47

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/B_FF_reg[1]/CK (DFFRHQX1M)                       0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        9.18


  Startpoint: U0_RegFile/REG_MEM_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/B_FF_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[1][6]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[1][6]/Q (DFFRQX2M)               0.47       0.47 f
  U0_RegFile/REG1[6] (REG_FILE)                           0.00       0.47 f
  U0_ALU/B[6] (ALU_TOP)                                   0.00       0.47 f
  U0_ALU/B_FF_reg[6]/D (DFFRHQX1M)                        0.00       0.47 f
  data arrival time                                                  0.47

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/B_FF_reg[6]/CK (DFFRHQX1M)                       0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        9.18


  Startpoint: U0_RegFile/REG_MEM_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/B_FF_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[1][3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[1][3]/Q (DFFRQX2M)               0.47       0.47 f
  U0_RegFile/REG1[3] (REG_FILE)                           0.00       0.47 f
  U0_ALU/B[3] (ALU_TOP)                                   0.00       0.47 f
  U0_ALU/B_FF_reg[3]/D (DFFRHQX1M)                        0.00       0.47 f
  data arrival time                                                  0.47

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/B_FF_reg[3]/CK (DFFRHQX1M)                       0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        9.18


  Startpoint: U0_RegFile/REG_MEM_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/B_FF_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[1][2]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[1][2]/Q (DFFRQX2M)               0.47       0.47 f
  U0_RegFile/REG1[2] (REG_FILE)                           0.00       0.47 f
  U0_ALU/B[2] (ALU_TOP)                                   0.00       0.47 f
  U0_ALU/B_FF_reg[2]/D (DFFRHQX1M)                        0.00       0.47 f
  data arrival time                                                  0.47

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/B_FF_reg[2]/CK (DFFRHQX1M)                       0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        9.18


  Startpoint: U0_ALU/B_FF_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/B_FF_reg[7]/CK (DFFRHQX2M)                       0.00       0.00 r
  U0_ALU/B_FF_reg[7]/Q (DFFRHQX2M)                        0.26       0.26 r
  U0_ALU/U3/Y (BUFX10M)                                   0.12       0.38 r
  U0_ALU/div_40/b[7] (ALU_TOP_DW_div_uns_1)               0.00       0.38 r
  U0_ALU/div_40/U25/Y (INVX6M)                            0.04       0.42 f
  U0_ALU/div_40/U74/Y (NAND2BX4M)                         0.07       0.50 r
  U0_ALU/div_40/U46/Y (CLKINVX8M)                         0.06       0.56 f
  U0_ALU/div_40/U45/Y (NAND2X6M)                          0.08       0.64 r
  U0_ALU/div_40/U76/Y (INVX6M)                            0.04       0.68 f
  U0_ALU/div_40/U59/Y (NAND2X4M)                          0.06       0.75 r
  U0_ALU/div_40/U71/Y (CLKINVX6M)                         0.07       0.81 f
  U0_ALU/div_40/U48/Y (NAND2X6M)                          0.08       0.90 r
  U0_ALU/div_40/U6/Y (MXI2X6M)                            0.11       1.01 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.18       1.18 r
  U0_ALU/div_40/U84/Y (NAND2X2M)                          0.07       1.25 f
  U0_ALU/div_40/U83/Y (INVX4M)                            0.08       1.33 r
  U0_ALU/div_40/U27/Y (MXI2X4M)                           0.12       1.45 r
  U0_ALU/div_40/U26/Y (INVX6M)                            0.08       1.54 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.34       1.88 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.21       2.09 f
  U0_ALU/div_40/U49/Y (INVX3M)                            0.06       2.15 r
  U0_ALU/div_40/U72/Y (NOR2X2M)                           0.05       2.20 f
  U0_ALU/div_40/U50/Y (MXI2X3M)                           0.16       2.35 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.37       2.72 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.22       2.94 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.22       3.16 f
  U0_ALU/div_40/U75/Y (INVX4M)                            0.06       3.22 r
  U0_ALU/div_40/U62/Y (NOR2X4M)                           0.05       3.27 f
  U0_ALU/div_40/U51/Y (MXI2X4M)                           0.13       3.40 f
  U0_ALU/div_40/U14/Y (NAND2X4M)                          0.07       3.47 r
  U0_ALU/div_40/U94/Y (NAND2X2M)                          0.06       3.53 f
  U0_ALU/div_40/U95/Y (INVX2M)                            0.08       3.60 r
  U0_ALU/div_40/U30/Y (NAND2X4M)                          0.07       3.67 f
  U0_ALU/div_40/U103/Y (NAND2X2M)                         0.10       3.77 r
  U0_ALU/div_40/U17/Y (NAND3X4M)                          0.09       3.87 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.09 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.31 f
  U0_ALU/div_40/U47/Y (INVX3M)                            0.08       4.39 r
  U0_ALU/div_40/U9/Y (NOR2X5M)                            0.05       4.44 f
  U0_ALU/div_40/U34/Y (MXI2X6M)                           0.15       4.58 f
  U0_ALU/div_40/U5/Y (NAND2X4M)                           0.08       4.66 r
  U0_ALU/div_40/U22/Y (NAND3X4M)                          0.09       4.75 f
  U0_ALU/div_40/U115/Y (NAND2X1M)                         0.08       4.84 r
  U0_ALU/div_40/U66/Y (NAND3X2M)                          0.12       4.96 f
  U0_ALU/div_40/U35/Y (NAND2X1M)                          0.09       5.05 r
  U0_ALU/div_40/U77/Y (NAND3X2M)                          0.11       5.15 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX2M)
                                                          0.23       5.39 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)
                                                          0.23       5.61 f
  U0_ALU/div_40/U31/Y (CLKINVX3M)                         0.05       5.66 r
  U0_ALU/div_40/U73/Y (OR2X2M)                            0.14       5.80 r
  U0_ALU/div_40/U13/Y (MXI2X4M)                           0.13       5.94 r
  U0_ALU/div_40/U57/Y (CLKNAND2X2M)                       0.11       6.05 f
  U0_ALU/div_40/U90/Y (NAND3X2M)                          0.12       6.17 r
  U0_ALU/div_40/U40/Y (NAND2X1M)                          0.09       6.26 f
  U0_ALU/div_40/U93/Y (NAND3X2M)                          0.12       6.39 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.18       6.57 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.17       6.74 r
  U0_ALU/div_40/U43/Y (NAND2X3M)                          0.07       6.81 f
  U0_ALU/div_40/U42/Y (NAND3X4M)                          0.12       6.93 r
  U0_ALU/div_40/U107/Y (NAND2X2M)                         0.08       7.02 f
  U0_ALU/div_40/U111/Y (NAND3X4M)                         0.10       7.11 r
  U0_ALU/div_40/U134/Y (CLKNAND2X4M)                      0.11       7.22 f
  U0_ALU/div_40/U41/Y (MXI2X4M)                           0.16       7.38 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_1/CO (ADDFHX4M)
                                                          0.36       7.74 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX4M)
                                                          0.22       7.96 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX4M)
                                                          0.22       8.18 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_4/CO (ADDFHX4M)
                                                          0.21       8.39 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX2M)
                                                          0.23       8.62 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX2M)
                                                          0.23       8.84 f
  U0_ALU/div_40/U117/Y (NAND2XLM)                         0.09       8.93 r
  U0_ALU/div_40/U119/Y (NAND3X1M)                         0.12       9.05 f
  U0_ALU/div_40/quotient[0] (ALU_TOP_DW_div_uns_1)        0.00       9.05 f
  U0_ALU/U18/Y (NOR2X2M)                                  0.13       9.19 r
  U0_ALU/U22/Y (AOI211X2M)                                0.07       9.25 f
  U0_ALU/ALU_OUT[0] (ALU_TOP)                             0.00       9.25 f
  U0_SYS_CTRL/ALU_OUT[0] (System_CTRL)                    0.00       9.25 f
  U0_SYS_CTRL/U5/Y (NOR2X3M)                              0.12       9.38 r
  U0_SYS_CTRL/U6/Y (NOR2X4M)                              0.07       9.45 f
  U0_SYS_CTRL/Wr_Data_FIFO[0] (System_CTRL)               0.00       9.45 f
  U0_UART_FIFO/WR_DATA[0] (FIFO_TOP_DATA_WIDTH8_pointer_width4)
                                                          0.00       9.45 f
  U0_UART_FIFO/u0_FIFO_MEM/WR_DATA[0] (FIFO_MEMORY)       0.00       9.45 f
  U0_UART_FIFO/u0_FIFO_MEM/U135/Y (MX2X1M)                0.21       9.67 f
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[5][0]/D (DFFRQX1M)
                                                          0.00       9.67 f
  data arrival time                                                  9.67

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[5][0]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.13       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -9.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U0_ALU/B_FF_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/B_FF_reg[7]/CK (DFFRHQX2M)                       0.00       0.00 r
  U0_ALU/B_FF_reg[7]/Q (DFFRHQX2M)                        0.26       0.26 r
  U0_ALU/U3/Y (BUFX10M)                                   0.12       0.38 r
  U0_ALU/div_40/b[7] (ALU_TOP_DW_div_uns_1)               0.00       0.38 r
  U0_ALU/div_40/U25/Y (INVX6M)                            0.04       0.42 f
  U0_ALU/div_40/U74/Y (NAND2BX4M)                         0.07       0.50 r
  U0_ALU/div_40/U46/Y (CLKINVX8M)                         0.06       0.56 f
  U0_ALU/div_40/U45/Y (NAND2X6M)                          0.08       0.64 r
  U0_ALU/div_40/U76/Y (INVX6M)                            0.04       0.68 f
  U0_ALU/div_40/U59/Y (NAND2X4M)                          0.06       0.75 r
  U0_ALU/div_40/U71/Y (CLKINVX6M)                         0.07       0.81 f
  U0_ALU/div_40/U48/Y (NAND2X6M)                          0.08       0.90 r
  U0_ALU/div_40/U6/Y (MXI2X6M)                            0.11       1.01 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.18       1.18 r
  U0_ALU/div_40/U84/Y (NAND2X2M)                          0.07       1.25 f
  U0_ALU/div_40/U83/Y (INVX4M)                            0.08       1.33 r
  U0_ALU/div_40/U27/Y (MXI2X4M)                           0.12       1.45 r
  U0_ALU/div_40/U26/Y (INVX6M)                            0.08       1.54 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.34       1.88 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.21       2.09 f
  U0_ALU/div_40/U49/Y (INVX3M)                            0.06       2.15 r
  U0_ALU/div_40/U72/Y (NOR2X2M)                           0.05       2.20 f
  U0_ALU/div_40/U50/Y (MXI2X3M)                           0.16       2.35 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.37       2.72 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.22       2.94 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.22       3.16 f
  U0_ALU/div_40/U75/Y (INVX4M)                            0.06       3.22 r
  U0_ALU/div_40/U62/Y (NOR2X4M)                           0.05       3.27 f
  U0_ALU/div_40/U51/Y (MXI2X4M)                           0.13       3.40 f
  U0_ALU/div_40/U14/Y (NAND2X4M)                          0.07       3.47 r
  U0_ALU/div_40/U94/Y (NAND2X2M)                          0.06       3.53 f
  U0_ALU/div_40/U95/Y (INVX2M)                            0.08       3.60 r
  U0_ALU/div_40/U30/Y (NAND2X4M)                          0.07       3.67 f
  U0_ALU/div_40/U103/Y (NAND2X2M)                         0.10       3.77 r
  U0_ALU/div_40/U17/Y (NAND3X4M)                          0.09       3.87 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.09 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.31 f
  U0_ALU/div_40/U47/Y (INVX3M)                            0.08       4.39 r
  U0_ALU/div_40/U9/Y (NOR2X5M)                            0.05       4.44 f
  U0_ALU/div_40/U34/Y (MXI2X6M)                           0.15       4.58 f
  U0_ALU/div_40/U5/Y (NAND2X4M)                           0.08       4.66 r
  U0_ALU/div_40/U22/Y (NAND3X4M)                          0.09       4.75 f
  U0_ALU/div_40/U115/Y (NAND2X1M)                         0.08       4.84 r
  U0_ALU/div_40/U66/Y (NAND3X2M)                          0.12       4.96 f
  U0_ALU/div_40/U35/Y (NAND2X1M)                          0.09       5.05 r
  U0_ALU/div_40/U77/Y (NAND3X2M)                          0.11       5.15 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX2M)
                                                          0.23       5.39 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)
                                                          0.23       5.61 f
  U0_ALU/div_40/U31/Y (CLKINVX3M)                         0.05       5.66 r
  U0_ALU/div_40/U73/Y (OR2X2M)                            0.14       5.80 r
  U0_ALU/div_40/U13/Y (MXI2X4M)                           0.13       5.94 r
  U0_ALU/div_40/U57/Y (CLKNAND2X2M)                       0.11       6.05 f
  U0_ALU/div_40/U90/Y (NAND3X2M)                          0.12       6.17 r
  U0_ALU/div_40/U40/Y (NAND2X1M)                          0.09       6.26 f
  U0_ALU/div_40/U93/Y (NAND3X2M)                          0.12       6.39 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.18       6.57 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.17       6.74 r
  U0_ALU/div_40/U43/Y (NAND2X3M)                          0.07       6.81 f
  U0_ALU/div_40/U42/Y (NAND3X4M)                          0.12       6.93 r
  U0_ALU/div_40/U107/Y (NAND2X2M)                         0.08       7.02 f
  U0_ALU/div_40/U111/Y (NAND3X4M)                         0.10       7.11 r
  U0_ALU/div_40/U134/Y (CLKNAND2X4M)                      0.11       7.22 f
  U0_ALU/div_40/U41/Y (MXI2X4M)                           0.16       7.38 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_1/CO (ADDFHX4M)
                                                          0.36       7.74 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX4M)
                                                          0.22       7.96 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX4M)
                                                          0.22       8.18 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_4/CO (ADDFHX4M)
                                                          0.21       8.39 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX2M)
                                                          0.23       8.62 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX2M)
                                                          0.23       8.84 f
  U0_ALU/div_40/U117/Y (NAND2XLM)                         0.09       8.93 r
  U0_ALU/div_40/U119/Y (NAND3X1M)                         0.12       9.05 f
  U0_ALU/div_40/quotient[0] (ALU_TOP_DW_div_uns_1)        0.00       9.05 f
  U0_ALU/U18/Y (NOR2X2M)                                  0.13       9.19 r
  U0_ALU/U22/Y (AOI211X2M)                                0.07       9.25 f
  U0_ALU/ALU_OUT[0] (ALU_TOP)                             0.00       9.25 f
  U0_SYS_CTRL/ALU_OUT[0] (System_CTRL)                    0.00       9.25 f
  U0_SYS_CTRL/U5/Y (NOR2X3M)                              0.12       9.38 r
  U0_SYS_CTRL/U6/Y (NOR2X4M)                              0.07       9.45 f
  U0_SYS_CTRL/Wr_Data_FIFO[0] (System_CTRL)               0.00       9.45 f
  U0_UART_FIFO/WR_DATA[0] (FIFO_TOP_DATA_WIDTH8_pointer_width4)
                                                          0.00       9.45 f
  U0_UART_FIFO/u0_FIFO_MEM/WR_DATA[0] (FIFO_MEMORY)       0.00       9.45 f
  U0_UART_FIFO/u0_FIFO_MEM/U134/Y (MX2X1M)                0.21       9.67 f
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[4][0]/D (DFFRQX1M)
                                                          0.00       9.67 f
  data arrival time                                                  9.67

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[4][0]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.13       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -9.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U0_ALU/B_FF_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/B_FF_reg[7]/CK (DFFRHQX2M)                       0.00       0.00 r
  U0_ALU/B_FF_reg[7]/Q (DFFRHQX2M)                        0.26       0.26 r
  U0_ALU/U3/Y (BUFX10M)                                   0.12       0.38 r
  U0_ALU/div_40/b[7] (ALU_TOP_DW_div_uns_1)               0.00       0.38 r
  U0_ALU/div_40/U25/Y (INVX6M)                            0.04       0.42 f
  U0_ALU/div_40/U74/Y (NAND2BX4M)                         0.07       0.50 r
  U0_ALU/div_40/U46/Y (CLKINVX8M)                         0.06       0.56 f
  U0_ALU/div_40/U45/Y (NAND2X6M)                          0.08       0.64 r
  U0_ALU/div_40/U76/Y (INVX6M)                            0.04       0.68 f
  U0_ALU/div_40/U59/Y (NAND2X4M)                          0.06       0.75 r
  U0_ALU/div_40/U71/Y (CLKINVX6M)                         0.07       0.81 f
  U0_ALU/div_40/U48/Y (NAND2X6M)                          0.08       0.90 r
  U0_ALU/div_40/U6/Y (MXI2X6M)                            0.11       1.01 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.18       1.18 r
  U0_ALU/div_40/U84/Y (NAND2X2M)                          0.07       1.25 f
  U0_ALU/div_40/U83/Y (INVX4M)                            0.08       1.33 r
  U0_ALU/div_40/U27/Y (MXI2X4M)                           0.12       1.45 r
  U0_ALU/div_40/U26/Y (INVX6M)                            0.08       1.54 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.34       1.88 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.21       2.09 f
  U0_ALU/div_40/U49/Y (INVX3M)                            0.06       2.15 r
  U0_ALU/div_40/U72/Y (NOR2X2M)                           0.05       2.20 f
  U0_ALU/div_40/U50/Y (MXI2X3M)                           0.16       2.35 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.37       2.72 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.22       2.94 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.22       3.16 f
  U0_ALU/div_40/U75/Y (INVX4M)                            0.06       3.22 r
  U0_ALU/div_40/U62/Y (NOR2X4M)                           0.05       3.27 f
  U0_ALU/div_40/U51/Y (MXI2X4M)                           0.13       3.40 f
  U0_ALU/div_40/U14/Y (NAND2X4M)                          0.07       3.47 r
  U0_ALU/div_40/U94/Y (NAND2X2M)                          0.06       3.53 f
  U0_ALU/div_40/U95/Y (INVX2M)                            0.08       3.60 r
  U0_ALU/div_40/U30/Y (NAND2X4M)                          0.07       3.67 f
  U0_ALU/div_40/U103/Y (NAND2X2M)                         0.10       3.77 r
  U0_ALU/div_40/U17/Y (NAND3X4M)                          0.09       3.87 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.09 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.31 f
  U0_ALU/div_40/U47/Y (INVX3M)                            0.08       4.39 r
  U0_ALU/div_40/U9/Y (NOR2X5M)                            0.05       4.44 f
  U0_ALU/div_40/U34/Y (MXI2X6M)                           0.15       4.58 f
  U0_ALU/div_40/U5/Y (NAND2X4M)                           0.08       4.66 r
  U0_ALU/div_40/U22/Y (NAND3X4M)                          0.09       4.75 f
  U0_ALU/div_40/U115/Y (NAND2X1M)                         0.08       4.84 r
  U0_ALU/div_40/U66/Y (NAND3X2M)                          0.12       4.96 f
  U0_ALU/div_40/U35/Y (NAND2X1M)                          0.09       5.05 r
  U0_ALU/div_40/U77/Y (NAND3X2M)                          0.11       5.15 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX2M)
                                                          0.23       5.39 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)
                                                          0.23       5.61 f
  U0_ALU/div_40/U31/Y (CLKINVX3M)                         0.05       5.66 r
  U0_ALU/div_40/U73/Y (OR2X2M)                            0.14       5.80 r
  U0_ALU/div_40/U13/Y (MXI2X4M)                           0.13       5.94 r
  U0_ALU/div_40/U57/Y (CLKNAND2X2M)                       0.11       6.05 f
  U0_ALU/div_40/U90/Y (NAND3X2M)                          0.12       6.17 r
  U0_ALU/div_40/U40/Y (NAND2X1M)                          0.09       6.26 f
  U0_ALU/div_40/U93/Y (NAND3X2M)                          0.12       6.39 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.18       6.57 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.17       6.74 r
  U0_ALU/div_40/U43/Y (NAND2X3M)                          0.07       6.81 f
  U0_ALU/div_40/U42/Y (NAND3X4M)                          0.12       6.93 r
  U0_ALU/div_40/U107/Y (NAND2X2M)                         0.08       7.02 f
  U0_ALU/div_40/U111/Y (NAND3X4M)                         0.10       7.11 r
  U0_ALU/div_40/U134/Y (CLKNAND2X4M)                      0.11       7.22 f
  U0_ALU/div_40/U41/Y (MXI2X4M)                           0.16       7.38 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_1/CO (ADDFHX4M)
                                                          0.36       7.74 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX4M)
                                                          0.22       7.96 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX4M)
                                                          0.22       8.18 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_4/CO (ADDFHX4M)
                                                          0.21       8.39 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX2M)
                                                          0.23       8.62 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX2M)
                                                          0.23       8.84 f
  U0_ALU/div_40/U117/Y (NAND2XLM)                         0.09       8.93 r
  U0_ALU/div_40/U119/Y (NAND3X1M)                         0.12       9.05 f
  U0_ALU/div_40/quotient[0] (ALU_TOP_DW_div_uns_1)        0.00       9.05 f
  U0_ALU/U18/Y (NOR2X2M)                                  0.13       9.19 r
  U0_ALU/U22/Y (AOI211X2M)                                0.07       9.25 f
  U0_ALU/ALU_OUT[0] (ALU_TOP)                             0.00       9.25 f
  U0_SYS_CTRL/ALU_OUT[0] (System_CTRL)                    0.00       9.25 f
  U0_SYS_CTRL/U5/Y (NOR2X3M)                              0.12       9.38 r
  U0_SYS_CTRL/U6/Y (NOR2X4M)                              0.07       9.45 f
  U0_SYS_CTRL/Wr_Data_FIFO[0] (System_CTRL)               0.00       9.45 f
  U0_UART_FIFO/WR_DATA[0] (FIFO_TOP_DATA_WIDTH8_pointer_width4)
                                                          0.00       9.45 f
  U0_UART_FIFO/u0_FIFO_MEM/WR_DATA[0] (FIFO_MEMORY)       0.00       9.45 f
  U0_UART_FIFO/u0_FIFO_MEM/U133/Y (MX2X1M)                0.21       9.67 f
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[3][0]/D (DFFRQX1M)
                                                          0.00       9.67 f
  data arrival time                                                  9.67

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[3][0]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.13       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -9.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U0_ALU/B_FF_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/B_FF_reg[7]/CK (DFFRHQX2M)                       0.00       0.00 r
  U0_ALU/B_FF_reg[7]/Q (DFFRHQX2M)                        0.26       0.26 r
  U0_ALU/U3/Y (BUFX10M)                                   0.12       0.38 r
  U0_ALU/div_40/b[7] (ALU_TOP_DW_div_uns_1)               0.00       0.38 r
  U0_ALU/div_40/U25/Y (INVX6M)                            0.04       0.42 f
  U0_ALU/div_40/U74/Y (NAND2BX4M)                         0.07       0.50 r
  U0_ALU/div_40/U46/Y (CLKINVX8M)                         0.06       0.56 f
  U0_ALU/div_40/U45/Y (NAND2X6M)                          0.08       0.64 r
  U0_ALU/div_40/U76/Y (INVX6M)                            0.04       0.68 f
  U0_ALU/div_40/U59/Y (NAND2X4M)                          0.06       0.75 r
  U0_ALU/div_40/U71/Y (CLKINVX6M)                         0.07       0.81 f
  U0_ALU/div_40/U48/Y (NAND2X6M)                          0.08       0.90 r
  U0_ALU/div_40/U6/Y (MXI2X6M)                            0.11       1.01 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.18       1.18 r
  U0_ALU/div_40/U84/Y (NAND2X2M)                          0.07       1.25 f
  U0_ALU/div_40/U83/Y (INVX4M)                            0.08       1.33 r
  U0_ALU/div_40/U27/Y (MXI2X4M)                           0.12       1.45 r
  U0_ALU/div_40/U26/Y (INVX6M)                            0.08       1.54 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.34       1.88 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.21       2.09 f
  U0_ALU/div_40/U49/Y (INVX3M)                            0.06       2.15 r
  U0_ALU/div_40/U72/Y (NOR2X2M)                           0.05       2.20 f
  U0_ALU/div_40/U50/Y (MXI2X3M)                           0.16       2.35 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.37       2.72 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.22       2.94 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.22       3.16 f
  U0_ALU/div_40/U75/Y (INVX4M)                            0.06       3.22 r
  U0_ALU/div_40/U62/Y (NOR2X4M)                           0.05       3.27 f
  U0_ALU/div_40/U51/Y (MXI2X4M)                           0.13       3.40 f
  U0_ALU/div_40/U14/Y (NAND2X4M)                          0.07       3.47 r
  U0_ALU/div_40/U94/Y (NAND2X2M)                          0.06       3.53 f
  U0_ALU/div_40/U95/Y (INVX2M)                            0.08       3.60 r
  U0_ALU/div_40/U30/Y (NAND2X4M)                          0.07       3.67 f
  U0_ALU/div_40/U103/Y (NAND2X2M)                         0.10       3.77 r
  U0_ALU/div_40/U17/Y (NAND3X4M)                          0.09       3.87 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.09 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.31 f
  U0_ALU/div_40/U47/Y (INVX3M)                            0.08       4.39 r
  U0_ALU/div_40/U9/Y (NOR2X5M)                            0.05       4.44 f
  U0_ALU/div_40/U34/Y (MXI2X6M)                           0.15       4.58 f
  U0_ALU/div_40/U5/Y (NAND2X4M)                           0.08       4.66 r
  U0_ALU/div_40/U22/Y (NAND3X4M)                          0.09       4.75 f
  U0_ALU/div_40/U115/Y (NAND2X1M)                         0.08       4.84 r
  U0_ALU/div_40/U66/Y (NAND3X2M)                          0.12       4.96 f
  U0_ALU/div_40/U35/Y (NAND2X1M)                          0.09       5.05 r
  U0_ALU/div_40/U77/Y (NAND3X2M)                          0.11       5.15 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX2M)
                                                          0.23       5.39 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)
                                                          0.23       5.61 f
  U0_ALU/div_40/U31/Y (CLKINVX3M)                         0.05       5.66 r
  U0_ALU/div_40/U73/Y (OR2X2M)                            0.14       5.80 r
  U0_ALU/div_40/U13/Y (MXI2X4M)                           0.13       5.94 r
  U0_ALU/div_40/U57/Y (CLKNAND2X2M)                       0.11       6.05 f
  U0_ALU/div_40/U90/Y (NAND3X2M)                          0.12       6.17 r
  U0_ALU/div_40/U40/Y (NAND2X1M)                          0.09       6.26 f
  U0_ALU/div_40/U93/Y (NAND3X2M)                          0.12       6.39 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.18       6.57 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.17       6.74 r
  U0_ALU/div_40/U43/Y (NAND2X3M)                          0.07       6.81 f
  U0_ALU/div_40/U42/Y (NAND3X4M)                          0.12       6.93 r
  U0_ALU/div_40/U107/Y (NAND2X2M)                         0.08       7.02 f
  U0_ALU/div_40/U111/Y (NAND3X4M)                         0.10       7.11 r
  U0_ALU/div_40/U134/Y (CLKNAND2X4M)                      0.11       7.22 f
  U0_ALU/div_40/U41/Y (MXI2X4M)                           0.16       7.38 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_1/CO (ADDFHX4M)
                                                          0.36       7.74 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX4M)
                                                          0.22       7.96 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX4M)
                                                          0.22       8.18 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_4/CO (ADDFHX4M)
                                                          0.21       8.39 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX2M)
                                                          0.23       8.62 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX2M)
                                                          0.23       8.84 f
  U0_ALU/div_40/U117/Y (NAND2XLM)                         0.09       8.93 r
  U0_ALU/div_40/U119/Y (NAND3X1M)                         0.12       9.05 f
  U0_ALU/div_40/quotient[0] (ALU_TOP_DW_div_uns_1)        0.00       9.05 f
  U0_ALU/U18/Y (NOR2X2M)                                  0.13       9.19 r
  U0_ALU/U22/Y (AOI211X2M)                                0.07       9.25 f
  U0_ALU/ALU_OUT[0] (ALU_TOP)                             0.00       9.25 f
  U0_SYS_CTRL/ALU_OUT[0] (System_CTRL)                    0.00       9.25 f
  U0_SYS_CTRL/U5/Y (NOR2X3M)                              0.12       9.38 r
  U0_SYS_CTRL/U6/Y (NOR2X4M)                              0.07       9.45 f
  U0_SYS_CTRL/Wr_Data_FIFO[0] (System_CTRL)               0.00       9.45 f
  U0_UART_FIFO/WR_DATA[0] (FIFO_TOP_DATA_WIDTH8_pointer_width4)
                                                          0.00       9.45 f
  U0_UART_FIFO/u0_FIFO_MEM/WR_DATA[0] (FIFO_MEMORY)       0.00       9.45 f
  U0_UART_FIFO/u0_FIFO_MEM/U132/Y (MX2X1M)                0.21       9.67 f
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[2][0]/D (DFFRQX1M)
                                                          0.00       9.67 f
  data arrival time                                                  9.67

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[2][0]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.13       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -9.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U0_ALU/B_FF_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/B_FF_reg[7]/CK (DFFRHQX2M)                       0.00       0.00 r
  U0_ALU/B_FF_reg[7]/Q (DFFRHQX2M)                        0.26       0.26 r
  U0_ALU/U3/Y (BUFX10M)                                   0.12       0.38 r
  U0_ALU/div_40/b[7] (ALU_TOP_DW_div_uns_1)               0.00       0.38 r
  U0_ALU/div_40/U25/Y (INVX6M)                            0.04       0.42 f
  U0_ALU/div_40/U74/Y (NAND2BX4M)                         0.07       0.50 r
  U0_ALU/div_40/U46/Y (CLKINVX8M)                         0.06       0.56 f
  U0_ALU/div_40/U45/Y (NAND2X6M)                          0.08       0.64 r
  U0_ALU/div_40/U76/Y (INVX6M)                            0.04       0.68 f
  U0_ALU/div_40/U59/Y (NAND2X4M)                          0.06       0.75 r
  U0_ALU/div_40/U71/Y (CLKINVX6M)                         0.07       0.81 f
  U0_ALU/div_40/U48/Y (NAND2X6M)                          0.08       0.90 r
  U0_ALU/div_40/U6/Y (MXI2X6M)                            0.11       1.01 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.18       1.18 r
  U0_ALU/div_40/U84/Y (NAND2X2M)                          0.07       1.25 f
  U0_ALU/div_40/U83/Y (INVX4M)                            0.08       1.33 r
  U0_ALU/div_40/U27/Y (MXI2X4M)                           0.12       1.45 r
  U0_ALU/div_40/U26/Y (INVX6M)                            0.08       1.54 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.34       1.88 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.21       2.09 f
  U0_ALU/div_40/U49/Y (INVX3M)                            0.06       2.15 r
  U0_ALU/div_40/U72/Y (NOR2X2M)                           0.05       2.20 f
  U0_ALU/div_40/U50/Y (MXI2X3M)                           0.16       2.35 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.37       2.72 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.22       2.94 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.22       3.16 f
  U0_ALU/div_40/U75/Y (INVX4M)                            0.06       3.22 r
  U0_ALU/div_40/U62/Y (NOR2X4M)                           0.05       3.27 f
  U0_ALU/div_40/U51/Y (MXI2X4M)                           0.13       3.40 f
  U0_ALU/div_40/U14/Y (NAND2X4M)                          0.07       3.47 r
  U0_ALU/div_40/U94/Y (NAND2X2M)                          0.06       3.53 f
  U0_ALU/div_40/U95/Y (INVX2M)                            0.08       3.60 r
  U0_ALU/div_40/U30/Y (NAND2X4M)                          0.07       3.67 f
  U0_ALU/div_40/U103/Y (NAND2X2M)                         0.10       3.77 r
  U0_ALU/div_40/U17/Y (NAND3X4M)                          0.09       3.87 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.09 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.31 f
  U0_ALU/div_40/U47/Y (INVX3M)                            0.08       4.39 r
  U0_ALU/div_40/U9/Y (NOR2X5M)                            0.05       4.44 f
  U0_ALU/div_40/U34/Y (MXI2X6M)                           0.15       4.58 f
  U0_ALU/div_40/U5/Y (NAND2X4M)                           0.08       4.66 r
  U0_ALU/div_40/U22/Y (NAND3X4M)                          0.09       4.75 f
  U0_ALU/div_40/U115/Y (NAND2X1M)                         0.08       4.84 r
  U0_ALU/div_40/U66/Y (NAND3X2M)                          0.12       4.96 f
  U0_ALU/div_40/U35/Y (NAND2X1M)                          0.09       5.05 r
  U0_ALU/div_40/U77/Y (NAND3X2M)                          0.11       5.15 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX2M)
                                                          0.23       5.39 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)
                                                          0.23       5.61 f
  U0_ALU/div_40/U31/Y (CLKINVX3M)                         0.05       5.66 r
  U0_ALU/div_40/U73/Y (OR2X2M)                            0.14       5.80 r
  U0_ALU/div_40/U13/Y (MXI2X4M)                           0.13       5.94 r
  U0_ALU/div_40/U57/Y (CLKNAND2X2M)                       0.11       6.05 f
  U0_ALU/div_40/U90/Y (NAND3X2M)                          0.12       6.17 r
  U0_ALU/div_40/U40/Y (NAND2X1M)                          0.09       6.26 f
  U0_ALU/div_40/U93/Y (NAND3X2M)                          0.12       6.39 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.18       6.57 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.17       6.74 r
  U0_ALU/div_40/U43/Y (NAND2X3M)                          0.07       6.81 f
  U0_ALU/div_40/U42/Y (NAND3X4M)                          0.12       6.93 r
  U0_ALU/div_40/U107/Y (NAND2X2M)                         0.08       7.02 f
  U0_ALU/div_40/U111/Y (NAND3X4M)                         0.10       7.11 r
  U0_ALU/div_40/U134/Y (CLKNAND2X4M)                      0.11       7.22 f
  U0_ALU/div_40/U41/Y (MXI2X4M)                           0.16       7.38 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_1/CO (ADDFHX4M)
                                                          0.36       7.74 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX4M)
                                                          0.22       7.96 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX4M)
                                                          0.22       8.18 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_4/CO (ADDFHX4M)
                                                          0.21       8.39 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX2M)
                                                          0.23       8.62 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX2M)
                                                          0.23       8.84 f
  U0_ALU/div_40/U117/Y (NAND2XLM)                         0.09       8.93 r
  U0_ALU/div_40/U119/Y (NAND3X1M)                         0.12       9.05 f
  U0_ALU/div_40/quotient[0] (ALU_TOP_DW_div_uns_1)        0.00       9.05 f
  U0_ALU/U18/Y (NOR2X2M)                                  0.13       9.19 r
  U0_ALU/U22/Y (AOI211X2M)                                0.07       9.25 f
  U0_ALU/ALU_OUT[0] (ALU_TOP)                             0.00       9.25 f
  U0_SYS_CTRL/ALU_OUT[0] (System_CTRL)                    0.00       9.25 f
  U0_SYS_CTRL/U5/Y (NOR2X3M)                              0.12       9.38 r
  U0_SYS_CTRL/U6/Y (NOR2X4M)                              0.07       9.45 f
  U0_SYS_CTRL/Wr_Data_FIFO[0] (System_CTRL)               0.00       9.45 f
  U0_UART_FIFO/WR_DATA[0] (FIFO_TOP_DATA_WIDTH8_pointer_width4)
                                                          0.00       9.45 f
  U0_UART_FIFO/u0_FIFO_MEM/WR_DATA[0] (FIFO_MEMORY)       0.00       9.45 f
  U0_UART_FIFO/u0_FIFO_MEM/U131/Y (MX2X1M)                0.21       9.67 f
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[1][0]/D (DFFRQX1M)
                                                          0.00       9.67 f
  data arrival time                                                  9.67

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[1][0]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.13       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -9.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U0_ALU/B_FF_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/B_FF_reg[7]/CK (DFFRHQX2M)                       0.00       0.00 r
  U0_ALU/B_FF_reg[7]/Q (DFFRHQX2M)                        0.26       0.26 r
  U0_ALU/U3/Y (BUFX10M)                                   0.12       0.38 r
  U0_ALU/div_40/b[7] (ALU_TOP_DW_div_uns_1)               0.00       0.38 r
  U0_ALU/div_40/U25/Y (INVX6M)                            0.04       0.42 f
  U0_ALU/div_40/U74/Y (NAND2BX4M)                         0.07       0.50 r
  U0_ALU/div_40/U46/Y (CLKINVX8M)                         0.06       0.56 f
  U0_ALU/div_40/U45/Y (NAND2X6M)                          0.08       0.64 r
  U0_ALU/div_40/U76/Y (INVX6M)                            0.04       0.68 f
  U0_ALU/div_40/U59/Y (NAND2X4M)                          0.06       0.75 r
  U0_ALU/div_40/U71/Y (CLKINVX6M)                         0.07       0.81 f
  U0_ALU/div_40/U48/Y (NAND2X6M)                          0.08       0.90 r
  U0_ALU/div_40/U6/Y (MXI2X6M)                            0.11       1.01 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.18       1.18 r
  U0_ALU/div_40/U84/Y (NAND2X2M)                          0.07       1.25 f
  U0_ALU/div_40/U83/Y (INVX4M)                            0.08       1.33 r
  U0_ALU/div_40/U27/Y (MXI2X4M)                           0.12       1.45 r
  U0_ALU/div_40/U26/Y (INVX6M)                            0.08       1.54 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.34       1.88 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.21       2.09 f
  U0_ALU/div_40/U49/Y (INVX3M)                            0.06       2.15 r
  U0_ALU/div_40/U72/Y (NOR2X2M)                           0.05       2.20 f
  U0_ALU/div_40/U50/Y (MXI2X3M)                           0.16       2.35 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.37       2.72 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.22       2.94 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.22       3.16 f
  U0_ALU/div_40/U75/Y (INVX4M)                            0.06       3.22 r
  U0_ALU/div_40/U62/Y (NOR2X4M)                           0.05       3.27 f
  U0_ALU/div_40/U51/Y (MXI2X4M)                           0.13       3.40 f
  U0_ALU/div_40/U14/Y (NAND2X4M)                          0.07       3.47 r
  U0_ALU/div_40/U94/Y (NAND2X2M)                          0.06       3.53 f
  U0_ALU/div_40/U95/Y (INVX2M)                            0.08       3.60 r
  U0_ALU/div_40/U30/Y (NAND2X4M)                          0.07       3.67 f
  U0_ALU/div_40/U103/Y (NAND2X2M)                         0.10       3.77 r
  U0_ALU/div_40/U17/Y (NAND3X4M)                          0.09       3.87 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.09 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.31 f
  U0_ALU/div_40/U47/Y (INVX3M)                            0.08       4.39 r
  U0_ALU/div_40/U9/Y (NOR2X5M)                            0.05       4.44 f
  U0_ALU/div_40/U34/Y (MXI2X6M)                           0.15       4.58 f
  U0_ALU/div_40/U5/Y (NAND2X4M)                           0.08       4.66 r
  U0_ALU/div_40/U22/Y (NAND3X4M)                          0.09       4.75 f
  U0_ALU/div_40/U115/Y (NAND2X1M)                         0.08       4.84 r
  U0_ALU/div_40/U66/Y (NAND3X2M)                          0.12       4.96 f
  U0_ALU/div_40/U35/Y (NAND2X1M)                          0.09       5.05 r
  U0_ALU/div_40/U77/Y (NAND3X2M)                          0.11       5.15 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX2M)
                                                          0.23       5.39 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)
                                                          0.23       5.61 f
  U0_ALU/div_40/U31/Y (CLKINVX3M)                         0.05       5.66 r
  U0_ALU/div_40/U73/Y (OR2X2M)                            0.14       5.80 r
  U0_ALU/div_40/U13/Y (MXI2X4M)                           0.13       5.94 r
  U0_ALU/div_40/U57/Y (CLKNAND2X2M)                       0.11       6.05 f
  U0_ALU/div_40/U90/Y (NAND3X2M)                          0.12       6.17 r
  U0_ALU/div_40/U40/Y (NAND2X1M)                          0.09       6.26 f
  U0_ALU/div_40/U93/Y (NAND3X2M)                          0.12       6.39 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.18       6.57 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.17       6.74 r
  U0_ALU/div_40/U43/Y (NAND2X3M)                          0.07       6.81 f
  U0_ALU/div_40/U42/Y (NAND3X4M)                          0.12       6.93 r
  U0_ALU/div_40/U107/Y (NAND2X2M)                         0.08       7.02 f
  U0_ALU/div_40/U111/Y (NAND3X4M)                         0.10       7.11 r
  U0_ALU/div_40/U134/Y (CLKNAND2X4M)                      0.11       7.22 f
  U0_ALU/div_40/U41/Y (MXI2X4M)                           0.16       7.38 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_1/CO (ADDFHX4M)
                                                          0.36       7.74 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX4M)
                                                          0.22       7.96 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX4M)
                                                          0.22       8.18 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_4/CO (ADDFHX4M)
                                                          0.21       8.39 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX2M)
                                                          0.23       8.62 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX2M)
                                                          0.23       8.84 f
  U0_ALU/div_40/U117/Y (NAND2XLM)                         0.09       8.93 r
  U0_ALU/div_40/U119/Y (NAND3X1M)                         0.12       9.05 f
  U0_ALU/div_40/quotient[0] (ALU_TOP_DW_div_uns_1)        0.00       9.05 f
  U0_ALU/U18/Y (NOR2X2M)                                  0.13       9.19 r
  U0_ALU/U22/Y (AOI211X2M)                                0.07       9.25 f
  U0_ALU/ALU_OUT[0] (ALU_TOP)                             0.00       9.25 f
  U0_SYS_CTRL/ALU_OUT[0] (System_CTRL)                    0.00       9.25 f
  U0_SYS_CTRL/U5/Y (NOR2X3M)                              0.12       9.38 r
  U0_SYS_CTRL/U6/Y (NOR2X4M)                              0.07       9.45 f
  U0_SYS_CTRL/Wr_Data_FIFO[0] (System_CTRL)               0.00       9.45 f
  U0_UART_FIFO/WR_DATA[0] (FIFO_TOP_DATA_WIDTH8_pointer_width4)
                                                          0.00       9.45 f
  U0_UART_FIFO/u0_FIFO_MEM/WR_DATA[0] (FIFO_MEMORY)       0.00       9.45 f
  U0_UART_FIFO/u0_FIFO_MEM/U130/Y (MX2X1M)                0.21       9.67 f
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[0][0]/D (DFFRQX1M)
                                                          0.00       9.67 f
  data arrival time                                                  9.67

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[0][0]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.13       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -9.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U0_ALU/B_FF_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/B_FF_reg[7]/CK (DFFRHQX2M)                       0.00       0.00 r
  U0_ALU/B_FF_reg[7]/Q (DFFRHQX2M)                        0.26       0.26 r
  U0_ALU/U3/Y (BUFX10M)                                   0.12       0.38 r
  U0_ALU/div_40/b[7] (ALU_TOP_DW_div_uns_1)               0.00       0.38 r
  U0_ALU/div_40/U25/Y (INVX6M)                            0.04       0.42 f
  U0_ALU/div_40/U74/Y (NAND2BX4M)                         0.07       0.50 r
  U0_ALU/div_40/U46/Y (CLKINVX8M)                         0.06       0.56 f
  U0_ALU/div_40/U45/Y (NAND2X6M)                          0.08       0.64 r
  U0_ALU/div_40/U76/Y (INVX6M)                            0.04       0.68 f
  U0_ALU/div_40/U59/Y (NAND2X4M)                          0.06       0.75 r
  U0_ALU/div_40/U71/Y (CLKINVX6M)                         0.07       0.81 f
  U0_ALU/div_40/U48/Y (NAND2X6M)                          0.08       0.90 r
  U0_ALU/div_40/U6/Y (MXI2X6M)                            0.11       1.01 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.18       1.18 r
  U0_ALU/div_40/U84/Y (NAND2X2M)                          0.07       1.25 f
  U0_ALU/div_40/U83/Y (INVX4M)                            0.08       1.33 r
  U0_ALU/div_40/U27/Y (MXI2X4M)                           0.12       1.45 r
  U0_ALU/div_40/U26/Y (INVX6M)                            0.08       1.54 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.34       1.88 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.21       2.09 f
  U0_ALU/div_40/U49/Y (INVX3M)                            0.06       2.15 r
  U0_ALU/div_40/U72/Y (NOR2X2M)                           0.05       2.20 f
  U0_ALU/div_40/U50/Y (MXI2X3M)                           0.16       2.35 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.37       2.72 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.22       2.94 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.22       3.16 f
  U0_ALU/div_40/U75/Y (INVX4M)                            0.06       3.22 r
  U0_ALU/div_40/U62/Y (NOR2X4M)                           0.05       3.27 f
  U0_ALU/div_40/U51/Y (MXI2X4M)                           0.13       3.40 f
  U0_ALU/div_40/U14/Y (NAND2X4M)                          0.07       3.47 r
  U0_ALU/div_40/U94/Y (NAND2X2M)                          0.06       3.53 f
  U0_ALU/div_40/U95/Y (INVX2M)                            0.08       3.60 r
  U0_ALU/div_40/U30/Y (NAND2X4M)                          0.07       3.67 f
  U0_ALU/div_40/U103/Y (NAND2X2M)                         0.10       3.77 r
  U0_ALU/div_40/U17/Y (NAND3X4M)                          0.09       3.87 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.09 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.31 f
  U0_ALU/div_40/U47/Y (INVX3M)                            0.08       4.39 r
  U0_ALU/div_40/U9/Y (NOR2X5M)                            0.05       4.44 f
  U0_ALU/div_40/U34/Y (MXI2X6M)                           0.15       4.58 f
  U0_ALU/div_40/U5/Y (NAND2X4M)                           0.08       4.66 r
  U0_ALU/div_40/U22/Y (NAND3X4M)                          0.09       4.75 f
  U0_ALU/div_40/U115/Y (NAND2X1M)                         0.08       4.84 r
  U0_ALU/div_40/U66/Y (NAND3X2M)                          0.12       4.96 f
  U0_ALU/div_40/U35/Y (NAND2X1M)                          0.09       5.05 r
  U0_ALU/div_40/U77/Y (NAND3X2M)                          0.11       5.15 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX2M)
                                                          0.23       5.39 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)
                                                          0.23       5.61 f
  U0_ALU/div_40/U31/Y (CLKINVX3M)                         0.05       5.66 r
  U0_ALU/div_40/U73/Y (OR2X2M)                            0.14       5.80 r
  U0_ALU/div_40/U13/Y (MXI2X4M)                           0.13       5.94 r
  U0_ALU/div_40/U57/Y (CLKNAND2X2M)                       0.11       6.05 f
  U0_ALU/div_40/U90/Y (NAND3X2M)                          0.12       6.17 r
  U0_ALU/div_40/U40/Y (NAND2X1M)                          0.09       6.26 f
  U0_ALU/div_40/U93/Y (NAND3X2M)                          0.12       6.39 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.18       6.57 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.17       6.74 r
  U0_ALU/div_40/U43/Y (NAND2X3M)                          0.07       6.81 f
  U0_ALU/div_40/U42/Y (NAND3X4M)                          0.12       6.93 r
  U0_ALU/div_40/U107/Y (NAND2X2M)                         0.08       7.02 f
  U0_ALU/div_40/U111/Y (NAND3X4M)                         0.10       7.11 r
  U0_ALU/div_40/U134/Y (CLKNAND2X4M)                      0.11       7.22 f
  U0_ALU/div_40/U41/Y (MXI2X4M)                           0.16       7.38 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_1/CO (ADDFHX4M)
                                                          0.36       7.74 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX4M)
                                                          0.22       7.96 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX4M)
                                                          0.22       8.18 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_4/CO (ADDFHX4M)
                                                          0.21       8.39 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX2M)
                                                          0.23       8.62 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX2M)
                                                          0.23       8.84 f
  U0_ALU/div_40/U117/Y (NAND2XLM)                         0.09       8.93 r
  U0_ALU/div_40/U119/Y (NAND3X1M)                         0.12       9.05 f
  U0_ALU/div_40/quotient[0] (ALU_TOP_DW_div_uns_1)        0.00       9.05 f
  U0_ALU/U18/Y (NOR2X2M)                                  0.13       9.19 r
  U0_ALU/U22/Y (AOI211X2M)                                0.07       9.25 f
  U0_ALU/ALU_OUT[0] (ALU_TOP)                             0.00       9.25 f
  U0_SYS_CTRL/ALU_OUT[0] (System_CTRL)                    0.00       9.25 f
  U0_SYS_CTRL/U5/Y (NOR2X3M)                              0.12       9.38 r
  U0_SYS_CTRL/U6/Y (NOR2X4M)                              0.07       9.45 f
  U0_SYS_CTRL/Wr_Data_FIFO[0] (System_CTRL)               0.00       9.45 f
  U0_UART_FIFO/WR_DATA[0] (FIFO_TOP_DATA_WIDTH8_pointer_width4)
                                                          0.00       9.45 f
  U0_UART_FIFO/u0_FIFO_MEM/WR_DATA[0] (FIFO_MEMORY)       0.00       9.45 f
  U0_UART_FIFO/u0_FIFO_MEM/U128/Y (MX2X1M)                0.21       9.67 f
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[7][0]/D (DFFRQX1M)
                                                          0.00       9.67 f
  data arrival time                                                  9.67

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[7][0]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.13       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -9.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U0_ALU/B_FF_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/B_FF_reg[7]/CK (DFFRHQX2M)                       0.00       0.00 r
  U0_ALU/B_FF_reg[7]/Q (DFFRHQX2M)                        0.26       0.26 r
  U0_ALU/U3/Y (BUFX10M)                                   0.12       0.38 r
  U0_ALU/div_40/b[7] (ALU_TOP_DW_div_uns_1)               0.00       0.38 r
  U0_ALU/div_40/U25/Y (INVX6M)                            0.04       0.42 f
  U0_ALU/div_40/U74/Y (NAND2BX4M)                         0.07       0.50 r
  U0_ALU/div_40/U46/Y (CLKINVX8M)                         0.06       0.56 f
  U0_ALU/div_40/U45/Y (NAND2X6M)                          0.08       0.64 r
  U0_ALU/div_40/U76/Y (INVX6M)                            0.04       0.68 f
  U0_ALU/div_40/U59/Y (NAND2X4M)                          0.06       0.75 r
  U0_ALU/div_40/U71/Y (CLKINVX6M)                         0.07       0.81 f
  U0_ALU/div_40/U48/Y (NAND2X6M)                          0.08       0.90 r
  U0_ALU/div_40/U6/Y (MXI2X6M)                            0.11       1.01 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.18       1.18 r
  U0_ALU/div_40/U84/Y (NAND2X2M)                          0.07       1.25 f
  U0_ALU/div_40/U83/Y (INVX4M)                            0.08       1.33 r
  U0_ALU/div_40/U27/Y (MXI2X4M)                           0.12       1.45 r
  U0_ALU/div_40/U26/Y (INVX6M)                            0.08       1.54 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.34       1.88 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.21       2.09 f
  U0_ALU/div_40/U49/Y (INVX3M)                            0.06       2.15 r
  U0_ALU/div_40/U72/Y (NOR2X2M)                           0.05       2.20 f
  U0_ALU/div_40/U50/Y (MXI2X3M)                           0.16       2.35 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.37       2.72 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.22       2.94 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.22       3.16 f
  U0_ALU/div_40/U75/Y (INVX4M)                            0.06       3.22 r
  U0_ALU/div_40/U62/Y (NOR2X4M)                           0.05       3.27 f
  U0_ALU/div_40/U51/Y (MXI2X4M)                           0.13       3.40 f
  U0_ALU/div_40/U14/Y (NAND2X4M)                          0.07       3.47 r
  U0_ALU/div_40/U94/Y (NAND2X2M)                          0.06       3.53 f
  U0_ALU/div_40/U95/Y (INVX2M)                            0.08       3.60 r
  U0_ALU/div_40/U30/Y (NAND2X4M)                          0.07       3.67 f
  U0_ALU/div_40/U103/Y (NAND2X2M)                         0.10       3.77 r
  U0_ALU/div_40/U17/Y (NAND3X4M)                          0.09       3.87 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.09 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.31 f
  U0_ALU/div_40/U47/Y (INVX3M)                            0.08       4.39 r
  U0_ALU/div_40/U9/Y (NOR2X5M)                            0.05       4.44 f
  U0_ALU/div_40/U34/Y (MXI2X6M)                           0.15       4.58 f
  U0_ALU/div_40/U5/Y (NAND2X4M)                           0.08       4.66 r
  U0_ALU/div_40/U22/Y (NAND3X4M)                          0.09       4.75 f
  U0_ALU/div_40/U115/Y (NAND2X1M)                         0.08       4.84 r
  U0_ALU/div_40/U66/Y (NAND3X2M)                          0.12       4.96 f
  U0_ALU/div_40/U35/Y (NAND2X1M)                          0.09       5.05 r
  U0_ALU/div_40/U77/Y (NAND3X2M)                          0.11       5.15 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX2M)
                                                          0.23       5.39 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)
                                                          0.23       5.61 f
  U0_ALU/div_40/U31/Y (CLKINVX3M)                         0.05       5.66 r
  U0_ALU/div_40/U73/Y (OR2X2M)                            0.14       5.80 r
  U0_ALU/div_40/U13/Y (MXI2X4M)                           0.13       5.94 r
  U0_ALU/div_40/U57/Y (CLKNAND2X2M)                       0.11       6.05 f
  U0_ALU/div_40/U90/Y (NAND3X2M)                          0.12       6.17 r
  U0_ALU/div_40/U40/Y (NAND2X1M)                          0.09       6.26 f
  U0_ALU/div_40/U93/Y (NAND3X2M)                          0.12       6.39 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.18       6.57 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.17       6.74 r
  U0_ALU/div_40/U43/Y (NAND2X3M)                          0.07       6.81 f
  U0_ALU/div_40/U42/Y (NAND3X4M)                          0.12       6.93 r
  U0_ALU/div_40/U107/Y (NAND2X2M)                         0.08       7.02 f
  U0_ALU/div_40/U111/Y (NAND3X4M)                         0.10       7.11 r
  U0_ALU/div_40/U134/Y (CLKNAND2X4M)                      0.11       7.22 f
  U0_ALU/div_40/U41/Y (MXI2X4M)                           0.16       7.38 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_1/CO (ADDFHX4M)
                                                          0.36       7.74 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX4M)
                                                          0.22       7.96 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX4M)
                                                          0.22       8.18 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_4/CO (ADDFHX4M)
                                                          0.21       8.39 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX2M)
                                                          0.23       8.62 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX2M)
                                                          0.23       8.84 f
  U0_ALU/div_40/U117/Y (NAND2XLM)                         0.09       8.93 r
  U0_ALU/div_40/U119/Y (NAND3X1M)                         0.12       9.05 f
  U0_ALU/div_40/quotient[0] (ALU_TOP_DW_div_uns_1)        0.00       9.05 f
  U0_ALU/U18/Y (NOR2X2M)                                  0.13       9.19 r
  U0_ALU/U22/Y (AOI211X2M)                                0.07       9.25 f
  U0_ALU/ALU_OUT[0] (ALU_TOP)                             0.00       9.25 f
  U0_SYS_CTRL/ALU_OUT[0] (System_CTRL)                    0.00       9.25 f
  U0_SYS_CTRL/U5/Y (NOR2X3M)                              0.12       9.38 r
  U0_SYS_CTRL/U6/Y (NOR2X4M)                              0.07       9.45 f
  U0_SYS_CTRL/Wr_Data_FIFO[0] (System_CTRL)               0.00       9.45 f
  U0_UART_FIFO/WR_DATA[0] (FIFO_TOP_DATA_WIDTH8_pointer_width4)
                                                          0.00       9.45 f
  U0_UART_FIFO/u0_FIFO_MEM/WR_DATA[0] (FIFO_MEMORY)       0.00       9.45 f
  U0_UART_FIFO/u0_FIFO_MEM/U2/Y (MX2X1M)                  0.21       9.67 f
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[6][0]/D (DFFRQX1M)
                                                          0.00       9.67 f
  data arrival time                                                  9.67

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[6][0]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.13       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -9.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U0_ALU/B_FF_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/B_FF_reg[7]/CK (DFFRHQX2M)                       0.00       0.00 r
  U0_ALU/B_FF_reg[7]/Q (DFFRHQX2M)                        0.26       0.26 r
  U0_ALU/U3/Y (BUFX10M)                                   0.12       0.38 r
  U0_ALU/div_40/b[7] (ALU_TOP_DW_div_uns_1)               0.00       0.38 r
  U0_ALU/div_40/U25/Y (INVX6M)                            0.04       0.42 f
  U0_ALU/div_40/U74/Y (NAND2BX4M)                         0.07       0.50 r
  U0_ALU/div_40/U46/Y (CLKINVX8M)                         0.06       0.56 f
  U0_ALU/div_40/U45/Y (NAND2X6M)                          0.08       0.64 r
  U0_ALU/div_40/U76/Y (INVX6M)                            0.04       0.68 f
  U0_ALU/div_40/U59/Y (NAND2X4M)                          0.06       0.75 r
  U0_ALU/div_40/U71/Y (CLKINVX6M)                         0.07       0.81 f
  U0_ALU/div_40/U48/Y (NAND2X6M)                          0.08       0.90 r
  U0_ALU/div_40/U6/Y (MXI2X6M)                            0.11       1.01 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.18       1.18 r
  U0_ALU/div_40/U84/Y (NAND2X2M)                          0.07       1.25 f
  U0_ALU/div_40/U83/Y (INVX4M)                            0.08       1.33 r
  U0_ALU/div_40/U27/Y (MXI2X4M)                           0.12       1.45 r
  U0_ALU/div_40/U26/Y (INVX6M)                            0.08       1.54 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.34       1.88 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.21       2.09 f
  U0_ALU/div_40/U49/Y (INVX3M)                            0.06       2.15 r
  U0_ALU/div_40/U72/Y (NOR2X2M)                           0.05       2.20 f
  U0_ALU/div_40/U50/Y (MXI2X3M)                           0.16       2.35 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.37       2.72 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.22       2.94 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.22       3.16 f
  U0_ALU/div_40/U75/Y (INVX4M)                            0.06       3.22 r
  U0_ALU/div_40/U62/Y (NOR2X4M)                           0.05       3.27 f
  U0_ALU/div_40/U51/Y (MXI2X4M)                           0.13       3.40 f
  U0_ALU/div_40/U14/Y (NAND2X4M)                          0.07       3.47 r
  U0_ALU/div_40/U94/Y (NAND2X2M)                          0.06       3.53 f
  U0_ALU/div_40/U95/Y (INVX2M)                            0.08       3.60 r
  U0_ALU/div_40/U30/Y (NAND2X4M)                          0.07       3.67 f
  U0_ALU/div_40/U103/Y (NAND2X2M)                         0.10       3.77 r
  U0_ALU/div_40/U17/Y (NAND3X4M)                          0.09       3.87 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.09 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.31 f
  U0_ALU/div_40/U47/Y (INVX3M)                            0.08       4.39 r
  U0_ALU/div_40/U9/Y (NOR2X5M)                            0.05       4.44 f
  U0_ALU/div_40/U34/Y (MXI2X6M)                           0.15       4.58 f
  U0_ALU/div_40/U5/Y (NAND2X4M)                           0.08       4.66 r
  U0_ALU/div_40/U22/Y (NAND3X4M)                          0.09       4.75 f
  U0_ALU/div_40/U115/Y (NAND2X1M)                         0.08       4.84 r
  U0_ALU/div_40/U66/Y (NAND3X2M)                          0.12       4.96 f
  U0_ALU/div_40/U35/Y (NAND2X1M)                          0.09       5.05 r
  U0_ALU/div_40/U77/Y (NAND3X2M)                          0.11       5.15 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX2M)
                                                          0.23       5.39 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)
                                                          0.23       5.61 f
  U0_ALU/div_40/U31/Y (CLKINVX3M)                         0.05       5.66 r
  U0_ALU/div_40/U73/Y (OR2X2M)                            0.14       5.80 r
  U0_ALU/div_40/U13/Y (MXI2X4M)                           0.07       5.88 f
  U0_ALU/div_40/U12/Y (NAND2X1M)                          0.09       5.96 r
  U0_ALU/div_40/U90/Y (NAND3X2M)                          0.12       6.09 f
  U0_ALU/div_40/U40/Y (NAND2X1M)                          0.10       6.19 r
  U0_ALU/div_40/U93/Y (NAND3X2M)                          0.12       6.31 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.24       6.54 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.23       6.78 f
  U0_ALU/div_40/U80/Y (NAND2X2M)                          0.09       6.87 r
  U0_ALU/div_40/U42/Y (NAND3X4M)                          0.10       6.97 f
  U0_ALU/div_40/U107/Y (NAND2X2M)                         0.10       7.07 r
  U0_ALU/div_40/U111/Y (NAND3X4M)                         0.10       7.17 f
  U0_ALU/div_40/U127/Y (CLKAND2X6M)                       0.21       7.38 f
  U0_ALU/div_40/quotient[1] (ALU_TOP_DW_div_uns_1)        0.00       7.38 f
  U0_ALU/U87/Y (AO22XLM)                                  0.36       7.74 f
  U0_ALU/U30/Y (AOI211X1M)                                0.19       7.93 r
  U0_ALU/U29/Y (AOI21XLM)                                 0.14       8.07 f
  U0_ALU/ALU_OUT[1] (ALU_TOP)                             0.00       8.07 f
  U0_SYS_CTRL/ALU_OUT[1] (System_CTRL)                    0.00       8.07 f
  U0_SYS_CTRL/U10/Y (AOI22X1M)                            0.16       8.23 r
  U0_SYS_CTRL/U9/Y (OAI2BB1X2M)                           0.15       8.38 f
  U0_SYS_CTRL/Wr_Data_FIFO[1] (System_CTRL)               0.00       8.38 f
  U0_UART_FIFO/WR_DATA[1] (FIFO_TOP_DATA_WIDTH8_pointer_width4)
                                                          0.00       8.38 f
  U0_UART_FIFO/u0_FIFO_MEM/WR_DATA[1] (FIFO_MEMORY)       0.00       8.38 f
  U0_UART_FIFO/u0_FIFO_MEM/U4/Y (MX2X1M)                  0.24       8.62 f
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[7][1]/D (DFFRQX2M)
                                                          0.00       8.62 f
  data arrival time                                                  8.62

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[7][1]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -8.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: U0_ALU/B_FF_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/B_FF_reg[7]/CK (DFFRHQX2M)                       0.00       0.00 r
  U0_ALU/B_FF_reg[7]/Q (DFFRHQX2M)                        0.26       0.26 r
  U0_ALU/U3/Y (BUFX10M)                                   0.12       0.38 r
  U0_ALU/div_40/b[7] (ALU_TOP_DW_div_uns_1)               0.00       0.38 r
  U0_ALU/div_40/U25/Y (INVX6M)                            0.04       0.42 f
  U0_ALU/div_40/U74/Y (NAND2BX4M)                         0.07       0.50 r
  U0_ALU/div_40/U46/Y (CLKINVX8M)                         0.06       0.56 f
  U0_ALU/div_40/U45/Y (NAND2X6M)                          0.08       0.64 r
  U0_ALU/div_40/U76/Y (INVX6M)                            0.04       0.68 f
  U0_ALU/div_40/U59/Y (NAND2X4M)                          0.06       0.75 r
  U0_ALU/div_40/U71/Y (CLKINVX6M)                         0.07       0.81 f
  U0_ALU/div_40/U48/Y (NAND2X6M)                          0.08       0.90 r
  U0_ALU/div_40/U6/Y (MXI2X6M)                            0.11       1.01 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.18       1.18 r
  U0_ALU/div_40/U84/Y (NAND2X2M)                          0.07       1.25 f
  U0_ALU/div_40/U83/Y (INVX4M)                            0.08       1.33 r
  U0_ALU/div_40/U27/Y (MXI2X4M)                           0.12       1.45 r
  U0_ALU/div_40/U26/Y (INVX6M)                            0.08       1.54 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.34       1.88 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.21       2.09 f
  U0_ALU/div_40/U49/Y (INVX3M)                            0.06       2.15 r
  U0_ALU/div_40/U72/Y (NOR2X2M)                           0.05       2.20 f
  U0_ALU/div_40/U50/Y (MXI2X3M)                           0.16       2.35 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.37       2.72 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.22       2.94 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.22       3.16 f
  U0_ALU/div_40/U75/Y (INVX4M)                            0.06       3.22 r
  U0_ALU/div_40/U62/Y (NOR2X4M)                           0.05       3.27 f
  U0_ALU/div_40/U51/Y (MXI2X4M)                           0.13       3.40 f
  U0_ALU/div_40/U14/Y (NAND2X4M)                          0.07       3.47 r
  U0_ALU/div_40/U94/Y (NAND2X2M)                          0.06       3.53 f
  U0_ALU/div_40/U95/Y (INVX2M)                            0.08       3.60 r
  U0_ALU/div_40/U30/Y (NAND2X4M)                          0.07       3.67 f
  U0_ALU/div_40/U103/Y (NAND2X2M)                         0.10       3.77 r
  U0_ALU/div_40/U17/Y (NAND3X4M)                          0.09       3.87 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.09 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.31 f
  U0_ALU/div_40/U47/Y (INVX3M)                            0.08       4.39 r
  U0_ALU/div_40/U9/Y (NOR2X5M)                            0.05       4.44 f
  U0_ALU/div_40/U34/Y (MXI2X6M)                           0.15       4.58 f
  U0_ALU/div_40/U5/Y (NAND2X4M)                           0.08       4.66 r
  U0_ALU/div_40/U22/Y (NAND3X4M)                          0.09       4.75 f
  U0_ALU/div_40/U115/Y (NAND2X1M)                         0.08       4.84 r
  U0_ALU/div_40/U66/Y (NAND3X2M)                          0.12       4.96 f
  U0_ALU/div_40/U35/Y (NAND2X1M)                          0.09       5.05 r
  U0_ALU/div_40/U77/Y (NAND3X2M)                          0.11       5.15 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX2M)
                                                          0.23       5.39 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)
                                                          0.23       5.61 f
  U0_ALU/div_40/U31/Y (CLKINVX3M)                         0.05       5.66 r
  U0_ALU/div_40/U73/Y (OR2X2M)                            0.14       5.80 r
  U0_ALU/div_40/U13/Y (MXI2X4M)                           0.07       5.88 f
  U0_ALU/div_40/U12/Y (NAND2X1M)                          0.09       5.96 r
  U0_ALU/div_40/U90/Y (NAND3X2M)                          0.12       6.09 f
  U0_ALU/div_40/U40/Y (NAND2X1M)                          0.10       6.19 r
  U0_ALU/div_40/U93/Y (NAND3X2M)                          0.12       6.31 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.24       6.54 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.23       6.78 f
  U0_ALU/div_40/U80/Y (NAND2X2M)                          0.09       6.87 r
  U0_ALU/div_40/U42/Y (NAND3X4M)                          0.10       6.97 f
  U0_ALU/div_40/U107/Y (NAND2X2M)                         0.10       7.07 r
  U0_ALU/div_40/U111/Y (NAND3X4M)                         0.10       7.17 f
  U0_ALU/div_40/U127/Y (CLKAND2X6M)                       0.21       7.38 f
  U0_ALU/div_40/quotient[1] (ALU_TOP_DW_div_uns_1)        0.00       7.38 f
  U0_ALU/U87/Y (AO22XLM)                                  0.36       7.74 f
  U0_ALU/U30/Y (AOI211X1M)                                0.19       7.93 r
  U0_ALU/U29/Y (AOI21XLM)                                 0.14       8.07 f
  U0_ALU/ALU_OUT[1] (ALU_TOP)                             0.00       8.07 f
  U0_SYS_CTRL/ALU_OUT[1] (System_CTRL)                    0.00       8.07 f
  U0_SYS_CTRL/U10/Y (AOI22X1M)                            0.16       8.23 r
  U0_SYS_CTRL/U9/Y (OAI2BB1X2M)                           0.15       8.38 f
  U0_SYS_CTRL/Wr_Data_FIFO[1] (System_CTRL)               0.00       8.38 f
  U0_UART_FIFO/WR_DATA[1] (FIFO_TOP_DATA_WIDTH8_pointer_width4)
                                                          0.00       8.38 f
  U0_UART_FIFO/u0_FIFO_MEM/WR_DATA[1] (FIFO_MEMORY)       0.00       8.38 f
  U0_UART_FIFO/u0_FIFO_MEM/U3/Y (MX2X1M)                  0.24       8.62 f
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[0][1]/D (DFFRQX2M)
                                                          0.00       8.62 f
  data arrival time                                                  8.62

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[0][1]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -8.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: U0_ALU/B_FF_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/B_FF_reg[7]/CK (DFFRHQX2M)                       0.00       0.00 r
  U0_ALU/B_FF_reg[7]/Q (DFFRHQX2M)                        0.26       0.26 r
  U0_ALU/U3/Y (BUFX10M)                                   0.12       0.38 r
  U0_ALU/div_40/b[7] (ALU_TOP_DW_div_uns_1)               0.00       0.38 r
  U0_ALU/div_40/U25/Y (INVX6M)                            0.04       0.42 f
  U0_ALU/div_40/U74/Y (NAND2BX4M)                         0.07       0.50 r
  U0_ALU/div_40/U46/Y (CLKINVX8M)                         0.06       0.56 f
  U0_ALU/div_40/U45/Y (NAND2X6M)                          0.08       0.64 r
  U0_ALU/div_40/U76/Y (INVX6M)                            0.04       0.68 f
  U0_ALU/div_40/U59/Y (NAND2X4M)                          0.06       0.75 r
  U0_ALU/div_40/U71/Y (CLKINVX6M)                         0.07       0.81 f
  U0_ALU/div_40/U48/Y (NAND2X6M)                          0.08       0.90 r
  U0_ALU/div_40/U6/Y (MXI2X6M)                            0.11       1.01 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.18       1.18 r
  U0_ALU/div_40/U84/Y (NAND2X2M)                          0.07       1.25 f
  U0_ALU/div_40/U83/Y (INVX4M)                            0.08       1.33 r
  U0_ALU/div_40/U27/Y (MXI2X4M)                           0.12       1.45 r
  U0_ALU/div_40/U26/Y (INVX6M)                            0.08       1.54 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.34       1.88 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.21       2.09 f
  U0_ALU/div_40/U49/Y (INVX3M)                            0.06       2.15 r
  U0_ALU/div_40/U72/Y (NOR2X2M)                           0.05       2.20 f
  U0_ALU/div_40/U50/Y (MXI2X3M)                           0.16       2.35 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.37       2.72 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.22       2.94 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.22       3.16 f
  U0_ALU/div_40/U75/Y (INVX4M)                            0.06       3.22 r
  U0_ALU/div_40/U62/Y (NOR2X4M)                           0.05       3.27 f
  U0_ALU/div_40/U51/Y (MXI2X4M)                           0.13       3.40 f
  U0_ALU/div_40/U14/Y (NAND2X4M)                          0.07       3.47 r
  U0_ALU/div_40/U94/Y (NAND2X2M)                          0.06       3.53 f
  U0_ALU/div_40/U95/Y (INVX2M)                            0.08       3.60 r
  U0_ALU/div_40/U30/Y (NAND2X4M)                          0.07       3.67 f
  U0_ALU/div_40/U103/Y (NAND2X2M)                         0.10       3.77 r
  U0_ALU/div_40/U17/Y (NAND3X4M)                          0.09       3.87 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.09 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.31 f
  U0_ALU/div_40/U47/Y (INVX3M)                            0.08       4.39 r
  U0_ALU/div_40/U9/Y (NOR2X5M)                            0.05       4.44 f
  U0_ALU/div_40/U34/Y (MXI2X6M)                           0.15       4.58 f
  U0_ALU/div_40/U5/Y (NAND2X4M)                           0.08       4.66 r
  U0_ALU/div_40/U22/Y (NAND3X4M)                          0.09       4.75 f
  U0_ALU/div_40/U115/Y (NAND2X1M)                         0.08       4.84 r
  U0_ALU/div_40/U66/Y (NAND3X2M)                          0.12       4.96 f
  U0_ALU/div_40/U35/Y (NAND2X1M)                          0.09       5.05 r
  U0_ALU/div_40/U77/Y (NAND3X2M)                          0.11       5.15 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX2M)
                                                          0.23       5.39 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)
                                                          0.23       5.61 f
  U0_ALU/div_40/U31/Y (CLKINVX3M)                         0.05       5.66 r
  U0_ALU/div_40/U73/Y (OR2X2M)                            0.14       5.80 r
  U0_ALU/div_40/U13/Y (MXI2X4M)                           0.07       5.88 f
  U0_ALU/div_40/U12/Y (NAND2X1M)                          0.09       5.96 r
  U0_ALU/div_40/U90/Y (NAND3X2M)                          0.12       6.09 f
  U0_ALU/div_40/U40/Y (NAND2X1M)                          0.10       6.19 r
  U0_ALU/div_40/U93/Y (NAND3X2M)                          0.12       6.31 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.24       6.54 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.23       6.78 f
  U0_ALU/div_40/U80/Y (NAND2X2M)                          0.09       6.87 r
  U0_ALU/div_40/U42/Y (NAND3X4M)                          0.10       6.97 f
  U0_ALU/div_40/U107/Y (NAND2X2M)                         0.10       7.07 r
  U0_ALU/div_40/U111/Y (NAND3X4M)                         0.10       7.17 f
  U0_ALU/div_40/U127/Y (CLKAND2X6M)                       0.21       7.38 f
  U0_ALU/div_40/quotient[1] (ALU_TOP_DW_div_uns_1)        0.00       7.38 f
  U0_ALU/U87/Y (AO22XLM)                                  0.36       7.74 f
  U0_ALU/U30/Y (AOI211X1M)                                0.19       7.93 r
  U0_ALU/U29/Y (AOI21XLM)                                 0.14       8.07 f
  U0_ALU/ALU_OUT[1] (ALU_TOP)                             0.00       8.07 f
  U0_SYS_CTRL/ALU_OUT[1] (System_CTRL)                    0.00       8.07 f
  U0_SYS_CTRL/U10/Y (AOI22X1M)                            0.16       8.23 r
  U0_SYS_CTRL/U9/Y (OAI2BB1X2M)                           0.15       8.38 f
  U0_SYS_CTRL/Wr_Data_FIFO[1] (System_CTRL)               0.00       8.38 f
  U0_UART_FIFO/WR_DATA[1] (FIFO_TOP_DATA_WIDTH8_pointer_width4)
                                                          0.00       8.38 f
  U0_UART_FIFO/u0_FIFO_MEM/WR_DATA[1] (FIFO_MEMORY)       0.00       8.38 f
  U0_UART_FIFO/u0_FIFO_MEM/U10/Y (MX2X1M)                 0.24       8.62 f
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[6][1]/D (DFFRQX1M)
                                                          0.00       8.62 f
  data arrival time                                                  8.62

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[6][1]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.13       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -8.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: U0_ALU/B_FF_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/B_FF_reg[7]/CK (DFFRHQX2M)                       0.00       0.00 r
  U0_ALU/B_FF_reg[7]/Q (DFFRHQX2M)                        0.26       0.26 r
  U0_ALU/U3/Y (BUFX10M)                                   0.12       0.38 r
  U0_ALU/div_40/b[7] (ALU_TOP_DW_div_uns_1)               0.00       0.38 r
  U0_ALU/div_40/U25/Y (INVX6M)                            0.04       0.42 f
  U0_ALU/div_40/U74/Y (NAND2BX4M)                         0.07       0.50 r
  U0_ALU/div_40/U46/Y (CLKINVX8M)                         0.06       0.56 f
  U0_ALU/div_40/U45/Y (NAND2X6M)                          0.08       0.64 r
  U0_ALU/div_40/U76/Y (INVX6M)                            0.04       0.68 f
  U0_ALU/div_40/U59/Y (NAND2X4M)                          0.06       0.75 r
  U0_ALU/div_40/U71/Y (CLKINVX6M)                         0.07       0.81 f
  U0_ALU/div_40/U48/Y (NAND2X6M)                          0.08       0.90 r
  U0_ALU/div_40/U6/Y (MXI2X6M)                            0.11       1.01 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.18       1.18 r
  U0_ALU/div_40/U84/Y (NAND2X2M)                          0.07       1.25 f
  U0_ALU/div_40/U83/Y (INVX4M)                            0.08       1.33 r
  U0_ALU/div_40/U27/Y (MXI2X4M)                           0.12       1.45 r
  U0_ALU/div_40/U26/Y (INVX6M)                            0.08       1.54 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.34       1.88 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.21       2.09 f
  U0_ALU/div_40/U49/Y (INVX3M)                            0.06       2.15 r
  U0_ALU/div_40/U72/Y (NOR2X2M)                           0.05       2.20 f
  U0_ALU/div_40/U50/Y (MXI2X3M)                           0.16       2.35 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.37       2.72 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.22       2.94 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.22       3.16 f
  U0_ALU/div_40/U75/Y (INVX4M)                            0.06       3.22 r
  U0_ALU/div_40/U62/Y (NOR2X4M)                           0.05       3.27 f
  U0_ALU/div_40/U51/Y (MXI2X4M)                           0.13       3.40 f
  U0_ALU/div_40/U14/Y (NAND2X4M)                          0.07       3.47 r
  U0_ALU/div_40/U94/Y (NAND2X2M)                          0.06       3.53 f
  U0_ALU/div_40/U95/Y (INVX2M)                            0.08       3.60 r
  U0_ALU/div_40/U30/Y (NAND2X4M)                          0.07       3.67 f
  U0_ALU/div_40/U103/Y (NAND2X2M)                         0.10       3.77 r
  U0_ALU/div_40/U17/Y (NAND3X4M)                          0.09       3.87 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.09 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.31 f
  U0_ALU/div_40/U47/Y (INVX3M)                            0.08       4.39 r
  U0_ALU/div_40/U9/Y (NOR2X5M)                            0.05       4.44 f
  U0_ALU/div_40/U34/Y (MXI2X6M)                           0.15       4.58 f
  U0_ALU/div_40/U5/Y (NAND2X4M)                           0.08       4.66 r
  U0_ALU/div_40/U22/Y (NAND3X4M)                          0.09       4.75 f
  U0_ALU/div_40/U115/Y (NAND2X1M)                         0.08       4.84 r
  U0_ALU/div_40/U66/Y (NAND3X2M)                          0.12       4.96 f
  U0_ALU/div_40/U35/Y (NAND2X1M)                          0.09       5.05 r
  U0_ALU/div_40/U77/Y (NAND3X2M)                          0.11       5.15 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX2M)
                                                          0.23       5.39 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)
                                                          0.23       5.61 f
  U0_ALU/div_40/U31/Y (CLKINVX3M)                         0.05       5.66 r
  U0_ALU/div_40/U73/Y (OR2X2M)                            0.14       5.80 r
  U0_ALU/div_40/U13/Y (MXI2X4M)                           0.07       5.88 f
  U0_ALU/div_40/U12/Y (NAND2X1M)                          0.09       5.96 r
  U0_ALU/div_40/U90/Y (NAND3X2M)                          0.12       6.09 f
  U0_ALU/div_40/U40/Y (NAND2X1M)                          0.10       6.19 r
  U0_ALU/div_40/U93/Y (NAND3X2M)                          0.12       6.31 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.24       6.54 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.23       6.78 f
  U0_ALU/div_40/U80/Y (NAND2X2M)                          0.09       6.87 r
  U0_ALU/div_40/U42/Y (NAND3X4M)                          0.10       6.97 f
  U0_ALU/div_40/U107/Y (NAND2X2M)                         0.10       7.07 r
  U0_ALU/div_40/U111/Y (NAND3X4M)                         0.10       7.17 f
  U0_ALU/div_40/U127/Y (CLKAND2X6M)                       0.21       7.38 f
  U0_ALU/div_40/quotient[1] (ALU_TOP_DW_div_uns_1)        0.00       7.38 f
  U0_ALU/U87/Y (AO22XLM)                                  0.36       7.74 f
  U0_ALU/U30/Y (AOI211X1M)                                0.19       7.93 r
  U0_ALU/U29/Y (AOI21XLM)                                 0.14       8.07 f
  U0_ALU/ALU_OUT[1] (ALU_TOP)                             0.00       8.07 f
  U0_SYS_CTRL/ALU_OUT[1] (System_CTRL)                    0.00       8.07 f
  U0_SYS_CTRL/U10/Y (AOI22X1M)                            0.16       8.23 r
  U0_SYS_CTRL/U9/Y (OAI2BB1X2M)                           0.15       8.38 f
  U0_SYS_CTRL/Wr_Data_FIFO[1] (System_CTRL)               0.00       8.38 f
  U0_UART_FIFO/WR_DATA[1] (FIFO_TOP_DATA_WIDTH8_pointer_width4)
                                                          0.00       8.38 f
  U0_UART_FIFO/u0_FIFO_MEM/WR_DATA[1] (FIFO_MEMORY)       0.00       8.38 f
  U0_UART_FIFO/u0_FIFO_MEM/U6/Y (MX2X1M)                  0.24       8.62 f
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[2][1]/D (DFFRQX1M)
                                                          0.00       8.62 f
  data arrival time                                                  8.62

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[2][1]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.13       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -8.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: U0_ALU/B_FF_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/B_FF_reg[7]/CK (DFFRHQX2M)                       0.00       0.00 r
  U0_ALU/B_FF_reg[7]/Q (DFFRHQX2M)                        0.26       0.26 r
  U0_ALU/U3/Y (BUFX10M)                                   0.12       0.38 r
  U0_ALU/div_40/b[7] (ALU_TOP_DW_div_uns_1)               0.00       0.38 r
  U0_ALU/div_40/U25/Y (INVX6M)                            0.04       0.42 f
  U0_ALU/div_40/U74/Y (NAND2BX4M)                         0.07       0.50 r
  U0_ALU/div_40/U46/Y (CLKINVX8M)                         0.06       0.56 f
  U0_ALU/div_40/U45/Y (NAND2X6M)                          0.08       0.64 r
  U0_ALU/div_40/U76/Y (INVX6M)                            0.04       0.68 f
  U0_ALU/div_40/U59/Y (NAND2X4M)                          0.06       0.75 r
  U0_ALU/div_40/U71/Y (CLKINVX6M)                         0.07       0.81 f
  U0_ALU/div_40/U48/Y (NAND2X6M)                          0.08       0.90 r
  U0_ALU/div_40/U6/Y (MXI2X6M)                            0.11       1.01 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.18       1.18 r
  U0_ALU/div_40/U84/Y (NAND2X2M)                          0.07       1.25 f
  U0_ALU/div_40/U83/Y (INVX4M)                            0.08       1.33 r
  U0_ALU/div_40/U27/Y (MXI2X4M)                           0.12       1.45 r
  U0_ALU/div_40/U26/Y (INVX6M)                            0.08       1.54 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.34       1.88 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.21       2.09 f
  U0_ALU/div_40/U49/Y (INVX3M)                            0.06       2.15 r
  U0_ALU/div_40/U72/Y (NOR2X2M)                           0.05       2.20 f
  U0_ALU/div_40/U50/Y (MXI2X3M)                           0.16       2.35 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.37       2.72 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.22       2.94 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.22       3.16 f
  U0_ALU/div_40/U75/Y (INVX4M)                            0.06       3.22 r
  U0_ALU/div_40/U62/Y (NOR2X4M)                           0.05       3.27 f
  U0_ALU/div_40/U51/Y (MXI2X4M)                           0.13       3.40 f
  U0_ALU/div_40/U14/Y (NAND2X4M)                          0.07       3.47 r
  U0_ALU/div_40/U94/Y (NAND2X2M)                          0.06       3.53 f
  U0_ALU/div_40/U95/Y (INVX2M)                            0.08       3.60 r
  U0_ALU/div_40/U30/Y (NAND2X4M)                          0.07       3.67 f
  U0_ALU/div_40/U103/Y (NAND2X2M)                         0.10       3.77 r
  U0_ALU/div_40/U17/Y (NAND3X4M)                          0.09       3.87 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.09 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.31 f
  U0_ALU/div_40/U47/Y (INVX3M)                            0.08       4.39 r
  U0_ALU/div_40/U9/Y (NOR2X5M)                            0.05       4.44 f
  U0_ALU/div_40/U34/Y (MXI2X6M)                           0.15       4.58 f
  U0_ALU/div_40/U5/Y (NAND2X4M)                           0.08       4.66 r
  U0_ALU/div_40/U22/Y (NAND3X4M)                          0.09       4.75 f
  U0_ALU/div_40/U115/Y (NAND2X1M)                         0.08       4.84 r
  U0_ALU/div_40/U66/Y (NAND3X2M)                          0.12       4.96 f
  U0_ALU/div_40/U35/Y (NAND2X1M)                          0.09       5.05 r
  U0_ALU/div_40/U77/Y (NAND3X2M)                          0.11       5.15 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX2M)
                                                          0.23       5.39 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)
                                                          0.23       5.61 f
  U0_ALU/div_40/U31/Y (CLKINVX3M)                         0.05       5.66 r
  U0_ALU/div_40/U73/Y (OR2X2M)                            0.14       5.80 r
  U0_ALU/div_40/U13/Y (MXI2X4M)                           0.07       5.88 f
  U0_ALU/div_40/U12/Y (NAND2X1M)                          0.09       5.96 r
  U0_ALU/div_40/U90/Y (NAND3X2M)                          0.12       6.09 f
  U0_ALU/div_40/U40/Y (NAND2X1M)                          0.10       6.19 r
  U0_ALU/div_40/U93/Y (NAND3X2M)                          0.12       6.31 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.24       6.54 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.23       6.78 f
  U0_ALU/div_40/U80/Y (NAND2X2M)                          0.09       6.87 r
  U0_ALU/div_40/U42/Y (NAND3X4M)                          0.10       6.97 f
  U0_ALU/div_40/U107/Y (NAND2X2M)                         0.10       7.07 r
  U0_ALU/div_40/U111/Y (NAND3X4M)                         0.10       7.17 f
  U0_ALU/div_40/U127/Y (CLKAND2X6M)                       0.21       7.38 f
  U0_ALU/div_40/quotient[1] (ALU_TOP_DW_div_uns_1)        0.00       7.38 f
  U0_ALU/U87/Y (AO22XLM)                                  0.36       7.74 f
  U0_ALU/U30/Y (AOI211X1M)                                0.19       7.93 r
  U0_ALU/U29/Y (AOI21XLM)                                 0.14       8.07 f
  U0_ALU/ALU_OUT[1] (ALU_TOP)                             0.00       8.07 f
  U0_SYS_CTRL/ALU_OUT[1] (System_CTRL)                    0.00       8.07 f
  U0_SYS_CTRL/U10/Y (AOI22X1M)                            0.16       8.23 r
  U0_SYS_CTRL/U9/Y (OAI2BB1X2M)                           0.15       8.38 f
  U0_SYS_CTRL/Wr_Data_FIFO[1] (System_CTRL)               0.00       8.38 f
  U0_UART_FIFO/WR_DATA[1] (FIFO_TOP_DATA_WIDTH8_pointer_width4)
                                                          0.00       8.38 f
  U0_UART_FIFO/u0_FIFO_MEM/WR_DATA[1] (FIFO_MEMORY)       0.00       8.38 f
  U0_UART_FIFO/u0_FIFO_MEM/U9/Y (MX2X1M)                  0.24       8.62 f
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[5][1]/D (DFFRQX1M)
                                                          0.00       8.62 f
  data arrival time                                                  8.62

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[5][1]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.13       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -8.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: U0_ALU/B_FF_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/B_FF_reg[7]/CK (DFFRHQX2M)                       0.00       0.00 r
  U0_ALU/B_FF_reg[7]/Q (DFFRHQX2M)                        0.26       0.26 r
  U0_ALU/U3/Y (BUFX10M)                                   0.12       0.38 r
  U0_ALU/div_40/b[7] (ALU_TOP_DW_div_uns_1)               0.00       0.38 r
  U0_ALU/div_40/U25/Y (INVX6M)                            0.04       0.42 f
  U0_ALU/div_40/U74/Y (NAND2BX4M)                         0.07       0.50 r
  U0_ALU/div_40/U46/Y (CLKINVX8M)                         0.06       0.56 f
  U0_ALU/div_40/U45/Y (NAND2X6M)                          0.08       0.64 r
  U0_ALU/div_40/U76/Y (INVX6M)                            0.04       0.68 f
  U0_ALU/div_40/U59/Y (NAND2X4M)                          0.06       0.75 r
  U0_ALU/div_40/U71/Y (CLKINVX6M)                         0.07       0.81 f
  U0_ALU/div_40/U48/Y (NAND2X6M)                          0.08       0.90 r
  U0_ALU/div_40/U6/Y (MXI2X6M)                            0.11       1.01 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.18       1.18 r
  U0_ALU/div_40/U84/Y (NAND2X2M)                          0.07       1.25 f
  U0_ALU/div_40/U83/Y (INVX4M)                            0.08       1.33 r
  U0_ALU/div_40/U27/Y (MXI2X4M)                           0.12       1.45 r
  U0_ALU/div_40/U26/Y (INVX6M)                            0.08       1.54 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.34       1.88 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.21       2.09 f
  U0_ALU/div_40/U49/Y (INVX3M)                            0.06       2.15 r
  U0_ALU/div_40/U72/Y (NOR2X2M)                           0.05       2.20 f
  U0_ALU/div_40/U50/Y (MXI2X3M)                           0.16       2.35 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.37       2.72 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.22       2.94 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.22       3.16 f
  U0_ALU/div_40/U75/Y (INVX4M)                            0.06       3.22 r
  U0_ALU/div_40/U62/Y (NOR2X4M)                           0.05       3.27 f
  U0_ALU/div_40/U51/Y (MXI2X4M)                           0.13       3.40 f
  U0_ALU/div_40/U14/Y (NAND2X4M)                          0.07       3.47 r
  U0_ALU/div_40/U94/Y (NAND2X2M)                          0.06       3.53 f
  U0_ALU/div_40/U95/Y (INVX2M)                            0.08       3.60 r
  U0_ALU/div_40/U30/Y (NAND2X4M)                          0.07       3.67 f
  U0_ALU/div_40/U103/Y (NAND2X2M)                         0.10       3.77 r
  U0_ALU/div_40/U17/Y (NAND3X4M)                          0.09       3.87 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.09 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.31 f
  U0_ALU/div_40/U47/Y (INVX3M)                            0.08       4.39 r
  U0_ALU/div_40/U9/Y (NOR2X5M)                            0.05       4.44 f
  U0_ALU/div_40/U34/Y (MXI2X6M)                           0.15       4.58 f
  U0_ALU/div_40/U5/Y (NAND2X4M)                           0.08       4.66 r
  U0_ALU/div_40/U22/Y (NAND3X4M)                          0.09       4.75 f
  U0_ALU/div_40/U115/Y (NAND2X1M)                         0.08       4.84 r
  U0_ALU/div_40/U66/Y (NAND3X2M)                          0.12       4.96 f
  U0_ALU/div_40/U35/Y (NAND2X1M)                          0.09       5.05 r
  U0_ALU/div_40/U77/Y (NAND3X2M)                          0.11       5.15 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX2M)
                                                          0.23       5.39 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)
                                                          0.23       5.61 f
  U0_ALU/div_40/U31/Y (CLKINVX3M)                         0.05       5.66 r
  U0_ALU/div_40/U73/Y (OR2X2M)                            0.14       5.80 r
  U0_ALU/div_40/U13/Y (MXI2X4M)                           0.07       5.88 f
  U0_ALU/div_40/U12/Y (NAND2X1M)                          0.09       5.96 r
  U0_ALU/div_40/U90/Y (NAND3X2M)                          0.12       6.09 f
  U0_ALU/div_40/U40/Y (NAND2X1M)                          0.10       6.19 r
  U0_ALU/div_40/U93/Y (NAND3X2M)                          0.12       6.31 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.24       6.54 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.23       6.78 f
  U0_ALU/div_40/U80/Y (NAND2X2M)                          0.09       6.87 r
  U0_ALU/div_40/U42/Y (NAND3X4M)                          0.10       6.97 f
  U0_ALU/div_40/U107/Y (NAND2X2M)                         0.10       7.07 r
  U0_ALU/div_40/U111/Y (NAND3X4M)                         0.10       7.17 f
  U0_ALU/div_40/U127/Y (CLKAND2X6M)                       0.21       7.38 f
  U0_ALU/div_40/quotient[1] (ALU_TOP_DW_div_uns_1)        0.00       7.38 f
  U0_ALU/U87/Y (AO22XLM)                                  0.36       7.74 f
  U0_ALU/U30/Y (AOI211X1M)                                0.19       7.93 r
  U0_ALU/U29/Y (AOI21XLM)                                 0.14       8.07 f
  U0_ALU/ALU_OUT[1] (ALU_TOP)                             0.00       8.07 f
  U0_SYS_CTRL/ALU_OUT[1] (System_CTRL)                    0.00       8.07 f
  U0_SYS_CTRL/U10/Y (AOI22X1M)                            0.16       8.23 r
  U0_SYS_CTRL/U9/Y (OAI2BB1X2M)                           0.15       8.38 f
  U0_SYS_CTRL/Wr_Data_FIFO[1] (System_CTRL)               0.00       8.38 f
  U0_UART_FIFO/WR_DATA[1] (FIFO_TOP_DATA_WIDTH8_pointer_width4)
                                                          0.00       8.38 f
  U0_UART_FIFO/u0_FIFO_MEM/WR_DATA[1] (FIFO_MEMORY)       0.00       8.38 f
  U0_UART_FIFO/u0_FIFO_MEM/U5/Y (MX2X1M)                  0.24       8.62 f
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[1][1]/D (DFFRQX1M)
                                                          0.00       8.62 f
  data arrival time                                                  8.62

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[1][1]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.13       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -8.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: U0_ALU/B_FF_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/B_FF_reg[7]/CK (DFFRHQX2M)                       0.00       0.00 r
  U0_ALU/B_FF_reg[7]/Q (DFFRHQX2M)                        0.26       0.26 r
  U0_ALU/U3/Y (BUFX10M)                                   0.12       0.38 r
  U0_ALU/div_40/b[7] (ALU_TOP_DW_div_uns_1)               0.00       0.38 r
  U0_ALU/div_40/U25/Y (INVX6M)                            0.04       0.42 f
  U0_ALU/div_40/U74/Y (NAND2BX4M)                         0.07       0.50 r
  U0_ALU/div_40/U46/Y (CLKINVX8M)                         0.06       0.56 f
  U0_ALU/div_40/U45/Y (NAND2X6M)                          0.08       0.64 r
  U0_ALU/div_40/U76/Y (INVX6M)                            0.04       0.68 f
  U0_ALU/div_40/U59/Y (NAND2X4M)                          0.06       0.75 r
  U0_ALU/div_40/U71/Y (CLKINVX6M)                         0.07       0.81 f
  U0_ALU/div_40/U48/Y (NAND2X6M)                          0.08       0.90 r
  U0_ALU/div_40/U6/Y (MXI2X6M)                            0.11       1.01 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.18       1.18 r
  U0_ALU/div_40/U84/Y (NAND2X2M)                          0.07       1.25 f
  U0_ALU/div_40/U83/Y (INVX4M)                            0.08       1.33 r
  U0_ALU/div_40/U27/Y (MXI2X4M)                           0.12       1.45 r
  U0_ALU/div_40/U26/Y (INVX6M)                            0.08       1.54 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.34       1.88 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.21       2.09 f
  U0_ALU/div_40/U49/Y (INVX3M)                            0.06       2.15 r
  U0_ALU/div_40/U72/Y (NOR2X2M)                           0.05       2.20 f
  U0_ALU/div_40/U50/Y (MXI2X3M)                           0.16       2.35 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.37       2.72 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.22       2.94 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.22       3.16 f
  U0_ALU/div_40/U75/Y (INVX4M)                            0.06       3.22 r
  U0_ALU/div_40/U62/Y (NOR2X4M)                           0.05       3.27 f
  U0_ALU/div_40/U51/Y (MXI2X4M)                           0.13       3.40 f
  U0_ALU/div_40/U14/Y (NAND2X4M)                          0.07       3.47 r
  U0_ALU/div_40/U94/Y (NAND2X2M)                          0.06       3.53 f
  U0_ALU/div_40/U95/Y (INVX2M)                            0.08       3.60 r
  U0_ALU/div_40/U30/Y (NAND2X4M)                          0.07       3.67 f
  U0_ALU/div_40/U103/Y (NAND2X2M)                         0.10       3.77 r
  U0_ALU/div_40/U17/Y (NAND3X4M)                          0.09       3.87 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.09 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.31 f
  U0_ALU/div_40/U47/Y (INVX3M)                            0.08       4.39 r
  U0_ALU/div_40/U9/Y (NOR2X5M)                            0.05       4.44 f
  U0_ALU/div_40/U34/Y (MXI2X6M)                           0.15       4.58 f
  U0_ALU/div_40/U5/Y (NAND2X4M)                           0.08       4.66 r
  U0_ALU/div_40/U22/Y (NAND3X4M)                          0.09       4.75 f
  U0_ALU/div_40/U115/Y (NAND2X1M)                         0.08       4.84 r
  U0_ALU/div_40/U66/Y (NAND3X2M)                          0.12       4.96 f
  U0_ALU/div_40/U35/Y (NAND2X1M)                          0.09       5.05 r
  U0_ALU/div_40/U77/Y (NAND3X2M)                          0.11       5.15 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX2M)
                                                          0.23       5.39 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)
                                                          0.23       5.61 f
  U0_ALU/div_40/U31/Y (CLKINVX3M)                         0.05       5.66 r
  U0_ALU/div_40/U73/Y (OR2X2M)                            0.14       5.80 r
  U0_ALU/div_40/U13/Y (MXI2X4M)                           0.07       5.88 f
  U0_ALU/div_40/U12/Y (NAND2X1M)                          0.09       5.96 r
  U0_ALU/div_40/U90/Y (NAND3X2M)                          0.12       6.09 f
  U0_ALU/div_40/U40/Y (NAND2X1M)                          0.10       6.19 r
  U0_ALU/div_40/U93/Y (NAND3X2M)                          0.12       6.31 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.24       6.54 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.23       6.78 f
  U0_ALU/div_40/U80/Y (NAND2X2M)                          0.09       6.87 r
  U0_ALU/div_40/U42/Y (NAND3X4M)                          0.10       6.97 f
  U0_ALU/div_40/U107/Y (NAND2X2M)                         0.10       7.07 r
  U0_ALU/div_40/U111/Y (NAND3X4M)                         0.10       7.17 f
  U0_ALU/div_40/U127/Y (CLKAND2X6M)                       0.21       7.38 f
  U0_ALU/div_40/quotient[1] (ALU_TOP_DW_div_uns_1)        0.00       7.38 f
  U0_ALU/U87/Y (AO22XLM)                                  0.36       7.74 f
  U0_ALU/U30/Y (AOI211X1M)                                0.19       7.93 r
  U0_ALU/U29/Y (AOI21XLM)                                 0.14       8.07 f
  U0_ALU/ALU_OUT[1] (ALU_TOP)                             0.00       8.07 f
  U0_SYS_CTRL/ALU_OUT[1] (System_CTRL)                    0.00       8.07 f
  U0_SYS_CTRL/U10/Y (AOI22X1M)                            0.16       8.23 r
  U0_SYS_CTRL/U9/Y (OAI2BB1X2M)                           0.15       8.38 f
  U0_SYS_CTRL/Wr_Data_FIFO[1] (System_CTRL)               0.00       8.38 f
  U0_UART_FIFO/WR_DATA[1] (FIFO_TOP_DATA_WIDTH8_pointer_width4)
                                                          0.00       8.38 f
  U0_UART_FIFO/u0_FIFO_MEM/WR_DATA[1] (FIFO_MEMORY)       0.00       8.38 f
  U0_UART_FIFO/u0_FIFO_MEM/U7/Y (MX2X1M)                  0.24       8.62 f
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[3][1]/D (DFFRQX1M)
                                                          0.00       8.62 f
  data arrival time                                                  8.62

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[3][1]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.13       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -8.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: U0_ALU/B_FF_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/B_FF_reg[7]/CK (DFFRHQX2M)                       0.00       0.00 r
  U0_ALU/B_FF_reg[7]/Q (DFFRHQX2M)                        0.26       0.26 r
  U0_ALU/U3/Y (BUFX10M)                                   0.12       0.38 r
  U0_ALU/div_40/b[7] (ALU_TOP_DW_div_uns_1)               0.00       0.38 r
  U0_ALU/div_40/U25/Y (INVX6M)                            0.04       0.42 f
  U0_ALU/div_40/U74/Y (NAND2BX4M)                         0.07       0.50 r
  U0_ALU/div_40/U46/Y (CLKINVX8M)                         0.06       0.56 f
  U0_ALU/div_40/U45/Y (NAND2X6M)                          0.08       0.64 r
  U0_ALU/div_40/U76/Y (INVX6M)                            0.04       0.68 f
  U0_ALU/div_40/U59/Y (NAND2X4M)                          0.06       0.75 r
  U0_ALU/div_40/U71/Y (CLKINVX6M)                         0.07       0.81 f
  U0_ALU/div_40/U48/Y (NAND2X6M)                          0.08       0.90 r
  U0_ALU/div_40/U6/Y (MXI2X6M)                            0.11       1.01 r
  U0_ALU/div_40/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.18       1.18 r
  U0_ALU/div_40/U84/Y (NAND2X2M)                          0.07       1.25 f
  U0_ALU/div_40/U83/Y (INVX4M)                            0.08       1.33 r
  U0_ALU/div_40/U27/Y (MXI2X4M)                           0.12       1.45 r
  U0_ALU/div_40/U26/Y (INVX6M)                            0.08       1.54 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.34       1.88 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.21       2.09 f
  U0_ALU/div_40/U49/Y (INVX3M)                            0.06       2.15 r
  U0_ALU/div_40/U72/Y (NOR2X2M)                           0.05       2.20 f
  U0_ALU/div_40/U50/Y (MXI2X3M)                           0.16       2.35 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.37       2.72 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.22       2.94 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.22       3.16 f
  U0_ALU/div_40/U75/Y (INVX4M)                            0.06       3.22 r
  U0_ALU/div_40/U62/Y (NOR2X4M)                           0.05       3.27 f
  U0_ALU/div_40/U51/Y (MXI2X4M)                           0.13       3.40 f
  U0_ALU/div_40/U14/Y (NAND2X4M)                          0.07       3.47 r
  U0_ALU/div_40/U94/Y (NAND2X2M)                          0.06       3.53 f
  U0_ALU/div_40/U95/Y (INVX2M)                            0.08       3.60 r
  U0_ALU/div_40/U30/Y (NAND2X4M)                          0.07       3.67 f
  U0_ALU/div_40/U103/Y (NAND2X2M)                         0.10       3.77 r
  U0_ALU/div_40/U17/Y (NAND3X4M)                          0.09       3.87 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.09 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.31 f
  U0_ALU/div_40/U47/Y (INVX3M)                            0.08       4.39 r
  U0_ALU/div_40/U9/Y (NOR2X5M)                            0.05       4.44 f
  U0_ALU/div_40/U34/Y (MXI2X6M)                           0.15       4.58 f
  U0_ALU/div_40/U5/Y (NAND2X4M)                           0.08       4.66 r
  U0_ALU/div_40/U22/Y (NAND3X4M)                          0.09       4.75 f
  U0_ALU/div_40/U115/Y (NAND2X1M)                         0.08       4.84 r
  U0_ALU/div_40/U66/Y (NAND3X2M)                          0.12       4.96 f
  U0_ALU/div_40/U35/Y (NAND2X1M)                          0.09       5.05 r
  U0_ALU/div_40/U77/Y (NAND3X2M)                          0.11       5.15 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX2M)
                                                          0.23       5.39 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)
                                                          0.23       5.61 f
  U0_ALU/div_40/U31/Y (CLKINVX3M)                         0.05       5.66 r
  U0_ALU/div_40/U73/Y (OR2X2M)                            0.14       5.80 r
  U0_ALU/div_40/U13/Y (MXI2X4M)                           0.07       5.88 f
  U0_ALU/div_40/U12/Y (NAND2X1M)                          0.09       5.96 r
  U0_ALU/div_40/U90/Y (NAND3X2M)                          0.12       6.09 f
  U0_ALU/div_40/U40/Y (NAND2X1M)                          0.10       6.19 r
  U0_ALU/div_40/U93/Y (NAND3X2M)                          0.12       6.31 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.24       6.54 f
  U0_ALU/div_40/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.23       6.78 f
  U0_ALU/div_40/U80/Y (NAND2X2M)                          0.09       6.87 r
  U0_ALU/div_40/U42/Y (NAND3X4M)                          0.10       6.97 f
  U0_ALU/div_40/U107/Y (NAND2X2M)                         0.10       7.07 r
  U0_ALU/div_40/U111/Y (NAND3X4M)                         0.10       7.17 f
  U0_ALU/div_40/U127/Y (CLKAND2X6M)                       0.21       7.38 f
  U0_ALU/div_40/quotient[1] (ALU_TOP_DW_div_uns_1)        0.00       7.38 f
  U0_ALU/U87/Y (AO22XLM)                                  0.36       7.74 f
  U0_ALU/U30/Y (AOI211X1M)                                0.19       7.93 r
  U0_ALU/U29/Y (AOI21XLM)                                 0.14       8.07 f
  U0_ALU/ALU_OUT[1] (ALU_TOP)                             0.00       8.07 f
  U0_SYS_CTRL/ALU_OUT[1] (System_CTRL)                    0.00       8.07 f
  U0_SYS_CTRL/U10/Y (AOI22X1M)                            0.16       8.23 r
  U0_SYS_CTRL/U9/Y (OAI2BB1X2M)                           0.15       8.38 f
  U0_SYS_CTRL/Wr_Data_FIFO[1] (System_CTRL)               0.00       8.38 f
  U0_UART_FIFO/WR_DATA[1] (FIFO_TOP_DATA_WIDTH8_pointer_width4)
                                                          0.00       8.38 f
  U0_UART_FIFO/u0_FIFO_MEM/WR_DATA[1] (FIFO_MEMORY)       0.00       8.38 f
  U0_UART_FIFO/u0_FIFO_MEM/U8/Y (MX2X1M)                  0.24       8.62 f
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[4][1]/D (DFFRQX1M)
                                                          0.00       8.62 f
  data arrival time                                                  8.62

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[4][1]/CK (DFFRQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.13       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -8.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: U0_ALU/B_FF_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/B_FF_reg[2]/CK (DFFRHQX1M)                       0.00       0.00 r
  U0_ALU/B_FF_reg[2]/Q (DFFRHQX1M)                        0.54       0.54 r
  U0_ALU/mult_34/B[2] (ALU_TOP_DW02_mult_0)               0.00       0.54 r
  U0_ALU/mult_34/U13/Y (INVXLM)                           0.31       0.85 f
  U0_ALU/mult_34/U107/Y (NOR2X1M)                         0.22       1.06 r
  U0_ALU/mult_34/U5/Y (AND2X2M)                           0.16       1.22 r
  U0_ALU/mult_34/S2_2_2/CO (ADDFX2M)                      0.54       1.76 r
  U0_ALU/mult_34/S2_3_2/CO (ADDFX2M)                      0.55       2.31 r
  U0_ALU/mult_34/S2_4_2/CO (ADDFX2M)                      0.55       2.87 r
  U0_ALU/mult_34/S2_5_2/CO (ADDFX2M)                      0.55       3.42 r
  U0_ALU/mult_34/S2_6_2/CO (ADDFX2M)                      0.55       3.97 r
  U0_ALU/mult_34/S4_2/S (ADDFX2M)                         0.58       4.55 f
  U0_ALU/mult_34/U15/Y (CLKXOR2X2M)                       0.31       4.86 r
  U0_ALU/mult_34/FS_1/A[7] (ALU_TOP_DW01_add_1)           0.00       4.86 r
  U0_ALU/mult_34/FS_1/U3/Y (NAND2X2M)                     0.07       4.92 f
  U0_ALU/mult_34/FS_1/U31/Y (OA21X1M)                     0.37       5.30 f
  U0_ALU/mult_34/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.56 f
  U0_ALU/mult_34/FS_1/U26/Y (OA21X1M)                     0.40       5.96 f
  U0_ALU/mult_34/FS_1/U21/Y (OAI21BX1M)                   0.25       6.20 r
  U0_ALU/mult_34/FS_1/U19/Y (OAI21X1M)                    0.13       6.33 f
  U0_ALU/mult_34/FS_1/U2/Y (AOI21BX2M)                    0.17       6.50 f
  U0_ALU/mult_34/FS_1/U4/Y (XNOR2X2M)                     0.12       6.62 r
  U0_ALU/mult_34/FS_1/SUM[13] (ALU_TOP_DW01_add_1)        0.00       6.62 r
  U0_ALU/mult_34/PRODUCT[15] (ALU_TOP_DW02_mult_0)        0.00       6.62 r
  U0_ALU/U38/Y (OAI2BB1X2M)                               0.15       6.78 r
  U0_ALU/ALU_OUT[15] (ALU_TOP)                            0.00       6.78 r
  U0_SYS_CTRL/ALU_OUT[15] (System_CTRL)                   0.00       6.78 r
  U0_SYS_CTRL/U37/Y (AOI22X1M)                            0.11       6.89 f
  U0_SYS_CTRL/U36/Y (OAI2BB1X2M)                          0.09       6.98 r
  U0_SYS_CTRL/Wr_Data_FIFO[7] (System_CTRL)               0.00       6.98 r
  U0_UART_FIFO/WR_DATA[7] (FIFO_TOP_DATA_WIDTH8_pointer_width4)
                                                          0.00       6.98 r
  U0_UART_FIFO/u0_FIFO_MEM/WR_DATA[7] (FIFO_MEMORY)       0.00       6.98 r
  U0_UART_FIFO/u0_FIFO_MEM/U31/Y (INVX2M)                 0.08       7.07 f
  U0_UART_FIFO/u0_FIFO_MEM/U67/Y (OAI2BB2X1M)             0.14       7.21 r
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[0][7]/D (DFFRQX2M)
                                                          0.00       7.21 r
  data arrival time                                                  7.21

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[0][7]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -7.21
  --------------------------------------------------------------------------
  slack (MET)                                                        2.28


  Startpoint: U0_ALU/B_FF_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[7][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/B_FF_reg[2]/CK (DFFRHQX1M)                       0.00       0.00 r
  U0_ALU/B_FF_reg[2]/Q (DFFRHQX1M)                        0.54       0.54 r
  U0_ALU/mult_34/B[2] (ALU_TOP_DW02_mult_0)               0.00       0.54 r
  U0_ALU/mult_34/U13/Y (INVXLM)                           0.31       0.85 f
  U0_ALU/mult_34/U107/Y (NOR2X1M)                         0.22       1.06 r
  U0_ALU/mult_34/U5/Y (AND2X2M)                           0.16       1.22 r
  U0_ALU/mult_34/S2_2_2/CO (ADDFX2M)                      0.54       1.76 r
  U0_ALU/mult_34/S2_3_2/CO (ADDFX2M)                      0.55       2.31 r
  U0_ALU/mult_34/S2_4_2/CO (ADDFX2M)                      0.55       2.87 r
  U0_ALU/mult_34/S2_5_2/CO (ADDFX2M)                      0.55       3.42 r
  U0_ALU/mult_34/S2_6_2/CO (ADDFX2M)                      0.55       3.97 r
  U0_ALU/mult_34/S4_2/S (ADDFX2M)                         0.58       4.55 f
  U0_ALU/mult_34/U15/Y (CLKXOR2X2M)                       0.31       4.86 r
  U0_ALU/mult_34/FS_1/A[7] (ALU_TOP_DW01_add_1)           0.00       4.86 r
  U0_ALU/mult_34/FS_1/U3/Y (NAND2X2M)                     0.07       4.92 f
  U0_ALU/mult_34/FS_1/U31/Y (OA21X1M)                     0.37       5.30 f
  U0_ALU/mult_34/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.56 f
  U0_ALU/mult_34/FS_1/U26/Y (OA21X1M)                     0.40       5.96 f
  U0_ALU/mult_34/FS_1/U21/Y (OAI21BX1M)                   0.25       6.20 r
  U0_ALU/mult_34/FS_1/U19/Y (OAI21X1M)                    0.13       6.33 f
  U0_ALU/mult_34/FS_1/U2/Y (AOI21BX2M)                    0.17       6.50 f
  U0_ALU/mult_34/FS_1/U4/Y (XNOR2X2M)                     0.12       6.62 r
  U0_ALU/mult_34/FS_1/SUM[13] (ALU_TOP_DW01_add_1)        0.00       6.62 r
  U0_ALU/mult_34/PRODUCT[15] (ALU_TOP_DW02_mult_0)        0.00       6.62 r
  U0_ALU/U38/Y (OAI2BB1X2M)                               0.15       6.78 r
  U0_ALU/ALU_OUT[15] (ALU_TOP)                            0.00       6.78 r
  U0_SYS_CTRL/ALU_OUT[15] (System_CTRL)                   0.00       6.78 r
  U0_SYS_CTRL/U37/Y (AOI22X1M)                            0.11       6.89 f
  U0_SYS_CTRL/U36/Y (OAI2BB1X2M)                          0.09       6.98 r
  U0_SYS_CTRL/Wr_Data_FIFO[7] (System_CTRL)               0.00       6.98 r
  U0_UART_FIFO/WR_DATA[7] (FIFO_TOP_DATA_WIDTH8_pointer_width4)
                                                          0.00       6.98 r
  U0_UART_FIFO/u0_FIFO_MEM/WR_DATA[7] (FIFO_MEMORY)       0.00       6.98 r
  U0_UART_FIFO/u0_FIFO_MEM/U31/Y (INVX2M)                 0.08       7.07 f
  U0_UART_FIFO/u0_FIFO_MEM/U71/Y (OAI2BB2X1M)             0.13       7.20 r
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[7][7]/D (DFFRQX2M)
                                                          0.00       7.20 r
  data arrival time                                                  7.20

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[7][7]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -7.20
  --------------------------------------------------------------------------
  slack (MET)                                                        2.29


  Startpoint: U0_ALU/B_FF_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[3][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/B_FF_reg[2]/CK (DFFRHQX1M)                       0.00       0.00 r
  U0_ALU/B_FF_reg[2]/Q (DFFRHQX1M)                        0.54       0.54 r
  U0_ALU/mult_34/B[2] (ALU_TOP_DW02_mult_0)               0.00       0.54 r
  U0_ALU/mult_34/U13/Y (INVXLM)                           0.31       0.85 f
  U0_ALU/mult_34/U107/Y (NOR2X1M)                         0.22       1.06 r
  U0_ALU/mult_34/U5/Y (AND2X2M)                           0.16       1.22 r
  U0_ALU/mult_34/S2_2_2/CO (ADDFX2M)                      0.54       1.76 r
  U0_ALU/mult_34/S2_3_2/CO (ADDFX2M)                      0.55       2.31 r
  U0_ALU/mult_34/S2_4_2/CO (ADDFX2M)                      0.55       2.87 r
  U0_ALU/mult_34/S2_5_2/CO (ADDFX2M)                      0.55       3.42 r
  U0_ALU/mult_34/S2_6_2/CO (ADDFX2M)                      0.55       3.97 r
  U0_ALU/mult_34/S4_2/S (ADDFX2M)                         0.58       4.55 f
  U0_ALU/mult_34/U15/Y (CLKXOR2X2M)                       0.31       4.86 r
  U0_ALU/mult_34/FS_1/A[7] (ALU_TOP_DW01_add_1)           0.00       4.86 r
  U0_ALU/mult_34/FS_1/U3/Y (NAND2X2M)                     0.07       4.92 f
  U0_ALU/mult_34/FS_1/U31/Y (OA21X1M)                     0.37       5.30 f
  U0_ALU/mult_34/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.56 f
  U0_ALU/mult_34/FS_1/U26/Y (OA21X1M)                     0.40       5.96 f
  U0_ALU/mult_34/FS_1/U21/Y (OAI21BX1M)                   0.25       6.20 r
  U0_ALU/mult_34/FS_1/U19/Y (OAI21X1M)                    0.13       6.33 f
  U0_ALU/mult_34/FS_1/U2/Y (AOI21BX2M)                    0.17       6.50 f
  U0_ALU/mult_34/FS_1/U4/Y (XNOR2X2M)                     0.12       6.62 r
  U0_ALU/mult_34/FS_1/SUM[13] (ALU_TOP_DW01_add_1)        0.00       6.62 r
  U0_ALU/mult_34/PRODUCT[15] (ALU_TOP_DW02_mult_0)        0.00       6.62 r
  U0_ALU/U38/Y (OAI2BB1X2M)                               0.15       6.78 r
  U0_ALU/ALU_OUT[15] (ALU_TOP)                            0.00       6.78 r
  U0_SYS_CTRL/ALU_OUT[15] (System_CTRL)                   0.00       6.78 r
  U0_SYS_CTRL/U37/Y (AOI22X1M)                            0.11       6.89 f
  U0_SYS_CTRL/U36/Y (OAI2BB1X2M)                          0.09       6.98 r
  U0_SYS_CTRL/Wr_Data_FIFO[7] (System_CTRL)               0.00       6.98 r
  U0_UART_FIFO/WR_DATA[7] (FIFO_TOP_DATA_WIDTH8_pointer_width4)
                                                          0.00       6.98 r
  U0_UART_FIFO/u0_FIFO_MEM/WR_DATA[7] (FIFO_MEMORY)       0.00       6.98 r
  U0_UART_FIFO/u0_FIFO_MEM/U31/Y (INVX2M)                 0.08       7.07 f
  U0_UART_FIFO/u0_FIFO_MEM/U69/Y (OAI2BB2X1M)             0.13       7.20 r
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[3][7]/D (DFFRQX2M)
                                                          0.00       7.20 r
  data arrival time                                                  7.20

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[3][7]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -7.20
  --------------------------------------------------------------------------
  slack (MET)                                                        2.29


  Startpoint: U0_ALU/B_FF_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/B_FF_reg[2]/CK (DFFRHQX1M)                       0.00       0.00 r
  U0_ALU/B_FF_reg[2]/Q (DFFRHQX1M)                        0.54       0.54 r
  U0_ALU/mult_34/B[2] (ALU_TOP_DW02_mult_0)               0.00       0.54 r
  U0_ALU/mult_34/U13/Y (INVXLM)                           0.31       0.85 f
  U0_ALU/mult_34/U107/Y (NOR2X1M)                         0.22       1.06 r
  U0_ALU/mult_34/U5/Y (AND2X2M)                           0.16       1.22 r
  U0_ALU/mult_34/S2_2_2/CO (ADDFX2M)                      0.54       1.76 r
  U0_ALU/mult_34/S2_3_2/CO (ADDFX2M)                      0.55       2.31 r
  U0_ALU/mult_34/S2_4_2/CO (ADDFX2M)                      0.55       2.87 r
  U0_ALU/mult_34/S2_5_2/CO (ADDFX2M)                      0.55       3.42 r
  U0_ALU/mult_34/S2_6_2/CO (ADDFX2M)                      0.55       3.97 r
  U0_ALU/mult_34/S4_2/S (ADDFX2M)                         0.58       4.55 f
  U0_ALU/mult_34/U15/Y (CLKXOR2X2M)                       0.31       4.86 r
  U0_ALU/mult_34/FS_1/A[7] (ALU_TOP_DW01_add_1)           0.00       4.86 r
  U0_ALU/mult_34/FS_1/U3/Y (NAND2X2M)                     0.07       4.92 f
  U0_ALU/mult_34/FS_1/U31/Y (OA21X1M)                     0.37       5.30 f
  U0_ALU/mult_34/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.56 f
  U0_ALU/mult_34/FS_1/U26/Y (OA21X1M)                     0.40       5.96 f
  U0_ALU/mult_34/FS_1/U21/Y (OAI21BX1M)                   0.25       6.20 r
  U0_ALU/mult_34/FS_1/U19/Y (OAI21X1M)                    0.13       6.33 f
  U0_ALU/mult_34/FS_1/U2/Y (AOI21BX2M)                    0.17       6.50 f
  U0_ALU/mult_34/FS_1/U4/Y (XNOR2X2M)                     0.12       6.62 r
  U0_ALU/mult_34/FS_1/SUM[13] (ALU_TOP_DW01_add_1)        0.00       6.62 r
  U0_ALU/mult_34/PRODUCT[15] (ALU_TOP_DW02_mult_0)        0.00       6.62 r
  U0_ALU/U38/Y (OAI2BB1X2M)                               0.15       6.78 r
  U0_ALU/ALU_OUT[15] (ALU_TOP)                            0.00       6.78 r
  U0_SYS_CTRL/ALU_OUT[15] (System_CTRL)                   0.00       6.78 r
  U0_SYS_CTRL/U37/Y (AOI22X1M)                            0.11       6.89 f
  U0_SYS_CTRL/U36/Y (OAI2BB1X2M)                          0.09       6.98 r
  U0_SYS_CTRL/Wr_Data_FIFO[7] (System_CTRL)               0.00       6.98 r
  U0_UART_FIFO/WR_DATA[7] (FIFO_TOP_DATA_WIDTH8_pointer_width4)
                                                          0.00       6.98 r
  U0_UART_FIFO/u0_FIFO_MEM/WR_DATA[7] (FIFO_MEMORY)       0.00       6.98 r
  U0_UART_FIFO/u0_FIFO_MEM/U31/Y (INVX2M)                 0.08       7.07 f
  U0_UART_FIFO/u0_FIFO_MEM/U57/Y (OAI2BB2X1M)             0.13       7.20 r
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[1][7]/D (DFFRQX2M)
                                                          0.00       7.20 r
  data arrival time                                                  7.20

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[1][7]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -7.20
  --------------------------------------------------------------------------
  slack (MET)                                                        2.29


  Startpoint: U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: parity_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[5]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA[5] (DESERILIZER)
                                                          0.00       0.48 f
  U0_UART/RX_UART/par_chk_u2/P_DATA[5] (parity_check)     0.00       0.48 f
  U0_UART/RX_UART/par_chk_u2/U7/Y (XOR3XLM)               0.50       0.98 f
  U0_UART/RX_UART/par_chk_u2/U5/Y (XOR3XLM)               0.52       1.50 f
  U0_UART/RX_UART/par_chk_u2/U4/Y (NAND2X2M)              0.10       1.60 r
  U0_UART/RX_UART/par_chk_u2/U3/Y (XNOR2X2M)              0.17       1.77 r
  U0_UART/RX_UART/par_chk_u2/par_err (parity_check)       0.00       1.77 r
  U0_UART/RX_UART/PAR_ERR (TOP_RX_UART)                   0.00       1.77 r
  U0_UART/parity_error (UART)                             0.00       1.77 r
  parity_error (out)                                      0.00       1.77 r
  data arrival time                                                  1.77

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                      215.04


  Startpoint: U0_UART/RX_UART/fsm_u0/CU_STATE_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: framing_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UART/fsm_u0/CU_STATE_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UART/fsm_u0/CU_STATE_reg[1]/Q (DFFRQX2M)     0.49       0.49 f
  U0_UART/RX_UART/fsm_u0/U20/Y (INVX2M)                   0.10       0.59 r
  U0_UART/RX_UART/fsm_u0/U18/Y (NAND3X2M)                 0.16       0.75 f
  U0_UART/RX_UART/fsm_u0/U19/Y (INVX2M)                   0.10       0.85 r
  U0_UART/RX_UART/fsm_u0/stp_chk_en (FSM_RX_UART)         0.00       0.85 r
  U0_UART/RX_UART/stop_chk_u4/stop_chck_en (stop_check)
                                                          0.00       0.85 r
  U0_UART/RX_UART/stop_chk_u4/U1/Y (NAND2X2M)             0.08       0.92 f
  U0_UART/RX_UART/stop_chk_u4/stop_error (stop_check)     0.00       0.92 f
  U0_UART/RX_UART/STP_ERR (TOP_RX_UART)                   0.00       0.92 f
  U0_UART/framing_error (UART)                            0.00       0.92 f
  framing_error (out)                                     0.00       0.92 f
  data arrival time                                                  0.92

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                      215.89


  Startpoint: U0_ClkDiv/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/edge_count_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/edge_count_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_ClkDiv/edge_count_reg[1]/Q (DFFRQX2M)                0.50       0.50 f
  U0_ClkDiv/r75/A[1] (CLK_Divider_0_DW01_inc_0)           0.00       0.50 f
  U0_ClkDiv/r75/U1_1_1/CO (ADDHX1M)                       0.21       0.71 f
  U0_ClkDiv/r75/U1_1_2/CO (ADDHX1M)                       0.19       0.90 f
  U0_ClkDiv/r75/U1_1_3/CO (ADDHX1M)                       0.19       1.09 f
  U0_ClkDiv/r75/U1_1_4/CO (ADDHX1M)                       0.19       1.29 f
  U0_ClkDiv/r75/U1_1_5/CO (ADDHX1M)                       0.19       1.48 f
  U0_ClkDiv/r75/U1_1_6/CO (ADDHX1M)                       0.20       1.68 f
  U0_ClkDiv/r75/U1/Y (CLKXOR2X2M)                         0.18       1.86 r
  U0_ClkDiv/r75/SUM[7] (CLK_Divider_0_DW01_inc_0)         0.00       1.86 r
  U0_ClkDiv/U21/Y (OAI2BB2X1M)                            0.14       2.00 r
  U0_ClkDiv/edge_count_reg[7]/D (DFFRQX2M)                0.00       2.00 r
  data arrival time                                                  2.00

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/edge_count_reg[7]/CK (DFFRQX2M)               0.00     271.07 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                      268.75


  Startpoint: U1_ClkDiv/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/edge_count_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/edge_count_reg[1]/CK (DFFRX1M)                0.00       0.00 r
  U1_ClkDiv/edge_count_reg[1]/Q (DFFRX1M)                 0.54       0.54 f
  U1_ClkDiv/r75/A[1] (CLK_Divider_1_DW01_inc_0)           0.00       0.54 f
  U1_ClkDiv/r75/U1_1_1/CO (ADDHX1M)                       0.22       0.76 f
  U1_ClkDiv/r75/U1_1_2/CO (ADDHX1M)                       0.19       0.95 f
  U1_ClkDiv/r75/U1_1_3/CO (ADDHX1M)                       0.19       1.14 f
  U1_ClkDiv/r75/U1_1_4/CO (ADDHX1M)                       0.19       1.34 f
  U1_ClkDiv/r75/U1_1_5/CO (ADDHX1M)                       0.19       1.53 f
  U1_ClkDiv/r75/U1_1_6/CO (ADDHX1M)                       0.20       1.73 f
  U1_ClkDiv/r75/U1/Y (CLKXOR2X2M)                         0.18       1.91 r
  U1_ClkDiv/r75/SUM[7] (CLK_Divider_1_DW01_inc_0)         0.00       1.91 r
  U1_ClkDiv/U21/Y (OAI2BB2X1M)                            0.14       2.05 r
  U1_ClkDiv/edge_count_reg[7]/D (DFFRX1M)                 0.00       2.05 r
  data arrival time                                                  2.05

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_ClkDiv/edge_count_reg[7]/CK (DFFRX1M)                0.00     271.07 r
  library setup time                                     -0.26     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                      268.76


  Startpoint: U1_ClkDiv/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/edge_count_reg[1]/CK (DFFRX1M)                0.00       0.00 r
  U1_ClkDiv/edge_count_reg[1]/Q (DFFRX1M)                 0.55       0.55 r
  U1_ClkDiv/U41/Y (CLKXOR2X2M)                            0.23       0.78 f
  U1_ClkDiv/U40/Y (NOR3BX1M)                              0.20       0.98 r
  U1_ClkDiv/U34/Y (NAND4X1M)                              0.20       1.18 f
  U1_ClkDiv/U23/Y (MXI2X1M)                               0.18       1.36 r
  U1_ClkDiv/U22/Y (NOR2BX1M)                              0.14       1.50 f
  U1_ClkDiv/U17/Y (AO2B2X1M)                              0.43       1.93 f
  U1_ClkDiv/edge_count_reg[3]/D (DFFRX1M)                 0.00       1.93 f
  data arrival time                                                  1.93

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_ClkDiv/edge_count_reg[3]/CK (DFFRX1M)                0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                      268.96


  Startpoint: U1_ClkDiv/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/edge_count_reg[1]/CK (DFFRX1M)                0.00       0.00 r
  U1_ClkDiv/edge_count_reg[1]/Q (DFFRX1M)                 0.55       0.55 r
  U1_ClkDiv/U41/Y (CLKXOR2X2M)                            0.23       0.78 f
  U1_ClkDiv/U40/Y (NOR3BX1M)                              0.20       0.98 r
  U1_ClkDiv/U34/Y (NAND4X1M)                              0.20       1.18 f
  U1_ClkDiv/U23/Y (MXI2X1M)                               0.18       1.36 r
  U1_ClkDiv/U22/Y (NOR2BX1M)                              0.14       1.50 f
  U1_ClkDiv/U16/Y (AO2B2X1M)                              0.43       1.93 f
  U1_ClkDiv/edge_count_reg[2]/D (DFFRX1M)                 0.00       1.93 f
  data arrival time                                                  1.93

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_ClkDiv/edge_count_reg[2]/CK (DFFRX1M)                0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                      268.96


  Startpoint: U0_ClkDiv/edge_count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/div_CLK_FF_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/edge_count_reg[4]/CK (DFFRQX2M)               0.00       0.00 r
  U0_ClkDiv/edge_count_reg[4]/Q (DFFRQX2M)                0.50       0.50 f
  U0_ClkDiv/U33/Y (CLKINVX1M)                             0.09       0.59 r
  U0_ClkDiv/U32/Y (CLKXOR2X2M)                            0.29       0.89 f
  U0_ClkDiv/U30/Y (NAND4X1M)                              0.11       1.00 r
  U0_ClkDiv/U11/Y (CLKINVX1M)                             0.07       1.06 f
  U0_ClkDiv/U7/Y (AOI221XLM)                              0.36       1.42 r
  U0_ClkDiv/U6/Y (NOR2BX1M)                               0.11       1.54 f
  U0_ClkDiv/U5/Y (CLKXOR2X2M)                             0.26       1.80 r
  U0_ClkDiv/div_CLK_FF_reg/D (DFFRQX2M)                   0.00       1.80 r
  data arrival time                                                  1.80

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/div_CLK_FF_reg/CK (DFFRQX2M)                  0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                      268.97


  Startpoint: U0_ClkDiv/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/edge_count_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_ClkDiv/edge_count_reg[0]/Q (DFFRQX2M)                0.49       0.49 f
  U0_ClkDiv/U45/Y (CLKINVX1M)                             0.11       0.60 r
  U0_ClkDiv/U26/Y (CLKXOR2X2M)                            0.23       0.82 r
  U0_ClkDiv/U25/Y (NAND4X1M)                              0.18       1.00 f
  U0_ClkDiv/U24/Y (NOR2X1M)                               0.18       1.18 r
  U0_ClkDiv/U23/Y (MXI2X1M)                               0.17       1.34 r
  U0_ClkDiv/U22/Y (NOR2BX1M)                              0.14       1.49 f
  U0_ClkDiv/U16/Y (AO2B2X1M)                              0.43       1.92 f
  U0_ClkDiv/edge_count_reg[2]/D (DFFRQX2M)                0.00       1.92 f
  data arrival time                                                  1.92

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/edge_count_reg[2]/CK (DFFRQX2M)               0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                      268.98


  Startpoint: U0_ClkDiv/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/edge_count_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_ClkDiv/edge_count_reg[0]/Q (DFFRQX2M)                0.49       0.49 f
  U0_ClkDiv/U45/Y (CLKINVX1M)                             0.11       0.60 r
  U0_ClkDiv/U26/Y (CLKXOR2X2M)                            0.23       0.82 r
  U0_ClkDiv/U25/Y (NAND4X1M)                              0.18       1.00 f
  U0_ClkDiv/U24/Y (NOR2X1M)                               0.18       1.18 r
  U0_ClkDiv/U23/Y (MXI2X1M)                               0.17       1.34 r
  U0_ClkDiv/U22/Y (NOR2BX1M)                              0.14       1.49 f
  U0_ClkDiv/U17/Y (AO2B2X1M)                              0.43       1.92 f
  U0_ClkDiv/edge_count_reg[3]/D (DFFRQX2M)                0.00       1.92 f
  data arrival time                                                  1.92

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/edge_count_reg[3]/CK (DFFRQX2M)               0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                      268.98


  Startpoint: U1_ClkDiv/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/edge_count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/edge_count_reg[1]/CK (DFFRX1M)                0.00       0.00 r
  U1_ClkDiv/edge_count_reg[1]/Q (DFFRX1M)                 0.54       0.54 f
  U1_ClkDiv/r75/A[1] (CLK_Divider_1_DW01_inc_0)           0.00       0.54 f
  U1_ClkDiv/r75/U1_1_1/CO (ADDHX1M)                       0.22       0.76 f
  U1_ClkDiv/r75/U1_1_2/CO (ADDHX1M)                       0.19       0.95 f
  U1_ClkDiv/r75/U1_1_3/CO (ADDHX1M)                       0.19       1.14 f
  U1_ClkDiv/r75/U1_1_4/CO (ADDHX1M)                       0.19       1.34 f
  U1_ClkDiv/r75/U1_1_5/CO (ADDHX1M)                       0.19       1.53 f
  U1_ClkDiv/r75/U1_1_6/S (ADDHX1M)                        0.13       1.66 f
  U1_ClkDiv/r75/SUM[6] (CLK_Divider_1_DW01_inc_0)         0.00       1.66 f
  U1_ClkDiv/U20/Y (OAI2BB2X1M)                            0.24       1.90 f
  U1_ClkDiv/edge_count_reg[6]/D (DFFRX1M)                 0.00       1.90 f
  data arrival time                                                  1.90

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_ClkDiv/edge_count_reg[6]/CK (DFFRX1M)                0.00     271.07 r
  library setup time                                     -0.17     270.89
  data required time                                               270.89
  --------------------------------------------------------------------------
  data required time                                               270.89
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                      269.00


  Startpoint: U0_ClkDiv/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/edge_count_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_ClkDiv/edge_count_reg[0]/Q (DFFRQX2M)                0.49       0.49 f
  U0_ClkDiv/U45/Y (CLKINVX1M)                             0.11       0.60 r
  U0_ClkDiv/U26/Y (CLKXOR2X2M)                            0.23       0.82 r
  U0_ClkDiv/U25/Y (NAND4X1M)                              0.18       1.00 f
  U0_ClkDiv/U24/Y (NOR2X1M)                               0.18       1.18 r
  U0_ClkDiv/U23/Y (MXI2X1M)                               0.10       1.28 f
  U0_ClkDiv/U22/Y (NOR2BX1M)                              0.27       1.55 r
  U0_ClkDiv/U18/Y (OAI2BB2X1M)                            0.20       1.75 r
  U0_ClkDiv/edge_count_reg[4]/D (DFFRQX2M)                0.00       1.75 r
  data arrival time                                                  1.75

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/edge_count_reg[4]/CK (DFFRQX2M)               0.00     271.07 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                      269.00


  Startpoint: U0_ClkDiv/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/edge_count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/edge_count_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_ClkDiv/edge_count_reg[0]/Q (DFFRQX2M)                0.49       0.49 f
  U0_ClkDiv/U45/Y (CLKINVX1M)                             0.11       0.60 r
  U0_ClkDiv/U26/Y (CLKXOR2X2M)                            0.23       0.82 r
  U0_ClkDiv/U25/Y (NAND4X1M)                              0.18       1.00 f
  U0_ClkDiv/U24/Y (NOR2X1M)                               0.18       1.18 r
  U0_ClkDiv/U23/Y (MXI2X1M)                               0.10       1.28 f
  U0_ClkDiv/U22/Y (NOR2BX1M)                              0.27       1.55 r
  U0_ClkDiv/U20/Y (OAI2BB2X1M)                            0.20       1.75 r
  U0_ClkDiv/edge_count_reg[6]/D (DFFRQX2M)                0.00       1.75 r
  data arrival time                                                  1.75

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/edge_count_reg[6]/CK (DFFRQX2M)               0.00     271.07 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                      269.00


  Startpoint: U0_ClkDiv/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/edge_count_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_ClkDiv/edge_count_reg[0]/Q (DFFRQX2M)                0.49       0.49 f
  U0_ClkDiv/U45/Y (CLKINVX1M)                             0.11       0.60 r
  U0_ClkDiv/U26/Y (CLKXOR2X2M)                            0.23       0.82 r
  U0_ClkDiv/U25/Y (NAND4X1M)                              0.18       1.00 f
  U0_ClkDiv/U24/Y (NOR2X1M)                               0.18       1.18 r
  U0_ClkDiv/U23/Y (MXI2X1M)                               0.10       1.28 f
  U0_ClkDiv/U22/Y (NOR2BX1M)                              0.27       1.55 r
  U0_ClkDiv/U15/Y (OAI2BB2X1M)                            0.20       1.75 r
  U0_ClkDiv/edge_count_reg[1]/D (DFFRQX2M)                0.00       1.75 r
  data arrival time                                                  1.75

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/edge_count_reg[1]/CK (DFFRQX2M)               0.00     271.07 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                      269.00


  Startpoint: U0_ClkDiv/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/edge_count_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_ClkDiv/edge_count_reg[0]/Q (DFFRQX2M)                0.49       0.49 f
  U0_ClkDiv/U45/Y (CLKINVX1M)                             0.11       0.60 r
  U0_ClkDiv/U26/Y (CLKXOR2X2M)                            0.23       0.82 r
  U0_ClkDiv/U25/Y (NAND4X1M)                              0.18       1.00 f
  U0_ClkDiv/U24/Y (NOR2X1M)                               0.18       1.18 r
  U0_ClkDiv/U23/Y (MXI2X1M)                               0.10       1.28 f
  U0_ClkDiv/U22/Y (NOR2BX1M)                              0.27       1.55 r
  U0_ClkDiv/U19/Y (OAI2BB2X1M)                            0.20       1.75 r
  U0_ClkDiv/edge_count_reg[5]/D (DFFRQX2M)                0.00       1.75 r
  data arrival time                                                  1.75

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/edge_count_reg[5]/CK (DFFRQX2M)               0.00     271.07 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                      269.00


  Startpoint: U1_ClkDiv/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/edge_count_reg[2]/CK (DFFRX1M)                0.00       0.00 r
  U1_ClkDiv/edge_count_reg[2]/Q (DFFRX1M)                 0.56       0.56 r
  U1_ClkDiv/U28/Y (XNOR2X1M)                              0.22       0.78 r
  U1_ClkDiv/U25/Y (NAND4X1M)                              0.18       0.96 f
  U1_ClkDiv/U24/Y (NOR2X1M)                               0.18       1.13 r
  U1_ClkDiv/U23/Y (MXI2X1M)                               0.10       1.24 f
  U1_ClkDiv/U22/Y (NOR2BX1M)                              0.27       1.51 r
  U1_ClkDiv/U19/Y (OAI2BB2X1M)                            0.20       1.71 r
  U1_ClkDiv/edge_count_reg[5]/D (DFFRX1M)                 0.00       1.71 r
  data arrival time                                                  1.71

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_ClkDiv/edge_count_reg[5]/CK (DFFRX1M)                0.00     271.07 r
  library setup time                                     -0.26     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                      269.10


  Startpoint: U1_ClkDiv/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/edge_count_reg[2]/CK (DFFRX1M)                0.00       0.00 r
  U1_ClkDiv/edge_count_reg[2]/Q (DFFRX1M)                 0.56       0.56 r
  U1_ClkDiv/U28/Y (XNOR2X1M)                              0.22       0.78 r
  U1_ClkDiv/U25/Y (NAND4X1M)                              0.18       0.96 f
  U1_ClkDiv/U24/Y (NOR2X1M)                               0.18       1.13 r
  U1_ClkDiv/U23/Y (MXI2X1M)                               0.10       1.24 f
  U1_ClkDiv/U22/Y (NOR2BX1M)                              0.27       1.51 r
  U1_ClkDiv/U18/Y (OAI2BB2X1M)                            0.20       1.71 r
  U1_ClkDiv/edge_count_reg[4]/D (DFFRX1M)                 0.00       1.71 r
  data arrival time                                                  1.71

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_ClkDiv/edge_count_reg[4]/CK (DFFRX1M)                0.00     271.07 r
  library setup time                                     -0.26     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                      269.10


  Startpoint: U1_ClkDiv/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/edge_count_reg[2]/CK (DFFRX1M)                0.00       0.00 r
  U1_ClkDiv/edge_count_reg[2]/Q (DFFRX1M)                 0.56       0.56 r
  U1_ClkDiv/U28/Y (XNOR2X1M)                              0.22       0.78 r
  U1_ClkDiv/U25/Y (NAND4X1M)                              0.18       0.96 f
  U1_ClkDiv/U24/Y (NOR2X1M)                               0.18       1.13 r
  U1_ClkDiv/U23/Y (MXI2X1M)                               0.10       1.24 f
  U1_ClkDiv/U22/Y (NOR2BX1M)                              0.27       1.51 r
  U1_ClkDiv/U15/Y (OAI2BB2X1M)                            0.20       1.71 r
  U1_ClkDiv/edge_count_reg[1]/D (DFFRX1M)                 0.00       1.71 r
  data arrival time                                                  1.71

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_ClkDiv/edge_count_reg[1]/CK (DFFRX1M)                0.00     271.07 r
  library setup time                                     -0.26     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                      269.10


  Startpoint: U1_ClkDiv/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/div_CLK_FF_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/edge_count_reg[1]/CK (DFFRX1M)                0.00       0.00 r
  U1_ClkDiv/edge_count_reg[1]/Q (DFFRX1M)                 0.55       0.55 r
  U1_ClkDiv/U41/Y (CLKXOR2X2M)                            0.23       0.78 f
  U1_ClkDiv/U40/Y (NOR3BX1M)                              0.20       0.98 r
  U1_ClkDiv/U34/Y (NAND4X1M)                              0.20       1.18 f
  U1_ClkDiv/U8/Y (CLKINVX1M)                              0.09       1.27 r
  U1_ClkDiv/U7/Y (AOI221XLM)                              0.07       1.34 f
  U1_ClkDiv/U6/Y (NOR2BX1M)                               0.15       1.49 r
  U1_ClkDiv/U5/Y (CLKXOR2X2M)                             0.22       1.71 r
  U1_ClkDiv/div_CLK_FF_reg/D (DFFRX1M)                    0.00       1.71 r
  data arrival time                                                  1.71

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_ClkDiv/div_CLK_FF_reg/CK (DFFRX1M)                   0.00     271.07 r
  library setup time                                     -0.24     270.83
  data required time                                               270.83
  --------------------------------------------------------------------------
  data required time                                               270.83
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                      269.11


  Startpoint: U0_ClkDiv/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/edge_count_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_ClkDiv/edge_count_reg[0]/Q (DFFRQX2M)                0.49       0.49 f
  U0_ClkDiv/U45/Y (CLKINVX1M)                             0.11       0.60 r
  U0_ClkDiv/U26/Y (CLKXOR2X2M)                            0.23       0.82 r
  U0_ClkDiv/U25/Y (NAND4X1M)                              0.18       1.00 f
  U0_ClkDiv/U24/Y (NOR2X1M)                               0.18       1.18 r
  U0_ClkDiv/U23/Y (MXI2X1M)                               0.17       1.34 r
  U0_ClkDiv/U14/Y (NOR2X1M)                               0.09       1.43 f
  U0_ClkDiv/U13/Y (MXI2X1M)                               0.12       1.55 r
  U0_ClkDiv/edge_count_reg[0]/D (DFFRQX2M)                0.00       1.55 r
  data arrival time                                                  1.55

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/edge_count_reg[0]/CK (DFFRQX2M)               0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                      269.20


  Startpoint: U1_ClkDiv/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/edge_count_reg[1]/CK (DFFRX1M)                0.00       0.00 r
  U1_ClkDiv/edge_count_reg[1]/Q (DFFRX1M)                 0.55       0.55 r
  U1_ClkDiv/U41/Y (CLKXOR2X2M)                            0.23       0.78 f
  U1_ClkDiv/U40/Y (NOR3BX1M)                              0.20       0.98 r
  U1_ClkDiv/U34/Y (NAND4X1M)                              0.20       1.18 f
  U1_ClkDiv/U23/Y (MXI2X1M)                               0.18       1.36 r
  U1_ClkDiv/U14/Y (NOR2X1M)                               0.09       1.45 f
  U1_ClkDiv/U13/Y (MXI2X1M)                               0.12       1.57 r
  U1_ClkDiv/edge_count_reg[0]/D (DFFRX1M)                 0.00       1.57 r
  data arrival time                                                  1.57

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_ClkDiv/edge_count_reg[0]/CK (DFFRX1M)                0.00     271.07 r
  library setup time                                     -0.26     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                      269.24


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/RX_UART/u0/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.01      54.26 f
  U9/Y (BUFX2M)                                           0.16      54.42 f
  U0_UART/RX_IN (UART)                                    0.00      54.42 f
  U0_UART/RX_UART/RX_IN (TOP_RX_UART)                     0.00      54.42 f
  U0_UART/RX_UART/fsm_u0/RX_IN (FSM_RX_UART)              0.00      54.42 f
  U0_UART/RX_UART/fsm_u0/U6/Y (NOR3X2M)                   0.21      54.63 r
  U0_UART/RX_UART/fsm_u0/U5/Y (OAI21X2M)                  0.14      54.78 f
  U0_UART/RX_UART/fsm_u0/EDGE_CNT_en (FSM_RX_UART)        0.00      54.78 f
  U0_UART/RX_UART/u0/enable (EDGE_BIT_COUNTER)            0.00      54.78 f
  U0_UART/RX_UART/u0/U13/Y (NAND2BX2M)                    0.13      54.91 r
  U0_UART/RX_UART/u0/U12/Y (INVX2M)                       0.10      55.01 f
  U0_UART/RX_UART/u0/U4/Y (AND2X2M)                       0.18      55.19 f
  U0_UART/RX_UART/u0/U17/CO (ADDHX1M)                     0.19      55.38 f
  U0_UART/RX_UART/u0/U18/CO (ADDHX1M)                     0.19      55.57 f
  U0_UART/RX_UART/u0/U19/CO (ADDHX1M)                     0.19      55.77 f
  U0_UART/RX_UART/u0/U20/CO (ADDHX1M)                     0.20      55.96 f
  U0_UART/RX_UART/u0/U28/Y (CLKXOR2X2M)                   0.18      56.14 r
  U0_UART/RX_UART/u0/edge_count_reg[5]/D (DFFRQX2M)       0.00      56.14 r
  data arrival time                                                 56.14

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/RX_UART/u0/edge_count_reg[5]/CK (DFFRQX2M)      0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -56.14
  --------------------------------------------------------------------------
  slack (MET)                                                      214.63


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/RX_UART/u0/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.01      54.26 f
  U9/Y (BUFX2M)                                           0.16      54.42 f
  U0_UART/RX_IN (UART)                                    0.00      54.42 f
  U0_UART/RX_UART/RX_IN (TOP_RX_UART)                     0.00      54.42 f
  U0_UART/RX_UART/fsm_u0/RX_IN (FSM_RX_UART)              0.00      54.42 f
  U0_UART/RX_UART/fsm_u0/U6/Y (NOR3X2M)                   0.21      54.63 r
  U0_UART/RX_UART/fsm_u0/U5/Y (OAI21X2M)                  0.14      54.78 f
  U0_UART/RX_UART/fsm_u0/EDGE_CNT_en (FSM_RX_UART)        0.00      54.78 f
  U0_UART/RX_UART/u0/enable (EDGE_BIT_COUNTER)            0.00      54.78 f
  U0_UART/RX_UART/u0/U13/Y (NAND2BX2M)                    0.13      54.91 r
  U0_UART/RX_UART/u0/U12/Y (INVX2M)                       0.10      55.01 f
  U0_UART/RX_UART/u0/U4/Y (AND2X2M)                       0.18      55.19 f
  U0_UART/RX_UART/u0/U17/CO (ADDHX1M)                     0.19      55.38 f
  U0_UART/RX_UART/u0/U18/CO (ADDHX1M)                     0.19      55.57 f
  U0_UART/RX_UART/u0/U19/CO (ADDHX1M)                     0.19      55.77 f
  U0_UART/RX_UART/u0/U20/S (ADDHX1M)                      0.09      55.86 r
  U0_UART/RX_UART/u0/edge_count_reg[4]/D (DFFRQX2M)       0.00      55.86 r
  data arrival time                                                 55.86

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/RX_UART/u0/edge_count_reg[4]/CK (DFFRQX2M)      0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -55.86
  --------------------------------------------------------------------------
  slack (MET)                                                      214.89


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/RX_UART/data_sampler_u1/One_CONUT_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.01      54.26 f
  U9/Y (BUFX2M)                                           0.16      54.42 f
  U0_UART/RX_IN (UART)                                    0.00      54.42 f
  U0_UART/RX_UART/RX_IN (TOP_RX_UART)                     0.00      54.42 f
  U0_UART/RX_UART/fsm_u0/RX_IN (FSM_RX_UART)              0.00      54.42 f
  U0_UART/RX_UART/fsm_u0/U17/Y (NOR4X1M)                  0.33      54.75 r
  U0_UART/RX_UART/fsm_u0/U7/Y (NAND3BX2M)                 0.19      54.94 r
  U0_UART/RX_UART/fsm_u0/dat_samp_en (FSM_RX_UART)        0.00      54.94 r
  U0_UART/RX_UART/data_sampler_u1/dat_samp_en (DATA_SAMPLING)
                                                          0.00      54.94 r
  U0_UART/RX_UART/data_sampler_u1/U65/Y (CLKINVX1M)       0.10      55.04 f
  U0_UART/RX_UART/data_sampler_u1/U62/Y (NOR2X1M)         0.29      55.32 r
  U0_UART/RX_UART/data_sampler_u1/U47/Y (AOI21BX1M)       0.28      55.60 f
  U0_UART/RX_UART/data_sampler_u1/U46/Y (MXI2X1M)         0.11      55.72 r
  U0_UART/RX_UART/data_sampler_u1/One_CONUT_reg[1]/D (DFFRQX2M)
                                                          0.00      55.72 r
  data arrival time                                                 55.72

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/RX_UART/data_sampler_u1/One_CONUT_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -55.72
  --------------------------------------------------------------------------
  slack (MET)                                                      215.03


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/RX_UART/u0/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.01      54.26 f
  U9/Y (BUFX2M)                                           0.16      54.42 f
  U0_UART/RX_IN (UART)                                    0.00      54.42 f
  U0_UART/RX_UART/RX_IN (TOP_RX_UART)                     0.00      54.42 f
  U0_UART/RX_UART/fsm_u0/RX_IN (FSM_RX_UART)              0.00      54.42 f
  U0_UART/RX_UART/fsm_u0/U6/Y (NOR3X2M)                   0.21      54.63 r
  U0_UART/RX_UART/fsm_u0/U5/Y (OAI21X2M)                  0.14      54.78 f
  U0_UART/RX_UART/fsm_u0/EDGE_CNT_en (FSM_RX_UART)        0.00      54.78 f
  U0_UART/RX_UART/u0/enable (EDGE_BIT_COUNTER)            0.00      54.78 f
  U0_UART/RX_UART/u0/U13/Y (NAND2BX2M)                    0.13      54.91 r
  U0_UART/RX_UART/u0/U12/Y (INVX2M)                       0.10      55.01 f
  U0_UART/RX_UART/u0/U4/Y (AND2X2M)                       0.18      55.19 f
  U0_UART/RX_UART/u0/U17/CO (ADDHX1M)                     0.19      55.38 f
  U0_UART/RX_UART/u0/U18/CO (ADDHX1M)                     0.19      55.57 f
  U0_UART/RX_UART/u0/U19/S (ADDHX1M)                      0.09      55.66 r
  U0_UART/RX_UART/u0/edge_count_reg[3]/D (DFFRQX2M)       0.00      55.66 r
  data arrival time                                                 55.66

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/RX_UART/u0/edge_count_reg[3]/CK (DFFRQX2M)      0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -55.66
  --------------------------------------------------------------------------
  slack (MET)                                                      215.08


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/RX_UART/u0/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.01      54.26 r
  U9/Y (BUFX2M)                                           0.14      54.40 r
  U0_UART/RX_IN (UART)                                    0.00      54.40 r
  U0_UART/RX_UART/RX_IN (TOP_RX_UART)                     0.00      54.40 r
  U0_UART/RX_UART/fsm_u0/RX_IN (FSM_RX_UART)              0.00      54.40 r
  U0_UART/RX_UART/fsm_u0/U6/Y (NOR3X2M)                   0.07      54.47 f
  U0_UART/RX_UART/fsm_u0/U5/Y (OAI21X2M)                  0.24      54.71 r
  U0_UART/RX_UART/fsm_u0/EDGE_CNT_en (FSM_RX_UART)        0.00      54.71 r
  U0_UART/RX_UART/u0/enable (EDGE_BIT_COUNTER)            0.00      54.71 r
  U0_UART/RX_UART/u0/U29/Y (CLKNAND2X2M)                  0.17      54.88 f
  U0_UART/RX_UART/u0/U30/Y (CLKINVX1M)                    0.10      54.97 r
  U0_UART/RX_UART/u0/U11/Y (NAND2X2M)                     0.08      55.06 f
  U0_UART/RX_UART/u0/U16/Y (NOR2BX2M)                     0.11      55.17 r
  U0_UART/RX_UART/u0/U15/Y (CLKXOR2X2M)                   0.29      55.46 f
  U0_UART/RX_UART/u0/U14/Y (AO22X1M)                      0.31      55.77 f
  U0_UART/RX_UART/u0/bit_count_reg[3]/D (DFFRQX2M)        0.00      55.77 f
  data arrival time                                                 55.77

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/RX_UART/u0/bit_count_reg[3]/CK (DFFRQX2M)       0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                -55.77
  --------------------------------------------------------------------------
  slack (MET)                                                      215.13


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/RX_UART/data_sampler_u1/ZERO_Count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.01      54.26 f
  U9/Y (BUFX2M)                                           0.16      54.42 f
  U0_UART/RX_IN (UART)                                    0.00      54.42 f
  U0_UART/RX_UART/RX_IN (TOP_RX_UART)                     0.00      54.42 f
  U0_UART/RX_UART/fsm_u0/RX_IN (FSM_RX_UART)              0.00      54.42 f
  U0_UART/RX_UART/fsm_u0/U17/Y (NOR4X1M)                  0.33      54.75 r
  U0_UART/RX_UART/fsm_u0/U7/Y (NAND3BX2M)                 0.19      54.94 r
  U0_UART/RX_UART/fsm_u0/dat_samp_en (FSM_RX_UART)        0.00      54.94 r
  U0_UART/RX_UART/data_sampler_u1/dat_samp_en (DATA_SAMPLING)
                                                          0.00      54.94 r
  U0_UART/RX_UART/data_sampler_u1/U65/Y (CLKINVX1M)       0.10      55.04 f
  U0_UART/RX_UART/data_sampler_u1/U62/Y (NOR2X1M)         0.29      55.32 r
  U0_UART/RX_UART/data_sampler_u1/U56/Y (NAND3X1M)        0.16      55.49 f
  U0_UART/RX_UART/data_sampler_u1/U53/Y (MXI2X1M)         0.13      55.62 r
  U0_UART/RX_UART/data_sampler_u1/ZERO_Count_reg[1]/D (DFFRQX2M)
                                                          0.00      55.62 r
  data arrival time                                                 55.62

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/RX_UART/data_sampler_u1/ZERO_Count_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -55.62
  --------------------------------------------------------------------------
  slack (MET)                                                      215.13


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/RX_UART/data_sampler_u1/ZERO_Count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.01      54.26 f
  U9/Y (BUFX2M)                                           0.16      54.42 f
  U0_UART/RX_IN (UART)                                    0.00      54.42 f
  U0_UART/RX_UART/RX_IN (TOP_RX_UART)                     0.00      54.42 f
  U0_UART/RX_UART/fsm_u0/RX_IN (FSM_RX_UART)              0.00      54.42 f
  U0_UART/RX_UART/fsm_u0/U17/Y (NOR4X1M)                  0.33      54.75 r
  U0_UART/RX_UART/fsm_u0/U7/Y (NAND3BX2M)                 0.19      54.94 r
  U0_UART/RX_UART/fsm_u0/dat_samp_en (FSM_RX_UART)        0.00      54.94 r
  U0_UART/RX_UART/data_sampler_u1/dat_samp_en (DATA_SAMPLING)
                                                          0.00      54.94 r
  U0_UART/RX_UART/data_sampler_u1/U65/Y (CLKINVX1M)       0.10      55.04 f
  U0_UART/RX_UART/data_sampler_u1/U62/Y (NOR2X1M)         0.29      55.32 r
  U0_UART/RX_UART/data_sampler_u1/U58/Y (CLKNAND2X2M)     0.14      55.46 f
  U0_UART/RX_UART/data_sampler_u1/U57/Y (MXI2X1M)         0.12      55.58 r
  U0_UART/RX_UART/data_sampler_u1/ZERO_Count_reg[0]/D (DFFRQX2M)
                                                          0.00      55.58 r
  data arrival time                                                 55.58

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/RX_UART/data_sampler_u1/ZERO_Count_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -55.58
  --------------------------------------------------------------------------
  slack (MET)                                                      215.16


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/RX_UART/data_sampler_u1/One_CONUT_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.01      54.26 f
  U9/Y (BUFX2M)                                           0.16      54.42 f
  U0_UART/RX_IN (UART)                                    0.00      54.42 f
  U0_UART/RX_UART/RX_IN (TOP_RX_UART)                     0.00      54.42 f
  U0_UART/RX_UART/fsm_u0/RX_IN (FSM_RX_UART)              0.00      54.42 f
  U0_UART/RX_UART/fsm_u0/U17/Y (NOR4X1M)                  0.33      54.75 r
  U0_UART/RX_UART/fsm_u0/U7/Y (NAND3BX2M)                 0.19      54.94 r
  U0_UART/RX_UART/fsm_u0/dat_samp_en (FSM_RX_UART)        0.00      54.94 r
  U0_UART/RX_UART/data_sampler_u1/dat_samp_en (DATA_SAMPLING)
                                                          0.00      54.94 r
  U0_UART/RX_UART/data_sampler_u1/U65/Y (CLKINVX1M)       0.10      55.04 f
  U0_UART/RX_UART/data_sampler_u1/U62/Y (NOR2X1M)         0.29      55.32 r
  U0_UART/RX_UART/data_sampler_u1/U50/Y (CLKNAND2X2M)     0.14      55.46 f
  U0_UART/RX_UART/data_sampler_u1/U49/Y (MXI2X1M)         0.12      55.58 r
  U0_UART/RX_UART/data_sampler_u1/One_CONUT_reg[0]/D (DFFRQX2M)
                                                          0.00      55.58 r
  data arrival time                                                 55.58

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/RX_UART/data_sampler_u1/One_CONUT_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -55.58
  --------------------------------------------------------------------------
  slack (MET)                                                      215.16


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/RX_UART/u0/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.01      54.26 f
  U9/Y (BUFX2M)                                           0.16      54.42 f
  U0_UART/RX_IN (UART)                                    0.00      54.42 f
  U0_UART/RX_UART/RX_IN (TOP_RX_UART)                     0.00      54.42 f
  U0_UART/RX_UART/fsm_u0/RX_IN (FSM_RX_UART)              0.00      54.42 f
  U0_UART/RX_UART/fsm_u0/U6/Y (NOR3X2M)                   0.21      54.63 r
  U0_UART/RX_UART/fsm_u0/U5/Y (OAI21X2M)                  0.14      54.78 f
  U0_UART/RX_UART/fsm_u0/EDGE_CNT_en (FSM_RX_UART)        0.00      54.78 f
  U0_UART/RX_UART/u0/enable (EDGE_BIT_COUNTER)            0.00      54.78 f
  U0_UART/RX_UART/u0/U13/Y (NAND2BX2M)                    0.13      54.91 r
  U0_UART/RX_UART/u0/U12/Y (INVX2M)                       0.10      55.01 f
  U0_UART/RX_UART/u0/U4/Y (AND2X2M)                       0.18      55.19 f
  U0_UART/RX_UART/u0/U17/CO (ADDHX1M)                     0.19      55.38 f
  U0_UART/RX_UART/u0/U18/S (ADDHX1M)                      0.09      55.47 r
  U0_UART/RX_UART/u0/edge_count_reg[2]/D (DFFRQX2M)       0.00      55.47 r
  data arrival time                                                 55.47

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/RX_UART/u0/edge_count_reg[2]/CK (DFFRQX2M)      0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -55.47
  --------------------------------------------------------------------------
  slack (MET)                                                      215.28


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/RX_UART/u0/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.01      54.26 f
  U9/Y (BUFX2M)                                           0.16      54.42 f
  U0_UART/RX_IN (UART)                                    0.00      54.42 f
  U0_UART/RX_UART/RX_IN (TOP_RX_UART)                     0.00      54.42 f
  U0_UART/RX_UART/fsm_u0/RX_IN (FSM_RX_UART)              0.00      54.42 f
  U0_UART/RX_UART/fsm_u0/U6/Y (NOR3X2M)                   0.21      54.63 r
  U0_UART/RX_UART/fsm_u0/U5/Y (OAI21X2M)                  0.14      54.78 f
  U0_UART/RX_UART/fsm_u0/EDGE_CNT_en (FSM_RX_UART)        0.00      54.78 f
  U0_UART/RX_UART/u0/enable (EDGE_BIT_COUNTER)            0.00      54.78 f
  U0_UART/RX_UART/u0/U3/Y (AND2X2M)                       0.21      54.98 f
  U0_UART/RX_UART/u0/U11/Y (NAND2X2M)                     0.08      55.07 r
  U0_UART/RX_UART/u0/U24/Y (XNOR2X2M)                     0.16      55.23 r
  U0_UART/RX_UART/u0/U23/Y (AO22X1M)                      0.17      55.40 r
  U0_UART/RX_UART/u0/bit_count_reg[2]/D (DFFRQX2M)        0.00      55.40 r
  data arrival time                                                 55.40

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/RX_UART/u0/bit_count_reg[2]/CK (DFFRQX2M)       0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -55.40
  --------------------------------------------------------------------------
  slack (MET)                                                      215.36


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/RX_UART/u0/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.01      54.26 f
  U9/Y (BUFX2M)                                           0.16      54.42 f
  U0_UART/RX_IN (UART)                                    0.00      54.42 f
  U0_UART/RX_UART/RX_IN (TOP_RX_UART)                     0.00      54.42 f
  U0_UART/RX_UART/fsm_u0/RX_IN (FSM_RX_UART)              0.00      54.42 f
  U0_UART/RX_UART/fsm_u0/U6/Y (NOR3X2M)                   0.21      54.63 r
  U0_UART/RX_UART/fsm_u0/U5/Y (OAI21X2M)                  0.14      54.78 f
  U0_UART/RX_UART/fsm_u0/EDGE_CNT_en (FSM_RX_UART)        0.00      54.78 f
  U0_UART/RX_UART/u0/enable (EDGE_BIT_COUNTER)            0.00      54.78 f
  U0_UART/RX_UART/u0/U13/Y (NAND2BX2M)                    0.13      54.91 r
  U0_UART/RX_UART/u0/U12/Y (INVX2M)                       0.10      55.01 f
  U0_UART/RX_UART/u0/U25/Y (AO22X1M)                      0.40      55.41 f
  U0_UART/RX_UART/u0/bit_count_reg[0]/D (DFFSQX2M)        0.00      55.41 f
  data arrival time                                                 55.41

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/RX_UART/u0/bit_count_reg[0]/CK (DFFSQX2M)       0.00     271.07 r
  library setup time                                     -0.26     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                -55.41
  --------------------------------------------------------------------------
  slack (MET)                                                      215.40


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/RX_UART/data_sampler_u1/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.01      54.26 f
  U9/Y (BUFX2M)                                           0.16      54.42 f
  U0_UART/RX_IN (UART)                                    0.00      54.42 f
  U0_UART/RX_UART/RX_IN (TOP_RX_UART)                     0.00      54.42 f
  U0_UART/RX_UART/fsm_u0/RX_IN (FSM_RX_UART)              0.00      54.42 f
  U0_UART/RX_UART/fsm_u0/U17/Y (NOR4X1M)                  0.33      54.75 r
  U0_UART/RX_UART/fsm_u0/U7/Y (NAND3BX2M)                 0.19      54.94 r
  U0_UART/RX_UART/fsm_u0/dat_samp_en (FSM_RX_UART)        0.00      54.94 r
  U0_UART/RX_UART/data_sampler_u1/dat_samp_en (DATA_SAMPLING)
                                                          0.00      54.94 r
  U0_UART/RX_UART/data_sampler_u1/U65/Y (CLKINVX1M)       0.10      55.04 f
  U0_UART/RX_UART/data_sampler_u1/U64/Y (AOI21X1M)        0.16      55.19 r
  U0_UART/RX_UART/data_sampler_u1/U63/Y (CLKMX2X2M)       0.17      55.36 r
  U0_UART/RX_UART/data_sampler_u1/sampled_bit_reg/D (DFFRQX2M)
                                                          0.00      55.36 r
  data arrival time                                                 55.36

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/RX_UART/data_sampler_u1/sampled_bit_reg/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -55.36
  --------------------------------------------------------------------------
  slack (MET)                                                      215.41


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/RX_UART/u0/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.01      54.26 f
  U9/Y (BUFX2M)                                           0.16      54.42 f
  U0_UART/RX_IN (UART)                                    0.00      54.42 f
  U0_UART/RX_UART/RX_IN (TOP_RX_UART)                     0.00      54.42 f
  U0_UART/RX_UART/fsm_u0/RX_IN (FSM_RX_UART)              0.00      54.42 f
  U0_UART/RX_UART/fsm_u0/U6/Y (NOR3X2M)                   0.21      54.63 r
  U0_UART/RX_UART/fsm_u0/U5/Y (OAI21X2M)                  0.14      54.78 f
  U0_UART/RX_UART/fsm_u0/EDGE_CNT_en (FSM_RX_UART)        0.00      54.78 f
  U0_UART/RX_UART/u0/enable (EDGE_BIT_COUNTER)            0.00      54.78 f
  U0_UART/RX_UART/u0/U13/Y (NAND2BX2M)                    0.13      54.91 r
  U0_UART/RX_UART/u0/U12/Y (INVX2M)                       0.10      55.01 f
  U0_UART/RX_UART/u0/U4/Y (AND2X2M)                       0.18      55.19 f
  U0_UART/RX_UART/u0/U17/S (ADDHX1M)                      0.12      55.31 r
  U0_UART/RX_UART/u0/edge_count_reg[1]/D (DFFRQX2M)       0.00      55.31 r
  data arrival time                                                 55.31

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/RX_UART/u0/edge_count_reg[1]/CK (DFFRQX2M)      0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -55.31
  --------------------------------------------------------------------------
  slack (MET)                                                      215.44


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/RX_UART/u0/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.01      54.26 f
  U9/Y (BUFX2M)                                           0.16      54.42 f
  U0_UART/RX_IN (UART)                                    0.00      54.42 f
  U0_UART/RX_UART/RX_IN (TOP_RX_UART)                     0.00      54.42 f
  U0_UART/RX_UART/fsm_u0/RX_IN (FSM_RX_UART)              0.00      54.42 f
  U0_UART/RX_UART/fsm_u0/U6/Y (NOR3X2M)                   0.21      54.63 r
  U0_UART/RX_UART/fsm_u0/U5/Y (OAI21X2M)                  0.14      54.78 f
  U0_UART/RX_UART/fsm_u0/EDGE_CNT_en (FSM_RX_UART)        0.00      54.78 f
  U0_UART/RX_UART/u0/enable (EDGE_BIT_COUNTER)            0.00      54.78 f
  U0_UART/RX_UART/u0/U3/Y (AND2X2M)                       0.21      54.98 f
  U0_UART/RX_UART/u0/U22/Y (XNOR2X2M)                     0.11      55.10 f
  U0_UART/RX_UART/u0/U21/Y (AO22X1M)                      0.32      55.42 f
  U0_UART/RX_UART/u0/bit_count_reg[1]/D (DFFRQX2M)        0.00      55.42 f
  data arrival time                                                 55.42

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/RX_UART/u0/bit_count_reg[1]/CK (DFFRQX2M)       0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                -55.42
  --------------------------------------------------------------------------
  slack (MET)                                                      215.49


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/RX_UART/u0/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.01      54.26 r
  U9/Y (BUFX2M)                                           0.14      54.40 r
  U0_UART/RX_IN (UART)                                    0.00      54.40 r
  U0_UART/RX_UART/RX_IN (TOP_RX_UART)                     0.00      54.40 r
  U0_UART/RX_UART/fsm_u0/RX_IN (FSM_RX_UART)              0.00      54.40 r
  U0_UART/RX_UART/fsm_u0/U6/Y (NOR3X2M)                   0.07      54.47 f
  U0_UART/RX_UART/fsm_u0/U5/Y (OAI21X2M)                  0.24      54.71 r
  U0_UART/RX_UART/fsm_u0/EDGE_CNT_en (FSM_RX_UART)        0.00      54.71 r
  U0_UART/RX_UART/u0/enable (EDGE_BIT_COUNTER)            0.00      54.71 r
  U0_UART/RX_UART/u0/U13/Y (NAND2BX2M)                    0.14      54.85 f
  U0_UART/RX_UART/u0/U12/Y (INVX2M)                       0.15      55.00 r
  U0_UART/RX_UART/u0/U26/Y (CLKNAND2X2M)                  0.11      55.11 f
  U0_UART/RX_UART/u0/edge_count_reg[0]/D (DFFSQX2M)       0.00      55.11 f
  data arrival time                                                 55.11

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/RX_UART/u0/edge_count_reg[0]/CK (DFFSQX2M)      0.00     271.07 r
  library setup time                                     -0.26     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                -55.11
  --------------------------------------------------------------------------
  slack (MET)                                                      215.70


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/RX_UART/fsm_u0/CU_STATE_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.01      54.26 f
  U9/Y (BUFX2M)                                           0.16      54.42 f
  U0_UART/RX_IN (UART)                                    0.00      54.42 f
  U0_UART/RX_UART/RX_IN (TOP_RX_UART)                     0.00      54.42 f
  U0_UART/RX_UART/fsm_u0/RX_IN (FSM_RX_UART)              0.00      54.42 f
  U0_UART/RX_UART/fsm_u0/U17/Y (NOR4X1M)                  0.33      54.75 r
  U0_UART/RX_UART/fsm_u0/U23/Y (AOI31X2M)                 0.08      54.83 f
  U0_UART/RX_UART/fsm_u0/U22/Y (OAI211X2M)                0.09      54.91 r
  U0_UART/RX_UART/fsm_u0/CU_STATE_reg[0]/D (DFFRQX2M)     0.00      54.91 r
  data arrival time                                                 54.91

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/RX_UART/fsm_u0/CU_STATE_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -54.91
  --------------------------------------------------------------------------
  slack (MET)                                                      215.83


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/RX_UART/data_sampler_u1/RX_IN_FF_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.01      54.26 r
  U9/Y (BUFX2M)                                           0.14      54.40 r
  U0_UART/RX_IN (UART)                                    0.00      54.40 r
  U0_UART/RX_UART/RX_IN (TOP_RX_UART)                     0.00      54.40 r
  U0_UART/RX_UART/data_sampler_u1/RX_IN (DATA_SAMPLING)
                                                          0.00      54.40 r
  U0_UART/RX_UART/data_sampler_u1/RX_IN_FF_reg/D (DFFRQX2M)
                                                          0.00      54.40 r
  data arrival time                                                 54.40

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/RX_UART/data_sampler_u1/RX_IN_FF_reg/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                -54.40
  --------------------------------------------------------------------------
  slack (MET)                                                      216.36


  Startpoint: U0_UART/RX_UART/u0/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_UART/fsm_u0/CU_STATE_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UART/u0/edge_count_reg[0]/CK (DFFSQX2M)      0.00       0.00 r
  U0_UART/RX_UART/u0/edge_count_reg[0]/Q (DFFSQX2M)       0.52       0.52 f
  U0_UART/RX_UART/u0/edge_count[0] (EDGE_BIT_COUNTER)     0.00       0.52 f
  U0_UART/RX_UART/fsm_u0/edge_count[0] (FSM_RX_UART)      0.00       0.52 f
  U0_UART/RX_UART/fsm_u0/U38/Y (NOR2BX1M)                 0.21       0.73 f
  U0_UART/RX_UART/fsm_u0/U39/Y (OAI2B2X1M)                0.21       0.94 r
  U0_UART/RX_UART/fsm_u0/U43/Y (NAND3X1M)                 0.15       1.09 f
  U0_UART/RX_UART/fsm_u0/U47/Y (NOR4X1M)                  0.31       1.40 r
  U0_UART/RX_UART/fsm_u0/U28/Y (NAND3BX2M)                0.20       1.60 f
  U0_UART/RX_UART/fsm_u0/U31/Y (NOR3BX2M)                 0.30       1.90 r
  U0_UART/RX_UART/fsm_u0/U10/Y (INVX2M)                   0.10       2.00 f
  U0_UART/RX_UART/fsm_u0/U36/Y (OAI33X2M)                 0.17       2.16 r
  U0_UART/RX_UART/fsm_u0/U35/Y (AO21XLM)                  0.17       2.33 r
  U0_UART/RX_UART/fsm_u0/CU_STATE_reg[2]/D (DFFRQX2M)     0.00       2.33 r
  data arrival time                                                  2.33

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/RX_UART/fsm_u0/CU_STATE_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.30     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                      268.43


  Startpoint: U0_UART/RX_UART/u0/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UART/u0/edge_count_reg[0]/CK (DFFSQX2M)      0.00       0.00 r
  U0_UART/RX_UART/u0/edge_count_reg[0]/Q (DFFSQX2M)       0.52       0.52 f
  U0_UART/RX_UART/u0/edge_count[0] (EDGE_BIT_COUNTER)     0.00       0.52 f
  U0_UART/RX_UART/fsm_u0/edge_count[0] (FSM_RX_UART)      0.00       0.52 f
  U0_UART/RX_UART/fsm_u0/U38/Y (NOR2BX1M)                 0.21       0.73 f
  U0_UART/RX_UART/fsm_u0/U39/Y (OAI2B2X1M)                0.21       0.94 r
  U0_UART/RX_UART/fsm_u0/U43/Y (NAND3X1M)                 0.15       1.09 f
  U0_UART/RX_UART/fsm_u0/U47/Y (NOR4X1M)                  0.31       1.40 r
  U0_UART/RX_UART/fsm_u0/U12/Y (NOR2BX2M)                 0.28       1.68 r
  U0_UART/RX_UART/fsm_u0/deser_en (FSM_RX_UART)           0.00       1.68 r
  U0_UART/RX_UART/DESERILIZER_u5/deser_en (DESERILIZER)
                                                          0.00       1.68 r
  U0_UART/RX_UART/DESERILIZER_u5/U4/Y (NAND2X2M)          0.18       1.86 f
  U0_UART/RX_UART/DESERILIZER_u5/U11/Y (NAND2BX2M)        0.24       2.10 f
  U0_UART/RX_UART/DESERILIZER_u5/U26/Y (OAI21X2M)         0.15       2.25 r
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[0]/D (DFFRQX2M)
                                                          0.00       2.25 r
  data arrival time                                                  2.25

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                      268.50


  Startpoint: U0_UART/RX_UART/u0/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UART/u0/edge_count_reg[0]/CK (DFFSQX2M)      0.00       0.00 r
  U0_UART/RX_UART/u0/edge_count_reg[0]/Q (DFFSQX2M)       0.52       0.52 f
  U0_UART/RX_UART/u0/edge_count[0] (EDGE_BIT_COUNTER)     0.00       0.52 f
  U0_UART/RX_UART/fsm_u0/edge_count[0] (FSM_RX_UART)      0.00       0.52 f
  U0_UART/RX_UART/fsm_u0/U38/Y (NOR2BX1M)                 0.21       0.73 f
  U0_UART/RX_UART/fsm_u0/U39/Y (OAI2B2X1M)                0.21       0.94 r
  U0_UART/RX_UART/fsm_u0/U43/Y (NAND3X1M)                 0.15       1.09 f
  U0_UART/RX_UART/fsm_u0/U47/Y (NOR4X1M)                  0.31       1.40 r
  U0_UART/RX_UART/fsm_u0/U12/Y (NOR2BX2M)                 0.28       1.68 r
  U0_UART/RX_UART/fsm_u0/deser_en (FSM_RX_UART)           0.00       1.68 r
  U0_UART/RX_UART/DESERILIZER_u5/deser_en (DESERILIZER)
                                                          0.00       1.68 r
  U0_UART/RX_UART/DESERILIZER_u5/U4/Y (NAND2X2M)          0.18       1.86 f
  U0_UART/RX_UART/DESERILIZER_u5/U11/Y (NAND2BX2M)        0.24       2.10 f
  U0_UART/RX_UART/DESERILIZER_u5/U12/Y (OAI21X2M)         0.15       2.25 r
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[2]/D (DFFRQX2M)
                                                          0.00       2.25 r
  data arrival time                                                  2.25

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                      268.50


  Startpoint: U0_UART/TX_UART/MUX_B1/TX_OUT_FF_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX_O (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_UART/MUX_B1/TX_OUT_FF_reg/CK (DFFSQX2M)      0.00       0.00 r
  U0_UART/TX_UART/MUX_B1/TX_OUT_FF_reg/Q (DFFSQX2M)       0.39       0.39 r
  U0_UART/TX_UART/MUX_B1/U3/Y (INVXLM)                    0.14       0.54 f
  U0_UART/TX_UART/MUX_B1/U4/Y (INVX8M)                    0.75       1.29 r
  U0_UART/TX_UART/MUX_B1/TX_OUT_FF (MUX)                  0.00       1.29 r
  U0_UART/TX_UART/TX_OUT (TOP_TX_UART)                    0.00       1.29 r
  U0_UART/TX_OUT (UART)                                   0.00       1.29 r
  UART_TX_O (out)                                         0.00       1.29 r
  data arrival time                                                  1.29

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  output external delay                                 -54.25    8626.09
  data required time                                              8626.09
  --------------------------------------------------------------------------
  data required time                                              8626.09
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                     8624.80


  Startpoint: U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr[1] (Rd_ptr)       0.00       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/bin_pointer[1] (BINARY_TO_GRAY_1)
                                                          0.00       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/U4/Y (CLKXOR2X2M)
                                                          0.28       0.80 r
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/gray_pointer[1] (BINARY_TO_GRAY_1)
                                                          0.00       0.80 r
  U0_UART_FIFO/u2_Rd_PTR/U4/Y (CLKXOR2X2M)                0.29       1.09 f
  U0_UART_FIFO/u2_Rd_PTR/U1/Y (NOR4X1M)                   0.33       1.41 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rempty (Rd_ptr)        0.00       1.41 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/U6/Y (NAND2BX2M)       0.19       1.60 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/U3/Y (NOR2BX2M)        0.06       1.66 f
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/U4/Y (NAND2X2M)        0.09       1.75 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/U8/Y (NOR2BX2M)        0.05       1.80 f
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/U7/Y (CLKXOR2X2M)      0.24       2.05 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[3]/D (DFFRQX2M)
                                                          0.00       2.05 r
  data arrival time                                                  2.05

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[3]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.30    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.00


  Startpoint: U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_UART/P_DATA_ff_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr[1] (Rd_ptr)       0.00       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/bin_pointer[1] (BINARY_TO_GRAY_1)
                                                          0.00       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/U4/Y (CLKXOR2X2M)
                                                          0.28       0.80 r
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/gray_pointer[1] (BINARY_TO_GRAY_1)
                                                          0.00       0.80 r
  U0_UART_FIFO/u2_Rd_PTR/U4/Y (CLKXOR2X2M)                0.29       1.09 f
  U0_UART_FIFO/u2_Rd_PTR/U1/Y (NOR4X1M)                   0.33       1.41 r
  U0_UART_FIFO/u2_Rd_PTR/rempty (Rd_ptr_GREY)             0.00       1.41 r
  U0_UART_FIFO/EMPTY (FIFO_TOP_DATA_WIDTH8_pointer_width4)
                                                          0.00       1.41 r
  U4/Y (INVX2M)                                           0.10       1.51 f
  U0_UART/TX_IN_Valid (UART)                              0.00       1.51 f
  U0_UART/TX_UART/DATA_Valid (TOP_TX_UART)                0.00       1.51 f
  U0_UART/TX_UART/U5/Y (NAND2BX2M)                        0.15       1.66 r
  U0_UART/TX_UART/U4/Y (INVX2M)                           0.09       1.76 f
  U0_UART/TX_UART/U12/Y (AO22X1M)                         0.40       2.15 f
  U0_UART/TX_UART/P_DATA_ff_reg[1]/D (DFFRQX2M)           0.00       2.15 f
  data arrival time                                                  2.15

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/TX_UART/P_DATA_ff_reg[1]/CK (DFFRQX2M)          0.00    8680.34 r
  library setup time                                     -0.17    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.02


  Startpoint: U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_UART/P_DATA_ff_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr[1] (Rd_ptr)       0.00       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/bin_pointer[1] (BINARY_TO_GRAY_1)
                                                          0.00       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/U4/Y (CLKXOR2X2M)
                                                          0.28       0.80 r
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/gray_pointer[1] (BINARY_TO_GRAY_1)
                                                          0.00       0.80 r
  U0_UART_FIFO/u2_Rd_PTR/U4/Y (CLKXOR2X2M)                0.29       1.09 f
  U0_UART_FIFO/u2_Rd_PTR/U1/Y (NOR4X1M)                   0.33       1.41 r
  U0_UART_FIFO/u2_Rd_PTR/rempty (Rd_ptr_GREY)             0.00       1.41 r
  U0_UART_FIFO/EMPTY (FIFO_TOP_DATA_WIDTH8_pointer_width4)
                                                          0.00       1.41 r
  U4/Y (INVX2M)                                           0.10       1.51 f
  U0_UART/TX_IN_Valid (UART)                              0.00       1.51 f
  U0_UART/TX_UART/DATA_Valid (TOP_TX_UART)                0.00       1.51 f
  U0_UART/TX_UART/U5/Y (NAND2BX2M)                        0.15       1.66 r
  U0_UART/TX_UART/U4/Y (INVX2M)                           0.09       1.76 f
  U0_UART/TX_UART/U8/Y (AO22X1M)                          0.40       2.15 f
  U0_UART/TX_UART/P_DATA_ff_reg[5]/D (DFFRQX2M)           0.00       2.15 f
  data arrival time                                                  2.15

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/TX_UART/P_DATA_ff_reg[5]/CK (DFFRQX2M)          0.00    8680.34 r
  library setup time                                     -0.17    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.02


  Startpoint: U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_UART/P_DATA_ff_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr[1] (Rd_ptr)       0.00       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/bin_pointer[1] (BINARY_TO_GRAY_1)
                                                          0.00       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/U4/Y (CLKXOR2X2M)
                                                          0.28       0.80 r
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/gray_pointer[1] (BINARY_TO_GRAY_1)
                                                          0.00       0.80 r
  U0_UART_FIFO/u2_Rd_PTR/U4/Y (CLKXOR2X2M)                0.29       1.09 f
  U0_UART_FIFO/u2_Rd_PTR/U1/Y (NOR4X1M)                   0.33       1.41 r
  U0_UART_FIFO/u2_Rd_PTR/rempty (Rd_ptr_GREY)             0.00       1.41 r
  U0_UART_FIFO/EMPTY (FIFO_TOP_DATA_WIDTH8_pointer_width4)
                                                          0.00       1.41 r
  U4/Y (INVX2M)                                           0.10       1.51 f
  U0_UART/TX_IN_Valid (UART)                              0.00       1.51 f
  U0_UART/TX_UART/DATA_Valid (TOP_TX_UART)                0.00       1.51 f
  U0_UART/TX_UART/U5/Y (NAND2BX2M)                        0.15       1.66 r
  U0_UART/TX_UART/U4/Y (INVX2M)                           0.09       1.76 f
  U0_UART/TX_UART/U13/Y (AO22X1M)                         0.40       2.15 f
  U0_UART/TX_UART/P_DATA_ff_reg[0]/D (DFFRQX2M)           0.00       2.15 f
  data arrival time                                                  2.15

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/TX_UART/P_DATA_ff_reg[0]/CK (DFFRQX2M)          0.00    8680.34 r
  library setup time                                     -0.17    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.02


  Startpoint: U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_UART/P_DATA_ff_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr[1] (Rd_ptr)       0.00       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/bin_pointer[1] (BINARY_TO_GRAY_1)
                                                          0.00       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/U4/Y (CLKXOR2X2M)
                                                          0.28       0.80 r
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/gray_pointer[1] (BINARY_TO_GRAY_1)
                                                          0.00       0.80 r
  U0_UART_FIFO/u2_Rd_PTR/U4/Y (CLKXOR2X2M)                0.29       1.09 f
  U0_UART_FIFO/u2_Rd_PTR/U1/Y (NOR4X1M)                   0.33       1.41 r
  U0_UART_FIFO/u2_Rd_PTR/rempty (Rd_ptr_GREY)             0.00       1.41 r
  U0_UART_FIFO/EMPTY (FIFO_TOP_DATA_WIDTH8_pointer_width4)
                                                          0.00       1.41 r
  U4/Y (INVX2M)                                           0.10       1.51 f
  U0_UART/TX_IN_Valid (UART)                              0.00       1.51 f
  U0_UART/TX_UART/DATA_Valid (TOP_TX_UART)                0.00       1.51 f
  U0_UART/TX_UART/U5/Y (NAND2BX2M)                        0.15       1.66 r
  U0_UART/TX_UART/U4/Y (INVX2M)                           0.09       1.76 f
  U0_UART/TX_UART/U9/Y (AO22X1M)                          0.40       2.15 f
  U0_UART/TX_UART/P_DATA_ff_reg[4]/D (DFFRQX2M)           0.00       2.15 f
  data arrival time                                                  2.15

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/TX_UART/P_DATA_ff_reg[4]/CK (DFFRQX2M)          0.00    8680.34 r
  library setup time                                     -0.17    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.02


  Startpoint: U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_UART/P_DATA_ff_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr[1] (Rd_ptr)       0.00       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/bin_pointer[1] (BINARY_TO_GRAY_1)
                                                          0.00       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/U4/Y (CLKXOR2X2M)
                                                          0.28       0.80 r
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/gray_pointer[1] (BINARY_TO_GRAY_1)
                                                          0.00       0.80 r
  U0_UART_FIFO/u2_Rd_PTR/U4/Y (CLKXOR2X2M)                0.29       1.09 f
  U0_UART_FIFO/u2_Rd_PTR/U1/Y (NOR4X1M)                   0.33       1.41 r
  U0_UART_FIFO/u2_Rd_PTR/rempty (Rd_ptr_GREY)             0.00       1.41 r
  U0_UART_FIFO/EMPTY (FIFO_TOP_DATA_WIDTH8_pointer_width4)
                                                          0.00       1.41 r
  U4/Y (INVX2M)                                           0.10       1.51 f
  U0_UART/TX_IN_Valid (UART)                              0.00       1.51 f
  U0_UART/TX_UART/DATA_Valid (TOP_TX_UART)                0.00       1.51 f
  U0_UART/TX_UART/U5/Y (NAND2BX2M)                        0.15       1.66 r
  U0_UART/TX_UART/U4/Y (INVX2M)                           0.09       1.76 f
  U0_UART/TX_UART/U10/Y (AO22X1M)                         0.40       2.15 f
  U0_UART/TX_UART/P_DATA_ff_reg[3]/D (DFFRQX2M)           0.00       2.15 f
  data arrival time                                                  2.15

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/TX_UART/P_DATA_ff_reg[3]/CK (DFFRQX2M)          0.00    8680.34 r
  library setup time                                     -0.17    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.02


  Startpoint: U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_UART/P_DATA_ff_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr[1] (Rd_ptr)       0.00       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/bin_pointer[1] (BINARY_TO_GRAY_1)
                                                          0.00       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/U4/Y (CLKXOR2X2M)
                                                          0.28       0.80 r
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/gray_pointer[1] (BINARY_TO_GRAY_1)
                                                          0.00       0.80 r
  U0_UART_FIFO/u2_Rd_PTR/U4/Y (CLKXOR2X2M)                0.29       1.09 f
  U0_UART_FIFO/u2_Rd_PTR/U1/Y (NOR4X1M)                   0.33       1.41 r
  U0_UART_FIFO/u2_Rd_PTR/rempty (Rd_ptr_GREY)             0.00       1.41 r
  U0_UART_FIFO/EMPTY (FIFO_TOP_DATA_WIDTH8_pointer_width4)
                                                          0.00       1.41 r
  U4/Y (INVX2M)                                           0.10       1.51 f
  U0_UART/TX_IN_Valid (UART)                              0.00       1.51 f
  U0_UART/TX_UART/DATA_Valid (TOP_TX_UART)                0.00       1.51 f
  U0_UART/TX_UART/U5/Y (NAND2BX2M)                        0.15       1.66 r
  U0_UART/TX_UART/U4/Y (INVX2M)                           0.09       1.76 f
  U0_UART/TX_UART/U6/Y (AO22X1M)                          0.40       2.15 f
  U0_UART/TX_UART/P_DATA_ff_reg[7]/D (DFFRQX2M)           0.00       2.15 f
  data arrival time                                                  2.15

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/TX_UART/P_DATA_ff_reg[7]/CK (DFFRQX2M)          0.00    8680.34 r
  library setup time                                     -0.17    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.02


  Startpoint: U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_UART/P_DATA_ff_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr[1] (Rd_ptr)       0.00       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/bin_pointer[1] (BINARY_TO_GRAY_1)
                                                          0.00       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/U4/Y (CLKXOR2X2M)
                                                          0.28       0.80 r
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/gray_pointer[1] (BINARY_TO_GRAY_1)
                                                          0.00       0.80 r
  U0_UART_FIFO/u2_Rd_PTR/U4/Y (CLKXOR2X2M)                0.29       1.09 f
  U0_UART_FIFO/u2_Rd_PTR/U1/Y (NOR4X1M)                   0.33       1.41 r
  U0_UART_FIFO/u2_Rd_PTR/rempty (Rd_ptr_GREY)             0.00       1.41 r
  U0_UART_FIFO/EMPTY (FIFO_TOP_DATA_WIDTH8_pointer_width4)
                                                          0.00       1.41 r
  U4/Y (INVX2M)                                           0.10       1.51 f
  U0_UART/TX_IN_Valid (UART)                              0.00       1.51 f
  U0_UART/TX_UART/DATA_Valid (TOP_TX_UART)                0.00       1.51 f
  U0_UART/TX_UART/U5/Y (NAND2BX2M)                        0.15       1.66 r
  U0_UART/TX_UART/U4/Y (INVX2M)                           0.09       1.76 f
  U0_UART/TX_UART/U11/Y (AO22X1M)                         0.40       2.15 f
  U0_UART/TX_UART/P_DATA_ff_reg[2]/D (DFFRQX2M)           0.00       2.15 f
  data arrival time                                                  2.15

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/TX_UART/P_DATA_ff_reg[2]/CK (DFFRQX2M)          0.00    8680.34 r
  library setup time                                     -0.17    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.02


  Startpoint: U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_UART/P_DATA_ff_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr[1] (Rd_ptr)       0.00       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/bin_pointer[1] (BINARY_TO_GRAY_1)
                                                          0.00       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/U4/Y (CLKXOR2X2M)
                                                          0.28       0.80 r
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/gray_pointer[1] (BINARY_TO_GRAY_1)
                                                          0.00       0.80 r
  U0_UART_FIFO/u2_Rd_PTR/U4/Y (CLKXOR2X2M)                0.29       1.09 f
  U0_UART_FIFO/u2_Rd_PTR/U1/Y (NOR4X1M)                   0.33       1.41 r
  U0_UART_FIFO/u2_Rd_PTR/rempty (Rd_ptr_GREY)             0.00       1.41 r
  U0_UART_FIFO/EMPTY (FIFO_TOP_DATA_WIDTH8_pointer_width4)
                                                          0.00       1.41 r
  U4/Y (INVX2M)                                           0.10       1.51 f
  U0_UART/TX_IN_Valid (UART)                              0.00       1.51 f
  U0_UART/TX_UART/DATA_Valid (TOP_TX_UART)                0.00       1.51 f
  U0_UART/TX_UART/U5/Y (NAND2BX2M)                        0.15       1.66 r
  U0_UART/TX_UART/U4/Y (INVX2M)                           0.09       1.76 f
  U0_UART/TX_UART/U7/Y (AO22X1M)                          0.40       2.15 f
  U0_UART/TX_UART/P_DATA_ff_reg[6]/D (DFFRQX2M)           0.00       2.15 f
  data arrival time                                                  2.15

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/TX_UART/P_DATA_ff_reg[6]/CK (DFFRQX2M)          0.00    8680.34 r
  library setup time                                     -0.17    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.02


  Startpoint: U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr[1] (Rd_ptr)       0.00       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/bin_pointer[1] (BINARY_TO_GRAY_1)
                                                          0.00       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/U4/Y (CLKXOR2X2M)
                                                          0.28       0.80 r
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/gray_pointer[1] (BINARY_TO_GRAY_1)
                                                          0.00       0.80 r
  U0_UART_FIFO/u2_Rd_PTR/U4/Y (CLKXOR2X2M)                0.29       1.09 f
  U0_UART_FIFO/u2_Rd_PTR/U1/Y (NOR4X1M)                   0.33       1.41 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rempty (Rd_ptr)        0.00       1.41 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/U6/Y (NAND2BX2M)       0.19       1.60 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/U3/Y (NOR2BX2M)        0.06       1.66 f
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/U4/Y (NAND2X2M)        0.09       1.75 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/U5/Y (XNOR2X2M)        0.16       1.91 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[2]/D (DFFRQX2M)
                                                          0.00       1.91 r
  data arrival time                                                  1.91

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.32    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.11


  Startpoint: U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr[1] (Rd_ptr)       0.00       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/bin_pointer[1] (BINARY_TO_GRAY_1)
                                                          0.00       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/U4/Y (CLKXOR2X2M)
                                                          0.28       0.80 r
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/gray_pointer[1] (BINARY_TO_GRAY_1)
                                                          0.00       0.80 r
  U0_UART_FIFO/u2_Rd_PTR/U4/Y (CLKXOR2X2M)                0.29       1.09 f
  U0_UART_FIFO/u2_Rd_PTR/U1/Y (NOR4X1M)                   0.33       1.41 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rempty (Rd_ptr)        0.00       1.41 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/U6/Y (NAND2BX2M)       0.19       1.60 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/U3/Y (NOR2BX2M)        0.06       1.66 f
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/U10/Y (CLKXOR2X2M)     0.25       1.91 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/D (DFFRQX2M)
                                                          0.00       1.91 r
  data arrival time                                                  1.91

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.30    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.13


  Startpoint: U0_UART/TX_UART/P_DATA_ff_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_UART/MUX_B1/TX_OUT_FF_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_UART/P_DATA_ff_reg[5]/CK (DFFRQX2M)          0.00       0.00 r
  U0_UART/TX_UART/P_DATA_ff_reg[5]/Q (DFFRQX2M)           0.47       0.47 f
  U0_UART/TX_UART/PARITY_CALC_B2/P_DATA[5] (PARITY_CALC)
                                                          0.00       0.47 f
  U0_UART/TX_UART/PARITY_CALC_B2/U7/Y (XOR3XLM)           0.50       0.97 f
  U0_UART/TX_UART/PARITY_CALC_B2/U5/Y (XOR3XLM)           0.50       1.47 f
  U0_UART/TX_UART/PARITY_CALC_B2/U4/Y (AND2X2M)           0.19       1.66 f
  U0_UART/TX_UART/PARITY_CALC_B2/PARITY_BIT (PARITY_CALC)
                                                          0.00       1.66 f
  U0_UART/TX_UART/MUX_B1/par_bit (MUX)                    0.00       1.66 f
  U0_UART/TX_UART/MUX_B1/U7/Y (NOR2BX2M)                  0.12       1.78 r
  U0_UART/TX_UART/MUX_B1/U5/Y (OAI21X2M)                  0.07       1.85 f
  U0_UART/TX_UART/MUX_B1/TX_OUT_FF_reg/D (DFFSQX2M)       0.00       1.85 f
  data arrival time                                                  1.85

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/TX_UART/MUX_B1/TX_OUT_FF_reg/CK (DFFSQX2M)      0.00    8680.34 r
  library setup time                                     -0.25    8680.09
  data required time                                              8680.09
  --------------------------------------------------------------------------
  data required time                                              8680.09
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.24


  Startpoint: U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr[1] (Rd_ptr)       0.00       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/bin_pointer[1] (BINARY_TO_GRAY_1)
                                                          0.00       0.51 f
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/U4/Y (CLKXOR2X2M)
                                                          0.28       0.80 r
  U0_UART_FIFO/u2_Rd_PTR/rd_ptr_gray/gray_pointer[1] (BINARY_TO_GRAY_1)
                                                          0.00       0.80 r
  U0_UART_FIFO/u2_Rd_PTR/U4/Y (CLKXOR2X2M)                0.29       1.09 f
  U0_UART_FIFO/u2_Rd_PTR/U1/Y (NOR4X1M)                   0.33       1.41 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rempty (Rd_ptr)        0.00       1.41 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/U6/Y (NAND2BX2M)       0.19       1.60 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/U9/Y (XNOR2X2M)        0.16       1.76 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[0]/D (DFFRQX2M)
                                                          0.00       1.76 r
  data arrival time                                                  1.76

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.32    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.26


  Startpoint: U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_UART/FSM_B0/CU_STATE_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[0]/Q (DFFRQX2M)
                                                          0.56       0.56 f
  U0_UART/TX_UART/SERILIZER_B3/U8/Y (OAI21X2M)            0.26       0.82 r
  U0_UART/TX_UART/SERILIZER_B3/U5/Y (CLKXOR2X2M)          0.29       1.12 f
  U0_UART/TX_UART/SERILIZER_B3/U7/Y (NOR3BX2M)            0.27       1.38 r
  U0_UART/TX_UART/SERILIZER_B3/ser_done (SERILIZER)       0.00       1.38 r
  U0_UART/TX_UART/FSM_B0/SER_DONE (FSM_UART_TX)           0.00       1.38 r
  U0_UART/TX_UART/FSM_B0/U7/Y (INVX2M)                    0.08       1.47 f
  U0_UART/TX_UART/FSM_B0/U14/Y (OAI31X1M)                 0.18       1.65 r
  U0_UART/TX_UART/FSM_B0/CU_STATE_reg[2]/D (DFFRQX2M)     0.00       1.65 r
  data arrival time                                                  1.65

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/TX_UART/FSM_B0/CU_STATE_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.33    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.37


  Startpoint: U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_UART/FSM_B0/CU_STATE_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[0]/Q (DFFRQX2M)
                                                          0.56       0.56 f
  U0_UART/TX_UART/SERILIZER_B3/U8/Y (OAI21X2M)            0.26       0.82 r
  U0_UART/TX_UART/SERILIZER_B3/U5/Y (CLKXOR2X2M)          0.29       1.12 f
  U0_UART/TX_UART/SERILIZER_B3/U7/Y (NOR3BX2M)            0.27       1.38 r
  U0_UART/TX_UART/SERILIZER_B3/ser_done (SERILIZER)       0.00       1.38 r
  U0_UART/TX_UART/FSM_B0/SER_DONE (FSM_UART_TX)           0.00       1.38 r
  U0_UART/TX_UART/FSM_B0/U7/Y (INVX2M)                    0.08       1.47 f
  U0_UART/TX_UART/FSM_B0/U3/Y (OAI31X1M)                  0.18       1.65 r
  U0_UART/TX_UART/FSM_B0/CU_STATE_reg[0]/D (DFFRQX2M)     0.00       1.65 r
  data arrival time                                                  1.65

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/TX_UART/FSM_B0/CU_STATE_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.33    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.37


  Startpoint: U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_UART/FSM_B0/CU_STATE_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[0]/Q (DFFRQX2M)
                                                          0.56       0.56 f
  U0_UART/TX_UART/SERILIZER_B3/U8/Y (OAI21X2M)            0.26       0.82 r
  U0_UART/TX_UART/SERILIZER_B3/U5/Y (CLKXOR2X2M)          0.29       1.12 f
  U0_UART/TX_UART/SERILIZER_B3/U7/Y (NOR3BX2M)            0.27       1.38 r
  U0_UART/TX_UART/SERILIZER_B3/ser_done (SERILIZER)       0.00       1.38 r
  U0_UART/TX_UART/FSM_B0/SER_DONE (FSM_UART_TX)           0.00       1.38 r
  U0_UART/TX_UART/FSM_B0/U11/Y (OAI32X1M)                 0.15       1.54 f
  U0_UART/TX_UART/FSM_B0/U6/Y (OAI21BX1M)                 0.21       1.75 f
  U0_UART/TX_UART/FSM_B0/CU_STATE_reg[1]/D (DFFRQX2M)     0.00       1.75 f
  data arrival time                                                  1.75

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/TX_UART/FSM_B0/CU_STATE_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.43


  Startpoint: U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[0]/Q (DFFRQX2M)
                                                          0.56       0.56 f
  U0_UART/TX_UART/SERILIZER_B3/U8/Y (OAI21X2M)            0.26       0.82 r
  U0_UART/TX_UART/SERILIZER_B3/U5/Y (CLKXOR2X2M)          0.29       1.12 f
  U0_UART/TX_UART/SERILIZER_B3/U15/Y (NAND2X2M)           0.08       1.20 r
  U0_UART/TX_UART/SERILIZER_B3/U14/Y (CLKXOR2X2M)         0.21       1.41 f
  U0_UART/TX_UART/SERILIZER_B3/U13/Y (NOR2X2M)            0.09       1.50 r
  U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[3]/D (DFFRQX2M)
                                                          0.00       1.50 r
  data arrival time                                                  1.50

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[3]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.30    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.54


  Startpoint: U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_UART/SERILIZER_B3/ser_data_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[0]/Q (DFFRQX2M)
                                                          0.56       0.56 f
  U0_UART/TX_UART/SERILIZER_B3/U19/Y (MX4X1M)             0.39       0.95 f
  U0_UART/TX_UART/SERILIZER_B3/U18/Y (MX2X2M)             0.22       1.17 f
  U0_UART/TX_UART/SERILIZER_B3/U17/Y (AO22X1M)            0.39       1.56 f
  U0_UART/TX_UART/SERILIZER_B3/ser_data_reg/D (DFFRQX2M)
                                                          0.00       1.56 f
  data arrival time                                                  1.56

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/TX_UART/SERILIZER_B3/ser_data_reg/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.17    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.61


  Startpoint: U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_UART/FSM_B0/busy_FF_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[0]/Q (DFFRQX2M)
                                                          0.56       0.56 f
  U0_UART/TX_UART/SERILIZER_B3/U8/Y (OAI21X2M)            0.26       0.82 r
  U0_UART/TX_UART/SERILIZER_B3/U5/Y (CLKXOR2X2M)          0.29       1.12 f
  U0_UART/TX_UART/SERILIZER_B3/U7/Y (NOR3BX2M)            0.27       1.38 r
  U0_UART/TX_UART/SERILIZER_B3/ser_done (SERILIZER)       0.00       1.38 r
  U0_UART/TX_UART/FSM_B0/SER_DONE (FSM_UART_TX)           0.00       1.38 r
  U0_UART/TX_UART/FSM_B0/U11/Y (OAI32X1M)                 0.15       1.54 f
  U0_UART/TX_UART/FSM_B0/busy_FF_reg/D (DFFRQX2M)         0.00       1.54 f
  data arrival time                                                  1.54

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/TX_UART/FSM_B0/busy_FF_reg/CK (DFFRQX2M)        0.00    8680.34 r
  library setup time                                     -0.17    8680.17
  data required time                                              8680.17
  --------------------------------------------------------------------------
  data required time                                              8680.17
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.63


1
