

================================================================
== Vivado HLS Report for 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0'
================================================================
* Date:           Fri Jun 27 00:13:43 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.804 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
    |   min   |   max   |    min   |    max   | min | max |                     Type                    |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |      149|      150| 0.865 us | 0.871 us |  144|  144| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |      149|      149|         7|          1|          1|   144|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    142|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    674|    -|
|Memory           |        1|      -|       2|      5|    -|
|Multiplexer      |        -|      -|       -|    369|    -|
|Register         |        0|      -|     480|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      1|     482|   1254|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------------+---------+-------+---+-----+-----+
    |              Instance             |            Module            | BRAM_18K| DSP48E| FF| LUT | URAM|
    +-----------------------------------+------------------------------+---------+-------+---+-----+-----+
    |myproject_axi_mux_366_16_1_1_U157  |myproject_axi_mux_366_16_1_1  |        0|      0|  0|  337|    0|
    |myproject_axi_mux_42_16_1_1_U158   |myproject_axi_mux_42_16_1_1   |        0|      0|  0|  337|    0|
    +-----------------------------------+------------------------------+---------+-------+---+-----+-----+
    |Total                              |                              |        0|      0|  0|  674|    0|
    +-----------------------------------+------------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    +-------------------------------------------+--------------------------------------+-----------+
    |                  Instance                 |                Module                | Expression|
    +-------------------------------------------+--------------------------------------+-----------+
    |myproject_axi_mul_mul_10s_16s_26_3_1_U159  |myproject_axi_mul_mul_10s_16s_26_3_1  |  i0 * i1  |
    +-------------------------------------------+--------------------------------------+-----------+

    * Memory: 
    +-----------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                                     Module                                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |outidx4_U  |dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_outidx4  |        0|  2|   5|    0|   144|    2|     1|          288|
    |w5_V_U     |dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_w5_V     |        1|  0|   0|    0|   144|   10|     1|         1440|
    +-----------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                                                |        1|  2|   5|    0|   288|   12|     2|         1728|
    +-----------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |acc_0_V_fu_764_p2       |     +    |      0|  0|  23|          16|          16|
    |in_index_fu_486_p2      |     +    |      0|  0|  39|          32|           1|
    |w_index_fu_480_p2       |     +    |      0|  0|  15|           1|           8|
    |ap_condition_198        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln135_fu_498_p2    |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln154_fu_492_p2    |   icmp   |      0|  0|  18|          32|           6|
    |select_ln154_fu_730_p3  |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0           |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 142|          92|          43|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |acc_0_V_020_reg_199                      |   9|          2|   16|         32|
    |acc_1_V_019_reg_214                      |   9|          2|   16|         32|
    |acc_2_V_018_reg_229                      |   9|          2|   16|         32|
    |acc_3_V_017_reg_244                      |   9|          2|   16|         32|
    |ap_NS_fsm                                |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6                  |   9|          2|    1|          2|
    |ap_phi_mux_acc_0_V_020_phi_fu_203_p6     |  15|          3|   16|         48|
    |ap_phi_mux_acc_0_V_1_phi_fu_388_p8       |  15|          3|   16|         48|
    |ap_phi_mux_acc_1_V_019_phi_fu_218_p6     |  15|          3|   16|         48|
    |ap_phi_mux_acc_1_V_1_phi_fu_370_p8       |  15|          3|   16|         48|
    |ap_phi_mux_acc_2_V_018_phi_fu_233_p6     |  15|          3|   16|         48|
    |ap_phi_mux_acc_2_V_1_phi_fu_352_p8       |  15|          3|   16|         48|
    |ap_phi_mux_acc_3_V_017_phi_fu_248_p6     |  15|          3|   16|         48|
    |ap_phi_mux_acc_3_V_1_phi_fu_334_p8       |  15|          3|   16|         48|
    |ap_phi_mux_in_index_0_i30_phi_fu_174_p6  |  15|          3|   32|         96|
    |ap_phi_mux_p_0_01_i_phi_fu_460_p8        |  15|          3|   16|         48|
    |ap_phi_mux_p_0_13_i_phi_fu_442_p8        |  15|          3|   16|         48|
    |ap_phi_mux_p_0_25_i_phi_fu_424_p8        |  15|          3|   16|         48|
    |ap_phi_mux_p_0_37_i_phi_fu_406_p8        |  15|          3|   16|         48|
    |ap_phi_mux_w_index29_phi_fu_189_p6       |  15|          3|    8|         24|
    |ap_return_0                              |   9|          2|   16|         32|
    |ap_return_1                              |   9|          2|   16|         32|
    |ap_return_2                              |   9|          2|   16|         32|
    |ap_return_3                              |   9|          2|   16|         32|
    |in_index_0_i30_reg_170                   |   9|          2|   32|         64|
    |res_0_V_write_assign28_reg_274           |   9|          2|   16|         32|
    |res_1_V_write_assign26_reg_288           |   9|          2|   16|         32|
    |res_2_V_write_assign24_reg_302           |   9|          2|   16|         32|
    |res_3_V_write_assign22_reg_316           |   9|          2|   16|         32|
    |w_index29_reg_185                        |   9|          2|    8|         16|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 369|         77|  467|       1167|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |acc_0_V_020_reg_199             |  16|   0|   16|          0|
    |acc_0_V_reg_868                 |  16|   0|   16|          0|
    |acc_1_V_019_reg_214             |  16|   0|   16|          0|
    |acc_2_V_018_reg_229             |  16|   0|   16|          0|
    |acc_3_V_017_reg_244             |  16|   0|   16|          0|
    |ap_CS_fsm                       |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6         |   1|   0|    1|          0|
    |ap_return_0_preg                |  16|   0|   16|          0|
    |ap_return_1_preg                |  16|   0|   16|          0|
    |ap_return_2_preg                |  16|   0|   16|          0|
    |ap_return_3_preg                |  16|   0|   16|          0|
    |icmp_ln135_reg_829              |   1|   0|    1|          0|
    |icmp_ln154_reg_824              |   1|   0|    1|          0|
    |in_index_0_i30_reg_170          |  32|   0|   32|          0|
    |in_index_reg_819                |  32|   0|   32|          0|
    |out_index_reg_833               |   2|   0|    2|          0|
    |r_V_reg_863                     |  26|   0|   26|          0|
    |res_0_V_write_assign28_reg_274  |  16|   0|   16|          0|
    |res_1_V_write_assign26_reg_288  |  16|   0|   16|          0|
    |res_2_V_write_assign24_reg_302  |  16|   0|   16|          0|
    |res_3_V_write_assign22_reg_316  |  16|   0|   16|          0|
    |tmp_reg_838                     |  16|   0|   16|          0|
    |w5_V_load_reg_843               |  10|   0|   10|          0|
    |w_index29_reg_185               |   8|   0|    8|          0|
    |w_index_reg_814                 |   8|   0|    8|          0|
    |icmp_ln135_reg_829              |  64|  32|    1|          0|
    |out_index_reg_833               |  64|  32|    2|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 480|  64|  355|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+--------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 | return value |
|ap_done             | out |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 | return value |
|ap_return_0         | out |   16| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 | return value |
|ap_return_1         | out |   16| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 | return value |
|ap_return_2         | out |   16| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 | return value |
|ap_return_3         | out |   16| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 | return value |
|kernel_data_V_1_0   |  in |   16|   ap_none  |                            kernel_data_V_1_0                            |    pointer   |
|kernel_data_V_1_1   |  in |   16|   ap_none  |                            kernel_data_V_1_1                            |    pointer   |
|kernel_data_V_1_2   |  in |   16|   ap_none  |                            kernel_data_V_1_2                            |    pointer   |
|kernel_data_V_1_3   |  in |   16|   ap_none  |                            kernel_data_V_1_3                            |    pointer   |
|kernel_data_V_1_4   |  in |   16|   ap_none  |                            kernel_data_V_1_4                            |    pointer   |
|kernel_data_V_1_5   |  in |   16|   ap_none  |                            kernel_data_V_1_5                            |    pointer   |
|kernel_data_V_1_6   |  in |   16|   ap_none  |                            kernel_data_V_1_6                            |    pointer   |
|kernel_data_V_1_7   |  in |   16|   ap_none  |                            kernel_data_V_1_7                            |    pointer   |
|kernel_data_V_1_8   |  in |   16|   ap_none  |                            kernel_data_V_1_8                            |    pointer   |
|kernel_data_V_1_9   |  in |   16|   ap_none  |                            kernel_data_V_1_9                            |    pointer   |
|kernel_data_V_1_10  |  in |   16|   ap_none  |                            kernel_data_V_1_10                           |    pointer   |
|kernel_data_V_1_11  |  in |   16|   ap_none  |                            kernel_data_V_1_11                           |    pointer   |
|kernel_data_V_1_12  |  in |   16|   ap_none  |                            kernel_data_V_1_12                           |    pointer   |
|kernel_data_V_1_13  |  in |   16|   ap_none  |                            kernel_data_V_1_13                           |    pointer   |
|kernel_data_V_1_14  |  in |   16|   ap_none  |                            kernel_data_V_1_14                           |    pointer   |
|kernel_data_V_1_15  |  in |   16|   ap_none  |                            kernel_data_V_1_15                           |    pointer   |
|kernel_data_V_1_16  |  in |   16|   ap_none  |                            kernel_data_V_1_16                           |    pointer   |
|kernel_data_V_1_17  |  in |   16|   ap_none  |                            kernel_data_V_1_17                           |    pointer   |
|kernel_data_V_1_18  |  in |   16|   ap_none  |                            kernel_data_V_1_18                           |    pointer   |
|kernel_data_V_1_19  |  in |   16|   ap_none  |                            kernel_data_V_1_19                           |    pointer   |
|kernel_data_V_1_20  |  in |   16|   ap_none  |                            kernel_data_V_1_20                           |    pointer   |
|kernel_data_V_1_21  |  in |   16|   ap_none  |                            kernel_data_V_1_21                           |    pointer   |
|kernel_data_V_1_22  |  in |   16|   ap_none  |                            kernel_data_V_1_22                           |    pointer   |
|kernel_data_V_1_23  |  in |   16|   ap_none  |                            kernel_data_V_1_23                           |    pointer   |
|kernel_data_V_1_24  |  in |   16|   ap_none  |                            kernel_data_V_1_24                           |    pointer   |
|kernel_data_V_1_25  |  in |   16|   ap_none  |                            kernel_data_V_1_25                           |    pointer   |
|kernel_data_V_1_26  |  in |   16|   ap_none  |                            kernel_data_V_1_26                           |    pointer   |
|kernel_data_V_1_27  |  in |   16|   ap_none  |                            kernel_data_V_1_27                           |    pointer   |
|kernel_data_V_1_28  |  in |   16|   ap_none  |                            kernel_data_V_1_28                           |    pointer   |
|kernel_data_V_1_29  |  in |   16|   ap_none  |                            kernel_data_V_1_29                           |    pointer   |
|kernel_data_V_1_30  |  in |   16|   ap_none  |                            kernel_data_V_1_30                           |    pointer   |
|kernel_data_V_1_31  |  in |   16|   ap_none  |                            kernel_data_V_1_31                           |    pointer   |
|kernel_data_V_1_32  |  in |   16|   ap_none  |                            kernel_data_V_1_32                           |    pointer   |
|kernel_data_V_1_33  |  in |   16|   ap_none  |                            kernel_data_V_1_33                           |    pointer   |
|kernel_data_V_1_34  |  in |   16|   ap_none  |                            kernel_data_V_1_34                           |    pointer   |
|kernel_data_V_1_35  |  in |   16|   ap_none  |                            kernel_data_V_1_35                           |    pointer   |
+--------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str106)" [firmware/nnet_utils/nnet_dense_resource.h:106]   --->   Operation 9 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.02>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%in_index_0_i30 = phi i32 [ 0, %hls_label_14_begin ], [ %select_ln154, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 11 'phi' 'in_index_0_i30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%w_index29 = phi i8 [ 0, %hls_label_14_begin ], [ %w_index, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit" ]"   --->   Operation 12 'phi' 'w_index29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i8 %w_index29 to i64" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 13 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%outidx4_addr = getelementptr [144 x i2]* @outidx4, i64 0, i64 %zext_ln139" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 14 'getelementptr' 'outidx4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (3.25ns)   --->   "%out_index = load i2* %outidx4_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 15 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 144> <ROM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%w5_V_addr = getelementptr [144 x i10]* @w5_V, i64 0, i64 %zext_ln139" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 16 'getelementptr' 'w5_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (3.25ns)   --->   "%w5_V_load = load i10* %w5_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 17 'load' 'w5_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP_BRAM">   --->   Core 55 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 144> <ROM>
ST_2 : Operation 18 [1/1] (1.91ns)   --->   "%w_index = add i8 1, %w_index29" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 18 'add' 'w_index' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.55ns)   --->   "%in_index = add nsw i32 %in_index_0_i30, 1" [firmware/nnet_utils/nnet_dense_resource.h:153]   --->   Operation 19 'add' 'in_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (2.47ns)   --->   "%icmp_ln154 = icmp sgt i32 %in_index, 35" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 20 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.55ns)   --->   "%icmp_ln135 = icmp eq i8 %w_index29, -113" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 21 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br label %rewind_header"   --->   Operation 22 'br' <Predicate = (icmp_ln135)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.72>
ST_3 : Operation 23 [1/2] (3.25ns)   --->   "%out_index = load i2* %outidx4_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 23 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 144> <ROM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i32 %in_index_0_i30 to i6" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 24 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_data_V_1_0_load = load i16* @kernel_data_V_1_0, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 25 'load' 'kernel_data_V_1_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_data_V_1_1_load = load i16* @kernel_data_V_1_1, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 26 'load' 'kernel_data_V_1_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_data_V_1_2_load = load i16* @kernel_data_V_1_2, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 27 'load' 'kernel_data_V_1_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_data_V_1_3_load = load i16* @kernel_data_V_1_3, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 28 'load' 'kernel_data_V_1_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_data_V_1_4_load = load i16* @kernel_data_V_1_4, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 29 'load' 'kernel_data_V_1_4_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_data_V_1_5_load = load i16* @kernel_data_V_1_5, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 30 'load' 'kernel_data_V_1_5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_data_V_1_6_load = load i16* @kernel_data_V_1_6, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 31 'load' 'kernel_data_V_1_6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_data_V_1_7_load = load i16* @kernel_data_V_1_7, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 32 'load' 'kernel_data_V_1_7_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_data_V_1_8_load = load i16* @kernel_data_V_1_8, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 33 'load' 'kernel_data_V_1_8_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_data_V_1_9_load = load i16* @kernel_data_V_1_9, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 34 'load' 'kernel_data_V_1_9_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_data_V_1_10_load = load i16* @kernel_data_V_1_10, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 35 'load' 'kernel_data_V_1_10_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_data_V_1_11_load = load i16* @kernel_data_V_1_11, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 36 'load' 'kernel_data_V_1_11_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_data_V_1_12_load = load i16* @kernel_data_V_1_12, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 37 'load' 'kernel_data_V_1_12_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_data_V_1_13_load = load i16* @kernel_data_V_1_13, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 38 'load' 'kernel_data_V_1_13_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_data_V_1_14_load = load i16* @kernel_data_V_1_14, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 39 'load' 'kernel_data_V_1_14_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_data_V_1_15_load = load i16* @kernel_data_V_1_15, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 40 'load' 'kernel_data_V_1_15_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_data_V_1_16_load = load i16* @kernel_data_V_1_16, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 41 'load' 'kernel_data_V_1_16_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_data_V_1_17_load = load i16* @kernel_data_V_1_17, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 42 'load' 'kernel_data_V_1_17_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_data_V_1_18_load = load i16* @kernel_data_V_1_18, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 43 'load' 'kernel_data_V_1_18_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_data_V_1_19_load = load i16* @kernel_data_V_1_19, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 44 'load' 'kernel_data_V_1_19_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_data_V_1_20_load = load i16* @kernel_data_V_1_20, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 45 'load' 'kernel_data_V_1_20_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_data_V_1_21_load = load i16* @kernel_data_V_1_21, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 46 'load' 'kernel_data_V_1_21_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_data_V_1_22_load = load i16* @kernel_data_V_1_22, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 47 'load' 'kernel_data_V_1_22_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_data_V_1_23_load = load i16* @kernel_data_V_1_23, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 48 'load' 'kernel_data_V_1_23_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%kernel_data_V_1_24_load = load i16* @kernel_data_V_1_24, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 49 'load' 'kernel_data_V_1_24_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_data_V_1_25_load = load i16* @kernel_data_V_1_25, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 50 'load' 'kernel_data_V_1_25_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%kernel_data_V_1_26_load = load i16* @kernel_data_V_1_26, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 51 'load' 'kernel_data_V_1_26_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_data_V_1_27_load = load i16* @kernel_data_V_1_27, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 52 'load' 'kernel_data_V_1_27_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%kernel_data_V_1_28_load = load i16* @kernel_data_V_1_28, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 53 'load' 'kernel_data_V_1_28_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_data_V_1_29_load = load i16* @kernel_data_V_1_29, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 54 'load' 'kernel_data_V_1_29_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%kernel_data_V_1_30_load = load i16* @kernel_data_V_1_30, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 55 'load' 'kernel_data_V_1_30_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_data_V_1_31_load = load i16* @kernel_data_V_1_31, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 56 'load' 'kernel_data_V_1_31_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%kernel_data_V_1_32_load = load i16* @kernel_data_V_1_32, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 57 'load' 'kernel_data_V_1_32_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_data_V_1_33_load = load i16* @kernel_data_V_1_33, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 58 'load' 'kernel_data_V_1_33_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%kernel_data_V_1_34_load = load i16* @kernel_data_V_1_34, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 59 'load' 'kernel_data_V_1_34_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%kernel_data_V_1_35_load = load i16* @kernel_data_V_1_35, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 60 'load' 'kernel_data_V_1_35_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (3.20ns)   --->   "%tmp = call i16 @_ssdm_op_Mux.ap_auto.36i16.i6(i16 %kernel_data_V_1_0_load, i16 %kernel_data_V_1_1_load, i16 %kernel_data_V_1_2_load, i16 %kernel_data_V_1_3_load, i16 %kernel_data_V_1_4_load, i16 %kernel_data_V_1_5_load, i16 %kernel_data_V_1_6_load, i16 %kernel_data_V_1_7_load, i16 %kernel_data_V_1_8_load, i16 %kernel_data_V_1_9_load, i16 %kernel_data_V_1_10_load, i16 %kernel_data_V_1_11_load, i16 %kernel_data_V_1_12_load, i16 %kernel_data_V_1_13_load, i16 %kernel_data_V_1_14_load, i16 %kernel_data_V_1_15_load, i16 %kernel_data_V_1_16_load, i16 %kernel_data_V_1_17_load, i16 %kernel_data_V_1_18_load, i16 %kernel_data_V_1_19_load, i16 %kernel_data_V_1_20_load, i16 %kernel_data_V_1_21_load, i16 %kernel_data_V_1_22_load, i16 %kernel_data_V_1_23_load, i16 %kernel_data_V_1_24_load, i16 %kernel_data_V_1_25_load, i16 %kernel_data_V_1_26_load, i16 %kernel_data_V_1_27_load, i16 %kernel_data_V_1_28_load, i16 %kernel_data_V_1_29_load, i16 %kernel_data_V_1_30_load, i16 %kernel_data_V_1_31_load, i16 %kernel_data_V_1_32_load, i16 %kernel_data_V_1_33_load, i16 %kernel_data_V_1_34_load, i16 %kernel_data_V_1_35_load, i6 %trunc_ln145)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 61 'mux' 'tmp' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/2] (3.25ns)   --->   "%w5_V_load = load i10* %w5_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 62 'load' 'w5_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP_BRAM">   --->   Core 55 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 144> <ROM>
ST_3 : Operation 63 [1/1] (0.69ns)   --->   "%select_ln154 = select i1 %icmp_ln154, i32 0, i32 %in_index" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 63 'select' 'select_ln154' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.89>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %tmp to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 64 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i10 %w5_V_load to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 65 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [3/3] (3.89ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 66 'mul' 'r_V' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.89>
ST_5 : Operation 67 [2/3] (3.89ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 67 'mul' 'r_V' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 68 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 68 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.03>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%acc_0_V_020 = phi i16 [ 26, %hls_label_14_begin ], [ %acc_0_V_1, %ReuseLoop_end ], [ 26, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 69 'phi' 'acc_0_V_020' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%acc_1_V_019 = phi i16 [ 43, %hls_label_14_begin ], [ %acc_1_V_1, %ReuseLoop_end ], [ 43, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 70 'phi' 'acc_1_V_019' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%acc_2_V_018 = phi i16 [ 41, %hls_label_14_begin ], [ %acc_2_V_1, %ReuseLoop_end ], [ 41, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 71 'phi' 'acc_2_V_018' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%acc_3_V_017 = phi i16 [ 31, %hls_label_14_begin ], [ %acc_3_V_1, %ReuseLoop_end ], [ 31, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 72 'phi' 'acc_3_V_017' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 73 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (1.95ns)   --->   "%tmp_s = call i16 @_ssdm_op_Mux.ap_auto.4i16.i2(i16 %acc_0_V_020, i16 %acc_1_V_019, i16 %acc_2_V_018, i16 %acc_3_V_017, i2 %out_index)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 74 'mux' 'tmp_s' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (2.07ns)   --->   "%acc_0_V = add i16 %tmp_s, %trunc_ln1" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 75 'add' 'acc_0_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.80>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %hls_label_14_begin ], [ false, %ReuseLoop_end ], [ true, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit" ]"   --->   Operation 76 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%res_0_V_write_assign28 = phi i16 [ 26, %hls_label_14_begin ], [ %p_0_01_i, %ReuseLoop_end ], [ 26, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 77 'phi' 'res_0_V_write_assign28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%res_1_V_write_assign26 = phi i16 [ 43, %hls_label_14_begin ], [ %p_0_13_i, %ReuseLoop_end ], [ 43, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 78 'phi' 'res_1_V_write_assign26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%res_2_V_write_assign24 = phi i16 [ 41, %hls_label_14_begin ], [ %p_0_25_i, %ReuseLoop_end ], [ 41, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 79 'phi' 'res_2_V_write_assign24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%res_3_V_write_assign22 = phi i16 [ 31, %hls_label_14_begin ], [ %p_0_37_i, %ReuseLoop_end ], [ 31, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 80 'phi' 'res_3_V_write_assign22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %do_init, label %hls_label_14_end, label %ReuseLoop_begin"   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([144 x i10]* @w5_V, [1 x i8]* @p_str20, [12 x i8]* @p_str56, [1 x i8]* @p_str20, i32 -1, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20)" [firmware/nnet_utils/nnet_dense_resource.h:107]   --->   Operation 82 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%empty_268 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str106, i32 %tmp_i)" [firmware/nnet_utils/nnet_dense_resource.h:108]   --->   Operation 83 'specregionend' 'empty_268' <Predicate = (do_init)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 84 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str58) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 85 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_102_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str58)" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 86 'specregionbegin' 'tmp_102_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:136]   --->   Operation 87 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (1.76ns)   --->   "switch i2 %out_index, label %branch3.i [
    i2 0, label %ReuseLoop_end
    i2 1, label %branch1.i
    i2 -2, label %branch2.i
  ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 88 'switch' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 89 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 89 'br' <Predicate = (out_index == 2)> <Delay = 1.76>
ST_8 : Operation 90 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 90 'br' <Predicate = (out_index == 1)> <Delay = 1.76>
ST_8 : Operation 91 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 91 'br' <Predicate = (out_index == 3)> <Delay = 1.76>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%acc_3_V_1 = phi i16 [ %acc_0_V, %branch3.i ], [ %acc_3_V_017, %branch2.i ], [ %acc_3_V_017, %branch1.i ], [ %acc_3_V_017, %ReuseLoop_begin ]"   --->   Operation 92 'phi' 'acc_3_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%acc_2_V_1 = phi i16 [ %acc_2_V_018, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %acc_2_V_018, %branch1.i ], [ %acc_2_V_018, %ReuseLoop_begin ]"   --->   Operation 93 'phi' 'acc_2_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%acc_1_V_1 = phi i16 [ %acc_1_V_019, %branch3.i ], [ %acc_1_V_019, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %acc_1_V_019, %ReuseLoop_begin ]"   --->   Operation 94 'phi' 'acc_1_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%acc_0_V_1 = phi i16 [ %acc_0_V_020, %branch3.i ], [ %acc_0_V_020, %branch2.i ], [ %acc_0_V_020, %branch1.i ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 95 'phi' 'acc_0_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%p_0_37_i = phi i16 [ %acc_0_V, %branch3.i ], [ %res_3_V_write_assign22, %branch2.i ], [ %res_3_V_write_assign22, %branch1.i ], [ %res_3_V_write_assign22, %ReuseLoop_begin ]"   --->   Operation 96 'phi' 'p_0_37_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%p_0_25_i = phi i16 [ %res_2_V_write_assign24, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %res_2_V_write_assign24, %branch1.i ], [ %res_2_V_write_assign24, %ReuseLoop_begin ]"   --->   Operation 97 'phi' 'p_0_25_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%p_0_13_i = phi i16 [ %res_1_V_write_assign26, %branch3.i ], [ %res_1_V_write_assign26, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %res_1_V_write_assign26, %ReuseLoop_begin ]"   --->   Operation 98 'phi' 'p_0_13_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%p_0_01_i = phi i16 [ %res_0_V_write_assign28, %branch3.i ], [ %res_0_V_write_assign28, %branch2.i ], [ %res_0_V_write_assign28, %branch1.i ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 99 'phi' 'p_0_01_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str58, i32 %tmp_102_i)" [firmware/nnet_utils/nnet_dense_resource.h:158]   --->   Operation 100 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%empty_267 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 144, i64 144, i64 144)"   --->   Operation 101 'speclooptripcount' 'empty_267' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %icmp_ln135, label %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit", label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue { i16, i16, i16, i16 } undef, i16 %p_0_01_i, 0" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 103 'insertvalue' 'mrv_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue { i16, i16, i16, i16 } %mrv_i, i16 %p_0_13_i, 1" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 104 'insertvalue' 'mrv_1_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue { i16, i16, i16, i16 } %mrv_1_i, i16 %p_0_25_i, 2" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 105 'insertvalue' 'mrv_2_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%mrv_3_i = insertvalue { i16, i16, i16, i16 } %mrv_2_i, i16 %p_0_37_i, 3" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 106 'insertvalue' 'mrv_3_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return({ i16, i16, i16, i16 } %mrv_3_i)" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 107 'return' <Predicate = (icmp_ln135)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outidx4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ kernel_data_V_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_3]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_4]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_5]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_6]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_7]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_8]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_9]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_10]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_11]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_12]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_13]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_14]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_15]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_16]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_17]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_18]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_19]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_20]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_21]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_22]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_23]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_24]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_25]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_26]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_27]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_28]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_29]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_30]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_31]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_32]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_33]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_34]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1_35]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ w5_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_i                   (specregionbegin  ) [ 001111111]
br_ln135                (br               ) [ 011111111]
in_index_0_i30          (phi              ) [ 001100000]
w_index29               (phi              ) [ 001000000]
zext_ln139              (zext             ) [ 000000000]
outidx4_addr            (getelementptr    ) [ 001100000]
w5_V_addr               (getelementptr    ) [ 001100000]
w_index                 (add              ) [ 011111111]
in_index                (add              ) [ 001100000]
icmp_ln154              (icmp             ) [ 001100000]
icmp_ln135              (icmp             ) [ 001111111]
br_ln0                  (br               ) [ 011111111]
out_index               (load             ) [ 001011111]
trunc_ln145             (trunc            ) [ 000000000]
kernel_data_V_1_0_load  (load             ) [ 000000000]
kernel_data_V_1_1_load  (load             ) [ 000000000]
kernel_data_V_1_2_load  (load             ) [ 000000000]
kernel_data_V_1_3_load  (load             ) [ 000000000]
kernel_data_V_1_4_load  (load             ) [ 000000000]
kernel_data_V_1_5_load  (load             ) [ 000000000]
kernel_data_V_1_6_load  (load             ) [ 000000000]
kernel_data_V_1_7_load  (load             ) [ 000000000]
kernel_data_V_1_8_load  (load             ) [ 000000000]
kernel_data_V_1_9_load  (load             ) [ 000000000]
kernel_data_V_1_10_load (load             ) [ 000000000]
kernel_data_V_1_11_load (load             ) [ 000000000]
kernel_data_V_1_12_load (load             ) [ 000000000]
kernel_data_V_1_13_load (load             ) [ 000000000]
kernel_data_V_1_14_load (load             ) [ 000000000]
kernel_data_V_1_15_load (load             ) [ 000000000]
kernel_data_V_1_16_load (load             ) [ 000000000]
kernel_data_V_1_17_load (load             ) [ 000000000]
kernel_data_V_1_18_load (load             ) [ 000000000]
kernel_data_V_1_19_load (load             ) [ 000000000]
kernel_data_V_1_20_load (load             ) [ 000000000]
kernel_data_V_1_21_load (load             ) [ 000000000]
kernel_data_V_1_22_load (load             ) [ 000000000]
kernel_data_V_1_23_load (load             ) [ 000000000]
kernel_data_V_1_24_load (load             ) [ 000000000]
kernel_data_V_1_25_load (load             ) [ 000000000]
kernel_data_V_1_26_load (load             ) [ 000000000]
kernel_data_V_1_27_load (load             ) [ 000000000]
kernel_data_V_1_28_load (load             ) [ 000000000]
kernel_data_V_1_29_load (load             ) [ 000000000]
kernel_data_V_1_30_load (load             ) [ 000000000]
kernel_data_V_1_31_load (load             ) [ 000000000]
kernel_data_V_1_32_load (load             ) [ 000000000]
kernel_data_V_1_33_load (load             ) [ 000000000]
kernel_data_V_1_34_load (load             ) [ 000000000]
kernel_data_V_1_35_load (load             ) [ 000000000]
tmp                     (mux              ) [ 001010000]
w5_V_load               (load             ) [ 001010000]
select_ln154            (select           ) [ 011011111]
sext_ln1116             (sext             ) [ 001001100]
sext_ln1118             (sext             ) [ 001001100]
r_V                     (mul              ) [ 001000010]
acc_0_V_020             (phi              ) [ 001111111]
acc_1_V_019             (phi              ) [ 001111111]
acc_2_V_018             (phi              ) [ 001111111]
acc_3_V_017             (phi              ) [ 001111111]
trunc_ln1               (partselect       ) [ 000000000]
tmp_s                   (mux              ) [ 000000000]
acc_0_V                 (add              ) [ 001000001]
do_init                 (phi              ) [ 001111111]
res_0_V_write_assign28  (phi              ) [ 001111111]
res_1_V_write_assign26  (phi              ) [ 001111111]
res_2_V_write_assign24  (phi              ) [ 001111111]
res_3_V_write_assign22  (phi              ) [ 001111111]
br_ln0                  (br               ) [ 000000000]
specmemcore_ln107       (specmemcore      ) [ 000000000]
empty_268               (specregionend    ) [ 000000000]
br_ln135                (br               ) [ 000000000]
specloopname_ln135      (specloopname     ) [ 000000000]
tmp_102_i               (specregionbegin  ) [ 000000000]
specpipeline_ln136      (specpipeline     ) [ 000000000]
switch_ln145            (switch           ) [ 000000000]
br_ln145                (br               ) [ 000000000]
br_ln145                (br               ) [ 000000000]
br_ln145                (br               ) [ 000000000]
acc_3_V_1               (phi              ) [ 011111111]
acc_2_V_1               (phi              ) [ 011111111]
acc_1_V_1               (phi              ) [ 011111111]
acc_0_V_1               (phi              ) [ 011111111]
p_0_37_i                (phi              ) [ 011000001]
p_0_25_i                (phi              ) [ 011000001]
p_0_13_i                (phi              ) [ 011000001]
p_0_01_i                (phi              ) [ 011000001]
empty                   (specregionend    ) [ 000000000]
empty_267               (speclooptripcount) [ 000000000]
br_ln135                (br               ) [ 011111111]
mrv_i                   (insertvalue      ) [ 000000000]
mrv_1_i                 (insertvalue      ) [ 000000000]
mrv_2_i                 (insertvalue      ) [ 000000000]
mrv_3_i                 (insertvalue      ) [ 000000000]
return_ln166            (return           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outidx4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel_data_V_1_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel_data_V_1_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_data_V_1_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_data_V_1_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_data_V_1_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_data_V_1_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_data_V_1_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_data_V_1_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_1_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_1_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_1_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_1_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_1_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_1_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_1_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_1_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_1_16">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_1_17">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_1_18">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_18"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_1_19">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_19"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_1_20">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_20"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_1_21">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_21"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_1_22">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_22"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_1_23">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_23"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_data_V_1_24">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_24"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_data_V_1_25">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_25"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="kernel_data_V_1_26">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_26"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="kernel_data_V_1_27">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_27"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="kernel_data_V_1_28">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_28"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="kernel_data_V_1_29">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_29"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="kernel_data_V_1_30">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_30"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="kernel_data_V_1_31">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_31"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="kernel_data_V_1_32">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="kernel_data_V_1_33">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_33"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="kernel_data_V_1_34">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_34"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="kernel_data_V_1_35">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_35"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="w5_V">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w5_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str106"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.36i16.i6"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i16.i2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="outidx4_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="0"/>
<pin id="148" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outidx4_addr/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_index/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="w5_V_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="8" slack="0"/>
<pin id="161" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w5_V_addr/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w5_V_load/2 "/>
</bind>
</comp>

<comp id="170" class="1005" name="in_index_0_i30_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index_0_i30 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="in_index_0_i30_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="32" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="4" bw="1" slack="0"/>
<pin id="180" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index_0_i30/2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="w_index29_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="1"/>
<pin id="187" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_index29 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="w_index29_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="8" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="4" bw="1" slack="0"/>
<pin id="195" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index29/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="acc_0_V_020_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="1"/>
<pin id="201" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_0_V_020 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="acc_0_V_020_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="6"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="16" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="4" bw="6" slack="5"/>
<pin id="209" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_0_V_020/7 "/>
</bind>
</comp>

<comp id="214" class="1005" name="acc_1_V_019_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="1"/>
<pin id="216" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_1_V_019 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="acc_1_V_019_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="6"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="16" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="4" bw="7" slack="5"/>
<pin id="224" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_1_V_019/7 "/>
</bind>
</comp>

<comp id="229" class="1005" name="acc_2_V_018_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="1"/>
<pin id="231" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_2_V_018 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="acc_2_V_018_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="6"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="16" slack="1"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="4" bw="7" slack="5"/>
<pin id="239" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_2_V_018/7 "/>
</bind>
</comp>

<comp id="244" class="1005" name="acc_3_V_017_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="1"/>
<pin id="246" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_3_V_017 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="acc_3_V_017_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="6"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="16" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="4" bw="6" slack="5"/>
<pin id="254" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_3_V_017/7 "/>
</bind>
</comp>

<comp id="259" class="1005" name="do_init_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="6"/>
<pin id="261" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="do_init_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="7"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="4" bw="1" slack="6"/>
<pin id="269" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/8 "/>
</bind>
</comp>

<comp id="274" class="1005" name="res_0_V_write_assign28_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="6"/>
<pin id="276" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="res_0_V_write_assign28 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="res_0_V_write_assign28_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="7"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="16" slack="0"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="4" bw="6" slack="6"/>
<pin id="284" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_0_V_write_assign28/8 "/>
</bind>
</comp>

<comp id="288" class="1005" name="res_1_V_write_assign26_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="6"/>
<pin id="290" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="res_1_V_write_assign26 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="res_1_V_write_assign26_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="7"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="16" slack="0"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="4" bw="7" slack="6"/>
<pin id="298" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_1_V_write_assign26/8 "/>
</bind>
</comp>

<comp id="302" class="1005" name="res_2_V_write_assign24_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="6"/>
<pin id="304" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="res_2_V_write_assign24 (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="res_2_V_write_assign24_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="7"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="16" slack="0"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="4" bw="7" slack="6"/>
<pin id="312" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_2_V_write_assign24/8 "/>
</bind>
</comp>

<comp id="316" class="1005" name="res_3_V_write_assign22_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="6"/>
<pin id="318" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="res_3_V_write_assign22 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="res_3_V_write_assign22_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="7"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="16" slack="0"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="4" bw="6" slack="6"/>
<pin id="326" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_3_V_write_assign22/8 "/>
</bind>
</comp>

<comp id="330" class="1005" name="acc_3_V_1_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="1"/>
<pin id="332" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_3_V_1 (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="acc_3_V_1_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="1"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="16" slack="1"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="4" bw="16" slack="1"/>
<pin id="340" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="6" bw="16" slack="1"/>
<pin id="342" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="8" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_3_V_1/8 "/>
</bind>
</comp>

<comp id="348" class="1005" name="acc_2_V_1_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="1"/>
<pin id="350" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_2_V_1 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="acc_2_V_1_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="1"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="16" slack="1"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="4" bw="16" slack="1"/>
<pin id="358" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="6" bw="16" slack="1"/>
<pin id="360" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="8" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_2_V_1/8 "/>
</bind>
</comp>

<comp id="366" class="1005" name="acc_1_V_1_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="1"/>
<pin id="368" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_1_V_1 (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="acc_1_V_1_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="1"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="16" slack="1"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="4" bw="16" slack="1"/>
<pin id="376" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="6" bw="16" slack="1"/>
<pin id="378" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="8" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_1_V_1/8 "/>
</bind>
</comp>

<comp id="384" class="1005" name="acc_0_V_1_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="1"/>
<pin id="386" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_0_V_1 (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="acc_0_V_1_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="1"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="16" slack="1"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="4" bw="16" slack="1"/>
<pin id="394" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="6" bw="16" slack="1"/>
<pin id="396" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="8" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_0_V_1/8 "/>
</bind>
</comp>

<comp id="402" class="1005" name="p_0_37_i_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_0_37_i (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="p_0_37_i_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="1"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="16" slack="0"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="4" bw="16" slack="0"/>
<pin id="412" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="6" bw="16" slack="0"/>
<pin id="414" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_37_i/8 "/>
</bind>
</comp>

<comp id="420" class="1005" name="p_0_25_i_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_0_25_i (phireg) "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_0_25_i_phi_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="0"/>
<pin id="426" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="16" slack="1"/>
<pin id="428" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="429" dir="0" index="4" bw="16" slack="0"/>
<pin id="430" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="431" dir="0" index="6" bw="16" slack="0"/>
<pin id="432" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_25_i/8 "/>
</bind>
</comp>

<comp id="438" class="1005" name="p_0_13_i_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="0"/>
<pin id="440" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_0_13_i (phireg) "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_0_13_i_phi_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="0"/>
<pin id="444" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="16" slack="0"/>
<pin id="446" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="447" dir="0" index="4" bw="16" slack="1"/>
<pin id="448" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="449" dir="0" index="6" bw="16" slack="0"/>
<pin id="450" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_13_i/8 "/>
</bind>
</comp>

<comp id="456" class="1005" name="p_0_01_i_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_0_01_i (phireg) "/>
</bind>
</comp>

<comp id="460" class="1004" name="p_0_01_i_phi_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="0"/>
<pin id="462" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="463" dir="0" index="2" bw="16" slack="0"/>
<pin id="464" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="4" bw="16" slack="0"/>
<pin id="466" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="6" bw="16" slack="1"/>
<pin id="468" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="469" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_01_i/8 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln139_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="w_index_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="8" slack="0"/>
<pin id="483" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="in_index_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_index/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="icmp_ln154_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="icmp_ln135_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="0" index="1" bw="8" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="trunc_ln145_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="kernel_data_V_1_0_load_load_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="16" slack="0"/>
<pin id="510" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_0_load/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="kernel_data_V_1_1_load_load_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="0"/>
<pin id="514" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_1_load/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="kernel_data_V_1_2_load_load_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="0"/>
<pin id="518" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_2_load/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="kernel_data_V_1_3_load_load_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="16" slack="0"/>
<pin id="522" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_3_load/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="kernel_data_V_1_4_load_load_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="16" slack="0"/>
<pin id="526" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_4_load/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="kernel_data_V_1_5_load_load_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="16" slack="0"/>
<pin id="530" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_5_load/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="kernel_data_V_1_6_load_load_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="16" slack="0"/>
<pin id="534" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_6_load/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="kernel_data_V_1_7_load_load_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="0"/>
<pin id="538" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_7_load/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="kernel_data_V_1_8_load_load_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="0"/>
<pin id="542" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_8_load/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="kernel_data_V_1_9_load_load_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="16" slack="0"/>
<pin id="546" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_9_load/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="kernel_data_V_1_10_load_load_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="16" slack="0"/>
<pin id="550" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_10_load/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="kernel_data_V_1_11_load_load_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="0"/>
<pin id="554" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_11_load/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="kernel_data_V_1_12_load_load_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="0"/>
<pin id="558" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_12_load/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="kernel_data_V_1_13_load_load_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="0"/>
<pin id="562" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_13_load/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="kernel_data_V_1_14_load_load_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="0"/>
<pin id="566" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_14_load/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="kernel_data_V_1_15_load_load_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="16" slack="0"/>
<pin id="570" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_15_load/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="kernel_data_V_1_16_load_load_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="16" slack="0"/>
<pin id="574" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_16_load/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="kernel_data_V_1_17_load_load_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="16" slack="0"/>
<pin id="578" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_17_load/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="kernel_data_V_1_18_load_load_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="16" slack="0"/>
<pin id="582" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_18_load/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="kernel_data_V_1_19_load_load_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="16" slack="0"/>
<pin id="586" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_19_load/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="kernel_data_V_1_20_load_load_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="0"/>
<pin id="590" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_20_load/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="kernel_data_V_1_21_load_load_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="0"/>
<pin id="594" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_21_load/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="kernel_data_V_1_22_load_load_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="16" slack="0"/>
<pin id="598" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_22_load/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="kernel_data_V_1_23_load_load_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="16" slack="0"/>
<pin id="602" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_23_load/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="kernel_data_V_1_24_load_load_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="16" slack="0"/>
<pin id="606" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_24_load/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="kernel_data_V_1_25_load_load_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="16" slack="0"/>
<pin id="610" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_25_load/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="kernel_data_V_1_26_load_load_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="16" slack="0"/>
<pin id="614" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_26_load/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="kernel_data_V_1_27_load_load_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="0"/>
<pin id="618" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_27_load/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="kernel_data_V_1_28_load_load_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="16" slack="0"/>
<pin id="622" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_28_load/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="kernel_data_V_1_29_load_load_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="16" slack="0"/>
<pin id="626" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_29_load/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="kernel_data_V_1_30_load_load_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="0"/>
<pin id="630" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_30_load/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="kernel_data_V_1_31_load_load_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="16" slack="0"/>
<pin id="634" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_31_load/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="kernel_data_V_1_32_load_load_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="0"/>
<pin id="638" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_32_load/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="kernel_data_V_1_33_load_load_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="0"/>
<pin id="642" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_33_load/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="kernel_data_V_1_34_load_load_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="0"/>
<pin id="646" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_34_load/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="kernel_data_V_1_35_load_load_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="16" slack="0"/>
<pin id="650" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_35_load/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="16" slack="0"/>
<pin id="654" dir="0" index="1" bw="16" slack="0"/>
<pin id="655" dir="0" index="2" bw="16" slack="0"/>
<pin id="656" dir="0" index="3" bw="16" slack="0"/>
<pin id="657" dir="0" index="4" bw="16" slack="0"/>
<pin id="658" dir="0" index="5" bw="16" slack="0"/>
<pin id="659" dir="0" index="6" bw="16" slack="0"/>
<pin id="660" dir="0" index="7" bw="16" slack="0"/>
<pin id="661" dir="0" index="8" bw="16" slack="0"/>
<pin id="662" dir="0" index="9" bw="16" slack="0"/>
<pin id="663" dir="0" index="10" bw="16" slack="0"/>
<pin id="664" dir="0" index="11" bw="16" slack="0"/>
<pin id="665" dir="0" index="12" bw="16" slack="0"/>
<pin id="666" dir="0" index="13" bw="16" slack="0"/>
<pin id="667" dir="0" index="14" bw="16" slack="0"/>
<pin id="668" dir="0" index="15" bw="16" slack="0"/>
<pin id="669" dir="0" index="16" bw="16" slack="0"/>
<pin id="670" dir="0" index="17" bw="16" slack="0"/>
<pin id="671" dir="0" index="18" bw="16" slack="0"/>
<pin id="672" dir="0" index="19" bw="16" slack="0"/>
<pin id="673" dir="0" index="20" bw="16" slack="0"/>
<pin id="674" dir="0" index="21" bw="16" slack="0"/>
<pin id="675" dir="0" index="22" bw="16" slack="0"/>
<pin id="676" dir="0" index="23" bw="16" slack="0"/>
<pin id="677" dir="0" index="24" bw="16" slack="0"/>
<pin id="678" dir="0" index="25" bw="16" slack="0"/>
<pin id="679" dir="0" index="26" bw="16" slack="0"/>
<pin id="680" dir="0" index="27" bw="16" slack="0"/>
<pin id="681" dir="0" index="28" bw="16" slack="0"/>
<pin id="682" dir="0" index="29" bw="16" slack="0"/>
<pin id="683" dir="0" index="30" bw="16" slack="0"/>
<pin id="684" dir="0" index="31" bw="16" slack="0"/>
<pin id="685" dir="0" index="32" bw="16" slack="0"/>
<pin id="686" dir="0" index="33" bw="16" slack="0"/>
<pin id="687" dir="0" index="34" bw="16" slack="0"/>
<pin id="688" dir="0" index="35" bw="16" slack="0"/>
<pin id="689" dir="0" index="36" bw="16" slack="0"/>
<pin id="690" dir="0" index="37" bw="6" slack="0"/>
<pin id="691" dir="1" index="38" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="select_ln154_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="1"/>
<pin id="732" dir="0" index="1" bw="32" slack="0"/>
<pin id="733" dir="0" index="2" bw="32" slack="1"/>
<pin id="734" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln154/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="sext_ln1116_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="16" slack="1"/>
<pin id="738" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/4 "/>
</bind>
</comp>

<comp id="739" class="1004" name="sext_ln1118_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="10" slack="1"/>
<pin id="741" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="trunc_ln1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="16" slack="0"/>
<pin id="744" dir="0" index="1" bw="26" slack="1"/>
<pin id="745" dir="0" index="2" bw="5" slack="0"/>
<pin id="746" dir="0" index="3" bw="6" slack="0"/>
<pin id="747" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/7 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_s_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="16" slack="0"/>
<pin id="753" dir="0" index="1" bw="16" slack="0"/>
<pin id="754" dir="0" index="2" bw="16" slack="0"/>
<pin id="755" dir="0" index="3" bw="16" slack="0"/>
<pin id="756" dir="0" index="4" bw="16" slack="0"/>
<pin id="757" dir="0" index="5" bw="2" slack="4"/>
<pin id="758" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="764" class="1004" name="acc_0_V_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="16" slack="0"/>
<pin id="766" dir="0" index="1" bw="16" slack="0"/>
<pin id="767" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_0_V/7 "/>
</bind>
</comp>

<comp id="770" class="1004" name="mrv_i_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="64" slack="0"/>
<pin id="772" dir="0" index="1" bw="16" slack="0"/>
<pin id="773" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_i/8 "/>
</bind>
</comp>

<comp id="776" class="1004" name="mrv_1_i_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="64" slack="0"/>
<pin id="778" dir="0" index="1" bw="16" slack="0"/>
<pin id="779" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1_i/8 "/>
</bind>
</comp>

<comp id="782" class="1004" name="mrv_2_i_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="64" slack="0"/>
<pin id="784" dir="0" index="1" bw="16" slack="0"/>
<pin id="785" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2_i/8 "/>
</bind>
</comp>

<comp id="788" class="1004" name="mrv_3_i_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="64" slack="0"/>
<pin id="790" dir="0" index="1" bw="16" slack="0"/>
<pin id="791" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3_i/8 "/>
</bind>
</comp>

<comp id="794" class="1004" name="return_ln166_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="64" slack="0"/>
<pin id="796" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln166/8 "/>
</bind>
</comp>

<comp id="798" class="1007" name="grp_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="10" slack="0"/>
<pin id="800" dir="0" index="1" bw="16" slack="0"/>
<pin id="801" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="804" class="1005" name="outidx4_addr_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="1"/>
<pin id="806" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outidx4_addr "/>
</bind>
</comp>

<comp id="809" class="1005" name="w5_V_addr_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="1"/>
<pin id="811" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w5_V_addr "/>
</bind>
</comp>

<comp id="814" class="1005" name="w_index_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="8" slack="0"/>
<pin id="816" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="w_index "/>
</bind>
</comp>

<comp id="819" class="1005" name="in_index_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="1"/>
<pin id="821" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index "/>
</bind>
</comp>

<comp id="824" class="1005" name="icmp_ln154_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="1"/>
<pin id="826" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln154 "/>
</bind>
</comp>

<comp id="829" class="1005" name="icmp_ln135_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="1"/>
<pin id="831" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln135 "/>
</bind>
</comp>

<comp id="833" class="1005" name="out_index_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="2" slack="4"/>
<pin id="835" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="out_index "/>
</bind>
</comp>

<comp id="838" class="1005" name="tmp_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="16" slack="1"/>
<pin id="840" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="843" class="1005" name="w5_V_load_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="10" slack="1"/>
<pin id="845" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w5_V_load "/>
</bind>
</comp>

<comp id="848" class="1005" name="select_ln154_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="1"/>
<pin id="850" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln154 "/>
</bind>
</comp>

<comp id="853" class="1005" name="sext_ln1116_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="26" slack="1"/>
<pin id="855" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="858" class="1005" name="sext_ln1118_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="26" slack="1"/>
<pin id="860" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="863" class="1005" name="r_V_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="26" slack="1"/>
<pin id="865" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="868" class="1005" name="acc_0_V_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="16" slack="1"/>
<pin id="870" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_0_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="84" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="74" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="84" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="80" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="182"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="80" pin="0"/><net_sink comp="174" pin=4"/></net>

<net id="184"><net_src comp="174" pin="6"/><net_sink comp="170" pin=0"/></net>

<net id="188"><net_src comp="82" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="197"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="82" pin="0"/><net_sink comp="189" pin=4"/></net>

<net id="202"><net_src comp="96" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="211"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="199" pin="1"/><net_sink comp="203" pin=4"/></net>

<net id="213"><net_src comp="203" pin="6"/><net_sink comp="199" pin=0"/></net>

<net id="217"><net_src comp="98" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="226"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="214" pin="1"/><net_sink comp="218" pin=4"/></net>

<net id="228"><net_src comp="218" pin="6"/><net_sink comp="214" pin=0"/></net>

<net id="232"><net_src comp="100" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="241"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="229" pin="1"/><net_sink comp="233" pin=4"/></net>

<net id="243"><net_src comp="233" pin="6"/><net_sink comp="229" pin=0"/></net>

<net id="247"><net_src comp="102" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="256"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="244" pin="1"/><net_sink comp="248" pin=4"/></net>

<net id="258"><net_src comp="248" pin="6"/><net_sink comp="244" pin=0"/></net>

<net id="262"><net_src comp="112" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="271"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="114" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="273"><net_src comp="259" pin="1"/><net_sink comp="263" pin=4"/></net>

<net id="277"><net_src comp="96" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="286"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="274" pin="1"/><net_sink comp="278" pin=4"/></net>

<net id="291"><net_src comp="98" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="300"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="288" pin="1"/><net_sink comp="292" pin=4"/></net>

<net id="305"><net_src comp="100" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="314"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="302" pin="1"/><net_sink comp="306" pin=4"/></net>

<net id="319"><net_src comp="102" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="328"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="316" pin="1"/><net_sink comp="320" pin=4"/></net>

<net id="333"><net_src comp="330" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="344"><net_src comp="244" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="345"><net_src comp="244" pin="1"/><net_sink comp="334" pin=4"/></net>

<net id="346"><net_src comp="244" pin="1"/><net_sink comp="334" pin=6"/></net>

<net id="347"><net_src comp="334" pin="8"/><net_sink comp="330" pin=0"/></net>

<net id="351"><net_src comp="348" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="362"><net_src comp="229" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="363"><net_src comp="229" pin="1"/><net_sink comp="352" pin=4"/></net>

<net id="364"><net_src comp="229" pin="1"/><net_sink comp="352" pin=6"/></net>

<net id="365"><net_src comp="352" pin="8"/><net_sink comp="348" pin=0"/></net>

<net id="369"><net_src comp="366" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="380"><net_src comp="214" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="381"><net_src comp="214" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="382"><net_src comp="214" pin="1"/><net_sink comp="370" pin=6"/></net>

<net id="383"><net_src comp="370" pin="8"/><net_sink comp="366" pin=0"/></net>

<net id="387"><net_src comp="384" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="398"><net_src comp="199" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="399"><net_src comp="199" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="400"><net_src comp="199" pin="1"/><net_sink comp="388" pin=4"/></net>

<net id="401"><net_src comp="388" pin="8"/><net_sink comp="384" pin=0"/></net>

<net id="405"><net_src comp="402" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="416"><net_src comp="320" pin="6"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="320" pin="6"/><net_sink comp="406" pin=4"/></net>

<net id="418"><net_src comp="320" pin="6"/><net_sink comp="406" pin=6"/></net>

<net id="419"><net_src comp="406" pin="8"/><net_sink comp="402" pin=0"/></net>

<net id="423"><net_src comp="420" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="434"><net_src comp="306" pin="6"/><net_sink comp="424" pin=0"/></net>

<net id="435"><net_src comp="306" pin="6"/><net_sink comp="424" pin=4"/></net>

<net id="436"><net_src comp="306" pin="6"/><net_sink comp="424" pin=6"/></net>

<net id="437"><net_src comp="424" pin="8"/><net_sink comp="420" pin=0"/></net>

<net id="441"><net_src comp="438" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="452"><net_src comp="292" pin="6"/><net_sink comp="442" pin=0"/></net>

<net id="453"><net_src comp="292" pin="6"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="292" pin="6"/><net_sink comp="442" pin=6"/></net>

<net id="455"><net_src comp="442" pin="8"/><net_sink comp="438" pin=0"/></net>

<net id="459"><net_src comp="456" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="470"><net_src comp="278" pin="6"/><net_sink comp="460" pin=0"/></net>

<net id="471"><net_src comp="278" pin="6"/><net_sink comp="460" pin=2"/></net>

<net id="472"><net_src comp="278" pin="6"/><net_sink comp="460" pin=4"/></net>

<net id="473"><net_src comp="460" pin="8"/><net_sink comp="456" pin=0"/></net>

<net id="477"><net_src comp="189" pin="6"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="484"><net_src comp="86" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="189" pin="6"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="174" pin="6"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="88" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="90" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="189" pin="6"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="92" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="170" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="2" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="4" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="6" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="8" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="10" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="12" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="14" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="16" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="18" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="20" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="22" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="24" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="26" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="28" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="30" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="32" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="34" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="36" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="38" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="40" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="42" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="44" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="46" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="48" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="50" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="52" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="54" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="56" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="58" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="60" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="62" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="64" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="66" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="68" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="70" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="72" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="692"><net_src comp="94" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="693"><net_src comp="508" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="694"><net_src comp="512" pin="1"/><net_sink comp="652" pin=2"/></net>

<net id="695"><net_src comp="516" pin="1"/><net_sink comp="652" pin=3"/></net>

<net id="696"><net_src comp="520" pin="1"/><net_sink comp="652" pin=4"/></net>

<net id="697"><net_src comp="524" pin="1"/><net_sink comp="652" pin=5"/></net>

<net id="698"><net_src comp="528" pin="1"/><net_sink comp="652" pin=6"/></net>

<net id="699"><net_src comp="532" pin="1"/><net_sink comp="652" pin=7"/></net>

<net id="700"><net_src comp="536" pin="1"/><net_sink comp="652" pin=8"/></net>

<net id="701"><net_src comp="540" pin="1"/><net_sink comp="652" pin=9"/></net>

<net id="702"><net_src comp="544" pin="1"/><net_sink comp="652" pin=10"/></net>

<net id="703"><net_src comp="548" pin="1"/><net_sink comp="652" pin=11"/></net>

<net id="704"><net_src comp="552" pin="1"/><net_sink comp="652" pin=12"/></net>

<net id="705"><net_src comp="556" pin="1"/><net_sink comp="652" pin=13"/></net>

<net id="706"><net_src comp="560" pin="1"/><net_sink comp="652" pin=14"/></net>

<net id="707"><net_src comp="564" pin="1"/><net_sink comp="652" pin=15"/></net>

<net id="708"><net_src comp="568" pin="1"/><net_sink comp="652" pin=16"/></net>

<net id="709"><net_src comp="572" pin="1"/><net_sink comp="652" pin=17"/></net>

<net id="710"><net_src comp="576" pin="1"/><net_sink comp="652" pin=18"/></net>

<net id="711"><net_src comp="580" pin="1"/><net_sink comp="652" pin=19"/></net>

<net id="712"><net_src comp="584" pin="1"/><net_sink comp="652" pin=20"/></net>

<net id="713"><net_src comp="588" pin="1"/><net_sink comp="652" pin=21"/></net>

<net id="714"><net_src comp="592" pin="1"/><net_sink comp="652" pin=22"/></net>

<net id="715"><net_src comp="596" pin="1"/><net_sink comp="652" pin=23"/></net>

<net id="716"><net_src comp="600" pin="1"/><net_sink comp="652" pin=24"/></net>

<net id="717"><net_src comp="604" pin="1"/><net_sink comp="652" pin=25"/></net>

<net id="718"><net_src comp="608" pin="1"/><net_sink comp="652" pin=26"/></net>

<net id="719"><net_src comp="612" pin="1"/><net_sink comp="652" pin=27"/></net>

<net id="720"><net_src comp="616" pin="1"/><net_sink comp="652" pin=28"/></net>

<net id="721"><net_src comp="620" pin="1"/><net_sink comp="652" pin=29"/></net>

<net id="722"><net_src comp="624" pin="1"/><net_sink comp="652" pin=30"/></net>

<net id="723"><net_src comp="628" pin="1"/><net_sink comp="652" pin=31"/></net>

<net id="724"><net_src comp="632" pin="1"/><net_sink comp="652" pin=32"/></net>

<net id="725"><net_src comp="636" pin="1"/><net_sink comp="652" pin=33"/></net>

<net id="726"><net_src comp="640" pin="1"/><net_sink comp="652" pin=34"/></net>

<net id="727"><net_src comp="644" pin="1"/><net_sink comp="652" pin=35"/></net>

<net id="728"><net_src comp="648" pin="1"/><net_sink comp="652" pin=36"/></net>

<net id="729"><net_src comp="504" pin="1"/><net_sink comp="652" pin=37"/></net>

<net id="735"><net_src comp="80" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="748"><net_src comp="104" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="106" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="750"><net_src comp="108" pin="0"/><net_sink comp="742" pin=3"/></net>

<net id="759"><net_src comp="110" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="760"><net_src comp="203" pin="6"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="218" pin="6"/><net_sink comp="751" pin=2"/></net>

<net id="762"><net_src comp="233" pin="6"/><net_sink comp="751" pin=3"/></net>

<net id="763"><net_src comp="248" pin="6"/><net_sink comp="751" pin=4"/></net>

<net id="768"><net_src comp="751" pin="6"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="742" pin="4"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="142" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="460" pin="8"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="770" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="442" pin="8"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="776" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="424" pin="8"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="782" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="406" pin="8"/><net_sink comp="788" pin=1"/></net>

<net id="797"><net_src comp="788" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="802"><net_src comp="739" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="736" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="807"><net_src comp="144" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="812"><net_src comp="157" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="817"><net_src comp="480" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="822"><net_src comp="486" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="730" pin=2"/></net>

<net id="827"><net_src comp="492" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="832"><net_src comp="498" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="836"><net_src comp="151" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="751" pin=5"/></net>

<net id="841"><net_src comp="652" pin="38"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="846"><net_src comp="164" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="851"><net_src comp="730" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="856"><net_src comp="736" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="861"><net_src comp="739" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="866"><net_src comp="798" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="871"><net_src comp="764" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="874"><net_src comp="868" pin="1"/><net_sink comp="370" pin=4"/></net>

<net id="875"><net_src comp="868" pin="1"/><net_sink comp="388" pin=6"/></net>

<net id="876"><net_src comp="868" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="877"><net_src comp="868" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="878"><net_src comp="868" pin="1"/><net_sink comp="442" pin=4"/></net>

<net id="879"><net_src comp="868" pin="1"/><net_sink comp="460" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outidx4 | {}
	Port: kernel_data_V_1_0 | {}
	Port: kernel_data_V_1_1 | {}
	Port: kernel_data_V_1_2 | {}
	Port: kernel_data_V_1_3 | {}
	Port: kernel_data_V_1_4 | {}
	Port: kernel_data_V_1_5 | {}
	Port: kernel_data_V_1_6 | {}
	Port: kernel_data_V_1_7 | {}
	Port: kernel_data_V_1_8 | {}
	Port: kernel_data_V_1_9 | {}
	Port: kernel_data_V_1_10 | {}
	Port: kernel_data_V_1_11 | {}
	Port: kernel_data_V_1_12 | {}
	Port: kernel_data_V_1_13 | {}
	Port: kernel_data_V_1_14 | {}
	Port: kernel_data_V_1_15 | {}
	Port: kernel_data_V_1_16 | {}
	Port: kernel_data_V_1_17 | {}
	Port: kernel_data_V_1_18 | {}
	Port: kernel_data_V_1_19 | {}
	Port: kernel_data_V_1_20 | {}
	Port: kernel_data_V_1_21 | {}
	Port: kernel_data_V_1_22 | {}
	Port: kernel_data_V_1_23 | {}
	Port: kernel_data_V_1_24 | {}
	Port: kernel_data_V_1_25 | {}
	Port: kernel_data_V_1_26 | {}
	Port: kernel_data_V_1_27 | {}
	Port: kernel_data_V_1_28 | {}
	Port: kernel_data_V_1_29 | {}
	Port: kernel_data_V_1_30 | {}
	Port: kernel_data_V_1_31 | {}
	Port: kernel_data_V_1_32 | {}
	Port: kernel_data_V_1_33 | {}
	Port: kernel_data_V_1_34 | {}
	Port: kernel_data_V_1_35 | {}
	Port: w5_V | {}
 - Input state : 
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : outidx4 | {2 3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_0 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_1 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_2 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_3 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_4 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_5 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_6 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_7 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_8 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_9 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_10 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_11 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_12 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_13 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_14 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_15 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_16 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_17 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_18 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_19 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_20 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_21 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_22 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_23 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_24 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_25 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_26 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_27 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_28 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_29 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_30 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_31 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_32 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_33 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_34 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : kernel_data_V_1_35 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0 : w5_V | {2 3 }
  - Chain level:
	State 1
	State 2
		zext_ln139 : 1
		outidx4_addr : 2
		out_index : 3
		w5_V_addr : 2
		w5_V_load : 3
		w_index : 1
		in_index : 1
		icmp_ln154 : 2
		icmp_ln135 : 1
	State 3
		tmp : 1
	State 4
		r_V : 1
	State 5
	State 6
	State 7
		tmp_s : 1
		acc_0_V : 2
	State 8
		br_ln0 : 1
		acc_3_V_1 : 1
		acc_2_V_1 : 1
		acc_1_V_1 : 1
		acc_0_V_1 : 1
		p_0_37_i : 1
		p_0_25_i : 1
		p_0_13_i : 1
		p_0_01_i : 1
		empty : 1
		mrv_i : 2
		mrv_1_i : 3
		mrv_2_i : 4
		mrv_3_i : 5
		return_ln166 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|    mux   |      tmp_fu_652     |    0    |    0    |   337   |
|          |     tmp_s_fu_751    |    0    |    0    |   337   |
|----------|---------------------|---------|---------|---------|
|          |    w_index_fu_480   |    0    |    0    |    15   |
|    add   |   in_index_fu_486   |    0    |    0    |    39   |
|          |    acc_0_V_fu_764   |    0    |    0    |    23   |
|----------|---------------------|---------|---------|---------|
|  select  | select_ln154_fu_730 |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|   icmp   |  icmp_ln154_fu_492  |    0    |    0    |    18   |
|          |  icmp_ln135_fu_498  |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|    mul   |      grp_fu_798     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   zext   |  zext_ln139_fu_474  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln145_fu_504 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |  sext_ln1116_fu_736 |    0    |    0    |    0    |
|          |  sext_ln1118_fu_739 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|   trunc_ln1_fu_742  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     mrv_i_fu_770    |    0    |    0    |    0    |
|insertvalue|    mrv_1_i_fu_776   |    0    |    0    |    0    |
|          |    mrv_2_i_fu_782   |    0    |    0    |    0    |
|          |    mrv_3_i_fu_788   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|  return  | return_ln166_fu_794 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    1    |    0    |   812   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      acc_0_V_020_reg_199     |   16   |
|       acc_0_V_1_reg_384      |   16   |
|        acc_0_V_reg_868       |   16   |
|      acc_1_V_019_reg_214     |   16   |
|       acc_1_V_1_reg_366      |   16   |
|      acc_2_V_018_reg_229     |   16   |
|       acc_2_V_1_reg_348      |   16   |
|      acc_3_V_017_reg_244     |   16   |
|       acc_3_V_1_reg_330      |   16   |
|        do_init_reg_259       |    1   |
|      icmp_ln135_reg_829      |    1   |
|      icmp_ln154_reg_824      |    1   |
|    in_index_0_i30_reg_170    |   32   |
|       in_index_reg_819       |   32   |
|       out_index_reg_833      |    2   |
|     outidx4_addr_reg_804     |    8   |
|       p_0_01_i_reg_456       |   16   |
|       p_0_13_i_reg_438       |   16   |
|       p_0_25_i_reg_420       |   16   |
|       p_0_37_i_reg_402       |   16   |
|          r_V_reg_863         |   26   |
|res_0_V_write_assign28_reg_274|   16   |
|res_1_V_write_assign26_reg_288|   16   |
|res_2_V_write_assign24_reg_302|   16   |
|res_3_V_write_assign22_reg_316|   16   |
|     select_ln154_reg_848     |   32   |
|      sext_ln1116_reg_853     |   26   |
|      sext_ln1118_reg_858     |   26   |
|          tmp_reg_838         |   16   |
|       w5_V_addr_reg_809      |    8   |
|       w5_V_load_reg_843      |   10   |
|       w_index29_reg_185      |    8   |
|        w_index_reg_814       |    8   |
+------------------------------+--------+
|             Total            |   509  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_151   |  p0  |   2  |   8  |   16   ||    9    |
|    grp_access_fu_164   |  p0  |   2  |   8  |   16   ||    9    |
| in_index_0_i30_reg_170 |  p0  |   2  |  32  |   64   ||    9    |
|   acc_0_V_020_reg_199  |  p0  |   2  |  16  |   32   ||    9    |
|   acc_1_V_019_reg_214  |  p0  |   2  |  16  |   32   ||    9    |
|   acc_2_V_018_reg_229  |  p0  |   2  |  16  |   32   ||    9    |
|   acc_3_V_017_reg_244  |  p0  |   2  |  16  |   32   ||    9    |
|       grp_fu_798       |  p0  |   2  |  10  |   20   ||    9    |
|       grp_fu_798       |  p1  |   2  |  16  |   32   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   276  ||  15.921 ||    81   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   812  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   81   |
|  Register |    -   |    -   |   509  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   15   |   509  |   893  |
+-----------+--------+--------+--------+--------+
