Synopsys HDL Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ns
@N:"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt\M2sExt.vhd":17:7:17:12|Top entity is set to M2sExt.
File C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS_syn.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_pkg.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_penablescheduler.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\ahbtoapb3_pkg.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio_pkg.vhd changed - recompiling
File C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vhd2008\misc.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\spi_master.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\spi_slave.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Clock_gen.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Clock_gen.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Tx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Clock_gen.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Tx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Clock_gen.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Tx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Clock_gen.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Tx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Clock_gen.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Tx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Clock_gen.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Tx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Clock_gen.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Tx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Clock_gen.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Tx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Clock_gen.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Tx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\components.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\components.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\components.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\components.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\components.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\corespi_sfr.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\corespi.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUART.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUARTapb.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUART.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUARTapb.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUART.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUARTapb.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUART.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUARTapb.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUART.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUARTapb.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUART.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUARTapb.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUART.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUARTapb.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUART.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUARTapb.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUART.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUARTapb.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\M2sExt_sb.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt\M2sExt.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD231 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus ('U'="1000000000")
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt\M2sExt.vhd":17:7:17:12|Synthesizing work.m2sext.rtl 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\M2sExt_sb.vhd":37:7:37:15|Synthesizing work.m2sext_sb.rtl 
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd":434:10:434:14|Synthesizing smartfusion2.bibuf.syn_black_box 
Post processing for smartfusion2.bibuf.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd":786:10:786:17|Synthesizing smartfusion2.sysreset.syn_black_box 
Post processing for smartfusion2.sysreset.syn_black_box
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.vhd":17:7:17:19|Synthesizing work.m2sext_sb_mss.rtl 
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd":403:10:403:14|Synthesizing smartfusion2.inbuf.syn_black_box 
Post processing for smartfusion2.inbuf.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd":423:10:423:16|Synthesizing smartfusion2.tribuff.syn_black_box 
Post processing for smartfusion2.tribuff.syn_black_box
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS_syn.vhd":10:7:10:13|Synthesizing work.mss_010.def_arch 
Post processing for work.mss_010.def_arch
Post processing for work.m2sext_sb_mss.rtl
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd":8:7:8:28|Synthesizing work.m2sext_sb_fabosc_0_osc.def_arch 
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd":562:10:562:15|Synthesizing smartfusion2.clkint.syn_black_box 
Post processing for smartfusion2.clkint.syn_black_box
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd":19:7:19:20|Synthesizing work.rcosc_25_50mhz.def_arch 
Post processing for work.rcosc_25_50mhz.def_arch
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd":79:7:79:24|Synthesizing work.rcosc_25_50mhz_fab.def_arch 
Post processing for work.rcosc_25_50mhz_fab.def_arch
Post processing for work.m2sext_sb_fabosc_0_osc.def_arch
@W: CL240 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd":16:10:16:19|XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd":15:10:15:19|XTLOSC_CCC is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd":14:10:14:23|RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd":13:10:13:23|RCOSC_1MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd":11:10:11:27|RCOSC_25_50MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd":249:10:249:12|Synthesizing smartfusion2.or3.syn_black_box 
Post processing for smartfusion2.or3.syn_black_box
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUARTapb.vhd":61:7:61:43|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_9_coreuartapb.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUARTapb.vhd":290:12:290:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUARTapb.vhd":314:12:314:22|Removed redundant assignment
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Signal controlreg3 is undriven 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUART.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_9_coreuart.translated 
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUART.vhd":358:9:358:22|OTHERS clause is not synthesized 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUART.vhd":399:11:399:22|Removed redundant assignment
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":35:7:35:42|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_9_fifo_256x8.translated 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":70:10:70:15|Signal aempty is undriven 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":71:10:71:14|Signal afull is undriven 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":119:7:119:45|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_9_fifo_ctrl_128.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":261:12:261:25|Removed redundant assignment
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":284:7:284:44|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_9_ram128x8_pa4.translated 
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd":627:10:627:17|Synthesizing smartfusion2.ram64x18.syn_black_box 
Post processing for smartfusion2.ram64x18.syn_black_box
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":354:10:354:16|Signal inv_1_y is undriven 
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd":342:10:342:12|Synthesizing smartfusion2.inv.syn_black_box 
Post processing for smartfusion2.inv.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd":576:10:576:12|Synthesizing smartfusion2.gnd.syn_black_box 
Post processing for smartfusion2.gnd.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd":582:10:582:12|Synthesizing smartfusion2.vcc.syn_black_box 
Post processing for smartfusion2.vcc.syn_black_box
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_9_ram128x8_pa4.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_9_fifo_ctrl_128.translated
@A: CL282 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":254:6:254:7|Feedback mux created for signal data_out_xhdl1[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_9_fifo_256x8.translated
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_9_rx_async.translated 
@N: CD233 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd":64:24:64:25|Using sequential encoding for type receive_states
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd":213:12:213:26|Removed redundant assignment
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd":269:15:269:29|OTHERS clause is not synthesized 
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd":361:15:361:29|OTHERS clause is not synthesized 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_9_rx_async.translated
@N: CL177 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Sharing sequential element clear_framing_error_en_i.
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Optimizing register bit receive_full_int to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Pruning register receive_full_int  
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Tx_async.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_9_tx_async.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Tx_async.vhd":286:10:286:18|Removed redundant assignment
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_9_tx_async.translated
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Clock_gen.vhd":35:7:35:41|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_9_clock_gen.rtl 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Clock_gen.vhd":55:7:55:19|Signal baud_cntr_one is undriven 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_9_clock_gen.rtl
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_9_coreuart.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_9_coreuartapb.translated
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUARTapb.vhd":61:7:61:43|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_8_coreuartapb.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUARTapb.vhd":290:12:290:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUARTapb.vhd":314:12:314:22|Removed redundant assignment
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Signal controlreg3 is undriven 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUART.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_8_coreuart.translated 
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUART.vhd":358:9:358:22|OTHERS clause is not synthesized 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUART.vhd":399:11:399:22|Removed redundant assignment
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":35:7:35:42|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_8_fifo_256x8.translated 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":70:10:70:15|Signal aempty is undriven 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":71:10:71:14|Signal afull is undriven 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":119:7:119:45|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_8_fifo_ctrl_128.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":261:12:261:25|Removed redundant assignment
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":284:7:284:44|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_8_ram128x8_pa4.translated 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":354:10:354:16|Signal inv_1_y is undriven 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_8_ram128x8_pa4.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_8_fifo_ctrl_128.translated
@A: CL282 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":254:6:254:7|Feedback mux created for signal data_out_xhdl1[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_8_fifo_256x8.translated
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_8_rx_async.translated 
@N: CD233 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd":64:24:64:25|Using sequential encoding for type receive_states
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd":213:12:213:26|Removed redundant assignment
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd":269:15:269:29|OTHERS clause is not synthesized 
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd":361:15:361:29|OTHERS clause is not synthesized 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_8_rx_async.translated
@N: CL177 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Sharing sequential element clear_framing_error_en_i.
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Optimizing register bit receive_full_int to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Pruning register receive_full_int  
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Tx_async.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_8_tx_async.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Tx_async.vhd":286:10:286:18|Removed redundant assignment
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_8_tx_async.translated
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Clock_gen.vhd":35:7:35:41|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_8_clock_gen.rtl 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Clock_gen.vhd":55:7:55:19|Signal baud_cntr_one is undriven 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_8_clock_gen.rtl
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_8_coreuart.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_8_coreuartapb.translated
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUARTapb.vhd":61:7:61:43|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_7_coreuartapb.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUARTapb.vhd":290:12:290:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUARTapb.vhd":314:12:314:22|Removed redundant assignment
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Signal controlreg3 is undriven 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUART.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_7_coreuart.translated 
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUART.vhd":358:9:358:22|OTHERS clause is not synthesized 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUART.vhd":399:11:399:22|Removed redundant assignment
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":35:7:35:42|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_7_fifo_256x8.translated 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":70:10:70:15|Signal aempty is undriven 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":71:10:71:14|Signal afull is undriven 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":119:7:119:45|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_7_fifo_ctrl_128.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":261:12:261:25|Removed redundant assignment
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":284:7:284:44|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_7_ram128x8_pa4.translated 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":354:10:354:16|Signal inv_1_y is undriven 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_7_ram128x8_pa4.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_7_fifo_ctrl_128.translated
@A: CL282 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":254:6:254:7|Feedback mux created for signal data_out_xhdl1[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_7_fifo_256x8.translated
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_7_rx_async.translated 
@N: CD233 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd":64:24:64:25|Using sequential encoding for type receive_states
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd":213:12:213:26|Removed redundant assignment
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd":269:15:269:29|OTHERS clause is not synthesized 
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd":361:15:361:29|OTHERS clause is not synthesized 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_7_rx_async.translated
@N: CL177 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Sharing sequential element clear_framing_error_en_i.
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Optimizing register bit receive_full_int to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Pruning register receive_full_int  
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Tx_async.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_7_tx_async.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Tx_async.vhd":286:10:286:18|Removed redundant assignment
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_7_tx_async.translated
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Clock_gen.vhd":35:7:35:41|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_7_clock_gen.rtl 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Clock_gen.vhd":55:7:55:19|Signal baud_cntr_one is undriven 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_7_clock_gen.rtl
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_7_coreuart.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_7_coreuartapb.translated
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUARTapb.vhd":61:7:61:43|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_6_coreuartapb.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUARTapb.vhd":290:12:290:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUARTapb.vhd":314:12:314:22|Removed redundant assignment
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Signal controlreg3 is undriven 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUART.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_6_coreuart.translated 
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUART.vhd":358:9:358:22|OTHERS clause is not synthesized 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUART.vhd":399:11:399:22|Removed redundant assignment
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":35:7:35:42|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_6_fifo_256x8.translated 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":70:10:70:15|Signal aempty is undriven 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":71:10:71:14|Signal afull is undriven 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":119:7:119:45|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_6_fifo_ctrl_128.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":261:12:261:25|Removed redundant assignment
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":284:7:284:44|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_6_ram128x8_pa4.translated 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":354:10:354:16|Signal inv_1_y is undriven 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_6_ram128x8_pa4.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_6_fifo_ctrl_128.translated
@A: CL282 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":254:6:254:7|Feedback mux created for signal data_out_xhdl1[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_6_fifo_256x8.translated
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_6_rx_async.translated 
@N: CD233 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd":64:24:64:25|Using sequential encoding for type receive_states
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd":213:12:213:26|Removed redundant assignment
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd":269:15:269:29|OTHERS clause is not synthesized 
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd":361:15:361:29|OTHERS clause is not synthesized 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_6_rx_async.translated
@N: CL177 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Sharing sequential element clear_framing_error_en_i.
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Optimizing register bit receive_full_int to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Pruning register receive_full_int  
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Tx_async.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_6_tx_async.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Tx_async.vhd":286:10:286:18|Removed redundant assignment
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_6_tx_async.translated
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Clock_gen.vhd":35:7:35:41|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_6_clock_gen.rtl 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Clock_gen.vhd":55:7:55:19|Signal baud_cntr_one is undriven 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_6_clock_gen.rtl
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_6_coreuart.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_6_coreuartapb.translated
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUARTapb.vhd":61:7:61:43|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_5_coreuartapb.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUARTapb.vhd":290:12:290:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUARTapb.vhd":314:12:314:22|Removed redundant assignment
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Signal controlreg3 is undriven 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUART.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_5_coreuart.translated 
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUART.vhd":358:9:358:22|OTHERS clause is not synthesized 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUART.vhd":399:11:399:22|Removed redundant assignment
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":35:7:35:42|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_5_fifo_256x8.translated 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":70:10:70:15|Signal aempty is undriven 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":71:10:71:14|Signal afull is undriven 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":119:7:119:45|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_5_fifo_ctrl_128.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":261:12:261:25|Removed redundant assignment
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":284:7:284:44|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_5_ram128x8_pa4.translated 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":354:10:354:16|Signal inv_1_y is undriven 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_5_ram128x8_pa4.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_5_fifo_ctrl_128.translated
@A: CL282 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":254:6:254:7|Feedback mux created for signal data_out_xhdl1[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_5_fifo_256x8.translated
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_5_rx_async.translated 
@N: CD233 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd":64:24:64:25|Using sequential encoding for type receive_states
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd":213:12:213:26|Removed redundant assignment
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd":269:15:269:29|OTHERS clause is not synthesized 
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd":361:15:361:29|OTHERS clause is not synthesized 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_5_rx_async.translated
@N: CL177 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Sharing sequential element clear_framing_error_en_i.
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Optimizing register bit receive_full_int to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Pruning register receive_full_int  
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Tx_async.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_5_tx_async.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Tx_async.vhd":286:10:286:18|Removed redundant assignment
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_5_tx_async.translated
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Clock_gen.vhd":35:7:35:41|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_5_clock_gen.rtl 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Clock_gen.vhd":55:7:55:19|Signal baud_cntr_one is undriven 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_5_clock_gen.rtl
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_5_coreuart.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_5_coreuartapb.translated
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUARTapb.vhd":61:7:61:43|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_4_coreuartapb.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUARTapb.vhd":290:12:290:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUARTapb.vhd":314:12:314:22|Removed redundant assignment
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Signal controlreg3 is undriven 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUART.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_4_coreuart.translated 
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUART.vhd":358:9:358:22|OTHERS clause is not synthesized 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUART.vhd":399:11:399:22|Removed redundant assignment
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":35:7:35:42|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_4_fifo_256x8.translated 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":70:10:70:15|Signal aempty is undriven 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":71:10:71:14|Signal afull is undriven 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":119:7:119:45|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_4_fifo_ctrl_128.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":261:12:261:25|Removed redundant assignment
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":284:7:284:44|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_4_ram128x8_pa4.translated 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":354:10:354:16|Signal inv_1_y is undriven 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_4_ram128x8_pa4.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_4_fifo_ctrl_128.translated
@A: CL282 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":254:6:254:7|Feedback mux created for signal data_out_xhdl1[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_4_fifo_256x8.translated
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_4_rx_async.translated 
@N: CD233 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd":64:24:64:25|Using sequential encoding for type receive_states
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd":213:12:213:26|Removed redundant assignment
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd":269:15:269:29|OTHERS clause is not synthesized 
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd":361:15:361:29|OTHERS clause is not synthesized 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_4_rx_async.translated
@N: CL177 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Sharing sequential element clear_framing_error_en_i.
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Optimizing register bit receive_full_int to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Pruning register receive_full_int  
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Tx_async.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_4_tx_async.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Tx_async.vhd":286:10:286:18|Removed redundant assignment
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_4_tx_async.translated
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Clock_gen.vhd":35:7:35:41|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_4_clock_gen.rtl 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Clock_gen.vhd":55:7:55:19|Signal baud_cntr_one is undriven 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_4_clock_gen.rtl
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_4_coreuart.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_4_coreuartapb.translated
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUARTapb.vhd":61:7:61:43|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_3_coreuartapb.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUARTapb.vhd":290:12:290:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUARTapb.vhd":314:12:314:22|Removed redundant assignment
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Signal controlreg3 is undriven 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUART.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_3_coreuart.translated 
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUART.vhd":358:9:358:22|OTHERS clause is not synthesized 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUART.vhd":399:11:399:22|Removed redundant assignment
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":35:7:35:42|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_3_fifo_256x8.translated 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":70:10:70:15|Signal aempty is undriven 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":71:10:71:14|Signal afull is undriven 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":119:7:119:45|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_3_fifo_ctrl_128.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":261:12:261:25|Removed redundant assignment
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":284:7:284:44|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_3_ram128x8_pa4.translated 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":354:10:354:16|Signal inv_1_y is undriven 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_3_ram128x8_pa4.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_3_fifo_ctrl_128.translated
@A: CL282 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":254:6:254:7|Feedback mux created for signal data_out_xhdl1[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_3_fifo_256x8.translated
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_3_rx_async.translated 
@N: CD233 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd":64:24:64:25|Using sequential encoding for type receive_states
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd":213:12:213:26|Removed redundant assignment
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd":269:15:269:29|OTHERS clause is not synthesized 
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd":361:15:361:29|OTHERS clause is not synthesized 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_3_rx_async.translated
@N: CL177 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Sharing sequential element clear_framing_error_en_i.
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Optimizing register bit receive_full_int to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Pruning register receive_full_int  
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Tx_async.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_3_tx_async.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Tx_async.vhd":286:10:286:18|Removed redundant assignment
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_3_tx_async.translated
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Clock_gen.vhd":35:7:35:41|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_3_clock_gen.rtl 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Clock_gen.vhd":55:7:55:19|Signal baud_cntr_one is undriven 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_3_clock_gen.rtl
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_3_coreuart.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_3_coreuartapb.translated
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUARTapb.vhd":61:7:61:43|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_2_coreuartapb.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUARTapb.vhd":290:12:290:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUARTapb.vhd":314:12:314:22|Removed redundant assignment
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Signal controlreg3 is undriven 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUART.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_2_coreuart.translated 
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUART.vhd":358:9:358:22|OTHERS clause is not synthesized 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUART.vhd":399:11:399:22|Removed redundant assignment
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":35:7:35:42|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_2_fifo_256x8.translated 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":70:10:70:15|Signal aempty is undriven 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":71:10:71:14|Signal afull is undriven 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":119:7:119:45|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_2_fifo_ctrl_128.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":261:12:261:25|Removed redundant assignment
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":284:7:284:44|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_2_ram128x8_pa4.translated 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":354:10:354:16|Signal inv_1_y is undriven 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_2_ram128x8_pa4.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_2_fifo_ctrl_128.translated
@A: CL282 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":254:6:254:7|Feedback mux created for signal data_out_xhdl1[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_2_fifo_256x8.translated
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_2_rx_async.translated 
@N: CD233 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd":64:24:64:25|Using sequential encoding for type receive_states
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd":213:12:213:26|Removed redundant assignment
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd":269:15:269:29|OTHERS clause is not synthesized 
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd":361:15:361:29|OTHERS clause is not synthesized 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_2_rx_async.translated
@N: CL177 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Sharing sequential element clear_framing_error_en_i.
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Optimizing register bit receive_full_int to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Pruning register receive_full_int  
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Tx_async.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_2_tx_async.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Tx_async.vhd":286:10:286:18|Removed redundant assignment
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_2_tx_async.translated
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Clock_gen.vhd":35:7:35:41|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_2_clock_gen.rtl 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Clock_gen.vhd":55:7:55:19|Signal baud_cntr_one is undriven 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_2_clock_gen.rtl
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_2_coreuart.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_2_coreuartapb.translated
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUARTapb.vhd":61:7:61:43|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_1_coreuartapb.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUARTapb.vhd":290:12:290:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUARTapb.vhd":314:12:314:22|Removed redundant assignment
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Signal controlreg3 is undriven 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUART.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_1_coreuart.translated 
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUART.vhd":358:9:358:22|OTHERS clause is not synthesized 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUART.vhd":399:11:399:22|Removed redundant assignment
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":35:7:35:42|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_1_fifo_256x8.translated 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":70:10:70:15|Signal aempty is undriven 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":71:10:71:14|Signal afull is undriven 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":119:7:119:45|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_1_fifo_ctrl_128.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":261:12:261:25|Removed redundant assignment
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":284:7:284:44|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_1_ram128x8_pa4.translated 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":354:10:354:16|Signal inv_1_y is undriven 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_1_ram128x8_pa4.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_1_fifo_ctrl_128.translated
@A: CL282 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":254:6:254:7|Feedback mux created for signal data_out_xhdl1[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_1_fifo_256x8.translated
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_1_rx_async.translated 
@N: CD233 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd":64:24:64:25|Using sequential encoding for type receive_states
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd":213:12:213:26|Removed redundant assignment
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd":269:15:269:29|OTHERS clause is not synthesized 
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd":361:15:361:29|OTHERS clause is not synthesized 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_1_rx_async.translated
@N: CL177 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Sharing sequential element clear_framing_error_en_i.
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Optimizing register bit receive_full_int to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Pruning register receive_full_int  
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Tx_async.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_1_tx_async.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Tx_async.vhd":286:10:286:18|Removed redundant assignment
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_1_tx_async.translated
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Clock_gen.vhd":35:7:35:41|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_1_clock_gen.rtl 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Clock_gen.vhd":55:7:55:19|Signal baud_cntr_one is undriven 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_1_clock_gen.rtl
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_1_coreuart.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_1_coreuartapb.translated
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd":61:7:61:43|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_0_coreuartapb.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd":290:12:290:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd":314:12:314:22|Removed redundant assignment
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Signal controlreg3 is undriven 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_0_coreuart.translated 
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd":358:9:358:22|OTHERS clause is not synthesized 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd":399:11:399:22|Removed redundant assignment
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":35:7:35:42|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_0_fifo_256x8.translated 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":70:10:70:15|Signal aempty is undriven 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":71:10:71:14|Signal afull is undriven 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":119:7:119:45|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_0_fifo_ctrl_128.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":261:12:261:25|Removed redundant assignment
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":284:7:284:44|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_0_ram128x8_pa4.translated 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":354:10:354:16|Signal inv_1_y is undriven 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_0_ram128x8_pa4.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_0_fifo_ctrl_128.translated
@A: CL282 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":254:6:254:7|Feedback mux created for signal data_out_xhdl1[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_0_fifo_256x8.translated
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_0_rx_async.translated 
@N: CD233 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd":64:24:64:25|Using sequential encoding for type receive_states
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd":213:12:213:26|Removed redundant assignment
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd":269:15:269:29|OTHERS clause is not synthesized 
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd":361:15:361:29|OTHERS clause is not synthesized 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_0_rx_async.translated
@N: CL177 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Sharing sequential element clear_framing_error_en_i.
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Optimizing register bit receive_full_int to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd":380:6:380:7|Pruning register receive_full_int  
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd":33:7:33:40|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_0_tx_async.translated 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd":286:10:286:18|Removed redundant assignment
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_0_tx_async.translated
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Clock_gen.vhd":35:7:35:41|Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_0_clock_gen.rtl 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Clock_gen.vhd":55:7:55:19|Signal baud_cntr_one is undriven 
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_0_clock_gen.rtl
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_0_coreuart.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_0_coreuartapb.translated
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd":149:10:149:20|Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\corespi.vhd":14:7:14:13|Synthesizing corespi_lib.corespi.behv 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\corespi_sfr.vhd":18:7:18:17|Synthesizing corespi_lib.corespi_sfr.behv 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\spi_slave.vhd":19:7:19:15|Synthesizing corespi_lib.spi_slave.behv 
Post processing for corespi_lib.spi_slave.behv
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\spi_master.vhd":18:7:18:16|Synthesizing corespi_lib.spi_master.behv 
@N: CD231 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\spi_master.vhd":51:14:51:15|Using onehot encoding for type fsm_type (idle="10000000000")
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\spi_master.vhd":107:12:107:25|OTHERS clause is not synthesized 
Post processing for corespi_lib.spi_master.behv
Post processing for corespi_lib.corespi_sfr.behv
Post processing for corespi_lib.corespi.behv
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":27:7:27:16|Synthesizing work.coreresetp.rtl 
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":477:8:477:25|Signal soft_ext_reset_out in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":478:8:478:21|Signal soft_reset_f2m in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":479:8:479:20|Signal soft_m3_reset in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":480:8:480:37|Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":481:8:481:27|Signal soft_fddr_core_reset in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":482:8:482:27|Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":483:8:483:28|Signal soft_sdif0_core_reset in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":484:8:484:27|Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":485:8:485:28|Signal soft_sdif1_core_reset in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":486:8:486:27|Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":487:8:487:28|Signal soft_sdif2_core_reset in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":488:8:488:27|Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":489:8:489:28|Signal soft_sdif3_core_reset in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":490:8:490:30|Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":491:8:491:30|Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process
Post processing for work.coreresetp.rtl
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1519:8:1519:9|Pruning register count_ddr_2(13 downto 0)  
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1495:8:1495:9|Pruning register count_sdif3_2(12 downto 0)  
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1471:8:1471:9|Pruning register count_sdif2_2(12 downto 0)  
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1447:8:1447:9|Pruning register count_sdif1_2(12 downto 0)  
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1423:8:1423:9|Pruning register count_sdif0_2(12 downto 0)  
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_ddr_enable_rcosc_2  
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_ddr_enable_q1_2  
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif3_enable_rcosc_2  
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif2_enable_rcosc_2  
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif1_enable_rcosc_2  
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif0_enable_rcosc_2  
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif3_enable_q1_2  
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif2_enable_q1_2  
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif1_enable_q1_2  
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif0_enable_q1_2  
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Pruning register count_sdif3_enable_3  
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Pruning register count_sdif2_enable_3  
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Pruning register count_sdif1_enable_3  
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Pruning register count_sdif0_enable_3  
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Pruning register count_ddr_enable_3  
@N: CL177 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1331:8:1331:9|Sharing sequential element M3_RESET_N_int.
@N: CL177 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif2_spll_lock_q1.
@N: CL177 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif1_spll_lock_q1.
@N: CL177 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif0_spll_lock_q1.
@N: CL177 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element fpll_lock_q1.
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1376:8:1376:9|Optimizing register bit EXT_RESET_OUT_int to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Pruning register release_ext_reset  
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1376:8:1376:9|Pruning register EXT_RESET_OUT_int  
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1376:8:1376:9|Pruning register sm2_state(2 downto 0)  
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":792:8:792:9|Pruning register sm2_areset_n_q1  
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":792:8:792:9|Pruning register sm2_areset_n_clk_base  
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd":11:7:11:19|Synthesizing work.coreinterrupt.synth 
Post processing for work.coreinterrupt.synth
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd":284:8:284:9|Optimizing register bit fiqSoft(0) to a constant 0
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd":284:8:284:9|Optimizing register bit fiqSoft(1) to a constant 0
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd":284:8:284:9|Optimizing register bit fiqSoft(2) to a constant 0
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd":284:8:284:9|Optimizing register bit fiqSoft(3) to a constant 0
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd":284:8:284:9|Optimizing register bit fiqSoft(4) to a constant 0
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd":284:8:284:9|Optimizing register bit fiqSoft(5) to a constant 0
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd":284:8:284:9|Optimizing register bit fiqSoft(6) to a constant 0
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd":284:8:284:9|Optimizing register bit fiqSoft(7) to a constant 0
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd":302:8:302:9|Optimizing register bit fiqEnable(0) to a constant 0
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd":302:8:302:9|Optimizing register bit fiqEnable(1) to a constant 0
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd":302:8:302:9|Optimizing register bit fiqEnable(2) to a constant 0
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd":302:8:302:9|Optimizing register bit fiqEnable(3) to a constant 0
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd":302:8:302:9|Optimizing register bit fiqEnable(4) to a constant 0
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd":302:8:302:9|Optimizing register bit fiqEnable(5) to a constant 0
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd":302:8:302:9|Optimizing register bit fiqEnable(6) to a constant 0
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd":302:8:302:9|Optimizing register bit fiqEnable(7) to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd":284:8:284:9|Pruning register fiqSoft(7 downto 0)  
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd":302:8:302:9|Pruning register fiqEnable(7 downto 0)  
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd":41:7:41:13|Synthesizing corei2c_lib.corei2c.rtl 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd":184:7:184:16|Signal seradr1apb is undriven 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd":92:7:92:17|Synthesizing corei2c_lib.corei2creal.rtl 
@N: CD231 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd":237:17:237:18|Using onehot encoding for type fsmmod_type (fsmmod0="1000000")
@N: CD231 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd":229:18:229:19|Using onehot encoding for type fsmsync_type (fsmsync0="10000000")
@N: CD231 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd":221:17:221:18|Using onehot encoding for type fsmdet_type (fsmdet0="1000000")
@N: CD231 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd":207:17:207:18|Using onehot encoding for type fsmsta_type (fsmsta08="100000000000000000000000000000")
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd":319:7:319:13|Signal sersmb7 is undriven 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd":320:7:320:13|Signal sersmb6 is undriven 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd":322:7:322:13|Signal sersmb4 is undriven 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd":324:7:324:13|Signal sersmb2 is undriven 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd":325:7:325:13|Signal sersmb1 is undriven 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd":326:7:326:13|Signal sersmb0 is undriven 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd":343:7:343:17|Signal smbsus_ni_d is undriven 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd":344:7:344:18|Signal smbsus_ni_d2 is undriven 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd":345:7:345:19|Signal smbalert_ni_d is undriven 
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd":346:7:346:20|Signal smbalert_ni_d2 is undriven 
Post processing for corei2c_lib.corei2creal.rtl
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd":2045:4:2045:5|Optimizing register bit ens1_pre to a constant 1
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd":2045:4:2045:5|Pruning register ens1_pre  
Post processing for corei2c_lib.corei2c.rtl
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd":200:6:200:7|Pruning register term_cnt_215us_reg_5(12 downto 0)  
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":29:7:29:14|Synthesizing coregpio_lib.coregpio.rtl 
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":542:14:542:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":565:14:565:21|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":588:14:588:22|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":626:16:626:24|Removed redundant assignment
@N: CD364 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":629:12:629:20|Removed redundant assignment
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":887:23:887:27|Signal paddr in the sensitivity list is not used in the process
Post processing for coregpio_lib.coregpio.rtl
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":34:7:34:14|Synthesizing coreapb3_lib.coreapb3.coreapb3_arch 
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":665:16:665:29|OTHERS clause is not synthesized 
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":1453:41:1453:46|Signal infill in the sensitivity list is not used in the process
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":616:7:616:15|Signal ia_prdata is undriven 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd":33:7:33:23|Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch 
Post processing for coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
Post processing for coreapb3_lib.coreapb3.coreapb3_arch
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":34:7:34:14|Synthesizing coreapb3_lib.coreapb3.coreapb3_arch 
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":665:16:665:29|OTHERS clause is not synthesized 
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":1453:41:1453:46|Signal infill in the sensitivity list is not used in the process
@W: CD638 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":616:7:616:15|Signal ia_prdata is undriven 
Post processing for coreapb3_lib.coreapb3.coreapb3_arch
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3.vhd":29:7:29:19|Synthesizing coreahbtoapb3_lib.coreahbtoapb3.trans 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":29:7:29:31|Synthesizing coreahbtoapb3_lib.coreahbtoapb3_apbaddrdata.trans 
Post processing for coreahbtoapb3_lib.coreahbtoapb3_apbaddrdata.trans
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_penablescheduler.vhd":28:7:28:36|Synthesizing coreahbtoapb3_lib.coreahbtoapb3_penablescheduler.trans 
Post processing for coreahbtoapb3_lib.coreahbtoapb3_penablescheduler.trans
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd":28:7:28:30|Synthesizing coreahbtoapb3_lib.coreahbtoapb3_ahbtoapbsm.trans 
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd":342:15:342:28|OTHERS clause is not synthesized 
Post processing for coreahbtoapb3_lib.coreahbtoapb3_ahbtoapbsm.trans
Post processing for coreahbtoapb3_lib.coreahbtoapb3.trans
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":27:7:27:17|Synthesizing coreahblite_lib.coreahblite.coreahblite_arch 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":25:7:25:28|Synthesizing coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd":24:7:24:28|Synthesizing coreahblite_lib.coreahblite_slavestage.trans 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":22:7:22:30|Synthesizing coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch 
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":391:12:391:25|OTHERS clause is not synthesized 
Post processing for coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch
Post processing for coreahblite_lib.coreahblite_slavestage.trans
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":24:7:24:29|Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch 
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":339:8:339:17|Signal sdataready in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":340:8:340:13|Signal shresp in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":341:8:341:16|Signal hrdata_s0 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":341:20:341:31|Signal hreadyout_s0 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":342:8:342:16|Signal hrdata_s1 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":342:20:342:31|Signal hreadyout_s1 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":343:8:343:16|Signal hrdata_s2 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":343:20:343:31|Signal hreadyout_s2 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":344:8:344:16|Signal hrdata_s3 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":344:20:344:31|Signal hreadyout_s3 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":345:8:345:16|Signal hrdata_s4 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":345:20:345:31|Signal hreadyout_s4 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":346:8:346:16|Signal hrdata_s5 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":346:20:346:31|Signal hreadyout_s5 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":347:8:347:16|Signal hrdata_s6 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":347:20:347:31|Signal hreadyout_s6 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":348:8:348:16|Signal hrdata_s7 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":348:20:348:31|Signal hreadyout_s7 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":349:8:349:16|Signal hrdata_s8 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":349:20:349:31|Signal hreadyout_s8 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":350:8:350:16|Signal hrdata_s9 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":350:20:350:31|Signal hreadyout_s9 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":351:8:351:17|Signal hrdata_s10 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":351:20:351:32|Signal hreadyout_s10 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":352:8:352:17|Signal hrdata_s11 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":352:20:352:32|Signal hreadyout_s11 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":353:8:353:17|Signal hrdata_s12 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":353:20:353:32|Signal hreadyout_s12 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":354:8:354:17|Signal hrdata_s13 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":354:20:354:32|Signal hreadyout_s13 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":355:8:355:17|Signal hrdata_s14 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":355:20:355:32|Signal hreadyout_s14 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":356:8:356:17|Signal hrdata_s15 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":356:20:356:32|Signal hreadyout_s15 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":357:8:357:17|Signal hrdata_s16 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":357:20:357:32|Signal hreadyout_s16 in the sensitivity list is not used in the process
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":637:12:637:25|OTHERS clause is not synthesized 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd":22:7:22:32|Synthesizing coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch 
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd":63:12:63:25|OTHERS clause is not synthesized 
Post processing for coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd":50:7:50:25|Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch 
Post processing for coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch
Post processing for coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch
@N: CL177 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":644:8:644:9|Sharing sequential element addrRegSMCurrentState.
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":24:7:24:29|Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch 
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":343:8:343:16|Signal hrdata_s2 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":343:20:343:31|Signal hreadyout_s2 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":344:8:344:16|Signal hrdata_s3 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":344:20:344:31|Signal hreadyout_s3 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":345:8:345:16|Signal hrdata_s4 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":345:20:345:31|Signal hreadyout_s4 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":346:8:346:16|Signal hrdata_s5 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":346:20:346:31|Signal hreadyout_s5 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":347:8:347:16|Signal hrdata_s6 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":347:20:347:31|Signal hreadyout_s6 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":348:8:348:16|Signal hrdata_s7 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":348:20:348:31|Signal hreadyout_s7 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":349:8:349:16|Signal hrdata_s8 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":349:20:349:31|Signal hreadyout_s8 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":350:8:350:16|Signal hrdata_s9 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":350:20:350:31|Signal hreadyout_s9 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":351:8:351:17|Signal hrdata_s10 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":351:20:351:32|Signal hreadyout_s10 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":352:8:352:17|Signal hrdata_s11 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":352:20:352:32|Signal hreadyout_s11 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":353:8:353:17|Signal hrdata_s12 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":353:20:353:32|Signal hreadyout_s12 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":354:8:354:17|Signal hrdata_s13 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":354:20:354:32|Signal hreadyout_s13 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":355:8:355:17|Signal hrdata_s14 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":355:20:355:32|Signal hreadyout_s14 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":356:8:356:17|Signal hrdata_s15 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":356:20:356:32|Signal hreadyout_s15 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":357:8:357:17|Signal hrdata_s16 in the sensitivity list is not used in the process
@W: CD434 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":357:20:357:32|Signal hreadyout_s16 in the sensitivity list is not used in the process
@W: CD604 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":637:12:637:25|OTHERS clause is not synthesized 
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd":50:7:50:25|Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch 
Post processing for coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch
Post processing for coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch
@N: CL177 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":644:8:644:9|Sharing sequential element addrRegSMCurrentState.
Post processing for coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch
Post processing for coreahblite_lib.coreahblite.coreahblite_arch
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CCC_0\M2sExt_sb_CCC_0_FCCC.vhd":8:7:8:26|Synthesizing work.m2sext_sb_ccc_0_fccc.def_arch 
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd":794:10:794:12|Synthesizing smartfusion2.ccc.syn_black_box 
Post processing for smartfusion2.ccc.syn_black_box
Post processing for work.m2sext_sb_ccc_0_fccc.def_arch
Post processing for work.m2sext_sb.rtl
@N: CD630 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt\IO_0\M2sExt_IO_0_IO.vhd":8:7:8:20|Synthesizing work.m2sext_io_0_io.def_arch 
Post processing for work.m2sext_io_0_io.def_arch
Post processing for work.m2sext.rtl
@W: CL246 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":45:8:45:17|Input port bits 16 to 2 of sdataready(16 downto 0) are unused 
@W: CL246 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":46:8:46:13|Input port bits 16 to 2 of shresp(16 downto 0) are unused 
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":59:8:59:16|Input HRDATA_S2 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":60:8:60:19|Input HREADYOUT_S2 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":61:8:61:16|Input HRDATA_S3 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":62:8:62:19|Input HREADYOUT_S3 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":63:8:63:16|Input HRDATA_S4 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":64:8:64:19|Input HREADYOUT_S4 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":65:8:65:16|Input HRDATA_S5 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":66:8:66:19|Input HREADYOUT_S5 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":67:8:67:16|Input HRDATA_S6 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":68:8:68:19|Input HREADYOUT_S6 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":69:8:69:16|Input HRDATA_S7 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":70:8:70:19|Input HREADYOUT_S7 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":71:8:71:16|Input HRDATA_S8 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":72:8:72:19|Input HREADYOUT_S8 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":73:8:73:16|Input HRDATA_S9 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":74:8:74:19|Input HREADYOUT_S9 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":75:8:75:17|Input HRDATA_S10 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":76:8:76:20|Input HREADYOUT_S10 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":77:8:77:17|Input HRDATA_S11 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":78:8:78:20|Input HREADYOUT_S11 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":79:8:79:17|Input HRDATA_S12 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":80:8:80:20|Input HREADYOUT_S12 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":81:8:81:17|Input HRDATA_S13 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":82:8:82:20|Input HREADYOUT_S13 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":83:8:83:17|Input HRDATA_S14 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":84:8:84:20|Input HREADYOUT_S14 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":85:8:85:17|Input HRDATA_S15 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":86:8:86:20|Input HREADYOUT_S15 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":87:8:87:17|Input HRDATA_S16 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":88:8:88:20|Input HREADYOUT_S16 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":45:8:45:17|Input SDATAREADY is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":46:8:46:13|Input SHRESP is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":55:8:55:16|Input HRDATA_S0 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":56:8:56:19|Input HREADYOUT_S0 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":57:8:57:16|Input HRDATA_S1 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":58:8:58:19|Input HREADYOUT_S1 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":59:8:59:16|Input HRDATA_S2 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":60:8:60:19|Input HREADYOUT_S2 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":61:8:61:16|Input HRDATA_S3 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":62:8:62:19|Input HREADYOUT_S3 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":63:8:63:16|Input HRDATA_S4 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":64:8:64:19|Input HREADYOUT_S4 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":65:8:65:16|Input HRDATA_S5 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":66:8:66:19|Input HREADYOUT_S5 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":67:8:67:16|Input HRDATA_S6 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":68:8:68:19|Input HREADYOUT_S6 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":69:8:69:16|Input HRDATA_S7 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":70:8:70:19|Input HREADYOUT_S7 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":71:8:71:16|Input HRDATA_S8 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":72:8:72:19|Input HREADYOUT_S8 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":73:8:73:16|Input HRDATA_S9 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":74:8:74:19|Input HREADYOUT_S9 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":75:8:75:17|Input HRDATA_S10 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":76:8:76:20|Input HREADYOUT_S10 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":77:8:77:17|Input HRDATA_S11 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":78:8:78:20|Input HREADYOUT_S11 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":79:8:79:17|Input HRDATA_S12 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":80:8:80:20|Input HREADYOUT_S12 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":81:8:81:17|Input HRDATA_S13 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":82:8:82:20|Input HREADYOUT_S13 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":83:8:83:17|Input HRDATA_S14 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":84:8:84:20|Input HREADYOUT_S14 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":85:8:85:17|Input HRDATA_S15 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":86:8:86:20|Input HREADYOUT_S15 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":87:8:87:17|Input HRDATA_S16 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":88:8:88:20|Input HREADYOUT_S16 is unused
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Trying to extract state machine for register arbRegSMCurrentState
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":54:8:54:16|Input HWDATA_M1 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":63:8:63:16|Input HWDATA_M2 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":72:8:72:16|Input HWDATA_M3 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":98:8:98:16|Input HRDATA_S2 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":99:8:99:19|Input HREADYOUT_S2 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":100:8:100:15|Input HRESP_S2 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":109:8:109:16|Input HRDATA_S3 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":110:8:110:19|Input HREADYOUT_S3 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":111:8:111:15|Input HRESP_S3 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":120:8:120:16|Input HRDATA_S4 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":121:8:121:19|Input HREADYOUT_S4 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":122:8:122:15|Input HRESP_S4 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":131:8:131:16|Input HRDATA_S5 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":132:8:132:19|Input HREADYOUT_S5 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":133:8:133:15|Input HRESP_S5 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":142:8:142:16|Input HRDATA_S6 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":143:8:143:19|Input HREADYOUT_S6 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":144:8:144:15|Input HRESP_S6 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":153:8:153:16|Input HRDATA_S7 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":154:8:154:19|Input HREADYOUT_S7 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":155:8:155:15|Input HRESP_S7 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":164:8:164:16|Input HRDATA_S8 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":165:8:165:19|Input HREADYOUT_S8 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":166:8:166:15|Input HRESP_S8 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":175:8:175:16|Input HRDATA_S9 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":176:8:176:19|Input HREADYOUT_S9 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":177:8:177:15|Input HRESP_S9 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":186:8:186:17|Input HRDATA_S10 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":187:8:187:20|Input HREADYOUT_S10 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":188:8:188:16|Input HRESP_S10 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":197:8:197:17|Input HRDATA_S11 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":198:8:198:20|Input HREADYOUT_S11 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":199:8:199:16|Input HRESP_S11 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":208:8:208:17|Input HRDATA_S12 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":209:8:209:20|Input HREADYOUT_S12 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":210:8:210:16|Input HRESP_S12 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":219:8:219:17|Input HRDATA_S13 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":220:8:220:20|Input HREADYOUT_S13 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":221:8:221:16|Input HRESP_S13 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":230:8:230:17|Input HRDATA_S14 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":231:8:231:20|Input HREADYOUT_S14 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":232:8:232:16|Input HRESP_S14 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":241:8:241:17|Input HRDATA_S15 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":242:8:242:20|Input HREADYOUT_S15 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":243:8:243:16|Input HRESP_S15 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":252:8:252:17|Input HRDATA_S16 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":253:8:253:20|Input HREADYOUT_S16 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":254:8:254:16|Input HRESP_S16 is unused
@W: CL247 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":124:0:124:8|Input port bit 0 of htrans_m0(1 downto 0) is unused 
@W: CL247 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":135:0:135:8|Input port bit 0 of htrans_m1(1 downto 0) is unused 
@W: CL247 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":146:0:146:8|Input port bit 0 of htrans_m2(1 downto 0) is unused 
@W: CL247 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":157:0:157:8|Input port bit 0 of htrans_m3(1 downto 0) is unused 
@W: CL247 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":167:0:167:7|Input port bit 1 of hresp_s0(1 downto 0) is unused 
@W: CL247 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":180:0:180:7|Input port bit 1 of hresp_s1(1 downto 0) is unused 
@W: CL247 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":193:0:193:7|Input port bit 1 of hresp_s2(1 downto 0) is unused 
@W: CL247 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":206:0:206:7|Input port bit 1 of hresp_s3(1 downto 0) is unused 
@W: CL247 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":219:0:219:7|Input port bit 1 of hresp_s4(1 downto 0) is unused 
@W: CL247 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":232:0:232:7|Input port bit 1 of hresp_s5(1 downto 0) is unused 
@W: CL247 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":245:0:245:7|Input port bit 1 of hresp_s6(1 downto 0) is unused 
@W: CL247 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":258:0:258:7|Input port bit 1 of hresp_s7(1 downto 0) is unused 
@W: CL247 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":271:0:271:7|Input port bit 1 of hresp_s8(1 downto 0) is unused 
@W: CL247 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":284:0:284:7|Input port bit 1 of hresp_s9(1 downto 0) is unused 
@W: CL247 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":297:0:297:8|Input port bit 1 of hresp_s10(1 downto 0) is unused 
@W: CL247 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":310:0:310:8|Input port bit 1 of hresp_s11(1 downto 0) is unused 
@W: CL247 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":323:0:323:8|Input port bit 1 of hresp_s12(1 downto 0) is unused 
@W: CL247 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":336:0:336:8|Input port bit 1 of hresp_s13(1 downto 0) is unused 
@W: CL247 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":349:0:349:8|Input port bit 1 of hresp_s14(1 downto 0) is unused 
@W: CL247 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":362:0:362:8|Input port bit 1 of hresp_s15(1 downto 0) is unused 
@W: CL247 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":375:0:375:8|Input port bit 1 of hresp_s16(1 downto 0) is unused 
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":127:0:127:8|Input HBURST_M0 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":128:0:128:7|Input HPROT_M0 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":138:0:138:8|Input HBURST_M1 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":139:0:139:7|Input HPROT_M1 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":149:0:149:8|Input HBURST_M2 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":150:0:150:7|Input HPROT_M2 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":160:0:160:8|Input HBURST_M3 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":161:0:161:7|Input HPROT_M3 is unused
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd":257:6:257:7|Trying to extract state machine for register ahbToApbSMState
Extracted state machine for register ahbToApbSMState
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_penablescheduler.vhd":130:6:130:7|Trying to extract state machine for register penableSchedulerState
Extracted state machine for register penableSchedulerState
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL247 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3.vhd":46:6:46:11|Input port bit 0 of htrans(1 downto 0) is unused 
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":75:0:75:4|Input IADDR is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":76:0:76:6|Input PRESETN is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":77:0:77:3|Input PCLK is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":75:0:75:4|Input IADDR is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":76:0:76:6|Input PRESETN is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":77:0:77:3|Input PCLK is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":121:0:121:8|Input PRDATAS14 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":122:0:122:8|Input PRDATAS15 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":138:0:138:8|Input PREADYS14 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":139:0:139:8|Input PREADYS15 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":155:0:155:9|Input PSLVERRS14 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":156:0:156:9|Input PSLVERRS15 is unused
@N: CL134 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Found RAM CONFIG_reg, depth=32, width=8
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd":2446:4:2446:5|Trying to extract state machine for register fsmmod
Extracted state machine for register fsmmod
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd":2224:4:2224:5|Trying to extract state machine for register fsmdet
Extracted state machine for register fsmdet
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd":1543:4:1543:5|Trying to extract state machine for register fsmsync
Extracted state machine for register fsmsync
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd":116:2:116:12|Input pulse_215us is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd":119:2:119:12|Input seradr1apb0 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd":144:2:144:12|Input SMBALERT_NI is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd":146:2:146:10|Input SMBSUS_NI is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd":33:8:33:17|Input fiqSource7 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd":34:8:34:17|Input fiqSource6 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd":35:8:35:17|Input fiqSource5 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd":36:8:36:17|Input fiqSource4 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd":37:8:37:17|Input fiqSource3 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd":38:8:38:17|Input fiqSource2 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd":39:8:39:17|Input fiqSource1 is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd":40:8:40:17|Input fiqSource0 is unused
@N: CL177 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif0_spll_lock_q2.
@N: CL177 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element fpll_lock_q2.
@N: CL177 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif1_spll_lock_q2.
@N: CL177 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif2_spll_lock_q2.
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Trying to extract state machine for register sdif3_state
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Trying to extract state machine for register sdif2_state
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Trying to extract state machine for register sdif1_state
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Trying to extract state machine for register sdif0_state
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Trying to extract state machine for register sm0_state
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":96:4:96:12|Input CLK_LTSSM is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":123:4:123:12|Input FPLL_LOCK is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":126:4:126:18|Input SDIF0_SPLL_LOCK is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":135:4:135:18|Input SDIF1_SPLL_LOCK is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":139:4:139:18|Input SDIF2_SPLL_LOCK is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":143:4:143:18|Input SDIF3_SPLL_LOCK is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":157:4:157:13|Input SDIF0_PSEL is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":158:4:158:15|Input SDIF0_PWRITE is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":159:4:159:15|Input SDIF0_PRDATA is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":160:4:160:13|Input SDIF1_PSEL is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":161:4:161:15|Input SDIF1_PWRITE is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":162:4:162:15|Input SDIF1_PRDATA is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":163:4:163:13|Input SDIF2_PSEL is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":164:4:164:15|Input SDIF2_PWRITE is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":165:4:165:15|Input SDIF2_PRDATA is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":166:4:166:13|Input SDIF3_PSEL is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":167:4:167:15|Input SDIF3_PWRITE is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":168:4:168:15|Input SDIF3_PRDATA is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":174:4:174:21|Input SOFT_EXT_RESET_OUT is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":175:4:175:17|Input SOFT_RESET_F2M is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":176:4:176:16|Input SOFT_M3_RESET is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":177:4:177:33|Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":178:4:178:23|Input SOFT_FDDR_CORE_RESET is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":179:4:179:23|Input SOFT_SDIF0_PHY_RESET is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":180:4:180:24|Input SOFT_SDIF0_CORE_RESET is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":181:4:181:23|Input SOFT_SDIF1_PHY_RESET is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":182:4:182:24|Input SOFT_SDIF1_CORE_RESET is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":183:4:183:23|Input SOFT_SDIF2_PHY_RESET is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":184:4:184:24|Input SOFT_SDIF2_CORE_RESET is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":185:4:185:23|Input SOFT_SDIF3_PHY_RESET is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":186:4:186:24|Input SOFT_SDIF3_CORE_RESET is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":190:4:190:26|Input SOFT_SDIF0_0_CORE_RESET is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":191:4:191:26|Input SOFT_SDIF0_1_CORE_RESET is unused
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\spi_master.vhd":158:6:158:7|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 11 reachable states with original encodings of:
   00000000001
   00000000010
   00000000100
   00000001000
   00000010000
   00000100000
   00001000000
   00010000000
   00100000000
   01000000000
   10000000000
@W: CL246 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\corespi.vhd":41:0:41:4|Input port bits 1 to 0 of paddr(3 downto 0) are unused 
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Clock_gen.vhd":41:13:41:29|Input BAUD_VAL_FRACTION is unused
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd":126:4:126:5|Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd":43:9:43:20|Input rst_tx_empty is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd":44:9:44:19|Input tx_hold_reg is unused
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Optimizing register bit overflow_int to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Pruning register overflow_int  
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd":183:6:183:7|Optimizing register bit overflow_xhdl1 to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd":183:6:183:7|Pruning register overflow_xhdl1  
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd":45:6:45:17|Input read_rx_byte is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":38:6:38:11|Input RCLOCK is unused
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd":337:6:337:7|Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd":82:6:82:10|Input port bits 1 to 0 of paddr(4 downto 0) are unused 
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Clock_gen.vhd":41:13:41:29|Input BAUD_VAL_FRACTION is unused
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Tx_async.vhd":126:4:126:5|Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Tx_async.vhd":43:9:43:20|Input rst_tx_empty is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Tx_async.vhd":44:9:44:19|Input tx_hold_reg is unused
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Optimizing register bit overflow_int to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Pruning register overflow_int  
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd":183:6:183:7|Optimizing register bit overflow_xhdl1 to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd":183:6:183:7|Pruning register overflow_xhdl1  
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd":45:6:45:17|Input read_rx_byte is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":38:6:38:11|Input RCLOCK is unused
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUART.vhd":337:6:337:7|Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUARTapb.vhd":82:6:82:10|Input port bits 1 to 0 of paddr(4 downto 0) are unused 
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Clock_gen.vhd":41:13:41:29|Input BAUD_VAL_FRACTION is unused
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Tx_async.vhd":126:4:126:5|Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Tx_async.vhd":43:9:43:20|Input rst_tx_empty is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Tx_async.vhd":44:9:44:19|Input tx_hold_reg is unused
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Optimizing register bit overflow_int to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Pruning register overflow_int  
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd":183:6:183:7|Optimizing register bit overflow_xhdl1 to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd":183:6:183:7|Pruning register overflow_xhdl1  
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd":45:6:45:17|Input read_rx_byte is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":38:6:38:11|Input RCLOCK is unused
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUART.vhd":337:6:337:7|Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUARTapb.vhd":82:6:82:10|Input port bits 1 to 0 of paddr(4 downto 0) are unused 
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Clock_gen.vhd":41:13:41:29|Input BAUD_VAL_FRACTION is unused
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Tx_async.vhd":126:4:126:5|Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Tx_async.vhd":43:9:43:20|Input rst_tx_empty is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Tx_async.vhd":44:9:44:19|Input tx_hold_reg is unused
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Optimizing register bit overflow_int to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Pruning register overflow_int  
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd":183:6:183:7|Optimizing register bit overflow_xhdl1 to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd":183:6:183:7|Pruning register overflow_xhdl1  
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd":45:6:45:17|Input read_rx_byte is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":38:6:38:11|Input RCLOCK is unused
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUART.vhd":337:6:337:7|Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUARTapb.vhd":82:6:82:10|Input port bits 1 to 0 of paddr(4 downto 0) are unused 
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Clock_gen.vhd":41:13:41:29|Input BAUD_VAL_FRACTION is unused
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Tx_async.vhd":126:4:126:5|Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Tx_async.vhd":43:9:43:20|Input rst_tx_empty is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Tx_async.vhd":44:9:44:19|Input tx_hold_reg is unused
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Optimizing register bit overflow_int to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Pruning register overflow_int  
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd":183:6:183:7|Optimizing register bit overflow_xhdl1 to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd":183:6:183:7|Pruning register overflow_xhdl1  
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd":45:6:45:17|Input read_rx_byte is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":38:6:38:11|Input RCLOCK is unused
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUART.vhd":337:6:337:7|Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUARTapb.vhd":82:6:82:10|Input port bits 1 to 0 of paddr(4 downto 0) are unused 
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Clock_gen.vhd":41:13:41:29|Input BAUD_VAL_FRACTION is unused
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Tx_async.vhd":126:4:126:5|Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Tx_async.vhd":43:9:43:20|Input rst_tx_empty is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Tx_async.vhd":44:9:44:19|Input tx_hold_reg is unused
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Optimizing register bit overflow_int to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Pruning register overflow_int  
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd":183:6:183:7|Optimizing register bit overflow_xhdl1 to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd":183:6:183:7|Pruning register overflow_xhdl1  
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd":45:6:45:17|Input read_rx_byte is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":38:6:38:11|Input RCLOCK is unused
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUART.vhd":337:6:337:7|Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUARTapb.vhd":82:6:82:10|Input port bits 1 to 0 of paddr(4 downto 0) are unused 
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Clock_gen.vhd":41:13:41:29|Input BAUD_VAL_FRACTION is unused
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Tx_async.vhd":126:4:126:5|Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Tx_async.vhd":43:9:43:20|Input rst_tx_empty is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Tx_async.vhd":44:9:44:19|Input tx_hold_reg is unused
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Optimizing register bit overflow_int to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Pruning register overflow_int  
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd":183:6:183:7|Optimizing register bit overflow_xhdl1 to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd":183:6:183:7|Pruning register overflow_xhdl1  
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd":45:6:45:17|Input read_rx_byte is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":38:6:38:11|Input RCLOCK is unused
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUART.vhd":337:6:337:7|Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUARTapb.vhd":82:6:82:10|Input port bits 1 to 0 of paddr(4 downto 0) are unused 
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Clock_gen.vhd":41:13:41:29|Input BAUD_VAL_FRACTION is unused
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Tx_async.vhd":126:4:126:5|Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Tx_async.vhd":43:9:43:20|Input rst_tx_empty is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Tx_async.vhd":44:9:44:19|Input tx_hold_reg is unused
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Optimizing register bit overflow_int to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Pruning register overflow_int  
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd":183:6:183:7|Optimizing register bit overflow_xhdl1 to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd":183:6:183:7|Pruning register overflow_xhdl1  
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd":45:6:45:17|Input read_rx_byte is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":38:6:38:11|Input RCLOCK is unused
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUART.vhd":337:6:337:7|Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUARTapb.vhd":82:6:82:10|Input port bits 1 to 0 of paddr(4 downto 0) are unused 
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Clock_gen.vhd":41:13:41:29|Input BAUD_VAL_FRACTION is unused
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Tx_async.vhd":126:4:126:5|Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Tx_async.vhd":43:9:43:20|Input rst_tx_empty is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Tx_async.vhd":44:9:44:19|Input tx_hold_reg is unused
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Optimizing register bit overflow_int to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Pruning register overflow_int  
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd":183:6:183:7|Optimizing register bit overflow_xhdl1 to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd":183:6:183:7|Pruning register overflow_xhdl1  
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd":45:6:45:17|Input read_rx_byte is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":38:6:38:11|Input RCLOCK is unused
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUART.vhd":337:6:337:7|Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUARTapb.vhd":82:6:82:10|Input port bits 1 to 0 of paddr(4 downto 0) are unused 
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Clock_gen.vhd":41:13:41:29|Input BAUD_VAL_FRACTION is unused
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Tx_async.vhd":126:4:126:5|Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Tx_async.vhd":43:9:43:20|Input rst_tx_empty is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Tx_async.vhd":44:9:44:19|Input tx_hold_reg is unused
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Optimizing register bit overflow_int to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Pruning register overflow_int  
@W: CL190 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd":183:6:183:7|Optimizing register bit overflow_xhdl1 to a constant 0
@W: CL169 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd":183:6:183:7|Pruning register overflow_xhdl1  
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd":227:6:227:7|Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd":45:6:45:17|Input read_rx_byte is unused
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":38:6:38:11|Input RCLOCK is unused
@N: CL201 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUART.vhd":337:6:337:7|Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUARTapb.vhd":82:6:82:10|Input port bits 1 to 0 of paddr(4 downto 0) are unused 
@W: CL159 :"C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd":10:10:10:12|Input XTL is unused

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 99MB peak: 101MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Oct 09 15:32:44 2016

###########################################################]
Synopsys Netlist Linker, version comp201503sp1p1, Build 240R, built Dec  1 2015
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 86MB peak: 87MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Oct 09 15:32:46 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Sun Oct 09 15:32:46 2016

###########################################################]
