{
  "module_name": "ssb_private.h",
  "hash_id": "589c91579c307358240750d8de14353bcb3df6d4bceb0380f7421746b79f07b4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/ssb/ssb_private.h",
  "human_readable_source": " \n#ifndef LINUX_SSB_PRIVATE_H_\n#define LINUX_SSB_PRIVATE_H_\n\n#define PFX\t\t\"ssb: \"\n#define pr_fmt(fmt)\tPFX fmt\n\n#include <linux/ssb/ssb.h>\n#include <linux/types.h>\n#include <linux/bcm47xx_wdt.h>\n\n\n \n#ifdef CONFIG_SSB_PCIHOST\nextern int ssb_pci_switch_core(struct ssb_bus *bus,\n\t\t\t       struct ssb_device *dev);\nextern int ssb_pci_switch_coreidx(struct ssb_bus *bus,\n\t\t\t\t  u8 coreidx);\nextern int ssb_pci_xtal(struct ssb_bus *bus, u32 what,\n\t\t\tint turn_on);\nextern int ssb_pci_get_invariants(struct ssb_bus *bus,\n\t\t\t\t  struct ssb_init_invariants *iv);\nextern void ssb_pci_exit(struct ssb_bus *bus);\nextern int ssb_pci_init(struct ssb_bus *bus);\nextern const struct ssb_bus_ops ssb_pci_ops;\n\n#else  \n\nstatic inline int ssb_pci_switch_core(struct ssb_bus *bus,\n\t\t\t\t      struct ssb_device *dev)\n{\n\treturn 0;\n}\nstatic inline int ssb_pci_switch_coreidx(struct ssb_bus *bus,\n\t\t\t\t\t u8 coreidx)\n{\n\treturn 0;\n}\nstatic inline int ssb_pci_xtal(struct ssb_bus *bus, u32 what,\n\t\t\t       int turn_on)\n{\n\treturn 0;\n}\nstatic inline void ssb_pci_exit(struct ssb_bus *bus)\n{\n}\nstatic inline int ssb_pci_init(struct ssb_bus *bus)\n{\n\treturn 0;\n}\n#endif  \n\n\n \n#ifdef CONFIG_SSB_PCMCIAHOST\nextern int ssb_pcmcia_switch_coreidx(struct ssb_bus *bus,\n\t\t\t\t     u8 coreidx);\nextern int ssb_pcmcia_switch_segment(struct ssb_bus *bus,\n\t\t\t\t     u8 seg);\nextern int ssb_pcmcia_get_invariants(struct ssb_bus *bus,\n\t\t\t\t     struct ssb_init_invariants *iv);\nextern int ssb_pcmcia_hardware_setup(struct ssb_bus *bus);\nextern void ssb_pcmcia_exit(struct ssb_bus *bus);\nextern int ssb_pcmcia_init(struct ssb_bus *bus);\nextern int ssb_host_pcmcia_init(void);\nextern void ssb_host_pcmcia_exit(void);\nextern const struct ssb_bus_ops ssb_pcmcia_ops;\n#else  \nstatic inline int ssb_pcmcia_switch_coreidx(struct ssb_bus *bus,\n\t\t\t\t\t    u8 coreidx)\n{\n\treturn 0;\n}\nstatic inline int ssb_pcmcia_switch_segment(struct ssb_bus *bus,\n\t\t\t\t\t    u8 seg)\n{\n\treturn 0;\n}\nstatic inline int ssb_pcmcia_hardware_setup(struct ssb_bus *bus)\n{\n\treturn 0;\n}\nstatic inline void ssb_pcmcia_exit(struct ssb_bus *bus)\n{\n}\nstatic inline int ssb_pcmcia_init(struct ssb_bus *bus)\n{\n\treturn 0;\n}\nstatic inline int ssb_host_pcmcia_init(void)\n{\n\treturn 0;\n}\nstatic inline void ssb_host_pcmcia_exit(void)\n{\n}\n#endif  \n\n \n#ifdef CONFIG_SSB_SDIOHOST\nextern int ssb_sdio_get_invariants(struct ssb_bus *bus,\n\t\t\t\t     struct ssb_init_invariants *iv);\n\nextern u32 ssb_sdio_scan_read32(struct ssb_bus *bus, u16 offset);\nextern int ssb_sdio_scan_switch_coreidx(struct ssb_bus *bus, u8 coreidx);\nextern void ssb_sdio_exit(struct ssb_bus *bus);\nextern int ssb_sdio_init(struct ssb_bus *bus);\n\nextern const struct ssb_bus_ops ssb_sdio_ops;\n#else  \nstatic inline u32 ssb_sdio_scan_read32(struct ssb_bus *bus, u16 offset)\n{\n\treturn 0;\n}\nstatic inline int ssb_sdio_scan_switch_coreidx(struct ssb_bus *bus, u8 coreidx)\n{\n\treturn 0;\n}\nstatic inline void ssb_sdio_exit(struct ssb_bus *bus)\n{\n}\nstatic inline int ssb_sdio_init(struct ssb_bus *bus)\n{\n\treturn 0;\n}\n#endif  \n\n \n\n#ifdef CONFIG_SSB_HOST_SOC\nextern const struct ssb_bus_ops ssb_host_soc_ops;\n\nextern int ssb_host_soc_get_invariants(struct ssb_bus *bus,\n\t\t\t\t       struct ssb_init_invariants *iv);\n#endif\n\n \nextern const char *ssb_core_name(u16 coreid);\nextern int ssb_bus_scan(struct ssb_bus *bus,\n\t\t\tunsigned long baseaddr);\nextern void ssb_iounmap(struct ssb_bus *ssb);\n\n\n \nextern\nssize_t ssb_attr_sprom_show(struct ssb_bus *bus, char *buf,\n\t\t\t    int (*sprom_read)(struct ssb_bus *bus, u16 *sprom));\nextern\nssize_t ssb_attr_sprom_store(struct ssb_bus *bus,\n\t\t\t     const char *buf, size_t count,\n\t\t\t     int (*sprom_check_crc)(const u16 *sprom, size_t size),\n\t\t\t     int (*sprom_write)(struct ssb_bus *bus, const u16 *sprom));\nextern int ssb_fill_sprom_with_fallback(struct ssb_bus *bus,\n\t\t\t\t\tstruct ssb_sprom *out);\n\n\n \nextern u32 ssb_calc_clock_rate(u32 plltype, u32 n, u32 m);\nextern struct ssb_bus *ssb_pci_dev_to_bus(struct pci_dev *pdev);\nint ssb_for_each_bus_call(unsigned long data,\n\t\t\t  int (*func)(struct ssb_bus *bus, unsigned long data));\nextern struct ssb_bus *ssb_pcmcia_dev_to_bus(struct pcmcia_device *pdev);\n\nstruct ssb_freeze_context {\n\t \n\tstruct ssb_bus *bus;\n\t \n\tbool device_frozen[SSB_MAX_NR_CORES];\n};\nextern int ssb_devices_freeze(struct ssb_bus *bus, struct ssb_freeze_context *ctx);\nextern int ssb_devices_thaw(struct ssb_freeze_context *ctx);\n\n\n\n \n#ifdef CONFIG_SSB_B43_PCI_BRIDGE\nextern int __init b43_pci_ssb_bridge_init(void);\nextern void __exit b43_pci_ssb_bridge_exit(void);\n#else  \nstatic inline int b43_pci_ssb_bridge_init(void)\n{\n\treturn 0;\n}\nstatic inline void b43_pci_ssb_bridge_exit(void)\n{\n}\n#endif  \n\n \nextern u32 ssb_pmu_get_cpu_clock(struct ssb_chipcommon *cc);\nextern u32 ssb_pmu_get_controlclock(struct ssb_chipcommon *cc);\nextern u32 ssb_pmu_get_alp_clock(struct ssb_chipcommon *cc);\n\nextern u32 ssb_chipco_watchdog_timer_set_wdt(struct bcm47xx_wdt *wdt,\n\t\t\t\t\t     u32 ticks);\nextern u32 ssb_chipco_watchdog_timer_set_ms(struct bcm47xx_wdt *wdt, u32 ms);\n\n \n#ifdef CONFIG_SSB_SFLASH\nint ssb_sflash_init(struct ssb_chipcommon *cc);\n#else\nstatic inline int ssb_sflash_init(struct ssb_chipcommon *cc)\n{\n\tpr_err(\"Serial flash not supported\\n\");\n\treturn 0;\n}\n#endif  \n\n#ifdef CONFIG_SSB_DRIVER_MIPS\nextern struct platform_device ssb_pflash_dev;\n#endif\n\n#ifdef CONFIG_SSB_SFLASH\nextern struct platform_device ssb_sflash_dev;\n#endif\n\n#ifdef CONFIG_SSB_DRIVER_EXTIF\nextern u32 ssb_extif_watchdog_timer_set_wdt(struct bcm47xx_wdt *wdt, u32 ticks);\nextern u32 ssb_extif_watchdog_timer_set_ms(struct bcm47xx_wdt *wdt, u32 ms);\n#else\nstatic inline u32 ssb_extif_watchdog_timer_set_wdt(struct bcm47xx_wdt *wdt,\n\t\t\t\t\t\t   u32 ticks)\n{\n\treturn 0;\n}\nstatic inline u32 ssb_extif_watchdog_timer_set_ms(struct bcm47xx_wdt *wdt,\n\t\t\t\t\t\t  u32 ms)\n{\n\treturn 0;\n}\n#endif\n\n#ifdef CONFIG_SSB_EMBEDDED\nextern int ssb_watchdog_register(struct ssb_bus *bus);\n#else  \nstatic inline int ssb_watchdog_register(struct ssb_bus *bus)\n{\n\treturn 0;\n}\n#endif  \n\n#ifdef CONFIG_SSB_DRIVER_EXTIF\nextern void ssb_extif_init(struct ssb_extif *extif);\n#else\nstatic inline void ssb_extif_init(struct ssb_extif *extif)\n{\n}\n#endif\n\n#ifdef CONFIG_SSB_DRIVER_GPIO\nextern int ssb_gpio_init(struct ssb_bus *bus);\nextern int ssb_gpio_unregister(struct ssb_bus *bus);\n#else  \nstatic inline int ssb_gpio_init(struct ssb_bus *bus)\n{\n\treturn -ENOTSUPP;\n}\nstatic inline int ssb_gpio_unregister(struct ssb_bus *bus)\n{\n\treturn 0;\n}\n#endif  \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}