<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>control/mmwavelink/include/rl_monitoring.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_56ea320f36428fc096e6ea8f45d8dae0.html">control</a></li><li class="navelem"><a class="el" href="dir_118ff5efaebde8ab2c0e3042bd5744e3.html">mmwavelink</a></li><li class="navelem"><a class="el" href="dir_df71c6939ebc806978a05d8ef204119e.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">rl_monitoring.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/****************************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * FileName     : rl_monitoring.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Description  : This file defines the functions required for Monitoring.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> ****************************************************************************************</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * (C) Copyright 2014, Texas Instruments Incorporated. - TI web address www.ti.com</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *---------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *  Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *  are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    this list of conditions and the following disclaimer in the documentation</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    Neither the name of Texas Instruments Incorporated nor the names of its</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *    contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *    software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *  THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *  PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT  OWNER OR CONTRIBUTORS</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *  BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *  CONTRACT,  STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *  POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/****************************************************************************************</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * FILE INCLUSION PROTECTION</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> ****************************************************************************************</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#ifndef RL_MONITORING_H</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define RL_MONITORING_H</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> * INCLUDE FILES</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> ******************************************************************************</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define RL_MON_RF_FREQ_CNT                      (3U)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define RL_NUM_MON_SLICES_MAX                   (127U)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> * GLOBAL VARIABLES/DATA-TYPES DEFINITIONS</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> ******************************************************************************</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="structrl_mon_dig_enables__t.html">   72</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMonDigEnables</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;{</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structrl_mon_dig_enables__t.html#ad1ff388f1a371a4e75b9b13708a1a093">  105</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_mon_dig_enables__t.html#ad1ff388f1a371a4e75b9b13708a1a093">enMask</a>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structrl_mon_dig_enables__t.html#a5aeeca3dae7f7316191284c160dcb311">  113</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_mon_dig_enables__t.html#a5aeeca3dae7f7316191284c160dcb311">testMode</a>;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="structrl_mon_dig_enables__t.html#a70025bfb787ce3e9a73cd48801ebccc0">  117</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_mon_dig_enables__t.html#a70025bfb787ce3e9a73cd48801ebccc0">reserved0</a>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    rlUInt8_t testMode;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="structrl_mon_dig_enables__t.html#ad257b98aeb570c96419de6012569f325">  137</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_mon_dig_enables__t.html#ad257b98aeb570c96419de6012569f325">reserved1</a>;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="structrl_mon_dig_enables__t.html#a07d49c9de9e8e3ad2e75363d851e9185">  141</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_mon_dig_enables__t.html#a07d49c9de9e8e3ad2e75363d851e9185">reserved2</a>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;} <a class="code" href="structrl_mon_dig_enables__t.html">rlMonDigEnables_t</a>;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="structrl_dig_mon_periodic_conf__t.html">  147</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlDigMonPeriodicConf</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;{</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="structrl_dig_mon_periodic_conf__t.html#a521eef3349a874609df217012f19e30d">  156</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_dig_mon_periodic_conf__t.html#a521eef3349a874609df217012f19e30d">reportMode</a>;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="structrl_dig_mon_periodic_conf__t.html#a65856676eed44e3bdc1ae61581c6739f">  160</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_dig_mon_periodic_conf__t.html#a65856676eed44e3bdc1ae61581c6739f">reserved0</a>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="structrl_dig_mon_periodic_conf__t.html#a84d39bf6b1b768d78e791dbbbb27285c">  177</a></span>&#160;    rlUInt16_t  <a class="code" href="structrl_dig_mon_periodic_conf__t.html#a84d39bf6b1b768d78e791dbbbb27285c">reserved1</a>;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="structrl_dig_mon_periodic_conf__t.html#a09c6c1595ab2880c4660af72654bbf5d">  186</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_dig_mon_periodic_conf__t.html#a09c6c1595ab2880c4660af72654bbf5d">periodicEnableMask</a>;</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="structrl_dig_mon_periodic_conf__t.html#a1d4da7f2a1d6aa5ae7afc9a8a45de2eb">  190</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_dig_mon_periodic_conf__t.html#a1d4da7f2a1d6aa5ae7afc9a8a45de2eb">reserved2</a>;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;} <a class="code" href="structrl_dig_mon_periodic_conf__t.html">rlDigMonPeriodicConf_t</a>;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="structrl_mon_ana_enables__t.html">  196</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlMonAnaEnables</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;{</div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="structrl_mon_ana_enables__t.html#a8bb9d628c36e8808b70b88a93d7ca5ff">  229</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_mon_ana_enables__t.html#a8bb9d628c36e8808b70b88a93d7ca5ff">enMask</a>;</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="structrl_mon_ana_enables__t.html#a109dfe5458c01aa07b608dbf95fdb2c4">  244</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_mon_ana_enables__t.html#a109dfe5458c01aa07b608dbf95fdb2c4">ldoScEn</a>;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;} <a class="code" href="structrl_mon_ana_enables__t.html">rlMonAnaEnables_t</a>;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html">  250</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlTempMonConf</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;{</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html#a4dd5e13938ba6230f98cc15afeab4e05">  259</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_temp_mon_conf__t.html#a4dd5e13938ba6230f98cc15afeab4e05">reportMode</a>;</div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html#a8651e8e36a62369a46f881607c050df6">  263</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_temp_mon_conf__t.html#a8651e8e36a62369a46f881607c050df6">reserved0</a>;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html#a3a1acf11beae2a4bf8cc459dc793cf94">  285</a></span>&#160;    rlInt16_t  <a class="code" href="structrl_temp_mon_conf__t.html#a3a1acf11beae2a4bf8cc459dc793cf94">anaTempThreshMin</a>;</div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html#a70f3213a480bc0759f6e352e060944a1">  294</a></span>&#160;    rlInt16_t  <a class="code" href="structrl_temp_mon_conf__t.html#a70f3213a480bc0759f6e352e060944a1">anaTempThreshMax</a>;</div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html#aee2a0c228dc81865e8964ad9b831b435">  303</a></span>&#160;    rlInt16_t  <a class="code" href="structrl_temp_mon_conf__t.html#aee2a0c228dc81865e8964ad9b831b435">digTempThreshMin</a>;</div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html#a2242c3b0784a38b1b294491cb8b16253">  312</a></span>&#160;    rlInt16_t  <a class="code" href="structrl_temp_mon_conf__t.html#a2242c3b0784a38b1b294491cb8b16253">digTempThreshMax</a>;</div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html#aa91776a2bccefe97bf10599e84ea0d7a">  321</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_temp_mon_conf__t.html#aa91776a2bccefe97bf10599e84ea0d7a">tempDiffThresh</a>;</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html#a92c51b1cdbb45eb434ec9d104d3cfafc">  325</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_temp_mon_conf__t.html#a92c51b1cdbb45eb434ec9d104d3cfafc">reserved1</a>;</div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="structrl_temp_mon_conf__t.html#a33012a7cc941368ee8d840b20595ecf9">  329</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_temp_mon_conf__t.html#a33012a7cc941368ee8d840b20595ecf9">reserved2</a>;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;} <a class="code" href="structrl_temp_mon_conf__t.html">rlTempMonConf_t</a>;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html">  335</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlRxGainPhaseMonConf</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;{</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#a89dd7b90df17deb6510ce4728d2bb625">  341</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#a89dd7b90df17deb6510ce4728d2bb625">profileIndx</a>;</div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#a753590d4774ce1b32e7ebc75d6fec062">  357</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#a753590d4774ce1b32e7ebc75d6fec062">rfFreqBitMask</a>;</div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#a312d86c41f309966b1f402606bfa7603">  367</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#a312d86c41f309966b1f402606bfa7603">reportMode</a>;</div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#a68259b97911a8bb72d673539e9d5b535">  373</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#a68259b97911a8bb72d673539e9d5b535">txSel</a>;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    rlUInt8_t  rfFreqBitMask;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    rlUInt8_t txSel;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    rlUInt8_t reportMode;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#ab6c9ad8f9508b4684eb26f8dc502a5fc">  422</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#ab6c9ad8f9508b4684eb26f8dc502a5fc">rxGainAbsThresh</a>;</div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#aa99f8efb5198c38c234b1a1861b611ff">  433</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#aa99f8efb5198c38c234b1a1861b611ff">rxGainMismatchErrThresh</a>;</div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#a6be04929ed7c3d85c69cecb0e7d25dd4">  447</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#a6be04929ed7c3d85c69cecb0e7d25dd4">rxGainFlatnessErrThresh</a>;</div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#a2aedff987bc52501795f7d13224ec768">  458</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#a2aedff987bc52501795f7d13224ec768">rxGainPhaseMismatchErrThresh</a>;</div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#ae492ad5b21968b3a97347b3cb4e8f2ad">  473</a></span>&#160;    rlInt16_t rxGainMismatchOffsetVal[RL_RX_CNT][RL_MON_RF_FREQ_CNT];</div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#abb6ad650f1b791ea42d429f6c21e2702">  487</a></span>&#160;    rlUInt16_t rxGainPhaseMismatchOffsetVal[RL_RX_CNT][RL_MON_RF_FREQ_CNT];</div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#a78822a36a4f67a50a21d8e6ec6ae52f3">  491</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#a78822a36a4f67a50a21d8e6ec6ae52f3">reserved0</a>;</div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="structrl_rx_gain_phase_mon_conf__t.html#af6d1d11fce8ac373072d513e781af9c7">  495</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html#af6d1d11fce8ac373072d513e781af9c7">reserved1</a>;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;} <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html">rlRxGainPhaseMonConf_t</a>;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="structrl_rx_noise_mon_conf__t.html">  501</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlRxNoiseMonConf</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;{</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="structrl_rx_noise_mon_conf__t.html#ac5f54dd92ec846ea9fb6f2ef7bfa081e">  507</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_noise_mon_conf__t.html#ac5f54dd92ec846ea9fb6f2ef7bfa081e">profileIndx</a>;</div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="structrl_rx_noise_mon_conf__t.html#aaacfeaf9082956bf32c3d73c7b37181e">  523</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_noise_mon_conf__t.html#aaacfeaf9082956bf32c3d73c7b37181e">rfFreqBitMask</a>;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    rlUInt8_t  rfFreqBitMask;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="structrl_rx_noise_mon_conf__t.html#ae25e6c7e2a0c765df33b1f1765f9e05c">  549</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_noise_mon_conf__t.html#ae25e6c7e2a0c765df33b1f1765f9e05c">reserved0</a>;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="structrl_rx_noise_mon_conf__t.html#a36a036e5835453df00b98ce43c85fdd8">  557</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_noise_mon_conf__t.html#a36a036e5835453df00b98ce43c85fdd8">reportMode</a>;</div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="structrl_rx_noise_mon_conf__t.html#a3c547bf3f2ba7b150a45691ac56def1b">  561</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_noise_mon_conf__t.html#a3c547bf3f2ba7b150a45691ac56def1b">reserved1</a>;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    rlUInt8_t  reserved1;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="structrl_rx_noise_mon_conf__t.html#a0a549d6bccef2ee7501d32b0faa77f12">  583</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_noise_mon_conf__t.html#a0a549d6bccef2ee7501d32b0faa77f12">noiseThresh</a>;</div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="structrl_rx_noise_mon_conf__t.html#aeea2aae6ff4a90a46d3f33936ca7e302">  587</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_rx_noise_mon_conf__t.html#aeea2aae6ff4a90a46d3f33936ca7e302">reserved2</a>;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;} <a class="code" href="structrl_rx_noise_mon_conf__t.html">rlRxNoiseMonConf_t</a>;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="structrl_rx_if_stage_mon_conf__t.html">  593</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlRxIfStageMonConf</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;{</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="structrl_rx_if_stage_mon_conf__t.html#a38a1f475478534ba69594a6f14d658eb">  599</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_if_stage_mon_conf__t.html#a38a1f475478534ba69594a6f14d658eb">profileIndx</a>;</div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="structrl_rx_if_stage_mon_conf__t.html#a7be632f007a4e6d69f9421653e2419bb">  606</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_if_stage_mon_conf__t.html#a7be632f007a4e6d69f9421653e2419bb">reportMode</a>;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="structrl_rx_if_stage_mon_conf__t.html#a6cb2fcab41d5dc115e79e5d911c0e281">  623</a></span>&#160;    rlUInt16_t  <a class="code" href="structrl_rx_if_stage_mon_conf__t.html#a6cb2fcab41d5dc115e79e5d911c0e281">reserved0</a>;</div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="structrl_rx_if_stage_mon_conf__t.html#a80e36ba5f959b4b2ae540db6bdc629af">  627</a></span>&#160;    rlUInt16_t  <a class="code" href="structrl_rx_if_stage_mon_conf__t.html#a80e36ba5f959b4b2ae540db6bdc629af">reserved1</a>;</div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="structrl_rx_if_stage_mon_conf__t.html#a4c179dead1518cd394e7069589d7972c">  636</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_if_stage_mon_conf__t.html#a4c179dead1518cd394e7069589d7972c">hpfCutoffErrThresh</a>;</div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="structrl_rx_if_stage_mon_conf__t.html#a16b721bbc9b6e33ab1e79a3e3ebb75b8">  649</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_if_stage_mon_conf__t.html#a16b721bbc9b6e33ab1e79a3e3ebb75b8">lpfCutoffErrThresh</a>;</div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="structrl_rx_if_stage_mon_conf__t.html#a467ab485c90113ad9fb9eea8c38097c4">  659</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_if_stage_mon_conf__t.html#a467ab485c90113ad9fb9eea8c38097c4">ifaGainErrThresh</a>;</div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="structrl_rx_if_stage_mon_conf__t.html#a593405863fbeb9dc80f001c93470dcd5">  663</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_rx_if_stage_mon_conf__t.html#a593405863fbeb9dc80f001c93470dcd5">reserved2</a>;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;} <a class="code" href="structrl_rx_if_stage_mon_conf__t.html">rlRxIfStageMonConf_t</a>;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="structrl_tx_pow_mon_conf__t.html">  669</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlTxPowMonConf</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;{</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="structrl_tx_pow_mon_conf__t.html#a860d2c17b26710e608e7c369acac48ac">  675</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_pow_mon_conf__t.html#a860d2c17b26710e608e7c369acac48ac">profileIndx</a>;</div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="structrl_tx_pow_mon_conf__t.html#a8f790df8208520c6cf07475fb6398044">  692</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_pow_mon_conf__t.html#a8f790df8208520c6cf07475fb6398044">rfFreqBitMask</a>;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    rlUInt8_t  rfFreqBitMask;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="structrl_tx_pow_mon_conf__t.html#a0cddb4e54989477ee3fc779e3fde25d1">  719</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_pow_mon_conf__t.html#a0cddb4e54989477ee3fc779e3fde25d1">reserved0</a>;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="structrl_tx_pow_mon_conf__t.html#a71f92c218ba07882b1db1c988081d513">  730</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_pow_mon_conf__t.html#a71f92c218ba07882b1db1c988081d513">reserved1</a>;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    rlUInt8_t  reserved1;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="structrl_tx_pow_mon_conf__t.html#af32e3b1ba1a65ac9403d36cccfcb60b3">  751</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_pow_mon_conf__t.html#af32e3b1ba1a65ac9403d36cccfcb60b3">txPowAbsErrThresh</a>;</div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="structrl_tx_pow_mon_conf__t.html#a3e575016de86b6736994fde45285a631">  762</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_pow_mon_conf__t.html#a3e575016de86b6736994fde45285a631">txPowFlatnessErrThresh</a>;</div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="structrl_tx_pow_mon_conf__t.html#a6f0a60378a9e92b602e8a716323929be">  766</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_pow_mon_conf__t.html#a6f0a60378a9e92b602e8a716323929be">reserved2</a>;</div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="structrl_tx_pow_mon_conf__t.html#a08faea947d719c6974c01addfd10e3cd">  770</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_tx_pow_mon_conf__t.html#a08faea947d719c6974c01addfd10e3cd">reserved3</a>;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;} <a class="code" href="structrl_tx_pow_mon_conf__t.html">rlTxPowMonConf_t</a>;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="structrl_all_tx_pow_mon_conf__t.html">  777</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlAllTxPowMonConf</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;{</div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="structrl_all_tx_pow_mon_conf__t.html#a926cd08716d136ec40547484acad3b0b">  782</a></span>&#160;    <a class="code" href="structrl_tx_pow_mon_conf__t.html">rlTxPowMonConf_t</a> *<a class="code" href="structrl_all_tx_pow_mon_conf__t.html#a926cd08716d136ec40547484acad3b0b">tx0PowrMonCfg</a>;</div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="structrl_all_tx_pow_mon_conf__t.html#a6ad0769440229b54d3ee3bdac68e3842">  786</a></span>&#160;    <a class="code" href="structrl_tx_pow_mon_conf__t.html">rlTxPowMonConf_t</a> *<a class="code" href="structrl_all_tx_pow_mon_conf__t.html#a6ad0769440229b54d3ee3bdac68e3842">tx1PowrMonCfg</a>;</div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="structrl_all_tx_pow_mon_conf__t.html#a0936e45b21ebda5b648eb3666ee139aa">  790</a></span>&#160;    <a class="code" href="structrl_tx_pow_mon_conf__t.html">rlTxPowMonConf_t</a> *<a class="code" href="structrl_all_tx_pow_mon_conf__t.html#a0936e45b21ebda5b648eb3666ee139aa">tx2PowrMonCfg</a>;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;}<a class="code" href="structrl_all_tx_pow_mon_conf__t.html">rlAllTxPowMonConf_t</a>;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="structrl_tx_ballbreak_mon_conf__t.html">  796</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlTxBallbreakMonConf</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;{</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="structrl_tx_ballbreak_mon_conf__t.html#adba71f8e0a10fba6159cc98d68db972c">  805</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_ballbreak_mon_conf__t.html#adba71f8e0a10fba6159cc98d68db972c">reportMode</a>;</div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="structrl_tx_ballbreak_mon_conf__t.html#aec415f5ca6308684a05b358fe4e2c428">  809</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_ballbreak_mon_conf__t.html#aec415f5ca6308684a05b358fe4e2c428">reserved0</a>;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;    rlInt16_t txReflCoeffMagThresh;</div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="structrl_tx_ballbreak_mon_conf__t.html#a20fff46a3ea48b06b9d674b285583007">  834</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_tx_ballbreak_mon_conf__t.html#a20fff46a3ea48b06b9d674b285583007">reserved1</a>;</div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="structrl_tx_ballbreak_mon_conf__t.html#ab5ad6eda6075131de2d8ef18ccd3bec7">  838</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_tx_ballbreak_mon_conf__t.html#ab5ad6eda6075131de2d8ef18ccd3bec7">reserved2</a>;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;} <a class="code" href="structrl_tx_ballbreak_mon_conf__t.html">rlTxBallbreakMonConf_t</a>;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="structrl_all_tx_ball_break_mon_cfg__t.html">  844</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlAllTxBallBreakMonCfg</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;{</div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="structrl_all_tx_ball_break_mon_cfg__t.html#a6a2bdf6f9ba871817d563e485a4b57e3">  849</a></span>&#160;    <a class="code" href="structrl_tx_ballbreak_mon_conf__t.html">rlTxBallbreakMonConf_t</a> *<a class="code" href="structrl_all_tx_ball_break_mon_cfg__t.html#a6a2bdf6f9ba871817d563e485a4b57e3">tx0BallBrkMonCfg</a>;</div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="structrl_all_tx_ball_break_mon_cfg__t.html#a25afffc8942c2fc8a93a0f0148a5b2cd">  853</a></span>&#160;    <a class="code" href="structrl_tx_ballbreak_mon_conf__t.html">rlTxBallbreakMonConf_t</a> *<a class="code" href="structrl_all_tx_ball_break_mon_cfg__t.html#a25afffc8942c2fc8a93a0f0148a5b2cd">tx1BallBrkMonCfg</a>;</div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="structrl_all_tx_ball_break_mon_cfg__t.html#a5a681515b7f3e27353d5e03d6f353c0d">  857</a></span>&#160;    <a class="code" href="structrl_tx_ballbreak_mon_conf__t.html">rlTxBallbreakMonConf_t</a> *<a class="code" href="structrl_all_tx_ball_break_mon_cfg__t.html#a5a681515b7f3e27353d5e03d6f353c0d">tx2BallBrkMonCfg</a>;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;}<a class="code" href="structrl_all_tx_ball_break_mon_cfg__t.html">rlAllTxBallBreakMonCfg_t</a>;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;</div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html">  863</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlTxGainPhaseMismatchMonConf</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;{</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#afc1d1f7d8713b26d21f44efbe9bed73c">  872</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#afc1d1f7d8713b26d21f44efbe9bed73c">profileIndx</a>;</div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a6854fb9d227ce1fe980a311c99063498">  889</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a6854fb9d227ce1fe980a311c99063498">rfFreqBitMask</a>;</div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a394bc54afe1d3ecf5ec15e761edcbe14">  899</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a394bc54afe1d3ecf5ec15e761edcbe14">txEn</a>;</div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#ac9ebdc68e6f67964c0fd5b66ed0ab02b">  910</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#ac9ebdc68e6f67964c0fd5b66ed0ab02b">rxEn</a>;</div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#ae824305b4cd9d7a1093e19fb20901b10">  917</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#ae824305b4cd9d7a1093e19fb20901b10">reportMode</a>;</div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a5bce793033781e5ffd76b60169ab81f9">  921</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a5bce793033781e5ffd76b60169ab81f9">reserved0</a>;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    rlUInt8_t  rfFreqBitMask;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;    rlUInt8_t  rxEn;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;    rlUInt8_t  txEn;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a9f6ce26f4748f3bfe293a0d59d17d329">  990</a></span>&#160;    rlInt16_t <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a9f6ce26f4748f3bfe293a0d59d17d329">txGainMismatchThresh</a>;</div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a0e9806c2cb100a21112fbdcb0e0c415f"> 1001</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a0e9806c2cb100a21112fbdcb0e0c415f">txPhaseMismatchThresh</a>;</div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a48880064aef60f033da0b5702aba18db"> 1014</a></span>&#160;    rlUInt16_t txGainMismatchOffsetVal[RL_TX_CNT][RL_MON_RF_FREQ_CNT];</div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a6011ff571c8b5fce4f2050ea362ebc54"> 1028</a></span>&#160;    rlUInt16_t txPhaseMismatchOffsetVal[RL_TX_CNT][RL_MON_RF_FREQ_CNT];</div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#aa288a3b8e0734381ce24728c54178428"> 1032</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#aa288a3b8e0734381ce24728c54178428">reserved1</a>;</div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a2af331c604d3bab1acae014b78de1081"> 1036</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a2af331c604d3bab1acae014b78de1081">reserved2</a>;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;} <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html">rlTxGainPhaseMismatchMonConf_t</a>;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;</div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="structrl_tx_bpm_mon_conf__t.html"> 1042</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlTxBpmMonConf</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;{</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="structrl_tx_bpm_mon_conf__t.html#afdf4e8769f94cf6409b63d8800b8a1cc"> 1048</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_bpm_mon_conf__t.html#afdf4e8769f94cf6409b63d8800b8a1cc">profileIndx</a>;</div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="structrl_tx_bpm_mon_conf__t.html#a410ae4beb0ef445f3e4e4326c9f56162"> 1062</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_bpm_mon_conf__t.html#a410ae4beb0ef445f3e4e4326c9f56162">phaseShifterMonCnfg</a>;</div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="structrl_tx_bpm_mon_conf__t.html#ac7d6ac1505bc61eb82f7430c1c9ac143"> 1067</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_bpm_mon_conf__t.html#ac7d6ac1505bc61eb82f7430c1c9ac143">phaseShifterMon1</a>;</div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="structrl_tx_bpm_mon_conf__t.html#a139d01f5898e387c75b1a84aad4e7833"> 1072</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_bpm_mon_conf__t.html#a139d01f5898e387c75b1a84aad4e7833">phaseShifterMon2</a>;</div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="structrl_tx_bpm_mon_conf__t.html#addc904800d3caa17b962b4b91e912dff"> 1079</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_bpm_mon_conf__t.html#addc904800d3caa17b962b4b91e912dff">reportMode</a>;</div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="structrl_tx_bpm_mon_conf__t.html#ae7511890e7e63810bc5334390be67fa7"> 1090</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_bpm_mon_conf__t.html#ae7511890e7e63810bc5334390be67fa7">rxEn</a>;</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;    rlUInt8_t  phaseShifterMonCnfg;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;    rlUInt8_t  phaseShifterMon2;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;    rlUInt8_t  phaseShifterMon1;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    rlUInt8_t  rxEn;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;</div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="structrl_tx_bpm_mon_conf__t.html#a7b10d6e15aa7572747032794dd0c7f9e"> 1144</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_bpm_mon_conf__t.html#a7b10d6e15aa7572747032794dd0c7f9e">txBpmPhaseErrThresh</a>;</div><div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="structrl_tx_bpm_mon_conf__t.html#a94c4f783fa5d6e002be6d1195dad7f9f"> 1153</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_bpm_mon_conf__t.html#a94c4f783fa5d6e002be6d1195dad7f9f">txBpmAmplErrThresh</a>;</div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="structrl_tx_bpm_mon_conf__t.html#a0f15454a137845f3136250dc6d85ab0a"> 1158</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_bpm_mon_conf__t.html#a0f15454a137845f3136250dc6d85ab0a">phaseShifterThreshMax</a>;</div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="structrl_tx_bpm_mon_conf__t.html#a117fd59dd30c2a88e406107efe71f2aa"> 1163</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_bpm_mon_conf__t.html#a117fd59dd30c2a88e406107efe71f2aa">phaseShifterThreshMin</a>;</div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="structrl_tx_bpm_mon_conf__t.html#a13ac6328ae21f9ff4e4ef42125cd3354"> 1167</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_tx_bpm_mon_conf__t.html#a13ac6328ae21f9ff4e4ef42125cd3354">reserved</a>;</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;} <a class="code" href="structrl_tx_bpm_mon_conf__t.html">rlTxBpmMonConf_t</a>;</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;</div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="structrl_all_tx_bpm_mon_conf__t.html"> 1173</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlAllTxBpmMonConf</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;{</div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="structrl_all_tx_bpm_mon_conf__t.html#a757b152e635e0c058cddf8b4f0405ccd"> 1178</a></span>&#160;    <a class="code" href="structrl_tx_bpm_mon_conf__t.html">rlTxBpmMonConf_t</a> *<a class="code" href="structrl_all_tx_bpm_mon_conf__t.html#a757b152e635e0c058cddf8b4f0405ccd">tx0BpmMonCfg</a>;</div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="structrl_all_tx_bpm_mon_conf__t.html#ad9ce3ae0e5a312849f95643beb94b525"> 1182</a></span>&#160;    <a class="code" href="structrl_tx_bpm_mon_conf__t.html">rlTxBpmMonConf_t</a> *<a class="code" href="structrl_all_tx_bpm_mon_conf__t.html#ad9ce3ae0e5a312849f95643beb94b525">tx1BpmMonCfg</a>;</div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="structrl_all_tx_bpm_mon_conf__t.html#abeffbd280092c88224ae346e3ffc2b53"> 1186</a></span>&#160;    <a class="code" href="structrl_tx_bpm_mon_conf__t.html">rlTxBpmMonConf_t</a> *<a class="code" href="structrl_all_tx_bpm_mon_conf__t.html#abeffbd280092c88224ae346e3ffc2b53">tx2BpmMonCfg</a>;</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;}<a class="code" href="structrl_all_tx_bpm_mon_conf__t.html">rlAllTxBpmMonConf_t</a>;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;</div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="structrl_synth_freq_mon_conf__t.html"> 1192</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlSynthFreqMonConf</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;{</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;</div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="structrl_synth_freq_mon_conf__t.html#a7f945029877d1942578bf71888951461"> 1198</a></span>&#160;    rlUInt8_t   <a class="code" href="structrl_synth_freq_mon_conf__t.html#a7f945029877d1942578bf71888951461">profileIndx</a>;</div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="structrl_synth_freq_mon_conf__t.html#ade1cb40f6c95ce07bf908e48972422e0"> 1205</a></span>&#160;    rlUInt8_t   <a class="code" href="structrl_synth_freq_mon_conf__t.html#ade1cb40f6c95ce07bf908e48972422e0">reportMode</a>;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    rlUInt8_t   reportMode;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;    rlUInt8_t   profileIndx;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="structrl_synth_freq_mon_conf__t.html#aba538a6ea1b0e43a035797d82bf2fc6e"> 1228</a></span>&#160;    rlUInt16_t  <a class="code" href="structrl_synth_freq_mon_conf__t.html#aba538a6ea1b0e43a035797d82bf2fc6e">freqErrThresh</a>;</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;</div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="structrl_synth_freq_mon_conf__t.html#a2ab02322b8e7a9200437e57fb83c844f"> 1236</a></span>&#160;    rlInt8_t    <a class="code" href="structrl_synth_freq_mon_conf__t.html#a2ab02322b8e7a9200437e57fb83c844f">monStartTime</a>;</div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="structrl_synth_freq_mon_conf__t.html#a130a43dd95e8348eff3779973da41918"> 1240</a></span>&#160;    rlUInt8_t   <a class="code" href="structrl_synth_freq_mon_conf__t.html#a130a43dd95e8348eff3779973da41918">reserved0</a>;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;    rlUInt8_t   reserved0;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;    rlInt8_t    monStartTime;</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;</div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="structrl_synth_freq_mon_conf__t.html#ae4ecde68590120997d90db594fa7f1e9"> 1257</a></span>&#160;    rlUInt16_t  <a class="code" href="structrl_synth_freq_mon_conf__t.html#ae4ecde68590120997d90db594fa7f1e9">reserved1</a>;</div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="structrl_synth_freq_mon_conf__t.html#aab9d8323e425e3a824836cce1d5ec378"> 1261</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_synth_freq_mon_conf__t.html#aab9d8323e425e3a824836cce1d5ec378">reserved2</a>;</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;} <a class="code" href="structrl_synth_freq_mon_conf__t.html">rlSynthFreqMonConf_t</a>;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;</div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html"> 1267</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlExtAnaSignalsMonConf</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;{</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;</div><div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html#a9be12edc7f83810ce3d3c437adb6f8b5"> 1276</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_ext_ana_signals_mon_conf__t.html#a9be12edc7f83810ce3d3c437adb6f8b5">reportMode</a>;</div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html#a0895f9b1cac8359ba4044ce39007e08c"> 1280</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_ext_ana_signals_mon_conf__t.html#a0895f9b1cac8359ba4044ce39007e08c">reserved0</a>;</div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html#a47fdc21b480ceb5e6fb7f89b9aa9953b"> 1295</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_ext_ana_signals_mon_conf__t.html#a47fdc21b480ceb5e6fb7f89b9aa9953b">signalInpEnables</a>;</div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html#a7eb777377e935f47ccf885dc3967d3f0"> 1310</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_ext_ana_signals_mon_conf__t.html#a7eb777377e935f47ccf885dc3967d3f0">signalBuffEnables</a>;</div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html#af3218be31d46af528f2ed9acc980bdda"> 1330</a></span>&#160;    rlUInt8_t signalSettlingTime[6U];</div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html#aba3243fb3bd820d1beb820baa139961a"> 1352</a></span>&#160;    rlUInt8_t signalThresh[12U];</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;    rlUInt8_t  signalBuffEnables;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;    rlUInt8_t  signalInpEnables;</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;    rlUInt8_t signalSettlingTime[6U];</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;    rlUInt8_t signalThresh[12U];</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;</div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html#ad882e1134af0f1d05564afa6c17dbb43"> 1441</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_ext_ana_signals_mon_conf__t.html#ad882e1134af0f1d05564afa6c17dbb43">reserved1</a>;</div><div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html#a86ff50729e1e24f38e5d1552a06cb6f5"> 1445</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_ext_ana_signals_mon_conf__t.html#a86ff50729e1e24f38e5d1552a06cb6f5">reserved2</a>;</div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="structrl_ext_ana_signals_mon_conf__t.html#a9ef96b1eb21241e2e8e8384b5408b2de"> 1449</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_ext_ana_signals_mon_conf__t.html#a9ef96b1eb21241e2e8e8384b5408b2de">reserved3</a>;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;} <a class="code" href="structrl_ext_ana_signals_mon_conf__t.html">rlExtAnaSignalsMonConf_t</a>;</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;</div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="structrl_tx_int_ana_signals_mon_conf__t.html"> 1455</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlTxIntAnaSignalsMonConf</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;{</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;</div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="structrl_tx_int_ana_signals_mon_conf__t.html#a45048212272b74eedcac54b3d09d786c"> 1463</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_int_ana_signals_mon_conf__t.html#a45048212272b74eedcac54b3d09d786c">profileIndx</a>;</div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="structrl_tx_int_ana_signals_mon_conf__t.html#a10bf8eb107da671883403ec604f53121"> 1470</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_tx_int_ana_signals_mon_conf__t.html#a10bf8eb107da671883403ec604f53121">reportMode</a>;</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;</div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="structrl_tx_int_ana_signals_mon_conf__t.html#afde58864283e7804f4b48f85811cb706"> 1489</a></span>&#160;    rlUInt16_t  <a class="code" href="structrl_tx_int_ana_signals_mon_conf__t.html#afde58864283e7804f4b48f85811cb706">reserved0</a>;</div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="structrl_tx_int_ana_signals_mon_conf__t.html#a97885e1adb2003a8c7d22f4a179d2054"> 1493</a></span>&#160;    rlUInt32_t  <a class="code" href="structrl_tx_int_ana_signals_mon_conf__t.html#a97885e1adb2003a8c7d22f4a179d2054">reserved1</a>;</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;} <a class="code" href="structrl_tx_int_ana_signals_mon_conf__t.html">rlTxIntAnaSignalsMonConf_t</a>;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;</div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="structrl_all_tx_int_ana_signals_mon_conf__t.html"> 1500</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlAllTxIntAnaSignalsMonConf</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;{</div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="structrl_all_tx_int_ana_signals_mon_conf__t.html#aa188373543b83ffa9633e38851a7b5fc"> 1505</a></span>&#160;    <a class="code" href="structrl_tx_int_ana_signals_mon_conf__t.html">rlTxIntAnaSignalsMonConf_t</a> *<a class="code" href="structrl_all_tx_int_ana_signals_mon_conf__t.html#aa188373543b83ffa9633e38851a7b5fc">tx0IntAnaSgnlMonCfg</a>;</div><div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="structrl_all_tx_int_ana_signals_mon_conf__t.html#a909e54404e03295007c9a36f09f6c03a"> 1509</a></span>&#160;    <a class="code" href="structrl_tx_int_ana_signals_mon_conf__t.html">rlTxIntAnaSignalsMonConf_t</a> *<a class="code" href="structrl_all_tx_int_ana_signals_mon_conf__t.html#a909e54404e03295007c9a36f09f6c03a">tx1IntAnaSgnlMonCfg</a>;</div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="structrl_all_tx_int_ana_signals_mon_conf__t.html#ac1c2990546bf0eb5dc1188b35b9ee712"> 1513</a></span>&#160;    <a class="code" href="structrl_tx_int_ana_signals_mon_conf__t.html">rlTxIntAnaSignalsMonConf_t</a> *<a class="code" href="structrl_all_tx_int_ana_signals_mon_conf__t.html#ac1c2990546bf0eb5dc1188b35b9ee712">tx2IntAnaSgnlMonCfg</a>;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;}<a class="code" href="structrl_all_tx_int_ana_signals_mon_conf__t.html">rlAllTxIntAnaSignalsMonConf_t</a>;</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlRxIntAnaSignalsMonConf</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;{</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;    rlUInt16_t  reserved0;</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;    rlUInt32_t  reserved1;</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;} rlRxIntAnaSignalsMonConf_t;</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;</div><div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html"> 1560</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlPmClkLoIntAnaSignalsMonConf</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;{</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;</div><div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a678c308a8e8208a5cc48068ff7b86df3"> 1568</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a678c308a8e8208a5cc48068ff7b86df3">profileIndx</a>;</div><div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a82cc02ebf8c082285fe7c2633b02d422"> 1575</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a82cc02ebf8c082285fe7c2633b02d422">reportMode</a>;</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;</div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a7e33302e0589d9ff6fe34e09c16f0cdc"> 1584</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a7e33302e0589d9ff6fe34e09c16f0cdc">sync20GSigSel</a>;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;</div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#af94d832edbaa95bdf6ed4a89b83f29e0"> 1590</a></span>&#160;    rlInt8_t   <a class="code" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#af94d832edbaa95bdf6ed4a89b83f29e0">sync20GMinThresh</a>;</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;</div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a446a77c684e2a27c7e874546094d9267"> 1596</a></span>&#160;    rlInt8_t   <a class="code" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a446a77c684e2a27c7e874546094d9267">sync20GMaxThresh</a>;</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;</div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#ad1d975fcaa4e7d27fdfe4e1faa3925c2"> 1601</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#ad1d975fcaa4e7d27fdfe4e1faa3925c2">reserved0</a>;</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;    rlInt8_t   sync20GMinThresh;</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;    rlUInt8_t  sync20GSigSel;</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;    rlInt8_t   sync20GMaxThresh;</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;</div><div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#ad28e10a6227904d1dbf0f9297a446a5b"> 1646</a></span>&#160;    rlUInt16_t  <a class="code" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#ad28e10a6227904d1dbf0f9297a446a5b">reserved1</a>;</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;} <a class="code" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html">rlPmClkLoIntAnaSignalsMonConf_t</a>;</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;</div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="structrl_gpadc_int_ana_signals_mon_conf__t.html"> 1652</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlGpadcIntAnaSignalsMonConf</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;{</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;</div><div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="structrl_gpadc_int_ana_signals_mon_conf__t.html#ab5c5cd656c7fea1677160c5a79f1d04f"> 1661</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_gpadc_int_ana_signals_mon_conf__t.html#ab5c5cd656c7fea1677160c5a79f1d04f">reportMode</a>;</div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="structrl_gpadc_int_ana_signals_mon_conf__t.html#a9b31897f7dc2af8500dac35bcba38086"> 1665</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_gpadc_int_ana_signals_mon_conf__t.html#a9b31897f7dc2af8500dac35bcba38086">reserved0</a>;</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;    rlUInt8_t reportMode;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;</div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="structrl_gpadc_int_ana_signals_mon_conf__t.html#aa2dcebd27399b93087d35fb5fa860757"> 1682</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_gpadc_int_ana_signals_mon_conf__t.html#aa2dcebd27399b93087d35fb5fa860757">reserved1</a>;</div><div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="structrl_gpadc_int_ana_signals_mon_conf__t.html#ac563c32b776c2fcc255c87ec6f4d67b2"> 1686</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_gpadc_int_ana_signals_mon_conf__t.html#ac563c32b776c2fcc255c87ec6f4d67b2">reserved2</a>;</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;} <a class="code" href="structrl_gpadc_int_ana_signals_mon_conf__t.html">rlGpadcIntAnaSignalsMonConf_t</a>;</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;</div><div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="structrl_pll_contr_volt_mon_conf__t.html"> 1692</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlPllContrlVoltMonConf</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;{</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;</div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="structrl_pll_contr_volt_mon_conf__t.html#a06646928bd9b00d78c225b03aee96415"> 1701</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_pll_contr_volt_mon_conf__t.html#a06646928bd9b00d78c225b03aee96415">reportMode</a>;</div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="structrl_pll_contr_volt_mon_conf__t.html#ab75584fa0a19115a5edbcbc67e1d7645"> 1705</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_pll_contr_volt_mon_conf__t.html#ab75584fa0a19115a5edbcbc67e1d7645">reserved0</a>;</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;</div><div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="structrl_pll_contr_volt_mon_conf__t.html#a2a550ec4330ac37364437c65ffc172e5"> 1741</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_pll_contr_volt_mon_conf__t.html#a2a550ec4330ac37364437c65ffc172e5">signalEnables</a>;</div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="structrl_pll_contr_volt_mon_conf__t.html#a16ba14a8bd3775a06a4354163f05f685"> 1745</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_pll_contr_volt_mon_conf__t.html#a16ba14a8bd3775a06a4354163f05f685">reserved1</a>;</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;} <a class="code" href="structrl_pll_contr_volt_mon_conf__t.html">rlPllContrVoltMonConf_t</a>;</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;</div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="structrl_dual_clk_comp_mon_conf__t.html"> 1751</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlDualClkCompMonConf</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;{</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;</div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="structrl_dual_clk_comp_mon_conf__t.html#ab03151fe1b5d437305ed73782ef7a4d3"> 1760</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_dual_clk_comp_mon_conf__t.html#ab03151fe1b5d437305ed73782ef7a4d3">reportMode</a>;</div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="structrl_dual_clk_comp_mon_conf__t.html#a278396cdff8b30d785398230cb40a45d"> 1764</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_dual_clk_comp_mon_conf__t.html#a278396cdff8b30d785398230cb40a45d">reserved0</a>;</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;</div><div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="structrl_dual_clk_comp_mon_conf__t.html#ad48f09387e60258a2a0e41b61f4950ad"> 1794</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_dual_clk_comp_mon_conf__t.html#ad48f09387e60258a2a0e41b61f4950ad">dccPairEnables</a>;</div><div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="structrl_dual_clk_comp_mon_conf__t.html#a2ea8c1e5807a8b9d6410e6da27aa1b7e"> 1798</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_dual_clk_comp_mon_conf__t.html#a2ea8c1e5807a8b9d6410e6da27aa1b7e">reserved1</a>;</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;} <a class="code" href="structrl_dual_clk_comp_mon_conf__t.html">rlDualClkCompMonConf_t</a>;</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;</div><div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html"> 1804</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlRxSatMonConf</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;{</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;</div><div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#a4f4dbb224eac0a6533d536ea20efc894"> 1810</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_sat_mon_conf__t.html#a4f4dbb224eac0a6533d536ea20efc894">profileIndx</a>;</div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#a4fbec096c7956197d361d961011c44f8"> 1815</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_sat_mon_conf__t.html#a4fbec096c7956197d361d961011c44f8">satMonSel</a>;</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;    rlUInt8_t  satMonSel;</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;    rlUInt8_t  profileIndx;</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;</div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#ae209f2c95c524e8d91913ca337973113"> 1830</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_sat_mon_conf__t.html#ae209f2c95c524e8d91913ca337973113">reserved0</a>;</div><div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#ad07d504620dd5cf6299c86f864b68859"> 1842</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_sat_mon_conf__t.html#ad07d504620dd5cf6299c86f864b68859">primarySliceDuration</a>;</div><div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#a724d31b40813b2d3212edfed739d9963"> 1853</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_sat_mon_conf__t.html#a724d31b40813b2d3212edfed739d9963">numSlices</a>;</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;</div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#a8ac0d967ae401f3e6843aa5b7a45916c"> 1864</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_rx_sat_mon_conf__t.html#a8ac0d967ae401f3e6843aa5b7a45916c">rxChannelMask</a>;</div><div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#a0dbc13979b2bac5d6ff598fd6539a9c9"> 1868</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_rx_sat_mon_conf__t.html#a0dbc13979b2bac5d6ff598fd6539a9c9">reserved1</a>;</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;    rlUInt8_t reserved1;</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;    rlUInt8_t rxChannelMask;</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;</div><div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#a1bb820f3143e42849c8b78254cc564f2"> 1888</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_sat_mon_conf__t.html#a1bb820f3143e42849c8b78254cc564f2">reserved2</a>;</div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#af8943e8becd3b58890b076d860ebf058"> 1892</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_rx_sat_mon_conf__t.html#af8943e8becd3b58890b076d860ebf058">reserved3</a>;</div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="structrl_rx_sat_mon_conf__t.html#ac381f1ff620b117727398164e7852430"> 1896</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_rx_sat_mon_conf__t.html#ac381f1ff620b117727398164e7852430">reserved4</a>;</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;} <a class="code" href="structrl_rx_sat_mon_conf__t.html">rlRxSatMonConf_t</a>;</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;</div><div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="structrl_sig_img_mon_conf__t.html"> 1902</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlSigImgMonConf</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;{</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;</div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="structrl_sig_img_mon_conf__t.html#a5d5a1c4373ef482217a0eaff785b3310"> 1908</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_sig_img_mon_conf__t.html#a5d5a1c4373ef482217a0eaff785b3310">profileIndx</a>;</div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="structrl_sig_img_mon_conf__t.html#a2c4a98cb56ab49abc519a22ceded9663"> 1912</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_sig_img_mon_conf__t.html#a2c4a98cb56ab49abc519a22ceded9663">numSlices</a>;</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;    rlUInt8_t numSlices;</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;    rlUInt8_t profileIndx;</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;</div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="structrl_sig_img_mon_conf__t.html#a6ef2d94ec58d5eb3e6d0c961250d6c75"> 1939</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_sig_img_mon_conf__t.html#a6ef2d94ec58d5eb3e6d0c961250d6c75">timeSliceNumSamples</a>;</div><div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="structrl_sig_img_mon_conf__t.html#a19fc1afc9402e64f8aba86245645766d"> 1943</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_sig_img_mon_conf__t.html#a19fc1afc9402e64f8aba86245645766d">reserved0</a>;</div><div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="structrl_sig_img_mon_conf__t.html#a04b89d8f1e20310706ff827332f2f25a"> 1947</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_sig_img_mon_conf__t.html#a04b89d8f1e20310706ff827332f2f25a">reserved1</a>;</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;} <a class="code" href="structrl_sig_img_mon_conf__t.html">rlSigImgMonConf_t</a>;</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;</div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="structrl_rx_mix_in_pwr_mon_conf__t.html"> 1953</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlRxMixInPwrMonConf</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;{</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;</div><div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="structrl_rx_mix_in_pwr_mon_conf__t.html#a94b528f529aee74afb6563b67de3f7f6"> 1961</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_rx_mix_in_pwr_mon_conf__t.html#a94b528f529aee74afb6563b67de3f7f6">profileIndx</a>;</div><div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="structrl_rx_mix_in_pwr_mon_conf__t.html#ae92356229b0d054ad2047a277c552397"> 1969</a></span>&#160;    rlUInt8_t  <a class="code" href="structrl_rx_mix_in_pwr_mon_conf__t.html#ae92356229b0d054ad2047a277c552397">reportMode</a>;</div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="structrl_rx_mix_in_pwr_mon_conf__t.html#a60228ab7645a2e39d8c481e3b0ab9286"> 1980</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_rx_mix_in_pwr_mon_conf__t.html#a60228ab7645a2e39d8c481e3b0ab9286">txEnable</a>;</div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="structrl_rx_mix_in_pwr_mon_conf__t.html#abc26dd3a41e0fed1593c2adb22f21950"> 1984</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_rx_mix_in_pwr_mon_conf__t.html#abc26dd3a41e0fed1593c2adb22f21950">reserved0</a>;</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;    rlUInt8_t  reportMode;</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;    rlUInt8_t profileIndx;</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;    rlUInt8_t reserved0;</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;    rlUInt8_t txEnable;</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;</div><div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="structrl_rx_mix_in_pwr_mon_conf__t.html#a9f6f69c26327f575a8c58dacecebc714"> 2028</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_mix_in_pwr_mon_conf__t.html#a9f6f69c26327f575a8c58dacecebc714">thresholds</a>;</div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="structrl_rx_mix_in_pwr_mon_conf__t.html#ace9919aa35a8f47b048ef5e49a332730"> 2032</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rx_mix_in_pwr_mon_conf__t.html#ace9919aa35a8f47b048ef5e49a332730">reserved1</a>;</div><div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="structrl_rx_mix_in_pwr_mon_conf__t.html#a4c1aa81f5315f0df8ad4353189a1ca7d"> 2036</a></span>&#160;    rlUInt32_t <a class="code" href="structrl_rx_mix_in_pwr_mon_conf__t.html#a4c1aa81f5315f0df8ad4353189a1ca7d">reserved2</a>;</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;}<a class="code" href="structrl_rx_mix_in_pwr_mon_conf__t.html">rlRxMixInPwrMonConf_t</a>;</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;</div><div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="structrl_rf_sig_img_power_cq_data__t.html"> 2042</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlRfSigImgPowerCqData</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;{</div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="structrl_rf_sig_img_power_cq_data__t.html#a2bb916720b5f333c19ade50763d0141a"> 2047</a></span>&#160;    rlUInt16_t <a class="code" href="structrl_rf_sig_img_power_cq_data__t.html#a2bb916720b5f333c19ade50763d0141a">numSlices</a>;</div><div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="structrl_rf_sig_img_power_cq_data__t.html#af5ad0f0f037fdbd0502b570925edcd73"> 2073</a></span>&#160;    rlUInt16_t sigImgPowerCqVal[RL_NUM_MON_SLICES_MAX];</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;}<a class="code" href="structrl_rf_sig_img_power_cq_data__t.html">rlRfSigImgPowerCqData_t</a>;</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;</div><div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="structrl_rf_rx_saturation_cq_data__t.html"> 2079</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlRfRxSaturationCqData</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;{</div><div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="structrl_rf_rx_saturation_cq_data__t.html#a844ce30ac922373582dad2c0f519d12e"> 2084</a></span>&#160;    rlUInt8_t <a class="code" href="structrl_rf_rx_saturation_cq_data__t.html#a844ce30ac922373582dad2c0f519d12e">numSlices</a>;</div><div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="structrl_rf_rx_saturation_cq_data__t.html#a5e31a97b6f3699902d78f60f3a9e36ce"> 2112</a></span>&#160;    rlUInt8_t satCqVal[RL_NUM_MON_SLICES_MAX];</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;}<a class="code" href="structrl_rf_rx_saturation_cq_data__t.html">rlRfRxSaturationCqData_t</a>;</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>rlAnaFaultInj</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;{</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="preprocessor">#ifndef MMWL_BIG_ENDIAN</span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;    rlUInt8_t  rxGainDrop;</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;    rlUInt8_t  rxPhInv;</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;    rlUInt8_t  rxHighNoise;</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;    rlUInt8_t  rxIfStagesFault;</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;    rlUInt8_t  rxLoAmpFault;</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;    rlUInt8_t  txLoAmpFault;</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;    rlUInt8_t  txGainDrop;</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;    rlUInt8_t  txPhInv;</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;    rlUInt8_t  synthFault;</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;    rlUInt8_t  supplyLdoFault;</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;    rlUInt8_t  miscFault;</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;    rlUInt8_t  miscThreshFault;</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;    rlUInt8_t  reserved1;</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;    rlUInt8_t  rxGainDrop;</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;    rlUInt8_t  reserved0;</div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;    rlUInt8_t  rxHighNoise;</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;    rlUInt8_t  rxPhInv;</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;    rlUInt8_t  rxLoAmpFault;</div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;    rlUInt8_t  rxIfStagesFault;</div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;    rlUInt8_t  txGainDrop;</div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;    rlUInt8_t  txLoAmpFault;</div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;    rlUInt8_t  synthFault;</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;    rlUInt8_t  txPhInv;</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;    rlUInt8_t  miscFault;</div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;    rlUInt8_t  supplyLdoFault;</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;    rlUInt8_t  reserved1;</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;    rlUInt8_t  miscThreshFault;</div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;</div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;    rlUInt16_t reserved2;</div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;    rlUInt16_t reserved3;</div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;    rlUInt16_t reserved4;</div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;} rlAnaFaultInj_t;</div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;</div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;</div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="comment"> * FUNCTION DECLARATIONS</span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="comment"> ******************************************************************************</span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160; </div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="comment">/* Digital Monitoring Configuration */</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga19fb267d3f6fdd7bdff55054d5bf7fde">rlRfDigMonEnableConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;                                                 <a class="code" href="structrl_mon_dig_enables__t.html">rlMonDigEnables_t</a>* data);</div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;</div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="comment">/* Digital Monitoring Periodic Configuration */</span></div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#gad0d324dfb033ec20902dd2b2621c0b38">rlRfDigMonPeriodicConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;                                                   <a class="code" href="structrl_dig_mon_periodic_conf__t.html">rlDigMonPeriodicConf_t</a>* data);</div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="comment">/* Analog Monitoring Configuration */</span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga95c56cab5ede35a3fccc3d508eb80b11">rlRfAnaMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;                                           <a class="code" href="structrl_mon_ana_enables__t.html">rlMonAnaEnables_t</a>* data);</div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="comment">/* TemperatureSsensor  Monitoring Configuration */</span></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#gaab210a73c21dd3def9df3c3ddcac1247">rlRfTempMonConfig</a>(rlUInt8_t deviceMap, <a class="code" href="structrl_temp_mon_conf__t.html">rlTempMonConf_t</a>* data);</div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="comment">/* RX Gain and Phase Monitoring Configuration */</span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#gafc90de33001e0aa9252e03047f63bab9">rlRfRxGainPhMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;                                                <a class="code" href="structrl_rx_gain_phase_mon_conf__t.html">rlRxGainPhaseMonConf_t</a>* data);</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="comment">/* RX Noise Monitoring Configuration */</span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga082d1ea5650e7ae439c535e808e3280b">rlRfRxNoiseMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;                                               <a class="code" href="structrl_rx_noise_mon_conf__t.html">rlRxNoiseMonConf_t</a>* data);</div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="comment">/* RX IF Stage Monitoring Configuration */</span></div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#gac467eb354d6c73ef616ba0aeaa8624a0">rlRfRxIfStageMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;                                                 <a class="code" href="structrl_rx_if_stage_mon_conf__t.html">rlRxIfStageMonConf_t</a>* data);</div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="comment">/* TX Power Monitoring Configuration */</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga4a448d2ff552029dbd80cb6afa5c471f">rlRfTxPowrMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;                                              <a class="code" href="structrl_all_tx_pow_mon_conf__t.html">rlAllTxPowMonConf_t</a> *data);</div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="comment">/* TX Ballbreak Monitoring Configuration */</span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga7c0dd2cfd9166650f8d58c2c3e77e096">rlRfTxBallbreakMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;                                                   <a class="code" href="structrl_all_tx_ball_break_mon_cfg__t.html">rlAllTxBallBreakMonCfg_t</a>* data);</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="comment">/* TX Gain Phase Mismatch Monitoring Configuration */</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga96520c28590afec38d43ef900f1f19df">rlRfTxGainPhaseMismatchMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;                                                           <a class="code" href="structrl_tx_gain_phase_mismatch_mon_conf__t.html">rlTxGainPhaseMismatchMonConf_t</a>* data);</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="comment">/* TX BPM Monitoring Configuration */</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga2ed6e9020fe2b9183f5e61e9d9af47ac">rlRfTxBpmMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;                                             <a class="code" href="structrl_all_tx_bpm_mon_conf__t.html">rlAllTxBpmMonConf_t</a>* data);</div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="comment">/* Synth Freq Monitoring Configuration */</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#gaa96c374a12d1b8bd8433a8af51de837a">rlRfSynthFreqMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;                                                 <a class="code" href="structrl_synth_freq_mon_conf__t.html">rlSynthFreqMonConf_t</a>* data);</div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="comment">/* External Analog Signals Monitoring Configuration */</span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga4374ac66108fecb530ef8ef05900532a">rlRfExtAnaSignalsMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;                                                     <a class="code" href="structrl_ext_ana_signals_mon_conf__t.html">rlExtAnaSignalsMonConf_t</a>* data);</div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="comment">/* TX Internal Analog Signals Monitoring Configuration */</span></div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga0069910cfd6078ba7fe1b64851c72bf7">rlRfTxIntAnaSignalsMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;                                                       <a class="code" href="structrl_all_tx_int_ana_signals_mon_conf__t.html">rlAllTxIntAnaSignalsMonConf_t</a>* data);</div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="comment">/* RX Internal Analog Signals Monitoring Configuration */</span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga9f67ca16519cce4a6191047232afb7cf">rlRfRxIntAnaSignalsMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;                                                       rlRxIntAnaSignalsMonConf_t* data);</div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="comment">/* PM, CLK, LO Internal Analog Signals Monitoring Configuration */</span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga5f04998ce1b5812fddb10d58773b6b46">rlRfPmClkLoIntAnaSignalsMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;                                                           <a class="code" href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html">rlPmClkLoIntAnaSignalsMonConf_t</a>* data);</div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="comment">/* GPADC Internal Analog Signals Monitoring Configuration */</span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga36cb92afa5be17a30546df9c93a5a9d5">rlRfGpadcIntAnaSignalsMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;                                                          <a class="code" href="structrl_gpadc_int_ana_signals_mon_conf__t.html">rlGpadcIntAnaSignalsMonConf_t</a>* data);</div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="comment">/* PLL Control Voltage Monitoring Configuration */</span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga02ecedab095965b42591e9f59dfa0353">rlRfPllContrlVoltMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;                                                     <a class="code" href="structrl_pll_contr_volt_mon_conf__t.html">rlPllContrVoltMonConf_t</a>* data);</div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="comment">/* Dual Clock Comparator Monitoring Configuration */</span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga50831ef3608e1191fcc22d760f7cd2da">rlRfDualClkCompMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;                                                   <a class="code" href="structrl_dual_clk_comp_mon_conf__t.html">rlDualClkCompMonConf_t</a>* data);</div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="comment">/* RX Saturation Monitoring Configuration */</span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga732f99985e067b94a3b167cb809986eb">rlRfRxIfSatMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;                                               <a class="code" href="structrl_rx_sat_mon_conf__t.html">rlRxSatMonConf_t</a>* data);</div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="comment">/* RX Signal Image band Monitoring Configuration */</span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga20629eeb168031cc99bf7b4007de1330">rlRfRxSigImgMonConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;                                                <a class="code" href="structrl_sig_img_mon_conf__t.html">rlSigImgMonConf_t</a>* data);</div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="comment">/* RX mixer input power monitoring.Configuration */</span></div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;MMWL_EXPORT rlReturnVal_t rlRfRxMixerInPwrConfig(rlUInt8_t deviceMap,</div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;                                                 <a class="code" href="structrl_rx_mix_in_pwr_mon_conf__t.html">rlRxMixInPwrMonConf_t</a>* data);</div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="comment">/* Analog fault injection Configuration */</span></div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;MMWL_EXPORT rlReturnVal_t <a class="code" href="group___monitoring.html#ga29362af9e5135d2c2cb1c543ba0ffb25">rlRfAnaFaultInjConfig</a>(rlUInt8_t deviceMap,</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;                                                rlAnaFaultInj_t* data);</div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;}</div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;</div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="comment"> * END OF RL_MONITORING_H FILE</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="comment"> */</span></div><div class="ttc" id="structrl_synth_freq_mon_conf__t_html_aab9d8323e425e3a824836cce1d5ec378"><div class="ttname"><a href="structrl_synth_freq_mon_conf__t.html#aab9d8323e425e3a824836cce1d5ec378">rlSynthFreqMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01261">rl_monitoring.h:1261</a></div></div>
<div class="ttc" id="structrl_pm_clk_lo_int_ana_signals_mon_conf__t_html_af94d832edbaa95bdf6ed4a89b83f29e0"><div class="ttname"><a href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#af94d832edbaa95bdf6ed4a89b83f29e0">rlPmClkLoIntAnaSignalsMonConf_t::sync20GMinThresh</a></div><div class="ttdeci">rlInt8_t sync20GMinThresh</div><div class="ttdoc">Minimum threshold for 20GHz monitoring  1 LSB = 1 dBm.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01590">rl_monitoring.h:1590</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html_a33012a7cc941368ee8d840b20595ecf9"><div class="ttname"><a href="structrl_temp_mon_conf__t.html#a33012a7cc941368ee8d840b20595ecf9">rlTempMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00329">rl_monitoring.h:329</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html_a6cb2fcab41d5dc115e79e5d911c0e281"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html#a6cb2fcab41d5dc115e79e5d911c0e281">rlRxIfStageMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt16_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00623">rl_monitoring.h:623</a></div></div>
<div class="ttc" id="structrl_rx_noise_mon_conf__t_html_a3c547bf3f2ba7b150a45691ac56def1b"><div class="ttname"><a href="structrl_rx_noise_mon_conf__t.html#a3c547bf3f2ba7b150a45691ac56def1b">rlRxNoiseMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt8_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00561">rl_monitoring.h:561</a></div></div>
<div class="ttc" id="structrl_pm_clk_lo_int_ana_signals_mon_conf__t_html_ad28e10a6227904d1dbf0f9297a446a5b"><div class="ttname"><a href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#ad28e10a6227904d1dbf0f9297a446a5b">rlPmClkLoIntAnaSignalsMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt16_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01646">rl_monitoring.h:1646</a></div></div>
<div class="ttc" id="structrl_tx_ballbreak_mon_conf__t_html_a20fff46a3ea48b06b9d674b285583007"><div class="ttname"><a href="structrl_tx_ballbreak_mon_conf__t.html#a20fff46a3ea48b06b9d674b285583007">rlTxBallbreakMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt32_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00834">rl_monitoring.h:834</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html_a7be632f007a4e6d69f9421653e2419bb"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html#a7be632f007a4e6d69f9421653e2419bb">rlRxIfStageMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00606">rl_monitoring.h:606</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_a5bce793033781e5ffd76b60169ab81f9"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a5bce793033781e5ffd76b60169ab81f9">rlTxGainPhaseMismatchMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00921">rl_monitoring.h:921</a></div></div>
<div class="ttc" id="structrl_tx_bpm_mon_conf__t_html_ac7d6ac1505bc61eb82f7430c1c9ac143"><div class="ttname"><a href="structrl_tx_bpm_mon_conf__t.html#ac7d6ac1505bc61eb82f7430c1c9ac143">rlTxBpmMonConf_t::phaseShifterMon1</a></div><div class="ttdeci">rlUInt8_t phaseShifterMon1</div><div class="ttdoc">Phase1 of the phase shifter of TX which needs to be monitored 1 LSB = 5.625 degree.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01067">rl_monitoring.h:1067</a></div></div>
<div class="ttc" id="structrl_mon_dig_enables__t_html_a5aeeca3dae7f7316191284c160dcb311"><div class="ttname"><a href="structrl_mon_dig_enables__t.html#a5aeeca3dae7f7316191284c160dcb311">rlMonDigEnables_t::testMode</a></div><div class="ttdeci">rlUInt8_t testMode</div><div class="ttdoc">Value Definition   0 Production mode. Latent faults are tested and any failures are reported   1 Char...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00113">rl_monitoring.h:113</a></div></div>
<div class="ttc" id="structrl_synth_freq_mon_conf__t_html_ade1cb40f6c95ce07bf908e48972422e0"><div class="ttname"><a href="structrl_synth_freq_mon_conf__t.html#ade1cb40f6c95ce07bf908e48972422e0">rlSynthFreqMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01205">rl_monitoring.h:1205</a></div></div>
<div class="ttc" id="structrl_ext_ana_signals_mon_conf__t_html_a9be12edc7f83810ce3d3c437adb6f8b5"><div class="ttname"><a href="structrl_ext_ana_signals_mon_conf__t.html#a9be12edc7f83810ce3d3c437adb6f8b5">rlExtAnaSignalsMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01276">rl_monitoring.h:1276</a></div></div>
<div class="ttc" id="structrl_dig_mon_periodic_conf__t_html_a1d4da7f2a1d6aa5ae7afc9a8a45de2eb"><div class="ttname"><a href="structrl_dig_mon_periodic_conf__t.html#a1d4da7f2a1d6aa5ae7afc9a8a45de2eb">rlDigMonPeriodicConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00190">rl_monitoring.h:190</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_ae209f2c95c524e8d91913ca337973113"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#ae209f2c95c524e8d91913ca337973113">rlRxSatMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt16_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01830">rl_monitoring.h:1830</a></div></div>
<div class="ttc" id="structrl_tx_pow_mon_conf__t_html"><div class="ttname"><a href="structrl_tx_pow_mon_conf__t.html">rlTxPowMonConf_t</a></div><div class="ttdoc">TX power monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00669">rl_monitoring.h:669</a></div></div>
<div class="ttc" id="structrl_dual_clk_comp_mon_conf__t_html"><div class="ttname"><a href="structrl_dual_clk_comp_mon_conf__t.html">rlDualClkCompMonConf_t</a></div><div class="ttdoc">Internal signals for DCC based clock monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01751">rl_monitoring.h:1751</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html_a16b721bbc9b6e33ab1e79a3e3ebb75b8"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html#a16b721bbc9b6e33ab1e79a3e3ebb75b8">rlRxIfStageMonConf_t::lpfCutoffErrThresh</a></div><div class="ttdeci">rlUInt16_t lpfCutoffErrThresh</div><div class="ttdoc">The absolute values of RX IF LPF cutoff percentage frequency errors are compared   against the corres...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00649">rl_monitoring.h:649</a></div></div>
<div class="ttc" id="structrl_sig_img_mon_conf__t_html_a6ef2d94ec58d5eb3e6d0c961250d6c75"><div class="ttname"><a href="structrl_sig_img_mon_conf__t.html#a6ef2d94ec58d5eb3e6d0c961250d6c75">rlSigImgMonConf_t::timeSliceNumSamples</a></div><div class="ttdeci">rlUInt16_t timeSliceNumSamples</div><div class="ttdoc">This field specifies the number of samples constituting each time slice. The   minimum allowed value ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01939">rl_monitoring.h:1939</a></div></div>
<div class="ttc" id="structrl_rf_sig_img_power_cq_data__t_html_a2bb916720b5f333c19ade50763d0141a"><div class="ttname"><a href="structrl_rf_sig_img_power_cq_data__t.html#a2bb916720b5f333c19ade50763d0141a">rlRfSigImgPowerCqData_t::numSlices</a></div><div class="ttdeci">rlUInt16_t numSlices</div><div class="ttdoc">Number of (primary + secondary) slices to monitor Valid range: 1 to 127.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02047">rl_monitoring.h:2047</a></div></div>
<div class="ttc" id="structrl_sig_img_mon_conf__t_html"><div class="ttname"><a href="structrl_sig_img_mon_conf__t.html">rlSigImgMonConf_t</a></div><div class="ttdoc">Signal and image band energy monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01902">rl_monitoring.h:1902</a></div></div>
<div class="ttc" id="structrl_tx_ballbreak_mon_conf__t_html_aec415f5ca6308684a05b358fe4e2c428"><div class="ttname"><a href="structrl_tx_ballbreak_mon_conf__t.html#aec415f5ca6308684a05b358fe4e2c428">rlTxBallbreakMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00809">rl_monitoring.h:809</a></div></div>
<div class="ttc" id="structrl_ext_ana_signals_mon_conf__t_html"><div class="ttname"><a href="structrl_ext_ana_signals_mon_conf__t.html">rlExtAnaSignalsMonConf_t</a></div><div class="ttdoc">External analog signals monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01267">rl_monitoring.h:1267</a></div></div>
<div class="ttc" id="structrl_pll_contr_volt_mon_conf__t_html_a2a550ec4330ac37364437c65ffc172e5"><div class="ttname"><a href="structrl_pll_contr_volt_mon_conf__t.html#a2a550ec4330ac37364437c65ffc172e5">rlPllContrVoltMonConf_t::signalEnables</a></div><div class="ttdeci">rlUInt16_t signalEnables</div><div class="ttdoc">This field indicates the sets of signals which are to be monitored. When each bit   in this field is ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01741">rl_monitoring.h:1741</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_ad07d504620dd5cf6299c86f864b68859"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#ad07d504620dd5cf6299c86f864b68859">rlRxSatMonConf_t::primarySliceDuration</a></div><div class="ttdeci">rlUInt16_t primarySliceDuration</div><div class="ttdoc">It specifies the duration of each (primary) time slice.   1 LSB = 0.16us.   Valid range: 4 to floor(A...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01842">rl_monitoring.h:1842</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_a9f6ce26f4748f3bfe293a0d59d17d329"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a9f6ce26f4748f3bfe293a0d59d17d329">rlTxGainPhaseMismatchMonConf_t::txGainMismatchThresh</a></div><div class="ttdeci">rlInt16_t txGainMismatchThresh</div><div class="ttdoc">The magnitude of difference between measured TX powers across the enabled   channels at each enabled ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00990">rl_monitoring.h:990</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html">rlRxSatMonConf_t</a></div><div class="ttdoc">RX saturation monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01804">rl_monitoring.h:1804</a></div></div>
<div class="ttc" id="structrl_rx_mix_in_pwr_mon_conf__t_html_ae92356229b0d054ad2047a277c552397"><div class="ttname"><a href="structrl_rx_mix_in_pwr_mon_conf__t.html#ae92356229b0d054ad2047a277c552397">rlRxMixInPwrMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Indicates the desired reporting verbosity and threshold usage.   Value = 0 Report is sent every monit...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01969">rl_monitoring.h:1969</a></div></div>
<div class="ttc" id="group___monitoring_html_ga7c0dd2cfd9166650f8d58c2c3e77e096"><div class="ttname"><a href="group___monitoring.html#ga7c0dd2cfd9166650f8d58c2c3e77e096">rlRfTxBallbreakMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfTxBallbreakMonConfig(rlUInt8_t deviceMap, rlAllTxBallBreakMonCfg_t *data)</div><div class="ttdoc">Sets information related to TX ball break detection.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00475">rl_monitoring.c:475</a></div></div>
<div class="ttc" id="group___monitoring_html_ga95c56cab5ede35a3fccc3d508eb80b11"><div class="ttname"><a href="group___monitoring.html#ga95c56cab5ede35a3fccc3d508eb80b11">rlRfAnaMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfAnaMonConfig(rlUInt8_t deviceMap, rlMonAnaEnables_t *data)</div><div class="ttdoc">This function contains the consolidated configuration of all analog monitoring. The enabled monitorin...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00175">rl_monitoring.c:175</a></div></div>
<div class="ttc" id="structrl_mon_ana_enables__t_html_a8bb9d628c36e8808b70b88a93d7ca5ff"><div class="ttname"><a href="structrl_mon_ana_enables__t.html#a8bb9d628c36e8808b70b88a93d7ca5ff">rlMonAnaEnables_t::enMask</a></div><div class="ttdeci">rlUInt32_t enMask</div><div class="ttdoc">Bit Analog monitoring control   0 TEMPERATURE_MONITOR_EN   1 RX_GAIN_PHASE_MONITOR_EN   2 RX_NOISE_MO...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00229">rl_monitoring.h:229</a></div></div>
<div class="ttc" id="structrl_tx_bpm_mon_conf__t_html_a94c4f783fa5d6e002be6d1195dad7f9f"><div class="ttname"><a href="structrl_tx_bpm_mon_conf__t.html#a94c4f783fa5d6e002be6d1195dad7f9f">rlTxBpmMonConf_t::txBpmAmplErrThresh</a></div><div class="ttdeci">rlUInt16_t txBpmAmplErrThresh</div><div class="ttdoc">The deviation of the TX output amplitude difference between the two BPM settings   is compared agains...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01153">rl_monitoring.h:1153</a></div></div>
<div class="ttc" id="structrl_sig_img_mon_conf__t_html_a04b89d8f1e20310706ff827332f2f25a"><div class="ttname"><a href="structrl_sig_img_mon_conf__t.html#a04b89d8f1e20310706ff827332f2f25a">rlSigImgMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt32_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01947">rl_monitoring.h:1947</a></div></div>
<div class="ttc" id="structrl_mon_dig_enables__t_html_a70025bfb787ce3e9a73cd48801ebccc0"><div class="ttname"><a href="structrl_mon_dig_enables__t.html#a70025bfb787ce3e9a73cd48801ebccc0">rlMonDigEnables_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00117">rl_monitoring.h:117</a></div></div>
<div class="ttc" id="structrl_ext_ana_signals_mon_conf__t_html_a86ff50729e1e24f38e5d1552a06cb6f5"><div class="ttname"><a href="structrl_ext_ana_signals_mon_conf__t.html#a86ff50729e1e24f38e5d1552a06cb6f5">rlExtAnaSignalsMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01445">rl_monitoring.h:1445</a></div></div>
<div class="ttc" id="structrl_gpadc_int_ana_signals_mon_conf__t_html_aa2dcebd27399b93087d35fb5fa860757"><div class="ttname"><a href="structrl_gpadc_int_ana_signals_mon_conf__t.html#aa2dcebd27399b93087d35fb5fa860757">rlGpadcIntAnaSignalsMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt16_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01682">rl_monitoring.h:1682</a></div></div>
<div class="ttc" id="structrl_sig_img_mon_conf__t_html_a2c4a98cb56ab49abc519a22ceded9663"><div class="ttname"><a href="structrl_sig_img_mon_conf__t.html#a2c4a98cb56ab49abc519a22ceded9663">rlSigImgMonConf_t::numSlices</a></div><div class="ttdeci">rlUInt8_t numSlices</div><div class="ttdoc">Number of (primary + secondary) slices to monitor Valid range: 1 to 127.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01912">rl_monitoring.h:1912</a></div></div>
<div class="ttc" id="structrl_synth_freq_mon_conf__t_html_a2ab02322b8e7a9200437e57fb83c844f"><div class="ttname"><a href="structrl_synth_freq_mon_conf__t.html#a2ab02322b8e7a9200437e57fb83c844f">rlSynthFreqMonConf_t::monStartTime</a></div><div class="ttdeci">rlInt8_t monStartTime</div><div class="ttdoc">This field determines when the monitoring starts in each   chirp relative to the start of the ramp....</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01236">rl_monitoring.h:1236</a></div></div>
<div class="ttc" id="structrl_rx_noise_mon_conf__t_html_a0a549d6bccef2ee7501d32b0faa77f12"><div class="ttname"><a href="structrl_rx_noise_mon_conf__t.html#a0a549d6bccef2ee7501d32b0faa77f12">rlRxNoiseMonConf_t::noiseThresh</a></div><div class="ttdeci">rlUInt16_t noiseThresh</div><div class="ttdoc">The measured RX input referred noise figure at the enabled RF frequencies, for   all channels,...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00583">rl_monitoring.h:583</a></div></div>
<div class="ttc" id="structrl_dig_mon_periodic_conf__t_html"><div class="ttname"><a href="structrl_dig_mon_periodic_conf__t.html">rlDigMonPeriodicConf_t</a></div><div class="ttdoc">Digital monitoring latent fault reporting configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00147">rl_monitoring.h:147</a></div></div>
<div class="ttc" id="structrl_rf_rx_saturation_cq_data__t_html_a844ce30ac922373582dad2c0f519d12e"><div class="ttname"><a href="structrl_rf_rx_saturation_cq_data__t.html#a844ce30ac922373582dad2c0f519d12e">rlRfRxSaturationCqData_t::numSlices</a></div><div class="ttdeci">rlUInt8_t numSlices</div><div class="ttdoc">Number of (primary + secondary) slices to monitor Valid range: 1 to 127.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02084">rl_monitoring.h:2084</a></div></div>
<div class="ttc" id="structrl_sig_img_mon_conf__t_html_a5d5a1c4373ef482217a0eaff785b3310"><div class="ttname"><a href="structrl_sig_img_mon_conf__t.html#a5d5a1c4373ef482217a0eaff785b3310">rlSigImgMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">This field indicates the profile index for which this configuration applies.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01908">rl_monitoring.h:1908</a></div></div>
<div class="ttc" id="structrl_dig_mon_periodic_conf__t_html_a521eef3349a874609df217012f19e30d"><div class="ttname"><a href="structrl_dig_mon_periodic_conf__t.html#a521eef3349a874609df217012f19e30d">rlDigMonPeriodicConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period   1 Report is sent only on a failure   2 ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00156">rl_monitoring.h:156</a></div></div>
<div class="ttc" id="group___monitoring_html_gafc90de33001e0aa9252e03047f63bab9"><div class="ttname"><a href="group___monitoring.html#gafc90de33001e0aa9252e03047f63bab9">rlRfRxGainPhMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfRxGainPhMonConfig(rlUInt8_t deviceMap, rlRxGainPhaseMonConf_t *data)</div><div class="ttdoc">This API is to set RX gain and phase monitoring config to device.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00259">rl_monitoring.c:259</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_a0dbc13979b2bac5d6ff598fd6539a9c9"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#a0dbc13979b2bac5d6ff598fd6539a9c9">rlRxSatMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt8_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01868">rl_monitoring.h:1868</a></div></div>
<div class="ttc" id="group___monitoring_html_ga20629eeb168031cc99bf7b4007de1330"><div class="ttname"><a href="group___monitoring.html#ga20629eeb168031cc99bf7b4007de1330">rlRfRxSigImgMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfRxSigImgMonConfig(rlUInt8_t deviceMap, rlSigImgMonConf_t *data)</div><div class="ttdoc">Sets information related to signal and image band energy.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l01169">rl_monitoring.c:1169</a></div></div>
<div class="ttc" id="structrl_tx_bpm_mon_conf__t_html_afdf4e8769f94cf6409b63d8800b8a1cc"><div class="ttname"><a href="structrl_tx_bpm_mon_conf__t.html#afdf4e8769f94cf6409b63d8800b8a1cc">rlTxBpmMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">This field indicates the Profile Index for which this configuration applies.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01048">rl_monitoring.h:1048</a></div></div>
<div class="ttc" id="structrl_tx_bpm_mon_conf__t_html_ae7511890e7e63810bc5334390be67fa7"><div class="ttname"><a href="structrl_tx_bpm_mon_conf__t.html#ae7511890e7e63810bc5334390be67fa7">rlTxBpmMonConf_t::rxEn</a></div><div class="ttdeci">rlUInt8_t rxEn</div><div class="ttdoc">This field indicates the RX channels that should be enabled for TX to RX loopback measurement....</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01090">rl_monitoring.h:1090</a></div></div>
<div class="ttc" id="structrl_all_tx_ball_break_mon_cfg__t_html_a6a2bdf6f9ba871817d563e485a4b57e3"><div class="ttname"><a href="structrl_all_tx_ball_break_mon_cfg__t.html#a6a2bdf6f9ba871817d563e485a4b57e3">rlAllTxBallBreakMonCfg_t::tx0BallBrkMonCfg</a></div><div class="ttdeci">rlTxBallbreakMonConf_t * tx0BallBrkMonCfg</div><div class="ttdoc">Tx ballbreak monitoring config for Tx0.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00849">rl_monitoring.h:849</a></div></div>
<div class="ttc" id="structrl_gpadc_int_ana_signals_mon_conf__t_html_ac563c32b776c2fcc255c87ec6f4d67b2"><div class="ttname"><a href="structrl_gpadc_int_ana_signals_mon_conf__t.html#ac563c32b776c2fcc255c87ec6f4d67b2">rlGpadcIntAnaSignalsMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01686">rl_monitoring.h:1686</a></div></div>
<div class="ttc" id="structrl_dual_clk_comp_mon_conf__t_html_ab03151fe1b5d437305ed73782ef7a4d3"><div class="ttname"><a href="structrl_dual_clk_comp_mon_conf__t.html#ab03151fe1b5d437305ed73782ef7a4d3">rlDualClkCompMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 RESERVED   1 Report is send only upon a failure (after checking for thresholds) ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01760">rl_monitoring.h:1760</a></div></div>
<div class="ttc" id="structrl_all_tx_bpm_mon_conf__t_html_a757b152e635e0c058cddf8b4f0405ccd"><div class="ttname"><a href="structrl_all_tx_bpm_mon_conf__t.html#a757b152e635e0c058cddf8b4f0405ccd">rlAllTxBpmMonConf_t::tx0BpmMonCfg</a></div><div class="ttdeci">rlTxBpmMonConf_t * tx0BpmMonCfg</div><div class="ttdoc">Tx-0 BPM monitoring config.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01178">rl_monitoring.h:1178</a></div></div>
<div class="ttc" id="structrl_pll_contr_volt_mon_conf__t_html"><div class="ttname"><a href="structrl_pll_contr_volt_mon_conf__t.html">rlPllContrVoltMonConf_t</a></div><div class="ttdoc">Internal signals for PLL control voltage monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01692">rl_monitoring.h:1692</a></div></div>
<div class="ttc" id="structrl_rx_noise_mon_conf__t_html_ae25e6c7e2a0c765df33b1f1765f9e05c"><div class="ttname"><a href="structrl_rx_noise_mon_conf__t.html#ae25e6c7e2a0c765df33b1f1765f9e05c">rlRxNoiseMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt16_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00549">rl_monitoring.h:549</a></div></div>
<div class="ttc" id="group___monitoring_html_gac467eb354d6c73ef616ba0aeaa8624a0"><div class="ttname"><a href="group___monitoring.html#gac467eb354d6c73ef616ba0aeaa8624a0">rlRfRxIfStageMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfRxIfStageMonConfig(rlUInt8_t deviceMap, rlRxIfStageMonConf_t *data)</div><div class="ttdoc">Sets information related to RX IF filter attenuation monitoring.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00342">rl_monitoring.c:342</a></div></div>
<div class="ttc" id="structrl_tx_pow_mon_conf__t_html_a8f790df8208520c6cf07475fb6398044"><div class="ttname"><a href="structrl_tx_pow_mon_conf__t.html#a8f790df8208520c6cf07475fb6398044">rlTxPowMonConf_t::rfFreqBitMask</a></div><div class="ttdeci">rlUInt8_t rfFreqBitMask</div><div class="ttdoc">This field indicates the exact RF frequencies inside the profile's RF band at   which to measure the ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00692">rl_monitoring.h:692</a></div></div>
<div class="ttc" id="structrl_synth_freq_mon_conf__t_html_a7f945029877d1942578bf71888951461"><div class="ttname"><a href="structrl_synth_freq_mon_conf__t.html#a7f945029877d1942578bf71888951461">rlSynthFreqMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">This field indicates the Profile Index for which this configuration applies.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01198">rl_monitoring.h:1198</a></div></div>
<div class="ttc" id="structrl_mon_dig_enables__t_html_ad257b98aeb570c96419de6012569f325"><div class="ttname"><a href="structrl_mon_dig_enables__t.html#ad257b98aeb570c96419de6012569f325">rlMonDigEnables_t::reserved1</a></div><div class="ttdeci">rlUInt16_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00137">rl_monitoring.h:137</a></div></div>
<div class="ttc" id="structrl_dig_mon_periodic_conf__t_html_a65856676eed44e3bdc1ae61581c6739f"><div class="ttname"><a href="structrl_dig_mon_periodic_conf__t.html#a65856676eed44e3bdc1ae61581c6739f">rlDigMonPeriodicConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00160">rl_monitoring.h:160</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_afc1d1f7d8713b26d21f44efbe9bed73c"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#afc1d1f7d8713b26d21f44efbe9bed73c">rlTxGainPhaseMismatchMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">This field indicates the Profile Index for which this monitoring configuration   applies....</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00872">rl_monitoring.h:872</a></div></div>
<div class="ttc" id="structrl_all_tx_ball_break_mon_cfg__t_html_a25afffc8942c2fc8a93a0f0148a5b2cd"><div class="ttname"><a href="structrl_all_tx_ball_break_mon_cfg__t.html#a25afffc8942c2fc8a93a0f0148a5b2cd">rlAllTxBallBreakMonCfg_t::tx1BallBrkMonCfg</a></div><div class="ttdeci">rlTxBallbreakMonConf_t * tx1BallBrkMonCfg</div><div class="ttdoc">Tx ballbreak monitoring config for Tx1.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00853">rl_monitoring.h:853</a></div></div>
<div class="ttc" id="structrl_pm_clk_lo_int_ana_signals_mon_conf__t_html_ad1d975fcaa4e7d27fdfe4e1faa3925c2"><div class="ttname"><a href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#ad1d975fcaa4e7d27fdfe4e1faa3925c2">rlPmClkLoIntAnaSignalsMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01601">rl_monitoring.h:1601</a></div></div>
<div class="ttc" id="structrl_ext_ana_signals_mon_conf__t_html_a0895f9b1cac8359ba4044ce39007e08c"><div class="ttname"><a href="structrl_ext_ana_signals_mon_conf__t.html#a0895f9b1cac8359ba4044ce39007e08c">rlExtAnaSignalsMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01280">rl_monitoring.h:1280</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_aa99f8efb5198c38c234b1a1861b611ff"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#aa99f8efb5198c38c234b1a1861b611ff">rlRxGainPhaseMonConf_t::rxGainMismatchErrThresh</a></div><div class="ttdeci">rlUInt16_t rxGainMismatchErrThresh</div><div class="ttdoc">The magnitude of difference between measured RX gains across the enabled channels   at each enabled R...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00433">rl_monitoring.h:433</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_a78822a36a4f67a50a21d8e6ec6ae52f3"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#a78822a36a4f67a50a21d8e6ec6ae52f3">rlRxGainPhaseMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt32_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00491">rl_monitoring.h:491</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_a4f4dbb224eac0a6533d536ea20efc894"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#a4f4dbb224eac0a6533d536ea20efc894">rlRxSatMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">This field indicates the profile Index for which this configuration applies.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01810">rl_monitoring.h:1810</a></div></div>
<div class="ttc" id="structrl_mon_ana_enables__t_html_a109dfe5458c01aa07b608dbf95fdb2c4"><div class="ttname"><a href="structrl_mon_ana_enables__t.html#a109dfe5458c01aa07b608dbf95fdb2c4">rlMonAnaEnables_t::ldoScEn</a></div><div class="ttdeci">rlUInt32_t ldoScEn</div><div class="ttdoc">LDO short circuit monitoring enable. There are no reports for these monitors.   If there is any fault...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00244">rl_monitoring.h:244</a></div></div>
<div class="ttc" id="group___monitoring_html_gaa96c374a12d1b8bd8433a8af51de837a"><div class="ttname"><a href="group___monitoring.html#gaa96c374a12d1b8bd8433a8af51de837a">rlRfSynthFreqMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfSynthFreqMonConfig(rlUInt8_t deviceMap, rlSynthFreqMonConf_t *data)</div><div class="ttdoc">Sets information related to synthesizer frequency.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00728">rl_monitoring.c:728</a></div></div>
<div class="ttc" id="group___monitoring_html_ga19fb267d3f6fdd7bdff55054d5bf7fde"><div class="ttname"><a href="group___monitoring.html#ga19fb267d3f6fdd7bdff55054d5bf7fde">rlRfDigMonEnableConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfDigMonEnableConfig(rlUInt8_t deviceMap, rlMonDigEnables_t *data)</div><div class="ttdoc">Sets the consolidated configuration of all digital monitoring.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00094">rl_monitoring.c:94</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_af8943e8becd3b58890b076d860ebf058"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#af8943e8becd3b58890b076d860ebf058">rlRxSatMonConf_t::reserved3</a></div><div class="ttdeci">rlUInt32_t reserved3</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01892">rl_monitoring.h:1892</a></div></div>
<div class="ttc" id="structrl_rx_mix_in_pwr_mon_conf__t_html_a60228ab7645a2e39d8c481e3b0ab9286"><div class="ttname"><a href="structrl_rx_mix_in_pwr_mon_conf__t.html#a60228ab7645a2e39d8c481e3b0ab9286">rlRxMixInPwrMonConf_t::txEnable</a></div><div class="ttdeci">rlUInt8_t txEnable</div><div class="ttdoc">This field indicates if and which TX channels should be enabled while measuring   RX mixer input powe...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01980">rl_monitoring.h:1980</a></div></div>
<div class="ttc" id="structrl_ext_ana_signals_mon_conf__t_html_ad882e1134af0f1d05564afa6c17dbb43"><div class="ttname"><a href="structrl_ext_ana_signals_mon_conf__t.html#ad882e1134af0f1d05564afa6c17dbb43">rlExtAnaSignalsMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt16_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01441">rl_monitoring.h:1441</a></div></div>
<div class="ttc" id="structrl_rx_mix_in_pwr_mon_conf__t_html_abc26dd3a41e0fed1593c2adb22f21950"><div class="ttname"><a href="structrl_rx_mix_in_pwr_mon_conf__t.html#abc26dd3a41e0fed1593c2adb22f21950">rlRxMixInPwrMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01984">rl_monitoring.h:1984</a></div></div>
<div class="ttc" id="structrl_rx_mix_in_pwr_mon_conf__t_html_a4c1aa81f5315f0df8ad4353189a1ca7d"><div class="ttname"><a href="structrl_rx_mix_in_pwr_mon_conf__t.html#a4c1aa81f5315f0df8ad4353189a1ca7d">rlRxMixInPwrMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02036">rl_monitoring.h:2036</a></div></div>
<div class="ttc" id="structrl_pm_clk_lo_int_ana_signals_mon_conf__t_html_a82cc02ebf8c082285fe7c2633b02d422"><div class="ttname"><a href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a82cc02ebf8c082285fe7c2633b02d422">rlPmClkLoIntAnaSignalsMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 RESERVED   1 Report is send only upon a failure(after checking for thresholds)  ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01575">rl_monitoring.h:1575</a></div></div>
<div class="ttc" id="structrl_rx_noise_mon_conf__t_html_aeea2aae6ff4a90a46d3f33936ca7e302"><div class="ttname"><a href="structrl_rx_noise_mon_conf__t.html#aeea2aae6ff4a90a46d3f33936ca7e302">rlRxNoiseMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00587">rl_monitoring.h:587</a></div></div>
<div class="ttc" id="structrl_pm_clk_lo_int_ana_signals_mon_conf__t_html_a678c308a8e8208a5cc48068ff7b86df3"><div class="ttname"><a href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a678c308a8e8208a5cc48068ff7b86df3">rlPmClkLoIntAnaSignalsMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">The RF analog settings corresponding to this profile are used for monitoring the   enabled signals,...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01568">rl_monitoring.h:1568</a></div></div>
<div class="ttc" id="structrl_tx_pow_mon_conf__t_html_a3e575016de86b6736994fde45285a631"><div class="ttname"><a href="structrl_tx_pow_mon_conf__t.html#a3e575016de86b6736994fde45285a631">rlTxPowMonConf_t::txPowFlatnessErrThresh</a></div><div class="ttdeci">rlUInt16_t txPowFlatnessErrThresh</div><div class="ttdoc">The magnitude of measured TX power flatness error, for each enabled channel, is   compared against th...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00762">rl_monitoring.h:762</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_a6be04929ed7c3d85c69cecb0e7d25dd4"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#a6be04929ed7c3d85c69cecb0e7d25dd4">rlRxGainPhaseMonConf_t::rxGainFlatnessErrThresh</a></div><div class="ttdeci">rlUInt16_t rxGainFlatnessErrThresh</div><div class="ttdoc">The magnitude of measured RX gain flatness error, for each enabled channel, is   compared against thi...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00447">rl_monitoring.h:447</a></div></div>
<div class="ttc" id="structrl_all_tx_bpm_mon_conf__t_html_abeffbd280092c88224ae346e3ffc2b53"><div class="ttname"><a href="structrl_all_tx_bpm_mon_conf__t.html#abeffbd280092c88224ae346e3ffc2b53">rlAllTxBpmMonConf_t::tx2BpmMonCfg</a></div><div class="ttdeci">rlTxBpmMonConf_t * tx2BpmMonCfg</div><div class="ttdoc">Tx-2 BPM monitoring config.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01186">rl_monitoring.h:1186</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_a8ac0d967ae401f3e6843aa5b7a45916c"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#a8ac0d967ae401f3e6843aa5b7a45916c">rlRxSatMonConf_t::rxChannelMask</a></div><div class="ttdeci">rlUInt8_t rxChannelMask</div><div class="ttdoc">This field is applicable only for SAT_MON_MODE = 0 Masks RX channels used for   monitoring....</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01864">rl_monitoring.h:1864</a></div></div>
<div class="ttc" id="group___monitoring_html_ga29362af9e5135d2c2cb1c543ba0ffb25"><div class="ttname"><a href="group___monitoring.html#ga29362af9e5135d2c2cb1c543ba0ffb25">rlRfAnaFaultInjConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfAnaFaultInjConfig(rlUInt8_t deviceMap, rlAnaFaultInj_t *data)</div><div class="ttdoc">Sets information related to RF fault injection.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l01252">rl_monitoring.c:1252</a></div></div>
<div class="ttc" id="structrl_tx_pow_mon_conf__t_html_a860d2c17b26710e608e7c369acac48ac"><div class="ttname"><a href="structrl_tx_pow_mon_conf__t.html#a860d2c17b26710e608e7c369acac48ac">rlTxPowMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">This field indicates the profile Index for which this configuration applies.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00675">rl_monitoring.h:675</a></div></div>
<div class="ttc" id="structrl_synth_freq_mon_conf__t_html_a130a43dd95e8348eff3779973da41918"><div class="ttname"><a href="structrl_synth_freq_mon_conf__t.html#a130a43dd95e8348eff3779973da41918">rlSynthFreqMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01240">rl_monitoring.h:1240</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html_a4dd5e13938ba6230f98cc15afeab4e05"><div class="ttname"><a href="structrl_temp_mon_conf__t.html#a4dd5e13938ba6230f98cc15afeab4e05">rlTempMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00259">rl_monitoring.h:259</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html_a8651e8e36a62369a46f881607c050df6"><div class="ttname"><a href="structrl_temp_mon_conf__t.html#a8651e8e36a62369a46f881607c050df6">rlTempMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00263">rl_monitoring.h:263</a></div></div>
<div class="ttc" id="structrl_all_tx_bpm_mon_conf__t_html"><div class="ttname"><a href="structrl_all_tx_bpm_mon_conf__t.html">rlAllTxBpmMonConf_t</a></div><div class="ttdoc">TX BPM monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01173">rl_monitoring.h:1173</a></div></div>
<div class="ttc" id="structrl_gpadc_int_ana_signals_mon_conf__t_html_a9b31897f7dc2af8500dac35bcba38086"><div class="ttname"><a href="structrl_gpadc_int_ana_signals_mon_conf__t.html#a9b31897f7dc2af8500dac35bcba38086">rlGpadcIntAnaSignalsMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01665">rl_monitoring.h:1665</a></div></div>
<div class="ttc" id="structrl_all_tx_pow_mon_conf__t_html"><div class="ttname"><a href="structrl_all_tx_pow_mon_conf__t.html">rlAllTxPowMonConf_t</a></div><div class="ttdoc">TX power monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00777">rl_monitoring.h:777</a></div></div>
<div class="ttc" id="structrl_tx_bpm_mon_conf__t_html"><div class="ttname"><a href="structrl_tx_bpm_mon_conf__t.html">rlTxBpmMonConf_t</a></div><div class="ttdoc">TX BPM monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01042">rl_monitoring.h:1042</a></div></div>
<div class="ttc" id="structrl_tx_bpm_mon_conf__t_html_addc904800d3caa17b962b4b91e912dff"><div class="ttname"><a href="structrl_tx_bpm_mon_conf__t.html#addc904800d3caa17b962b4b91e912dff">rlTxBpmMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01079">rl_monitoring.h:1079</a></div></div>
<div class="ttc" id="structrl_rx_noise_mon_conf__t_html"><div class="ttname"><a href="structrl_rx_noise_mon_conf__t.html">rlRxNoiseMonConf_t</a></div><div class="ttdoc">RX noise monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00501">rl_monitoring.h:501</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html">rlRxIfStageMonConf_t</a></div><div class="ttdoc">RX IF stage monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00593">rl_monitoring.h:593</a></div></div>
<div class="ttc" id="structrl_tx_ballbreak_mon_conf__t_html_adba71f8e0a10fba6159cc98d68db972c"><div class="ttname"><a href="structrl_tx_ballbreak_mon_conf__t.html#adba71f8e0a10fba6159cc98d68db972c">rlTxBallbreakMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00805">rl_monitoring.h:805</a></div></div>
<div class="ttc" id="structrl_all_tx_int_ana_signals_mon_conf__t_html_ac1c2990546bf0eb5dc1188b35b9ee712"><div class="ttname"><a href="structrl_all_tx_int_ana_signals_mon_conf__t.html#ac1c2990546bf0eb5dc1188b35b9ee712">rlAllTxIntAnaSignalsMonConf_t::tx2IntAnaSgnlMonCfg</a></div><div class="ttdeci">rlTxIntAnaSignalsMonConf_t * tx2IntAnaSgnlMonCfg</div><div class="ttdoc">Internal signals in the Tx-2 path monitoring config.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01513">rl_monitoring.h:1513</a></div></div>
<div class="ttc" id="structrl_all_tx_ball_break_mon_cfg__t_html"><div class="ttname"><a href="structrl_all_tx_ball_break_mon_cfg__t.html">rlAllTxBallBreakMonCfg_t</a></div><div class="ttdoc">TX ballbreak monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00844">rl_monitoring.h:844</a></div></div>
<div class="ttc" id="structrl_pm_clk_lo_int_ana_signals_mon_conf__t_html_a446a77c684e2a27c7e874546094d9267"><div class="ttname"><a href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a446a77c684e2a27c7e874546094d9267">rlPmClkLoIntAnaSignalsMonConf_t::sync20GMaxThresh</a></div><div class="ttdeci">rlInt8_t sync20GMaxThresh</div><div class="ttdoc">Maximum threshold for 20GHz monitoring  1 LSB = 1 dBm.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01596">rl_monitoring.h:1596</a></div></div>
<div class="ttc" id="group___monitoring_html_ga02ecedab095965b42591e9f59dfa0353"><div class="ttname"><a href="group___monitoring.html#ga02ecedab095965b42591e9f59dfa0353">rlRfPllContrlVoltMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfPllContrlVoltMonConfig(rlUInt8_t deviceMap, rlPllContrVoltMonConf_t *data)</div><div class="ttdoc">Sets information related to APLL and Synthesizer's control voltage signals monitoring.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l01026">rl_monitoring.c:1026</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_a394bc54afe1d3ecf5ec15e761edcbe14"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a394bc54afe1d3ecf5ec15e761edcbe14">rlTxGainPhaseMismatchMonConf_t::txEn</a></div><div class="ttdeci">rlUInt8_t txEn</div><div class="ttdoc">This field indicates the TX channels that should be compared for gain and phase   balance....</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00899">rl_monitoring.h:899</a></div></div>
<div class="ttc" id="structrl_all_tx_int_ana_signals_mon_conf__t_html"><div class="ttname"><a href="structrl_all_tx_int_ana_signals_mon_conf__t.html">rlAllTxIntAnaSignalsMonConf_t</a></div><div class="ttdoc">Internal signals in the TX path monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01500">rl_monitoring.h:1500</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_a89dd7b90df17deb6510ce4728d2bb625"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#a89dd7b90df17deb6510ce4728d2bb625">rlRxGainPhaseMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">This field indicates the profile Index for which this configuration applies.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00341">rl_monitoring.h:341</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_af6d1d11fce8ac373072d513e781af9c7"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#af6d1d11fce8ac373072d513e781af9c7">rlRxGainPhaseMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt32_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00495">rl_monitoring.h:495</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_a724d31b40813b2d3212edfed739d9963"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#a724d31b40813b2d3212edfed739d9963">rlRxSatMonConf_t::numSlices</a></div><div class="ttdeci">rlUInt16_t numSlices</div><div class="ttdoc">Number of (primary + secondary) time slices to monitor.   Valid range: 1 to 127  .</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01853">rl_monitoring.h:1853</a></div></div>
<div class="ttc" id="group___monitoring_html_ga732f99985e067b94a3b167cb809986eb"><div class="ttname"><a href="group___monitoring.html#ga732f99985e067b94a3b167cb809986eb">rlRfRxIfSatMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfRxIfSatMonConfig(rlUInt8_t deviceMap, rlRxSatMonConf_t *data)</div><div class="ttdoc">Sets information related to RX saturation detector monitoring.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l01118">rl_monitoring.c:1118</a></div></div>
<div class="ttc" id="structrl_rf_rx_saturation_cq_data__t_html"><div class="ttname"><a href="structrl_rf_rx_saturation_cq_data__t.html">rlRfRxSaturationCqData_t</a></div><div class="ttdoc">RX ADC and IF saturation information.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02079">rl_monitoring.h:2079</a></div></div>
<div class="ttc" id="structrl_all_tx_pow_mon_conf__t_html_a6ad0769440229b54d3ee3bdac68e3842"><div class="ttname"><a href="structrl_all_tx_pow_mon_conf__t.html#a6ad0769440229b54d3ee3bdac68e3842">rlAllTxPowMonConf_t::tx1PowrMonCfg</a></div><div class="ttdeci">rlTxPowMonConf_t * tx1PowrMonCfg</div><div class="ttdoc">Power Monitoring Configuration for Tx1.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00786">rl_monitoring.h:786</a></div></div>
<div class="ttc" id="group___monitoring_html_gaab210a73c21dd3def9df3c3ddcac1247"><div class="ttname"><a href="group___monitoring.html#gaab210a73c21dd3def9df3c3ddcac1247">rlRfTempMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfTempMonConfig(rlUInt8_t deviceMap, rlTempMonConf_t *data)</div><div class="ttdoc">This API configure the on chip temperature monitors and report the soft results from the monitor....</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00217">rl_monitoring.c:217</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html">rlTxGainPhaseMismatchMonConf_t</a></div><div class="ttdoc">TX gain and phase mismatch monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00863">rl_monitoring.h:863</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_ac381f1ff620b117727398164e7852430"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#ac381f1ff620b117727398164e7852430">rlRxSatMonConf_t::reserved4</a></div><div class="ttdeci">rlUInt32_t reserved4</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01896">rl_monitoring.h:1896</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_a1bb820f3143e42849c8b78254cc564f2"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#a1bb820f3143e42849c8b78254cc564f2">rlRxSatMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt16_t reserved2</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01888">rl_monitoring.h:1888</a></div></div>
<div class="ttc" id="structrl_synth_freq_mon_conf__t_html_aba538a6ea1b0e43a035797d82bf2fc6e"><div class="ttname"><a href="structrl_synth_freq_mon_conf__t.html#aba538a6ea1b0e43a035797d82bf2fc6e">rlSynthFreqMonConf_t::freqErrThresh</a></div><div class="ttdeci">rlUInt16_t freqErrThresh</div><div class="ttdoc">During the chirp, the error of the measured instantaneous chirp frequency w.r.t.   the desired value ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01228">rl_monitoring.h:1228</a></div></div>
<div class="ttc" id="structrl_rx_mix_in_pwr_mon_conf__t_html_a94b528f529aee74afb6563b67de3f7f6"><div class="ttname"><a href="structrl_rx_mix_in_pwr_mon_conf__t.html#a94b528f529aee74afb6563b67de3f7f6">rlRxMixInPwrMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">The RF analog settings corresponding to this profile are used for monitoring RX   mixer input power u...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01961">rl_monitoring.h:1961</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_a68259b97911a8bb72d673539e9d5b535"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#a68259b97911a8bb72d673539e9d5b535">rlRxGainPhaseMonConf_t::txSel</a></div><div class="ttdeci">rlUInt8_t txSel</div><div class="ttdoc">Value Definition   0 TX0 is used for generating loopback signal for RX gain measurement   1 TX1 is us...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00373">rl_monitoring.h:373</a></div></div>
<div class="ttc" id="group___monitoring_html_ga36cb92afa5be17a30546df9c93a5a9d5"><div class="ttname"><a href="group___monitoring.html#ga36cb92afa5be17a30546df9c93a5a9d5">rlRfGpadcIntAnaSignalsMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfGpadcIntAnaSignalsMonConfig(rlUInt8_t deviceMap, rlGpadcIntAnaSignalsMonConf_t *data)</div><div class="ttdoc">Sets information related to GPADC Internal Analog Signals monitoring.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00985">rl_monitoring.c:985</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html_a593405863fbeb9dc80f001c93470dcd5"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html#a593405863fbeb9dc80f001c93470dcd5">rlRxIfStageMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00663">rl_monitoring.h:663</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html_a80e36ba5f959b4b2ae540db6bdc629af"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html#a80e36ba5f959b4b2ae540db6bdc629af">rlRxIfStageMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt16_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00627">rl_monitoring.h:627</a></div></div>
<div class="ttc" id="group___monitoring_html_gad0d324dfb033ec20902dd2b2621c0b38"><div class="ttname"><a href="group___monitoring.html#gad0d324dfb033ec20902dd2b2621c0b38">rlRfDigMonPeriodicConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfDigMonPeriodicConfig(rlUInt8_t deviceMap, rlDigMonPeriodicConf_t *data)</div><div class="ttdoc">Sets the consolidated configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00129">rl_monitoring.c:129</a></div></div>
<div class="ttc" id="structrl_tx_ballbreak_mon_conf__t_html"><div class="ttname"><a href="structrl_tx_ballbreak_mon_conf__t.html">rlTxBallbreakMonConf_t</a></div><div class="ttdoc">TX ballbreak monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00796">rl_monitoring.h:796</a></div></div>
<div class="ttc" id="group___monitoring_html_ga4374ac66108fecb530ef8ef05900532a"><div class="ttname"><a href="group___monitoring.html#ga4374ac66108fecb530ef8ef05900532a">rlRfExtAnaSignalsMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfExtAnaSignalsMonConfig(rlUInt8_t deviceMap, rlExtAnaSignalsMonConf_t *data)</div><div class="ttdoc">Sets information related to external DC signals monitoring.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00766">rl_monitoring.c:766</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_a0e9806c2cb100a21112fbdcb0e0c415f"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a0e9806c2cb100a21112fbdcb0e0c415f">rlTxGainPhaseMismatchMonConf_t::txPhaseMismatchThresh</a></div><div class="ttdeci">rlUInt16_t txPhaseMismatchThresh</div><div class="ttdoc">The magnitude of measured TX phase mismatch across the enabled channels at each   enabled RF frequenc...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01001">rl_monitoring.h:1001</a></div></div>
<div class="ttc" id="structrl_synth_freq_mon_conf__t_html"><div class="ttname"><a href="structrl_synth_freq_mon_conf__t.html">rlSynthFreqMonConf_t</a></div><div class="ttdoc">Synthesizer frequency monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01192">rl_monitoring.h:1192</a></div></div>
<div class="ttc" id="structrl_tx_ballbreak_mon_conf__t_html_ab5ad6eda6075131de2d8ef18ccd3bec7"><div class="ttname"><a href="structrl_tx_ballbreak_mon_conf__t.html#ab5ad6eda6075131de2d8ef18ccd3bec7">rlTxBallbreakMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00838">rl_monitoring.h:838</a></div></div>
<div class="ttc" id="structrl_mon_dig_enables__t_html"><div class="ttname"><a href="structrl_mon_dig_enables__t.html">rlMonDigEnables_t</a></div><div class="ttdoc">Digital monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00072">rl_monitoring.h:72</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html_a4c179dead1518cd394e7069589d7972c"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html#a4c179dead1518cd394e7069589d7972c">rlRxIfStageMonConf_t::hpfCutoffErrThresh</a></div><div class="ttdeci">rlUInt16_t hpfCutoffErrThresh</div><div class="ttdoc">The absolute values of RX IF HPF cutoff percentage frequency errors are   compared against the corres...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00636">rl_monitoring.h:636</a></div></div>
<div class="ttc" id="structrl_all_tx_int_ana_signals_mon_conf__t_html_a909e54404e03295007c9a36f09f6c03a"><div class="ttname"><a href="structrl_all_tx_int_ana_signals_mon_conf__t.html#a909e54404e03295007c9a36f09f6c03a">rlAllTxIntAnaSignalsMonConf_t::tx1IntAnaSgnlMonCfg</a></div><div class="ttdeci">rlTxIntAnaSignalsMonConf_t * tx1IntAnaSgnlMonCfg</div><div class="ttdoc">Internal signals in the Tx-1 path monitoring config.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01509">rl_monitoring.h:1509</a></div></div>
<div class="ttc" id="structrl_rx_noise_mon_conf__t_html_aaacfeaf9082956bf32c3d73c7b37181e"><div class="ttname"><a href="structrl_rx_noise_mon_conf__t.html#aaacfeaf9082956bf32c3d73c7b37181e">rlRxNoiseMonConf_t::rfFreqBitMask</a></div><div class="ttdeci">rlUInt8_t rfFreqBitMask</div><div class="ttdoc">This field indicates the exact RF frequencies inside the profile's RF band at   which to measure the ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00523">rl_monitoring.h:523</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html_a467ab485c90113ad9fb9eea8c38097c4"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html#a467ab485c90113ad9fb9eea8c38097c4">rlRxIfStageMonConf_t::ifaGainErrThresh</a></div><div class="ttdeci">rlUInt16_t ifaGainErrThresh</div><div class="ttdoc">The absolute deviation of RX IFA Gain from the expected gain for each enabled RX   channel is compare...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00659">rl_monitoring.h:659</a></div></div>
<div class="ttc" id="group___monitoring_html_ga5f04998ce1b5812fddb10d58773b6b46"><div class="ttname"><a href="group___monitoring.html#ga5f04998ce1b5812fddb10d58773b6b46">rlRfPmClkLoIntAnaSignalsMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfPmClkLoIntAnaSignalsMonConfig(rlUInt8_t deviceMap, rlPmClkLoIntAnaSignalsMonConf_t *data)</div><div class="ttdoc">Sets information related to Power Management, Clock generation and LO distribution.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00944">rl_monitoring.c:944</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_ae824305b4cd9d7a1093e19fb20901b10"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#ae824305b4cd9d7a1093e19fb20901b10">rlTxGainPhaseMismatchMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00917">rl_monitoring.h:917</a></div></div>
<div class="ttc" id="structrl_gpadc_int_ana_signals_mon_conf__t_html"><div class="ttname"><a href="structrl_gpadc_int_ana_signals_mon_conf__t.html">rlGpadcIntAnaSignalsMonConf_t</a></div><div class="ttdoc">Internal signals for GPADC monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01652">rl_monitoring.h:1652</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html_a70f3213a480bc0759f6e352e060944a1"><div class="ttname"><a href="structrl_temp_mon_conf__t.html#a70f3213a480bc0759f6e352e060944a1">rlTempMonConf_t::anaTempThreshMax</a></div><div class="ttdeci">rlInt16_t anaTempThreshMax</div><div class="ttdoc">The temperatures read from near the sensors near the RF analog modules are compared against a maximum...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00294">rl_monitoring.h:294</a></div></div>
<div class="ttc" id="structrl_rx_mix_in_pwr_mon_conf__t_html_ace9919aa35a8f47b048ef5e49a332730"><div class="ttname"><a href="structrl_rx_mix_in_pwr_mon_conf__t.html#ace9919aa35a8f47b048ef5e49a332730">rlRxMixInPwrMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt16_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02032">rl_monitoring.h:2032</a></div></div>
<div class="ttc" id="structrl_tx_int_ana_signals_mon_conf__t_html_a45048212272b74eedcac54b3d09d786c"><div class="ttname"><a href="structrl_tx_int_ana_signals_mon_conf__t.html#a45048212272b74eedcac54b3d09d786c">rlTxIntAnaSignalsMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">The RF analog settings corresponding to this profile are used for monitoring the   enabled signals,...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01463">rl_monitoring.h:1463</a></div></div>
<div class="ttc" id="structrl_all_tx_int_ana_signals_mon_conf__t_html_aa188373543b83ffa9633e38851a7b5fc"><div class="ttname"><a href="structrl_all_tx_int_ana_signals_mon_conf__t.html#aa188373543b83ffa9633e38851a7b5fc">rlAllTxIntAnaSignalsMonConf_t::tx0IntAnaSgnlMonCfg</a></div><div class="ttdeci">rlTxIntAnaSignalsMonConf_t * tx0IntAnaSgnlMonCfg</div><div class="ttdoc">Internal signals in the Tx-0 path monitoring config.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01505">rl_monitoring.h:1505</a></div></div>
<div class="ttc" id="structrl_rx_mix_in_pwr_mon_conf__t_html"><div class="ttname"><a href="structrl_rx_mix_in_pwr_mon_conf__t.html">rlRxMixInPwrMonConf_t</a></div><div class="ttdoc">RX mixer input power monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01953">rl_monitoring.h:1953</a></div></div>
<div class="ttc" id="structrl_tx_bpm_mon_conf__t_html_a0f15454a137845f3136250dc6d85ab0a"><div class="ttname"><a href="structrl_tx_bpm_mon_conf__t.html#a0f15454a137845f3136250dc6d85ab0a">rlTxBpmMonConf_t::phaseShifterThreshMax</a></div><div class="ttdeci">rlUInt16_t phaseShifterThreshMax</div><div class="ttdoc">Maximum threshold for the difference in the 2 configured phase shift values 1 LSB = 5....</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01158">rl_monitoring.h:1158</a></div></div>
<div class="ttc" id="structrl_tx_int_ana_signals_mon_conf__t_html_a97885e1adb2003a8c7d22f4a179d2054"><div class="ttname"><a href="structrl_tx_int_ana_signals_mon_conf__t.html#a97885e1adb2003a8c7d22f4a179d2054">rlTxIntAnaSignalsMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt32_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01493">rl_monitoring.h:1493</a></div></div>
<div class="ttc" id="structrl_rx_sat_mon_conf__t_html_a4fbec096c7956197d361d961011c44f8"><div class="ttname"><a href="structrl_rx_sat_mon_conf__t.html#a4fbec096c7956197d361d961011c44f8">rlRxSatMonConf_t::satMonSel</a></div><div class="ttdeci">rlUInt8_t satMonSel</div><div class="ttdoc">01 =&gt; Enable only the ADC saturation monitor   11 =&gt; Enable both the ADC and IFA1 saturation monitors</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01815">rl_monitoring.h:1815</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_ab6c9ad8f9508b4684eb26f8dc502a5fc"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#ab6c9ad8f9508b4684eb26f8dc502a5fc">rlRxGainPhaseMonConf_t::rxGainAbsThresh</a></div><div class="ttdeci">rlUInt16_t rxGainAbsThresh</div><div class="ttdoc">The magnitude of difference between the programmed and measured RX gain for each   enabled channel at...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00422">rl_monitoring.h:422</a></div></div>
<div class="ttc" id="structrl_ext_ana_signals_mon_conf__t_html_a9ef96b1eb21241e2e8e8384b5408b2de"><div class="ttname"><a href="structrl_ext_ana_signals_mon_conf__t.html#a9ef96b1eb21241e2e8e8384b5408b2de">rlExtAnaSignalsMonConf_t::reserved3</a></div><div class="ttdeci">rlUInt32_t reserved3</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01449">rl_monitoring.h:1449</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html_aa91776a2bccefe97bf10599e84ea0d7a"><div class="ttname"><a href="structrl_temp_mon_conf__t.html#aa91776a2bccefe97bf10599e84ea0d7a">rlTempMonConf_t::tempDiffThresh</a></div><div class="ttdeci">rlUInt16_t tempDiffThresh</div><div class="ttdoc">The maximum difference across temperatures read from all the enabled sensors is compared against this...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00321">rl_monitoring.h:321</a></div></div>
<div class="ttc" id="group___monitoring_html_ga0069910cfd6078ba7fe1b64851c72bf7"><div class="ttname"><a href="group___monitoring.html#ga0069910cfd6078ba7fe1b64851c72bf7">rlRfTxIntAnaSignalsMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfTxIntAnaSignalsMonConfig(rlUInt8_t deviceMap, rlAllTxIntAnaSignalsMonConf_t *data)</div><div class="ttdoc">Sets information related to TX Internal Analog Signals monitoring.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00807">rl_monitoring.c:807</a></div></div>
<div class="ttc" id="structrl_dual_clk_comp_mon_conf__t_html_ad48f09387e60258a2a0e41b61f4950ad"><div class="ttname"><a href="structrl_dual_clk_comp_mon_conf__t.html#ad48f09387e60258a2a0e41b61f4950ad">rlDualClkCompMonConf_t::dccPairEnables</a></div><div class="ttdeci">rlUInt16_t dccPairEnables</div><div class="ttdoc">This field indicates which pairs of clocks to monitor. When a bit in the field is   set to 1,...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01794">rl_monitoring.h:1794</a></div></div>
<div class="ttc" id="group___monitoring_html_ga082d1ea5650e7ae439c535e808e3280b"><div class="ttname"><a href="group___monitoring.html#ga082d1ea5650e7ae439c535e808e3280b">rlRfRxNoiseMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfRxNoiseMonConfig(rlUInt8_t deviceMap, rlRxNoiseMonConf_t *data)</div><div class="ttdoc">Sets information related to RX noise monitoring.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00304">rl_monitoring.c:304</a></div></div>
<div class="ttc" id="group___monitoring_html_ga2ed6e9020fe2b9183f5e61e9d9af47ac"><div class="ttname"><a href="group___monitoring.html#ga2ed6e9020fe2b9183f5e61e9d9af47ac">rlRfTxBpmMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfTxBpmMonConfig(rlUInt8_t deviceMap, rlAllTxBpmMonConf_t *data)</div><div class="ttdoc">Sets information related to TX BPM monitoring.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00622">rl_monitoring.c:622</a></div></div>
<div class="ttc" id="structrl_tx_pow_mon_conf__t_html_a08faea947d719c6974c01addfd10e3cd"><div class="ttname"><a href="structrl_tx_pow_mon_conf__t.html#a08faea947d719c6974c01addfd10e3cd">rlTxPowMonConf_t::reserved3</a></div><div class="ttdeci">rlUInt32_t reserved3</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00770">rl_monitoring.h:770</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_a6854fb9d227ce1fe980a311c99063498"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a6854fb9d227ce1fe980a311c99063498">rlTxGainPhaseMismatchMonConf_t::rfFreqBitMask</a></div><div class="ttdeci">rlUInt8_t rfFreqBitMask</div><div class="ttdoc">This field indicates the exact RF frequencies inside the profile's RF band at   which to measure the ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00889">rl_monitoring.h:889</a></div></div>
<div class="ttc" id="structrl_tx_pow_mon_conf__t_html_af32e3b1ba1a65ac9403d36cccfcb60b3"><div class="ttname"><a href="structrl_tx_pow_mon_conf__t.html#af32e3b1ba1a65ac9403d36cccfcb60b3">rlTxPowMonConf_t::txPowAbsErrThresh</a></div><div class="ttdeci">rlUInt16_t txPowAbsErrThresh</div><div class="ttdoc">The magnitude of difference between the programmed and measured TX power for   each enabled channel a...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00751">rl_monitoring.h:751</a></div></div>
<div class="ttc" id="structrl_tx_pow_mon_conf__t_html_a0cddb4e54989477ee3fc779e3fde25d1"><div class="ttname"><a href="structrl_tx_pow_mon_conf__t.html#a0cddb4e54989477ee3fc779e3fde25d1">rlTxPowMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt16_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00719">rl_monitoring.h:719</a></div></div>
<div class="ttc" id="structrl_tx_bpm_mon_conf__t_html_a13ac6328ae21f9ff4e4ef42125cd3354"><div class="ttname"><a href="structrl_tx_bpm_mon_conf__t.html#a13ac6328ae21f9ff4e4ef42125cd3354">rlTxBpmMonConf_t::reserved</a></div><div class="ttdeci">rlUInt16_t reserved</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01167">rl_monitoring.h:1167</a></div></div>
<div class="ttc" id="structrl_all_tx_ball_break_mon_cfg__t_html_a5a681515b7f3e27353d5e03d6f353c0d"><div class="ttname"><a href="structrl_all_tx_ball_break_mon_cfg__t.html#a5a681515b7f3e27353d5e03d6f353c0d">rlAllTxBallBreakMonCfg_t::tx2BallBrkMonCfg</a></div><div class="ttdeci">rlTxBallbreakMonConf_t * tx2BallBrkMonCfg</div><div class="ttdoc">Tx ballbreak monitoring config for Tx2.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00857">rl_monitoring.h:857</a></div></div>
<div class="ttc" id="structrl_mon_ana_enables__t_html"><div class="ttname"><a href="structrl_mon_ana_enables__t.html">rlMonAnaEnables_t</a></div><div class="ttdoc">Analog monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00196">rl_monitoring.h:196</a></div></div>
<div class="ttc" id="structrl_rx_if_stage_mon_conf__t_html_a38a1f475478534ba69594a6f14d658eb"><div class="ttname"><a href="structrl_rx_if_stage_mon_conf__t.html#a38a1f475478534ba69594a6f14d658eb">rlRxIfStageMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">This field indicates the profile Index for which this configuration applies.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00599">rl_monitoring.h:599</a></div></div>
<div class="ttc" id="structrl_ext_ana_signals_mon_conf__t_html_a7eb777377e935f47ccf885dc3967d3f0"><div class="ttname"><a href="structrl_ext_ana_signals_mon_conf__t.html#a7eb777377e935f47ccf885dc3967d3f0">rlExtAnaSignalsMonConf_t::signalBuffEnables</a></div><div class="ttdeci">rlUInt8_t signalBuffEnables</div><div class="ttdoc">This field indicates the sets of externally fed DC signals which are to be   buffered before being fe...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01310">rl_monitoring.h:1310</a></div></div>
<div class="ttc" id="structrl_sig_img_mon_conf__t_html_a19fc1afc9402e64f8aba86245645766d"><div class="ttname"><a href="structrl_sig_img_mon_conf__t.html#a19fc1afc9402e64f8aba86245645766d">rlSigImgMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt32_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01943">rl_monitoring.h:1943</a></div></div>
<div class="ttc" id="structrl_mon_dig_enables__t_html_a07d49c9de9e8e3ad2e75363d851e9185"><div class="ttname"><a href="structrl_mon_dig_enables__t.html#a07d49c9de9e8e3ad2e75363d851e9185">rlMonDigEnables_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00141">rl_monitoring.h:141</a></div></div>
<div class="ttc" id="structrl_all_tx_pow_mon_conf__t_html_a0936e45b21ebda5b648eb3666ee139aa"><div class="ttname"><a href="structrl_all_tx_pow_mon_conf__t.html#a0936e45b21ebda5b648eb3666ee139aa">rlAllTxPowMonConf_t::tx2PowrMonCfg</a></div><div class="ttdeci">rlTxPowMonConf_t * tx2PowrMonCfg</div><div class="ttdoc">Power Monitoring Configuration for Tx2.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00790">rl_monitoring.h:790</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_ac9ebdc68e6f67964c0fd5b66ed0ab02b"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#ac9ebdc68e6f67964c0fd5b66ed0ab02b">rlTxGainPhaseMismatchMonConf_t::rxEn</a></div><div class="ttdeci">rlUInt8_t rxEn</div><div class="ttdoc">This field indicates the RX channels that should be enabled for TX to RX loopback measurement....</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00910">rl_monitoring.h:910</a></div></div>
<div class="ttc" id="structrl_rf_sig_img_power_cq_data__t_html"><div class="ttname"><a href="structrl_rf_sig_img_power_cq_data__t.html">rlRfSigImgPowerCqData_t</a></div><div class="ttdoc">RX signal and image band energy statistics.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02042">rl_monitoring.h:2042</a></div></div>
<div class="ttc" id="group___monitoring_html_ga9f67ca16519cce4a6191047232afb7cf"><div class="ttname"><a href="group___monitoring.html#ga9f67ca16519cce4a6191047232afb7cf">rlRfRxIntAnaSignalsMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfRxIntAnaSignalsMonConfig(rlUInt8_t deviceMap, rlRxIntAnaSignalsMonConf_t *data)</div><div class="ttdoc">Sets information related to RX Internal Analog Signals monitoring.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00903">rl_monitoring.c:903</a></div></div>
<div class="ttc" id="structrl_tx_int_ana_signals_mon_conf__t_html_a10bf8eb107da671883403ec604f53121"><div class="ttname"><a href="structrl_tx_int_ana_signals_mon_conf__t.html#a10bf8eb107da671883403ec604f53121">rlTxIntAnaSignalsMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 RESERVED   1 Report is send only upon a failure(after checking for thresholds)  ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01470">rl_monitoring.h:1470</a></div></div>
<div class="ttc" id="structrl_tx_bpm_mon_conf__t_html_a410ae4beb0ef445f3e4e4326c9f56162"><div class="ttname"><a href="structrl_tx_bpm_mon_conf__t.html#a410ae4beb0ef445f3e4e4326c9f56162">rlTxBpmMonConf_t::phaseShifterMonCnfg</a></div><div class="ttdeci">rlUInt8_t phaseShifterMonCnfg</div><div class="ttdoc">This field indicates the phase shifter monitoring configuration.   Bit Definition   5:0 Phase shifter...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01062">rl_monitoring.h:1062</a></div></div>
<div class="ttc" id="structrl_synth_freq_mon_conf__t_html_ae4ecde68590120997d90db594fa7f1e9"><div class="ttname"><a href="structrl_synth_freq_mon_conf__t.html#ae4ecde68590120997d90db594fa7f1e9">rlSynthFreqMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt16_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01257">rl_monitoring.h:1257</a></div></div>
<div class="ttc" id="structrl_ext_ana_signals_mon_conf__t_html_a47fdc21b480ceb5e6fb7f89b9aa9953b"><div class="ttname"><a href="structrl_ext_ana_signals_mon_conf__t.html#a47fdc21b480ceb5e6fb7f89b9aa9953b">rlExtAnaSignalsMonConf_t::signalInpEnables</a></div><div class="ttdeci">rlUInt8_t signalInpEnables</div><div class="ttdoc">This field indicates the sets of externally fed DC signals which are to be   monitored using GPADC....</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01295">rl_monitoring.h:1295</a></div></div>
<div class="ttc" id="structrl_dig_mon_periodic_conf__t_html_a09c6c1595ab2880c4660af72654bbf5d"><div class="ttname"><a href="structrl_dig_mon_periodic_conf__t.html#a09c6c1595ab2880c4660af72654bbf5d">rlDigMonPeriodicConf_t::periodicEnableMask</a></div><div class="ttdeci">rlUInt32_t periodicEnableMask</div><div class="ttdoc">Bit Monitoring   0 PERIODIC_CONFG_REGISTER_READ_EN   1 RESERVED   2 DFE_STC_EN   3 FRAME_TIMING_MONIT...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00186">rl_monitoring.h:186</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html_a3a1acf11beae2a4bf8cc459dc793cf94"><div class="ttname"><a href="structrl_temp_mon_conf__t.html#a3a1acf11beae2a4bf8cc459dc793cf94">rlTempMonConf_t::anaTempThreshMin</a></div><div class="ttdeci">rlInt16_t anaTempThreshMin</div><div class="ttdoc">The temperatures read from near the sensors near the RF analog modules are compared against a minimum...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00285">rl_monitoring.h:285</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html"><div class="ttname"><a href="structrl_temp_mon_conf__t.html">rlTempMonConf_t</a></div><div class="ttdoc">Temperature sensor monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00250">rl_monitoring.h:250</a></div></div>
<div class="ttc" id="structrl_pll_contr_volt_mon_conf__t_html_ab75584fa0a19115a5edbcbc67e1d7645"><div class="ttname"><a href="structrl_pll_contr_volt_mon_conf__t.html#ab75584fa0a19115a5edbcbc67e1d7645">rlPllContrVoltMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01705">rl_monitoring.h:1705</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html_a2242c3b0784a38b1b294491cb8b16253"><div class="ttname"><a href="structrl_temp_mon_conf__t.html#a2242c3b0784a38b1b294491cb8b16253">rlTempMonConf_t::digTempThreshMax</a></div><div class="ttdeci">rlInt16_t digTempThreshMax</div><div class="ttdoc">The temperatures read from near the sensor near the digital module are compared against a maximum thr...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00312">rl_monitoring.h:312</a></div></div>
<div class="ttc" id="structrl_tx_int_ana_signals_mon_conf__t_html"><div class="ttname"><a href="structrl_tx_int_ana_signals_mon_conf__t.html">rlTxIntAnaSignalsMonConf_t</a></div><div class="ttdoc">Internal signals in the TX path monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01455">rl_monitoring.h:1455</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_a2aedff987bc52501795f7d13224ec768"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#a2aedff987bc52501795f7d13224ec768">rlRxGainPhaseMonConf_t::rxGainPhaseMismatchErrThresh</a></div><div class="ttdeci">rlUInt16_t rxGainPhaseMismatchErrThresh</div><div class="ttdoc">The magnitude of measured RX phase mismatch across the enabled channels at each   enabled RF frequenc...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00458">rl_monitoring.h:458</a></div></div>
<div class="ttc" id="structrl_tx_bpm_mon_conf__t_html_a139d01f5898e387c75b1a84aad4e7833"><div class="ttname"><a href="structrl_tx_bpm_mon_conf__t.html#a139d01f5898e387c75b1a84aad4e7833">rlTxBpmMonConf_t::phaseShifterMon2</a></div><div class="ttdeci">rlUInt8_t phaseShifterMon2</div><div class="ttdoc">Phase2 of the phase shifter of TX which needs to be monitored 1 LSB = 5.625 degree.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01072">rl_monitoring.h:1072</a></div></div>
<div class="ttc" id="structrl_pm_clk_lo_int_ana_signals_mon_conf__t_html"><div class="ttname"><a href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html">rlPmClkLoIntAnaSignalsMonConf_t</a></div><div class="ttdoc">Internal signals for PM, CLK and LO monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01560">rl_monitoring.h:1560</a></div></div>
<div class="ttc" id="structrl_pm_clk_lo_int_ana_signals_mon_conf__t_html_a7e33302e0589d9ff6fe34e09c16f0cdc"><div class="ttname"><a href="structrl_pm_clk_lo_int_ana_signals_mon_conf__t.html#a7e33302e0589d9ff6fe34e09c16f0cdc">rlPmClkLoIntAnaSignalsMonConf_t::sync20GSigSel</a></div><div class="ttdeci">rlUInt8_t sync20GSigSel</div><div class="ttdoc">Value Definition   0 20GHz sync monitoring disabled   1 FMCW_SYNC_IN monitoring enabled   2 FMCW_SYNC...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01584">rl_monitoring.h:1584</a></div></div>
<div class="ttc" id="group___monitoring_html_ga50831ef3608e1191fcc22d760f7cd2da"><div class="ttname"><a href="group___monitoring.html#ga50831ef3608e1191fcc22d760f7cd2da">rlRfDualClkCompMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfDualClkCompMonConfig(rlUInt8_t deviceMap, rlDualClkCompMonConf_t *data)</div><div class="ttdoc">Sets information related to the DCC based clock frequency monitoring.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l01066">rl_monitoring.c:1066</a></div></div>
<div class="ttc" id="structrl_all_tx_pow_mon_conf__t_html_a926cd08716d136ec40547484acad3b0b"><div class="ttname"><a href="structrl_all_tx_pow_mon_conf__t.html#a926cd08716d136ec40547484acad3b0b">rlAllTxPowMonConf_t::tx0PowrMonCfg</a></div><div class="ttdeci">rlTxPowMonConf_t * tx0PowrMonCfg</div><div class="ttdoc">Power Monitoring Configuration for Tx0.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00782">rl_monitoring.h:782</a></div></div>
<div class="ttc" id="structrl_rx_noise_mon_conf__t_html_ac5f54dd92ec846ea9fb6f2ef7bfa081e"><div class="ttname"><a href="structrl_rx_noise_mon_conf__t.html#ac5f54dd92ec846ea9fb6f2ef7bfa081e">rlRxNoiseMonConf_t::profileIndx</a></div><div class="ttdeci">rlUInt8_t profileIndx</div><div class="ttdoc">This field indicates the profile Index for which this configuration applies.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00507">rl_monitoring.h:507</a></div></div>
<div class="ttc" id="structrl_tx_pow_mon_conf__t_html_a71f92c218ba07882b1db1c988081d513"><div class="ttname"><a href="structrl_tx_pow_mon_conf__t.html#a71f92c218ba07882b1db1c988081d513">rlTxPowMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt8_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00730">rl_monitoring.h:730</a></div></div>
<div class="ttc" id="group___monitoring_html_ga96520c28590afec38d43ef900f1f19df"><div class="ttname"><a href="group___monitoring.html#ga96520c28590afec38d43ef900f1f19df">rlRfTxGainPhaseMismatchMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfTxGainPhaseMismatchMonConfig(rlUInt8_t deviceMap, rlTxGainPhaseMismatchMonConf_t *data)</div><div class="ttdoc">Sets information related to TX gain and phase mismatch monitoring.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00580">rl_monitoring.c:580</a></div></div>
<div class="ttc" id="structrl_rx_noise_mon_conf__t_html_a36a036e5835453df00b98ce43c85fdd8"><div class="ttname"><a href="structrl_rx_noise_mon_conf__t.html#a36a036e5835453df00b98ce43c85fdd8">rlRxNoiseMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00557">rl_monitoring.h:557</a></div></div>
<div class="ttc" id="structrl_pll_contr_volt_mon_conf__t_html_a06646928bd9b00d78c225b03aee96415"><div class="ttname"><a href="structrl_pll_contr_volt_mon_conf__t.html#a06646928bd9b00d78c225b03aee96415">rlPllContrVoltMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 RESERVED   1 Report is send only upon a failure (after checking for thresholds) ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01701">rl_monitoring.h:1701</a></div></div>
<div class="ttc" id="structrl_tx_int_ana_signals_mon_conf__t_html_afde58864283e7804f4b48f85811cb706"><div class="ttname"><a href="structrl_tx_int_ana_signals_mon_conf__t.html#afde58864283e7804f4b48f85811cb706">rlTxIntAnaSignalsMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt16_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01489">rl_monitoring.h:1489</a></div></div>
<div class="ttc" id="structrl_tx_bpm_mon_conf__t_html_a7b10d6e15aa7572747032794dd0c7f9e"><div class="ttname"><a href="structrl_tx_bpm_mon_conf__t.html#a7b10d6e15aa7572747032794dd0c7f9e">rlTxBpmMonConf_t::txBpmPhaseErrThresh</a></div><div class="ttdeci">rlUInt16_t txBpmPhaseErrThresh</div><div class="ttdoc">The deviation of the TX output phase difference between the two BPM settings from   the ideal 180o is...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01144">rl_monitoring.h:1144</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_a2af331c604d3bab1acae014b78de1081"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#a2af331c604d3bab1acae014b78de1081">rlTxGainPhaseMismatchMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt32_t reserved2</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01036">rl_monitoring.h:1036</a></div></div>
<div class="ttc" id="structrl_rx_mix_in_pwr_mon_conf__t_html_a9f6f69c26327f575a8c58dacecebc714"><div class="ttname"><a href="structrl_rx_mix_in_pwr_mon_conf__t.html#a9f6f69c26327f575a8c58dacecebc714">rlRxMixInPwrMonConf_t::thresholds</a></div><div class="ttdeci">rlUInt16_t thresholds</div><div class="ttdoc">The measured RX mixer input voltage swings during this monitoring is compared   against the minimum a...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l02028">rl_monitoring.h:2028</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html">rlRxGainPhaseMonConf_t</a></div><div class="ttdoc">RX gain and phase monitoring configuration.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00335">rl_monitoring.h:335</a></div></div>
<div class="ttc" id="structrl_dual_clk_comp_mon_conf__t_html_a278396cdff8b30d785398230cb40a45d"><div class="ttname"><a href="structrl_dual_clk_comp_mon_conf__t.html#a278396cdff8b30d785398230cb40a45d">rlDualClkCompMonConf_t::reserved0</a></div><div class="ttdeci">rlUInt8_t reserved0</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01764">rl_monitoring.h:1764</a></div></div>
<div class="ttc" id="structrl_gpadc_int_ana_signals_mon_conf__t_html_ab5c5cd656c7fea1677160c5a79f1d04f"><div class="ttname"><a href="structrl_gpadc_int_ana_signals_mon_conf__t.html#ab5c5cd656c7fea1677160c5a79f1d04f">rlGpadcIntAnaSignalsMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 RESERVED   1 Report is send only upon a failure (after checking for thresholds) ...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01661">rl_monitoring.h:1661</a></div></div>
<div class="ttc" id="structrl_tx_bpm_mon_conf__t_html_a117fd59dd30c2a88e406107efe71f2aa"><div class="ttname"><a href="structrl_tx_bpm_mon_conf__t.html#a117fd59dd30c2a88e406107efe71f2aa">rlTxBpmMonConf_t::phaseShifterThreshMin</a></div><div class="ttdeci">rlUInt16_t phaseShifterThreshMin</div><div class="ttdoc">Minimum threshold for the difference in the 2 configured phase shift values 1 LSB = 5....</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01163">rl_monitoring.h:1163</a></div></div>
<div class="ttc" id="structrl_tx_gain_phase_mismatch_mon_conf__t_html_aa288a3b8e0734381ce24728c54178428"><div class="ttname"><a href="structrl_tx_gain_phase_mismatch_mon_conf__t.html#aa288a3b8e0734381ce24728c54178428">rlTxGainPhaseMismatchMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt16_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01032">rl_monitoring.h:1032</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html_aee2a0c228dc81865e8964ad9b831b435"><div class="ttname"><a href="structrl_temp_mon_conf__t.html#aee2a0c228dc81865e8964ad9b831b435">rlTempMonConf_t::digTempThreshMin</a></div><div class="ttdeci">rlInt16_t digTempThreshMin</div><div class="ttdoc">The temperatures read from near the sensor near the digital module are compared against a minimum thr...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00303">rl_monitoring.h:303</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_a312d86c41f309966b1f402606bfa7603"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#a312d86c41f309966b1f402606bfa7603">rlRxGainPhaseMonConf_t::reportMode</a></div><div class="ttdeci">rlUInt8_t reportMode</div><div class="ttdoc">Value Definition   0 Report is sent every monitoring period without threshold check   1 Report is sen...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00367">rl_monitoring.h:367</a></div></div>
<div class="ttc" id="structrl_all_tx_bpm_mon_conf__t_html_ad9ce3ae0e5a312849f95643beb94b525"><div class="ttname"><a href="structrl_all_tx_bpm_mon_conf__t.html#ad9ce3ae0e5a312849f95643beb94b525">rlAllTxBpmMonConf_t::tx1BpmMonCfg</a></div><div class="ttdeci">rlTxBpmMonConf_t * tx1BpmMonCfg</div><div class="ttdoc">Tx-1 BPM monitoring config.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01182">rl_monitoring.h:1182</a></div></div>
<div class="ttc" id="structrl_tx_pow_mon_conf__t_html_a6f0a60378a9e92b602e8a716323929be"><div class="ttname"><a href="structrl_tx_pow_mon_conf__t.html#a6f0a60378a9e92b602e8a716323929be">rlTxPowMonConf_t::reserved2</a></div><div class="ttdeci">rlUInt16_t reserved2</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00766">rl_monitoring.h:766</a></div></div>
<div class="ttc" id="structrl_dig_mon_periodic_conf__t_html_a84d39bf6b1b768d78e791dbbbb27285c"><div class="ttname"><a href="structrl_dig_mon_periodic_conf__t.html#a84d39bf6b1b768d78e791dbbbb27285c">rlDigMonPeriodicConf_t::reserved1</a></div><div class="ttdeci">rlUInt16_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00177">rl_monitoring.h:177</a></div></div>
<div class="ttc" id="structrl_temp_mon_conf__t_html_a92c51b1cdbb45eb434ec9d104d3cfafc"><div class="ttname"><a href="structrl_temp_mon_conf__t.html#a92c51b1cdbb45eb434ec9d104d3cfafc">rlTempMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt32_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00325">rl_monitoring.h:325</a></div></div>
<div class="ttc" id="structrl_rx_gain_phase_mon_conf__t_html_a753590d4774ce1b32e7ebc75d6fec062"><div class="ttname"><a href="structrl_rx_gain_phase_mon_conf__t.html#a753590d4774ce1b32e7ebc75d6fec062">rlRxGainPhaseMonConf_t::rfFreqBitMask</a></div><div class="ttdeci">rlUInt8_t rfFreqBitMask</div><div class="ttdoc">This field indicates the RF frequencies inside the profile's RF band at which to measure the required...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00357">rl_monitoring.h:357</a></div></div>
<div class="ttc" id="structrl_dual_clk_comp_mon_conf__t_html_a2ea8c1e5807a8b9d6410e6da27aa1b7e"><div class="ttname"><a href="structrl_dual_clk_comp_mon_conf__t.html#a2ea8c1e5807a8b9d6410e6da27aa1b7e">rlDualClkCompMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt32_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01798">rl_monitoring.h:1798</a></div></div>
<div class="ttc" id="group___monitoring_html_ga4a448d2ff552029dbd80cb6afa5c471f"><div class="ttname"><a href="group___monitoring.html#ga4a448d2ff552029dbd80cb6afa5c471f">rlRfTxPowrMonConfig</a></div><div class="ttdeci">MMWL_EXPORT rlReturnVal_t rlRfTxPowrMonConfig(rlUInt8_t deviceMap, rlAllTxPowMonConf_t *data)</div><div class="ttdoc">Sets information related to TX power monitoring.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8c_source.html#l00381">rl_monitoring.c:381</a></div></div>
<div class="ttc" id="structrl_mon_dig_enables__t_html_ad1ff388f1a371a4e75b9b13708a1a093"><div class="ttname"><a href="structrl_mon_dig_enables__t.html#ad1ff388f1a371a4e75b9b13708a1a093">rlMonDigEnables_t::enMask</a></div><div class="ttdeci">rlUInt32_t enMask</div><div class="ttdoc">Bit: Dig Monitoring   0 Reserved   1 CR4 and VIM lockstep test of diagnostic   2 Reserved   3 VIM tes...</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l00105">rl_monitoring.h:105</a></div></div>
<div class="ttc" id="structrl_pll_contr_volt_mon_conf__t_html_a16ba14a8bd3775a06a4354163f05f685"><div class="ttname"><a href="structrl_pll_contr_volt_mon_conf__t.html#a16ba14a8bd3775a06a4354163f05f685">rlPllContrVoltMonConf_t::reserved1</a></div><div class="ttdeci">rlUInt32_t reserved1</div><div class="ttdoc">Reserved for Future use.</div><div class="ttdef"><b>Definition:</b> <a href="rl__monitoring_8h_source.html#l01745">rl_monitoring.h:1745</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><small>
Copyright  2019, Texas Instruments Incorporated</small>
</body>
</html>
