;redcode
;assert 1
	SPL 0, <402
	SUB #10, <462
	ADD @620, @10
	SLT @127, -109
	MOV -17, <-20
	SLT @177, -109
	MOV -17, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 300, 90
	SUB @121, 103
	SPL 461, 600
	CMP @19, @2
	CMP @19, @2
	ADD 140, -49
	JMN @12, #201
	ADD 140, -49
	ADD 140, -49
	SUB #19, 2
	SUB #0, -40
	CMP -1, <-0
	CMP @121, 103
	CMP -1, <-0
	SUB -1, <-0
	SUB 0, @0
	SUB @16, @90
	SUB #12, @0
	CMP #10, <462
	SUB #0, -40
	SUB 12, @10
	SUB -1, <-0
	SUB -1, <-0
	SUB #10, <22
	SUB #10, <22
	SUB 121, 100
	SUB 121, 100
	SUB 121, 100
	SUB 121, 100
	SUB 121, 100
	SPL 400, #490
	SUB @16, @90
	SUB 121, 100
	SUB #10, <462
	SUB @16, @90
	SUB 12, @10
	SUB #10, <462
	MOV -17, <-20
	SUB #10, <462
	SLT @127, -109
	SPL 0, <402
	SLT @127, -109
