// Seed: 3252475381
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  id_10(
      .id_0(id_6), .id_1(id_8)
  );
  wire id_11;
  wire id_12;
  always @(posedge 1) fork @(posedge 1 - 1) id_6 = id_9; join : id_13
  assign id_2 = 1'b0;
  wire id_14 = id_4;
  assign id_11 = id_12;
  assign id_1  = id_4;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1
);
  genvar id_3;
  reg id_4;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3
  );
  task id_5();
    begin
      id_4 <= 1;
    end
  endtask
  wire id_6;
endmodule
