$date
	Mon Sep 22 16:05:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module priority_enc_16to4_tb $end
$var wire 1 ! z $end
$var wire 4 " y [3:0] $end
$var reg 16 # w [15:0] $end
$scope module pri $end
$var wire 16 $ w [15:0] $end
$var reg 4 % y [3:0] $end
$var reg 1 ! z $end
$var integer 32 & k [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 &
b11 %
b1111 $
b1111 #
b11 "
1!
$end
#10
b1111 &
1!
b100 "
b100 %
b10000 #
b10000 $
#20
b1111 &
1!
b100 "
b100 %
b10100 #
b10100 $
#30
b1111 &
1!
b10 "
b10 %
b100 #
b100 $
#40
b1111 &
1!
b10 "
b10 %
b101 #
b101 $
#50
b1111 &
1!
b10 "
b10 %
b111 #
b111 $
#60
b1111 &
1!
b1 "
b1 %
b10 #
b10 $
#70
b1111 &
1!
b1 "
b1 %
b11 #
b11 $
#80
b1111 &
1!
b11 "
b11 %
b1010 #
b1010 $
#90
b1111 &
1!
b0 "
b0 %
b1 #
b1 $
#100
b1111 &
0!
bx "
bx %
b0 #
b0 $
#110
