F:/Maven_Training/Verilog/Verilog_labs/lab1/Full_and_Half_Adder/rtl/half_adder.v {1 {vlog -work work -stats=none F:/Maven_Training/Verilog/Verilog_labs/lab1/Full_and_Half_Adder/rtl/half_adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module half_adder

Top level modules:
	half_adder

} {} {}} F:/Maven_Training/Verilog/Verilog_labs/lab1/Full_and_Half_Adder/rtl/full_adder.v {1 {vlog -work work -stats=none F:/Maven_Training/Verilog/Verilog_labs/lab1/Full_and_Half_Adder/rtl/full_adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module full_adder

Top level modules:
	full_adder

} {} {}} F:/Maven_Training/Verilog/Verilog_labs/lab1/Full_and_Half_Adder/tb/full_adder_tb.v {1 {vlog -work work -stats=none F:/Maven_Training/Verilog/Verilog_labs/lab1/Full_and_Half_Adder/tb/full_adder_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module full_adder_tb

Top level modules:
	full_adder_tb

} {} {}}
