\relax 
\providecommand\hyper@newdestlabel[2]{}
\providecommand\babel@aux[2]{}
\@nameuse{bbl@beforestart}
\catcode `"\active 
\catcode `<\active 
\catcode `>\active 
\@nameuse{es@quoting}
\AC@reset@newl@bel
\providecommand\HyperFirstAtBeginDocument{\AtBeginDocument}
\HyperFirstAtBeginDocument{\ifx\hyper@anchor\@undefined
\global\let\oldcontentsline\contentsline
\gdef\contentsline#1#2#3#4{\oldcontentsline{#1}{#2}{#3}}
\global\let\oldnewlabel\newlabel
\gdef\newlabel#1#2{\newlabelxx{#1}#2}
\gdef\newlabelxx#1#2#3#4#5#6{\oldnewlabel{#1}{{#2}{#3}}}
\AtEndDocument{\ifx\hyper@anchor\@undefined
\let\contentsline\oldcontentsline
\let\newlabel\oldnewlabel
\fi}
\fi}
\global\let\hyper@last\relax 
\gdef\HyperFirstAtBeginDocument#1{#1}
\providecommand*\HyPL@Entry[1]{}
\@input{preamble/cover.aux}
\HyPL@Entry{0<</S/D>>}
\providecommand\@newglossary[4]{}
\@newglossary{main}{glg}{gls}{glo}
\@newglossary{acronym}{alg}{acr}{acn}
\babel@aux{spanish}{}
\@input{preamble/titleCover.aux}
\HyPL@Entry{2<</S/D>>}
\@input{preamble/internalCover.aux}
\HyPL@Entry{4<</S/D>>}
\@input{preamble/copyleft.aux}
\@input{preamble/rating.aux}
\HyPL@Entry{6<</S/D>>}
\@input{preamble/thanks.aux}
\@input{preamble/dedication.aux}
\@input{preamble/abstractSpanish.aux}
\@input{preamble/abstractEnglish.aux}
\@writefile{@@@}{\chapterbegin }
\newacro{ACAP}[\AC@hyperlink{ACAP}{ACAP}]{Adaptive Compute Acceleration Platforms}
\newacro{ARM}[\AC@hyperlink{ARM}{ARM}]{Advanced RISC Machines}
\newacro{ASIC}[\AC@hyperlink{ASIC}{ASIC}]{Application Specific Integrated Circuit}
\newacro{AXI}[\AC@hyperlink{AXI}{AXI}]{Advanced eXtensible Interface}
\newacro{CAD}[\AC@hyperlink{CAD}{CAD}]{Computer Aided Design}
\newacro{DSP}[\AC@hyperlink{DSP}{DSP}]{Digital Signal Processor}
\newacro{DVCS}[\AC@hyperlink{DVCS}{DVCS}]{Distributed Version Control System}
\newacro{DUT}[\AC@hyperlink{DUT}{DUT}]{Device Under Test}
\newacro{EDA}[\AC@hyperlink{EDA}{EDA}]{Electronic Design Automation}
\newacro{EPFL}[\AC@hyperlink{EPFL}{EPFL}]{Escuela Politécnica Federal de Lausanne}
\newacro{FIFO}[\AC@hyperlink{FIFO}{FIFO}]{First In First Out}
\newacro{FFT}[\AC@hyperlink{FFT}{FFT}]{Fourier Fast Transform}
\newacro{FPGA}[\AC@hyperlink{FPGA}{FPGA}]{Field Programmable Gate Array}
\newacro{FSM}[\AC@hyperlink{FSM}{FSM}]{Finite State Machine}
\newacro{GCC}[\AC@hyperlink{GCC}{GCC}]{GNU Compiler Collection}
\newacro{HDL}[\AC@hyperlink{HDL}{HDL}]{Hardware Description Languages}
\newacro{HLS}[\AC@hyperlink{HLS}{HLS}]{High-Level Synthesis}
\newacro{IA}[\AC@hyperlink{IA}{IA}]{Inteligencia Artifical}
\newacro{IDE}[\AC@hyperlink{IDE}{IDE}]{Integrated Development Environment}
\newacro{IEEE}[\AC@hyperlink{IEEE}{IEEE}]{Institute of Electrical and Electronics Engineers}
\newacro{IoT}[\AC@hyperlink{IoT}{IoT}]{Internet of Things}
\newacro{IP}[\AC@hyperlink{IP}{IP}]{Intellectual Property}
\newacro{ISA}[\AC@hyperlink{ISA}{ISA}]{Instruction Set Architecture}
\newacro{MS}[\AC@hyperlink{MS}{MS}]{Microsoft}
\newacro{MCU}[\AC@hyperlink{MCU}{MCU}]{Micro Controller Unit}
\newacro{RISC-V}[\AC@hyperlink{RISC-V}{RISC-V}]{Reduced Instruction Set Computing V}
\newacro{RTL}[\AC@hyperlink{RTL}{RTL}]{Register Transfer Level}
\newacro{RTOS}[\AC@hyperlink{RTOS}{RTOS}]{Real Time Operating Systems}
\newacro{OBI}[\AC@hyperlink{OBI}{OBI}]{Open Bus Interface}
\newacro{PUD}[\AC@hyperlink{PUD}{PUD}]{Procesos Unificados de Desarrollo}
\newacro{SoC}[\AC@hyperlink{SoC}{SoC}]{System-on-Chip}
\newacro{TFM}[\AC@hyperlink{TFM}{TFM}]{Trabajo Fin de Máster}
\newacro{UUT}[\AC@hyperlink{UUT}{UUT}]{Unit Under Test}
\newacro{VHDL}[\AC@hyperlink{VHDL}{VHDL}]{Very High Speed Integrated Circuit Hardware Description Language}
\newacro{X-HEEP}[\AC@hyperlink{X-HEEP}{X-HEEP}]{eXtendable Heterogeneous Energy-Efficient Platform}
\HyPL@Entry{18<</S/R>>}
\@writefile{@@@}{\chapterbegin }
\citation{xheepLogo}
\citation{chipFoto}
\citation{nexysFoto}
\citation{xheepInfo}
\citation{freeRTOSLogo}
\@writefile{@@@}{\chapterbegin }
\citation{nvidiaRISCV}
\citation{machetti2024xheep}
\HyPL@Entry{21<</S/D>>}
\@writefile{toc}{\contentsline {chapter}{\numberline {1}Introducción}{1}{chapter.1}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lof}{\contentsline {xchapter}{Introducción}{1}{chapter.1}\protected@file@percent }
\@writefile{lot}{\contentsline {xchapter}{Introducción}{1}{chapter.1}\protected@file@percent }
\AC@undonewlabel{acro:FPGA}
\newlabel{acro:FPGA}{{1}{1}{Introducción}{section*.6}{}}
\newlabel{acro:FPGA@cref}{{[chapter][1][]1}{[1][1][]1}}
\acronymused{FPGA}
\AC@undonewlabel{acro:RISC-V}
\newlabel{acro:RISC-V}{{1}{1}{Introducción}{section*.7}{}}
\newlabel{acro:RISC-V@cref}{{[chapter][1][]1}{[1][1][]1}}
\acronymused{RISC-V}
\AC@undonewlabel{acro:ARM}
\newlabel{acro:ARM}{{1}{1}{Introducción}{section*.8}{}}
\newlabel{acro:ARM@cref}{{[chapter][1][]1}{[1][1][]1}}
\acronymused{ARM}
\citation{xheepLogo}
\citation{metodologiasHW}
\citation{compraXilinx}
\citation{vivadoInfo}
\AC@undonewlabel{acro:X-HEEP}
\newlabel{acro:X-HEEP}{{1}{2}{Introducción}{section*.9}{}}
\newlabel{acro:X-HEEP@cref}{{[chapter][1][]1}{[1][1][]2}}
\acronymused{X-HEEP}
\AC@undonewlabel{acro:EPFL}
\newlabel{acro:EPFL}{{1}{2}{Introducción}{section*.10}{}}
\newlabel{acro:EPFL@cref}{{[chapter][1][]1}{[1][1][]2}}
\acronymused{EPFL}
\AC@undonewlabel{acro:TFM}
\newlabel{acro:TFM}{{1}{2}{Introducción}{section*.11}{}}
\newlabel{acro:TFM@cref}{{[chapter][1][]1}{[1][1][]2}}
\acronymused{TFM}
\@writefile{lof}{\contentsline {figure}{\numberline {1.1}{\ignorespaces Logo de RISC-V. Wikimedia Commons\relax }}{2}{figure.caption.12}\protected@file@percent }
\providecommand*\caption@xref[2]{\@setref\relax\@undefined{#1}}
\newlabel{fig:logoRISCV}{{1.1}{2}{Logo de RISC-V. Wikimedia Commons\relax }{figure.caption.12}{}}
\newlabel{fig:logoRISCV@cref}{{[figure][1][1]1.1}{[1][2][]2}}
\@writefile{lof}{\contentsline {figure}{\numberline {1.2}{\ignorespaces Logo de X-HEEP. Fuente: \cite  {xheepLogo}\relax }}{2}{figure.caption.12}\protected@file@percent }
\newlabel{fig:imagen2}{{1.2}{2}{Logo de X-HEEP. Fuente: \cite {xheepLogo}\relax }{figure.caption.12}{}}
\newlabel{fig:imagen2@cref}{{[figure][2][1]1.2}{[1][2][]2}}
\@writefile{lof}{\contentsline {figure}{\numberline {1.3}{\ignorespaces Título común para ambas figuras.\relax }}{2}{figure.caption.12}\protected@file@percent }
\newlabel{fig:dosimagenes}{{1.3}{2}{Título común para ambas figuras.\relax }{figure.caption.12}{}}
\newlabel{fig:dosimagenes@cref}{{[figure][3][1]1.3}{[1][2][]2}}
\AC@undonewlabel{acro:RTL}
\newlabel{acro:RTL}{{1}{2}{Introducción}{section*.13}{}}
\newlabel{acro:RTL@cref}{{[chapter][1][]1}{[1][2][]2}}
\acronymused{RTL}
\AC@undonewlabel{acro:HDL}
\newlabel{acro:HDL}{{1}{2}{Introducción}{section*.14}{}}
\newlabel{acro:HDL@cref}{{[chapter][1][]1}{[1][2][]2}}
\acronymused{HDL}
\AC@undonewlabel{acro:VHDL}
\newlabel{acro:VHDL}{{1}{2}{Introducción}{section*.15}{}}
\newlabel{acro:VHDL@cref}{{[chapter][1][]1}{[1][2][]2}}
\acronymused{VHDL}
\AC@undonewlabel{acro:HLS}
\newlabel{acro:HLS}{{1}{2}{Introducción}{section*.16}{}}
\newlabel{acro:HLS@cref}{{[chapter][1][]1}{[1][2][]2}}
\acronymused{HLS}
\AC@undonewlabel{acro:IP}
\newlabel{acro:IP}{{1}{2}{Introducción}{section*.17}{}}
\newlabel{acro:IP@cref}{{[chapter][1][]1}{[1][2][]2}}
\acronymused{IP}
\AC@undonewlabel{acro:CAD}
\newlabel{acro:CAD}{{1}{3}{Introducción}{section*.18}{}}
\newlabel{acro:CAD@cref}{{[chapter][1][]1}{[1][2][]3}}
\acronymused{CAD}
\citation{riscvInfo}
\citation{europaRISCV}
\citation{perteChip}
\@writefile{toc}{\contentsline {chapter}{\numberline {2}Estado del arte}{5}{chapter.2}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lof}{\contentsline {xchapter}{Estado del arte}{5}{chapter.2}\protected@file@percent }
\@writefile{lot}{\contentsline {xchapter}{Estado del arte}{5}{chapter.2}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {2.1}Conceptos Fundamentales}{5}{section.2.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.1}RISC-V}{5}{subsection.2.1.1}\protected@file@percent }
\AC@undonewlabel{acro:ISA}
\newlabel{acro:ISA}{{2.1.1}{5}{RISC-V}{section*.19}{}}
\newlabel{acro:ISA@cref}{{[subsection][1][2,1]2.1.1}{[1][5][]5}}
\acronymused{ISA}
\AC@undonewlabel{acro:IoT}
\newlabel{acro:IoT}{{2.1.1}{5}{RISC-V}{section*.20}{}}
\newlabel{acro:IoT@cref}{{[subsection][1][2,1]2.1.1}{[1][5][]5}}
\acronymused{IoT}
\citation{chipFoto}
\citation{historiaFPGA}
\citation{amdACAP}
\citation{vivadoInfo}
\@writefile{lof}{\contentsline {figure}{\numberline {2.1}{\ignorespaces El primer chip RISC-V europeo, EPAC. Fuente: \cite  {chipFoto}\relax }}{6}{figure.caption.21}\protected@file@percent }
\newlabel{fig:fotoChip}{{2.1}{6}{El primer chip RISC-V europeo, EPAC. Fuente: \cite {chipFoto}\relax }{figure.caption.21}{}}
\newlabel{fig:fotoChip@cref}{{[figure][1][2]2.1}{[1][6][]6}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.2}Cola FIFO}{6}{subsection.2.1.2}\protected@file@percent }
\newlabel{st:colasFifo}{{2.1.2}{6}{Cola FIFO}{subsection.2.1.2}{}}
\newlabel{st:colasFifo@cref}{{[subsection][2][2,1]2.1.2}{[1][6][]6}}
\AC@undonewlabel{acro:FIFO}
\newlabel{acro:FIFO}{{2.1.2}{6}{Cola FIFO}{section*.22}{}}
\newlabel{acro:FIFO@cref}{{[subsection][2][2,1]2.1.2}{[1][6][]6}}
\acronymused{FIFO}
\citation{nexysFoto}
\citation{disenoHW}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.3}FPGA}{7}{subsection.2.1.3}\protected@file@percent }
\acronymused{FPGA}
\AC@undonewlabel{acro:ASIC}
\newlabel{acro:ASIC}{{2.1.3}{7}{FPGA}{section*.23}{}}
\newlabel{acro:ASIC@cref}{{[subsection][3][2,1]2.1.3}{[1][6][]7}}
\acronymused{ASIC}
\AC@undonewlabel{acro:ACAP}
\newlabel{acro:ACAP}{{2.1.3}{7}{FPGA}{section*.24}{}}
\newlabel{acro:ACAP@cref}{{[subsection][3][2,1]2.1.3}{[1][6][]7}}
\acronymused{ACAP}
\AC@undonewlabel{acro:IA}
\newlabel{acro:IA}{{2.1.3}{7}{FPGA}{section*.25}{}}
\newlabel{acro:IA@cref}{{[subsection][3][2,1]2.1.3}{[1][6][]7}}
\acronymused{IA}
\AC@undonewlabel{acro:DSP}
\newlabel{acro:DSP}{{2.1.3}{7}{FPGA}{section*.26}{}}
\newlabel{acro:DSP@cref}{{[subsection][3][2,1]2.1.3}{[1][6][]7}}
\acronymused{DSP}
\acronymused{HLS}
\@writefile{lof}{\contentsline {figure}{\numberline {2.2}{\ignorespaces Diligent Nexys A7. Fuente: \cite  {nexysFoto}\relax }}{7}{figure.caption.27}\protected@file@percent }
\newlabel{fig:fpgaNexys}{{2.2}{7}{Diligent Nexys A7. Fuente: \cite {nexysFoto}\relax }{figure.caption.27}{}}
\newlabel{fig:fpgaNexys@cref}{{[figure][2][2]2.2}{[1][7][]7}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.4}Diseño \textit  {hardware}}{8}{subsection.2.1.4}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{Diferencias con el diseño \textit  {software}}{8}{section*.28}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {2.1}{\ignorespaces Comparación entre diseño a nivel de hardware y diseño a nivel de software\relax }}{8}{table.caption.29}\protected@file@percent }
\newlabel{tbl:compHWSW}{{2.1}{8}{Comparación entre diseño a nivel de hardware y diseño a nivel de software\relax }{table.caption.29}{}}
\newlabel{tbl:compHWSW@cref}{{[table][1][2]2.1}{[1][8][]8}}
\citation{metodologiasHW}
\citation{metodologiaFernando}
\@writefile{toc}{\contentsline {subsubsection}{Principales puntos de vista}{9}{section*.30}\protected@file@percent }
\AC@undonewlabel{acro:FSM}
\newlabel{acro:FSM}{{2.1.4}{9}{Principales puntos de vista}{section*.31}{}}
\newlabel{acro:FSM@cref}{{[subsection][4][2,1]2.1.4}{[1][9][]9}}
\acronymused{FSM}
\@writefile{toc}{\contentsline {subsubsection}{Conceptos clave}{9}{section*.32}\protected@file@percent }
\AC@undonewlabel{acro:EDA}
\newlabel{acro:EDA}{{2.1.4}{9}{Conceptos clave}{section*.33}{}}
\newlabel{acro:EDA@cref}{{[subsection][4][2,1]2.1.4}{[1][9][]9}}
\acronymused{EDA}
\citation{metodologiaFernando}
\citation{infoHDL}
\@writefile{lot}{\contentsline {table}{\numberline {2.2}{\ignorespaces Resumen de las actividades en cada etapa del flujo de la metodología EDA\relax }}{10}{table.caption.34}\protected@file@percent }
\newlabel{tbl:flujoEDA}{{2.2}{10}{Resumen de las actividades en cada etapa del flujo de la metodología EDA\relax }{table.caption.34}{}}
\newlabel{tbl:flujoEDA@cref}{{[table][2][2]2.2}{[1][9][]10}}
\acronymused{HDL}
\citation{infoHLS}
\citation{ventajasHLS}
\@writefile{lot}{\contentsline {table}{\numberline {2.3}{\ignorespaces Resumen de etapas del Front-End y Back-End en diseño digital\relax }}{11}{table.caption.35}\protected@file@percent }
\newlabel{tbl:frontBack}{{2.3}{11}{Resumen de etapas del Front-End y Back-End en diseño digital\relax }{table.caption.35}{}}
\newlabel{tbl:frontBack@cref}{{[table][3][2]2.3}{[1][10][]11}}
\acronymused{HLS}
\citation{weste2015cmos}
\citation{harris2021digital}
\citation{resetTechniques}
\citation{moduloRTL}
\acronymused{RTL}
\citation{moduloIP}
\citation{infoTop}
\citation{infoWrapper}
\acronymused{IP}
\citation{infoWrapper}
\citation{infoBlockDesign}
\citation{infoBlockDesign}
\citation{maxfield2004design}
\AC@undonewlabel{acro:AXI}
\newlabel{acro:AXI}{{2.1.4}{14}{Conceptos clave}{section*.36}{}}
\newlabel{acro:AXI@cref}{{[subsection][4][2,1]2.1.4}{[1][14][]14}}
\acronymused{AXI}
\AC@undonewlabel{acro:DUT}
\newlabel{acro:DUT}{{2.1.4}{14}{Conceptos clave}{section*.38}{}}
\newlabel{acro:DUT@cref}{{[subsection][4][2,1]2.1.4}{[1][14][]14}}
\acronymused{DUT}
\AC@undonewlabel{acro:UUT}
\newlabel{acro:UUT}{{2.1.4}{14}{Conceptos clave}{section*.39}{}}
\newlabel{acro:UUT@cref}{{[subsection][4][2,1]2.1.4}{[1][14][]14}}
\acronymused{UUT}
\citation{machetti2024xheep}
\citation{xheepInfo}
\citation{xheepInfoASIC}
\citation{grheepInfo}
\citation{xheepDocs}
\@writefile{lof}{\contentsline {figure}{\numberline {2.3}{\ignorespaces Block Design del diseño realizado en Vivado\relax }}{15}{figure.caption.37}\protected@file@percent }
\newlabel{fig:bdVivado}{{2.3}{15}{Block Design del diseño realizado en Vivado\relax }{figure.caption.37}{}}
\newlabel{fig:bdVivado@cref}{{[figure][3][2]2.3}{[1][14][]15}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.5}Herramientas utilizadas}{15}{subsection.2.1.5}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{X-HEEP}{15}{section*.40}\protected@file@percent }
\newlabel{st:xheep}{{2.1.5}{15}{X-HEEP}{section*.40}{}}
\newlabel{st:xheep@cref}{{[subsection][5][2,1]2.1.5}{[1][15][]15}}
\acronymused{X-HEEP}
\acronymused{EPFL}
\AC@undonewlabel{acro:MCU}
\newlabel{acro:MCU}{{2.1.5}{15}{X-HEEP}{section*.41}{}}
\newlabel{acro:MCU@cref}{{[subsection][5][2,1]2.1.5}{[1][15][]15}}
\acronymused{MCU}
\AC@undonewlabel{acro:SoC}
\newlabel{acro:SoC}{{2.1.5}{15}{X-HEEP}{section*.42}{}}
\newlabel{acro:SoC@cref}{{[subsection][5][2,1]2.1.5}{[1][15][]15}}
\acronymused{SoC}
\citation{xheepInfo}
\citation{verilogEstandar}
\citation{verilogHistoria}
\@writefile{lot}{\contentsline {table}{\numberline {2.4}{\ignorespaces Dominios del SoC X-HEEP\relax }}{16}{table.caption.43}\protected@file@percent }
\newlabel{tab:dominios_xheep_texto}{{2.4}{16}{Dominios del SoC X-HEEP\relax }{table.caption.43}{}}
\newlabel{tab:dominios_xheep_texto@cref}{{[table][4][2]2.4}{[1][16][]16}}
\newlabel{tbl:xheepArch}{{2.4}{16}{Dominios del SoC X-HEEP\relax }{table.caption.43}{}}
\newlabel{tbl:xheepArch@cref}{{[table][4][2]2.4}{[1][16][]16}}
\@writefile{toc}{\contentsline {subsubsection}{Verilog}{16}{section*.45}\protected@file@percent }
\AC@undonewlabel{acro:IEEE}
\newlabel{acro:IEEE}{{2.1.5}{16}{Verilog}{section*.46}{}}
\newlabel{acro:IEEE@cref}{{[subsection][5][2,1]2.1.5}{[1][16][]16}}
\citation{rtosInfo}
\citation{rtosInfo_2}
\@writefile{lof}{\contentsline {figure}{\numberline {2.4}{\ignorespaces Arquitectura de X-HEEP. Fuente: \cite  {xheepInfo}\relax }}{17}{figure.caption.44}\protected@file@percent }
\newlabel{fig:xheepArch}{{2.4}{17}{Arquitectura de X-HEEP. Fuente: \cite {xheepInfo}\relax }{figure.caption.44}{}}
\newlabel{fig:xheepArch@cref}{{[figure][4][2]2.4}{[1][16][]17}}
\acronymused{IEEE}
\newlabel{lst:verilogEjemplo}{{2.1}{17}{Código fuente en Verilog de un sumador}{lstlisting.2.1}{}}
\newlabel{lst:verilogEjemplo@cref}{{[lstlisting][1][2]2.1}{[1][17][]17}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.1}Código fuente en Verilog de un sumador}{17}{lstlisting.2.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{FreeRTOS}{17}{section*.47}\protected@file@percent }
\newlabel{st:freertos}{{2.1.5}{17}{FreeRTOS}{section*.47}{}}
\newlabel{st:freertos@cref}{{[subsection][5][2,1]2.1.5}{[1][17][]17}}
\AC@undonewlabel{acro:RTOS}
\newlabel{acro:RTOS}{{2.1.5}{17}{FreeRTOS}{section*.48}{}}
\newlabel{acro:RTOS@cref}{{[subsection][5][2,1]2.1.5}{[1][17][]17}}
\acronymused{RTOS}
\citation{zephyrInfo}
\citation{freeRTOSInfo}
\citation{soporteRISCVFreeRTOS}
\citation{freeRTOSLogo}
\citation{vivadoInfo}
\citation{vivadoHistoria_1}
\@writefile{lof}{\contentsline {figure}{\numberline {2.5}{\ignorespaces Logo de FreeRTOS. Fuente: \cite  {freeRTOSLogo}\relax }}{18}{figure.caption.49}\protected@file@percent }
\newlabel{fig:logoFreeRTOS}{{2.5}{18}{Logo de FreeRTOS. Fuente: \cite {freeRTOSLogo}\relax }{figure.caption.49}{}}
\newlabel{fig:logoFreeRTOS@cref}{{[figure][5][2]2.5}{[1][18][]18}}
\@writefile{toc}{\contentsline {subsubsection}{Vivado Design Suite}{18}{section*.50}\protected@file@percent }
\newlabel{st:vivado}{{2.1.5}{18}{Vivado Design Suite}{section*.50}{}}
\newlabel{st:vivado@cref}{{[subsection][5][2,1]2.1.5}{[1][18][]18}}
\citation{vivadoRazones}
\citation{vitisHLSInfo}
\citation{vitisHLSDocs}
\citation{vitisVivadoRelacion}
\@writefile{lof}{\contentsline {figure}{\numberline {2.6}{\ignorespaces Proyecto abierto\relax }}{20}{figure.caption.51}\protected@file@percent }
\newlabel{fig:proyectoVivado}{{2.6}{20}{Proyecto abierto\relax }{figure.caption.51}{}}
\newlabel{fig:proyectoVivado@cref}{{[figure][6][2]2.6}{[1][19][]20}}
\@writefile{toc}{\contentsline {subsubsection}{Vitis HLS}{20}{section*.52}\protected@file@percent }
\acronymused{HLS}
\@writefile{lof}{\contentsline {figure}{\numberline {2.7}{\ignorespaces Proyecto abierto\relax }}{21}{figure.caption.53}\protected@file@percent }
\newlabel{fig:proyectoHLS}{{2.7}{21}{Proyecto abierto\relax }{figure.caption.53}{}}
\newlabel{fig:proyectoHLS@cref}{{[figure][7][2]2.7}{[1][20][]21}}
\@writefile{toc}{\contentsline {subsubsection}{EdaPlayground}{21}{section*.54}\protected@file@percent }
\newlabel{st:edaplayground}{{2.1.5}{21}{EdaPlayground}{section*.54}{}}
\newlabel{st:edaplayground@cref}{{[subsection][5][2,1]2.1.5}{[1][20][]21}}
\AC@undonewlabel{acro:IDE}
\newlabel{acro:IDE}{{2.1.5}{21}{EdaPlayground}{section*.55}{}}
\newlabel{acro:IDE@cref}{{[subsection][5][2,1]2.1.5}{[1][21][]21}}
\acronymused{IDE}
\@writefile{toc}{\contentsline {subsubsection}{GTKwave}{21}{section*.56}\protected@file@percent }
\newlabel{st:gtkwave}{{2.1.5}{21}{GTKwave}{section*.56}{}}
\newlabel{st:gtkwave@cref}{{[subsection][5][2,1]2.1.5}{[1][21][]21}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.8}{\ignorespaces Logo de GTKWave\relax }}{22}{figure.caption.57}\protected@file@percent }
\newlabel{fig:gtkwaveLogo}{{2.8}{22}{Logo de GTKWave\relax }{figure.caption.57}{}}
\newlabel{fig:gtkwaveLogo@cref}{{[figure][8][2]2.8}{[1][22][]22}}
\citation{metodologiaRAE}
\citation{libro-PUD}
\citation{PUD-2}
\@writefile{toc}{\contentsline {chapter}{\numberline {3}Diseño de la solución}{23}{chapter.3}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lof}{\contentsline {xchapter}{Diseño de la solución}{23}{chapter.3}\protected@file@percent }
\@writefile{lot}{\contentsline {xchapter}{Diseño de la solución}{23}{chapter.3}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {3.1}Metodología seguida}{23}{section.3.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1.1}Procesos Unificados de Desarrollo}{23}{subsection.3.1.1}\protected@file@percent }
\AC@undonewlabel{acro:PUD}
\newlabel{acro:PUD}{{3.1.1}{24}{Procesos Unificados de Desarrollo}{section*.58}{}}
\newlabel{acro:PUD@cref}{{[subsection][1][3,1]3.1.1}{[1][23][]24}}
\acronymused{PUD}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1.2}Iteraciones realizadas}{25}{subsection.3.1.2}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {3.1}{\ignorespaces Iteraciones identificadas en el proyecto\relax }}{25}{table.caption.59}\protected@file@percent }
\newlabel{tbl:cicloIteraciones}{{3.1}{25}{Iteraciones identificadas en el proyecto\relax }{table.caption.59}{}}
\newlabel{tbl:cicloIteraciones@cref}{{[table][1][3]3.1}{[1][24][]25}}
\@writefile{lof}{\contentsline {figure}{\numberline {3.1}{\ignorespaces Diagrama de Gantt\relax }}{25}{figure.caption.60}\protected@file@percent }
\newlabel{fig:gantt}{{3.1}{25}{Diagrama de Gantt\relax }{figure.caption.60}{}}
\newlabel{fig:gantt@cref}{{[figure][1][3]3.1}{[1][25][]25}}
\@writefile{toc}{\contentsline {section}{\numberline {3.2}Análisis de requisitos}{25}{section.3.2}\protected@file@percent }
\newlabel{sec:requisitos}{{3.2}{25}{Análisis de requisitos}{section.3.2}{}}
\newlabel{sec:requisitos@cref}{{[section][2][3]3.2}{[1][25][]25}}
\@writefile{toc}{\contentsline {section}{\numberline {3.3}Arquitectura de la solución}{26}{section.3.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {3.3.1}Componentes funcionales}{26}{subsection.3.3.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {3.3.2}Interfaces utilizadas}{26}{subsection.3.3.2}\protected@file@percent }
\acronymused{AXI}
\citation{infoOBI}
\citation{vitisHLSInfo}
\citation{makeInfo}
\citation{gccRISCVInfo}
\citation{vscodeInfo}
\AC@undonewlabel{acro:OBI}
\newlabel{acro:OBI}{{3.3.2}{27}{Interfaces utilizadas}{section*.61}{}}
\newlabel{acro:OBI@cref}{{[subsection][2][3,3]3.3.2}{[1][27][]27}}
\acronymused{OBI}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.3.3}Componentes técnicos}{27}{subsection.3.3.3}\protected@file@percent }
\AC@undonewlabel{acro:GCC}
\newlabel{acro:GCC}{{3.3.3}{27}{Componentes técnicos}{section*.62}{}}
\newlabel{acro:GCC@cref}{{[subsection][3][3,3]3.3.3}{[1][27][]27}}
\acronymused{GCC}
\acronymused{IDE}
\AC@undonewlabel{acro:DVCS}
\newlabel{acro:DVCS}{{3.3.3}{27}{Componentes técnicos}{section*.63}{}}
\newlabel{acro:DVCS@cref}{{[subsection][3][3,3]3.3.3}{[1][27][]27}}
\acronymused{DVCS}
\citation{grheepInfo}
\AC@undonewlabel{acro:MS}
\newlabel{acro:MS}{{3.3.3}{28}{Componentes técnicos}{section*.64}{}}
\newlabel{acro:MS@cref}{{[subsection][3][3,3]3.3.3}{[1][28][]28}}
\acronymused{MS}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.3.4}Implementación e infraestructura}{28}{subsection.3.3.4}\protected@file@percent }
\@writefile{toc}{\contentsline {chapter}{\numberline {4}Resultados}{29}{chapter.4}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lof}{\contentsline {xchapter}{Resultados}{29}{chapter.4}\protected@file@percent }
\@writefile{lot}{\contentsline {xchapter}{Resultados}{29}{chapter.4}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {4.1}Iteraciones}{29}{section.4.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.1.1}Iteración 1 - Modelo del sistema}{29}{subsection.4.1.1}\protected@file@percent }
\newlabel{res:iteracion1}{{4.1.1}{29}{Iteración 1 - Modelo del sistema}{subsection.4.1.1}{}}
\newlabel{res:iteracion1@cref}{{[subsection][1][4,1]4.1.1}{[1][29][]29}}
\acronymused{FIFO}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.1.2}Iteración 2 - Desarrollo del diseño hardware}{30}{subsection.4.1.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{Diseño original}{30}{section*.65}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{Diseño final}{31}{section*.66}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {4.1}{\ignorespaces Digrama de bloques final\relax }}{32}{figure.caption.67}\protected@file@percent }
\newlabel{fig:disenoFinal}{{4.1}{32}{Digrama de bloques final\relax }{figure.caption.67}{}}
\newlabel{fig:disenoFinal@cref}{{[figure][1][4]4.1}{[1][32][]32}}
\newlabel{tbl:senalesDiseno}{{\caption@xref {tbl:senalesDiseno}{ on input line 111}}{33}{Diseño final}{table.caption.68}{}}
\newlabel{tbl:senalesDiseno@cref}{{[subsection][2][4,1]4.1.2}{[1][32][]33}}
\@writefile{lot}{\contentsline {table}{\numberline {4.1}{\ignorespaces Principales señales del diseño\relax }}{33}{table.caption.68}\protected@file@percent }
\newlabel{it2:codigoRTL}{{4.1.2}{33}{Diseño final}{table.caption.68}{}}
\newlabel{it2:codigoRTL@cref}{{[subsection][2][4,1]4.1.2}{[1][33][]33}}
\newlabel{lst:codigoHLS}{{4.1}{33}{Código fuente en C/C++ del acelerador reverso de bits}{lstlisting.4.1}{}}
\newlabel{lst:codigoHLS@cref}{{[lstlisting][1][4]4.1}{[1][33][]33}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {4.1}Código fuente en C/C++ del acelerador reverso de bits}{33}{lstlisting.4.1}\protected@file@percent }
\newlabel{lst:verilogFifo2axis}{{4.2}{35}{Código fuente de la cola FIFO conversora a AXI-Stream}{lstlisting.4.2}{}}
\newlabel{lst:verilogFifo2axis@cref}{{[lstlisting][2][4]4.2}{[1][35][]35}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {4.2}Código fuente de la cola FIFO conversora a AXI-Stream}{35}{lstlisting.4.2}\protected@file@percent }
\acronymused{FSM}
\newlabel{lst:verilogAxis2fifo}{{4.3}{39}{Código fuente en Verilog del módulo conversor de AXI al formato de datos origen}{lstlisting.4.3}{}}
\newlabel{lst:verilogAxis2fifo@cref}{{[lstlisting][3][4]4.3}{[1][39][]39}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {4.3}Código fuente en Verilog del módulo conversor de AXI al formato de datos origen}{39}{lstlisting.4.3}\protected@file@percent }
\newlabel{lst:verilogAccel}{{4.4}{42}{Definición del módulo y puertos}{lstlisting.4.4}{}}
\newlabel{lst:verilogAccel@cref}{{[lstlisting][4][4]4.4}{[1][42][]42}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {4.4}Definición del módulo y puertos}{42}{lstlisting.4.4}\protected@file@percent }
\AC@undonewlabel{acro:FFT}
\newlabel{acro:FFT}{{4.1.2}{44}{Diseño final}{section*.69}{}}
\newlabel{acro:FFT@cref}{{[subsection][2][4,1]4.1.2}{[1][44][]44}}
\acronymused{FFT}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.1.3}Iteración 3 - Ejecución de simulaciones funcionales}{44}{subsection.4.1.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{Simulaciones en Vivado}{44}{section*.70}\protected@file@percent }
\newlabel{lst:testbenchVivado}{{4.5}{44}{Código fuente del testtbench para simular en Vivado}{lstlisting.4.5}{}}
\newlabel{lst:testbenchVivado@cref}{{[lstlisting][5][4]4.5}{[1][44][]44}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {4.5}Código fuente del testtbench para simular en Vivado}{44}{lstlisting.4.5}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {4.2}{\ignorespaces Simulación de Vivado vista con su visor integrado\relax }}{47}{figure.caption.71}\protected@file@percent }
\newlabel{fig:simVivado}{{4.2}{47}{Simulación de Vivado vista con su visor integrado\relax }{figure.caption.71}{}}
\newlabel{fig:simVivado@cref}{{[figure][2][4]4.2}{[1][47][]47}}
\@writefile{toc}{\contentsline {subsubsection}{Simulaciones en EdaPlayground}{47}{section*.72}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {4.3}{\ignorespaces Simulación de EdaPlayground vista con GTKWave\relax }}{48}{figure.caption.73}\protected@file@percent }
\newlabel{fig:simEdaPlayground}{{4.3}{48}{Simulación de EdaPlayground vista con GTKWave\relax }{figure.caption.73}{}}
\newlabel{fig:simEdaPlayground@cref}{{[figure][3][4]4.3}{[1][48][]48}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.1.4}Iteración 4 - Integración del diseño en X-HEEP}{48}{subsection.4.1.4}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.1.5}Iteración 5 - Ejecución del diseño en X-HEEP sobre FreeRTOS}{48}{subsection.4.1.5}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.1.6}Iteración 6 - Comparativa de resultados frente a versión software}{48}{subsection.4.1.6}\protected@file@percent }
\@writefile{toc}{\contentsline {chapter}{\numberline {5}Conclusiones y trabajo futuro}{49}{chapter.5}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lof}{\contentsline {xchapter}{Conclusiones y trabajo futuro}{49}{chapter.5}\protected@file@percent }
\@writefile{lot}{\contentsline {xchapter}{Conclusiones y trabajo futuro}{49}{chapter.5}\protected@file@percent }
\newlabel{cap:conclusiones}{{5}{49}{Conclusiones y trabajo futuro}{chapter.5}{}}
\newlabel{cap:conclusiones@cref}{{[chapter][5][]5}{[1][49][]49}}
\@writefile{toc}{\contentsline {section}{\numberline {5.1}Líneas de trabajo futuro}{49}{section.5.1}\protected@file@percent }
\@writefile{toc}{\contentsline {chapter}{\numberline {A}Apéndice A}{51}{appendix.Alph1}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lof}{\contentsline {xchapter}{Apéndice A}{51}{appendix.Alph1}\protected@file@percent }
\@writefile{lot}{\contentsline {xchapter}{Apéndice A}{51}{appendix.Alph1}\protected@file@percent }
\newlabel{appendix:appendixA}{{A}{51}{Apéndice A}{appendix.Alph1}{}}
\newlabel{appendix:appendixA@cref}{{[appendix][1][2147483647]A}{[1][51][]51}}
\bibstyle{alpha}
\bibdata{bibliography}
\bibcite{PUD-2}{AF15}
\bibcite{nexysFoto}{AMD22}
\bibcite{vitisHLSInfo}{AMD25a}
\bibcite{vitisHLSDocs}{AMD25b}
\bibcite{vivadoInfo}{AMD25c}
\bibcite{amdACAP}{AMD25d}
\bibcite{soporteRISCVFreeRTOS}{Auf19}
\bibcite{moduloIP}{Awa22}
\bibcite{infoTop}{Chi22}
\bibcite{freeRTOSLogo}{Com25}
\@writefile{@@@}{\chapterbegin }
\bibcite{resetTechniques}{Cor21}
\bibcite{xheepInfo}{EE24}
\bibcite{xheepInfoASIC}{EE25a}
\bibcite{xheepDocs}{EE25b}
\bibcite{infoHLS}{Eng22}
\bibcite{xheepLogo}{EPF25}
\bibcite{metodologiaRAE}{Esp}
\bibcite{europaRISCV}{Eur24}
\bibcite{infoWrapper}{For06}
\bibcite{gccRISCVInfo}{Fou25}
\bibcite{freeRTOSInfo}{Fre25}
\bibcite{infoOBI}{Gro21}
\bibcite{harris2021digital}{HH21}
\bibcite{verilogEstandar}{IEE01}
\bibcite{riscvInfo}{Int21}
\bibcite{moduloRTL}{ISD23}
\bibcite{libro-PUD}{Jac00}
\bibcite{disenoHW}{Jim23}
\bibcite{vivadoRazones}{Mic14}
\bibcite{vivadoHistoria_1}{Mic24}
\bibcite{maxfield2004design}{MK04}
\bibcite{machetti2024xheep}{MSM{$^{+}$}24}
\bibcite{zephyrInfo}{Pro25}
\bibcite{compraXilinx}{Ray22}
\bibcite{verilogHistoria}{Rea20}
\bibcite{metodologiaFernando}{Rin24}
\bibcite{historiaFPGA}{Rom19}
\bibcite{metodologiasHW}{Sch02}
\bibcite{perteChip}{SER22}
\bibcite{vitisVivadoRelacion}{Sha23}
\bibcite{makeInfo}{Sta99}
\bibcite{rtosInfo}{Tec24}
\bibcite{grheepInfo}{Tor24}
\bibcite{ventajasHLS}{Tos22}
\bibcite{weste2015cmos}{WH15}
\bibcite{infoHDL}{Wik23}
\bibcite{rtosInfo_2}{Win23}
\bibcite{chipFoto}{Xat21}
\bibcite{infoBlockDesign}{Xil23}
\bibcite{nvidiaRISCV}{�A25}
\global\mtcsecondpartfalse
\gdef \@abspage@last{78}
