Analysis & Synthesis Status : Successful - Mon Nov 28 10:23:42 2022
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : UAZHL
Top-level Entity Name : UA
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 6
    Dedicated logic registers : 2
Total registers : 2
Total pins : 8
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
