{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 20:45:45 2020 " "Info: Processing started: Fri Apr 17 20:45:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exp6 -c exp6 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp6 -c exp6 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst " "Warning: Node \"inst\" is a latch" {  } { { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { -8 216 280 40 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst7 " "Warning: Node \"inst7\" is a latch" {  } { { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 152 200 264 200 "inst7" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst12~latch " "Warning: Node \"inst12~latch\" is a latch" {  } { { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 360 224 288 440 "inst12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CK " "Info: Assuming node \"CK\" is an undefined clock" {  } { { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 392 -8 160 408 "CK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CK register register inst12~_emulated inst12~_emulated 450.05 MHz Internal " "Info: Clock \"CK\" Internal fmax is restricted to 450.05 MHz between source register \"inst12~_emulated\" and destination register \"inst12~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.936 ns + Longest register register " "Info: + Longest register to register delay is 0.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst12~_emulated 1 REG LCFF_X1_Y47_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y47_N1; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12~_emulated } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 360 224 288 440 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.150 ns) 0.459 ns inst12~head_lut 2 COMB LCCOMB_X1_Y47_N2 2 " "Info: 2: + IC(0.309 ns) + CELL(0.150 ns) = 0.459 ns; Loc. = LCCOMB_X1_Y47_N2; Fanout = 2; COMB Node = 'inst12~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { inst12~_emulated inst12~head_lut } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 360 224 288 440 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 0.852 ns inst12~data_lut 3 COMB LCCOMB_X1_Y47_N0 1 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 0.852 ns; Loc. = LCCOMB_X1_Y47_N0; Fanout = 1; COMB Node = 'inst12~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { inst12~head_lut inst12~data_lut } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 360 224 288 440 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.936 ns inst12~_emulated 4 REG LCFF_X1_Y47_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 0.936 ns; Loc. = LCFF_X1_Y47_N1; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst12~data_lut inst12~_emulated } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 360 224 288 440 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.384 ns ( 41.03 % ) " "Info: Total cell delay = 0.384 ns ( 41.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.552 ns ( 58.97 % ) " "Info: Total interconnect delay = 0.552 ns ( 58.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { inst12~_emulated inst12~head_lut inst12~data_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { inst12~_emulated {} inst12~head_lut {} inst12~data_lut {} inst12~_emulated {} } { 0.000ns 0.309ns 0.243ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 2.042 ns + Shortest register " "Info: + Shortest clock path from clock \"CK\" to destination register is 2.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns CK 1 CLK PIN_H5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_H5; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 392 -8 160 408 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.537 ns) 2.042 ns inst12~_emulated 2 REG LCFF_X1_Y47_N1 1 " "Info: 2: + IC(0.673 ns) + CELL(0.537 ns) = 2.042 ns; Loc. = LCFF_X1_Y47_N1; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { CK inst12~_emulated } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 360 224 288 440 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.369 ns ( 67.04 % ) " "Info: Total cell delay = 1.369 ns ( 67.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.673 ns ( 32.96 % ) " "Info: Total interconnect delay = 0.673 ns ( 32.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { CK inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.042 ns" { CK {} CK~combout {} inst12~_emulated {} } { 0.000ns 0.000ns 0.673ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 2.042 ns - Longest register " "Info: - Longest clock path from clock \"CK\" to source register is 2.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns CK 1 CLK PIN_H5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_H5; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 392 -8 160 408 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.537 ns) 2.042 ns inst12~_emulated 2 REG LCFF_X1_Y47_N1 1 " "Info: 2: + IC(0.673 ns) + CELL(0.537 ns) = 2.042 ns; Loc. = LCFF_X1_Y47_N1; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { CK inst12~_emulated } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 360 224 288 440 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.369 ns ( 67.04 % ) " "Info: Total cell delay = 1.369 ns ( 67.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.673 ns ( 32.96 % ) " "Info: Total interconnect delay = 0.673 ns ( 32.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { CK inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.042 ns" { CK {} CK~combout {} inst12~_emulated {} } { 0.000ns 0.000ns 0.673ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { CK inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.042 ns" { CK {} CK~combout {} inst12~_emulated {} } { 0.000ns 0.000ns 0.673ns } { 0.000ns 0.832ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.042 ns" { CK {} CK~combout {} inst12~_emulated {} } { 0.000ns 0.000ns 0.673ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 360 224 288 440 "inst12" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 360 224 288 440 "inst12" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { inst12~_emulated inst12~head_lut inst12~data_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.936 ns" { inst12~_emulated {} inst12~head_lut {} inst12~data_lut {} inst12~_emulated {} } { 0.000ns 0.309ns 0.243ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { CK inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.042 ns" { CK {} CK~combout {} inst12~_emulated {} } { 0.000ns 0.000ns 0.673ns } { 0.000ns 0.832ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.042 ns" { CK {} CK~combout {} inst12~_emulated {} } { 0.000ns 0.000ns 0.673ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst12~_emulated {} } {  } {  } "" } } { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 360 224 288 440 "inst12" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst12~_emulated PRN CK 4.289 ns register " "Info: tsu for register \"inst12~_emulated\" (data pin = \"PRN\", clock pin = \"CK\") is 4.289 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.367 ns + Longest pin register " "Info: + Longest pin to register delay is 6.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.892 ns) 0.892 ns PRN 1 PIN PIN_B2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.892 ns) = 0.892 ns; Loc. = PIN_B2; Fanout = 3; PIN Node = 'PRN'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 336 -8 160 352 "PRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.723 ns) + CELL(0.275 ns) 5.890 ns inst12~head_lut 2 COMB LCCOMB_X1_Y47_N2 2 " "Info: 2: + IC(4.723 ns) + CELL(0.275 ns) = 5.890 ns; Loc. = LCCOMB_X1_Y47_N2; Fanout = 2; COMB Node = 'inst12~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.998 ns" { PRN inst12~head_lut } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 360 224 288 440 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 6.283 ns inst12~data_lut 3 COMB LCCOMB_X1_Y47_N0 1 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 6.283 ns; Loc. = LCCOMB_X1_Y47_N0; Fanout = 1; COMB Node = 'inst12~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { inst12~head_lut inst12~data_lut } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 360 224 288 440 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.367 ns inst12~_emulated 4 REG LCFF_X1_Y47_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.367 ns; Loc. = LCFF_X1_Y47_N1; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst12~data_lut inst12~_emulated } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 360 224 288 440 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.401 ns ( 22.00 % ) " "Info: Total cell delay = 1.401 ns ( 22.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.966 ns ( 78.00 % ) " "Info: Total interconnect delay = 4.966 ns ( 78.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.367 ns" { PRN inst12~head_lut inst12~data_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.367 ns" { PRN {} PRN~combout {} inst12~head_lut {} inst12~data_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 4.723ns 0.243ns 0.000ns } { 0.000ns 0.892ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 360 224 288 440 "inst12" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 2.042 ns - Shortest register " "Info: - Shortest clock path from clock \"CK\" to destination register is 2.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns CK 1 CLK PIN_H5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_H5; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 392 -8 160 408 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.537 ns) 2.042 ns inst12~_emulated 2 REG LCFF_X1_Y47_N1 1 " "Info: 2: + IC(0.673 ns) + CELL(0.537 ns) = 2.042 ns; Loc. = LCFF_X1_Y47_N1; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { CK inst12~_emulated } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 360 224 288 440 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.369 ns ( 67.04 % ) " "Info: Total cell delay = 1.369 ns ( 67.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.673 ns ( 32.96 % ) " "Info: Total interconnect delay = 0.673 ns ( 32.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { CK inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.042 ns" { CK {} CK~combout {} inst12~_emulated {} } { 0.000ns 0.000ns 0.673ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.367 ns" { PRN inst12~head_lut inst12~data_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.367 ns" { PRN {} PRN~combout {} inst12~head_lut {} inst12~data_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 4.723ns 0.243ns 0.000ns } { 0.000ns 0.892ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { CK inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.042 ns" { CK {} CK~combout {} inst12~_emulated {} } { 0.000ns 0.000ns 0.673ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CK Q_JK inst12~_emulated 6.156 ns register " "Info: tco from clock \"CK\" to destination pin \"Q_JK\" through register \"inst12~_emulated\" is 6.156 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 2.042 ns + Longest register " "Info: + Longest clock path from clock \"CK\" to source register is 2.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns CK 1 CLK PIN_H5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_H5; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 392 -8 160 408 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.537 ns) 2.042 ns inst12~_emulated 2 REG LCFF_X1_Y47_N1 1 " "Info: 2: + IC(0.673 ns) + CELL(0.537 ns) = 2.042 ns; Loc. = LCFF_X1_Y47_N1; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { CK inst12~_emulated } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 360 224 288 440 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.369 ns ( 67.04 % ) " "Info: Total cell delay = 1.369 ns ( 67.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.673 ns ( 32.96 % ) " "Info: Total interconnect delay = 0.673 ns ( 32.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { CK inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.042 ns" { CK {} CK~combout {} inst12~_emulated {} } { 0.000ns 0.000ns 0.673ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 360 224 288 440 "inst12" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.864 ns + Longest register pin " "Info: + Longest register to pin delay is 3.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst12~_emulated 1 REG LCFF_X1_Y47_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y47_N1; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12~_emulated } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 360 224 288 440 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.150 ns) 0.459 ns inst12~head_lut 2 COMB LCCOMB_X1_Y47_N2 2 " "Info: 2: + IC(0.309 ns) + CELL(0.150 ns) = 0.459 ns; Loc. = LCCOMB_X1_Y47_N2; Fanout = 2; COMB Node = 'inst12~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { inst12~_emulated inst12~head_lut } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 360 224 288 440 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(2.652 ns) 3.864 ns Q_JK 3 PIN PIN_E4 0 " "Info: 3: + IC(0.753 ns) + CELL(2.652 ns) = 3.864 ns; Loc. = PIN_E4; Fanout = 0; PIN Node = 'Q_JK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.405 ns" { inst12~head_lut Q_JK } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 376 320 496 392 "Q_JK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.802 ns ( 72.52 % ) " "Info: Total cell delay = 2.802 ns ( 72.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.062 ns ( 27.48 % ) " "Info: Total interconnect delay = 1.062 ns ( 27.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.864 ns" { inst12~_emulated inst12~head_lut Q_JK } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.864 ns" { inst12~_emulated {} inst12~head_lut {} Q_JK {} } { 0.000ns 0.309ns 0.753ns } { 0.000ns 0.150ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { CK inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.042 ns" { CK {} CK~combout {} inst12~_emulated {} } { 0.000ns 0.000ns 0.673ns } { 0.000ns 0.832ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.864 ns" { inst12~_emulated inst12~head_lut Q_JK } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.864 ns" { inst12~_emulated {} inst12~head_lut {} Q_JK {} } { 0.000ns 0.309ns 0.753ns } { 0.000ns 0.150ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "PRN Q_JK 9.295 ns Longest " "Info: Longest tpd from source pin \"PRN\" to destination pin \"Q_JK\" is 9.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.892 ns) 0.892 ns PRN 1 PIN PIN_B2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.892 ns) = 0.892 ns; Loc. = PIN_B2; Fanout = 3; PIN Node = 'PRN'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 336 -8 160 352 "PRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.723 ns) + CELL(0.275 ns) 5.890 ns inst12~head_lut 2 COMB LCCOMB_X1_Y47_N2 2 " "Info: 2: + IC(4.723 ns) + CELL(0.275 ns) = 5.890 ns; Loc. = LCCOMB_X1_Y47_N2; Fanout = 2; COMB Node = 'inst12~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.998 ns" { PRN inst12~head_lut } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 360 224 288 440 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(2.652 ns) 9.295 ns Q_JK 3 PIN PIN_E4 0 " "Info: 3: + IC(0.753 ns) + CELL(2.652 ns) = 9.295 ns; Loc. = PIN_E4; Fanout = 0; PIN Node = 'Q_JK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.405 ns" { inst12~head_lut Q_JK } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 376 320 496 392 "Q_JK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.819 ns ( 41.09 % ) " "Info: Total cell delay = 3.819 ns ( 41.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.476 ns ( 58.91 % ) " "Info: Total interconnect delay = 5.476 ns ( 58.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.295 ns" { PRN inst12~head_lut Q_JK } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.295 ns" { PRN {} PRN~combout {} inst12~head_lut {} Q_JK {} } { 0.000ns 0.000ns 4.723ns 0.753ns } { 0.000ns 0.892ns 0.275ns 2.652ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst12~_emulated K CK -3.374 ns register " "Info: th for register \"inst12~_emulated\" (data pin = \"K\", clock pin = \"CK\") is -3.374 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 2.042 ns + Longest register " "Info: + Longest clock path from clock \"CK\" to destination register is 2.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns CK 1 CLK PIN_H5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_H5; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 392 -8 160 408 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.537 ns) 2.042 ns inst12~_emulated 2 REG LCFF_X1_Y47_N1 1 " "Info: 2: + IC(0.673 ns) + CELL(0.537 ns) = 2.042 ns; Loc. = LCFF_X1_Y47_N1; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { CK inst12~_emulated } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 360 224 288 440 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.369 ns ( 67.04 % ) " "Info: Total cell delay = 1.369 ns ( 67.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.673 ns ( 32.96 % ) " "Info: Total interconnect delay = 0.673 ns ( 32.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { CK inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.042 ns" { CK {} CK~combout {} inst12~_emulated {} } { 0.000ns 0.000ns 0.673ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 360 224 288 440 "inst12" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.682 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns K 1 PIN PIN_H6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_H6; Fanout = 1; PIN Node = 'K'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { K } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 408 -8 160 424 "K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.481 ns) + CELL(0.275 ns) 5.598 ns inst12~data_lut 2 COMB LCCOMB_X1_Y47_N0 1 " "Info: 2: + IC(4.481 ns) + CELL(0.275 ns) = 5.598 ns; Loc. = LCCOMB_X1_Y47_N0; Fanout = 1; COMB Node = 'inst12~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.756 ns" { K inst12~data_lut } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 360 224 288 440 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.682 ns inst12~_emulated 3 REG LCFF_X1_Y47_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.682 ns; Loc. = LCFF_X1_Y47_N1; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst12~data_lut inst12~_emulated } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "C:/Users/henri/OneDrive/Documentos/exp6/exp6.bdf" { { 360 224 288 440 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.201 ns ( 21.14 % ) " "Info: Total cell delay = 1.201 ns ( 21.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.481 ns ( 78.86 % ) " "Info: Total interconnect delay = 4.481 ns ( 78.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.682 ns" { K inst12~data_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.682 ns" { K {} K~combout {} inst12~data_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 4.481ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { CK inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.042 ns" { CK {} CK~combout {} inst12~_emulated {} } { 0.000ns 0.000ns 0.673ns } { 0.000ns 0.832ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.682 ns" { K inst12~data_lut inst12~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.682 ns" { K {} K~combout {} inst12~data_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 4.481ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 17 20:45:46 2020 " "Info: Processing ended: Fri Apr 17 20:45:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
