
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119330                       # Number of seconds simulated
sim_ticks                                119329542416                       # Number of ticks simulated
final_tick                               1177188363729                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  52153                       # Simulator instruction rate (inst/s)
host_op_rate                                    65931                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2827665                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894176                       # Number of bytes of host memory used
host_seconds                                 42200.74                       # Real time elapsed on the host
sim_insts                                  2200885960                       # Number of instructions simulated
sim_ops                                    2782323444                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1622016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       817280                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2442368                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1102720                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1102720                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12672                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6385                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 19081                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8615                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8615                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10727                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13592745                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6848933                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                20467421                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10727                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              25744                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9240964                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9240964                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9240964                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10727                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13592745                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6848933                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               29708385                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               143252753                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23179010                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19090194                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933528                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9389592                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8672937                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437940                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87522                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104488800                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128053040                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23179010                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11110877                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27194732                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6263875                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4954436                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12105410                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574189                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140936438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.106809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.548405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113741706     80.70%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783915      1.98%     82.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2363136      1.68%     84.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380384      1.69%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2272270      1.61%     87.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125535      0.80%     88.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778461      0.55%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1977402      1.40%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13513629      9.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140936438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.161805                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.893896                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103321320                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6367045                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26846642                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109405                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4292017                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3729951                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6454                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154459218                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51090                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4292017                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103837737                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3850975                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1360178                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26429294                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1166229                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153008811                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1373                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        400581                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623096                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        15470                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214068447                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713185733                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713185733                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45809222                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33697                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17675                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3804115                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15189874                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900918                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309250                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1704307                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149143365                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33697                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139200272                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       107418                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25188056                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57174292                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1653                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140936438                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.987681                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.584377                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83559309     59.29%     59.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23724821     16.83%     76.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11948082      8.48%     84.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7812049      5.54%     90.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6909673      4.90%     95.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2703163      1.92%     96.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3062715      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1120665      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95961      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140936438                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976541     74.78%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156885     12.01%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172408     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114965231     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012217      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14362333     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844469      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139200272                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.971711                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305834                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009381                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420750234                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174365795                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135083959                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140506106                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       199744                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2977745                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1149                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          686                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       159248                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          595                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4292017                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3176128                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       252102                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149177062                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1164069                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15189874                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900918                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17675                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        201465                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13146                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          686                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149924                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085376                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235300                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136824514                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14111589                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2375758                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21954582                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19291346                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842993                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.955127                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135090359                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135083959                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81518999                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221171721                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.942976                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368578                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26763455                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958414                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136644421                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.895916                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.711874                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87544486     64.07%     64.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22505468     16.47%     80.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10808719      7.91%     88.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816289      3.52%     91.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3768186      2.76%     94.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537173      1.12%     95.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1563711      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1093844      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3006545      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136644421                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3006545                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282823247                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302663050                       # The number of ROB writes
system.switch_cpus0.timesIdled                  55570                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2316315                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.432528                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.432528                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.698067                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.698067                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618302666                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186401136                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145826378                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               143252753                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22222461                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18318895                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1984890                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9147148                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8527152                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2332375                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87979                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    108315537                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122063293                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22222461                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10859527                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25520899                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5869138                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3155665                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12566532                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1643369                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140843305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.064237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.484314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       115322406     81.88%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1330283      0.94%     82.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1884404      1.34%     84.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2466219      1.75%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2763044      1.96%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2056381      1.46%     89.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1182546      0.84%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1740612      1.24%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12097410      8.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140843305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.155128                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.852083                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107124306                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4745254                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25064653                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        58121                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3850970                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3550004                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     147303668                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3850970                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       107866031                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1055065                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2364203                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24383939                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1323091                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     146321617                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          613                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        266088                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       547697                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          428                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    204054550                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    683590678                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    683590678                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166772153                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37282392                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38660                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22380                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3999262                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13907155                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7226512                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       119587                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1573804                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         142207923                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38628                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        133104913                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26937                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20423027                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48190168                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6068                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140843305                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.945057                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.505271                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84510713     60.00%     60.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22692383     16.11%     76.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12572628      8.93%     85.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8105927      5.76%     90.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7434126      5.28%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2963916      2.10%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1800619      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       514249      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       248744      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140843305                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63970     22.73%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         93982     33.39%     56.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       123535     43.89%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111747025     83.95%     83.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2029889      1.53%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16280      0.01%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12141186      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7170533      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     133104913                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.929161                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             281487                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002115                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    407361555                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    162669910                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    130561076                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     133386400                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       323269                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2901926                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          143                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          332                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       172513                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          117                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3850970                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         794853                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       108525                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    142246551                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1348360                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13907155                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7226512                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22348                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         82985                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          332                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1168282                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1118635                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2286917                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    131304961                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11975753                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1799952                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19144687                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18400328                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7168934                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.916596                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             130561300                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            130561076                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         76477436                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        207736006                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.911404                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368147                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97670154                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120040750                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22214755                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32560                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2017321                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    136992334                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.876259                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.683277                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88329988     64.48%     64.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23397916     17.08%     81.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9190632      6.71%     88.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4728855      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4124061      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1982183      1.45%     96.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1716681      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       808384      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2713634      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    136992334                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97670154                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120040750                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18059228                       # Number of memory references committed
system.switch_cpus1.commit.loads             11005229                       # Number of loads committed
system.switch_cpus1.commit.membars              16280                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17216560                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108200535                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2449337                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2713634                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           276534205                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          288362052                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45476                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2409448                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97670154                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120040750                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97670154                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.466699                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.466699                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.681803                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.681803                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       591660353                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181150696                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      137977624                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32560                       # number of misc regfile writes
system.l20.replacements                         12682                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          790023                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29066                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.180314                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          355.705645                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.374992                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6083.796514                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.346619                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9934.776230                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021711                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000572                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.371325                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000021                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.606371                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        84607                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  84607                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           22015                       # number of Writeback hits
system.l20.Writeback_hits::total                22015                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        84607                       # number of demand (read+write) hits
system.l20.demand_hits::total                   84607                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        84607                       # number of overall hits
system.l20.overall_hits::total                  84607                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12672                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12682                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12672                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12682                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12672                       # number of overall misses
system.l20.overall_misses::total                12682                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2150033                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2940765860                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2942915893                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2150033                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2940765860                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2942915893                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2150033                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2940765860                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2942915893                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97279                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97289                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        22015                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            22015                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97279                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97289                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97279                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97289                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.130264                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.130354                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.130264                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.130354                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.130264                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.130354                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 215003.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 232068.012942                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 232054.557089                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 215003.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 232068.012942                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 232054.557089                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 215003.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 232068.012942                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 232054.557089                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4134                       # number of writebacks
system.l20.writebacks::total                     4134                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12672                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12682                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12672                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12682                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12672                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12682                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1552000                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2180837181                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2182389181                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1552000                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2180837181                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2182389181                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1552000                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2180837181                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2182389181                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.130264                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.130354                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.130264                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.130354                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.130264                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.130354                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       155200                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 172098.893703                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 172085.568601                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       155200                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 172098.893703                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 172085.568601                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       155200                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 172098.893703                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 172085.568601                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          6399                       # number of replacements
system.l21.tagsinuse                     16383.969239                       # Cycle average of tags in use
system.l21.total_refs                          647671                       # Total number of references to valid blocks.
system.l21.sampled_refs                         22783                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.427819                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         2179.986246                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.995896                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3166.645223                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         11023.341874                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.133056                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000854                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.193277                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.672811                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        44719                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  44719                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           25899                       # number of Writeback hits
system.l21.Writeback_hits::total                25899                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        44719                       # number of demand (read+write) hits
system.l21.demand_hits::total                   44719                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        44719                       # number of overall hits
system.l21.overall_hits::total                  44719                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         6378                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 6392                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            7                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  7                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         6385                       # number of demand (read+write) misses
system.l21.demand_misses::total                  6399                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         6385                       # number of overall misses
system.l21.overall_misses::total                 6399                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3596754                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1740940497                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1744537251                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1949232                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1949232                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3596754                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1742889729                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1746486483                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3596754                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1742889729                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1746486483                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        51097                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              51111                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        25899                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            25899                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            7                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                7                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        51104                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               51118                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        51104                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              51118                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.124821                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.125061                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.124941                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.125181                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.124941                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.125181                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       256911                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 272960.253528                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 272925.101846                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 278461.714286                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 278461.714286                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       256911                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 272966.284886                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 272931.158462                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       256911                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 272966.284886                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 272931.158462                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4481                       # number of writebacks
system.l21.writebacks::total                     4481                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         6378                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            6392                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            7                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             7                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         6385                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             6399                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         6385                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            6399                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2756199                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1357643970                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1360400169                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1528968                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1528968                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2756199                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1359172938                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1361929137                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2756199                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1359172938                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1361929137                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.124821                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.125061                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.124941                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.125181                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.124941                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.125181                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 196871.357143                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 212863.588899                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 212828.562109                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       218424                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       218424                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 196871.357143                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 212869.684886                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 212834.683075                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 196871.357143                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 212869.684886                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 212834.683075                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.921721                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012113061                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840205.565455                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.921721                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015900                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881285                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12105400                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12105400                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12105400                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12105400                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12105400                       # number of overall hits
system.cpu0.icache.overall_hits::total       12105400                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2338033                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2338033                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2338033                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2338033                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2338033                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2338033                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12105410                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12105410                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12105410                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12105410                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12105410                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12105410                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 233803.300000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 233803.300000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 233803.300000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 233803.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 233803.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 233803.300000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2233033                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2233033                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2233033                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2233033                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2233033                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2233033                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 223303.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 223303.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 223303.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 223303.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 223303.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 223303.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97279                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191227659                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97535                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1960.605516                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.501062                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.498938                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916020                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083980                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10963092                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10963092                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709440                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709440                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17283                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17283                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18672532                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18672532                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18672532                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18672532                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       404194                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       404194                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           85                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       404279                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        404279                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       404279                       # number of overall misses
system.cpu0.dcache.overall_misses::total       404279                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  39085261770                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  39085261770                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7650318                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7650318                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  39092912088                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  39092912088                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  39092912088                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  39092912088                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11367286                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11367286                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17283                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17283                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19076811                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19076811                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19076811                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19076811                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035558                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035558                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021192                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021192                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021192                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021192                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 96699.262656                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 96699.262656                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 90003.741176                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 90003.741176                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 96697.854917                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 96697.854917                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 96697.854917                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 96697.854917                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22015                       # number of writebacks
system.cpu0.dcache.writebacks::total            22015                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       306915                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       306915                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       307000                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       307000                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       307000                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       307000                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97279                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97279                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97279                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97279                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97279                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97279                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8682692138                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8682692138                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8682692138                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8682692138                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8682692138                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8682692138                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008558                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008558                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005099                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005099                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005099                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005099                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89255.565312                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89255.565312                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89255.565312                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89255.565312                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89255.565312                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89255.565312                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.995889                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015789937                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2043842.931590                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995889                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12566516                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12566516                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12566516                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12566516                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12566516                       # number of overall hits
system.cpu1.icache.overall_hits::total       12566516                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4301665                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4301665                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4301665                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4301665                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4301665                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4301665                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12566532                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12566532                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12566532                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12566532                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12566532                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12566532                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 268854.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 268854.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 268854.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 268854.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 268854.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 268854.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3712954                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3712954                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3712954                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3712954                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3712954                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3712954                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       265211                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       265211                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       265211                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       265211                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       265211                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       265211                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51104                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172439171                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 51360                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3357.460495                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.215411                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.784589                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910998                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089002                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8919274                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8919274                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7017282                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7017282                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17174                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17174                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16280                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16280                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15936556                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15936556                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15936556                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15936556                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       148345                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       148345                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3171                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3171                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       151516                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        151516                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       151516                       # number of overall misses
system.cpu1.dcache.overall_misses::total       151516                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16440521370                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16440521370                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    683598458                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    683598458                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  17124119828                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17124119828                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  17124119828                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17124119828                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9067619                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9067619                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7020453                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7020453                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16280                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16280                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16088072                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16088072                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16088072                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16088072                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016360                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016360                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000452                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000452                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009418                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009418                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009418                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009418                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110826.258856                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110826.258856                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 215578.195522                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 215578.195522                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 113018.557961                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113018.557961                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 113018.557961                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113018.557961                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1672377                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 152034.272727                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25899                       # number of writebacks
system.cpu1.dcache.writebacks::total            25899                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        97248                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        97248                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3164                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3164                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       100412                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       100412                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       100412                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       100412                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51097                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51097                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            7                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51104                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51104                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51104                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51104                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4720054659                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4720054659                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      2007332                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      2007332                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4722061991                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4722061991                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4722061991                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4722061991                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005635                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005635                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003177                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003177                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003177                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003177                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92374.398869                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92374.398869                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 286761.714286                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 286761.714286                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92401.025184                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92401.025184                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92401.025184                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92401.025184                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
