Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Apr  3 16:25:28 2021
| Host         : LAPTOP-MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file block_design_wrapper_timing_summary_routed.rpt -pb block_design_wrapper_timing_summary_routed.pb -rpx block_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : block_design_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.768        0.000                      0                   89        0.175        0.000                      0                   89        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.768        0.000                      0                   89        0.175        0.000                      0                   89        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 1.887ns (48.075%)  route 2.038ns (51.925%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 13.133 - 10.000 ) 
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=18, routed)          2.127     3.585    block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y46         FDRE                                         r  block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     4.041 r  block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.590     4.631    block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[4]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.287 r  block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.287    block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.635 r  block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.814     6.450    block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/s[9]
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.303     6.753 r  block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_3/O
                         net (fo=1, routed)           0.633     7.386    block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_3_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.510 r  block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     7.510    block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i
    SLICE_X37Y45         FDRE                                         r  block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.745    13.133    block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X37Y45         FDRE                                         r  block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.151    13.284    
                         clock uncertainty           -0.035    13.249    
    SLICE_X37Y45         FDRE (Setup_fdre_C_D)        0.029    13.278    block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                         13.278    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             6.166ns  (required time - arrival time)
  Source:                 block_design_i/uart_rx_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_i/uart_rx_0/inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 1.018ns (30.421%)  route 2.328ns (69.579%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.967     3.425    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          1.625     5.146    block_design_i/uart_rx_0/inst/clk
    SLICE_X2Y20          FDRE                                         r  block_design_i/uart_rx_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518     5.664 f  block_design_i/uart_rx_0/inst/state_reg[0]/Q
                         net (fo=8, routed)           0.861     6.526    block_design_i/uart_rx_0/inst/state[0]
    SLICE_X2Y19          LUT4 (Prop_lut4_I1_O)        0.152     6.678 f  block_design_i/uart_rx_0/inst/state[0]_i_2/O
                         net (fo=2, routed)           0.891     7.568    block_design_i/uart_rx_0/inst/state[0]_i_2_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I4_O)        0.348     7.916 r  block_design_i/uart_rx_0/inst/counter[3]_i_1/O
                         net (fo=4, routed)           0.576     8.493    block_design_i/uart_rx_0/inst/counter[3]_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  block_design_i/uart_rx_0/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.862    13.250    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          1.508    14.849    block_design_i/uart_rx_0/inst/clk
    SLICE_X3Y19          FDRE                                         r  block_design_i/uart_rx_0/inst/counter_reg[0]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    block_design_i/uart_rx_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  6.166    

Slack (MET) :             6.166ns  (required time - arrival time)
  Source:                 block_design_i/uart_rx_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_i/uart_rx_0/inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 1.018ns (30.421%)  route 2.328ns (69.579%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.967     3.425    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          1.625     5.146    block_design_i/uart_rx_0/inst/clk
    SLICE_X2Y20          FDRE                                         r  block_design_i/uart_rx_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518     5.664 f  block_design_i/uart_rx_0/inst/state_reg[0]/Q
                         net (fo=8, routed)           0.861     6.526    block_design_i/uart_rx_0/inst/state[0]
    SLICE_X2Y19          LUT4 (Prop_lut4_I1_O)        0.152     6.678 f  block_design_i/uart_rx_0/inst/state[0]_i_2/O
                         net (fo=2, routed)           0.891     7.568    block_design_i/uart_rx_0/inst/state[0]_i_2_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I4_O)        0.348     7.916 r  block_design_i/uart_rx_0/inst/counter[3]_i_1/O
                         net (fo=4, routed)           0.576     8.493    block_design_i/uart_rx_0/inst/counter[3]_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  block_design_i/uart_rx_0/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.862    13.250    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          1.508    14.849    block_design_i/uart_rx_0/inst/clk
    SLICE_X3Y19          FDRE                                         r  block_design_i/uart_rx_0/inst/counter_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    block_design_i/uart_rx_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  6.166    

Slack (MET) :             6.166ns  (required time - arrival time)
  Source:                 block_design_i/uart_rx_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_i/uart_rx_0/inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 1.018ns (30.421%)  route 2.328ns (69.579%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.967     3.425    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          1.625     5.146    block_design_i/uart_rx_0/inst/clk
    SLICE_X2Y20          FDRE                                         r  block_design_i/uart_rx_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518     5.664 f  block_design_i/uart_rx_0/inst/state_reg[0]/Q
                         net (fo=8, routed)           0.861     6.526    block_design_i/uart_rx_0/inst/state[0]
    SLICE_X2Y19          LUT4 (Prop_lut4_I1_O)        0.152     6.678 f  block_design_i/uart_rx_0/inst/state[0]_i_2/O
                         net (fo=2, routed)           0.891     7.568    block_design_i/uart_rx_0/inst/state[0]_i_2_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I4_O)        0.348     7.916 r  block_design_i/uart_rx_0/inst/counter[3]_i_1/O
                         net (fo=4, routed)           0.576     8.493    block_design_i/uart_rx_0/inst/counter[3]_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  block_design_i/uart_rx_0/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.862    13.250    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          1.508    14.849    block_design_i/uart_rx_0/inst/clk
    SLICE_X3Y19          FDRE                                         r  block_design_i/uart_rx_0/inst/counter_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    block_design_i/uart_rx_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  6.166    

Slack (MET) :             6.166ns  (required time - arrival time)
  Source:                 block_design_i/uart_rx_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_i/uart_rx_0/inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 1.018ns (30.421%)  route 2.328ns (69.579%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.967     3.425    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          1.625     5.146    block_design_i/uart_rx_0/inst/clk
    SLICE_X2Y20          FDRE                                         r  block_design_i/uart_rx_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518     5.664 f  block_design_i/uart_rx_0/inst/state_reg[0]/Q
                         net (fo=8, routed)           0.861     6.526    block_design_i/uart_rx_0/inst/state[0]
    SLICE_X2Y19          LUT4 (Prop_lut4_I1_O)        0.152     6.678 f  block_design_i/uart_rx_0/inst/state[0]_i_2/O
                         net (fo=2, routed)           0.891     7.568    block_design_i/uart_rx_0/inst/state[0]_i_2_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I4_O)        0.348     7.916 r  block_design_i/uart_rx_0/inst/counter[3]_i_1/O
                         net (fo=4, routed)           0.576     8.493    block_design_i/uart_rx_0/inst/counter[3]_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  block_design_i/uart_rx_0/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.862    13.250    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          1.508    14.849    block_design_i/uart_rx_0/inst/clk
    SLICE_X3Y19          FDRE                                         r  block_design_i/uart_rx_0/inst/counter_reg[3]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    block_design_i/uart_rx_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  6.166    

Slack (MET) :             6.636ns  (required time - arrival time)
  Source:                 block_design_i/uart_rx_0/inst/serial_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_i/uart_rx_0/inst/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.766ns (24.709%)  route 2.334ns (75.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.967     3.425    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          1.626     5.147    block_design_i/uart_rx_0/inst/clk
    SLICE_X2Y19          FDRE                                         r  block_design_i/uart_rx_0/inst/serial_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.518     5.665 r  block_design_i/uart_rx_0/inst/serial_reg[5]/Q
                         net (fo=7, routed)           1.049     6.714    block_design_i/uart_rx_0/inst/p_2_in
    SLICE_X2Y19          LUT4 (Prop_lut4_I2_O)        0.124     6.838 r  block_design_i/uart_rx_0/inst/state[3]_i_3/O
                         net (fo=1, routed)           0.667     7.506    block_design_i/uart_rx_0/inst/state[3]_i_3_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.124     7.630 r  block_design_i/uart_rx_0/inst/state[3]_i_1/O
                         net (fo=4, routed)           0.618     8.247    block_design_i/uart_rx_0/inst/state[3]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  block_design_i/uart_rx_0/inst/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.862    13.250    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          1.508    14.849    block_design_i/uart_rx_0/inst/clk
    SLICE_X1Y19          FDRE                                         r  block_design_i/uart_rx_0/inst/state_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDRE (Setup_fdre_C_CE)      -0.205    14.883    block_design_i/uart_rx_0/inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  6.636    

Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 block_design_i/uart_rx_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_i/uart_rx_0/inst/partial_byte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.704ns (23.746%)  route 2.261ns (76.254%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.967     3.425    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          1.626     5.147    block_design_i/uart_rx_0/inst/clk
    SLICE_X3Y19          FDRE                                         r  block_design_i/uart_rx_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  block_design_i/uart_rx_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.878     6.481    block_design_i/uart_rx_0/inst/counter_reg[0]
    SLICE_X3Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.605 f  block_design_i/uart_rx_0/inst/tx_flag_i_2/O
                         net (fo=7, routed)           0.830     7.435    block_design_i/uart_rx_0/inst/tx_flag_i_2_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.559 r  block_design_i/uart_rx_0/inst/partial_byte[8]_i_1/O
                         net (fo=9, routed)           0.553     8.112    block_design_i/uart_rx_0/inst/partial_byte[8]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  block_design_i/uart_rx_0/inst/partial_byte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.862    13.250    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          1.509    14.850    block_design_i/uart_rx_0/inst/clk
    SLICE_X0Y18          FDRE                                         r  block_design_i/uart_rx_0/inst/partial_byte_reg[0]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_CE)      -0.205    14.884    block_design_i/uart_rx_0/inst/partial_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                  6.772    

Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 block_design_i/uart_rx_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_i/uart_rx_0/inst/partial_byte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.704ns (23.746%)  route 2.261ns (76.254%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.967     3.425    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          1.626     5.147    block_design_i/uart_rx_0/inst/clk
    SLICE_X3Y19          FDRE                                         r  block_design_i/uart_rx_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  block_design_i/uart_rx_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.878     6.481    block_design_i/uart_rx_0/inst/counter_reg[0]
    SLICE_X3Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.605 f  block_design_i/uart_rx_0/inst/tx_flag_i_2/O
                         net (fo=7, routed)           0.830     7.435    block_design_i/uart_rx_0/inst/tx_flag_i_2_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.559 r  block_design_i/uart_rx_0/inst/partial_byte[8]_i_1/O
                         net (fo=9, routed)           0.553     8.112    block_design_i/uart_rx_0/inst/partial_byte[8]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  block_design_i/uart_rx_0/inst/partial_byte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.862    13.250    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          1.509    14.850    block_design_i/uart_rx_0/inst/clk
    SLICE_X0Y18          FDRE                                         r  block_design_i/uart_rx_0/inst/partial_byte_reg[1]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_CE)      -0.205    14.884    block_design_i/uart_rx_0/inst/partial_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                  6.772    

Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 block_design_i/uart_rx_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_i/uart_rx_0/inst/partial_byte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.704ns (23.746%)  route 2.261ns (76.254%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.967     3.425    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          1.626     5.147    block_design_i/uart_rx_0/inst/clk
    SLICE_X3Y19          FDRE                                         r  block_design_i/uart_rx_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  block_design_i/uart_rx_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.878     6.481    block_design_i/uart_rx_0/inst/counter_reg[0]
    SLICE_X3Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.605 f  block_design_i/uart_rx_0/inst/tx_flag_i_2/O
                         net (fo=7, routed)           0.830     7.435    block_design_i/uart_rx_0/inst/tx_flag_i_2_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.559 r  block_design_i/uart_rx_0/inst/partial_byte[8]_i_1/O
                         net (fo=9, routed)           0.553     8.112    block_design_i/uart_rx_0/inst/partial_byte[8]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  block_design_i/uart_rx_0/inst/partial_byte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.862    13.250    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          1.509    14.850    block_design_i/uart_rx_0/inst/clk
    SLICE_X0Y18          FDRE                                         r  block_design_i/uart_rx_0/inst/partial_byte_reg[2]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_CE)      -0.205    14.884    block_design_i/uart_rx_0/inst/partial_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                  6.772    

Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 block_design_i/uart_rx_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_i/uart_rx_0/inst/partial_byte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.704ns (23.746%)  route 2.261ns (76.254%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.967     3.425    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          1.626     5.147    block_design_i/uart_rx_0/inst/clk
    SLICE_X3Y19          FDRE                                         r  block_design_i/uart_rx_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  block_design_i/uart_rx_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.878     6.481    block_design_i/uart_rx_0/inst/counter_reg[0]
    SLICE_X3Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.605 f  block_design_i/uart_rx_0/inst/tx_flag_i_2/O
                         net (fo=7, routed)           0.830     7.435    block_design_i/uart_rx_0/inst/tx_flag_i_2_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.559 r  block_design_i/uart_rx_0/inst/partial_byte[8]_i_1/O
                         net (fo=9, routed)           0.553     8.112    block_design_i/uart_rx_0/inst/partial_byte[8]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  block_design_i/uart_rx_0/inst/partial_byte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.862    13.250    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          1.509    14.850    block_design_i/uart_rx_0/inst/clk
    SLICE_X0Y18          FDRE                                         r  block_design_i/uart_rx_0/inst/partial_byte_reg[3]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_CE)      -0.205    14.884    block_design_i/uart_rx_0/inst/partial_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                  6.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 block_design_i/uart_rx_0/inst/partial_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_i/uart_rx_0/inst/tx_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.631     0.858    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          0.588     1.471    block_design_i/uart_rx_0/inst/clk
    SLICE_X0Y18          FDRE                                         r  block_design_i/uart_rx_0/inst/partial_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  block_design_i/uart_rx_0/inst/partial_byte_reg[0]/Q
                         net (fo=1, routed)           0.120     1.732    block_design_i/uart_rx_0/inst/partial_byte_reg_n_0_[0]
    SLICE_X1Y16          FDRE                                         r  block_design_i/uart_rx_0/inst/tx_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.685     1.099    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          0.859     1.986    block_design_i/uart_rx_0/inst/clk
    SLICE_X1Y16          FDRE                                         r  block_design_i/uart_rx_0/inst/tx_byte_reg[0]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.070     1.557    block_design_i/uart_rx_0/inst/tx_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 block_design_i/uart_rx_0/inst/partial_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_i/uart_rx_0/inst/tx_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.631     0.858    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          0.588     1.471    block_design_i/uart_rx_0/inst/clk
    SLICE_X1Y18          FDRE                                         r  block_design_i/uart_rx_0/inst/partial_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  block_design_i/uart_rx_0/inst/partial_byte_reg[4]/Q
                         net (fo=2, routed)           0.122     1.734    block_design_i/uart_rx_0/inst/partial_byte_reg_n_0_[4]
    SLICE_X1Y17          FDRE                                         r  block_design_i/uart_rx_0/inst/tx_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.685     1.099    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          0.858     1.985    block_design_i/uart_rx_0/inst/clk
    SLICE_X1Y17          FDRE                                         r  block_design_i/uart_rx_0/inst/tx_byte_reg[4]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.070     1.556    block_design_i/uart_rx_0/inst/tx_byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 block_design_i/uart_rx_0/inst/partial_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_i/uart_rx_0/inst/partial_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.991%)  route 0.125ns (47.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.631     0.858    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          0.588     1.471    block_design_i/uart_rx_0/inst/clk
    SLICE_X1Y18          FDRE                                         r  block_design_i/uart_rx_0/inst/partial_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  block_design_i/uart_rx_0/inst/partial_byte_reg[4]/Q
                         net (fo=2, routed)           0.125     1.737    block_design_i/uart_rx_0/inst/partial_byte_reg_n_0_[4]
    SLICE_X0Y18          FDRE                                         r  block_design_i/uart_rx_0/inst/partial_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.685     1.099    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          0.857     1.984    block_design_i/uart_rx_0/inst/clk
    SLICE_X0Y18          FDRE                                         r  block_design_i/uart_rx_0/inst/partial_byte_reg[3]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.072     1.556    block_design_i/uart_rx_0/inst/partial_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 block_design_i/uart_rx_0/inst/partial_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_i/uart_rx_0/inst/tx_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.631     0.858    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          0.588     1.471    block_design_i/uart_rx_0/inst/clk
    SLICE_X1Y18          FDRE                                         r  block_design_i/uart_rx_0/inst/partial_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  block_design_i/uart_rx_0/inst/partial_byte_reg[5]/Q
                         net (fo=2, routed)           0.126     1.738    block_design_i/uart_rx_0/inst/partial_byte_reg_n_0_[5]
    SLICE_X1Y16          FDRE                                         r  block_design_i/uart_rx_0/inst/tx_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.685     1.099    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          0.859     1.986    block_design_i/uart_rx_0/inst/clk
    SLICE_X1Y16          FDRE                                         r  block_design_i/uart_rx_0/inst/tx_byte_reg[5]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.066     1.553    block_design_i/uart_rx_0/inst/tx_byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 block_design_i/uart_rx_0/inst/partial_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_i/uart_rx_0/inst/tx_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.731%)  route 0.126ns (47.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.631     0.858    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          0.588     1.471    block_design_i/uart_rx_0/inst/clk
    SLICE_X0Y18          FDRE                                         r  block_design_i/uart_rx_0/inst/partial_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  block_design_i/uart_rx_0/inst/partial_byte_reg[2]/Q
                         net (fo=2, routed)           0.126     1.739    block_design_i/uart_rx_0/inst/partial_byte_reg_n_0_[2]
    SLICE_X0Y19          FDRE                                         r  block_design_i/uart_rx_0/inst/tx_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.685     1.099    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          0.856     1.983    block_design_i/uart_rx_0/inst/clk
    SLICE_X0Y19          FDRE                                         r  block_design_i/uart_rx_0/inst/tx_byte_reg[2]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.066     1.550    block_design_i/uart_rx_0/inst/tx_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 block_design_i/uart_rx_0/inst/partial_byte_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_i/uart_rx_0/inst/partial_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.750%)  route 0.110ns (40.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.631     0.858    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          0.588     1.471    block_design_i/uart_rx_0/inst/clk
    SLICE_X2Y18          FDRE                                         r  block_design_i/uart_rx_0/inst/partial_byte_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  block_design_i/uart_rx_0/inst/partial_byte_reg[8]/Q
                         net (fo=2, routed)           0.110     1.746    block_design_i/uart_rx_0/inst/partial_byte[8]
    SLICE_X1Y18          FDRE                                         r  block_design_i/uart_rx_0/inst/partial_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.685     1.099    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          0.857     1.984    block_design_i/uart_rx_0/inst/clk
    SLICE_X1Y18          FDRE                                         r  block_design_i/uart_rx_0/inst/partial_byte_reg[7]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.072     1.557    block_design_i/uart_rx_0/inst/partial_byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 block_design_i/uart_rx_0/inst/serial_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_i/uart_rx_0/inst/serial_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.909%)  route 0.135ns (45.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.631     0.858    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          0.585     1.468    block_design_i/uart_rx_0/inst/clk
    SLICE_X2Y21          FDRE                                         r  block_design_i/uart_rx_0/inst/serial_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  block_design_i/uart_rx_0/inst/serial_reg[2]/Q
                         net (fo=3, routed)           0.135     1.767    block_design_i/uart_rx_0/inst/serial_reg_n_0_[2]
    SLICE_X2Y19          FDRE                                         r  block_design_i/uart_rx_0/inst/serial_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.685     1.099    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          0.856     1.983    block_design_i/uart_rx_0/inst/clk
    SLICE_X2Y19          FDRE                                         r  block_design_i/uart_rx_0/inst/serial_reg[3]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.059     1.543    block_design_i/uart_rx_0/inst/serial_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.508%)  route 0.121ns (25.492%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    1.081ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.855     1.081    block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y45         FDRE                                         r  block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.222 r  block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=1, routed)           0.121     1.344    block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[2]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.504 r  block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.504    block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.558 r  block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.000     1.558    block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X36Y46         FDRE                                         r  block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.032     1.446    block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y46         FDRE                                         r  block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism             -0.232     1.214    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.102     1.316    block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 block_design_i/uart_rx_0/inst/partial_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_i/uart_rx_0/inst/tx_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.294%)  route 0.185ns (56.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.631     0.858    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          0.588     1.471    block_design_i/uart_rx_0/inst/clk
    SLICE_X1Y18          FDRE                                         r  block_design_i/uart_rx_0/inst/partial_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  block_design_i/uart_rx_0/inst/partial_byte_reg[7]/Q
                         net (fo=2, routed)           0.185     1.797    block_design_i/uart_rx_0/inst/partial_byte_reg_n_0_[7]
    SLICE_X0Y16          FDRE                                         r  block_design_i/uart_rx_0/inst/tx_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.685     1.099    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          0.859     1.986    block_design_i/uart_rx_0/inst/clk
    SLICE_X0Y16          FDRE                                         r  block_design_i/uart_rx_0/inst/tx_byte_reg[7]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.066     1.553    block_design_i/uart_rx_0/inst/tx_byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 block_design_i/uart_rx_0/inst/partial_byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_i/uart_rx_0/inst/tx_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.144%)  route 0.194ns (57.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.631     0.858    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          0.588     1.471    block_design_i/uart_rx_0/inst/clk
    SLICE_X1Y18          FDRE                                         r  block_design_i/uart_rx_0/inst/partial_byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  block_design_i/uart_rx_0/inst/partial_byte_reg[6]/Q
                         net (fo=2, routed)           0.194     1.806    block_design_i/uart_rx_0/inst/partial_byte_reg_n_0_[6]
    SLICE_X0Y16          FDRE                                         r  block_design_i/uart_rx_0/inst/tx_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.685     1.099    block_design_i/util_ds_buf_0/U0/BUFGCE_I[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/O
                         net (fo=31, routed)          0.859     1.986    block_design_i/uart_rx_0/inst/clk
    SLICE_X0Y16          FDRE                                         r  block_design_i/uart_rx_0/inst/tx_byte_reg[6]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.070     1.557    block_design_i/uart_rx_0/inst/tx_byte_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  block_design_i/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/I0
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y45   block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y47   block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y47   block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y47   block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y48   block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y48   block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y48   block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y48   block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y45   block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X37Y45   block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y47   block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y47   block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y47   block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y45   block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y45   block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y45   block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y45   block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y47   block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X3Y19    block_design_i/uart_rx_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y47   block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y47   block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y47   block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y47   block_design_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y22    block_design_i/uart_rx_0/inst/serial_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X2Y22    block_design_i/uart_rx_0/inst/serial_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X1Y16    block_design_i/uart_rx_0/inst/tx_byte_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X1Y16    block_design_i/uart_rx_0/inst/tx_byte_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X1Y17    block_design_i/uart_rx_0/inst/tx_byte_reg[4]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X1Y16    block_design_i/uart_rx_0/inst/tx_byte_reg[5]/C



