
P4_SED_4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029f8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  08002b98  08002b98  00012b98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002c88  08002c88  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  08002c88  08002c88  00012c88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002c90  08002c90  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002c90  08002c90  00012c90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002c94  08002c94  00012c94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08002c98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000194  2000006c  08002d04  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000200  08002d04  00020200  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000040a7  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001191  00000000  00000000  00024186  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000004d0  00000000  00000000  00025318  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000371  00000000  00000000  000257e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015d2b  00000000  00000000  00025b59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00005e06  00000000  00000000  0003b884  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00084bf3  00000000  00000000  0004168a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001abc  00000000  00000000  000c6280  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000c7d3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08002b80 	.word	0x08002b80

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	08002b80 	.word	0x08002b80

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <HAL_GPIO_EXTI_Callback>:

#define DEBOUNCE_DELAY 300

volatile uint32_t pressedTime = 0;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800057c:	b580      	push	{r7, lr}
 800057e:	b084      	sub	sp, #16
 8000580:	af00      	add	r7, sp, #0
 8000582:	4603      	mov	r3, r0
 8000584:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_0 && regionCritica == 0){
 8000586:	88fb      	ldrh	r3, [r7, #6]
 8000588:	2b01      	cmp	r3, #1
 800058a:	d120      	bne.n	80005ce <HAL_GPIO_EXTI_Callback+0x52>
 800058c:	4b12      	ldr	r3, [pc, #72]	; (80005d8 <HAL_GPIO_EXTI_Callback+0x5c>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	2b00      	cmp	r3, #0
 8000592:	d11c      	bne.n	80005ce <HAL_GPIO_EXTI_Callback+0x52>
		uint32_t currentTime = HAL_GetTick();
 8000594:	f000 fb68 	bl	8000c68 <HAL_GetTick>
 8000598:	60f8      	str	r0, [r7, #12]
		if (currentTime - pressedTime >= DEBOUNCE_DELAY){	//Ha pasado el tiempo de delay establecido
 800059a:	4b10      	ldr	r3, [pc, #64]	; (80005dc <HAL_GPIO_EXTI_Callback+0x60>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	68fa      	ldr	r2, [r7, #12]
 80005a0:	1ad3      	subs	r3, r2, r3
 80005a2:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80005a6:	d312      	bcc.n	80005ce <HAL_GPIO_EXTI_Callback+0x52>
			contador[iteracion] = contadorAux;
 80005a8:	4b0d      	ldr	r3, [pc, #52]	; (80005e0 <HAL_GPIO_EXTI_Callback+0x64>)
 80005aa:	881b      	ldrh	r3, [r3, #0]
 80005ac:	b29b      	uxth	r3, r3
 80005ae:	4619      	mov	r1, r3
 80005b0:	4b0c      	ldr	r3, [pc, #48]	; (80005e4 <HAL_GPIO_EXTI_Callback+0x68>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	4a0c      	ldr	r2, [pc, #48]	; (80005e8 <HAL_GPIO_EXTI_Callback+0x6c>)
 80005b6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
			iteracion++;
 80005ba:	4b09      	ldr	r3, [pc, #36]	; (80005e0 <HAL_GPIO_EXTI_Callback+0x64>)
 80005bc:	881b      	ldrh	r3, [r3, #0]
 80005be:	b29b      	uxth	r3, r3
 80005c0:	3301      	adds	r3, #1
 80005c2:	b29a      	uxth	r2, r3
 80005c4:	4b06      	ldr	r3, [pc, #24]	; (80005e0 <HAL_GPIO_EXTI_Callback+0x64>)
 80005c6:	801a      	strh	r2, [r3, #0]
			flagPulsado = 1;
 80005c8:	4b08      	ldr	r3, [pc, #32]	; (80005ec <HAL_GPIO_EXTI_Callback+0x70>)
 80005ca:	2201      	movs	r2, #1
 80005cc:	801a      	strh	r2, [r3, #0]
		}
	}
}
 80005ce:	bf00      	nop
 80005d0:	3710      	adds	r7, #16
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	20000000 	.word	0x20000000
 80005dc:	200000a8 	.word	0x200000a8
 80005e0:	200000a4 	.word	0x200000a4
 80005e4:	200000a0 	.word	0x200000a0
 80005e8:	20000088 	.word	0x20000088
 80005ec:	2000009c 	.word	0x2000009c

080005f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005f0:	b590      	push	{r4, r7, lr}
 80005f2:	b085      	sub	sp, #20
 80005f4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f6:	f000 fad1 	bl	8000b9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005fa:	f000 f8ab 	bl	8000754 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005fe:	f000 f911 	bl	8000824 <MX_GPIO_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	contadorAux = 0;
 8000602:	4b4b      	ldr	r3, [pc, #300]	; (8000730 <main+0x140>)
 8000604:	2200      	movs	r2, #0
 8000606:	601a      	str	r2, [r3, #0]

	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 0);
 8000608:	2200      	movs	r2, #0
 800060a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800060e:	4849      	ldr	r0, [pc, #292]	; (8000734 <main+0x144>)
 8000610:	f000 fe3a 	bl	8001288 <HAL_GPIO_WritePin>
  	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, 0);
 8000614:	2200      	movs	r2, #0
 8000616:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800061a:	4846      	ldr	r0, [pc, #280]	; (8000734 <main+0x144>)
 800061c:	f000 fe34 	bl	8001288 <HAL_GPIO_WritePin>
  	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, 0);
 8000620:	2200      	movs	r2, #0
 8000622:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000626:	4843      	ldr	r0, [pc, #268]	; (8000734 <main+0x144>)
 8000628:	f000 fe2e 	bl	8001288 <HAL_GPIO_WritePin>
  	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 0);
 800062c:	2200      	movs	r2, #0
 800062e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000632:	4840      	ldr	r0, [pc, #256]	; (8000734 <main+0x144>)
 8000634:	f000 fe28 	bl	8001288 <HAL_GPIO_WritePin>

  	tiempoEspera = rand () % (2000+1) + 2000;
 8000638:	f001 fabc 	bl	8001bb4 <rand>
 800063c:	4603      	mov	r3, r0
 800063e:	4a3e      	ldr	r2, [pc, #248]	; (8000738 <main+0x148>)
 8000640:	fb82 1203 	smull	r1, r2, r2, r3
 8000644:	1251      	asrs	r1, r2, #9
 8000646:	17da      	asrs	r2, r3, #31
 8000648:	1a8a      	subs	r2, r1, r2
 800064a:	f240 71d1 	movw	r1, #2001	; 0x7d1
 800064e:	fb01 f202 	mul.w	r2, r1, r2
 8000652:	1a9a      	subs	r2, r3, r2
 8000654:	b293      	uxth	r3, r2
 8000656:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800065a:	80fb      	strh	r3, [r7, #6]
  	uint32_t tiempoAct = HAL_GetTick();
 800065c:	f000 fb04 	bl	8000c68 <HAL_GetTick>
 8000660:	6038      	str	r0, [r7, #0]

  	while(tiempoAct + tiempoEspera >= HAL_GetTick()){
 8000662:	e002      	b.n	800066a <main+0x7a>
  		HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 8000664:	2006      	movs	r0, #6
 8000666:	f000 fc58 	bl	8000f1a <HAL_NVIC_DisableIRQ>
  	while(tiempoAct + tiempoEspera >= HAL_GetTick()){
 800066a:	88fa      	ldrh	r2, [r7, #6]
 800066c:	683b      	ldr	r3, [r7, #0]
 800066e:	18d4      	adds	r4, r2, r3
 8000670:	f000 fafa 	bl	8000c68 <HAL_GetTick>
 8000674:	4603      	mov	r3, r0
 8000676:	429c      	cmp	r4, r3
 8000678:	d2f4      	bcs.n	8000664 <main+0x74>
  	}
  	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800067a:	2006      	movs	r0, #6
 800067c:	f000 fc3f 	bl	8000efe <HAL_NVIC_EnableIRQ>

  	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 1);
 8000680:	2201      	movs	r2, #1
 8000682:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000686:	482b      	ldr	r0, [pc, #172]	; (8000734 <main+0x144>)
 8000688:	f000 fdfe 	bl	8001288 <HAL_GPIO_WritePin>
  	regionCritica = 0;
 800068c:	4b2b      	ldr	r3, [pc, #172]	; (800073c <main+0x14c>)
 800068e:	2200      	movs	r2, #0
 8000690:	601a      	str	r2, [r3, #0]

  	while (!flagPulsado){
 8000692:	e00f      	b.n	80006b4 <main+0xc4>
  		if(HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_0)){
 8000694:	2101      	movs	r1, #1
 8000696:	4827      	ldr	r0, [pc, #156]	; (8000734 <main+0x144>)
 8000698:	f000 fdde 	bl	8001258 <HAL_GPIO_ReadPin>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d003      	beq.n	80006aa <main+0xba>
  			HAL_GPIO_EXTI_Callback(GPIO_PIN_0);
 80006a2:	2001      	movs	r0, #1
 80006a4:	f7ff ff6a 	bl	800057c <HAL_GPIO_EXTI_Callback>
 80006a8:	e004      	b.n	80006b4 <main+0xc4>
  		}
  		else
  			contadorAux++;
 80006aa:	4b21      	ldr	r3, [pc, #132]	; (8000730 <main+0x140>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	3301      	adds	r3, #1
 80006b0:	4a1f      	ldr	r2, [pc, #124]	; (8000730 <main+0x140>)
 80006b2:	6013      	str	r3, [r2, #0]
  	while (!flagPulsado){
 80006b4:	4b22      	ldr	r3, [pc, #136]	; (8000740 <main+0x150>)
 80006b6:	881b      	ldrh	r3, [r3, #0]
 80006b8:	b29b      	uxth	r3, r3
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d0ea      	beq.n	8000694 <main+0xa4>
  	}
  	regionCritica = 1;
 80006be:	4b1f      	ldr	r3, [pc, #124]	; (800073c <main+0x14c>)
 80006c0:	2201      	movs	r2, #1
 80006c2:	601a      	str	r2, [r3, #0]
  	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, 1);
 80006c4:	2201      	movs	r2, #1
 80006c6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80006ca:	481a      	ldr	r0, [pc, #104]	; (8000734 <main+0x144>)
 80006cc:	f000 fddc 	bl	8001288 <HAL_GPIO_WritePin>
  	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 0);
 80006d0:	2200      	movs	r2, #0
 80006d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006d6:	4817      	ldr	r0, [pc, #92]	; (8000734 <main+0x144>)
 80006d8:	f000 fdd6 	bl	8001288 <HAL_GPIO_WritePin>
  	HAL_Delay(5000);
 80006dc:	f241 3088 	movw	r0, #5000	; 0x1388
 80006e0:	f000 face 	bl	8000c80 <HAL_Delay>
  	flagPulsado = 0;
 80006e4:	4b16      	ldr	r3, [pc, #88]	; (8000740 <main+0x150>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	801a      	strh	r2, [r3, #0]

  	if(iteracion == 5){
 80006ea:	4b16      	ldr	r3, [pc, #88]	; (8000744 <main+0x154>)
 80006ec:	881b      	ldrh	r3, [r3, #0]
 80006ee:	b29b      	uxth	r3, r3
 80006f0:	2b05      	cmp	r3, #5
 80006f2:	d186      	bne.n	8000602 <main+0x12>
  		uint32_t suma = 0;
 80006f4:	2300      	movs	r3, #0
 80006f6:	60fb      	str	r3, [r7, #12]
  		for(int i; i<iteracion; i++){
 80006f8:	e009      	b.n	800070e <main+0x11e>
  			suma += contador[i];
 80006fa:	4a13      	ldr	r2, [pc, #76]	; (8000748 <main+0x158>)
 80006fc:	68bb      	ldr	r3, [r7, #8]
 80006fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000702:	68fa      	ldr	r2, [r7, #12]
 8000704:	4413      	add	r3, r2
 8000706:	60fb      	str	r3, [r7, #12]
  		for(int i; i<iteracion; i++){
 8000708:	68bb      	ldr	r3, [r7, #8]
 800070a:	3301      	adds	r3, #1
 800070c:	60bb      	str	r3, [r7, #8]
 800070e:	4b0d      	ldr	r3, [pc, #52]	; (8000744 <main+0x154>)
 8000710:	881b      	ldrh	r3, [r3, #0]
 8000712:	b29b      	uxth	r3, r3
 8000714:	461a      	mov	r2, r3
 8000716:	68bb      	ldr	r3, [r7, #8]
 8000718:	4293      	cmp	r3, r2
 800071a:	dbee      	blt.n	80006fa <main+0x10a>
  		}
		media = suma / 5;
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	4a0b      	ldr	r2, [pc, #44]	; (800074c <main+0x15c>)
 8000720:	fba2 2303 	umull	r2, r3, r2, r3
 8000724:	089b      	lsrs	r3, r3, #2
 8000726:	b29a      	uxth	r2, r3
 8000728:	4b09      	ldr	r3, [pc, #36]	; (8000750 <main+0x160>)
 800072a:	801a      	strh	r2, [r3, #0]
  {
 800072c:	e769      	b.n	8000602 <main+0x12>
 800072e:	bf00      	nop
 8000730:	200000a0 	.word	0x200000a0
 8000734:	40020c00 	.word	0x40020c00
 8000738:	4180d4e3 	.word	0x4180d4e3
 800073c:	20000000 	.word	0x20000000
 8000740:	2000009c 	.word	0x2000009c
 8000744:	200000a4 	.word	0x200000a4
 8000748:	20000088 	.word	0x20000088
 800074c:	cccccccd 	.word	0xcccccccd
 8000750:	200000a6 	.word	0x200000a6

08000754 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b094      	sub	sp, #80	; 0x50
 8000758:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800075a:	f107 0320 	add.w	r3, r7, #32
 800075e:	2230      	movs	r2, #48	; 0x30
 8000760:	2100      	movs	r1, #0
 8000762:	4618      	mov	r0, r3
 8000764:	f001 fb69 	bl	8001e3a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000768:	f107 030c 	add.w	r3, r7, #12
 800076c:	2200      	movs	r2, #0
 800076e:	601a      	str	r2, [r3, #0]
 8000770:	605a      	str	r2, [r3, #4]
 8000772:	609a      	str	r2, [r3, #8]
 8000774:	60da      	str	r2, [r3, #12]
 8000776:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000778:	2300      	movs	r3, #0
 800077a:	60bb      	str	r3, [r7, #8]
 800077c:	4b27      	ldr	r3, [pc, #156]	; (800081c <SystemClock_Config+0xc8>)
 800077e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000780:	4a26      	ldr	r2, [pc, #152]	; (800081c <SystemClock_Config+0xc8>)
 8000782:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000786:	6413      	str	r3, [r2, #64]	; 0x40
 8000788:	4b24      	ldr	r3, [pc, #144]	; (800081c <SystemClock_Config+0xc8>)
 800078a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800078c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000790:	60bb      	str	r3, [r7, #8]
 8000792:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000794:	2300      	movs	r3, #0
 8000796:	607b      	str	r3, [r7, #4]
 8000798:	4b21      	ldr	r3, [pc, #132]	; (8000820 <SystemClock_Config+0xcc>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	4a20      	ldr	r2, [pc, #128]	; (8000820 <SystemClock_Config+0xcc>)
 800079e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80007a2:	6013      	str	r3, [r2, #0]
 80007a4:	4b1e      	ldr	r3, [pc, #120]	; (8000820 <SystemClock_Config+0xcc>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007ac:	607b      	str	r3, [r7, #4]
 80007ae:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007b0:	2302      	movs	r3, #2
 80007b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007b4:	2301      	movs	r3, #1
 80007b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007b8:	2310      	movs	r3, #16
 80007ba:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007bc:	2302      	movs	r3, #2
 80007be:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007c0:	2300      	movs	r3, #0
 80007c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80007c4:	2308      	movs	r3, #8
 80007c6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80007c8:	23c0      	movs	r3, #192	; 0xc0
 80007ca:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 80007cc:	2308      	movs	r3, #8
 80007ce:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80007d0:	2308      	movs	r3, #8
 80007d2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007d4:	f107 0320 	add.w	r3, r7, #32
 80007d8:	4618      	mov	r0, r3
 80007da:	f000 fd87 	bl	80012ec <HAL_RCC_OscConfig>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d001      	beq.n	80007e8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80007e4:	f000 f87a 	bl	80008dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007e8:	230f      	movs	r3, #15
 80007ea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ec:	2302      	movs	r3, #2
 80007ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007f0:	2300      	movs	r3, #0
 80007f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007f4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80007f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007fa:	2300      	movs	r3, #0
 80007fc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80007fe:	f107 030c 	add.w	r3, r7, #12
 8000802:	2101      	movs	r1, #1
 8000804:	4618      	mov	r0, r3
 8000806:	f000 ffe9 	bl	80017dc <HAL_RCC_ClockConfig>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000810:	f000 f864 	bl	80008dc <Error_Handler>
  }
}
 8000814:	bf00      	nop
 8000816:	3750      	adds	r7, #80	; 0x50
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	40023800 	.word	0x40023800
 8000820:	40007000 	.word	0x40007000

08000824 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b088      	sub	sp, #32
 8000828:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800082a:	f107 030c 	add.w	r3, r7, #12
 800082e:	2200      	movs	r2, #0
 8000830:	601a      	str	r2, [r3, #0]
 8000832:	605a      	str	r2, [r3, #4]
 8000834:	609a      	str	r2, [r3, #8]
 8000836:	60da      	str	r2, [r3, #12]
 8000838:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800083a:	2300      	movs	r3, #0
 800083c:	60bb      	str	r3, [r7, #8]
 800083e:	4b24      	ldr	r3, [pc, #144]	; (80008d0 <MX_GPIO_Init+0xac>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000842:	4a23      	ldr	r2, [pc, #140]	; (80008d0 <MX_GPIO_Init+0xac>)
 8000844:	f043 0301 	orr.w	r3, r3, #1
 8000848:	6313      	str	r3, [r2, #48]	; 0x30
 800084a:	4b21      	ldr	r3, [pc, #132]	; (80008d0 <MX_GPIO_Init+0xac>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084e:	f003 0301 	and.w	r3, r3, #1
 8000852:	60bb      	str	r3, [r7, #8]
 8000854:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000856:	2300      	movs	r3, #0
 8000858:	607b      	str	r3, [r7, #4]
 800085a:	4b1d      	ldr	r3, [pc, #116]	; (80008d0 <MX_GPIO_Init+0xac>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085e:	4a1c      	ldr	r2, [pc, #112]	; (80008d0 <MX_GPIO_Init+0xac>)
 8000860:	f043 0308 	orr.w	r3, r3, #8
 8000864:	6313      	str	r3, [r2, #48]	; 0x30
 8000866:	4b1a      	ldr	r3, [pc, #104]	; (80008d0 <MX_GPIO_Init+0xac>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086a:	f003 0308 	and.w	r3, r3, #8
 800086e:	607b      	str	r3, [r7, #4]
 8000870:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000872:	2200      	movs	r2, #0
 8000874:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000878:	4816      	ldr	r0, [pc, #88]	; (80008d4 <MX_GPIO_Init+0xb0>)
 800087a:	f000 fd05 	bl	8001288 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800087e:	2301      	movs	r3, #1
 8000880:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000882:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000886:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000888:	2300      	movs	r3, #0
 800088a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800088c:	f107 030c 	add.w	r3, r7, #12
 8000890:	4619      	mov	r1, r3
 8000892:	4811      	ldr	r0, [pc, #68]	; (80008d8 <MX_GPIO_Init+0xb4>)
 8000894:	f000 fb5c 	bl	8000f50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000898:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800089c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800089e:	2301      	movs	r3, #1
 80008a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a2:	2300      	movs	r3, #0
 80008a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a6:	2300      	movs	r3, #0
 80008a8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008aa:	f107 030c 	add.w	r3, r7, #12
 80008ae:	4619      	mov	r1, r3
 80008b0:	4808      	ldr	r0, [pc, #32]	; (80008d4 <MX_GPIO_Init+0xb0>)
 80008b2:	f000 fb4d 	bl	8000f50 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80008b6:	2200      	movs	r2, #0
 80008b8:	2100      	movs	r1, #0
 80008ba:	2006      	movs	r0, #6
 80008bc:	f000 fb03 	bl	8000ec6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80008c0:	2006      	movs	r0, #6
 80008c2:	f000 fb1c 	bl	8000efe <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008c6:	bf00      	nop
 80008c8:	3720      	adds	r7, #32
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	40023800 	.word	0x40023800
 80008d4:	40020c00 	.word	0x40020c00
 80008d8:	40020000 	.word	0x40020000

080008dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008e0:	b672      	cpsid	i
}
 80008e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008e4:	e7fe      	b.n	80008e4 <Error_Handler+0x8>
	...

080008e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b082      	sub	sp, #8
 80008ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ee:	2300      	movs	r3, #0
 80008f0:	607b      	str	r3, [r7, #4]
 80008f2:	4b10      	ldr	r3, [pc, #64]	; (8000934 <HAL_MspInit+0x4c>)
 80008f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008f6:	4a0f      	ldr	r2, [pc, #60]	; (8000934 <HAL_MspInit+0x4c>)
 80008f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008fc:	6453      	str	r3, [r2, #68]	; 0x44
 80008fe:	4b0d      	ldr	r3, [pc, #52]	; (8000934 <HAL_MspInit+0x4c>)
 8000900:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000902:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000906:	607b      	str	r3, [r7, #4]
 8000908:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800090a:	2300      	movs	r3, #0
 800090c:	603b      	str	r3, [r7, #0]
 800090e:	4b09      	ldr	r3, [pc, #36]	; (8000934 <HAL_MspInit+0x4c>)
 8000910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000912:	4a08      	ldr	r2, [pc, #32]	; (8000934 <HAL_MspInit+0x4c>)
 8000914:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000918:	6413      	str	r3, [r2, #64]	; 0x40
 800091a:	4b06      	ldr	r3, [pc, #24]	; (8000934 <HAL_MspInit+0x4c>)
 800091c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800091e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000922:	603b      	str	r3, [r7, #0]
 8000924:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000926:	2007      	movs	r0, #7
 8000928:	f000 fac2 	bl	8000eb0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800092c:	bf00      	nop
 800092e:	3708      	adds	r7, #8
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}
 8000934:	40023800 	.word	0x40023800

08000938 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800093c:	e7fe      	b.n	800093c <NMI_Handler+0x4>

0800093e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800093e:	b480      	push	{r7}
 8000940:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000942:	e7fe      	b.n	8000942 <HardFault_Handler+0x4>

08000944 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000948:	e7fe      	b.n	8000948 <MemManage_Handler+0x4>

0800094a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800094a:	b480      	push	{r7}
 800094c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800094e:	e7fe      	b.n	800094e <BusFault_Handler+0x4>

08000950 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000954:	e7fe      	b.n	8000954 <UsageFault_Handler+0x4>

08000956 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000956:	b480      	push	{r7}
 8000958:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800095a:	bf00      	nop
 800095c:	46bd      	mov	sp, r7
 800095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000962:	4770      	bx	lr

08000964 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000964:	b480      	push	{r7}
 8000966:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000968:	bf00      	nop
 800096a:	46bd      	mov	sp, r7
 800096c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000970:	4770      	bx	lr

08000972 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000972:	b480      	push	{r7}
 8000974:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000976:	bf00      	nop
 8000978:	46bd      	mov	sp, r7
 800097a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097e:	4770      	bx	lr

08000980 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000984:	f000 f95c 	bl	8000c40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000988:	bf00      	nop
 800098a:	bd80      	pop	{r7, pc}

0800098c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000990:	2001      	movs	r0, #1
 8000992:	f000 fc93 	bl	80012bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000996:	bf00      	nop
 8000998:	bd80      	pop	{r7, pc}

0800099a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800099a:	b480      	push	{r7}
 800099c:	af00      	add	r7, sp, #0
  return 1;
 800099e:	2301      	movs	r3, #1
}
 80009a0:	4618      	mov	r0, r3
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr

080009aa <_kill>:

int _kill(int pid, int sig)
{
 80009aa:	b580      	push	{r7, lr}
 80009ac:	b082      	sub	sp, #8
 80009ae:	af00      	add	r7, sp, #0
 80009b0:	6078      	str	r0, [r7, #4]
 80009b2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80009b4:	f001 fa90 	bl	8001ed8 <__errno>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2216      	movs	r2, #22
 80009bc:	601a      	str	r2, [r3, #0]
  return -1;
 80009be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	3708      	adds	r7, #8
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}

080009ca <_exit>:

void _exit (int status)
{
 80009ca:	b580      	push	{r7, lr}
 80009cc:	b082      	sub	sp, #8
 80009ce:	af00      	add	r7, sp, #0
 80009d0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80009d2:	f04f 31ff 	mov.w	r1, #4294967295
 80009d6:	6878      	ldr	r0, [r7, #4]
 80009d8:	f7ff ffe7 	bl	80009aa <_kill>
  while (1) {}    /* Make sure we hang here */
 80009dc:	e7fe      	b.n	80009dc <_exit+0x12>

080009de <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009de:	b580      	push	{r7, lr}
 80009e0:	b086      	sub	sp, #24
 80009e2:	af00      	add	r7, sp, #0
 80009e4:	60f8      	str	r0, [r7, #12]
 80009e6:	60b9      	str	r1, [r7, #8]
 80009e8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009ea:	2300      	movs	r3, #0
 80009ec:	617b      	str	r3, [r7, #20]
 80009ee:	e00a      	b.n	8000a06 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80009f0:	f3af 8000 	nop.w
 80009f4:	4601      	mov	r1, r0
 80009f6:	68bb      	ldr	r3, [r7, #8]
 80009f8:	1c5a      	adds	r2, r3, #1
 80009fa:	60ba      	str	r2, [r7, #8]
 80009fc:	b2ca      	uxtb	r2, r1
 80009fe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a00:	697b      	ldr	r3, [r7, #20]
 8000a02:	3301      	adds	r3, #1
 8000a04:	617b      	str	r3, [r7, #20]
 8000a06:	697a      	ldr	r2, [r7, #20]
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	429a      	cmp	r2, r3
 8000a0c:	dbf0      	blt.n	80009f0 <_read+0x12>
  }

  return len;
 8000a0e:	687b      	ldr	r3, [r7, #4]
}
 8000a10:	4618      	mov	r0, r3
 8000a12:	3718      	adds	r7, #24
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}

08000a18 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b086      	sub	sp, #24
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	60f8      	str	r0, [r7, #12]
 8000a20:	60b9      	str	r1, [r7, #8]
 8000a22:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a24:	2300      	movs	r3, #0
 8000a26:	617b      	str	r3, [r7, #20]
 8000a28:	e009      	b.n	8000a3e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000a2a:	68bb      	ldr	r3, [r7, #8]
 8000a2c:	1c5a      	adds	r2, r3, #1
 8000a2e:	60ba      	str	r2, [r7, #8]
 8000a30:	781b      	ldrb	r3, [r3, #0]
 8000a32:	4618      	mov	r0, r3
 8000a34:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a38:	697b      	ldr	r3, [r7, #20]
 8000a3a:	3301      	adds	r3, #1
 8000a3c:	617b      	str	r3, [r7, #20]
 8000a3e:	697a      	ldr	r2, [r7, #20]
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	429a      	cmp	r2, r3
 8000a44:	dbf1      	blt.n	8000a2a <_write+0x12>
  }
  return len;
 8000a46:	687b      	ldr	r3, [r7, #4]
}
 8000a48:	4618      	mov	r0, r3
 8000a4a:	3718      	adds	r7, #24
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}

08000a50 <_close>:

int _close(int file)
{
 8000a50:	b480      	push	{r7}
 8000a52:	b083      	sub	sp, #12
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a58:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	370c      	adds	r7, #12
 8000a60:	46bd      	mov	sp, r7
 8000a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a66:	4770      	bx	lr

08000a68 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	b083      	sub	sp, #12
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
 8000a70:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a78:	605a      	str	r2, [r3, #4]
  return 0;
 8000a7a:	2300      	movs	r3, #0
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	370c      	adds	r7, #12
 8000a80:	46bd      	mov	sp, r7
 8000a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a86:	4770      	bx	lr

08000a88 <_isatty>:

int _isatty(int file)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b083      	sub	sp, #12
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a90:	2301      	movs	r3, #1
}
 8000a92:	4618      	mov	r0, r3
 8000a94:	370c      	adds	r7, #12
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr

08000a9e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a9e:	b480      	push	{r7}
 8000aa0:	b085      	sub	sp, #20
 8000aa2:	af00      	add	r7, sp, #0
 8000aa4:	60f8      	str	r0, [r7, #12]
 8000aa6:	60b9      	str	r1, [r7, #8]
 8000aa8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000aaa:	2300      	movs	r3, #0
}
 8000aac:	4618      	mov	r0, r3
 8000aae:	3714      	adds	r7, #20
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab6:	4770      	bx	lr

08000ab8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b086      	sub	sp, #24
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ac0:	4a14      	ldr	r2, [pc, #80]	; (8000b14 <_sbrk+0x5c>)
 8000ac2:	4b15      	ldr	r3, [pc, #84]	; (8000b18 <_sbrk+0x60>)
 8000ac4:	1ad3      	subs	r3, r2, r3
 8000ac6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ac8:	697b      	ldr	r3, [r7, #20]
 8000aca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000acc:	4b13      	ldr	r3, [pc, #76]	; (8000b1c <_sbrk+0x64>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d102      	bne.n	8000ada <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ad4:	4b11      	ldr	r3, [pc, #68]	; (8000b1c <_sbrk+0x64>)
 8000ad6:	4a12      	ldr	r2, [pc, #72]	; (8000b20 <_sbrk+0x68>)
 8000ad8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ada:	4b10      	ldr	r3, [pc, #64]	; (8000b1c <_sbrk+0x64>)
 8000adc:	681a      	ldr	r2, [r3, #0]
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	4413      	add	r3, r2
 8000ae2:	693a      	ldr	r2, [r7, #16]
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	d207      	bcs.n	8000af8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ae8:	f001 f9f6 	bl	8001ed8 <__errno>
 8000aec:	4603      	mov	r3, r0
 8000aee:	220c      	movs	r2, #12
 8000af0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000af2:	f04f 33ff 	mov.w	r3, #4294967295
 8000af6:	e009      	b.n	8000b0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000af8:	4b08      	ldr	r3, [pc, #32]	; (8000b1c <_sbrk+0x64>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000afe:	4b07      	ldr	r3, [pc, #28]	; (8000b1c <_sbrk+0x64>)
 8000b00:	681a      	ldr	r2, [r3, #0]
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	4413      	add	r3, r2
 8000b06:	4a05      	ldr	r2, [pc, #20]	; (8000b1c <_sbrk+0x64>)
 8000b08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b0a:	68fb      	ldr	r3, [r7, #12]
}
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	3718      	adds	r7, #24
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	20020000 	.word	0x20020000
 8000b18:	00000400 	.word	0x00000400
 8000b1c:	200000ac 	.word	0x200000ac
 8000b20:	20000200 	.word	0x20000200

08000b24 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b28:	4b06      	ldr	r3, [pc, #24]	; (8000b44 <SystemInit+0x20>)
 8000b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b2e:	4a05      	ldr	r2, [pc, #20]	; (8000b44 <SystemInit+0x20>)
 8000b30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b38:	bf00      	nop
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	e000ed00 	.word	0xe000ed00

08000b48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b48:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b80 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000b4c:	f7ff ffea 	bl	8000b24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b50:	480c      	ldr	r0, [pc, #48]	; (8000b84 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b52:	490d      	ldr	r1, [pc, #52]	; (8000b88 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b54:	4a0d      	ldr	r2, [pc, #52]	; (8000b8c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b58:	e002      	b.n	8000b60 <LoopCopyDataInit>

08000b5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b5e:	3304      	adds	r3, #4

08000b60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b64:	d3f9      	bcc.n	8000b5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b66:	4a0a      	ldr	r2, [pc, #40]	; (8000b90 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b68:	4c0a      	ldr	r4, [pc, #40]	; (8000b94 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b6c:	e001      	b.n	8000b72 <LoopFillZerobss>

08000b6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b70:	3204      	adds	r2, #4

08000b72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b74:	d3fb      	bcc.n	8000b6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b76:	f001 f9b5 	bl	8001ee4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b7a:	f7ff fd39 	bl	80005f0 <main>
  bx  lr    
 8000b7e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b80:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b88:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000b8c:	08002c98 	.word	0x08002c98
  ldr r2, =_sbss
 8000b90:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000b94:	20000200 	.word	0x20000200

08000b98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b98:	e7fe      	b.n	8000b98 <ADC_IRQHandler>
	...

08000b9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ba0:	4b0e      	ldr	r3, [pc, #56]	; (8000bdc <HAL_Init+0x40>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a0d      	ldr	r2, [pc, #52]	; (8000bdc <HAL_Init+0x40>)
 8000ba6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000baa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bac:	4b0b      	ldr	r3, [pc, #44]	; (8000bdc <HAL_Init+0x40>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a0a      	ldr	r2, [pc, #40]	; (8000bdc <HAL_Init+0x40>)
 8000bb2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000bb6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bb8:	4b08      	ldr	r3, [pc, #32]	; (8000bdc <HAL_Init+0x40>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a07      	ldr	r2, [pc, #28]	; (8000bdc <HAL_Init+0x40>)
 8000bbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bc2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bc4:	2003      	movs	r0, #3
 8000bc6:	f000 f973 	bl	8000eb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bca:	2000      	movs	r0, #0
 8000bcc:	f000 f808 	bl	8000be0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bd0:	f7ff fe8a 	bl	80008e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bd4:	2300      	movs	r3, #0
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	40023c00 	.word	0x40023c00

08000be0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000be8:	4b12      	ldr	r3, [pc, #72]	; (8000c34 <HAL_InitTick+0x54>)
 8000bea:	681a      	ldr	r2, [r3, #0]
 8000bec:	4b12      	ldr	r3, [pc, #72]	; (8000c38 <HAL_InitTick+0x58>)
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bf6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f000 f999 	bl	8000f36 <HAL_SYSTICK_Config>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	e00e      	b.n	8000c2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	2b0f      	cmp	r3, #15
 8000c12:	d80a      	bhi.n	8000c2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c14:	2200      	movs	r2, #0
 8000c16:	6879      	ldr	r1, [r7, #4]
 8000c18:	f04f 30ff 	mov.w	r0, #4294967295
 8000c1c:	f000 f953 	bl	8000ec6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c20:	4a06      	ldr	r2, [pc, #24]	; (8000c3c <HAL_InitTick+0x5c>)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c26:	2300      	movs	r3, #0
 8000c28:	e000      	b.n	8000c2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c2a:	2301      	movs	r3, #1
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	3708      	adds	r7, #8
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	20000004 	.word	0x20000004
 8000c38:	2000000c 	.word	0x2000000c
 8000c3c:	20000008 	.word	0x20000008

08000c40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c44:	4b06      	ldr	r3, [pc, #24]	; (8000c60 <HAL_IncTick+0x20>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	461a      	mov	r2, r3
 8000c4a:	4b06      	ldr	r3, [pc, #24]	; (8000c64 <HAL_IncTick+0x24>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	4413      	add	r3, r2
 8000c50:	4a04      	ldr	r2, [pc, #16]	; (8000c64 <HAL_IncTick+0x24>)
 8000c52:	6013      	str	r3, [r2, #0]
}
 8000c54:	bf00      	nop
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop
 8000c60:	2000000c 	.word	0x2000000c
 8000c64:	200000b0 	.word	0x200000b0

08000c68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c6c:	4b03      	ldr	r3, [pc, #12]	; (8000c7c <HAL_GetTick+0x14>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	200000b0 	.word	0x200000b0

08000c80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c88:	f7ff ffee 	bl	8000c68 <HAL_GetTick>
 8000c8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c98:	d005      	beq.n	8000ca6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c9a:	4b0a      	ldr	r3, [pc, #40]	; (8000cc4 <HAL_Delay+0x44>)
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	461a      	mov	r2, r3
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	4413      	add	r3, r2
 8000ca4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ca6:	bf00      	nop
 8000ca8:	f7ff ffde 	bl	8000c68 <HAL_GetTick>
 8000cac:	4602      	mov	r2, r0
 8000cae:	68bb      	ldr	r3, [r7, #8]
 8000cb0:	1ad3      	subs	r3, r2, r3
 8000cb2:	68fa      	ldr	r2, [r7, #12]
 8000cb4:	429a      	cmp	r2, r3
 8000cb6:	d8f7      	bhi.n	8000ca8 <HAL_Delay+0x28>
  {
  }
}
 8000cb8:	bf00      	nop
 8000cba:	bf00      	nop
 8000cbc:	3710      	adds	r7, #16
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	2000000c 	.word	0x2000000c

08000cc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b085      	sub	sp, #20
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	f003 0307 	and.w	r3, r3, #7
 8000cd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cd8:	4b0c      	ldr	r3, [pc, #48]	; (8000d0c <__NVIC_SetPriorityGrouping+0x44>)
 8000cda:	68db      	ldr	r3, [r3, #12]
 8000cdc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cde:	68ba      	ldr	r2, [r7, #8]
 8000ce0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cec:	68bb      	ldr	r3, [r7, #8]
 8000cee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cf0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000cf4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cf8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cfa:	4a04      	ldr	r2, [pc, #16]	; (8000d0c <__NVIC_SetPriorityGrouping+0x44>)
 8000cfc:	68bb      	ldr	r3, [r7, #8]
 8000cfe:	60d3      	str	r3, [r2, #12]
}
 8000d00:	bf00      	nop
 8000d02:	3714      	adds	r7, #20
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr
 8000d0c:	e000ed00 	.word	0xe000ed00

08000d10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d14:	4b04      	ldr	r3, [pc, #16]	; (8000d28 <__NVIC_GetPriorityGrouping+0x18>)
 8000d16:	68db      	ldr	r3, [r3, #12]
 8000d18:	0a1b      	lsrs	r3, r3, #8
 8000d1a:	f003 0307 	and.w	r3, r3, #7
}
 8000d1e:	4618      	mov	r0, r3
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr
 8000d28:	e000ed00 	.word	0xe000ed00

08000d2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b083      	sub	sp, #12
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	4603      	mov	r3, r0
 8000d34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	db0b      	blt.n	8000d56 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d3e:	79fb      	ldrb	r3, [r7, #7]
 8000d40:	f003 021f 	and.w	r2, r3, #31
 8000d44:	4907      	ldr	r1, [pc, #28]	; (8000d64 <__NVIC_EnableIRQ+0x38>)
 8000d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d4a:	095b      	lsrs	r3, r3, #5
 8000d4c:	2001      	movs	r0, #1
 8000d4e:	fa00 f202 	lsl.w	r2, r0, r2
 8000d52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d56:	bf00      	nop
 8000d58:	370c      	adds	r7, #12
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop
 8000d64:	e000e100 	.word	0xe000e100

08000d68 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	4603      	mov	r3, r0
 8000d70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	db12      	blt.n	8000da0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d7a:	79fb      	ldrb	r3, [r7, #7]
 8000d7c:	f003 021f 	and.w	r2, r3, #31
 8000d80:	490a      	ldr	r1, [pc, #40]	; (8000dac <__NVIC_DisableIRQ+0x44>)
 8000d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d86:	095b      	lsrs	r3, r3, #5
 8000d88:	2001      	movs	r0, #1
 8000d8a:	fa00 f202 	lsl.w	r2, r0, r2
 8000d8e:	3320      	adds	r3, #32
 8000d90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8000d94:	f3bf 8f4f 	dsb	sy
}
 8000d98:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000d9a:	f3bf 8f6f 	isb	sy
}
 8000d9e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8000da0:	bf00      	nop
 8000da2:	370c      	adds	r7, #12
 8000da4:	46bd      	mov	sp, r7
 8000da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000daa:	4770      	bx	lr
 8000dac:	e000e100 	.word	0xe000e100

08000db0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b083      	sub	sp, #12
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	4603      	mov	r3, r0
 8000db8:	6039      	str	r1, [r7, #0]
 8000dba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	db0a      	blt.n	8000dda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	b2da      	uxtb	r2, r3
 8000dc8:	490c      	ldr	r1, [pc, #48]	; (8000dfc <__NVIC_SetPriority+0x4c>)
 8000dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dce:	0112      	lsls	r2, r2, #4
 8000dd0:	b2d2      	uxtb	r2, r2
 8000dd2:	440b      	add	r3, r1
 8000dd4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dd8:	e00a      	b.n	8000df0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	b2da      	uxtb	r2, r3
 8000dde:	4908      	ldr	r1, [pc, #32]	; (8000e00 <__NVIC_SetPriority+0x50>)
 8000de0:	79fb      	ldrb	r3, [r7, #7]
 8000de2:	f003 030f 	and.w	r3, r3, #15
 8000de6:	3b04      	subs	r3, #4
 8000de8:	0112      	lsls	r2, r2, #4
 8000dea:	b2d2      	uxtb	r2, r2
 8000dec:	440b      	add	r3, r1
 8000dee:	761a      	strb	r2, [r3, #24]
}
 8000df0:	bf00      	nop
 8000df2:	370c      	adds	r7, #12
 8000df4:	46bd      	mov	sp, r7
 8000df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfa:	4770      	bx	lr
 8000dfc:	e000e100 	.word	0xe000e100
 8000e00:	e000ed00 	.word	0xe000ed00

08000e04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b089      	sub	sp, #36	; 0x24
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	60f8      	str	r0, [r7, #12]
 8000e0c:	60b9      	str	r1, [r7, #8]
 8000e0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	f003 0307 	and.w	r3, r3, #7
 8000e16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e18:	69fb      	ldr	r3, [r7, #28]
 8000e1a:	f1c3 0307 	rsb	r3, r3, #7
 8000e1e:	2b04      	cmp	r3, #4
 8000e20:	bf28      	it	cs
 8000e22:	2304      	movcs	r3, #4
 8000e24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e26:	69fb      	ldr	r3, [r7, #28]
 8000e28:	3304      	adds	r3, #4
 8000e2a:	2b06      	cmp	r3, #6
 8000e2c:	d902      	bls.n	8000e34 <NVIC_EncodePriority+0x30>
 8000e2e:	69fb      	ldr	r3, [r7, #28]
 8000e30:	3b03      	subs	r3, #3
 8000e32:	e000      	b.n	8000e36 <NVIC_EncodePriority+0x32>
 8000e34:	2300      	movs	r3, #0
 8000e36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e38:	f04f 32ff 	mov.w	r2, #4294967295
 8000e3c:	69bb      	ldr	r3, [r7, #24]
 8000e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e42:	43da      	mvns	r2, r3
 8000e44:	68bb      	ldr	r3, [r7, #8]
 8000e46:	401a      	ands	r2, r3
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e4c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	fa01 f303 	lsl.w	r3, r1, r3
 8000e56:	43d9      	mvns	r1, r3
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e5c:	4313      	orrs	r3, r2
         );
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	3724      	adds	r7, #36	; 0x24
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr
	...

08000e6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b082      	sub	sp, #8
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	3b01      	subs	r3, #1
 8000e78:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e7c:	d301      	bcc.n	8000e82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e7e:	2301      	movs	r3, #1
 8000e80:	e00f      	b.n	8000ea2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e82:	4a0a      	ldr	r2, [pc, #40]	; (8000eac <SysTick_Config+0x40>)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	3b01      	subs	r3, #1
 8000e88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e8a:	210f      	movs	r1, #15
 8000e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e90:	f7ff ff8e 	bl	8000db0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e94:	4b05      	ldr	r3, [pc, #20]	; (8000eac <SysTick_Config+0x40>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e9a:	4b04      	ldr	r3, [pc, #16]	; (8000eac <SysTick_Config+0x40>)
 8000e9c:	2207      	movs	r2, #7
 8000e9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ea0:	2300      	movs	r3, #0
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	3708      	adds	r7, #8
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	e000e010 	.word	0xe000e010

08000eb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000eb8:	6878      	ldr	r0, [r7, #4]
 8000eba:	f7ff ff05 	bl	8000cc8 <__NVIC_SetPriorityGrouping>
}
 8000ebe:	bf00      	nop
 8000ec0:	3708      	adds	r7, #8
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}

08000ec6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ec6:	b580      	push	{r7, lr}
 8000ec8:	b086      	sub	sp, #24
 8000eca:	af00      	add	r7, sp, #0
 8000ecc:	4603      	mov	r3, r0
 8000ece:	60b9      	str	r1, [r7, #8]
 8000ed0:	607a      	str	r2, [r7, #4]
 8000ed2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ed8:	f7ff ff1a 	bl	8000d10 <__NVIC_GetPriorityGrouping>
 8000edc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ede:	687a      	ldr	r2, [r7, #4]
 8000ee0:	68b9      	ldr	r1, [r7, #8]
 8000ee2:	6978      	ldr	r0, [r7, #20]
 8000ee4:	f7ff ff8e 	bl	8000e04 <NVIC_EncodePriority>
 8000ee8:	4602      	mov	r2, r0
 8000eea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eee:	4611      	mov	r1, r2
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f7ff ff5d 	bl	8000db0 <__NVIC_SetPriority>
}
 8000ef6:	bf00      	nop
 8000ef8:	3718      	adds	r7, #24
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}

08000efe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000efe:	b580      	push	{r7, lr}
 8000f00:	b082      	sub	sp, #8
 8000f02:	af00      	add	r7, sp, #0
 8000f04:	4603      	mov	r3, r0
 8000f06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f7ff ff0d 	bl	8000d2c <__NVIC_EnableIRQ>
}
 8000f12:	bf00      	nop
 8000f14:	3708      	adds	r7, #8
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}

08000f1a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000f1a:	b580      	push	{r7, lr}
 8000f1c:	b082      	sub	sp, #8
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	4603      	mov	r3, r0
 8000f22:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8000f24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f7ff ff1d 	bl	8000d68 <__NVIC_DisableIRQ>
}
 8000f2e:	bf00      	nop
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}

08000f36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f36:	b580      	push	{r7, lr}
 8000f38:	b082      	sub	sp, #8
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	f7ff ff94 	bl	8000e6c <SysTick_Config>
 8000f44:	4603      	mov	r3, r0
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
	...

08000f50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b089      	sub	sp, #36	; 0x24
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f62:	2300      	movs	r3, #0
 8000f64:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f66:	2300      	movs	r3, #0
 8000f68:	61fb      	str	r3, [r7, #28]
 8000f6a:	e159      	b.n	8001220 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	69fb      	ldr	r3, [r7, #28]
 8000f70:	fa02 f303 	lsl.w	r3, r2, r3
 8000f74:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	697a      	ldr	r2, [r7, #20]
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f80:	693a      	ldr	r2, [r7, #16]
 8000f82:	697b      	ldr	r3, [r7, #20]
 8000f84:	429a      	cmp	r2, r3
 8000f86:	f040 8148 	bne.w	800121a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	f003 0303 	and.w	r3, r3, #3
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d005      	beq.n	8000fa2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f9e:	2b02      	cmp	r3, #2
 8000fa0:	d130      	bne.n	8001004 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	689b      	ldr	r3, [r3, #8]
 8000fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fa8:	69fb      	ldr	r3, [r7, #28]
 8000faa:	005b      	lsls	r3, r3, #1
 8000fac:	2203      	movs	r2, #3
 8000fae:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb2:	43db      	mvns	r3, r3
 8000fb4:	69ba      	ldr	r2, [r7, #24]
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	68da      	ldr	r2, [r3, #12]
 8000fbe:	69fb      	ldr	r3, [r7, #28]
 8000fc0:	005b      	lsls	r3, r3, #1
 8000fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc6:	69ba      	ldr	r2, [r7, #24]
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	69ba      	ldr	r2, [r7, #24]
 8000fd0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fd8:	2201      	movs	r2, #1
 8000fda:	69fb      	ldr	r3, [r7, #28]
 8000fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe0:	43db      	mvns	r3, r3
 8000fe2:	69ba      	ldr	r2, [r7, #24]
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	091b      	lsrs	r3, r3, #4
 8000fee:	f003 0201 	and.w	r2, r3, #1
 8000ff2:	69fb      	ldr	r3, [r7, #28]
 8000ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff8:	69ba      	ldr	r2, [r7, #24]
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	69ba      	ldr	r2, [r7, #24]
 8001002:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	f003 0303 	and.w	r3, r3, #3
 800100c:	2b03      	cmp	r3, #3
 800100e:	d017      	beq.n	8001040 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	68db      	ldr	r3, [r3, #12]
 8001014:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001016:	69fb      	ldr	r3, [r7, #28]
 8001018:	005b      	lsls	r3, r3, #1
 800101a:	2203      	movs	r2, #3
 800101c:	fa02 f303 	lsl.w	r3, r2, r3
 8001020:	43db      	mvns	r3, r3
 8001022:	69ba      	ldr	r2, [r7, #24]
 8001024:	4013      	ands	r3, r2
 8001026:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	689a      	ldr	r2, [r3, #8]
 800102c:	69fb      	ldr	r3, [r7, #28]
 800102e:	005b      	lsls	r3, r3, #1
 8001030:	fa02 f303 	lsl.w	r3, r2, r3
 8001034:	69ba      	ldr	r2, [r7, #24]
 8001036:	4313      	orrs	r3, r2
 8001038:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	69ba      	ldr	r2, [r7, #24]
 800103e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	f003 0303 	and.w	r3, r3, #3
 8001048:	2b02      	cmp	r3, #2
 800104a:	d123      	bne.n	8001094 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800104c:	69fb      	ldr	r3, [r7, #28]
 800104e:	08da      	lsrs	r2, r3, #3
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	3208      	adds	r2, #8
 8001054:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001058:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800105a:	69fb      	ldr	r3, [r7, #28]
 800105c:	f003 0307 	and.w	r3, r3, #7
 8001060:	009b      	lsls	r3, r3, #2
 8001062:	220f      	movs	r2, #15
 8001064:	fa02 f303 	lsl.w	r3, r2, r3
 8001068:	43db      	mvns	r3, r3
 800106a:	69ba      	ldr	r2, [r7, #24]
 800106c:	4013      	ands	r3, r2
 800106e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	691a      	ldr	r2, [r3, #16]
 8001074:	69fb      	ldr	r3, [r7, #28]
 8001076:	f003 0307 	and.w	r3, r3, #7
 800107a:	009b      	lsls	r3, r3, #2
 800107c:	fa02 f303 	lsl.w	r3, r2, r3
 8001080:	69ba      	ldr	r2, [r7, #24]
 8001082:	4313      	orrs	r3, r2
 8001084:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	08da      	lsrs	r2, r3, #3
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	3208      	adds	r2, #8
 800108e:	69b9      	ldr	r1, [r7, #24]
 8001090:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800109a:	69fb      	ldr	r3, [r7, #28]
 800109c:	005b      	lsls	r3, r3, #1
 800109e:	2203      	movs	r2, #3
 80010a0:	fa02 f303 	lsl.w	r3, r2, r3
 80010a4:	43db      	mvns	r3, r3
 80010a6:	69ba      	ldr	r2, [r7, #24]
 80010a8:	4013      	ands	r3, r2
 80010aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	f003 0203 	and.w	r2, r3, #3
 80010b4:	69fb      	ldr	r3, [r7, #28]
 80010b6:	005b      	lsls	r3, r3, #1
 80010b8:	fa02 f303 	lsl.w	r3, r2, r3
 80010bc:	69ba      	ldr	r2, [r7, #24]
 80010be:	4313      	orrs	r3, r2
 80010c0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	69ba      	ldr	r2, [r7, #24]
 80010c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	f000 80a2 	beq.w	800121a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010d6:	2300      	movs	r3, #0
 80010d8:	60fb      	str	r3, [r7, #12]
 80010da:	4b57      	ldr	r3, [pc, #348]	; (8001238 <HAL_GPIO_Init+0x2e8>)
 80010dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010de:	4a56      	ldr	r2, [pc, #344]	; (8001238 <HAL_GPIO_Init+0x2e8>)
 80010e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010e4:	6453      	str	r3, [r2, #68]	; 0x44
 80010e6:	4b54      	ldr	r3, [pc, #336]	; (8001238 <HAL_GPIO_Init+0x2e8>)
 80010e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010ee:	60fb      	str	r3, [r7, #12]
 80010f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010f2:	4a52      	ldr	r2, [pc, #328]	; (800123c <HAL_GPIO_Init+0x2ec>)
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	089b      	lsrs	r3, r3, #2
 80010f8:	3302      	adds	r3, #2
 80010fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001100:	69fb      	ldr	r3, [r7, #28]
 8001102:	f003 0303 	and.w	r3, r3, #3
 8001106:	009b      	lsls	r3, r3, #2
 8001108:	220f      	movs	r2, #15
 800110a:	fa02 f303 	lsl.w	r3, r2, r3
 800110e:	43db      	mvns	r3, r3
 8001110:	69ba      	ldr	r2, [r7, #24]
 8001112:	4013      	ands	r3, r2
 8001114:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4a49      	ldr	r2, [pc, #292]	; (8001240 <HAL_GPIO_Init+0x2f0>)
 800111a:	4293      	cmp	r3, r2
 800111c:	d019      	beq.n	8001152 <HAL_GPIO_Init+0x202>
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4a48      	ldr	r2, [pc, #288]	; (8001244 <HAL_GPIO_Init+0x2f4>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d013      	beq.n	800114e <HAL_GPIO_Init+0x1fe>
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4a47      	ldr	r2, [pc, #284]	; (8001248 <HAL_GPIO_Init+0x2f8>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d00d      	beq.n	800114a <HAL_GPIO_Init+0x1fa>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4a46      	ldr	r2, [pc, #280]	; (800124c <HAL_GPIO_Init+0x2fc>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d007      	beq.n	8001146 <HAL_GPIO_Init+0x1f6>
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4a45      	ldr	r2, [pc, #276]	; (8001250 <HAL_GPIO_Init+0x300>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d101      	bne.n	8001142 <HAL_GPIO_Init+0x1f2>
 800113e:	2304      	movs	r3, #4
 8001140:	e008      	b.n	8001154 <HAL_GPIO_Init+0x204>
 8001142:	2307      	movs	r3, #7
 8001144:	e006      	b.n	8001154 <HAL_GPIO_Init+0x204>
 8001146:	2303      	movs	r3, #3
 8001148:	e004      	b.n	8001154 <HAL_GPIO_Init+0x204>
 800114a:	2302      	movs	r3, #2
 800114c:	e002      	b.n	8001154 <HAL_GPIO_Init+0x204>
 800114e:	2301      	movs	r3, #1
 8001150:	e000      	b.n	8001154 <HAL_GPIO_Init+0x204>
 8001152:	2300      	movs	r3, #0
 8001154:	69fa      	ldr	r2, [r7, #28]
 8001156:	f002 0203 	and.w	r2, r2, #3
 800115a:	0092      	lsls	r2, r2, #2
 800115c:	4093      	lsls	r3, r2
 800115e:	69ba      	ldr	r2, [r7, #24]
 8001160:	4313      	orrs	r3, r2
 8001162:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001164:	4935      	ldr	r1, [pc, #212]	; (800123c <HAL_GPIO_Init+0x2ec>)
 8001166:	69fb      	ldr	r3, [r7, #28]
 8001168:	089b      	lsrs	r3, r3, #2
 800116a:	3302      	adds	r3, #2
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001172:	4b38      	ldr	r3, [pc, #224]	; (8001254 <HAL_GPIO_Init+0x304>)
 8001174:	689b      	ldr	r3, [r3, #8]
 8001176:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001178:	693b      	ldr	r3, [r7, #16]
 800117a:	43db      	mvns	r3, r3
 800117c:	69ba      	ldr	r2, [r7, #24]
 800117e:	4013      	ands	r3, r2
 8001180:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800118a:	2b00      	cmp	r3, #0
 800118c:	d003      	beq.n	8001196 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800118e:	69ba      	ldr	r2, [r7, #24]
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	4313      	orrs	r3, r2
 8001194:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001196:	4a2f      	ldr	r2, [pc, #188]	; (8001254 <HAL_GPIO_Init+0x304>)
 8001198:	69bb      	ldr	r3, [r7, #24]
 800119a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800119c:	4b2d      	ldr	r3, [pc, #180]	; (8001254 <HAL_GPIO_Init+0x304>)
 800119e:	68db      	ldr	r3, [r3, #12]
 80011a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011a2:	693b      	ldr	r3, [r7, #16]
 80011a4:	43db      	mvns	r3, r3
 80011a6:	69ba      	ldr	r2, [r7, #24]
 80011a8:	4013      	ands	r3, r2
 80011aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d003      	beq.n	80011c0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80011b8:	69ba      	ldr	r2, [r7, #24]
 80011ba:	693b      	ldr	r3, [r7, #16]
 80011bc:	4313      	orrs	r3, r2
 80011be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011c0:	4a24      	ldr	r2, [pc, #144]	; (8001254 <HAL_GPIO_Init+0x304>)
 80011c2:	69bb      	ldr	r3, [r7, #24]
 80011c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011c6:	4b23      	ldr	r3, [pc, #140]	; (8001254 <HAL_GPIO_Init+0x304>)
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	43db      	mvns	r3, r3
 80011d0:	69ba      	ldr	r2, [r7, #24]
 80011d2:	4013      	ands	r3, r2
 80011d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d003      	beq.n	80011ea <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80011e2:	69ba      	ldr	r2, [r7, #24]
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	4313      	orrs	r3, r2
 80011e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011ea:	4a1a      	ldr	r2, [pc, #104]	; (8001254 <HAL_GPIO_Init+0x304>)
 80011ec:	69bb      	ldr	r3, [r7, #24]
 80011ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011f0:	4b18      	ldr	r3, [pc, #96]	; (8001254 <HAL_GPIO_Init+0x304>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011f6:	693b      	ldr	r3, [r7, #16]
 80011f8:	43db      	mvns	r3, r3
 80011fa:	69ba      	ldr	r2, [r7, #24]
 80011fc:	4013      	ands	r3, r2
 80011fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001208:	2b00      	cmp	r3, #0
 800120a:	d003      	beq.n	8001214 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800120c:	69ba      	ldr	r2, [r7, #24]
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	4313      	orrs	r3, r2
 8001212:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001214:	4a0f      	ldr	r2, [pc, #60]	; (8001254 <HAL_GPIO_Init+0x304>)
 8001216:	69bb      	ldr	r3, [r7, #24]
 8001218:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800121a:	69fb      	ldr	r3, [r7, #28]
 800121c:	3301      	adds	r3, #1
 800121e:	61fb      	str	r3, [r7, #28]
 8001220:	69fb      	ldr	r3, [r7, #28]
 8001222:	2b0f      	cmp	r3, #15
 8001224:	f67f aea2 	bls.w	8000f6c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001228:	bf00      	nop
 800122a:	bf00      	nop
 800122c:	3724      	adds	r7, #36	; 0x24
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
 8001236:	bf00      	nop
 8001238:	40023800 	.word	0x40023800
 800123c:	40013800 	.word	0x40013800
 8001240:	40020000 	.word	0x40020000
 8001244:	40020400 	.word	0x40020400
 8001248:	40020800 	.word	0x40020800
 800124c:	40020c00 	.word	0x40020c00
 8001250:	40021000 	.word	0x40021000
 8001254:	40013c00 	.word	0x40013c00

08001258 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001258:	b480      	push	{r7}
 800125a:	b085      	sub	sp, #20
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
 8001260:	460b      	mov	r3, r1
 8001262:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	691a      	ldr	r2, [r3, #16]
 8001268:	887b      	ldrh	r3, [r7, #2]
 800126a:	4013      	ands	r3, r2
 800126c:	2b00      	cmp	r3, #0
 800126e:	d002      	beq.n	8001276 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001270:	2301      	movs	r3, #1
 8001272:	73fb      	strb	r3, [r7, #15]
 8001274:	e001      	b.n	800127a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001276:	2300      	movs	r3, #0
 8001278:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800127a:	7bfb      	ldrb	r3, [r7, #15]
}
 800127c:	4618      	mov	r0, r3
 800127e:	3714      	adds	r7, #20
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr

08001288 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001288:	b480      	push	{r7}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
 8001290:	460b      	mov	r3, r1
 8001292:	807b      	strh	r3, [r7, #2]
 8001294:	4613      	mov	r3, r2
 8001296:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001298:	787b      	ldrb	r3, [r7, #1]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d003      	beq.n	80012a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800129e:	887a      	ldrh	r2, [r7, #2]
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012a4:	e003      	b.n	80012ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012a6:	887b      	ldrh	r3, [r7, #2]
 80012a8:	041a      	lsls	r2, r3, #16
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	619a      	str	r2, [r3, #24]
}
 80012ae:	bf00      	nop
 80012b0:	370c      	adds	r7, #12
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr
	...

080012bc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	4603      	mov	r3, r0
 80012c4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80012c6:	4b08      	ldr	r3, [pc, #32]	; (80012e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80012c8:	695a      	ldr	r2, [r3, #20]
 80012ca:	88fb      	ldrh	r3, [r7, #6]
 80012cc:	4013      	ands	r3, r2
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d006      	beq.n	80012e0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80012d2:	4a05      	ldr	r2, [pc, #20]	; (80012e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80012d4:	88fb      	ldrh	r3, [r7, #6]
 80012d6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80012d8:	88fb      	ldrh	r3, [r7, #6]
 80012da:	4618      	mov	r0, r3
 80012dc:	f7ff f94e 	bl	800057c <HAL_GPIO_EXTI_Callback>
  }
}
 80012e0:	bf00      	nop
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	40013c00 	.word	0x40013c00

080012ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b086      	sub	sp, #24
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d101      	bne.n	80012fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012fa:	2301      	movs	r3, #1
 80012fc:	e267      	b.n	80017ce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f003 0301 	and.w	r3, r3, #1
 8001306:	2b00      	cmp	r3, #0
 8001308:	d075      	beq.n	80013f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800130a:	4b88      	ldr	r3, [pc, #544]	; (800152c <HAL_RCC_OscConfig+0x240>)
 800130c:	689b      	ldr	r3, [r3, #8]
 800130e:	f003 030c 	and.w	r3, r3, #12
 8001312:	2b04      	cmp	r3, #4
 8001314:	d00c      	beq.n	8001330 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001316:	4b85      	ldr	r3, [pc, #532]	; (800152c <HAL_RCC_OscConfig+0x240>)
 8001318:	689b      	ldr	r3, [r3, #8]
 800131a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800131e:	2b08      	cmp	r3, #8
 8001320:	d112      	bne.n	8001348 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001322:	4b82      	ldr	r3, [pc, #520]	; (800152c <HAL_RCC_OscConfig+0x240>)
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800132a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800132e:	d10b      	bne.n	8001348 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001330:	4b7e      	ldr	r3, [pc, #504]	; (800152c <HAL_RCC_OscConfig+0x240>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001338:	2b00      	cmp	r3, #0
 800133a:	d05b      	beq.n	80013f4 <HAL_RCC_OscConfig+0x108>
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d157      	bne.n	80013f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001344:	2301      	movs	r3, #1
 8001346:	e242      	b.n	80017ce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001350:	d106      	bne.n	8001360 <HAL_RCC_OscConfig+0x74>
 8001352:	4b76      	ldr	r3, [pc, #472]	; (800152c <HAL_RCC_OscConfig+0x240>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a75      	ldr	r2, [pc, #468]	; (800152c <HAL_RCC_OscConfig+0x240>)
 8001358:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800135c:	6013      	str	r3, [r2, #0]
 800135e:	e01d      	b.n	800139c <HAL_RCC_OscConfig+0xb0>
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001368:	d10c      	bne.n	8001384 <HAL_RCC_OscConfig+0x98>
 800136a:	4b70      	ldr	r3, [pc, #448]	; (800152c <HAL_RCC_OscConfig+0x240>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4a6f      	ldr	r2, [pc, #444]	; (800152c <HAL_RCC_OscConfig+0x240>)
 8001370:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001374:	6013      	str	r3, [r2, #0]
 8001376:	4b6d      	ldr	r3, [pc, #436]	; (800152c <HAL_RCC_OscConfig+0x240>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4a6c      	ldr	r2, [pc, #432]	; (800152c <HAL_RCC_OscConfig+0x240>)
 800137c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001380:	6013      	str	r3, [r2, #0]
 8001382:	e00b      	b.n	800139c <HAL_RCC_OscConfig+0xb0>
 8001384:	4b69      	ldr	r3, [pc, #420]	; (800152c <HAL_RCC_OscConfig+0x240>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a68      	ldr	r2, [pc, #416]	; (800152c <HAL_RCC_OscConfig+0x240>)
 800138a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800138e:	6013      	str	r3, [r2, #0]
 8001390:	4b66      	ldr	r3, [pc, #408]	; (800152c <HAL_RCC_OscConfig+0x240>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4a65      	ldr	r2, [pc, #404]	; (800152c <HAL_RCC_OscConfig+0x240>)
 8001396:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800139a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d013      	beq.n	80013cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013a4:	f7ff fc60 	bl	8000c68 <HAL_GetTick>
 80013a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013aa:	e008      	b.n	80013be <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013ac:	f7ff fc5c 	bl	8000c68 <HAL_GetTick>
 80013b0:	4602      	mov	r2, r0
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	2b64      	cmp	r3, #100	; 0x64
 80013b8:	d901      	bls.n	80013be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80013ba:	2303      	movs	r3, #3
 80013bc:	e207      	b.n	80017ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013be:	4b5b      	ldr	r3, [pc, #364]	; (800152c <HAL_RCC_OscConfig+0x240>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d0f0      	beq.n	80013ac <HAL_RCC_OscConfig+0xc0>
 80013ca:	e014      	b.n	80013f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013cc:	f7ff fc4c 	bl	8000c68 <HAL_GetTick>
 80013d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013d2:	e008      	b.n	80013e6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013d4:	f7ff fc48 	bl	8000c68 <HAL_GetTick>
 80013d8:	4602      	mov	r2, r0
 80013da:	693b      	ldr	r3, [r7, #16]
 80013dc:	1ad3      	subs	r3, r2, r3
 80013de:	2b64      	cmp	r3, #100	; 0x64
 80013e0:	d901      	bls.n	80013e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80013e2:	2303      	movs	r3, #3
 80013e4:	e1f3      	b.n	80017ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013e6:	4b51      	ldr	r3, [pc, #324]	; (800152c <HAL_RCC_OscConfig+0x240>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d1f0      	bne.n	80013d4 <HAL_RCC_OscConfig+0xe8>
 80013f2:	e000      	b.n	80013f6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f003 0302 	and.w	r3, r3, #2
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d063      	beq.n	80014ca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001402:	4b4a      	ldr	r3, [pc, #296]	; (800152c <HAL_RCC_OscConfig+0x240>)
 8001404:	689b      	ldr	r3, [r3, #8]
 8001406:	f003 030c 	and.w	r3, r3, #12
 800140a:	2b00      	cmp	r3, #0
 800140c:	d00b      	beq.n	8001426 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800140e:	4b47      	ldr	r3, [pc, #284]	; (800152c <HAL_RCC_OscConfig+0x240>)
 8001410:	689b      	ldr	r3, [r3, #8]
 8001412:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001416:	2b08      	cmp	r3, #8
 8001418:	d11c      	bne.n	8001454 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800141a:	4b44      	ldr	r3, [pc, #272]	; (800152c <HAL_RCC_OscConfig+0x240>)
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001422:	2b00      	cmp	r3, #0
 8001424:	d116      	bne.n	8001454 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001426:	4b41      	ldr	r3, [pc, #260]	; (800152c <HAL_RCC_OscConfig+0x240>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f003 0302 	and.w	r3, r3, #2
 800142e:	2b00      	cmp	r3, #0
 8001430:	d005      	beq.n	800143e <HAL_RCC_OscConfig+0x152>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	68db      	ldr	r3, [r3, #12]
 8001436:	2b01      	cmp	r3, #1
 8001438:	d001      	beq.n	800143e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800143a:	2301      	movs	r3, #1
 800143c:	e1c7      	b.n	80017ce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800143e:	4b3b      	ldr	r3, [pc, #236]	; (800152c <HAL_RCC_OscConfig+0x240>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	691b      	ldr	r3, [r3, #16]
 800144a:	00db      	lsls	r3, r3, #3
 800144c:	4937      	ldr	r1, [pc, #220]	; (800152c <HAL_RCC_OscConfig+0x240>)
 800144e:	4313      	orrs	r3, r2
 8001450:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001452:	e03a      	b.n	80014ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	68db      	ldr	r3, [r3, #12]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d020      	beq.n	800149e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800145c:	4b34      	ldr	r3, [pc, #208]	; (8001530 <HAL_RCC_OscConfig+0x244>)
 800145e:	2201      	movs	r2, #1
 8001460:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001462:	f7ff fc01 	bl	8000c68 <HAL_GetTick>
 8001466:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001468:	e008      	b.n	800147c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800146a:	f7ff fbfd 	bl	8000c68 <HAL_GetTick>
 800146e:	4602      	mov	r2, r0
 8001470:	693b      	ldr	r3, [r7, #16]
 8001472:	1ad3      	subs	r3, r2, r3
 8001474:	2b02      	cmp	r3, #2
 8001476:	d901      	bls.n	800147c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001478:	2303      	movs	r3, #3
 800147a:	e1a8      	b.n	80017ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800147c:	4b2b      	ldr	r3, [pc, #172]	; (800152c <HAL_RCC_OscConfig+0x240>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f003 0302 	and.w	r3, r3, #2
 8001484:	2b00      	cmp	r3, #0
 8001486:	d0f0      	beq.n	800146a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001488:	4b28      	ldr	r3, [pc, #160]	; (800152c <HAL_RCC_OscConfig+0x240>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	691b      	ldr	r3, [r3, #16]
 8001494:	00db      	lsls	r3, r3, #3
 8001496:	4925      	ldr	r1, [pc, #148]	; (800152c <HAL_RCC_OscConfig+0x240>)
 8001498:	4313      	orrs	r3, r2
 800149a:	600b      	str	r3, [r1, #0]
 800149c:	e015      	b.n	80014ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800149e:	4b24      	ldr	r3, [pc, #144]	; (8001530 <HAL_RCC_OscConfig+0x244>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014a4:	f7ff fbe0 	bl	8000c68 <HAL_GetTick>
 80014a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014aa:	e008      	b.n	80014be <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014ac:	f7ff fbdc 	bl	8000c68 <HAL_GetTick>
 80014b0:	4602      	mov	r2, r0
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	1ad3      	subs	r3, r2, r3
 80014b6:	2b02      	cmp	r3, #2
 80014b8:	d901      	bls.n	80014be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80014ba:	2303      	movs	r3, #3
 80014bc:	e187      	b.n	80017ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014be:	4b1b      	ldr	r3, [pc, #108]	; (800152c <HAL_RCC_OscConfig+0x240>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f003 0302 	and.w	r3, r3, #2
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d1f0      	bne.n	80014ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f003 0308 	and.w	r3, r3, #8
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d036      	beq.n	8001544 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	695b      	ldr	r3, [r3, #20]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d016      	beq.n	800150c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014de:	4b15      	ldr	r3, [pc, #84]	; (8001534 <HAL_RCC_OscConfig+0x248>)
 80014e0:	2201      	movs	r2, #1
 80014e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014e4:	f7ff fbc0 	bl	8000c68 <HAL_GetTick>
 80014e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014ea:	e008      	b.n	80014fe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014ec:	f7ff fbbc 	bl	8000c68 <HAL_GetTick>
 80014f0:	4602      	mov	r2, r0
 80014f2:	693b      	ldr	r3, [r7, #16]
 80014f4:	1ad3      	subs	r3, r2, r3
 80014f6:	2b02      	cmp	r3, #2
 80014f8:	d901      	bls.n	80014fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80014fa:	2303      	movs	r3, #3
 80014fc:	e167      	b.n	80017ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014fe:	4b0b      	ldr	r3, [pc, #44]	; (800152c <HAL_RCC_OscConfig+0x240>)
 8001500:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001502:	f003 0302 	and.w	r3, r3, #2
 8001506:	2b00      	cmp	r3, #0
 8001508:	d0f0      	beq.n	80014ec <HAL_RCC_OscConfig+0x200>
 800150a:	e01b      	b.n	8001544 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800150c:	4b09      	ldr	r3, [pc, #36]	; (8001534 <HAL_RCC_OscConfig+0x248>)
 800150e:	2200      	movs	r2, #0
 8001510:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001512:	f7ff fba9 	bl	8000c68 <HAL_GetTick>
 8001516:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001518:	e00e      	b.n	8001538 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800151a:	f7ff fba5 	bl	8000c68 <HAL_GetTick>
 800151e:	4602      	mov	r2, r0
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	1ad3      	subs	r3, r2, r3
 8001524:	2b02      	cmp	r3, #2
 8001526:	d907      	bls.n	8001538 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001528:	2303      	movs	r3, #3
 800152a:	e150      	b.n	80017ce <HAL_RCC_OscConfig+0x4e2>
 800152c:	40023800 	.word	0x40023800
 8001530:	42470000 	.word	0x42470000
 8001534:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001538:	4b88      	ldr	r3, [pc, #544]	; (800175c <HAL_RCC_OscConfig+0x470>)
 800153a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800153c:	f003 0302 	and.w	r3, r3, #2
 8001540:	2b00      	cmp	r3, #0
 8001542:	d1ea      	bne.n	800151a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f003 0304 	and.w	r3, r3, #4
 800154c:	2b00      	cmp	r3, #0
 800154e:	f000 8097 	beq.w	8001680 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001552:	2300      	movs	r3, #0
 8001554:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001556:	4b81      	ldr	r3, [pc, #516]	; (800175c <HAL_RCC_OscConfig+0x470>)
 8001558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800155a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800155e:	2b00      	cmp	r3, #0
 8001560:	d10f      	bne.n	8001582 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001562:	2300      	movs	r3, #0
 8001564:	60bb      	str	r3, [r7, #8]
 8001566:	4b7d      	ldr	r3, [pc, #500]	; (800175c <HAL_RCC_OscConfig+0x470>)
 8001568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800156a:	4a7c      	ldr	r2, [pc, #496]	; (800175c <HAL_RCC_OscConfig+0x470>)
 800156c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001570:	6413      	str	r3, [r2, #64]	; 0x40
 8001572:	4b7a      	ldr	r3, [pc, #488]	; (800175c <HAL_RCC_OscConfig+0x470>)
 8001574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001576:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800157a:	60bb      	str	r3, [r7, #8]
 800157c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800157e:	2301      	movs	r3, #1
 8001580:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001582:	4b77      	ldr	r3, [pc, #476]	; (8001760 <HAL_RCC_OscConfig+0x474>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800158a:	2b00      	cmp	r3, #0
 800158c:	d118      	bne.n	80015c0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800158e:	4b74      	ldr	r3, [pc, #464]	; (8001760 <HAL_RCC_OscConfig+0x474>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4a73      	ldr	r2, [pc, #460]	; (8001760 <HAL_RCC_OscConfig+0x474>)
 8001594:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001598:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800159a:	f7ff fb65 	bl	8000c68 <HAL_GetTick>
 800159e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015a0:	e008      	b.n	80015b4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015a2:	f7ff fb61 	bl	8000c68 <HAL_GetTick>
 80015a6:	4602      	mov	r2, r0
 80015a8:	693b      	ldr	r3, [r7, #16]
 80015aa:	1ad3      	subs	r3, r2, r3
 80015ac:	2b02      	cmp	r3, #2
 80015ae:	d901      	bls.n	80015b4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80015b0:	2303      	movs	r3, #3
 80015b2:	e10c      	b.n	80017ce <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015b4:	4b6a      	ldr	r3, [pc, #424]	; (8001760 <HAL_RCC_OscConfig+0x474>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d0f0      	beq.n	80015a2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	2b01      	cmp	r3, #1
 80015c6:	d106      	bne.n	80015d6 <HAL_RCC_OscConfig+0x2ea>
 80015c8:	4b64      	ldr	r3, [pc, #400]	; (800175c <HAL_RCC_OscConfig+0x470>)
 80015ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015cc:	4a63      	ldr	r2, [pc, #396]	; (800175c <HAL_RCC_OscConfig+0x470>)
 80015ce:	f043 0301 	orr.w	r3, r3, #1
 80015d2:	6713      	str	r3, [r2, #112]	; 0x70
 80015d4:	e01c      	b.n	8001610 <HAL_RCC_OscConfig+0x324>
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	2b05      	cmp	r3, #5
 80015dc:	d10c      	bne.n	80015f8 <HAL_RCC_OscConfig+0x30c>
 80015de:	4b5f      	ldr	r3, [pc, #380]	; (800175c <HAL_RCC_OscConfig+0x470>)
 80015e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015e2:	4a5e      	ldr	r2, [pc, #376]	; (800175c <HAL_RCC_OscConfig+0x470>)
 80015e4:	f043 0304 	orr.w	r3, r3, #4
 80015e8:	6713      	str	r3, [r2, #112]	; 0x70
 80015ea:	4b5c      	ldr	r3, [pc, #368]	; (800175c <HAL_RCC_OscConfig+0x470>)
 80015ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015ee:	4a5b      	ldr	r2, [pc, #364]	; (800175c <HAL_RCC_OscConfig+0x470>)
 80015f0:	f043 0301 	orr.w	r3, r3, #1
 80015f4:	6713      	str	r3, [r2, #112]	; 0x70
 80015f6:	e00b      	b.n	8001610 <HAL_RCC_OscConfig+0x324>
 80015f8:	4b58      	ldr	r3, [pc, #352]	; (800175c <HAL_RCC_OscConfig+0x470>)
 80015fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015fc:	4a57      	ldr	r2, [pc, #348]	; (800175c <HAL_RCC_OscConfig+0x470>)
 80015fe:	f023 0301 	bic.w	r3, r3, #1
 8001602:	6713      	str	r3, [r2, #112]	; 0x70
 8001604:	4b55      	ldr	r3, [pc, #340]	; (800175c <HAL_RCC_OscConfig+0x470>)
 8001606:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001608:	4a54      	ldr	r2, [pc, #336]	; (800175c <HAL_RCC_OscConfig+0x470>)
 800160a:	f023 0304 	bic.w	r3, r3, #4
 800160e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	689b      	ldr	r3, [r3, #8]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d015      	beq.n	8001644 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001618:	f7ff fb26 	bl	8000c68 <HAL_GetTick>
 800161c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800161e:	e00a      	b.n	8001636 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001620:	f7ff fb22 	bl	8000c68 <HAL_GetTick>
 8001624:	4602      	mov	r2, r0
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	f241 3288 	movw	r2, #5000	; 0x1388
 800162e:	4293      	cmp	r3, r2
 8001630:	d901      	bls.n	8001636 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001632:	2303      	movs	r3, #3
 8001634:	e0cb      	b.n	80017ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001636:	4b49      	ldr	r3, [pc, #292]	; (800175c <HAL_RCC_OscConfig+0x470>)
 8001638:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800163a:	f003 0302 	and.w	r3, r3, #2
 800163e:	2b00      	cmp	r3, #0
 8001640:	d0ee      	beq.n	8001620 <HAL_RCC_OscConfig+0x334>
 8001642:	e014      	b.n	800166e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001644:	f7ff fb10 	bl	8000c68 <HAL_GetTick>
 8001648:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800164a:	e00a      	b.n	8001662 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800164c:	f7ff fb0c 	bl	8000c68 <HAL_GetTick>
 8001650:	4602      	mov	r2, r0
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	1ad3      	subs	r3, r2, r3
 8001656:	f241 3288 	movw	r2, #5000	; 0x1388
 800165a:	4293      	cmp	r3, r2
 800165c:	d901      	bls.n	8001662 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800165e:	2303      	movs	r3, #3
 8001660:	e0b5      	b.n	80017ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001662:	4b3e      	ldr	r3, [pc, #248]	; (800175c <HAL_RCC_OscConfig+0x470>)
 8001664:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001666:	f003 0302 	and.w	r3, r3, #2
 800166a:	2b00      	cmp	r3, #0
 800166c:	d1ee      	bne.n	800164c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800166e:	7dfb      	ldrb	r3, [r7, #23]
 8001670:	2b01      	cmp	r3, #1
 8001672:	d105      	bne.n	8001680 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001674:	4b39      	ldr	r3, [pc, #228]	; (800175c <HAL_RCC_OscConfig+0x470>)
 8001676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001678:	4a38      	ldr	r2, [pc, #224]	; (800175c <HAL_RCC_OscConfig+0x470>)
 800167a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800167e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	699b      	ldr	r3, [r3, #24]
 8001684:	2b00      	cmp	r3, #0
 8001686:	f000 80a1 	beq.w	80017cc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800168a:	4b34      	ldr	r3, [pc, #208]	; (800175c <HAL_RCC_OscConfig+0x470>)
 800168c:	689b      	ldr	r3, [r3, #8]
 800168e:	f003 030c 	and.w	r3, r3, #12
 8001692:	2b08      	cmp	r3, #8
 8001694:	d05c      	beq.n	8001750 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	699b      	ldr	r3, [r3, #24]
 800169a:	2b02      	cmp	r3, #2
 800169c:	d141      	bne.n	8001722 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800169e:	4b31      	ldr	r3, [pc, #196]	; (8001764 <HAL_RCC_OscConfig+0x478>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016a4:	f7ff fae0 	bl	8000c68 <HAL_GetTick>
 80016a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016aa:	e008      	b.n	80016be <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016ac:	f7ff fadc 	bl	8000c68 <HAL_GetTick>
 80016b0:	4602      	mov	r2, r0
 80016b2:	693b      	ldr	r3, [r7, #16]
 80016b4:	1ad3      	subs	r3, r2, r3
 80016b6:	2b02      	cmp	r3, #2
 80016b8:	d901      	bls.n	80016be <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80016ba:	2303      	movs	r3, #3
 80016bc:	e087      	b.n	80017ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016be:	4b27      	ldr	r3, [pc, #156]	; (800175c <HAL_RCC_OscConfig+0x470>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d1f0      	bne.n	80016ac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	69da      	ldr	r2, [r3, #28]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6a1b      	ldr	r3, [r3, #32]
 80016d2:	431a      	orrs	r2, r3
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016d8:	019b      	lsls	r3, r3, #6
 80016da:	431a      	orrs	r2, r3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016e0:	085b      	lsrs	r3, r3, #1
 80016e2:	3b01      	subs	r3, #1
 80016e4:	041b      	lsls	r3, r3, #16
 80016e6:	431a      	orrs	r2, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016ec:	061b      	lsls	r3, r3, #24
 80016ee:	491b      	ldr	r1, [pc, #108]	; (800175c <HAL_RCC_OscConfig+0x470>)
 80016f0:	4313      	orrs	r3, r2
 80016f2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016f4:	4b1b      	ldr	r3, [pc, #108]	; (8001764 <HAL_RCC_OscConfig+0x478>)
 80016f6:	2201      	movs	r2, #1
 80016f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016fa:	f7ff fab5 	bl	8000c68 <HAL_GetTick>
 80016fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001700:	e008      	b.n	8001714 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001702:	f7ff fab1 	bl	8000c68 <HAL_GetTick>
 8001706:	4602      	mov	r2, r0
 8001708:	693b      	ldr	r3, [r7, #16]
 800170a:	1ad3      	subs	r3, r2, r3
 800170c:	2b02      	cmp	r3, #2
 800170e:	d901      	bls.n	8001714 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001710:	2303      	movs	r3, #3
 8001712:	e05c      	b.n	80017ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001714:	4b11      	ldr	r3, [pc, #68]	; (800175c <HAL_RCC_OscConfig+0x470>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800171c:	2b00      	cmp	r3, #0
 800171e:	d0f0      	beq.n	8001702 <HAL_RCC_OscConfig+0x416>
 8001720:	e054      	b.n	80017cc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001722:	4b10      	ldr	r3, [pc, #64]	; (8001764 <HAL_RCC_OscConfig+0x478>)
 8001724:	2200      	movs	r2, #0
 8001726:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001728:	f7ff fa9e 	bl	8000c68 <HAL_GetTick>
 800172c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800172e:	e008      	b.n	8001742 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001730:	f7ff fa9a 	bl	8000c68 <HAL_GetTick>
 8001734:	4602      	mov	r2, r0
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	1ad3      	subs	r3, r2, r3
 800173a:	2b02      	cmp	r3, #2
 800173c:	d901      	bls.n	8001742 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800173e:	2303      	movs	r3, #3
 8001740:	e045      	b.n	80017ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001742:	4b06      	ldr	r3, [pc, #24]	; (800175c <HAL_RCC_OscConfig+0x470>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800174a:	2b00      	cmp	r3, #0
 800174c:	d1f0      	bne.n	8001730 <HAL_RCC_OscConfig+0x444>
 800174e:	e03d      	b.n	80017cc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	699b      	ldr	r3, [r3, #24]
 8001754:	2b01      	cmp	r3, #1
 8001756:	d107      	bne.n	8001768 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001758:	2301      	movs	r3, #1
 800175a:	e038      	b.n	80017ce <HAL_RCC_OscConfig+0x4e2>
 800175c:	40023800 	.word	0x40023800
 8001760:	40007000 	.word	0x40007000
 8001764:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001768:	4b1b      	ldr	r3, [pc, #108]	; (80017d8 <HAL_RCC_OscConfig+0x4ec>)
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	699b      	ldr	r3, [r3, #24]
 8001772:	2b01      	cmp	r3, #1
 8001774:	d028      	beq.n	80017c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001780:	429a      	cmp	r2, r3
 8001782:	d121      	bne.n	80017c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800178e:	429a      	cmp	r2, r3
 8001790:	d11a      	bne.n	80017c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001792:	68fa      	ldr	r2, [r7, #12]
 8001794:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001798:	4013      	ands	r3, r2
 800179a:	687a      	ldr	r2, [r7, #4]
 800179c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800179e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017a0:	4293      	cmp	r3, r2
 80017a2:	d111      	bne.n	80017c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017ae:	085b      	lsrs	r3, r3, #1
 80017b0:	3b01      	subs	r3, #1
 80017b2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d107      	bne.n	80017c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017c2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017c4:	429a      	cmp	r2, r3
 80017c6:	d001      	beq.n	80017cc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80017c8:	2301      	movs	r3, #1
 80017ca:	e000      	b.n	80017ce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80017cc:	2300      	movs	r3, #0
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	3718      	adds	r7, #24
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	40023800 	.word	0x40023800

080017dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
 80017e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d101      	bne.n	80017f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017ec:	2301      	movs	r3, #1
 80017ee:	e0cc      	b.n	800198a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017f0:	4b68      	ldr	r3, [pc, #416]	; (8001994 <HAL_RCC_ClockConfig+0x1b8>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f003 0307 	and.w	r3, r3, #7
 80017f8:	683a      	ldr	r2, [r7, #0]
 80017fa:	429a      	cmp	r2, r3
 80017fc:	d90c      	bls.n	8001818 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017fe:	4b65      	ldr	r3, [pc, #404]	; (8001994 <HAL_RCC_ClockConfig+0x1b8>)
 8001800:	683a      	ldr	r2, [r7, #0]
 8001802:	b2d2      	uxtb	r2, r2
 8001804:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001806:	4b63      	ldr	r3, [pc, #396]	; (8001994 <HAL_RCC_ClockConfig+0x1b8>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f003 0307 	and.w	r3, r3, #7
 800180e:	683a      	ldr	r2, [r7, #0]
 8001810:	429a      	cmp	r2, r3
 8001812:	d001      	beq.n	8001818 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001814:	2301      	movs	r3, #1
 8001816:	e0b8      	b.n	800198a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f003 0302 	and.w	r3, r3, #2
 8001820:	2b00      	cmp	r3, #0
 8001822:	d020      	beq.n	8001866 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f003 0304 	and.w	r3, r3, #4
 800182c:	2b00      	cmp	r3, #0
 800182e:	d005      	beq.n	800183c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001830:	4b59      	ldr	r3, [pc, #356]	; (8001998 <HAL_RCC_ClockConfig+0x1bc>)
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	4a58      	ldr	r2, [pc, #352]	; (8001998 <HAL_RCC_ClockConfig+0x1bc>)
 8001836:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800183a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f003 0308 	and.w	r3, r3, #8
 8001844:	2b00      	cmp	r3, #0
 8001846:	d005      	beq.n	8001854 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001848:	4b53      	ldr	r3, [pc, #332]	; (8001998 <HAL_RCC_ClockConfig+0x1bc>)
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	4a52      	ldr	r2, [pc, #328]	; (8001998 <HAL_RCC_ClockConfig+0x1bc>)
 800184e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001852:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001854:	4b50      	ldr	r3, [pc, #320]	; (8001998 <HAL_RCC_ClockConfig+0x1bc>)
 8001856:	689b      	ldr	r3, [r3, #8]
 8001858:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	494d      	ldr	r1, [pc, #308]	; (8001998 <HAL_RCC_ClockConfig+0x1bc>)
 8001862:	4313      	orrs	r3, r2
 8001864:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 0301 	and.w	r3, r3, #1
 800186e:	2b00      	cmp	r3, #0
 8001870:	d044      	beq.n	80018fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	2b01      	cmp	r3, #1
 8001878:	d107      	bne.n	800188a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800187a:	4b47      	ldr	r3, [pc, #284]	; (8001998 <HAL_RCC_ClockConfig+0x1bc>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001882:	2b00      	cmp	r3, #0
 8001884:	d119      	bne.n	80018ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001886:	2301      	movs	r3, #1
 8001888:	e07f      	b.n	800198a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	2b02      	cmp	r3, #2
 8001890:	d003      	beq.n	800189a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001896:	2b03      	cmp	r3, #3
 8001898:	d107      	bne.n	80018aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800189a:	4b3f      	ldr	r3, [pc, #252]	; (8001998 <HAL_RCC_ClockConfig+0x1bc>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d109      	bne.n	80018ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018a6:	2301      	movs	r3, #1
 80018a8:	e06f      	b.n	800198a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018aa:	4b3b      	ldr	r3, [pc, #236]	; (8001998 <HAL_RCC_ClockConfig+0x1bc>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 0302 	and.w	r3, r3, #2
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d101      	bne.n	80018ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e067      	b.n	800198a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018ba:	4b37      	ldr	r3, [pc, #220]	; (8001998 <HAL_RCC_ClockConfig+0x1bc>)
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	f023 0203 	bic.w	r2, r3, #3
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	4934      	ldr	r1, [pc, #208]	; (8001998 <HAL_RCC_ClockConfig+0x1bc>)
 80018c8:	4313      	orrs	r3, r2
 80018ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018cc:	f7ff f9cc 	bl	8000c68 <HAL_GetTick>
 80018d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018d2:	e00a      	b.n	80018ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018d4:	f7ff f9c8 	bl	8000c68 <HAL_GetTick>
 80018d8:	4602      	mov	r2, r0
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	1ad3      	subs	r3, r2, r3
 80018de:	f241 3288 	movw	r2, #5000	; 0x1388
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d901      	bls.n	80018ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018e6:	2303      	movs	r3, #3
 80018e8:	e04f      	b.n	800198a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018ea:	4b2b      	ldr	r3, [pc, #172]	; (8001998 <HAL_RCC_ClockConfig+0x1bc>)
 80018ec:	689b      	ldr	r3, [r3, #8]
 80018ee:	f003 020c 	and.w	r2, r3, #12
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	009b      	lsls	r3, r3, #2
 80018f8:	429a      	cmp	r2, r3
 80018fa:	d1eb      	bne.n	80018d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018fc:	4b25      	ldr	r3, [pc, #148]	; (8001994 <HAL_RCC_ClockConfig+0x1b8>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f003 0307 	and.w	r3, r3, #7
 8001904:	683a      	ldr	r2, [r7, #0]
 8001906:	429a      	cmp	r2, r3
 8001908:	d20c      	bcs.n	8001924 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800190a:	4b22      	ldr	r3, [pc, #136]	; (8001994 <HAL_RCC_ClockConfig+0x1b8>)
 800190c:	683a      	ldr	r2, [r7, #0]
 800190e:	b2d2      	uxtb	r2, r2
 8001910:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001912:	4b20      	ldr	r3, [pc, #128]	; (8001994 <HAL_RCC_ClockConfig+0x1b8>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f003 0307 	and.w	r3, r3, #7
 800191a:	683a      	ldr	r2, [r7, #0]
 800191c:	429a      	cmp	r2, r3
 800191e:	d001      	beq.n	8001924 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001920:	2301      	movs	r3, #1
 8001922:	e032      	b.n	800198a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f003 0304 	and.w	r3, r3, #4
 800192c:	2b00      	cmp	r3, #0
 800192e:	d008      	beq.n	8001942 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001930:	4b19      	ldr	r3, [pc, #100]	; (8001998 <HAL_RCC_ClockConfig+0x1bc>)
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	68db      	ldr	r3, [r3, #12]
 800193c:	4916      	ldr	r1, [pc, #88]	; (8001998 <HAL_RCC_ClockConfig+0x1bc>)
 800193e:	4313      	orrs	r3, r2
 8001940:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f003 0308 	and.w	r3, r3, #8
 800194a:	2b00      	cmp	r3, #0
 800194c:	d009      	beq.n	8001962 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800194e:	4b12      	ldr	r3, [pc, #72]	; (8001998 <HAL_RCC_ClockConfig+0x1bc>)
 8001950:	689b      	ldr	r3, [r3, #8]
 8001952:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	691b      	ldr	r3, [r3, #16]
 800195a:	00db      	lsls	r3, r3, #3
 800195c:	490e      	ldr	r1, [pc, #56]	; (8001998 <HAL_RCC_ClockConfig+0x1bc>)
 800195e:	4313      	orrs	r3, r2
 8001960:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001962:	f000 f821 	bl	80019a8 <HAL_RCC_GetSysClockFreq>
 8001966:	4602      	mov	r2, r0
 8001968:	4b0b      	ldr	r3, [pc, #44]	; (8001998 <HAL_RCC_ClockConfig+0x1bc>)
 800196a:	689b      	ldr	r3, [r3, #8]
 800196c:	091b      	lsrs	r3, r3, #4
 800196e:	f003 030f 	and.w	r3, r3, #15
 8001972:	490a      	ldr	r1, [pc, #40]	; (800199c <HAL_RCC_ClockConfig+0x1c0>)
 8001974:	5ccb      	ldrb	r3, [r1, r3]
 8001976:	fa22 f303 	lsr.w	r3, r2, r3
 800197a:	4a09      	ldr	r2, [pc, #36]	; (80019a0 <HAL_RCC_ClockConfig+0x1c4>)
 800197c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800197e:	4b09      	ldr	r3, [pc, #36]	; (80019a4 <HAL_RCC_ClockConfig+0x1c8>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4618      	mov	r0, r3
 8001984:	f7ff f92c 	bl	8000be0 <HAL_InitTick>

  return HAL_OK;
 8001988:	2300      	movs	r3, #0
}
 800198a:	4618      	mov	r0, r3
 800198c:	3710      	adds	r7, #16
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	40023c00 	.word	0x40023c00
 8001998:	40023800 	.word	0x40023800
 800199c:	08002b98 	.word	0x08002b98
 80019a0:	20000004 	.word	0x20000004
 80019a4:	20000008 	.word	0x20000008

080019a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80019ac:	b094      	sub	sp, #80	; 0x50
 80019ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80019b0:	2300      	movs	r3, #0
 80019b2:	647b      	str	r3, [r7, #68]	; 0x44
 80019b4:	2300      	movs	r3, #0
 80019b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80019b8:	2300      	movs	r3, #0
 80019ba:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80019bc:	2300      	movs	r3, #0
 80019be:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019c0:	4b79      	ldr	r3, [pc, #484]	; (8001ba8 <HAL_RCC_GetSysClockFreq+0x200>)
 80019c2:	689b      	ldr	r3, [r3, #8]
 80019c4:	f003 030c 	and.w	r3, r3, #12
 80019c8:	2b08      	cmp	r3, #8
 80019ca:	d00d      	beq.n	80019e8 <HAL_RCC_GetSysClockFreq+0x40>
 80019cc:	2b08      	cmp	r3, #8
 80019ce:	f200 80e1 	bhi.w	8001b94 <HAL_RCC_GetSysClockFreq+0x1ec>
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d002      	beq.n	80019dc <HAL_RCC_GetSysClockFreq+0x34>
 80019d6:	2b04      	cmp	r3, #4
 80019d8:	d003      	beq.n	80019e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80019da:	e0db      	b.n	8001b94 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019dc:	4b73      	ldr	r3, [pc, #460]	; (8001bac <HAL_RCC_GetSysClockFreq+0x204>)
 80019de:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80019e0:	e0db      	b.n	8001b9a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019e2:	4b73      	ldr	r3, [pc, #460]	; (8001bb0 <HAL_RCC_GetSysClockFreq+0x208>)
 80019e4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80019e6:	e0d8      	b.n	8001b9a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019e8:	4b6f      	ldr	r3, [pc, #444]	; (8001ba8 <HAL_RCC_GetSysClockFreq+0x200>)
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80019f0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019f2:	4b6d      	ldr	r3, [pc, #436]	; (8001ba8 <HAL_RCC_GetSysClockFreq+0x200>)
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d063      	beq.n	8001ac6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019fe:	4b6a      	ldr	r3, [pc, #424]	; (8001ba8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	099b      	lsrs	r3, r3, #6
 8001a04:	2200      	movs	r2, #0
 8001a06:	63bb      	str	r3, [r7, #56]	; 0x38
 8001a08:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001a0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a10:	633b      	str	r3, [r7, #48]	; 0x30
 8001a12:	2300      	movs	r3, #0
 8001a14:	637b      	str	r3, [r7, #52]	; 0x34
 8001a16:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001a1a:	4622      	mov	r2, r4
 8001a1c:	462b      	mov	r3, r5
 8001a1e:	f04f 0000 	mov.w	r0, #0
 8001a22:	f04f 0100 	mov.w	r1, #0
 8001a26:	0159      	lsls	r1, r3, #5
 8001a28:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a2c:	0150      	lsls	r0, r2, #5
 8001a2e:	4602      	mov	r2, r0
 8001a30:	460b      	mov	r3, r1
 8001a32:	4621      	mov	r1, r4
 8001a34:	1a51      	subs	r1, r2, r1
 8001a36:	6139      	str	r1, [r7, #16]
 8001a38:	4629      	mov	r1, r5
 8001a3a:	eb63 0301 	sbc.w	r3, r3, r1
 8001a3e:	617b      	str	r3, [r7, #20]
 8001a40:	f04f 0200 	mov.w	r2, #0
 8001a44:	f04f 0300 	mov.w	r3, #0
 8001a48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001a4c:	4659      	mov	r1, fp
 8001a4e:	018b      	lsls	r3, r1, #6
 8001a50:	4651      	mov	r1, sl
 8001a52:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a56:	4651      	mov	r1, sl
 8001a58:	018a      	lsls	r2, r1, #6
 8001a5a:	4651      	mov	r1, sl
 8001a5c:	ebb2 0801 	subs.w	r8, r2, r1
 8001a60:	4659      	mov	r1, fp
 8001a62:	eb63 0901 	sbc.w	r9, r3, r1
 8001a66:	f04f 0200 	mov.w	r2, #0
 8001a6a:	f04f 0300 	mov.w	r3, #0
 8001a6e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a72:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a76:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a7a:	4690      	mov	r8, r2
 8001a7c:	4699      	mov	r9, r3
 8001a7e:	4623      	mov	r3, r4
 8001a80:	eb18 0303 	adds.w	r3, r8, r3
 8001a84:	60bb      	str	r3, [r7, #8]
 8001a86:	462b      	mov	r3, r5
 8001a88:	eb49 0303 	adc.w	r3, r9, r3
 8001a8c:	60fb      	str	r3, [r7, #12]
 8001a8e:	f04f 0200 	mov.w	r2, #0
 8001a92:	f04f 0300 	mov.w	r3, #0
 8001a96:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001a9a:	4629      	mov	r1, r5
 8001a9c:	024b      	lsls	r3, r1, #9
 8001a9e:	4621      	mov	r1, r4
 8001aa0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001aa4:	4621      	mov	r1, r4
 8001aa6:	024a      	lsls	r2, r1, #9
 8001aa8:	4610      	mov	r0, r2
 8001aaa:	4619      	mov	r1, r3
 8001aac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001aae:	2200      	movs	r2, #0
 8001ab0:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ab2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001ab4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001ab8:	f7fe fbe2 	bl	8000280 <__aeabi_uldivmod>
 8001abc:	4602      	mov	r2, r0
 8001abe:	460b      	mov	r3, r1
 8001ac0:	4613      	mov	r3, r2
 8001ac2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ac4:	e058      	b.n	8001b78 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ac6:	4b38      	ldr	r3, [pc, #224]	; (8001ba8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	099b      	lsrs	r3, r3, #6
 8001acc:	2200      	movs	r2, #0
 8001ace:	4618      	mov	r0, r3
 8001ad0:	4611      	mov	r1, r2
 8001ad2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001ad6:	623b      	str	r3, [r7, #32]
 8001ad8:	2300      	movs	r3, #0
 8001ada:	627b      	str	r3, [r7, #36]	; 0x24
 8001adc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001ae0:	4642      	mov	r2, r8
 8001ae2:	464b      	mov	r3, r9
 8001ae4:	f04f 0000 	mov.w	r0, #0
 8001ae8:	f04f 0100 	mov.w	r1, #0
 8001aec:	0159      	lsls	r1, r3, #5
 8001aee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001af2:	0150      	lsls	r0, r2, #5
 8001af4:	4602      	mov	r2, r0
 8001af6:	460b      	mov	r3, r1
 8001af8:	4641      	mov	r1, r8
 8001afa:	ebb2 0a01 	subs.w	sl, r2, r1
 8001afe:	4649      	mov	r1, r9
 8001b00:	eb63 0b01 	sbc.w	fp, r3, r1
 8001b04:	f04f 0200 	mov.w	r2, #0
 8001b08:	f04f 0300 	mov.w	r3, #0
 8001b0c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001b10:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001b14:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001b18:	ebb2 040a 	subs.w	r4, r2, sl
 8001b1c:	eb63 050b 	sbc.w	r5, r3, fp
 8001b20:	f04f 0200 	mov.w	r2, #0
 8001b24:	f04f 0300 	mov.w	r3, #0
 8001b28:	00eb      	lsls	r3, r5, #3
 8001b2a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b2e:	00e2      	lsls	r2, r4, #3
 8001b30:	4614      	mov	r4, r2
 8001b32:	461d      	mov	r5, r3
 8001b34:	4643      	mov	r3, r8
 8001b36:	18e3      	adds	r3, r4, r3
 8001b38:	603b      	str	r3, [r7, #0]
 8001b3a:	464b      	mov	r3, r9
 8001b3c:	eb45 0303 	adc.w	r3, r5, r3
 8001b40:	607b      	str	r3, [r7, #4]
 8001b42:	f04f 0200 	mov.w	r2, #0
 8001b46:	f04f 0300 	mov.w	r3, #0
 8001b4a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b4e:	4629      	mov	r1, r5
 8001b50:	028b      	lsls	r3, r1, #10
 8001b52:	4621      	mov	r1, r4
 8001b54:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b58:	4621      	mov	r1, r4
 8001b5a:	028a      	lsls	r2, r1, #10
 8001b5c:	4610      	mov	r0, r2
 8001b5e:	4619      	mov	r1, r3
 8001b60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b62:	2200      	movs	r2, #0
 8001b64:	61bb      	str	r3, [r7, #24]
 8001b66:	61fa      	str	r2, [r7, #28]
 8001b68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b6c:	f7fe fb88 	bl	8000280 <__aeabi_uldivmod>
 8001b70:	4602      	mov	r2, r0
 8001b72:	460b      	mov	r3, r1
 8001b74:	4613      	mov	r3, r2
 8001b76:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b78:	4b0b      	ldr	r3, [pc, #44]	; (8001ba8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	0c1b      	lsrs	r3, r3, #16
 8001b7e:	f003 0303 	and.w	r3, r3, #3
 8001b82:	3301      	adds	r3, #1
 8001b84:	005b      	lsls	r3, r3, #1
 8001b86:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001b88:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001b8a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b90:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001b92:	e002      	b.n	8001b9a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b94:	4b05      	ldr	r3, [pc, #20]	; (8001bac <HAL_RCC_GetSysClockFreq+0x204>)
 8001b96:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001b98:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3750      	adds	r7, #80	; 0x50
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ba6:	bf00      	nop
 8001ba8:	40023800 	.word	0x40023800
 8001bac:	00f42400 	.word	0x00f42400
 8001bb0:	007a1200 	.word	0x007a1200

08001bb4 <rand>:
 8001bb4:	4b16      	ldr	r3, [pc, #88]	; (8001c10 <rand+0x5c>)
 8001bb6:	b510      	push	{r4, lr}
 8001bb8:	681c      	ldr	r4, [r3, #0]
 8001bba:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001bbc:	b9b3      	cbnz	r3, 8001bec <rand+0x38>
 8001bbe:	2018      	movs	r0, #24
 8001bc0:	f000 fa22 	bl	8002008 <malloc>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	6320      	str	r0, [r4, #48]	; 0x30
 8001bc8:	b920      	cbnz	r0, 8001bd4 <rand+0x20>
 8001bca:	4b12      	ldr	r3, [pc, #72]	; (8001c14 <rand+0x60>)
 8001bcc:	4812      	ldr	r0, [pc, #72]	; (8001c18 <rand+0x64>)
 8001bce:	2152      	movs	r1, #82	; 0x52
 8001bd0:	f000 f9b0 	bl	8001f34 <__assert_func>
 8001bd4:	4911      	ldr	r1, [pc, #68]	; (8001c1c <rand+0x68>)
 8001bd6:	4b12      	ldr	r3, [pc, #72]	; (8001c20 <rand+0x6c>)
 8001bd8:	e9c0 1300 	strd	r1, r3, [r0]
 8001bdc:	4b11      	ldr	r3, [pc, #68]	; (8001c24 <rand+0x70>)
 8001bde:	6083      	str	r3, [r0, #8]
 8001be0:	230b      	movs	r3, #11
 8001be2:	8183      	strh	r3, [r0, #12]
 8001be4:	2100      	movs	r1, #0
 8001be6:	2001      	movs	r0, #1
 8001be8:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8001bec:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001bee:	480e      	ldr	r0, [pc, #56]	; (8001c28 <rand+0x74>)
 8001bf0:	690b      	ldr	r3, [r1, #16]
 8001bf2:	694c      	ldr	r4, [r1, #20]
 8001bf4:	4a0d      	ldr	r2, [pc, #52]	; (8001c2c <rand+0x78>)
 8001bf6:	4358      	muls	r0, r3
 8001bf8:	fb02 0004 	mla	r0, r2, r4, r0
 8001bfc:	fba3 3202 	umull	r3, r2, r3, r2
 8001c00:	3301      	adds	r3, #1
 8001c02:	eb40 0002 	adc.w	r0, r0, r2
 8001c06:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8001c0a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8001c0e:	bd10      	pop	{r4, pc}
 8001c10:	20000068 	.word	0x20000068
 8001c14:	08002ba8 	.word	0x08002ba8
 8001c18:	08002bbf 	.word	0x08002bbf
 8001c1c:	abcd330e 	.word	0xabcd330e
 8001c20:	e66d1234 	.word	0xe66d1234
 8001c24:	0005deec 	.word	0x0005deec
 8001c28:	5851f42d 	.word	0x5851f42d
 8001c2c:	4c957f2d 	.word	0x4c957f2d

08001c30 <std>:
 8001c30:	2300      	movs	r3, #0
 8001c32:	b510      	push	{r4, lr}
 8001c34:	4604      	mov	r4, r0
 8001c36:	e9c0 3300 	strd	r3, r3, [r0]
 8001c3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001c3e:	6083      	str	r3, [r0, #8]
 8001c40:	8181      	strh	r1, [r0, #12]
 8001c42:	6643      	str	r3, [r0, #100]	; 0x64
 8001c44:	81c2      	strh	r2, [r0, #14]
 8001c46:	6183      	str	r3, [r0, #24]
 8001c48:	4619      	mov	r1, r3
 8001c4a:	2208      	movs	r2, #8
 8001c4c:	305c      	adds	r0, #92	; 0x5c
 8001c4e:	f000 f8f4 	bl	8001e3a <memset>
 8001c52:	4b0d      	ldr	r3, [pc, #52]	; (8001c88 <std+0x58>)
 8001c54:	6263      	str	r3, [r4, #36]	; 0x24
 8001c56:	4b0d      	ldr	r3, [pc, #52]	; (8001c8c <std+0x5c>)
 8001c58:	62a3      	str	r3, [r4, #40]	; 0x28
 8001c5a:	4b0d      	ldr	r3, [pc, #52]	; (8001c90 <std+0x60>)
 8001c5c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001c5e:	4b0d      	ldr	r3, [pc, #52]	; (8001c94 <std+0x64>)
 8001c60:	6323      	str	r3, [r4, #48]	; 0x30
 8001c62:	4b0d      	ldr	r3, [pc, #52]	; (8001c98 <std+0x68>)
 8001c64:	6224      	str	r4, [r4, #32]
 8001c66:	429c      	cmp	r4, r3
 8001c68:	d006      	beq.n	8001c78 <std+0x48>
 8001c6a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8001c6e:	4294      	cmp	r4, r2
 8001c70:	d002      	beq.n	8001c78 <std+0x48>
 8001c72:	33d0      	adds	r3, #208	; 0xd0
 8001c74:	429c      	cmp	r4, r3
 8001c76:	d105      	bne.n	8001c84 <std+0x54>
 8001c78:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8001c7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001c80:	f000 b954 	b.w	8001f2c <__retarget_lock_init_recursive>
 8001c84:	bd10      	pop	{r4, pc}
 8001c86:	bf00      	nop
 8001c88:	08001db5 	.word	0x08001db5
 8001c8c:	08001dd7 	.word	0x08001dd7
 8001c90:	08001e0f 	.word	0x08001e0f
 8001c94:	08001e33 	.word	0x08001e33
 8001c98:	200000b4 	.word	0x200000b4

08001c9c <stdio_exit_handler>:
 8001c9c:	4a02      	ldr	r2, [pc, #8]	; (8001ca8 <stdio_exit_handler+0xc>)
 8001c9e:	4903      	ldr	r1, [pc, #12]	; (8001cac <stdio_exit_handler+0x10>)
 8001ca0:	4803      	ldr	r0, [pc, #12]	; (8001cb0 <stdio_exit_handler+0x14>)
 8001ca2:	f000 b869 	b.w	8001d78 <_fwalk_sglue>
 8001ca6:	bf00      	nop
 8001ca8:	20000010 	.word	0x20000010
 8001cac:	0800227d 	.word	0x0800227d
 8001cb0:	2000001c 	.word	0x2000001c

08001cb4 <cleanup_stdio>:
 8001cb4:	6841      	ldr	r1, [r0, #4]
 8001cb6:	4b0c      	ldr	r3, [pc, #48]	; (8001ce8 <cleanup_stdio+0x34>)
 8001cb8:	4299      	cmp	r1, r3
 8001cba:	b510      	push	{r4, lr}
 8001cbc:	4604      	mov	r4, r0
 8001cbe:	d001      	beq.n	8001cc4 <cleanup_stdio+0x10>
 8001cc0:	f000 fadc 	bl	800227c <_fflush_r>
 8001cc4:	68a1      	ldr	r1, [r4, #8]
 8001cc6:	4b09      	ldr	r3, [pc, #36]	; (8001cec <cleanup_stdio+0x38>)
 8001cc8:	4299      	cmp	r1, r3
 8001cca:	d002      	beq.n	8001cd2 <cleanup_stdio+0x1e>
 8001ccc:	4620      	mov	r0, r4
 8001cce:	f000 fad5 	bl	800227c <_fflush_r>
 8001cd2:	68e1      	ldr	r1, [r4, #12]
 8001cd4:	4b06      	ldr	r3, [pc, #24]	; (8001cf0 <cleanup_stdio+0x3c>)
 8001cd6:	4299      	cmp	r1, r3
 8001cd8:	d004      	beq.n	8001ce4 <cleanup_stdio+0x30>
 8001cda:	4620      	mov	r0, r4
 8001cdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001ce0:	f000 bacc 	b.w	800227c <_fflush_r>
 8001ce4:	bd10      	pop	{r4, pc}
 8001ce6:	bf00      	nop
 8001ce8:	200000b4 	.word	0x200000b4
 8001cec:	2000011c 	.word	0x2000011c
 8001cf0:	20000184 	.word	0x20000184

08001cf4 <global_stdio_init.part.0>:
 8001cf4:	b510      	push	{r4, lr}
 8001cf6:	4b0b      	ldr	r3, [pc, #44]	; (8001d24 <global_stdio_init.part.0+0x30>)
 8001cf8:	4c0b      	ldr	r4, [pc, #44]	; (8001d28 <global_stdio_init.part.0+0x34>)
 8001cfa:	4a0c      	ldr	r2, [pc, #48]	; (8001d2c <global_stdio_init.part.0+0x38>)
 8001cfc:	601a      	str	r2, [r3, #0]
 8001cfe:	4620      	mov	r0, r4
 8001d00:	2200      	movs	r2, #0
 8001d02:	2104      	movs	r1, #4
 8001d04:	f7ff ff94 	bl	8001c30 <std>
 8001d08:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	2109      	movs	r1, #9
 8001d10:	f7ff ff8e 	bl	8001c30 <std>
 8001d14:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8001d18:	2202      	movs	r2, #2
 8001d1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001d1e:	2112      	movs	r1, #18
 8001d20:	f7ff bf86 	b.w	8001c30 <std>
 8001d24:	200001ec 	.word	0x200001ec
 8001d28:	200000b4 	.word	0x200000b4
 8001d2c:	08001c9d 	.word	0x08001c9d

08001d30 <__sfp_lock_acquire>:
 8001d30:	4801      	ldr	r0, [pc, #4]	; (8001d38 <__sfp_lock_acquire+0x8>)
 8001d32:	f000 b8fc 	b.w	8001f2e <__retarget_lock_acquire_recursive>
 8001d36:	bf00      	nop
 8001d38:	200001f5 	.word	0x200001f5

08001d3c <__sfp_lock_release>:
 8001d3c:	4801      	ldr	r0, [pc, #4]	; (8001d44 <__sfp_lock_release+0x8>)
 8001d3e:	f000 b8f7 	b.w	8001f30 <__retarget_lock_release_recursive>
 8001d42:	bf00      	nop
 8001d44:	200001f5 	.word	0x200001f5

08001d48 <__sinit>:
 8001d48:	b510      	push	{r4, lr}
 8001d4a:	4604      	mov	r4, r0
 8001d4c:	f7ff fff0 	bl	8001d30 <__sfp_lock_acquire>
 8001d50:	6a23      	ldr	r3, [r4, #32]
 8001d52:	b11b      	cbz	r3, 8001d5c <__sinit+0x14>
 8001d54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001d58:	f7ff bff0 	b.w	8001d3c <__sfp_lock_release>
 8001d5c:	4b04      	ldr	r3, [pc, #16]	; (8001d70 <__sinit+0x28>)
 8001d5e:	6223      	str	r3, [r4, #32]
 8001d60:	4b04      	ldr	r3, [pc, #16]	; (8001d74 <__sinit+0x2c>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d1f5      	bne.n	8001d54 <__sinit+0xc>
 8001d68:	f7ff ffc4 	bl	8001cf4 <global_stdio_init.part.0>
 8001d6c:	e7f2      	b.n	8001d54 <__sinit+0xc>
 8001d6e:	bf00      	nop
 8001d70:	08001cb5 	.word	0x08001cb5
 8001d74:	200001ec 	.word	0x200001ec

08001d78 <_fwalk_sglue>:
 8001d78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001d7c:	4607      	mov	r7, r0
 8001d7e:	4688      	mov	r8, r1
 8001d80:	4614      	mov	r4, r2
 8001d82:	2600      	movs	r6, #0
 8001d84:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001d88:	f1b9 0901 	subs.w	r9, r9, #1
 8001d8c:	d505      	bpl.n	8001d9a <_fwalk_sglue+0x22>
 8001d8e:	6824      	ldr	r4, [r4, #0]
 8001d90:	2c00      	cmp	r4, #0
 8001d92:	d1f7      	bne.n	8001d84 <_fwalk_sglue+0xc>
 8001d94:	4630      	mov	r0, r6
 8001d96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001d9a:	89ab      	ldrh	r3, [r5, #12]
 8001d9c:	2b01      	cmp	r3, #1
 8001d9e:	d907      	bls.n	8001db0 <_fwalk_sglue+0x38>
 8001da0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001da4:	3301      	adds	r3, #1
 8001da6:	d003      	beq.n	8001db0 <_fwalk_sglue+0x38>
 8001da8:	4629      	mov	r1, r5
 8001daa:	4638      	mov	r0, r7
 8001dac:	47c0      	blx	r8
 8001dae:	4306      	orrs	r6, r0
 8001db0:	3568      	adds	r5, #104	; 0x68
 8001db2:	e7e9      	b.n	8001d88 <_fwalk_sglue+0x10>

08001db4 <__sread>:
 8001db4:	b510      	push	{r4, lr}
 8001db6:	460c      	mov	r4, r1
 8001db8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001dbc:	f000 f868 	bl	8001e90 <_read_r>
 8001dc0:	2800      	cmp	r0, #0
 8001dc2:	bfab      	itete	ge
 8001dc4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8001dc6:	89a3      	ldrhlt	r3, [r4, #12]
 8001dc8:	181b      	addge	r3, r3, r0
 8001dca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8001dce:	bfac      	ite	ge
 8001dd0:	6563      	strge	r3, [r4, #84]	; 0x54
 8001dd2:	81a3      	strhlt	r3, [r4, #12]
 8001dd4:	bd10      	pop	{r4, pc}

08001dd6 <__swrite>:
 8001dd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001dda:	461f      	mov	r7, r3
 8001ddc:	898b      	ldrh	r3, [r1, #12]
 8001dde:	05db      	lsls	r3, r3, #23
 8001de0:	4605      	mov	r5, r0
 8001de2:	460c      	mov	r4, r1
 8001de4:	4616      	mov	r6, r2
 8001de6:	d505      	bpl.n	8001df4 <__swrite+0x1e>
 8001de8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001dec:	2302      	movs	r3, #2
 8001dee:	2200      	movs	r2, #0
 8001df0:	f000 f83c 	bl	8001e6c <_lseek_r>
 8001df4:	89a3      	ldrh	r3, [r4, #12]
 8001df6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001dfa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001dfe:	81a3      	strh	r3, [r4, #12]
 8001e00:	4632      	mov	r2, r6
 8001e02:	463b      	mov	r3, r7
 8001e04:	4628      	mov	r0, r5
 8001e06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001e0a:	f000 b853 	b.w	8001eb4 <_write_r>

08001e0e <__sseek>:
 8001e0e:	b510      	push	{r4, lr}
 8001e10:	460c      	mov	r4, r1
 8001e12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001e16:	f000 f829 	bl	8001e6c <_lseek_r>
 8001e1a:	1c43      	adds	r3, r0, #1
 8001e1c:	89a3      	ldrh	r3, [r4, #12]
 8001e1e:	bf15      	itete	ne
 8001e20:	6560      	strne	r0, [r4, #84]	; 0x54
 8001e22:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8001e26:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8001e2a:	81a3      	strheq	r3, [r4, #12]
 8001e2c:	bf18      	it	ne
 8001e2e:	81a3      	strhne	r3, [r4, #12]
 8001e30:	bd10      	pop	{r4, pc}

08001e32 <__sclose>:
 8001e32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001e36:	f000 b809 	b.w	8001e4c <_close_r>

08001e3a <memset>:
 8001e3a:	4402      	add	r2, r0
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d100      	bne.n	8001e44 <memset+0xa>
 8001e42:	4770      	bx	lr
 8001e44:	f803 1b01 	strb.w	r1, [r3], #1
 8001e48:	e7f9      	b.n	8001e3e <memset+0x4>
	...

08001e4c <_close_r>:
 8001e4c:	b538      	push	{r3, r4, r5, lr}
 8001e4e:	4d06      	ldr	r5, [pc, #24]	; (8001e68 <_close_r+0x1c>)
 8001e50:	2300      	movs	r3, #0
 8001e52:	4604      	mov	r4, r0
 8001e54:	4608      	mov	r0, r1
 8001e56:	602b      	str	r3, [r5, #0]
 8001e58:	f7fe fdfa 	bl	8000a50 <_close>
 8001e5c:	1c43      	adds	r3, r0, #1
 8001e5e:	d102      	bne.n	8001e66 <_close_r+0x1a>
 8001e60:	682b      	ldr	r3, [r5, #0]
 8001e62:	b103      	cbz	r3, 8001e66 <_close_r+0x1a>
 8001e64:	6023      	str	r3, [r4, #0]
 8001e66:	bd38      	pop	{r3, r4, r5, pc}
 8001e68:	200001f0 	.word	0x200001f0

08001e6c <_lseek_r>:
 8001e6c:	b538      	push	{r3, r4, r5, lr}
 8001e6e:	4d07      	ldr	r5, [pc, #28]	; (8001e8c <_lseek_r+0x20>)
 8001e70:	4604      	mov	r4, r0
 8001e72:	4608      	mov	r0, r1
 8001e74:	4611      	mov	r1, r2
 8001e76:	2200      	movs	r2, #0
 8001e78:	602a      	str	r2, [r5, #0]
 8001e7a:	461a      	mov	r2, r3
 8001e7c:	f7fe fe0f 	bl	8000a9e <_lseek>
 8001e80:	1c43      	adds	r3, r0, #1
 8001e82:	d102      	bne.n	8001e8a <_lseek_r+0x1e>
 8001e84:	682b      	ldr	r3, [r5, #0]
 8001e86:	b103      	cbz	r3, 8001e8a <_lseek_r+0x1e>
 8001e88:	6023      	str	r3, [r4, #0]
 8001e8a:	bd38      	pop	{r3, r4, r5, pc}
 8001e8c:	200001f0 	.word	0x200001f0

08001e90 <_read_r>:
 8001e90:	b538      	push	{r3, r4, r5, lr}
 8001e92:	4d07      	ldr	r5, [pc, #28]	; (8001eb0 <_read_r+0x20>)
 8001e94:	4604      	mov	r4, r0
 8001e96:	4608      	mov	r0, r1
 8001e98:	4611      	mov	r1, r2
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	602a      	str	r2, [r5, #0]
 8001e9e:	461a      	mov	r2, r3
 8001ea0:	f7fe fd9d 	bl	80009de <_read>
 8001ea4:	1c43      	adds	r3, r0, #1
 8001ea6:	d102      	bne.n	8001eae <_read_r+0x1e>
 8001ea8:	682b      	ldr	r3, [r5, #0]
 8001eaa:	b103      	cbz	r3, 8001eae <_read_r+0x1e>
 8001eac:	6023      	str	r3, [r4, #0]
 8001eae:	bd38      	pop	{r3, r4, r5, pc}
 8001eb0:	200001f0 	.word	0x200001f0

08001eb4 <_write_r>:
 8001eb4:	b538      	push	{r3, r4, r5, lr}
 8001eb6:	4d07      	ldr	r5, [pc, #28]	; (8001ed4 <_write_r+0x20>)
 8001eb8:	4604      	mov	r4, r0
 8001eba:	4608      	mov	r0, r1
 8001ebc:	4611      	mov	r1, r2
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	602a      	str	r2, [r5, #0]
 8001ec2:	461a      	mov	r2, r3
 8001ec4:	f7fe fda8 	bl	8000a18 <_write>
 8001ec8:	1c43      	adds	r3, r0, #1
 8001eca:	d102      	bne.n	8001ed2 <_write_r+0x1e>
 8001ecc:	682b      	ldr	r3, [r5, #0]
 8001ece:	b103      	cbz	r3, 8001ed2 <_write_r+0x1e>
 8001ed0:	6023      	str	r3, [r4, #0]
 8001ed2:	bd38      	pop	{r3, r4, r5, pc}
 8001ed4:	200001f0 	.word	0x200001f0

08001ed8 <__errno>:
 8001ed8:	4b01      	ldr	r3, [pc, #4]	; (8001ee0 <__errno+0x8>)
 8001eda:	6818      	ldr	r0, [r3, #0]
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	20000068 	.word	0x20000068

08001ee4 <__libc_init_array>:
 8001ee4:	b570      	push	{r4, r5, r6, lr}
 8001ee6:	4d0d      	ldr	r5, [pc, #52]	; (8001f1c <__libc_init_array+0x38>)
 8001ee8:	4c0d      	ldr	r4, [pc, #52]	; (8001f20 <__libc_init_array+0x3c>)
 8001eea:	1b64      	subs	r4, r4, r5
 8001eec:	10a4      	asrs	r4, r4, #2
 8001eee:	2600      	movs	r6, #0
 8001ef0:	42a6      	cmp	r6, r4
 8001ef2:	d109      	bne.n	8001f08 <__libc_init_array+0x24>
 8001ef4:	4d0b      	ldr	r5, [pc, #44]	; (8001f24 <__libc_init_array+0x40>)
 8001ef6:	4c0c      	ldr	r4, [pc, #48]	; (8001f28 <__libc_init_array+0x44>)
 8001ef8:	f000 fe42 	bl	8002b80 <_init>
 8001efc:	1b64      	subs	r4, r4, r5
 8001efe:	10a4      	asrs	r4, r4, #2
 8001f00:	2600      	movs	r6, #0
 8001f02:	42a6      	cmp	r6, r4
 8001f04:	d105      	bne.n	8001f12 <__libc_init_array+0x2e>
 8001f06:	bd70      	pop	{r4, r5, r6, pc}
 8001f08:	f855 3b04 	ldr.w	r3, [r5], #4
 8001f0c:	4798      	blx	r3
 8001f0e:	3601      	adds	r6, #1
 8001f10:	e7ee      	b.n	8001ef0 <__libc_init_array+0xc>
 8001f12:	f855 3b04 	ldr.w	r3, [r5], #4
 8001f16:	4798      	blx	r3
 8001f18:	3601      	adds	r6, #1
 8001f1a:	e7f2      	b.n	8001f02 <__libc_init_array+0x1e>
 8001f1c:	08002c90 	.word	0x08002c90
 8001f20:	08002c90 	.word	0x08002c90
 8001f24:	08002c90 	.word	0x08002c90
 8001f28:	08002c94 	.word	0x08002c94

08001f2c <__retarget_lock_init_recursive>:
 8001f2c:	4770      	bx	lr

08001f2e <__retarget_lock_acquire_recursive>:
 8001f2e:	4770      	bx	lr

08001f30 <__retarget_lock_release_recursive>:
 8001f30:	4770      	bx	lr
	...

08001f34 <__assert_func>:
 8001f34:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001f36:	4614      	mov	r4, r2
 8001f38:	461a      	mov	r2, r3
 8001f3a:	4b09      	ldr	r3, [pc, #36]	; (8001f60 <__assert_func+0x2c>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4605      	mov	r5, r0
 8001f40:	68d8      	ldr	r0, [r3, #12]
 8001f42:	b14c      	cbz	r4, 8001f58 <__assert_func+0x24>
 8001f44:	4b07      	ldr	r3, [pc, #28]	; (8001f64 <__assert_func+0x30>)
 8001f46:	9100      	str	r1, [sp, #0]
 8001f48:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8001f4c:	4906      	ldr	r1, [pc, #24]	; (8001f68 <__assert_func+0x34>)
 8001f4e:	462b      	mov	r3, r5
 8001f50:	f000 f9bc 	bl	80022cc <fiprintf>
 8001f54:	f000 f9dc 	bl	8002310 <abort>
 8001f58:	4b04      	ldr	r3, [pc, #16]	; (8001f6c <__assert_func+0x38>)
 8001f5a:	461c      	mov	r4, r3
 8001f5c:	e7f3      	b.n	8001f46 <__assert_func+0x12>
 8001f5e:	bf00      	nop
 8001f60:	20000068 	.word	0x20000068
 8001f64:	08002c17 	.word	0x08002c17
 8001f68:	08002c24 	.word	0x08002c24
 8001f6c:	08002c52 	.word	0x08002c52

08001f70 <_free_r>:
 8001f70:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001f72:	2900      	cmp	r1, #0
 8001f74:	d044      	beq.n	8002000 <_free_r+0x90>
 8001f76:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001f7a:	9001      	str	r0, [sp, #4]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	f1a1 0404 	sub.w	r4, r1, #4
 8001f82:	bfb8      	it	lt
 8001f84:	18e4      	addlt	r4, r4, r3
 8001f86:	f000 f8e7 	bl	8002158 <__malloc_lock>
 8001f8a:	4a1e      	ldr	r2, [pc, #120]	; (8002004 <_free_r+0x94>)
 8001f8c:	9801      	ldr	r0, [sp, #4]
 8001f8e:	6813      	ldr	r3, [r2, #0]
 8001f90:	b933      	cbnz	r3, 8001fa0 <_free_r+0x30>
 8001f92:	6063      	str	r3, [r4, #4]
 8001f94:	6014      	str	r4, [r2, #0]
 8001f96:	b003      	add	sp, #12
 8001f98:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001f9c:	f000 b8e2 	b.w	8002164 <__malloc_unlock>
 8001fa0:	42a3      	cmp	r3, r4
 8001fa2:	d908      	bls.n	8001fb6 <_free_r+0x46>
 8001fa4:	6825      	ldr	r5, [r4, #0]
 8001fa6:	1961      	adds	r1, r4, r5
 8001fa8:	428b      	cmp	r3, r1
 8001faa:	bf01      	itttt	eq
 8001fac:	6819      	ldreq	r1, [r3, #0]
 8001fae:	685b      	ldreq	r3, [r3, #4]
 8001fb0:	1949      	addeq	r1, r1, r5
 8001fb2:	6021      	streq	r1, [r4, #0]
 8001fb4:	e7ed      	b.n	8001f92 <_free_r+0x22>
 8001fb6:	461a      	mov	r2, r3
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	b10b      	cbz	r3, 8001fc0 <_free_r+0x50>
 8001fbc:	42a3      	cmp	r3, r4
 8001fbe:	d9fa      	bls.n	8001fb6 <_free_r+0x46>
 8001fc0:	6811      	ldr	r1, [r2, #0]
 8001fc2:	1855      	adds	r5, r2, r1
 8001fc4:	42a5      	cmp	r5, r4
 8001fc6:	d10b      	bne.n	8001fe0 <_free_r+0x70>
 8001fc8:	6824      	ldr	r4, [r4, #0]
 8001fca:	4421      	add	r1, r4
 8001fcc:	1854      	adds	r4, r2, r1
 8001fce:	42a3      	cmp	r3, r4
 8001fd0:	6011      	str	r1, [r2, #0]
 8001fd2:	d1e0      	bne.n	8001f96 <_free_r+0x26>
 8001fd4:	681c      	ldr	r4, [r3, #0]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	6053      	str	r3, [r2, #4]
 8001fda:	440c      	add	r4, r1
 8001fdc:	6014      	str	r4, [r2, #0]
 8001fde:	e7da      	b.n	8001f96 <_free_r+0x26>
 8001fe0:	d902      	bls.n	8001fe8 <_free_r+0x78>
 8001fe2:	230c      	movs	r3, #12
 8001fe4:	6003      	str	r3, [r0, #0]
 8001fe6:	e7d6      	b.n	8001f96 <_free_r+0x26>
 8001fe8:	6825      	ldr	r5, [r4, #0]
 8001fea:	1961      	adds	r1, r4, r5
 8001fec:	428b      	cmp	r3, r1
 8001fee:	bf04      	itt	eq
 8001ff0:	6819      	ldreq	r1, [r3, #0]
 8001ff2:	685b      	ldreq	r3, [r3, #4]
 8001ff4:	6063      	str	r3, [r4, #4]
 8001ff6:	bf04      	itt	eq
 8001ff8:	1949      	addeq	r1, r1, r5
 8001ffa:	6021      	streq	r1, [r4, #0]
 8001ffc:	6054      	str	r4, [r2, #4]
 8001ffe:	e7ca      	b.n	8001f96 <_free_r+0x26>
 8002000:	b003      	add	sp, #12
 8002002:	bd30      	pop	{r4, r5, pc}
 8002004:	200001f8 	.word	0x200001f8

08002008 <malloc>:
 8002008:	4b02      	ldr	r3, [pc, #8]	; (8002014 <malloc+0xc>)
 800200a:	4601      	mov	r1, r0
 800200c:	6818      	ldr	r0, [r3, #0]
 800200e:	f000 b823 	b.w	8002058 <_malloc_r>
 8002012:	bf00      	nop
 8002014:	20000068 	.word	0x20000068

08002018 <sbrk_aligned>:
 8002018:	b570      	push	{r4, r5, r6, lr}
 800201a:	4e0e      	ldr	r6, [pc, #56]	; (8002054 <sbrk_aligned+0x3c>)
 800201c:	460c      	mov	r4, r1
 800201e:	6831      	ldr	r1, [r6, #0]
 8002020:	4605      	mov	r5, r0
 8002022:	b911      	cbnz	r1, 800202a <sbrk_aligned+0x12>
 8002024:	f000 f964 	bl	80022f0 <_sbrk_r>
 8002028:	6030      	str	r0, [r6, #0]
 800202a:	4621      	mov	r1, r4
 800202c:	4628      	mov	r0, r5
 800202e:	f000 f95f 	bl	80022f0 <_sbrk_r>
 8002032:	1c43      	adds	r3, r0, #1
 8002034:	d00a      	beq.n	800204c <sbrk_aligned+0x34>
 8002036:	1cc4      	adds	r4, r0, #3
 8002038:	f024 0403 	bic.w	r4, r4, #3
 800203c:	42a0      	cmp	r0, r4
 800203e:	d007      	beq.n	8002050 <sbrk_aligned+0x38>
 8002040:	1a21      	subs	r1, r4, r0
 8002042:	4628      	mov	r0, r5
 8002044:	f000 f954 	bl	80022f0 <_sbrk_r>
 8002048:	3001      	adds	r0, #1
 800204a:	d101      	bne.n	8002050 <sbrk_aligned+0x38>
 800204c:	f04f 34ff 	mov.w	r4, #4294967295
 8002050:	4620      	mov	r0, r4
 8002052:	bd70      	pop	{r4, r5, r6, pc}
 8002054:	200001fc 	.word	0x200001fc

08002058 <_malloc_r>:
 8002058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800205c:	1ccd      	adds	r5, r1, #3
 800205e:	f025 0503 	bic.w	r5, r5, #3
 8002062:	3508      	adds	r5, #8
 8002064:	2d0c      	cmp	r5, #12
 8002066:	bf38      	it	cc
 8002068:	250c      	movcc	r5, #12
 800206a:	2d00      	cmp	r5, #0
 800206c:	4607      	mov	r7, r0
 800206e:	db01      	blt.n	8002074 <_malloc_r+0x1c>
 8002070:	42a9      	cmp	r1, r5
 8002072:	d905      	bls.n	8002080 <_malloc_r+0x28>
 8002074:	230c      	movs	r3, #12
 8002076:	603b      	str	r3, [r7, #0]
 8002078:	2600      	movs	r6, #0
 800207a:	4630      	mov	r0, r6
 800207c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002080:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002154 <_malloc_r+0xfc>
 8002084:	f000 f868 	bl	8002158 <__malloc_lock>
 8002088:	f8d8 3000 	ldr.w	r3, [r8]
 800208c:	461c      	mov	r4, r3
 800208e:	bb5c      	cbnz	r4, 80020e8 <_malloc_r+0x90>
 8002090:	4629      	mov	r1, r5
 8002092:	4638      	mov	r0, r7
 8002094:	f7ff ffc0 	bl	8002018 <sbrk_aligned>
 8002098:	1c43      	adds	r3, r0, #1
 800209a:	4604      	mov	r4, r0
 800209c:	d155      	bne.n	800214a <_malloc_r+0xf2>
 800209e:	f8d8 4000 	ldr.w	r4, [r8]
 80020a2:	4626      	mov	r6, r4
 80020a4:	2e00      	cmp	r6, #0
 80020a6:	d145      	bne.n	8002134 <_malloc_r+0xdc>
 80020a8:	2c00      	cmp	r4, #0
 80020aa:	d048      	beq.n	800213e <_malloc_r+0xe6>
 80020ac:	6823      	ldr	r3, [r4, #0]
 80020ae:	4631      	mov	r1, r6
 80020b0:	4638      	mov	r0, r7
 80020b2:	eb04 0903 	add.w	r9, r4, r3
 80020b6:	f000 f91b 	bl	80022f0 <_sbrk_r>
 80020ba:	4581      	cmp	r9, r0
 80020bc:	d13f      	bne.n	800213e <_malloc_r+0xe6>
 80020be:	6821      	ldr	r1, [r4, #0]
 80020c0:	1a6d      	subs	r5, r5, r1
 80020c2:	4629      	mov	r1, r5
 80020c4:	4638      	mov	r0, r7
 80020c6:	f7ff ffa7 	bl	8002018 <sbrk_aligned>
 80020ca:	3001      	adds	r0, #1
 80020cc:	d037      	beq.n	800213e <_malloc_r+0xe6>
 80020ce:	6823      	ldr	r3, [r4, #0]
 80020d0:	442b      	add	r3, r5
 80020d2:	6023      	str	r3, [r4, #0]
 80020d4:	f8d8 3000 	ldr.w	r3, [r8]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d038      	beq.n	800214e <_malloc_r+0xf6>
 80020dc:	685a      	ldr	r2, [r3, #4]
 80020de:	42a2      	cmp	r2, r4
 80020e0:	d12b      	bne.n	800213a <_malloc_r+0xe2>
 80020e2:	2200      	movs	r2, #0
 80020e4:	605a      	str	r2, [r3, #4]
 80020e6:	e00f      	b.n	8002108 <_malloc_r+0xb0>
 80020e8:	6822      	ldr	r2, [r4, #0]
 80020ea:	1b52      	subs	r2, r2, r5
 80020ec:	d41f      	bmi.n	800212e <_malloc_r+0xd6>
 80020ee:	2a0b      	cmp	r2, #11
 80020f0:	d917      	bls.n	8002122 <_malloc_r+0xca>
 80020f2:	1961      	adds	r1, r4, r5
 80020f4:	42a3      	cmp	r3, r4
 80020f6:	6025      	str	r5, [r4, #0]
 80020f8:	bf18      	it	ne
 80020fa:	6059      	strne	r1, [r3, #4]
 80020fc:	6863      	ldr	r3, [r4, #4]
 80020fe:	bf08      	it	eq
 8002100:	f8c8 1000 	streq.w	r1, [r8]
 8002104:	5162      	str	r2, [r4, r5]
 8002106:	604b      	str	r3, [r1, #4]
 8002108:	4638      	mov	r0, r7
 800210a:	f104 060b 	add.w	r6, r4, #11
 800210e:	f000 f829 	bl	8002164 <__malloc_unlock>
 8002112:	f026 0607 	bic.w	r6, r6, #7
 8002116:	1d23      	adds	r3, r4, #4
 8002118:	1af2      	subs	r2, r6, r3
 800211a:	d0ae      	beq.n	800207a <_malloc_r+0x22>
 800211c:	1b9b      	subs	r3, r3, r6
 800211e:	50a3      	str	r3, [r4, r2]
 8002120:	e7ab      	b.n	800207a <_malloc_r+0x22>
 8002122:	42a3      	cmp	r3, r4
 8002124:	6862      	ldr	r2, [r4, #4]
 8002126:	d1dd      	bne.n	80020e4 <_malloc_r+0x8c>
 8002128:	f8c8 2000 	str.w	r2, [r8]
 800212c:	e7ec      	b.n	8002108 <_malloc_r+0xb0>
 800212e:	4623      	mov	r3, r4
 8002130:	6864      	ldr	r4, [r4, #4]
 8002132:	e7ac      	b.n	800208e <_malloc_r+0x36>
 8002134:	4634      	mov	r4, r6
 8002136:	6876      	ldr	r6, [r6, #4]
 8002138:	e7b4      	b.n	80020a4 <_malloc_r+0x4c>
 800213a:	4613      	mov	r3, r2
 800213c:	e7cc      	b.n	80020d8 <_malloc_r+0x80>
 800213e:	230c      	movs	r3, #12
 8002140:	603b      	str	r3, [r7, #0]
 8002142:	4638      	mov	r0, r7
 8002144:	f000 f80e 	bl	8002164 <__malloc_unlock>
 8002148:	e797      	b.n	800207a <_malloc_r+0x22>
 800214a:	6025      	str	r5, [r4, #0]
 800214c:	e7dc      	b.n	8002108 <_malloc_r+0xb0>
 800214e:	605b      	str	r3, [r3, #4]
 8002150:	deff      	udf	#255	; 0xff
 8002152:	bf00      	nop
 8002154:	200001f8 	.word	0x200001f8

08002158 <__malloc_lock>:
 8002158:	4801      	ldr	r0, [pc, #4]	; (8002160 <__malloc_lock+0x8>)
 800215a:	f7ff bee8 	b.w	8001f2e <__retarget_lock_acquire_recursive>
 800215e:	bf00      	nop
 8002160:	200001f4 	.word	0x200001f4

08002164 <__malloc_unlock>:
 8002164:	4801      	ldr	r0, [pc, #4]	; (800216c <__malloc_unlock+0x8>)
 8002166:	f7ff bee3 	b.w	8001f30 <__retarget_lock_release_recursive>
 800216a:	bf00      	nop
 800216c:	200001f4 	.word	0x200001f4

08002170 <__sflush_r>:
 8002170:	898a      	ldrh	r2, [r1, #12]
 8002172:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002176:	4605      	mov	r5, r0
 8002178:	0710      	lsls	r0, r2, #28
 800217a:	460c      	mov	r4, r1
 800217c:	d458      	bmi.n	8002230 <__sflush_r+0xc0>
 800217e:	684b      	ldr	r3, [r1, #4]
 8002180:	2b00      	cmp	r3, #0
 8002182:	dc05      	bgt.n	8002190 <__sflush_r+0x20>
 8002184:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002186:	2b00      	cmp	r3, #0
 8002188:	dc02      	bgt.n	8002190 <__sflush_r+0x20>
 800218a:	2000      	movs	r0, #0
 800218c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002190:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002192:	2e00      	cmp	r6, #0
 8002194:	d0f9      	beq.n	800218a <__sflush_r+0x1a>
 8002196:	2300      	movs	r3, #0
 8002198:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800219c:	682f      	ldr	r7, [r5, #0]
 800219e:	6a21      	ldr	r1, [r4, #32]
 80021a0:	602b      	str	r3, [r5, #0]
 80021a2:	d032      	beq.n	800220a <__sflush_r+0x9a>
 80021a4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80021a6:	89a3      	ldrh	r3, [r4, #12]
 80021a8:	075a      	lsls	r2, r3, #29
 80021aa:	d505      	bpl.n	80021b8 <__sflush_r+0x48>
 80021ac:	6863      	ldr	r3, [r4, #4]
 80021ae:	1ac0      	subs	r0, r0, r3
 80021b0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80021b2:	b10b      	cbz	r3, 80021b8 <__sflush_r+0x48>
 80021b4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80021b6:	1ac0      	subs	r0, r0, r3
 80021b8:	2300      	movs	r3, #0
 80021ba:	4602      	mov	r2, r0
 80021bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80021be:	6a21      	ldr	r1, [r4, #32]
 80021c0:	4628      	mov	r0, r5
 80021c2:	47b0      	blx	r6
 80021c4:	1c43      	adds	r3, r0, #1
 80021c6:	89a3      	ldrh	r3, [r4, #12]
 80021c8:	d106      	bne.n	80021d8 <__sflush_r+0x68>
 80021ca:	6829      	ldr	r1, [r5, #0]
 80021cc:	291d      	cmp	r1, #29
 80021ce:	d82b      	bhi.n	8002228 <__sflush_r+0xb8>
 80021d0:	4a29      	ldr	r2, [pc, #164]	; (8002278 <__sflush_r+0x108>)
 80021d2:	410a      	asrs	r2, r1
 80021d4:	07d6      	lsls	r6, r2, #31
 80021d6:	d427      	bmi.n	8002228 <__sflush_r+0xb8>
 80021d8:	2200      	movs	r2, #0
 80021da:	6062      	str	r2, [r4, #4]
 80021dc:	04d9      	lsls	r1, r3, #19
 80021de:	6922      	ldr	r2, [r4, #16]
 80021e0:	6022      	str	r2, [r4, #0]
 80021e2:	d504      	bpl.n	80021ee <__sflush_r+0x7e>
 80021e4:	1c42      	adds	r2, r0, #1
 80021e6:	d101      	bne.n	80021ec <__sflush_r+0x7c>
 80021e8:	682b      	ldr	r3, [r5, #0]
 80021ea:	b903      	cbnz	r3, 80021ee <__sflush_r+0x7e>
 80021ec:	6560      	str	r0, [r4, #84]	; 0x54
 80021ee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80021f0:	602f      	str	r7, [r5, #0]
 80021f2:	2900      	cmp	r1, #0
 80021f4:	d0c9      	beq.n	800218a <__sflush_r+0x1a>
 80021f6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80021fa:	4299      	cmp	r1, r3
 80021fc:	d002      	beq.n	8002204 <__sflush_r+0x94>
 80021fe:	4628      	mov	r0, r5
 8002200:	f7ff feb6 	bl	8001f70 <_free_r>
 8002204:	2000      	movs	r0, #0
 8002206:	6360      	str	r0, [r4, #52]	; 0x34
 8002208:	e7c0      	b.n	800218c <__sflush_r+0x1c>
 800220a:	2301      	movs	r3, #1
 800220c:	4628      	mov	r0, r5
 800220e:	47b0      	blx	r6
 8002210:	1c41      	adds	r1, r0, #1
 8002212:	d1c8      	bne.n	80021a6 <__sflush_r+0x36>
 8002214:	682b      	ldr	r3, [r5, #0]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d0c5      	beq.n	80021a6 <__sflush_r+0x36>
 800221a:	2b1d      	cmp	r3, #29
 800221c:	d001      	beq.n	8002222 <__sflush_r+0xb2>
 800221e:	2b16      	cmp	r3, #22
 8002220:	d101      	bne.n	8002226 <__sflush_r+0xb6>
 8002222:	602f      	str	r7, [r5, #0]
 8002224:	e7b1      	b.n	800218a <__sflush_r+0x1a>
 8002226:	89a3      	ldrh	r3, [r4, #12]
 8002228:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800222c:	81a3      	strh	r3, [r4, #12]
 800222e:	e7ad      	b.n	800218c <__sflush_r+0x1c>
 8002230:	690f      	ldr	r7, [r1, #16]
 8002232:	2f00      	cmp	r7, #0
 8002234:	d0a9      	beq.n	800218a <__sflush_r+0x1a>
 8002236:	0793      	lsls	r3, r2, #30
 8002238:	680e      	ldr	r6, [r1, #0]
 800223a:	bf08      	it	eq
 800223c:	694b      	ldreq	r3, [r1, #20]
 800223e:	600f      	str	r7, [r1, #0]
 8002240:	bf18      	it	ne
 8002242:	2300      	movne	r3, #0
 8002244:	eba6 0807 	sub.w	r8, r6, r7
 8002248:	608b      	str	r3, [r1, #8]
 800224a:	f1b8 0f00 	cmp.w	r8, #0
 800224e:	dd9c      	ble.n	800218a <__sflush_r+0x1a>
 8002250:	6a21      	ldr	r1, [r4, #32]
 8002252:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002254:	4643      	mov	r3, r8
 8002256:	463a      	mov	r2, r7
 8002258:	4628      	mov	r0, r5
 800225a:	47b0      	blx	r6
 800225c:	2800      	cmp	r0, #0
 800225e:	dc06      	bgt.n	800226e <__sflush_r+0xfe>
 8002260:	89a3      	ldrh	r3, [r4, #12]
 8002262:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002266:	81a3      	strh	r3, [r4, #12]
 8002268:	f04f 30ff 	mov.w	r0, #4294967295
 800226c:	e78e      	b.n	800218c <__sflush_r+0x1c>
 800226e:	4407      	add	r7, r0
 8002270:	eba8 0800 	sub.w	r8, r8, r0
 8002274:	e7e9      	b.n	800224a <__sflush_r+0xda>
 8002276:	bf00      	nop
 8002278:	dfbffffe 	.word	0xdfbffffe

0800227c <_fflush_r>:
 800227c:	b538      	push	{r3, r4, r5, lr}
 800227e:	690b      	ldr	r3, [r1, #16]
 8002280:	4605      	mov	r5, r0
 8002282:	460c      	mov	r4, r1
 8002284:	b913      	cbnz	r3, 800228c <_fflush_r+0x10>
 8002286:	2500      	movs	r5, #0
 8002288:	4628      	mov	r0, r5
 800228a:	bd38      	pop	{r3, r4, r5, pc}
 800228c:	b118      	cbz	r0, 8002296 <_fflush_r+0x1a>
 800228e:	6a03      	ldr	r3, [r0, #32]
 8002290:	b90b      	cbnz	r3, 8002296 <_fflush_r+0x1a>
 8002292:	f7ff fd59 	bl	8001d48 <__sinit>
 8002296:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d0f3      	beq.n	8002286 <_fflush_r+0xa>
 800229e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80022a0:	07d0      	lsls	r0, r2, #31
 80022a2:	d404      	bmi.n	80022ae <_fflush_r+0x32>
 80022a4:	0599      	lsls	r1, r3, #22
 80022a6:	d402      	bmi.n	80022ae <_fflush_r+0x32>
 80022a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80022aa:	f7ff fe40 	bl	8001f2e <__retarget_lock_acquire_recursive>
 80022ae:	4628      	mov	r0, r5
 80022b0:	4621      	mov	r1, r4
 80022b2:	f7ff ff5d 	bl	8002170 <__sflush_r>
 80022b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80022b8:	07da      	lsls	r2, r3, #31
 80022ba:	4605      	mov	r5, r0
 80022bc:	d4e4      	bmi.n	8002288 <_fflush_r+0xc>
 80022be:	89a3      	ldrh	r3, [r4, #12]
 80022c0:	059b      	lsls	r3, r3, #22
 80022c2:	d4e1      	bmi.n	8002288 <_fflush_r+0xc>
 80022c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80022c6:	f7ff fe33 	bl	8001f30 <__retarget_lock_release_recursive>
 80022ca:	e7dd      	b.n	8002288 <_fflush_r+0xc>

080022cc <fiprintf>:
 80022cc:	b40e      	push	{r1, r2, r3}
 80022ce:	b503      	push	{r0, r1, lr}
 80022d0:	4601      	mov	r1, r0
 80022d2:	ab03      	add	r3, sp, #12
 80022d4:	4805      	ldr	r0, [pc, #20]	; (80022ec <fiprintf+0x20>)
 80022d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80022da:	6800      	ldr	r0, [r0, #0]
 80022dc:	9301      	str	r3, [sp, #4]
 80022de:	f000 f847 	bl	8002370 <_vfiprintf_r>
 80022e2:	b002      	add	sp, #8
 80022e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80022e8:	b003      	add	sp, #12
 80022ea:	4770      	bx	lr
 80022ec:	20000068 	.word	0x20000068

080022f0 <_sbrk_r>:
 80022f0:	b538      	push	{r3, r4, r5, lr}
 80022f2:	4d06      	ldr	r5, [pc, #24]	; (800230c <_sbrk_r+0x1c>)
 80022f4:	2300      	movs	r3, #0
 80022f6:	4604      	mov	r4, r0
 80022f8:	4608      	mov	r0, r1
 80022fa:	602b      	str	r3, [r5, #0]
 80022fc:	f7fe fbdc 	bl	8000ab8 <_sbrk>
 8002300:	1c43      	adds	r3, r0, #1
 8002302:	d102      	bne.n	800230a <_sbrk_r+0x1a>
 8002304:	682b      	ldr	r3, [r5, #0]
 8002306:	b103      	cbz	r3, 800230a <_sbrk_r+0x1a>
 8002308:	6023      	str	r3, [r4, #0]
 800230a:	bd38      	pop	{r3, r4, r5, pc}
 800230c:	200001f0 	.word	0x200001f0

08002310 <abort>:
 8002310:	b508      	push	{r3, lr}
 8002312:	2006      	movs	r0, #6
 8002314:	f000 fb94 	bl	8002a40 <raise>
 8002318:	2001      	movs	r0, #1
 800231a:	f7fe fb56 	bl	80009ca <_exit>

0800231e <__sfputc_r>:
 800231e:	6893      	ldr	r3, [r2, #8]
 8002320:	3b01      	subs	r3, #1
 8002322:	2b00      	cmp	r3, #0
 8002324:	b410      	push	{r4}
 8002326:	6093      	str	r3, [r2, #8]
 8002328:	da08      	bge.n	800233c <__sfputc_r+0x1e>
 800232a:	6994      	ldr	r4, [r2, #24]
 800232c:	42a3      	cmp	r3, r4
 800232e:	db01      	blt.n	8002334 <__sfputc_r+0x16>
 8002330:	290a      	cmp	r1, #10
 8002332:	d103      	bne.n	800233c <__sfputc_r+0x1e>
 8002334:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002338:	f000 bac4 	b.w	80028c4 <__swbuf_r>
 800233c:	6813      	ldr	r3, [r2, #0]
 800233e:	1c58      	adds	r0, r3, #1
 8002340:	6010      	str	r0, [r2, #0]
 8002342:	7019      	strb	r1, [r3, #0]
 8002344:	4608      	mov	r0, r1
 8002346:	f85d 4b04 	ldr.w	r4, [sp], #4
 800234a:	4770      	bx	lr

0800234c <__sfputs_r>:
 800234c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800234e:	4606      	mov	r6, r0
 8002350:	460f      	mov	r7, r1
 8002352:	4614      	mov	r4, r2
 8002354:	18d5      	adds	r5, r2, r3
 8002356:	42ac      	cmp	r4, r5
 8002358:	d101      	bne.n	800235e <__sfputs_r+0x12>
 800235a:	2000      	movs	r0, #0
 800235c:	e007      	b.n	800236e <__sfputs_r+0x22>
 800235e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002362:	463a      	mov	r2, r7
 8002364:	4630      	mov	r0, r6
 8002366:	f7ff ffda 	bl	800231e <__sfputc_r>
 800236a:	1c43      	adds	r3, r0, #1
 800236c:	d1f3      	bne.n	8002356 <__sfputs_r+0xa>
 800236e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002370 <_vfiprintf_r>:
 8002370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002374:	460d      	mov	r5, r1
 8002376:	b09d      	sub	sp, #116	; 0x74
 8002378:	4614      	mov	r4, r2
 800237a:	4698      	mov	r8, r3
 800237c:	4606      	mov	r6, r0
 800237e:	b118      	cbz	r0, 8002388 <_vfiprintf_r+0x18>
 8002380:	6a03      	ldr	r3, [r0, #32]
 8002382:	b90b      	cbnz	r3, 8002388 <_vfiprintf_r+0x18>
 8002384:	f7ff fce0 	bl	8001d48 <__sinit>
 8002388:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800238a:	07d9      	lsls	r1, r3, #31
 800238c:	d405      	bmi.n	800239a <_vfiprintf_r+0x2a>
 800238e:	89ab      	ldrh	r3, [r5, #12]
 8002390:	059a      	lsls	r2, r3, #22
 8002392:	d402      	bmi.n	800239a <_vfiprintf_r+0x2a>
 8002394:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002396:	f7ff fdca 	bl	8001f2e <__retarget_lock_acquire_recursive>
 800239a:	89ab      	ldrh	r3, [r5, #12]
 800239c:	071b      	lsls	r3, r3, #28
 800239e:	d501      	bpl.n	80023a4 <_vfiprintf_r+0x34>
 80023a0:	692b      	ldr	r3, [r5, #16]
 80023a2:	b99b      	cbnz	r3, 80023cc <_vfiprintf_r+0x5c>
 80023a4:	4629      	mov	r1, r5
 80023a6:	4630      	mov	r0, r6
 80023a8:	f000 faca 	bl	8002940 <__swsetup_r>
 80023ac:	b170      	cbz	r0, 80023cc <_vfiprintf_r+0x5c>
 80023ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80023b0:	07dc      	lsls	r4, r3, #31
 80023b2:	d504      	bpl.n	80023be <_vfiprintf_r+0x4e>
 80023b4:	f04f 30ff 	mov.w	r0, #4294967295
 80023b8:	b01d      	add	sp, #116	; 0x74
 80023ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80023be:	89ab      	ldrh	r3, [r5, #12]
 80023c0:	0598      	lsls	r0, r3, #22
 80023c2:	d4f7      	bmi.n	80023b4 <_vfiprintf_r+0x44>
 80023c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80023c6:	f7ff fdb3 	bl	8001f30 <__retarget_lock_release_recursive>
 80023ca:	e7f3      	b.n	80023b4 <_vfiprintf_r+0x44>
 80023cc:	2300      	movs	r3, #0
 80023ce:	9309      	str	r3, [sp, #36]	; 0x24
 80023d0:	2320      	movs	r3, #32
 80023d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80023d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80023da:	2330      	movs	r3, #48	; 0x30
 80023dc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8002590 <_vfiprintf_r+0x220>
 80023e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80023e4:	f04f 0901 	mov.w	r9, #1
 80023e8:	4623      	mov	r3, r4
 80023ea:	469a      	mov	sl, r3
 80023ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80023f0:	b10a      	cbz	r2, 80023f6 <_vfiprintf_r+0x86>
 80023f2:	2a25      	cmp	r2, #37	; 0x25
 80023f4:	d1f9      	bne.n	80023ea <_vfiprintf_r+0x7a>
 80023f6:	ebba 0b04 	subs.w	fp, sl, r4
 80023fa:	d00b      	beq.n	8002414 <_vfiprintf_r+0xa4>
 80023fc:	465b      	mov	r3, fp
 80023fe:	4622      	mov	r2, r4
 8002400:	4629      	mov	r1, r5
 8002402:	4630      	mov	r0, r6
 8002404:	f7ff ffa2 	bl	800234c <__sfputs_r>
 8002408:	3001      	adds	r0, #1
 800240a:	f000 80a9 	beq.w	8002560 <_vfiprintf_r+0x1f0>
 800240e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002410:	445a      	add	r2, fp
 8002412:	9209      	str	r2, [sp, #36]	; 0x24
 8002414:	f89a 3000 	ldrb.w	r3, [sl]
 8002418:	2b00      	cmp	r3, #0
 800241a:	f000 80a1 	beq.w	8002560 <_vfiprintf_r+0x1f0>
 800241e:	2300      	movs	r3, #0
 8002420:	f04f 32ff 	mov.w	r2, #4294967295
 8002424:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002428:	f10a 0a01 	add.w	sl, sl, #1
 800242c:	9304      	str	r3, [sp, #16]
 800242e:	9307      	str	r3, [sp, #28]
 8002430:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002434:	931a      	str	r3, [sp, #104]	; 0x68
 8002436:	4654      	mov	r4, sl
 8002438:	2205      	movs	r2, #5
 800243a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800243e:	4854      	ldr	r0, [pc, #336]	; (8002590 <_vfiprintf_r+0x220>)
 8002440:	f7fd fece 	bl	80001e0 <memchr>
 8002444:	9a04      	ldr	r2, [sp, #16]
 8002446:	b9d8      	cbnz	r0, 8002480 <_vfiprintf_r+0x110>
 8002448:	06d1      	lsls	r1, r2, #27
 800244a:	bf44      	itt	mi
 800244c:	2320      	movmi	r3, #32
 800244e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002452:	0713      	lsls	r3, r2, #28
 8002454:	bf44      	itt	mi
 8002456:	232b      	movmi	r3, #43	; 0x2b
 8002458:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800245c:	f89a 3000 	ldrb.w	r3, [sl]
 8002460:	2b2a      	cmp	r3, #42	; 0x2a
 8002462:	d015      	beq.n	8002490 <_vfiprintf_r+0x120>
 8002464:	9a07      	ldr	r2, [sp, #28]
 8002466:	4654      	mov	r4, sl
 8002468:	2000      	movs	r0, #0
 800246a:	f04f 0c0a 	mov.w	ip, #10
 800246e:	4621      	mov	r1, r4
 8002470:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002474:	3b30      	subs	r3, #48	; 0x30
 8002476:	2b09      	cmp	r3, #9
 8002478:	d94d      	bls.n	8002516 <_vfiprintf_r+0x1a6>
 800247a:	b1b0      	cbz	r0, 80024aa <_vfiprintf_r+0x13a>
 800247c:	9207      	str	r2, [sp, #28]
 800247e:	e014      	b.n	80024aa <_vfiprintf_r+0x13a>
 8002480:	eba0 0308 	sub.w	r3, r0, r8
 8002484:	fa09 f303 	lsl.w	r3, r9, r3
 8002488:	4313      	orrs	r3, r2
 800248a:	9304      	str	r3, [sp, #16]
 800248c:	46a2      	mov	sl, r4
 800248e:	e7d2      	b.n	8002436 <_vfiprintf_r+0xc6>
 8002490:	9b03      	ldr	r3, [sp, #12]
 8002492:	1d19      	adds	r1, r3, #4
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	9103      	str	r1, [sp, #12]
 8002498:	2b00      	cmp	r3, #0
 800249a:	bfbb      	ittet	lt
 800249c:	425b      	neglt	r3, r3
 800249e:	f042 0202 	orrlt.w	r2, r2, #2
 80024a2:	9307      	strge	r3, [sp, #28]
 80024a4:	9307      	strlt	r3, [sp, #28]
 80024a6:	bfb8      	it	lt
 80024a8:	9204      	strlt	r2, [sp, #16]
 80024aa:	7823      	ldrb	r3, [r4, #0]
 80024ac:	2b2e      	cmp	r3, #46	; 0x2e
 80024ae:	d10c      	bne.n	80024ca <_vfiprintf_r+0x15a>
 80024b0:	7863      	ldrb	r3, [r4, #1]
 80024b2:	2b2a      	cmp	r3, #42	; 0x2a
 80024b4:	d134      	bne.n	8002520 <_vfiprintf_r+0x1b0>
 80024b6:	9b03      	ldr	r3, [sp, #12]
 80024b8:	1d1a      	adds	r2, r3, #4
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	9203      	str	r2, [sp, #12]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	bfb8      	it	lt
 80024c2:	f04f 33ff 	movlt.w	r3, #4294967295
 80024c6:	3402      	adds	r4, #2
 80024c8:	9305      	str	r3, [sp, #20]
 80024ca:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80025a0 <_vfiprintf_r+0x230>
 80024ce:	7821      	ldrb	r1, [r4, #0]
 80024d0:	2203      	movs	r2, #3
 80024d2:	4650      	mov	r0, sl
 80024d4:	f7fd fe84 	bl	80001e0 <memchr>
 80024d8:	b138      	cbz	r0, 80024ea <_vfiprintf_r+0x17a>
 80024da:	9b04      	ldr	r3, [sp, #16]
 80024dc:	eba0 000a 	sub.w	r0, r0, sl
 80024e0:	2240      	movs	r2, #64	; 0x40
 80024e2:	4082      	lsls	r2, r0
 80024e4:	4313      	orrs	r3, r2
 80024e6:	3401      	adds	r4, #1
 80024e8:	9304      	str	r3, [sp, #16]
 80024ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80024ee:	4829      	ldr	r0, [pc, #164]	; (8002594 <_vfiprintf_r+0x224>)
 80024f0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80024f4:	2206      	movs	r2, #6
 80024f6:	f7fd fe73 	bl	80001e0 <memchr>
 80024fa:	2800      	cmp	r0, #0
 80024fc:	d03f      	beq.n	800257e <_vfiprintf_r+0x20e>
 80024fe:	4b26      	ldr	r3, [pc, #152]	; (8002598 <_vfiprintf_r+0x228>)
 8002500:	bb1b      	cbnz	r3, 800254a <_vfiprintf_r+0x1da>
 8002502:	9b03      	ldr	r3, [sp, #12]
 8002504:	3307      	adds	r3, #7
 8002506:	f023 0307 	bic.w	r3, r3, #7
 800250a:	3308      	adds	r3, #8
 800250c:	9303      	str	r3, [sp, #12]
 800250e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002510:	443b      	add	r3, r7
 8002512:	9309      	str	r3, [sp, #36]	; 0x24
 8002514:	e768      	b.n	80023e8 <_vfiprintf_r+0x78>
 8002516:	fb0c 3202 	mla	r2, ip, r2, r3
 800251a:	460c      	mov	r4, r1
 800251c:	2001      	movs	r0, #1
 800251e:	e7a6      	b.n	800246e <_vfiprintf_r+0xfe>
 8002520:	2300      	movs	r3, #0
 8002522:	3401      	adds	r4, #1
 8002524:	9305      	str	r3, [sp, #20]
 8002526:	4619      	mov	r1, r3
 8002528:	f04f 0c0a 	mov.w	ip, #10
 800252c:	4620      	mov	r0, r4
 800252e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002532:	3a30      	subs	r2, #48	; 0x30
 8002534:	2a09      	cmp	r2, #9
 8002536:	d903      	bls.n	8002540 <_vfiprintf_r+0x1d0>
 8002538:	2b00      	cmp	r3, #0
 800253a:	d0c6      	beq.n	80024ca <_vfiprintf_r+0x15a>
 800253c:	9105      	str	r1, [sp, #20]
 800253e:	e7c4      	b.n	80024ca <_vfiprintf_r+0x15a>
 8002540:	fb0c 2101 	mla	r1, ip, r1, r2
 8002544:	4604      	mov	r4, r0
 8002546:	2301      	movs	r3, #1
 8002548:	e7f0      	b.n	800252c <_vfiprintf_r+0x1bc>
 800254a:	ab03      	add	r3, sp, #12
 800254c:	9300      	str	r3, [sp, #0]
 800254e:	462a      	mov	r2, r5
 8002550:	4b12      	ldr	r3, [pc, #72]	; (800259c <_vfiprintf_r+0x22c>)
 8002552:	a904      	add	r1, sp, #16
 8002554:	4630      	mov	r0, r6
 8002556:	f3af 8000 	nop.w
 800255a:	4607      	mov	r7, r0
 800255c:	1c78      	adds	r0, r7, #1
 800255e:	d1d6      	bne.n	800250e <_vfiprintf_r+0x19e>
 8002560:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002562:	07d9      	lsls	r1, r3, #31
 8002564:	d405      	bmi.n	8002572 <_vfiprintf_r+0x202>
 8002566:	89ab      	ldrh	r3, [r5, #12]
 8002568:	059a      	lsls	r2, r3, #22
 800256a:	d402      	bmi.n	8002572 <_vfiprintf_r+0x202>
 800256c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800256e:	f7ff fcdf 	bl	8001f30 <__retarget_lock_release_recursive>
 8002572:	89ab      	ldrh	r3, [r5, #12]
 8002574:	065b      	lsls	r3, r3, #25
 8002576:	f53f af1d 	bmi.w	80023b4 <_vfiprintf_r+0x44>
 800257a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800257c:	e71c      	b.n	80023b8 <_vfiprintf_r+0x48>
 800257e:	ab03      	add	r3, sp, #12
 8002580:	9300      	str	r3, [sp, #0]
 8002582:	462a      	mov	r2, r5
 8002584:	4b05      	ldr	r3, [pc, #20]	; (800259c <_vfiprintf_r+0x22c>)
 8002586:	a904      	add	r1, sp, #16
 8002588:	4630      	mov	r0, r6
 800258a:	f000 f879 	bl	8002680 <_printf_i>
 800258e:	e7e4      	b.n	800255a <_vfiprintf_r+0x1ea>
 8002590:	08002c53 	.word	0x08002c53
 8002594:	08002c5d 	.word	0x08002c5d
 8002598:	00000000 	.word	0x00000000
 800259c:	0800234d 	.word	0x0800234d
 80025a0:	08002c59 	.word	0x08002c59

080025a4 <_printf_common>:
 80025a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80025a8:	4616      	mov	r6, r2
 80025aa:	4699      	mov	r9, r3
 80025ac:	688a      	ldr	r2, [r1, #8]
 80025ae:	690b      	ldr	r3, [r1, #16]
 80025b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80025b4:	4293      	cmp	r3, r2
 80025b6:	bfb8      	it	lt
 80025b8:	4613      	movlt	r3, r2
 80025ba:	6033      	str	r3, [r6, #0]
 80025bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80025c0:	4607      	mov	r7, r0
 80025c2:	460c      	mov	r4, r1
 80025c4:	b10a      	cbz	r2, 80025ca <_printf_common+0x26>
 80025c6:	3301      	adds	r3, #1
 80025c8:	6033      	str	r3, [r6, #0]
 80025ca:	6823      	ldr	r3, [r4, #0]
 80025cc:	0699      	lsls	r1, r3, #26
 80025ce:	bf42      	ittt	mi
 80025d0:	6833      	ldrmi	r3, [r6, #0]
 80025d2:	3302      	addmi	r3, #2
 80025d4:	6033      	strmi	r3, [r6, #0]
 80025d6:	6825      	ldr	r5, [r4, #0]
 80025d8:	f015 0506 	ands.w	r5, r5, #6
 80025dc:	d106      	bne.n	80025ec <_printf_common+0x48>
 80025de:	f104 0a19 	add.w	sl, r4, #25
 80025e2:	68e3      	ldr	r3, [r4, #12]
 80025e4:	6832      	ldr	r2, [r6, #0]
 80025e6:	1a9b      	subs	r3, r3, r2
 80025e8:	42ab      	cmp	r3, r5
 80025ea:	dc26      	bgt.n	800263a <_printf_common+0x96>
 80025ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80025f0:	1e13      	subs	r3, r2, #0
 80025f2:	6822      	ldr	r2, [r4, #0]
 80025f4:	bf18      	it	ne
 80025f6:	2301      	movne	r3, #1
 80025f8:	0692      	lsls	r2, r2, #26
 80025fa:	d42b      	bmi.n	8002654 <_printf_common+0xb0>
 80025fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002600:	4649      	mov	r1, r9
 8002602:	4638      	mov	r0, r7
 8002604:	47c0      	blx	r8
 8002606:	3001      	adds	r0, #1
 8002608:	d01e      	beq.n	8002648 <_printf_common+0xa4>
 800260a:	6823      	ldr	r3, [r4, #0]
 800260c:	6922      	ldr	r2, [r4, #16]
 800260e:	f003 0306 	and.w	r3, r3, #6
 8002612:	2b04      	cmp	r3, #4
 8002614:	bf02      	ittt	eq
 8002616:	68e5      	ldreq	r5, [r4, #12]
 8002618:	6833      	ldreq	r3, [r6, #0]
 800261a:	1aed      	subeq	r5, r5, r3
 800261c:	68a3      	ldr	r3, [r4, #8]
 800261e:	bf0c      	ite	eq
 8002620:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002624:	2500      	movne	r5, #0
 8002626:	4293      	cmp	r3, r2
 8002628:	bfc4      	itt	gt
 800262a:	1a9b      	subgt	r3, r3, r2
 800262c:	18ed      	addgt	r5, r5, r3
 800262e:	2600      	movs	r6, #0
 8002630:	341a      	adds	r4, #26
 8002632:	42b5      	cmp	r5, r6
 8002634:	d11a      	bne.n	800266c <_printf_common+0xc8>
 8002636:	2000      	movs	r0, #0
 8002638:	e008      	b.n	800264c <_printf_common+0xa8>
 800263a:	2301      	movs	r3, #1
 800263c:	4652      	mov	r2, sl
 800263e:	4649      	mov	r1, r9
 8002640:	4638      	mov	r0, r7
 8002642:	47c0      	blx	r8
 8002644:	3001      	adds	r0, #1
 8002646:	d103      	bne.n	8002650 <_printf_common+0xac>
 8002648:	f04f 30ff 	mov.w	r0, #4294967295
 800264c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002650:	3501      	adds	r5, #1
 8002652:	e7c6      	b.n	80025e2 <_printf_common+0x3e>
 8002654:	18e1      	adds	r1, r4, r3
 8002656:	1c5a      	adds	r2, r3, #1
 8002658:	2030      	movs	r0, #48	; 0x30
 800265a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800265e:	4422      	add	r2, r4
 8002660:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002664:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002668:	3302      	adds	r3, #2
 800266a:	e7c7      	b.n	80025fc <_printf_common+0x58>
 800266c:	2301      	movs	r3, #1
 800266e:	4622      	mov	r2, r4
 8002670:	4649      	mov	r1, r9
 8002672:	4638      	mov	r0, r7
 8002674:	47c0      	blx	r8
 8002676:	3001      	adds	r0, #1
 8002678:	d0e6      	beq.n	8002648 <_printf_common+0xa4>
 800267a:	3601      	adds	r6, #1
 800267c:	e7d9      	b.n	8002632 <_printf_common+0x8e>
	...

08002680 <_printf_i>:
 8002680:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002684:	7e0f      	ldrb	r7, [r1, #24]
 8002686:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002688:	2f78      	cmp	r7, #120	; 0x78
 800268a:	4691      	mov	r9, r2
 800268c:	4680      	mov	r8, r0
 800268e:	460c      	mov	r4, r1
 8002690:	469a      	mov	sl, r3
 8002692:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002696:	d807      	bhi.n	80026a8 <_printf_i+0x28>
 8002698:	2f62      	cmp	r7, #98	; 0x62
 800269a:	d80a      	bhi.n	80026b2 <_printf_i+0x32>
 800269c:	2f00      	cmp	r7, #0
 800269e:	f000 80d4 	beq.w	800284a <_printf_i+0x1ca>
 80026a2:	2f58      	cmp	r7, #88	; 0x58
 80026a4:	f000 80c0 	beq.w	8002828 <_printf_i+0x1a8>
 80026a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80026ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80026b0:	e03a      	b.n	8002728 <_printf_i+0xa8>
 80026b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80026b6:	2b15      	cmp	r3, #21
 80026b8:	d8f6      	bhi.n	80026a8 <_printf_i+0x28>
 80026ba:	a101      	add	r1, pc, #4	; (adr r1, 80026c0 <_printf_i+0x40>)
 80026bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80026c0:	08002719 	.word	0x08002719
 80026c4:	0800272d 	.word	0x0800272d
 80026c8:	080026a9 	.word	0x080026a9
 80026cc:	080026a9 	.word	0x080026a9
 80026d0:	080026a9 	.word	0x080026a9
 80026d4:	080026a9 	.word	0x080026a9
 80026d8:	0800272d 	.word	0x0800272d
 80026dc:	080026a9 	.word	0x080026a9
 80026e0:	080026a9 	.word	0x080026a9
 80026e4:	080026a9 	.word	0x080026a9
 80026e8:	080026a9 	.word	0x080026a9
 80026ec:	08002831 	.word	0x08002831
 80026f0:	08002759 	.word	0x08002759
 80026f4:	080027eb 	.word	0x080027eb
 80026f8:	080026a9 	.word	0x080026a9
 80026fc:	080026a9 	.word	0x080026a9
 8002700:	08002853 	.word	0x08002853
 8002704:	080026a9 	.word	0x080026a9
 8002708:	08002759 	.word	0x08002759
 800270c:	080026a9 	.word	0x080026a9
 8002710:	080026a9 	.word	0x080026a9
 8002714:	080027f3 	.word	0x080027f3
 8002718:	682b      	ldr	r3, [r5, #0]
 800271a:	1d1a      	adds	r2, r3, #4
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	602a      	str	r2, [r5, #0]
 8002720:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002724:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002728:	2301      	movs	r3, #1
 800272a:	e09f      	b.n	800286c <_printf_i+0x1ec>
 800272c:	6820      	ldr	r0, [r4, #0]
 800272e:	682b      	ldr	r3, [r5, #0]
 8002730:	0607      	lsls	r7, r0, #24
 8002732:	f103 0104 	add.w	r1, r3, #4
 8002736:	6029      	str	r1, [r5, #0]
 8002738:	d501      	bpl.n	800273e <_printf_i+0xbe>
 800273a:	681e      	ldr	r6, [r3, #0]
 800273c:	e003      	b.n	8002746 <_printf_i+0xc6>
 800273e:	0646      	lsls	r6, r0, #25
 8002740:	d5fb      	bpl.n	800273a <_printf_i+0xba>
 8002742:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002746:	2e00      	cmp	r6, #0
 8002748:	da03      	bge.n	8002752 <_printf_i+0xd2>
 800274a:	232d      	movs	r3, #45	; 0x2d
 800274c:	4276      	negs	r6, r6
 800274e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002752:	485a      	ldr	r0, [pc, #360]	; (80028bc <_printf_i+0x23c>)
 8002754:	230a      	movs	r3, #10
 8002756:	e012      	b.n	800277e <_printf_i+0xfe>
 8002758:	682b      	ldr	r3, [r5, #0]
 800275a:	6820      	ldr	r0, [r4, #0]
 800275c:	1d19      	adds	r1, r3, #4
 800275e:	6029      	str	r1, [r5, #0]
 8002760:	0605      	lsls	r5, r0, #24
 8002762:	d501      	bpl.n	8002768 <_printf_i+0xe8>
 8002764:	681e      	ldr	r6, [r3, #0]
 8002766:	e002      	b.n	800276e <_printf_i+0xee>
 8002768:	0641      	lsls	r1, r0, #25
 800276a:	d5fb      	bpl.n	8002764 <_printf_i+0xe4>
 800276c:	881e      	ldrh	r6, [r3, #0]
 800276e:	4853      	ldr	r0, [pc, #332]	; (80028bc <_printf_i+0x23c>)
 8002770:	2f6f      	cmp	r7, #111	; 0x6f
 8002772:	bf0c      	ite	eq
 8002774:	2308      	moveq	r3, #8
 8002776:	230a      	movne	r3, #10
 8002778:	2100      	movs	r1, #0
 800277a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800277e:	6865      	ldr	r5, [r4, #4]
 8002780:	60a5      	str	r5, [r4, #8]
 8002782:	2d00      	cmp	r5, #0
 8002784:	bfa2      	ittt	ge
 8002786:	6821      	ldrge	r1, [r4, #0]
 8002788:	f021 0104 	bicge.w	r1, r1, #4
 800278c:	6021      	strge	r1, [r4, #0]
 800278e:	b90e      	cbnz	r6, 8002794 <_printf_i+0x114>
 8002790:	2d00      	cmp	r5, #0
 8002792:	d04b      	beq.n	800282c <_printf_i+0x1ac>
 8002794:	4615      	mov	r5, r2
 8002796:	fbb6 f1f3 	udiv	r1, r6, r3
 800279a:	fb03 6711 	mls	r7, r3, r1, r6
 800279e:	5dc7      	ldrb	r7, [r0, r7]
 80027a0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80027a4:	4637      	mov	r7, r6
 80027a6:	42bb      	cmp	r3, r7
 80027a8:	460e      	mov	r6, r1
 80027aa:	d9f4      	bls.n	8002796 <_printf_i+0x116>
 80027ac:	2b08      	cmp	r3, #8
 80027ae:	d10b      	bne.n	80027c8 <_printf_i+0x148>
 80027b0:	6823      	ldr	r3, [r4, #0]
 80027b2:	07de      	lsls	r6, r3, #31
 80027b4:	d508      	bpl.n	80027c8 <_printf_i+0x148>
 80027b6:	6923      	ldr	r3, [r4, #16]
 80027b8:	6861      	ldr	r1, [r4, #4]
 80027ba:	4299      	cmp	r1, r3
 80027bc:	bfde      	ittt	le
 80027be:	2330      	movle	r3, #48	; 0x30
 80027c0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80027c4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80027c8:	1b52      	subs	r2, r2, r5
 80027ca:	6122      	str	r2, [r4, #16]
 80027cc:	f8cd a000 	str.w	sl, [sp]
 80027d0:	464b      	mov	r3, r9
 80027d2:	aa03      	add	r2, sp, #12
 80027d4:	4621      	mov	r1, r4
 80027d6:	4640      	mov	r0, r8
 80027d8:	f7ff fee4 	bl	80025a4 <_printf_common>
 80027dc:	3001      	adds	r0, #1
 80027de:	d14a      	bne.n	8002876 <_printf_i+0x1f6>
 80027e0:	f04f 30ff 	mov.w	r0, #4294967295
 80027e4:	b004      	add	sp, #16
 80027e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80027ea:	6823      	ldr	r3, [r4, #0]
 80027ec:	f043 0320 	orr.w	r3, r3, #32
 80027f0:	6023      	str	r3, [r4, #0]
 80027f2:	4833      	ldr	r0, [pc, #204]	; (80028c0 <_printf_i+0x240>)
 80027f4:	2778      	movs	r7, #120	; 0x78
 80027f6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80027fa:	6823      	ldr	r3, [r4, #0]
 80027fc:	6829      	ldr	r1, [r5, #0]
 80027fe:	061f      	lsls	r7, r3, #24
 8002800:	f851 6b04 	ldr.w	r6, [r1], #4
 8002804:	d402      	bmi.n	800280c <_printf_i+0x18c>
 8002806:	065f      	lsls	r7, r3, #25
 8002808:	bf48      	it	mi
 800280a:	b2b6      	uxthmi	r6, r6
 800280c:	07df      	lsls	r7, r3, #31
 800280e:	bf48      	it	mi
 8002810:	f043 0320 	orrmi.w	r3, r3, #32
 8002814:	6029      	str	r1, [r5, #0]
 8002816:	bf48      	it	mi
 8002818:	6023      	strmi	r3, [r4, #0]
 800281a:	b91e      	cbnz	r6, 8002824 <_printf_i+0x1a4>
 800281c:	6823      	ldr	r3, [r4, #0]
 800281e:	f023 0320 	bic.w	r3, r3, #32
 8002822:	6023      	str	r3, [r4, #0]
 8002824:	2310      	movs	r3, #16
 8002826:	e7a7      	b.n	8002778 <_printf_i+0xf8>
 8002828:	4824      	ldr	r0, [pc, #144]	; (80028bc <_printf_i+0x23c>)
 800282a:	e7e4      	b.n	80027f6 <_printf_i+0x176>
 800282c:	4615      	mov	r5, r2
 800282e:	e7bd      	b.n	80027ac <_printf_i+0x12c>
 8002830:	682b      	ldr	r3, [r5, #0]
 8002832:	6826      	ldr	r6, [r4, #0]
 8002834:	6961      	ldr	r1, [r4, #20]
 8002836:	1d18      	adds	r0, r3, #4
 8002838:	6028      	str	r0, [r5, #0]
 800283a:	0635      	lsls	r5, r6, #24
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	d501      	bpl.n	8002844 <_printf_i+0x1c4>
 8002840:	6019      	str	r1, [r3, #0]
 8002842:	e002      	b.n	800284a <_printf_i+0x1ca>
 8002844:	0670      	lsls	r0, r6, #25
 8002846:	d5fb      	bpl.n	8002840 <_printf_i+0x1c0>
 8002848:	8019      	strh	r1, [r3, #0]
 800284a:	2300      	movs	r3, #0
 800284c:	6123      	str	r3, [r4, #16]
 800284e:	4615      	mov	r5, r2
 8002850:	e7bc      	b.n	80027cc <_printf_i+0x14c>
 8002852:	682b      	ldr	r3, [r5, #0]
 8002854:	1d1a      	adds	r2, r3, #4
 8002856:	602a      	str	r2, [r5, #0]
 8002858:	681d      	ldr	r5, [r3, #0]
 800285a:	6862      	ldr	r2, [r4, #4]
 800285c:	2100      	movs	r1, #0
 800285e:	4628      	mov	r0, r5
 8002860:	f7fd fcbe 	bl	80001e0 <memchr>
 8002864:	b108      	cbz	r0, 800286a <_printf_i+0x1ea>
 8002866:	1b40      	subs	r0, r0, r5
 8002868:	6060      	str	r0, [r4, #4]
 800286a:	6863      	ldr	r3, [r4, #4]
 800286c:	6123      	str	r3, [r4, #16]
 800286e:	2300      	movs	r3, #0
 8002870:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002874:	e7aa      	b.n	80027cc <_printf_i+0x14c>
 8002876:	6923      	ldr	r3, [r4, #16]
 8002878:	462a      	mov	r2, r5
 800287a:	4649      	mov	r1, r9
 800287c:	4640      	mov	r0, r8
 800287e:	47d0      	blx	sl
 8002880:	3001      	adds	r0, #1
 8002882:	d0ad      	beq.n	80027e0 <_printf_i+0x160>
 8002884:	6823      	ldr	r3, [r4, #0]
 8002886:	079b      	lsls	r3, r3, #30
 8002888:	d413      	bmi.n	80028b2 <_printf_i+0x232>
 800288a:	68e0      	ldr	r0, [r4, #12]
 800288c:	9b03      	ldr	r3, [sp, #12]
 800288e:	4298      	cmp	r0, r3
 8002890:	bfb8      	it	lt
 8002892:	4618      	movlt	r0, r3
 8002894:	e7a6      	b.n	80027e4 <_printf_i+0x164>
 8002896:	2301      	movs	r3, #1
 8002898:	4632      	mov	r2, r6
 800289a:	4649      	mov	r1, r9
 800289c:	4640      	mov	r0, r8
 800289e:	47d0      	blx	sl
 80028a0:	3001      	adds	r0, #1
 80028a2:	d09d      	beq.n	80027e0 <_printf_i+0x160>
 80028a4:	3501      	adds	r5, #1
 80028a6:	68e3      	ldr	r3, [r4, #12]
 80028a8:	9903      	ldr	r1, [sp, #12]
 80028aa:	1a5b      	subs	r3, r3, r1
 80028ac:	42ab      	cmp	r3, r5
 80028ae:	dcf2      	bgt.n	8002896 <_printf_i+0x216>
 80028b0:	e7eb      	b.n	800288a <_printf_i+0x20a>
 80028b2:	2500      	movs	r5, #0
 80028b4:	f104 0619 	add.w	r6, r4, #25
 80028b8:	e7f5      	b.n	80028a6 <_printf_i+0x226>
 80028ba:	bf00      	nop
 80028bc:	08002c64 	.word	0x08002c64
 80028c0:	08002c75 	.word	0x08002c75

080028c4 <__swbuf_r>:
 80028c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028c6:	460e      	mov	r6, r1
 80028c8:	4614      	mov	r4, r2
 80028ca:	4605      	mov	r5, r0
 80028cc:	b118      	cbz	r0, 80028d6 <__swbuf_r+0x12>
 80028ce:	6a03      	ldr	r3, [r0, #32]
 80028d0:	b90b      	cbnz	r3, 80028d6 <__swbuf_r+0x12>
 80028d2:	f7ff fa39 	bl	8001d48 <__sinit>
 80028d6:	69a3      	ldr	r3, [r4, #24]
 80028d8:	60a3      	str	r3, [r4, #8]
 80028da:	89a3      	ldrh	r3, [r4, #12]
 80028dc:	071a      	lsls	r2, r3, #28
 80028de:	d525      	bpl.n	800292c <__swbuf_r+0x68>
 80028e0:	6923      	ldr	r3, [r4, #16]
 80028e2:	b31b      	cbz	r3, 800292c <__swbuf_r+0x68>
 80028e4:	6823      	ldr	r3, [r4, #0]
 80028e6:	6922      	ldr	r2, [r4, #16]
 80028e8:	1a98      	subs	r0, r3, r2
 80028ea:	6963      	ldr	r3, [r4, #20]
 80028ec:	b2f6      	uxtb	r6, r6
 80028ee:	4283      	cmp	r3, r0
 80028f0:	4637      	mov	r7, r6
 80028f2:	dc04      	bgt.n	80028fe <__swbuf_r+0x3a>
 80028f4:	4621      	mov	r1, r4
 80028f6:	4628      	mov	r0, r5
 80028f8:	f7ff fcc0 	bl	800227c <_fflush_r>
 80028fc:	b9e0      	cbnz	r0, 8002938 <__swbuf_r+0x74>
 80028fe:	68a3      	ldr	r3, [r4, #8]
 8002900:	3b01      	subs	r3, #1
 8002902:	60a3      	str	r3, [r4, #8]
 8002904:	6823      	ldr	r3, [r4, #0]
 8002906:	1c5a      	adds	r2, r3, #1
 8002908:	6022      	str	r2, [r4, #0]
 800290a:	701e      	strb	r6, [r3, #0]
 800290c:	6962      	ldr	r2, [r4, #20]
 800290e:	1c43      	adds	r3, r0, #1
 8002910:	429a      	cmp	r2, r3
 8002912:	d004      	beq.n	800291e <__swbuf_r+0x5a>
 8002914:	89a3      	ldrh	r3, [r4, #12]
 8002916:	07db      	lsls	r3, r3, #31
 8002918:	d506      	bpl.n	8002928 <__swbuf_r+0x64>
 800291a:	2e0a      	cmp	r6, #10
 800291c:	d104      	bne.n	8002928 <__swbuf_r+0x64>
 800291e:	4621      	mov	r1, r4
 8002920:	4628      	mov	r0, r5
 8002922:	f7ff fcab 	bl	800227c <_fflush_r>
 8002926:	b938      	cbnz	r0, 8002938 <__swbuf_r+0x74>
 8002928:	4638      	mov	r0, r7
 800292a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800292c:	4621      	mov	r1, r4
 800292e:	4628      	mov	r0, r5
 8002930:	f000 f806 	bl	8002940 <__swsetup_r>
 8002934:	2800      	cmp	r0, #0
 8002936:	d0d5      	beq.n	80028e4 <__swbuf_r+0x20>
 8002938:	f04f 37ff 	mov.w	r7, #4294967295
 800293c:	e7f4      	b.n	8002928 <__swbuf_r+0x64>
	...

08002940 <__swsetup_r>:
 8002940:	b538      	push	{r3, r4, r5, lr}
 8002942:	4b2a      	ldr	r3, [pc, #168]	; (80029ec <__swsetup_r+0xac>)
 8002944:	4605      	mov	r5, r0
 8002946:	6818      	ldr	r0, [r3, #0]
 8002948:	460c      	mov	r4, r1
 800294a:	b118      	cbz	r0, 8002954 <__swsetup_r+0x14>
 800294c:	6a03      	ldr	r3, [r0, #32]
 800294e:	b90b      	cbnz	r3, 8002954 <__swsetup_r+0x14>
 8002950:	f7ff f9fa 	bl	8001d48 <__sinit>
 8002954:	89a3      	ldrh	r3, [r4, #12]
 8002956:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800295a:	0718      	lsls	r0, r3, #28
 800295c:	d422      	bmi.n	80029a4 <__swsetup_r+0x64>
 800295e:	06d9      	lsls	r1, r3, #27
 8002960:	d407      	bmi.n	8002972 <__swsetup_r+0x32>
 8002962:	2309      	movs	r3, #9
 8002964:	602b      	str	r3, [r5, #0]
 8002966:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800296a:	81a3      	strh	r3, [r4, #12]
 800296c:	f04f 30ff 	mov.w	r0, #4294967295
 8002970:	e034      	b.n	80029dc <__swsetup_r+0x9c>
 8002972:	0758      	lsls	r0, r3, #29
 8002974:	d512      	bpl.n	800299c <__swsetup_r+0x5c>
 8002976:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002978:	b141      	cbz	r1, 800298c <__swsetup_r+0x4c>
 800297a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800297e:	4299      	cmp	r1, r3
 8002980:	d002      	beq.n	8002988 <__swsetup_r+0x48>
 8002982:	4628      	mov	r0, r5
 8002984:	f7ff faf4 	bl	8001f70 <_free_r>
 8002988:	2300      	movs	r3, #0
 800298a:	6363      	str	r3, [r4, #52]	; 0x34
 800298c:	89a3      	ldrh	r3, [r4, #12]
 800298e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002992:	81a3      	strh	r3, [r4, #12]
 8002994:	2300      	movs	r3, #0
 8002996:	6063      	str	r3, [r4, #4]
 8002998:	6923      	ldr	r3, [r4, #16]
 800299a:	6023      	str	r3, [r4, #0]
 800299c:	89a3      	ldrh	r3, [r4, #12]
 800299e:	f043 0308 	orr.w	r3, r3, #8
 80029a2:	81a3      	strh	r3, [r4, #12]
 80029a4:	6923      	ldr	r3, [r4, #16]
 80029a6:	b94b      	cbnz	r3, 80029bc <__swsetup_r+0x7c>
 80029a8:	89a3      	ldrh	r3, [r4, #12]
 80029aa:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80029ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80029b2:	d003      	beq.n	80029bc <__swsetup_r+0x7c>
 80029b4:	4621      	mov	r1, r4
 80029b6:	4628      	mov	r0, r5
 80029b8:	f000 f884 	bl	8002ac4 <__smakebuf_r>
 80029bc:	89a0      	ldrh	r0, [r4, #12]
 80029be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80029c2:	f010 0301 	ands.w	r3, r0, #1
 80029c6:	d00a      	beq.n	80029de <__swsetup_r+0x9e>
 80029c8:	2300      	movs	r3, #0
 80029ca:	60a3      	str	r3, [r4, #8]
 80029cc:	6963      	ldr	r3, [r4, #20]
 80029ce:	425b      	negs	r3, r3
 80029d0:	61a3      	str	r3, [r4, #24]
 80029d2:	6923      	ldr	r3, [r4, #16]
 80029d4:	b943      	cbnz	r3, 80029e8 <__swsetup_r+0xa8>
 80029d6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80029da:	d1c4      	bne.n	8002966 <__swsetup_r+0x26>
 80029dc:	bd38      	pop	{r3, r4, r5, pc}
 80029de:	0781      	lsls	r1, r0, #30
 80029e0:	bf58      	it	pl
 80029e2:	6963      	ldrpl	r3, [r4, #20]
 80029e4:	60a3      	str	r3, [r4, #8]
 80029e6:	e7f4      	b.n	80029d2 <__swsetup_r+0x92>
 80029e8:	2000      	movs	r0, #0
 80029ea:	e7f7      	b.n	80029dc <__swsetup_r+0x9c>
 80029ec:	20000068 	.word	0x20000068

080029f0 <_raise_r>:
 80029f0:	291f      	cmp	r1, #31
 80029f2:	b538      	push	{r3, r4, r5, lr}
 80029f4:	4604      	mov	r4, r0
 80029f6:	460d      	mov	r5, r1
 80029f8:	d904      	bls.n	8002a04 <_raise_r+0x14>
 80029fa:	2316      	movs	r3, #22
 80029fc:	6003      	str	r3, [r0, #0]
 80029fe:	f04f 30ff 	mov.w	r0, #4294967295
 8002a02:	bd38      	pop	{r3, r4, r5, pc}
 8002a04:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8002a06:	b112      	cbz	r2, 8002a0e <_raise_r+0x1e>
 8002a08:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8002a0c:	b94b      	cbnz	r3, 8002a22 <_raise_r+0x32>
 8002a0e:	4620      	mov	r0, r4
 8002a10:	f000 f830 	bl	8002a74 <_getpid_r>
 8002a14:	462a      	mov	r2, r5
 8002a16:	4601      	mov	r1, r0
 8002a18:	4620      	mov	r0, r4
 8002a1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002a1e:	f000 b817 	b.w	8002a50 <_kill_r>
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	d00a      	beq.n	8002a3c <_raise_r+0x4c>
 8002a26:	1c59      	adds	r1, r3, #1
 8002a28:	d103      	bne.n	8002a32 <_raise_r+0x42>
 8002a2a:	2316      	movs	r3, #22
 8002a2c:	6003      	str	r3, [r0, #0]
 8002a2e:	2001      	movs	r0, #1
 8002a30:	e7e7      	b.n	8002a02 <_raise_r+0x12>
 8002a32:	2400      	movs	r4, #0
 8002a34:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8002a38:	4628      	mov	r0, r5
 8002a3a:	4798      	blx	r3
 8002a3c:	2000      	movs	r0, #0
 8002a3e:	e7e0      	b.n	8002a02 <_raise_r+0x12>

08002a40 <raise>:
 8002a40:	4b02      	ldr	r3, [pc, #8]	; (8002a4c <raise+0xc>)
 8002a42:	4601      	mov	r1, r0
 8002a44:	6818      	ldr	r0, [r3, #0]
 8002a46:	f7ff bfd3 	b.w	80029f0 <_raise_r>
 8002a4a:	bf00      	nop
 8002a4c:	20000068 	.word	0x20000068

08002a50 <_kill_r>:
 8002a50:	b538      	push	{r3, r4, r5, lr}
 8002a52:	4d07      	ldr	r5, [pc, #28]	; (8002a70 <_kill_r+0x20>)
 8002a54:	2300      	movs	r3, #0
 8002a56:	4604      	mov	r4, r0
 8002a58:	4608      	mov	r0, r1
 8002a5a:	4611      	mov	r1, r2
 8002a5c:	602b      	str	r3, [r5, #0]
 8002a5e:	f7fd ffa4 	bl	80009aa <_kill>
 8002a62:	1c43      	adds	r3, r0, #1
 8002a64:	d102      	bne.n	8002a6c <_kill_r+0x1c>
 8002a66:	682b      	ldr	r3, [r5, #0]
 8002a68:	b103      	cbz	r3, 8002a6c <_kill_r+0x1c>
 8002a6a:	6023      	str	r3, [r4, #0]
 8002a6c:	bd38      	pop	{r3, r4, r5, pc}
 8002a6e:	bf00      	nop
 8002a70:	200001f0 	.word	0x200001f0

08002a74 <_getpid_r>:
 8002a74:	f7fd bf91 	b.w	800099a <_getpid>

08002a78 <__swhatbuf_r>:
 8002a78:	b570      	push	{r4, r5, r6, lr}
 8002a7a:	460c      	mov	r4, r1
 8002a7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a80:	2900      	cmp	r1, #0
 8002a82:	b096      	sub	sp, #88	; 0x58
 8002a84:	4615      	mov	r5, r2
 8002a86:	461e      	mov	r6, r3
 8002a88:	da0d      	bge.n	8002aa6 <__swhatbuf_r+0x2e>
 8002a8a:	89a3      	ldrh	r3, [r4, #12]
 8002a8c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002a90:	f04f 0100 	mov.w	r1, #0
 8002a94:	bf0c      	ite	eq
 8002a96:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8002a9a:	2340      	movne	r3, #64	; 0x40
 8002a9c:	2000      	movs	r0, #0
 8002a9e:	6031      	str	r1, [r6, #0]
 8002aa0:	602b      	str	r3, [r5, #0]
 8002aa2:	b016      	add	sp, #88	; 0x58
 8002aa4:	bd70      	pop	{r4, r5, r6, pc}
 8002aa6:	466a      	mov	r2, sp
 8002aa8:	f000 f848 	bl	8002b3c <_fstat_r>
 8002aac:	2800      	cmp	r0, #0
 8002aae:	dbec      	blt.n	8002a8a <__swhatbuf_r+0x12>
 8002ab0:	9901      	ldr	r1, [sp, #4]
 8002ab2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8002ab6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8002aba:	4259      	negs	r1, r3
 8002abc:	4159      	adcs	r1, r3
 8002abe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ac2:	e7eb      	b.n	8002a9c <__swhatbuf_r+0x24>

08002ac4 <__smakebuf_r>:
 8002ac4:	898b      	ldrh	r3, [r1, #12]
 8002ac6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002ac8:	079d      	lsls	r5, r3, #30
 8002aca:	4606      	mov	r6, r0
 8002acc:	460c      	mov	r4, r1
 8002ace:	d507      	bpl.n	8002ae0 <__smakebuf_r+0x1c>
 8002ad0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002ad4:	6023      	str	r3, [r4, #0]
 8002ad6:	6123      	str	r3, [r4, #16]
 8002ad8:	2301      	movs	r3, #1
 8002ada:	6163      	str	r3, [r4, #20]
 8002adc:	b002      	add	sp, #8
 8002ade:	bd70      	pop	{r4, r5, r6, pc}
 8002ae0:	ab01      	add	r3, sp, #4
 8002ae2:	466a      	mov	r2, sp
 8002ae4:	f7ff ffc8 	bl	8002a78 <__swhatbuf_r>
 8002ae8:	9900      	ldr	r1, [sp, #0]
 8002aea:	4605      	mov	r5, r0
 8002aec:	4630      	mov	r0, r6
 8002aee:	f7ff fab3 	bl	8002058 <_malloc_r>
 8002af2:	b948      	cbnz	r0, 8002b08 <__smakebuf_r+0x44>
 8002af4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002af8:	059a      	lsls	r2, r3, #22
 8002afa:	d4ef      	bmi.n	8002adc <__smakebuf_r+0x18>
 8002afc:	f023 0303 	bic.w	r3, r3, #3
 8002b00:	f043 0302 	orr.w	r3, r3, #2
 8002b04:	81a3      	strh	r3, [r4, #12]
 8002b06:	e7e3      	b.n	8002ad0 <__smakebuf_r+0xc>
 8002b08:	89a3      	ldrh	r3, [r4, #12]
 8002b0a:	6020      	str	r0, [r4, #0]
 8002b0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b10:	81a3      	strh	r3, [r4, #12]
 8002b12:	9b00      	ldr	r3, [sp, #0]
 8002b14:	6163      	str	r3, [r4, #20]
 8002b16:	9b01      	ldr	r3, [sp, #4]
 8002b18:	6120      	str	r0, [r4, #16]
 8002b1a:	b15b      	cbz	r3, 8002b34 <__smakebuf_r+0x70>
 8002b1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002b20:	4630      	mov	r0, r6
 8002b22:	f000 f81d 	bl	8002b60 <_isatty_r>
 8002b26:	b128      	cbz	r0, 8002b34 <__smakebuf_r+0x70>
 8002b28:	89a3      	ldrh	r3, [r4, #12]
 8002b2a:	f023 0303 	bic.w	r3, r3, #3
 8002b2e:	f043 0301 	orr.w	r3, r3, #1
 8002b32:	81a3      	strh	r3, [r4, #12]
 8002b34:	89a3      	ldrh	r3, [r4, #12]
 8002b36:	431d      	orrs	r5, r3
 8002b38:	81a5      	strh	r5, [r4, #12]
 8002b3a:	e7cf      	b.n	8002adc <__smakebuf_r+0x18>

08002b3c <_fstat_r>:
 8002b3c:	b538      	push	{r3, r4, r5, lr}
 8002b3e:	4d07      	ldr	r5, [pc, #28]	; (8002b5c <_fstat_r+0x20>)
 8002b40:	2300      	movs	r3, #0
 8002b42:	4604      	mov	r4, r0
 8002b44:	4608      	mov	r0, r1
 8002b46:	4611      	mov	r1, r2
 8002b48:	602b      	str	r3, [r5, #0]
 8002b4a:	f7fd ff8d 	bl	8000a68 <_fstat>
 8002b4e:	1c43      	adds	r3, r0, #1
 8002b50:	d102      	bne.n	8002b58 <_fstat_r+0x1c>
 8002b52:	682b      	ldr	r3, [r5, #0]
 8002b54:	b103      	cbz	r3, 8002b58 <_fstat_r+0x1c>
 8002b56:	6023      	str	r3, [r4, #0]
 8002b58:	bd38      	pop	{r3, r4, r5, pc}
 8002b5a:	bf00      	nop
 8002b5c:	200001f0 	.word	0x200001f0

08002b60 <_isatty_r>:
 8002b60:	b538      	push	{r3, r4, r5, lr}
 8002b62:	4d06      	ldr	r5, [pc, #24]	; (8002b7c <_isatty_r+0x1c>)
 8002b64:	2300      	movs	r3, #0
 8002b66:	4604      	mov	r4, r0
 8002b68:	4608      	mov	r0, r1
 8002b6a:	602b      	str	r3, [r5, #0]
 8002b6c:	f7fd ff8c 	bl	8000a88 <_isatty>
 8002b70:	1c43      	adds	r3, r0, #1
 8002b72:	d102      	bne.n	8002b7a <_isatty_r+0x1a>
 8002b74:	682b      	ldr	r3, [r5, #0]
 8002b76:	b103      	cbz	r3, 8002b7a <_isatty_r+0x1a>
 8002b78:	6023      	str	r3, [r4, #0]
 8002b7a:	bd38      	pop	{r3, r4, r5, pc}
 8002b7c:	200001f0 	.word	0x200001f0

08002b80 <_init>:
 8002b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b82:	bf00      	nop
 8002b84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b86:	bc08      	pop	{r3}
 8002b88:	469e      	mov	lr, r3
 8002b8a:	4770      	bx	lr

08002b8c <_fini>:
 8002b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b8e:	bf00      	nop
 8002b90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b92:	bc08      	pop	{r3}
 8002b94:	469e      	mov	lr, r3
 8002b96:	4770      	bx	lr
