#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Thu Nov 14 14:13:32 2024
# Process ID: 17008
# Current directory: C:/Projects/ERN24004/Projects/DMA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32424 C:\Projects\ERN24004\Projects\DMA\DMA.xpr
# Log file: C:/Projects/ERN24004/Projects/DMA/vivado.log
# Journal file: C:/Projects/ERN24004/Projects/DMA\vivado.jou
# Running On        :DonGun
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700K
# CPU Frequency     :3418 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :34124 MB
# Swap memory       :2147 MB
# Total Virtual     :36272 MB
# Available Virtual :20283 MB
#-----------------------------------------------------------
start_gui
open_project C:/Projects/ERN24004/Projects/DMA/DMA.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [BD 41-2576] File 'c:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/hw_handoff/dma.hwh' referenced by design 'dma' could not be found.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ERN24004/Projects/DMA/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1842.652 ; gain = 579.988
update_compile_order -fileset sources_1
open_bd_design {C:/Projects/ERN24004/Projects/DMA/DMA.srcs/sources_1/bd/dma/dma.bd}
Reading block design file <C:/Projects/ERN24004/Projects/DMA/DMA.srcs/sources_1/bd/dma/dma.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- spicerconsulting:IP:AD1DMA:1.0 - AD1DMA_0
Successfully read diagram <dma> from block design file <C:/Projects/ERN24004/Projects/DMA/DMA.srcs/sources_1/bd/dma/dma.bd>
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property CONFIG.PCW_USE_S_AXI_HP2 {1} [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/AD1DMA_0/m_axi} Slave {/processing_system7_0/S_AXI_HP2} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
WARNING: [BD 41-1743] Cannot assign slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' into address space '/processing_system7_0/Data' because no valid addressing path exists. The addressing path from slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' to address space '/processing_system7_0/Data' terminates at master interface '/processing_system7_0/M_AXI_GP0'. The apertures for this interface {<0x4000_0000 [ 1G ]>} do not intersect with previous path apertures {<0x0000_0000 [ 512M ]>}. This assignment will be automatically excluded.
Slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' is being assigned into address space '/AD1DMA_0/m_axi' at <0x0000_0000 [ 512M ]>.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /processing_system7_0/Data.
startgroup
set_property CONFIG.c_mm2s_burst_size {16} [get_bd_cells axi_dma_0]
endgroup
startgroup
set_property CONFIG.NUM_MI {2} [get_bd_cells axi_mem_intercon]
endgroup
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_mem_intercon/M01_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_mem_intercon/M01_ACLK]
startgroup
set_property CONFIG.NUM_MI {2} [get_bd_cells ps7_0_axi_periph]
endgroup
regenerate_bd_layout
assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
WARNING: [BD 41-1743] Cannot assign slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' into address space '/axi_dma_0/Data_MM2S' because no valid addressing path exists. The addressing path from slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' to address space '/axi_dma_0/Data_MM2S' has no free apertures. This assignment will be automatically excluded.
CRITICAL WARNING: [BD 41-1359] Failed to assign slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' into address space '/axi_dma_0/Data_S2MM'.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/AD1DMA_0/m_axi' to slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM'. Please either complete or remove this path to resolve.
ERROR: [BD 41-1075] Cannot assign slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' into address space '/AD1DMA_0/m_axi' at address '0x0000_0000 [ 512M ]'. Master segment '/AD1DMA_0/m_axi/SEG_processing_system7_0_HP2_DDR_LOWOCM' is invalid. The proposed address '0x0000_0000 [ 512M ]' cannot be assigned through an incomplete addressing path.
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
CRITICAL WARNING: [BD 41-1377] Network address <0x0000_0000 [ 512M ]> is occupied by different slave segments, </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> in </axi_dma_0/Data_S2MM> and by </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> in </axi_dma_0/Data_MM2S>. This is illegal and must be resolved before passing validation
CRITICAL WARNING: [BD 41-1359] Failed to assign slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' into address space '/axi_dma_0/Data_S2MM'.
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/AD1DMA_0/m_axi' to slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM'. Please either complete or remove this path to resolve.
ERROR: [BD 41-1075] Cannot assign slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' into address space '/AD1DMA_0/m_axi' at address '0x0000_0000 [ 512M ]'. Master segment '/AD1DMA_0/m_axi/SEG_processing_system7_0_HP2_DDR_LOWOCM' is invalid. The proposed address '0x0000_0000 [ 512M ]' cannot be assigned through an incomplete addressing path.
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
CRITICAL WARNING: [BD 41-1377] Network address <0x0000_0000 [ 512M ]> is occupied by different slave segments, </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> in </axi_dma_0/Data_S2MM> and by </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> in </axi_dma_0/Data_MM2S>. This is illegal and must be resolved before passing validation
CRITICAL WARNING: [BD 41-1359] Failed to assign slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' into address space '/axi_dma_0/Data_S2MM'.
delete_bd_objs [get_bd_addr_segs AD1DMA_0/m_axi/SEG_processing_system7_0_HP2_DDR_LOWOCM]
assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
CRITICAL WARNING: [BD 41-1377] Network address <0x0000_0000 [ 512M ]> is occupied by different slave segments, </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> in </axi_dma_0/Data_S2MM> and by </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> in </axi_dma_0/Data_MM2S>. This is illegal and must be resolved before passing validation
CRITICAL WARNING: [BD 41-1359] Failed to assign slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' into address space '/axi_dma_0/Data_S2MM'.
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] -force
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4040_0000 [ 64K ]>.
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs AD1DMA_0/AXI_LITE_SAMPLE/Reg0] -force
Slave segment '/AD1DMA_0/AXI_LITE_SAMPLE/Reg0' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
assign_bd_address -target_address_space /AD1DMA_0/m_axi [get_bd_addr_segs AD1DMA_0/AXI_LITE_SAMPLE/Reg0] -force
Slave segment '/AD1DMA_0/AXI_LITE_SAMPLE/Reg0' is being assigned into address space '/AD1DMA_0/m_axi' at <0x43C0_0000 [ 64K ]>.
assign_bd_address -target_address_space /AD1DMA_0/m_axi [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] -force
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/AD1DMA_0/m_axi' at <0x4040_0000 [ 64K ]>.
assign_bd_address -target_address_space /axi_dma_0/Data_MM2S [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 512M ]>.
assign_bd_address -target_address_space /axi_dma_0/Data_MM2S [get_bd_addr_segs processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM] -force
CRITICAL WARNING: [BD 41-1376] Forcibly assigning slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' into address space '/axi_dma_0/Data_MM2S' at address <0x0000_0000 [ 512M ]>. This must be resolved before passing validation.
Slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 512M ]>.
assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 256M ]>.
Slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x1000_0000 [ 256M ]>.
delete_bd_objs [get_bd_addr_segs axi_dma_0/Data_MM2S/SEG_processing_system7_0_HP2_DDR_LOWOCM]
assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
WARNING: [BD 41-1743] Cannot assign slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' into address space '/axi_dma_0/Data_MM2S' because no valid addressing path exists. The addressing path from slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' to address space '/axi_dma_0/Data_MM2S' has no free apertures. This assignment will be automatically excluded.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
validate_bd_design
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'My M00_A00_ADDR_WIDTH(M00_A00_ADDR_WIDTH)' with current value '29' for BD Cell 'axi_mem_intercon/xbar'. PARAM_VALUE.M01_A00_BASE_ADDR overlaps with address segment PARAM_VALUE.M00_A00_BASE_ADDR
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_mem_intercon/xbar'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_crossbar_2.1::post_propagate Line 57
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 14:39:54 2024...
