module UART_tx_tb();

logic clk, rst_n, trmt, clr_rdy;
wire TX, tx_done, rdy;
logic [7:0] tx_data, rx_data;

UART_tx iDUTTX(.clk(clk), .rst_n(rst_n), .TX(TX), .trmt(trmt), .tx_data(tx_data), .tx_done(tx_done));
UART_rx iDUTRX(.clk(clk), .rst_n(rst_n), .RX(TX), .clr_rdy(clr_rdy), .rx_data(rx_data), .rdy(rdy));

initial begin
clk = 0;
rst_n = 0;
trmt = 0;
clr_rdy = 0;
tx_data = 8'b00100111;

repeat(5) @(negedge clk);

rst_n = 1;

#5 trmt = 1;

repeat(1000000) @(posedge clk);

$strobe( "rx_data: %b", rx_data);
$stop();

end

always
  #5 clk = ~clk;
  
endmodule

