# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -t 1ps work.tb_UART_RX 
# Start time: 21:20:36 on Nov 26,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_uart_rx(rtl)#1
add wave -position end  sim:/tb_uart_rx/i_CLK
add wave -position end  sim:/tb_uart_rx/i_RX_Serial
add wave -position end  sim:/tb_uart_rx/i_Parity_Sel
add wave -position end  sim:/tb_uart_rx/o_RX_Done
add wave -position end  sim:/tb_uart_rx/o_RX_Error
add wave -position end  sim:/tb_uart_rx/o_RX_Byte
add wave -position end  sim:/tb_uart_rx/r_Parity
add wave -position end  sim:/tb_uart_rx/U1/r_SM_Main
add wave -position end  sim:/tb_uart_rx/U1/r_CLK_Count
run
# End time: 21:21:05 on Nov 26,2023, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
