

================================================================
== Vitis HLS Report for 'run_single_head'
================================================================
* Date:           Sat Nov 29 02:11:03 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        scheduler_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.925 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.92>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %start_r" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:45]   --->   Operation 2 'read' 'start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%layer_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %layer_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:45]   --->   Operation 3 'read' 'layer_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ctx_att_value_compute_done_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %ctx_att_value_compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:45]   --->   Operation 4 'read' 'ctx_att_value_compute_done_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ctx_softmax_compute_done_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %ctx_softmax_compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:45]   --->   Operation 5 'read' 'ctx_softmax_compute_done_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ctx_val_scale_compute_done_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %ctx_val_scale_compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:45]   --->   Operation 6 'read' 'ctx_val_scale_compute_done_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ctx_att_scores_compute_done_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %ctx_att_scores_compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:45]   --->   Operation 7 'read' 'ctx_att_scores_compute_done_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ctx_v_compute_done_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %ctx_v_compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:45]   --->   Operation 8 'read' 'ctx_v_compute_done_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ctx_k_compute_done_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %ctx_k_compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:45]   --->   Operation 9 'read' 'ctx_k_compute_done_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ctx_q_compute_done_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %ctx_q_compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:45]   --->   Operation 10 'read' 'ctx_q_compute_done_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ctx_att_value_started_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %ctx_att_value_started_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:45]   --->   Operation 11 'read' 'ctx_att_value_started_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ctx_softmax_started_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %ctx_softmax_started_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:45]   --->   Operation 12 'read' 'ctx_softmax_started_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ctx_val_scale_started_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %ctx_val_scale_started_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:45]   --->   Operation 13 'read' 'ctx_val_scale_started_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ctx_att_scores_started_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %ctx_att_scores_started_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:45]   --->   Operation 14 'read' 'ctx_att_scores_started_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ctx_v_started_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %ctx_v_started_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:45]   --->   Operation 15 'read' 'ctx_v_started_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ctx_k_started_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %ctx_k_started_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:45]   --->   Operation 16 'read' 'ctx_k_started_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ctx_q_started_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %ctx_q_started_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:45]   --->   Operation 17 'read' 'ctx_q_started_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ctx_start_head_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %ctx_start_head_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:45]   --->   Operation 18 'read' 'ctx_start_head_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ctx_compute_op_read_1 = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %ctx_compute_op_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:45]   --->   Operation 19 'read' 'ctx_compute_op_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ctx_compute_done_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %ctx_compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:45]   --->   Operation 20 'read' 'ctx_compute_done_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ctx_compute_ready_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %ctx_compute_ready_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:45]   --->   Operation 21 'read' 'ctx_compute_ready_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ctx_phase_read_1 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %ctx_phase_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:45]   --->   Operation 22 'read' 'ctx_phase_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ctx_layer_stamp_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ctx_layer_stamp_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:45]   --->   Operation 23 'read' 'ctx_layer_stamp_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ctx_layer_stamp_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ctx_layer_stamp_read_5" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:45]   --->   Operation 24 'read' 'ctx_layer_stamp_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.01ns)   --->   "%icmp_ln50 = icmp_eq  i32 %ctx_layer_stamp_read_1, i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 25 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.28ns)   --->   "%and_ln50 = and i1 %icmp_ln50, i1 %ctx_compute_done_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 26 'and' 'and_ln50' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.28ns)   --->   "%and_ln50_1 = and i1 %icmp_ln50, i1 %ctx_q_started_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 27 'and' 'and_ln50_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.28ns)   --->   "%and_ln50_2 = and i1 %icmp_ln50, i1 %ctx_k_started_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 28 'and' 'and_ln50_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.28ns)   --->   "%and_ln50_3 = and i1 %icmp_ln50, i1 %ctx_v_started_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 29 'and' 'and_ln50_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.28ns)   --->   "%and_ln50_4 = and i1 %icmp_ln50, i1 %ctx_att_scores_started_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 30 'and' 'and_ln50_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.28ns)   --->   "%and_ln50_5 = and i1 %icmp_ln50, i1 %ctx_val_scale_started_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 31 'and' 'and_ln50_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.28ns)   --->   "%and_ln50_6 = and i1 %icmp_ln50, i1 %ctx_softmax_started_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 32 'and' 'and_ln50_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.28ns)   --->   "%and_ln50_7 = and i1 %icmp_ln50, i1 %ctx_att_value_started_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 33 'and' 'and_ln50_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node ctx_q_compute_done_2)   --->   "%and_ln50_8 = and i1 %icmp_ln50, i1 %ctx_q_compute_done_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 34 'and' 'and_ln50_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node ctx_k_compute_done_2)   --->   "%and_ln50_9 = and i1 %icmp_ln50, i1 %ctx_k_compute_done_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 35 'and' 'and_ln50_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node ctx_v_compute_done_2)   --->   "%and_ln50_10 = and i1 %icmp_ln50, i1 %ctx_v_compute_done_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 36 'and' 'and_ln50_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node ctx_att_scores_compute_done_2)   --->   "%and_ln50_11 = and i1 %icmp_ln50, i1 %ctx_att_scores_compute_done_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 37 'and' 'and_ln50_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node ctx_val_scale_compute_done_2)   --->   "%and_ln50_12 = and i1 %icmp_ln50, i1 %ctx_val_scale_compute_done_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 38 'and' 'and_ln50_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node ctx_softmax_compute_done_2)   --->   "%and_ln50_13 = and i1 %icmp_ln50, i1 %ctx_softmax_compute_done_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 39 'and' 'and_ln50_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node ctx_att_value_compute_done_2)   --->   "%and_ln50_14 = and i1 %icmp_ln50, i1 %ctx_att_value_compute_done_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 40 'and' 'and_ln50_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.44ns)   --->   "%select_ln50 = select i1 %icmp_ln50, i32 %ctx_layer_stamp_read_3, i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 41 'select' 'select_ln50' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.28ns)   --->   "%and_ln50_15 = and i1 %icmp_ln50, i1 %ctx_compute_ready_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 42 'and' 'and_ln50_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.39ns)   --->   "%select_ln50_1 = select i1 %icmp_ln50, i4 %ctx_phase_read_1, i4 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 43 'select' 'select_ln50_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node ctx_q_compute_done_2)   --->   "%or_ln56 = and i1 %and_ln50, i1 %ctx_q_started_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 44 'and' 'or_ln56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.28ns) (out node of the LUT)   --->   "%ctx_q_compute_done_2 = or i1 %and_ln50_8, i1 %or_ln56" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 45 'or' 'ctx_q_compute_done_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node ctx_k_compute_done_2)   --->   "%or_ln57 = and i1 %and_ln50, i1 %ctx_k_started_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 46 'and' 'or_ln57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.28ns) (out node of the LUT)   --->   "%ctx_k_compute_done_2 = or i1 %and_ln50_9, i1 %or_ln57" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 47 'or' 'ctx_k_compute_done_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node ctx_v_compute_done_2)   --->   "%or_ln58 = and i1 %and_ln50, i1 %ctx_v_started_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 48 'and' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.28ns) (out node of the LUT)   --->   "%ctx_v_compute_done_2 = or i1 %and_ln50_10, i1 %or_ln58" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 49 'or' 'ctx_v_compute_done_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node ctx_att_scores_compute_done_2)   --->   "%or_ln59 = and i1 %and_ln50, i1 %ctx_att_scores_started_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 50 'and' 'or_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.28ns) (out node of the LUT)   --->   "%ctx_att_scores_compute_done_2 = or i1 %and_ln50_11, i1 %or_ln59" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 51 'or' 'ctx_att_scores_compute_done_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node ctx_val_scale_compute_done_2)   --->   "%or_ln60 = and i1 %and_ln50, i1 %ctx_val_scale_started_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 52 'and' 'or_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.28ns) (out node of the LUT)   --->   "%ctx_val_scale_compute_done_2 = or i1 %and_ln50_12, i1 %or_ln60" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 53 'or' 'ctx_val_scale_compute_done_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node ctx_softmax_compute_done_2)   --->   "%or_ln61 = and i1 %and_ln50, i1 %ctx_softmax_started_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 54 'and' 'or_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.28ns) (out node of the LUT)   --->   "%ctx_softmax_compute_done_2 = or i1 %and_ln50_13, i1 %or_ln61" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 55 'or' 'ctx_softmax_compute_done_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node ctx_att_value_compute_done_2)   --->   "%or_ln62 = and i1 %and_ln50, i1 %ctx_att_value_started_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 56 'and' 'or_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.28ns) (out node of the LUT)   --->   "%ctx_att_value_compute_done_2 = or i1 %and_ln50_14, i1 %or_ln62" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 57 'or' 'ctx_att_value_compute_done_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.79ns)   --->   "%switch_ln66 = switch i4 %select_ln50_1, void %sw.bb, i4 13, void %sw.bb163, i4 1, void %sw.bb36, i4 2, void %sw.bb51, i4 3, void %sw.epilog, i4 4, void %sw.bb70, i4 5, void %sw.bb72, i4 6, void %sw.bb89, i4 7, void %sw.bb91, i4 8, void %sw.bb93, i4 9, void %sw.bb95, i4 10, void %sw.bb112, i4 11, void %sw.bb129, i4 12, void %sw.bb146" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:66]   --->   Operation 58 'switch' 'switch_ln66' <Predicate = true> <Delay = 0.79>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln168)   --->   "%xor_ln168 = xor i1 %and_ln50_15, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:168]   --->   Operation 59 'xor' 'xor_ln168' <Predicate = (select_ln50_1 == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln168 = or i1 %and_ln50_7, i1 %xor_ln168" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:168]   --->   Operation 60 'or' 'or_ln168' <Predicate = (select_ln50_1 == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.72ns)   --->   "%br_ln168 = br i1 %or_ln168, void %sw.epilog, void %if.else154" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:168]   --->   Operation 61 'br' 'br_ln168' <Predicate = (select_ln50_1 == 12)> <Delay = 0.72>
ST_1 : Operation 62 [1/1] (0.72ns)   --->   "%br_ln172 = br i1 %ctx_att_value_compute_done_2, void %sw.epilog, void %land.lhs.true156" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:172]   --->   Operation 62 'br' 'br_ln172' <Predicate = (select_ln50_1 == 12 & or_ln168)> <Delay = 0.72>
ST_1 : Operation 63 [1/1] (0.20ns)   --->   "%select_ln172 = select i1 %and_ln50_7, i4 13, i4 12" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:172]   --->   Operation 63 'select' 'select_ln172' <Predicate = (select_ln50_1 == 12 & or_ln168 & ctx_att_value_compute_done_2)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.72ns)   --->   "%br_ln172 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:172]   --->   Operation 64 'br' 'br_ln172' <Predicate = (select_ln50_1 == 12 & or_ln168 & ctx_att_value_compute_done_2)> <Delay = 0.72>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln158)   --->   "%xor_ln158 = xor i1 %and_ln50_15, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:158]   --->   Operation 65 'xor' 'xor_ln158' <Predicate = (select_ln50_1 == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln158 = or i1 %and_ln50_6, i1 %xor_ln158" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:158]   --->   Operation 66 'or' 'or_ln158' <Predicate = (select_ln50_1 == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.72ns)   --->   "%br_ln158 = br i1 %or_ln158, void %sw.epilog, void %if.else137" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:158]   --->   Operation 67 'br' 'br_ln158' <Predicate = (select_ln50_1 == 11)> <Delay = 0.72>
ST_1 : Operation 68 [1/1] (0.72ns)   --->   "%br_ln162 = br i1 %ctx_softmax_compute_done_2, void %sw.epilog, void %land.lhs.true139" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:162]   --->   Operation 68 'br' 'br_ln162' <Predicate = (select_ln50_1 == 11 & or_ln158)> <Delay = 0.72>
ST_1 : Operation 69 [1/1] (0.39ns)   --->   "%select_ln162 = select i1 %and_ln50_6, i4 12, i4 11" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:162]   --->   Operation 69 'select' 'select_ln162' <Predicate = (select_ln50_1 == 11 & or_ln158 & ctx_softmax_compute_done_2)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.72ns)   --->   "%br_ln162 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:162]   --->   Operation 70 'br' 'br_ln162' <Predicate = (select_ln50_1 == 11 & or_ln158 & ctx_softmax_compute_done_2)> <Delay = 0.72>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln148)   --->   "%xor_ln148 = xor i1 %and_ln50_15, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:148]   --->   Operation 71 'xor' 'xor_ln148' <Predicate = (select_ln50_1 == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln148 = or i1 %and_ln50_5, i1 %xor_ln148" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:148]   --->   Operation 72 'or' 'or_ln148' <Predicate = (select_ln50_1 == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.72ns)   --->   "%br_ln148 = br i1 %or_ln148, void %sw.epilog, void %if.else120" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:148]   --->   Operation 73 'br' 'br_ln148' <Predicate = (select_ln50_1 == 10)> <Delay = 0.72>
ST_1 : Operation 74 [1/1] (0.72ns)   --->   "%br_ln152 = br i1 %ctx_val_scale_compute_done_2, void %sw.epilog, void %land.lhs.true122" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:152]   --->   Operation 74 'br' 'br_ln152' <Predicate = (select_ln50_1 == 10 & or_ln148)> <Delay = 0.72>
ST_1 : Operation 75 [1/1] (0.39ns)   --->   "%select_ln152 = select i1 %and_ln50_5, i4 11, i4 10" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:152]   --->   Operation 75 'select' 'select_ln152' <Predicate = (select_ln50_1 == 10 & or_ln148 & ctx_val_scale_compute_done_2)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.72ns)   --->   "%br_ln152 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:152]   --->   Operation 76 'br' 'br_ln152' <Predicate = (select_ln50_1 == 10 & or_ln148 & ctx_val_scale_compute_done_2)> <Delay = 0.72>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln138)   --->   "%xor_ln138 = xor i1 %and_ln50_15, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:138]   --->   Operation 77 'xor' 'xor_ln138' <Predicate = (select_ln50_1 == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln138 = or i1 %and_ln50_4, i1 %xor_ln138" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:138]   --->   Operation 78 'or' 'or_ln138' <Predicate = (select_ln50_1 == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.72ns)   --->   "%br_ln138 = br i1 %or_ln138, void %sw.epilog, void %if.else103" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:138]   --->   Operation 79 'br' 'br_ln138' <Predicate = (select_ln50_1 == 9)> <Delay = 0.72>
ST_1 : Operation 80 [1/1] (0.72ns)   --->   "%br_ln142 = br i1 %ctx_att_scores_compute_done_2, void %sw.epilog, void %land.lhs.true105" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:142]   --->   Operation 80 'br' 'br_ln142' <Predicate = (select_ln50_1 == 9 & or_ln138)> <Delay = 0.72>
ST_1 : Operation 81 [1/1] (0.39ns)   --->   "%select_ln142 = select i1 %and_ln50_4, i4 10, i4 9" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:142]   --->   Operation 81 'select' 'select_ln142' <Predicate = (select_ln50_1 == 9 & or_ln138 & ctx_att_scores_compute_done_2)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.72ns)   --->   "%br_ln142 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:142]   --->   Operation 82 'br' 'br_ln142' <Predicate = (select_ln50_1 == 9 & or_ln138 & ctx_att_scores_compute_done_2)> <Delay = 0.72>
ST_1 : Operation 83 [1/1] (0.72ns)   --->   "%br_ln136 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:136]   --->   Operation 83 'br' 'br_ln136' <Predicate = (select_ln50_1 == 8)> <Delay = 0.72>
ST_1 : Operation 84 [1/1] (0.72ns)   --->   "%br_ln133 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:133]   --->   Operation 84 'br' 'br_ln133' <Predicate = (select_ln50_1 == 7)> <Delay = 0.72>
ST_1 : Operation 85 [1/1] (0.72ns)   --->   "%br_ln130 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:130]   --->   Operation 85 'br' 'br_ln130' <Predicate = (select_ln50_1 == 6)> <Delay = 0.72>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln118)   --->   "%xor_ln118 = xor i1 %and_ln50_15, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:118]   --->   Operation 86 'xor' 'xor_ln118' <Predicate = (select_ln50_1 == 5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln118 = or i1 %and_ln50_3, i1 %xor_ln118" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:118]   --->   Operation 87 'or' 'or_ln118' <Predicate = (select_ln50_1 == 5)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.72ns)   --->   "%br_ln118 = br i1 %or_ln118, void %sw.epilog, void %if.else80" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:118]   --->   Operation 88 'br' 'br_ln118' <Predicate = (select_ln50_1 == 5)> <Delay = 0.72>
ST_1 : Operation 89 [1/1] (0.72ns)   --->   "%br_ln123 = br i1 %ctx_v_compute_done_2, void %sw.epilog, void %land.lhs.true82" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:123]   --->   Operation 89 'br' 'br_ln123' <Predicate = (select_ln50_1 == 5 & or_ln118)> <Delay = 0.72>
ST_1 : Operation 90 [1/1] (0.39ns)   --->   "%select_ln123 = select i1 %and_ln50_3, i4 6, i4 5" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:123]   --->   Operation 90 'select' 'select_ln123' <Predicate = (select_ln50_1 == 5 & or_ln118 & ctx_v_compute_done_2)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.72ns)   --->   "%br_ln123 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:123]   --->   Operation 91 'br' 'br_ln123' <Predicate = (select_ln50_1 == 5 & or_ln118 & ctx_v_compute_done_2)> <Delay = 0.72>
ST_1 : Operation 92 [1/1] (0.72ns)   --->   "%br_ln116 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:116]   --->   Operation 92 'br' 'br_ln116' <Predicate = (select_ln50_1 == 4)> <Delay = 0.72>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln102)   --->   "%xor_ln102 = xor i1 %and_ln50_15, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:102]   --->   Operation 93 'xor' 'xor_ln102' <Predicate = (select_ln50_1 == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln102 = or i1 %and_ln50_2, i1 %xor_ln102" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:102]   --->   Operation 94 'or' 'or_ln102' <Predicate = (select_ln50_1 == 2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.72ns)   --->   "%br_ln102 = br i1 %or_ln102, void %sw.epilog, void %if.else59" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:102]   --->   Operation 95 'br' 'br_ln102' <Predicate = (select_ln50_1 == 2)> <Delay = 0.72>
ST_1 : Operation 96 [1/1] (0.72ns)   --->   "%br_ln107 = br i1 %ctx_k_compute_done_2, void %sw.epilog, void %land.lhs.true61" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:107]   --->   Operation 96 'br' 'br_ln107' <Predicate = (select_ln50_1 == 2 & or_ln102)> <Delay = 0.72>
ST_1 : Operation 97 [1/1] (0.20ns)   --->   "%select_ln107 = select i1 %and_ln50_2, i4 3, i4 2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:107]   --->   Operation 97 'select' 'select_ln107' <Predicate = (select_ln50_1 == 2 & or_ln102 & ctx_k_compute_done_2)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.72ns)   --->   "%br_ln107 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:107]   --->   Operation 98 'br' 'br_ln107' <Predicate = (select_ln50_1 == 2 & or_ln102 & ctx_k_compute_done_2)> <Delay = 0.72>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln91)   --->   "%xor_ln91 = xor i1 %and_ln50_15, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:91]   --->   Operation 99 'xor' 'xor_ln91' <Predicate = (select_ln50_1 == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln91 = or i1 %and_ln50_1, i1 %xor_ln91" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:91]   --->   Operation 100 'or' 'or_ln91' <Predicate = (select_ln50_1 == 1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.72ns)   --->   "%br_ln91 = br i1 %or_ln91, void %sw.epilog, void %if.else" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:91]   --->   Operation 101 'br' 'br_ln91' <Predicate = (select_ln50_1 == 1)> <Delay = 0.72>
ST_1 : Operation 102 [1/1] (0.72ns)   --->   "%br_ln96 = br i1 %ctx_q_compute_done_2, void %sw.epilog, void %land.lhs.true44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:96]   --->   Operation 102 'br' 'br_ln96' <Predicate = (select_ln50_1 == 1 & or_ln91)> <Delay = 0.72>
ST_1 : Operation 103 [1/1] (0.20ns)   --->   "%select_ln96 = select i1 %and_ln50_1, i4 2, i4 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:96]   --->   Operation 103 'select' 'select_ln96' <Predicate = (select_ln50_1 == 1 & or_ln91 & ctx_q_compute_done_2)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.72ns)   --->   "%br_ln96 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:96]   --->   Operation 104 'br' 'br_ln96' <Predicate = (select_ln50_1 == 1 & or_ln91 & ctx_q_compute_done_2)> <Delay = 0.72>
ST_1 : Operation 105 [1/1] (0.72ns)   --->   "%br_ln179 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:179]   --->   Operation 105 'br' 'br_ln179' <Predicate = (select_ln50_1 == 13)> <Delay = 0.72>
ST_1 : Operation 106 [1/1] (0.28ns)   --->   "%xor_ln68 = xor i1 %start_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68]   --->   Operation 106 'xor' 'xor_ln68' <Predicate = (select_ln50_1 == 15) | (select_ln50_1 == 14) | (select_ln50_1 == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.28ns)   --->   "%and_ln68 = and i1 %and_ln50, i1 %xor_ln68" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68]   --->   Operation 107 'and' 'and_ln68' <Predicate = (select_ln50_1 == 15) | (select_ln50_1 == 14) | (select_ln50_1 == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.28ns)   --->   "%and_ln68_1 = and i1 %and_ln50_1, i1 %xor_ln68" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68]   --->   Operation 108 'and' 'and_ln68_1' <Predicate = (select_ln50_1 == 15) | (select_ln50_1 == 14) | (select_ln50_1 == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.28ns)   --->   "%and_ln68_2 = and i1 %and_ln50_2, i1 %xor_ln68" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68]   --->   Operation 109 'and' 'and_ln68_2' <Predicate = (select_ln50_1 == 15) | (select_ln50_1 == 14) | (select_ln50_1 == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.28ns)   --->   "%and_ln68_3 = and i1 %and_ln50_3, i1 %xor_ln68" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68]   --->   Operation 110 'and' 'and_ln68_3' <Predicate = (select_ln50_1 == 15) | (select_ln50_1 == 14) | (select_ln50_1 == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.28ns)   --->   "%and_ln68_4 = and i1 %and_ln50_4, i1 %xor_ln68" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68]   --->   Operation 111 'and' 'and_ln68_4' <Predicate = (select_ln50_1 == 15) | (select_ln50_1 == 14) | (select_ln50_1 == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.28ns)   --->   "%and_ln68_5 = and i1 %and_ln50_5, i1 %xor_ln68" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68]   --->   Operation 112 'and' 'and_ln68_5' <Predicate = (select_ln50_1 == 15) | (select_ln50_1 == 14) | (select_ln50_1 == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.28ns)   --->   "%and_ln68_6 = and i1 %and_ln50_6, i1 %xor_ln68" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68]   --->   Operation 113 'and' 'and_ln68_6' <Predicate = (select_ln50_1 == 15) | (select_ln50_1 == 14) | (select_ln50_1 == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.28ns)   --->   "%and_ln68_7 = and i1 %and_ln50_7, i1 %xor_ln68" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68]   --->   Operation 114 'and' 'and_ln68_7' <Predicate = (select_ln50_1 == 15) | (select_ln50_1 == 14) | (select_ln50_1 == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.28ns)   --->   "%and_ln68_8 = and i1 %ctx_q_compute_done_2, i1 %xor_ln68" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68]   --->   Operation 115 'and' 'and_ln68_8' <Predicate = (select_ln50_1 == 15) | (select_ln50_1 == 14) | (select_ln50_1 == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.28ns)   --->   "%and_ln68_9 = and i1 %ctx_k_compute_done_2, i1 %xor_ln68" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68]   --->   Operation 116 'and' 'and_ln68_9' <Predicate = (select_ln50_1 == 15) | (select_ln50_1 == 14) | (select_ln50_1 == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.28ns)   --->   "%and_ln68_10 = and i1 %ctx_v_compute_done_2, i1 %xor_ln68" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68]   --->   Operation 117 'and' 'and_ln68_10' <Predicate = (select_ln50_1 == 15) | (select_ln50_1 == 14) | (select_ln50_1 == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.28ns)   --->   "%and_ln68_11 = and i1 %ctx_att_scores_compute_done_2, i1 %xor_ln68" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68]   --->   Operation 118 'and' 'and_ln68_11' <Predicate = (select_ln50_1 == 15) | (select_ln50_1 == 14) | (select_ln50_1 == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.28ns)   --->   "%and_ln68_12 = and i1 %ctx_val_scale_compute_done_2, i1 %xor_ln68" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68]   --->   Operation 119 'and' 'and_ln68_12' <Predicate = (select_ln50_1 == 15) | (select_ln50_1 == 14) | (select_ln50_1 == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.28ns)   --->   "%and_ln68_13 = and i1 %ctx_softmax_compute_done_2, i1 %xor_ln68" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68]   --->   Operation 120 'and' 'and_ln68_13' <Predicate = (select_ln50_1 == 15) | (select_ln50_1 == 14) | (select_ln50_1 == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.28ns)   --->   "%and_ln68_14 = and i1 %ctx_att_value_compute_done_2, i1 %xor_ln68" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68]   --->   Operation 121 'and' 'and_ln68_14' <Predicate = (select_ln50_1 == 15) | (select_ln50_1 == 14) | (select_ln50_1 == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.28ns)   --->   "%and_ln68_15 = and i1 %and_ln50_15, i1 %xor_ln68" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68]   --->   Operation 122 'and' 'and_ln68_15' <Predicate = (select_ln50_1 == 15) | (select_ln50_1 == 14) | (select_ln50_1 == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i1 %start_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68]   --->   Operation 123 'zext' 'zext_ln68' <Predicate = (select_ln50_1 == 15) | (select_ln50_1 == 14) | (select_ln50_1 == 0)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.72ns)   --->   "%br_ln68 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68]   --->   Operation 124 'br' 'br_ln68' <Predicate = (select_ln50_1 == 15) | (select_ln50_1 == 14) | (select_ln50_1 == 0)> <Delay = 0.72>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%ctx_compute_start_write_assign = phi i1 0, void %sw.bb163, i1 0, void %if.else154, i1 0, void %if.else137, i1 0, void %if.else120, i1 0, void %if.else103, i1 0, void %sw.bb93, i1 0, void %sw.bb91, i1 0, void %sw.bb89, i1 0, void %if.else80, i1 0, void %sw.bb70, i1 0, void %if.else59, i1 0, void %if.else, i1 0, void %sw.bb, i1 1, void %sw.bb36, i1 0, void %land.lhs.true44, i1 1, void %sw.bb51, i1 0, void %land.lhs.true61, i1 0, void %entry_ifconv, i1 1, void %sw.bb72, i1 0, void %land.lhs.true82, i1 1, void %sw.bb95, i1 0, void %land.lhs.true105, i1 1, void %sw.bb112, i1 0, void %land.lhs.true122, i1 1, void %sw.bb129, i1 0, void %land.lhs.true139, i1 1, void %sw.bb146, i1 0, void %land.lhs.true156"   --->   Operation 125 'phi' 'ctx_compute_start_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%ctx_compute_op_write_assign = phi i3 0, void %sw.bb163, i3 0, void %if.else154, i3 0, void %if.else137, i3 0, void %if.else120, i3 0, void %if.else103, i3 0, void %sw.bb93, i3 0, void %sw.bb91, i3 0, void %sw.bb89, i3 0, void %if.else80, i3 0, void %sw.bb70, i3 0, void %if.else59, i3 0, void %if.else, i3 0, void %sw.bb, i3 1, void %sw.bb36, i3 0, void %land.lhs.true44, i3 2, void %sw.bb51, i3 0, void %land.lhs.true61, i3 0, void %entry_ifconv, i3 3, void %sw.bb72, i3 0, void %land.lhs.true82, i3 4, void %sw.bb95, i3 0, void %land.lhs.true105, i3 5, void %sw.bb112, i3 0, void %land.lhs.true122, i3 6, void %sw.bb129, i3 0, void %land.lhs.true139, i3 7, void %sw.bb146, i3 0, void %land.lhs.true156"   --->   Operation 126 'phi' 'ctx_compute_op_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%ctx_compute_done_1 = phi i1 %and_ln50, void %sw.bb163, i1 %and_ln50, void %if.else154, i1 %and_ln50, void %if.else137, i1 %and_ln50, void %if.else120, i1 %and_ln50, void %if.else103, i1 %and_ln50, void %sw.bb93, i1 %and_ln50, void %sw.bb91, i1 %and_ln50, void %sw.bb89, i1 %and_ln50, void %if.else80, i1 %and_ln50, void %sw.bb70, i1 %and_ln50, void %if.else59, i1 %and_ln50, void %if.else, i1 %and_ln68, void %sw.bb, i1 %and_ln50, void %sw.bb36, i1 %and_ln50, void %land.lhs.true44, i1 %and_ln50, void %sw.bb51, i1 %and_ln50, void %land.lhs.true61, i1 %and_ln50, void %entry_ifconv, i1 %and_ln50, void %sw.bb72, i1 %and_ln50, void %land.lhs.true82, i1 %and_ln50, void %sw.bb95, i1 %and_ln50, void %land.lhs.true105, i1 %and_ln50, void %sw.bb112, i1 %and_ln50, void %land.lhs.true122, i1 %and_ln50, void %sw.bb129, i1 %and_ln50, void %land.lhs.true139, i1 %and_ln50, void %sw.bb146, i1 %and_ln50, void %land.lhs.true156" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 127 'phi' 'ctx_compute_done_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%ctx_q_started_1 = phi i1 %and_ln50_1, void %sw.bb163, i1 %and_ln50_1, void %if.else154, i1 %and_ln50_1, void %if.else137, i1 %and_ln50_1, void %if.else120, i1 %and_ln50_1, void %if.else103, i1 %and_ln50_1, void %sw.bb93, i1 %and_ln50_1, void %sw.bb91, i1 %and_ln50_1, void %sw.bb89, i1 %and_ln50_1, void %if.else80, i1 %and_ln50_1, void %sw.bb70, i1 %and_ln50_1, void %if.else59, i1 %and_ln50_1, void %if.else, i1 %and_ln68_1, void %sw.bb, i1 1, void %sw.bb36, i1 0, void %land.lhs.true44, i1 %and_ln50_1, void %sw.bb51, i1 %and_ln50_1, void %land.lhs.true61, i1 %and_ln50_1, void %entry_ifconv, i1 %and_ln50_1, void %sw.bb72, i1 %and_ln50_1, void %land.lhs.true82, i1 %and_ln50_1, void %sw.bb95, i1 %and_ln50_1, void %land.lhs.true105, i1 %and_ln50_1, void %sw.bb112, i1 %and_ln50_1, void %land.lhs.true122, i1 %and_ln50_1, void %sw.bb129, i1 %and_ln50_1, void %land.lhs.true139, i1 %and_ln50_1, void %sw.bb146, i1 %and_ln50_1, void %land.lhs.true156" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 128 'phi' 'ctx_q_started_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%ctx_k_started_1 = phi i1 %and_ln50_2, void %sw.bb163, i1 %and_ln50_2, void %if.else154, i1 %and_ln50_2, void %if.else137, i1 %and_ln50_2, void %if.else120, i1 %and_ln50_2, void %if.else103, i1 %and_ln50_2, void %sw.bb93, i1 %and_ln50_2, void %sw.bb91, i1 %and_ln50_2, void %sw.bb89, i1 %and_ln50_2, void %if.else80, i1 %and_ln50_2, void %sw.bb70, i1 %and_ln50_2, void %if.else59, i1 %and_ln50_2, void %if.else, i1 %and_ln68_2, void %sw.bb, i1 %and_ln50_2, void %sw.bb36, i1 %and_ln50_2, void %land.lhs.true44, i1 1, void %sw.bb51, i1 0, void %land.lhs.true61, i1 %and_ln50_2, void %entry_ifconv, i1 %and_ln50_2, void %sw.bb72, i1 %and_ln50_2, void %land.lhs.true82, i1 %and_ln50_2, void %sw.bb95, i1 %and_ln50_2, void %land.lhs.true105, i1 %and_ln50_2, void %sw.bb112, i1 %and_ln50_2, void %land.lhs.true122, i1 %and_ln50_2, void %sw.bb129, i1 %and_ln50_2, void %land.lhs.true139, i1 %and_ln50_2, void %sw.bb146, i1 %and_ln50_2, void %land.lhs.true156" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 129 'phi' 'ctx_k_started_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%ctx_v_started_1 = phi i1 %and_ln50_3, void %sw.bb163, i1 %and_ln50_3, void %if.else154, i1 %and_ln50_3, void %if.else137, i1 %and_ln50_3, void %if.else120, i1 %and_ln50_3, void %if.else103, i1 %and_ln50_3, void %sw.bb93, i1 %and_ln50_3, void %sw.bb91, i1 %and_ln50_3, void %sw.bb89, i1 %and_ln50_3, void %if.else80, i1 %and_ln50_3, void %sw.bb70, i1 %and_ln50_3, void %if.else59, i1 %and_ln50_3, void %if.else, i1 %and_ln68_3, void %sw.bb, i1 %and_ln50_3, void %sw.bb36, i1 %and_ln50_3, void %land.lhs.true44, i1 %and_ln50_3, void %sw.bb51, i1 %and_ln50_3, void %land.lhs.true61, i1 %and_ln50_3, void %entry_ifconv, i1 1, void %sw.bb72, i1 0, void %land.lhs.true82, i1 %and_ln50_3, void %sw.bb95, i1 %and_ln50_3, void %land.lhs.true105, i1 %and_ln50_3, void %sw.bb112, i1 %and_ln50_3, void %land.lhs.true122, i1 %and_ln50_3, void %sw.bb129, i1 %and_ln50_3, void %land.lhs.true139, i1 %and_ln50_3, void %sw.bb146, i1 %and_ln50_3, void %land.lhs.true156" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 130 'phi' 'ctx_v_started_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%ctx_att_scores_started_1 = phi i1 %and_ln50_4, void %sw.bb163, i1 %and_ln50_4, void %if.else154, i1 %and_ln50_4, void %if.else137, i1 %and_ln50_4, void %if.else120, i1 %and_ln50_4, void %if.else103, i1 %and_ln50_4, void %sw.bb93, i1 %and_ln50_4, void %sw.bb91, i1 %and_ln50_4, void %sw.bb89, i1 %and_ln50_4, void %if.else80, i1 %and_ln50_4, void %sw.bb70, i1 %and_ln50_4, void %if.else59, i1 %and_ln50_4, void %if.else, i1 %and_ln68_4, void %sw.bb, i1 %and_ln50_4, void %sw.bb36, i1 %and_ln50_4, void %land.lhs.true44, i1 %and_ln50_4, void %sw.bb51, i1 %and_ln50_4, void %land.lhs.true61, i1 %and_ln50_4, void %entry_ifconv, i1 %and_ln50_4, void %sw.bb72, i1 %and_ln50_4, void %land.lhs.true82, i1 1, void %sw.bb95, i1 0, void %land.lhs.true105, i1 %and_ln50_4, void %sw.bb112, i1 %and_ln50_4, void %land.lhs.true122, i1 %and_ln50_4, void %sw.bb129, i1 %and_ln50_4, void %land.lhs.true139, i1 %and_ln50_4, void %sw.bb146, i1 %and_ln50_4, void %land.lhs.true156" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 131 'phi' 'ctx_att_scores_started_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%ctx_val_scale_started_1 = phi i1 %and_ln50_5, void %sw.bb163, i1 %and_ln50_5, void %if.else154, i1 %and_ln50_5, void %if.else137, i1 %and_ln50_5, void %if.else120, i1 %and_ln50_5, void %if.else103, i1 %and_ln50_5, void %sw.bb93, i1 %and_ln50_5, void %sw.bb91, i1 %and_ln50_5, void %sw.bb89, i1 %and_ln50_5, void %if.else80, i1 %and_ln50_5, void %sw.bb70, i1 %and_ln50_5, void %if.else59, i1 %and_ln50_5, void %if.else, i1 %and_ln68_5, void %sw.bb, i1 %and_ln50_5, void %sw.bb36, i1 %and_ln50_5, void %land.lhs.true44, i1 %and_ln50_5, void %sw.bb51, i1 %and_ln50_5, void %land.lhs.true61, i1 %and_ln50_5, void %entry_ifconv, i1 %and_ln50_5, void %sw.bb72, i1 %and_ln50_5, void %land.lhs.true82, i1 %and_ln50_5, void %sw.bb95, i1 %and_ln50_5, void %land.lhs.true105, i1 1, void %sw.bb112, i1 0, void %land.lhs.true122, i1 %and_ln50_5, void %sw.bb129, i1 %and_ln50_5, void %land.lhs.true139, i1 %and_ln50_5, void %sw.bb146, i1 %and_ln50_5, void %land.lhs.true156" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 132 'phi' 'ctx_val_scale_started_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%ctx_softmax_started_1 = phi i1 %and_ln50_6, void %sw.bb163, i1 %and_ln50_6, void %if.else154, i1 %and_ln50_6, void %if.else137, i1 %and_ln50_6, void %if.else120, i1 %and_ln50_6, void %if.else103, i1 %and_ln50_6, void %sw.bb93, i1 %and_ln50_6, void %sw.bb91, i1 %and_ln50_6, void %sw.bb89, i1 %and_ln50_6, void %if.else80, i1 %and_ln50_6, void %sw.bb70, i1 %and_ln50_6, void %if.else59, i1 %and_ln50_6, void %if.else, i1 %and_ln68_6, void %sw.bb, i1 %and_ln50_6, void %sw.bb36, i1 %and_ln50_6, void %land.lhs.true44, i1 %and_ln50_6, void %sw.bb51, i1 %and_ln50_6, void %land.lhs.true61, i1 %and_ln50_6, void %entry_ifconv, i1 %and_ln50_6, void %sw.bb72, i1 %and_ln50_6, void %land.lhs.true82, i1 %and_ln50_6, void %sw.bb95, i1 %and_ln50_6, void %land.lhs.true105, i1 %and_ln50_6, void %sw.bb112, i1 %and_ln50_6, void %land.lhs.true122, i1 1, void %sw.bb129, i1 0, void %land.lhs.true139, i1 %and_ln50_6, void %sw.bb146, i1 %and_ln50_6, void %land.lhs.true156" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 133 'phi' 'ctx_softmax_started_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%ctx_att_value_started_1 = phi i1 %and_ln50_7, void %sw.bb163, i1 %and_ln50_7, void %if.else154, i1 %and_ln50_7, void %if.else137, i1 %and_ln50_7, void %if.else120, i1 %and_ln50_7, void %if.else103, i1 %and_ln50_7, void %sw.bb93, i1 %and_ln50_7, void %sw.bb91, i1 %and_ln50_7, void %sw.bb89, i1 %and_ln50_7, void %if.else80, i1 %and_ln50_7, void %sw.bb70, i1 %and_ln50_7, void %if.else59, i1 %and_ln50_7, void %if.else, i1 %and_ln68_7, void %sw.bb, i1 %and_ln50_7, void %sw.bb36, i1 %and_ln50_7, void %land.lhs.true44, i1 %and_ln50_7, void %sw.bb51, i1 %and_ln50_7, void %land.lhs.true61, i1 %and_ln50_7, void %entry_ifconv, i1 %and_ln50_7, void %sw.bb72, i1 %and_ln50_7, void %land.lhs.true82, i1 %and_ln50_7, void %sw.bb95, i1 %and_ln50_7, void %land.lhs.true105, i1 %and_ln50_7, void %sw.bb112, i1 %and_ln50_7, void %land.lhs.true122, i1 %and_ln50_7, void %sw.bb129, i1 %and_ln50_7, void %land.lhs.true139, i1 1, void %sw.bb146, i1 0, void %land.lhs.true156" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 134 'phi' 'ctx_att_value_started_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%ctx_q_compute_done_3 = phi i1 %ctx_q_compute_done_2, void %sw.bb163, i1 %ctx_q_compute_done_2, void %if.else154, i1 %ctx_q_compute_done_2, void %if.else137, i1 %ctx_q_compute_done_2, void %if.else120, i1 %ctx_q_compute_done_2, void %if.else103, i1 %ctx_q_compute_done_2, void %sw.bb93, i1 %ctx_q_compute_done_2, void %sw.bb91, i1 %ctx_q_compute_done_2, void %sw.bb89, i1 %ctx_q_compute_done_2, void %if.else80, i1 %ctx_q_compute_done_2, void %sw.bb70, i1 %ctx_q_compute_done_2, void %if.else59, i1 %ctx_q_compute_done_2, void %if.else, i1 %and_ln68_8, void %sw.bb, i1 %ctx_q_compute_done_2, void %sw.bb36, i1 1, void %land.lhs.true44, i1 %ctx_q_compute_done_2, void %sw.bb51, i1 %ctx_q_compute_done_2, void %land.lhs.true61, i1 %ctx_q_compute_done_2, void %entry_ifconv, i1 %ctx_q_compute_done_2, void %sw.bb72, i1 %ctx_q_compute_done_2, void %land.lhs.true82, i1 %ctx_q_compute_done_2, void %sw.bb95, i1 %ctx_q_compute_done_2, void %land.lhs.true105, i1 %ctx_q_compute_done_2, void %sw.bb112, i1 %ctx_q_compute_done_2, void %land.lhs.true122, i1 %ctx_q_compute_done_2, void %sw.bb129, i1 %ctx_q_compute_done_2, void %land.lhs.true139, i1 %ctx_q_compute_done_2, void %sw.bb146, i1 %ctx_q_compute_done_2, void %land.lhs.true156" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 135 'phi' 'ctx_q_compute_done_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%ctx_k_compute_done_3 = phi i1 %ctx_k_compute_done_2, void %sw.bb163, i1 %ctx_k_compute_done_2, void %if.else154, i1 %ctx_k_compute_done_2, void %if.else137, i1 %ctx_k_compute_done_2, void %if.else120, i1 %ctx_k_compute_done_2, void %if.else103, i1 %ctx_k_compute_done_2, void %sw.bb93, i1 %ctx_k_compute_done_2, void %sw.bb91, i1 %ctx_k_compute_done_2, void %sw.bb89, i1 %ctx_k_compute_done_2, void %if.else80, i1 %ctx_k_compute_done_2, void %sw.bb70, i1 %ctx_k_compute_done_2, void %if.else59, i1 %ctx_k_compute_done_2, void %if.else, i1 %and_ln68_9, void %sw.bb, i1 %ctx_k_compute_done_2, void %sw.bb36, i1 %ctx_k_compute_done_2, void %land.lhs.true44, i1 %ctx_k_compute_done_2, void %sw.bb51, i1 1, void %land.lhs.true61, i1 %ctx_k_compute_done_2, void %entry_ifconv, i1 %ctx_k_compute_done_2, void %sw.bb72, i1 %ctx_k_compute_done_2, void %land.lhs.true82, i1 %ctx_k_compute_done_2, void %sw.bb95, i1 %ctx_k_compute_done_2, void %land.lhs.true105, i1 %ctx_k_compute_done_2, void %sw.bb112, i1 %ctx_k_compute_done_2, void %land.lhs.true122, i1 %ctx_k_compute_done_2, void %sw.bb129, i1 %ctx_k_compute_done_2, void %land.lhs.true139, i1 %ctx_k_compute_done_2, void %sw.bb146, i1 %ctx_k_compute_done_2, void %land.lhs.true156" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 136 'phi' 'ctx_k_compute_done_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%ctx_v_compute_done_3 = phi i1 %ctx_v_compute_done_2, void %sw.bb163, i1 %ctx_v_compute_done_2, void %if.else154, i1 %ctx_v_compute_done_2, void %if.else137, i1 %ctx_v_compute_done_2, void %if.else120, i1 %ctx_v_compute_done_2, void %if.else103, i1 %ctx_v_compute_done_2, void %sw.bb93, i1 %ctx_v_compute_done_2, void %sw.bb91, i1 %ctx_v_compute_done_2, void %sw.bb89, i1 %ctx_v_compute_done_2, void %if.else80, i1 %ctx_v_compute_done_2, void %sw.bb70, i1 %ctx_v_compute_done_2, void %if.else59, i1 %ctx_v_compute_done_2, void %if.else, i1 %and_ln68_10, void %sw.bb, i1 %ctx_v_compute_done_2, void %sw.bb36, i1 %ctx_v_compute_done_2, void %land.lhs.true44, i1 %ctx_v_compute_done_2, void %sw.bb51, i1 %ctx_v_compute_done_2, void %land.lhs.true61, i1 %ctx_v_compute_done_2, void %entry_ifconv, i1 %ctx_v_compute_done_2, void %sw.bb72, i1 1, void %land.lhs.true82, i1 %ctx_v_compute_done_2, void %sw.bb95, i1 %ctx_v_compute_done_2, void %land.lhs.true105, i1 %ctx_v_compute_done_2, void %sw.bb112, i1 %ctx_v_compute_done_2, void %land.lhs.true122, i1 %ctx_v_compute_done_2, void %sw.bb129, i1 %ctx_v_compute_done_2, void %land.lhs.true139, i1 %ctx_v_compute_done_2, void %sw.bb146, i1 %ctx_v_compute_done_2, void %land.lhs.true156" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 137 'phi' 'ctx_v_compute_done_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%ctx_att_scores_compute_done_3 = phi i1 %ctx_att_scores_compute_done_2, void %sw.bb163, i1 %ctx_att_scores_compute_done_2, void %if.else154, i1 %ctx_att_scores_compute_done_2, void %if.else137, i1 %ctx_att_scores_compute_done_2, void %if.else120, i1 %ctx_att_scores_compute_done_2, void %if.else103, i1 %ctx_att_scores_compute_done_2, void %sw.bb93, i1 %ctx_att_scores_compute_done_2, void %sw.bb91, i1 %ctx_att_scores_compute_done_2, void %sw.bb89, i1 %ctx_att_scores_compute_done_2, void %if.else80, i1 %ctx_att_scores_compute_done_2, void %sw.bb70, i1 %ctx_att_scores_compute_done_2, void %if.else59, i1 %ctx_att_scores_compute_done_2, void %if.else, i1 %and_ln68_11, void %sw.bb, i1 %ctx_att_scores_compute_done_2, void %sw.bb36, i1 %ctx_att_scores_compute_done_2, void %land.lhs.true44, i1 %ctx_att_scores_compute_done_2, void %sw.bb51, i1 %ctx_att_scores_compute_done_2, void %land.lhs.true61, i1 %ctx_att_scores_compute_done_2, void %entry_ifconv, i1 %ctx_att_scores_compute_done_2, void %sw.bb72, i1 %ctx_att_scores_compute_done_2, void %land.lhs.true82, i1 %ctx_att_scores_compute_done_2, void %sw.bb95, i1 1, void %land.lhs.true105, i1 %ctx_att_scores_compute_done_2, void %sw.bb112, i1 %ctx_att_scores_compute_done_2, void %land.lhs.true122, i1 %ctx_att_scores_compute_done_2, void %sw.bb129, i1 %ctx_att_scores_compute_done_2, void %land.lhs.true139, i1 %ctx_att_scores_compute_done_2, void %sw.bb146, i1 %ctx_att_scores_compute_done_2, void %land.lhs.true156" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 138 'phi' 'ctx_att_scores_compute_done_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%ctx_val_scale_compute_done_3 = phi i1 %ctx_val_scale_compute_done_2, void %sw.bb163, i1 %ctx_val_scale_compute_done_2, void %if.else154, i1 %ctx_val_scale_compute_done_2, void %if.else137, i1 %ctx_val_scale_compute_done_2, void %if.else120, i1 %ctx_val_scale_compute_done_2, void %if.else103, i1 %ctx_val_scale_compute_done_2, void %sw.bb93, i1 %ctx_val_scale_compute_done_2, void %sw.bb91, i1 %ctx_val_scale_compute_done_2, void %sw.bb89, i1 %ctx_val_scale_compute_done_2, void %if.else80, i1 %ctx_val_scale_compute_done_2, void %sw.bb70, i1 %ctx_val_scale_compute_done_2, void %if.else59, i1 %ctx_val_scale_compute_done_2, void %if.else, i1 %and_ln68_12, void %sw.bb, i1 %ctx_val_scale_compute_done_2, void %sw.bb36, i1 %ctx_val_scale_compute_done_2, void %land.lhs.true44, i1 %ctx_val_scale_compute_done_2, void %sw.bb51, i1 %ctx_val_scale_compute_done_2, void %land.lhs.true61, i1 %ctx_val_scale_compute_done_2, void %entry_ifconv, i1 %ctx_val_scale_compute_done_2, void %sw.bb72, i1 %ctx_val_scale_compute_done_2, void %land.lhs.true82, i1 %ctx_val_scale_compute_done_2, void %sw.bb95, i1 %ctx_val_scale_compute_done_2, void %land.lhs.true105, i1 %ctx_val_scale_compute_done_2, void %sw.bb112, i1 1, void %land.lhs.true122, i1 %ctx_val_scale_compute_done_2, void %sw.bb129, i1 %ctx_val_scale_compute_done_2, void %land.lhs.true139, i1 %ctx_val_scale_compute_done_2, void %sw.bb146, i1 %ctx_val_scale_compute_done_2, void %land.lhs.true156" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 139 'phi' 'ctx_val_scale_compute_done_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%ctx_softmax_compute_done_3 = phi i1 %ctx_softmax_compute_done_2, void %sw.bb163, i1 %ctx_softmax_compute_done_2, void %if.else154, i1 %ctx_softmax_compute_done_2, void %if.else137, i1 %ctx_softmax_compute_done_2, void %if.else120, i1 %ctx_softmax_compute_done_2, void %if.else103, i1 %ctx_softmax_compute_done_2, void %sw.bb93, i1 %ctx_softmax_compute_done_2, void %sw.bb91, i1 %ctx_softmax_compute_done_2, void %sw.bb89, i1 %ctx_softmax_compute_done_2, void %if.else80, i1 %ctx_softmax_compute_done_2, void %sw.bb70, i1 %ctx_softmax_compute_done_2, void %if.else59, i1 %ctx_softmax_compute_done_2, void %if.else, i1 %and_ln68_13, void %sw.bb, i1 %ctx_softmax_compute_done_2, void %sw.bb36, i1 %ctx_softmax_compute_done_2, void %land.lhs.true44, i1 %ctx_softmax_compute_done_2, void %sw.bb51, i1 %ctx_softmax_compute_done_2, void %land.lhs.true61, i1 %ctx_softmax_compute_done_2, void %entry_ifconv, i1 %ctx_softmax_compute_done_2, void %sw.bb72, i1 %ctx_softmax_compute_done_2, void %land.lhs.true82, i1 %ctx_softmax_compute_done_2, void %sw.bb95, i1 %ctx_softmax_compute_done_2, void %land.lhs.true105, i1 %ctx_softmax_compute_done_2, void %sw.bb112, i1 %ctx_softmax_compute_done_2, void %land.lhs.true122, i1 %ctx_softmax_compute_done_2, void %sw.bb129, i1 1, void %land.lhs.true139, i1 %ctx_softmax_compute_done_2, void %sw.bb146, i1 %ctx_softmax_compute_done_2, void %land.lhs.true156" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 140 'phi' 'ctx_softmax_compute_done_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%ctx_att_value_compute_done_3 = phi i1 %ctx_att_value_compute_done_2, void %sw.bb163, i1 %ctx_att_value_compute_done_2, void %if.else154, i1 %ctx_att_value_compute_done_2, void %if.else137, i1 %ctx_att_value_compute_done_2, void %if.else120, i1 %ctx_att_value_compute_done_2, void %if.else103, i1 %ctx_att_value_compute_done_2, void %sw.bb93, i1 %ctx_att_value_compute_done_2, void %sw.bb91, i1 %ctx_att_value_compute_done_2, void %sw.bb89, i1 %ctx_att_value_compute_done_2, void %if.else80, i1 %ctx_att_value_compute_done_2, void %sw.bb70, i1 %ctx_att_value_compute_done_2, void %if.else59, i1 %ctx_att_value_compute_done_2, void %if.else, i1 %and_ln68_14, void %sw.bb, i1 %ctx_att_value_compute_done_2, void %sw.bb36, i1 %ctx_att_value_compute_done_2, void %land.lhs.true44, i1 %ctx_att_value_compute_done_2, void %sw.bb51, i1 %ctx_att_value_compute_done_2, void %land.lhs.true61, i1 %ctx_att_value_compute_done_2, void %entry_ifconv, i1 %ctx_att_value_compute_done_2, void %sw.bb72, i1 %ctx_att_value_compute_done_2, void %land.lhs.true82, i1 %ctx_att_value_compute_done_2, void %sw.bb95, i1 %ctx_att_value_compute_done_2, void %land.lhs.true105, i1 %ctx_att_value_compute_done_2, void %sw.bb112, i1 %ctx_att_value_compute_done_2, void %land.lhs.true122, i1 %ctx_att_value_compute_done_2, void %sw.bb129, i1 %ctx_att_value_compute_done_2, void %land.lhs.true139, i1 %ctx_att_value_compute_done_2, void %sw.bb146, i1 1, void %land.lhs.true156" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 141 'phi' 'ctx_att_value_compute_done_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%ctx_compute_ready_1 = phi i1 %and_ln50_15, void %sw.bb163, i1 %and_ln50_15, void %if.else154, i1 %and_ln50_15, void %if.else137, i1 %and_ln50_15, void %if.else120, i1 %and_ln50_15, void %if.else103, i1 %and_ln50_15, void %sw.bb93, i1 %and_ln50_15, void %sw.bb91, i1 %and_ln50_15, void %sw.bb89, i1 %and_ln50_15, void %if.else80, i1 %and_ln50_15, void %sw.bb70, i1 %and_ln50_15, void %if.else59, i1 %and_ln50_15, void %if.else, i1 %and_ln68_15, void %sw.bb, i1 1, void %sw.bb36, i1 %and_ln50_15, void %land.lhs.true44, i1 1, void %sw.bb51, i1 %and_ln50_15, void %land.lhs.true61, i1 %and_ln50_15, void %entry_ifconv, i1 1, void %sw.bb72, i1 %and_ln50_15, void %land.lhs.true82, i1 1, void %sw.bb95, i1 %and_ln50_15, void %land.lhs.true105, i1 1, void %sw.bb112, i1 %and_ln50_15, void %land.lhs.true122, i1 1, void %sw.bb129, i1 %and_ln50_15, void %land.lhs.true139, i1 1, void %sw.bb146, i1 %and_ln50_15, void %land.lhs.true156" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50]   --->   Operation 142 'phi' 'ctx_compute_ready_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%ctx_phase_1 = phi i4 14, void %sw.bb163, i4 12, void %if.else154, i4 11, void %if.else137, i4 10, void %if.else120, i4 9, void %if.else103, i4 9, void %sw.bb93, i4 8, void %sw.bb91, i4 7, void %sw.bb89, i4 5, void %if.else80, i4 5, void %sw.bb70, i4 2, void %if.else59, i4 1, void %if.else, i4 %zext_ln68, void %sw.bb, i4 1, void %sw.bb36, i4 %select_ln96, void %land.lhs.true44, i4 2, void %sw.bb51, i4 %select_ln107, void %land.lhs.true61, i4 4, void %entry_ifconv, i4 5, void %sw.bb72, i4 %select_ln123, void %land.lhs.true82, i4 9, void %sw.bb95, i4 %select_ln142, void %land.lhs.true105, i4 10, void %sw.bb112, i4 %select_ln152, void %land.lhs.true122, i4 11, void %sw.bb129, i4 %select_ln162, void %land.lhs.true139, i4 12, void %sw.bb146, i4 %select_ln172, void %land.lhs.true156" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68]   --->   Operation 143 'phi' 'ctx_phase_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%phi_ln186 = phi i1 1, void %sw.bb163, i1 0, void %if.else154, i1 0, void %if.else137, i1 0, void %if.else120, i1 0, void %if.else103, i1 0, void %sw.bb93, i1 0, void %sw.bb91, i1 0, void %sw.bb89, i1 0, void %if.else80, i1 0, void %sw.bb70, i1 0, void %if.else59, i1 0, void %if.else, i1 0, void %sw.bb, i1 0, void %sw.bb36, i1 0, void %land.lhs.true44, i1 0, void %sw.bb51, i1 0, void %land.lhs.true61, i1 0, void %entry_ifconv, i1 0, void %sw.bb72, i1 0, void %land.lhs.true82, i1 0, void %sw.bb95, i1 0, void %land.lhs.true105, i1 0, void %sw.bb112, i1 0, void %land.lhs.true122, i1 0, void %sw.bb129, i1 0, void %land.lhs.true139, i1 0, void %sw.bb146, i1 0, void %land.lhs.true156" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:186]   --->   Operation 144 'phi' 'phi_ln186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i4 %ctx_phase_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:40]   --->   Operation 145 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i3 %ctx_compute_op_write_assign" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:40]   --->   Operation 146 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.28ns)   --->   "%and_ln186 = and i1 %icmp_ln50, i1 %ctx_start_head_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:186]   --->   Operation 147 'and' 'and_ln186' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i67 <undef>, i1 %phi_ln186" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:186]   --->   Operation 148 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i67 %mrv_s, i8 %zext_ln40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:186]   --->   Operation 149 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i67 %mrv_1, i1 %ctx_compute_ready_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:186]   --->   Operation 150 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i67 %mrv_2, i1 %ctx_compute_done_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:186]   --->   Operation 151 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i67 %mrv_3, i1 %ctx_compute_start_write_assign" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:186]   --->   Operation 152 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i67 %mrv_4, i8 %zext_ln40_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:186]   --->   Operation 153 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i67 %mrv_5, i1 %and_ln186" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:186]   --->   Operation 154 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i67 %mrv_6, i1 %ctx_q_started_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:186]   --->   Operation 155 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i67 %mrv_7, i1 %ctx_k_started_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:186]   --->   Operation 156 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i67 %mrv_8, i1 %ctx_v_started_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:186]   --->   Operation 157 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i67 %mrv_9, i1 %ctx_att_scores_started_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:186]   --->   Operation 158 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i67 %mrv_10, i1 %ctx_val_scale_started_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:186]   --->   Operation 159 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i67 %mrv_11, i1 %ctx_softmax_started_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:186]   --->   Operation 160 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i67 %mrv_12, i1 %ctx_att_value_started_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:186]   --->   Operation 161 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i67 %mrv_13, i1 %ctx_q_compute_done_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:186]   --->   Operation 162 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i67 %mrv_14, i1 %ctx_k_compute_done_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:186]   --->   Operation 163 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i67 %mrv_15, i1 %ctx_v_compute_done_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:186]   --->   Operation 164 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i67 %mrv_16, i1 %ctx_att_scores_compute_done_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:186]   --->   Operation 165 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i67 %mrv_17, i1 %ctx_val_scale_compute_done_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:186]   --->   Operation 166 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i67 %mrv_18, i1 %ctx_softmax_compute_done_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:186]   --->   Operation 167 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i67 %mrv_19, i1 %ctx_att_value_compute_done_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:186]   --->   Operation 168 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i67 %mrv_20, i32 %select_ln50" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:186]   --->   Operation 169 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%ret_ln186 = ret i67 %mrv_21" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:186]   --->   Operation 170 'ret' 'ret_ln186' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.925ns
The critical path consists of the following:
	wire read operation ('layer_idx_read', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:45) on port 'layer_idx' (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:45) [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln50', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50) [47]  (1.016 ns)
	'select' operation 4 bit ('select_ln50_1', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50) [65]  (0.391 ns)
	multiplexor before 'phi' operation 1 bit ('ctx.compute_start') [175]  (0.797 ns)
	multiplexor before 'phi' operation 1 bit ('ctx.compute_start') [175]  (0.721 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
