// Seed: 113054393
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  id_4(
      .id_0(1'b0), .id_1(id_2)
  );
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    output tri1 id_2,
    output wire id_3,
    input wand id_4,
    input tri0 id_5,
    output wand id_6,
    input tri0 id_7,
    input wor id_8,
    input uwire id_9,
    output tri id_10,
    input tri0 id_11,
    input tri id_12,
    input wire id_13,
    input tri0 id_14,
    output tri1 id_15
);
  wire id_17;
  nor (id_3, id_13, id_4, id_5, id_14, id_12, id_17, id_8, id_11, id_9, id_7);
  module_0(
      id_17, id_17, id_17
  );
endmodule
