// Seed: 3748976955
`define pp_2 0
module module_0 (
    input logic id_0,
    input logic id_1
);
  tri id_2;
  type_8(
      id_1, id_3
  );
  logic id_4;
  assign id_2[1-1] = id_1;
endmodule
