<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › rtl8192e › rtl8192e › r8190P_def.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>r8190P_def.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/******************************************************************************</span>
<span class="cm"> * Copyright(c) 2008 - 2010 Realtek Corporation. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA</span>
<span class="cm"> *</span>
<span class="cm"> * The full GNU General Public License is included in this distribution in the</span>
<span class="cm"> * file called LICENSE.</span>
<span class="cm"> *</span>
<span class="cm"> * Contact Information:</span>
<span class="cm"> * wlanfae &lt;wlanfae@realtek.com&gt;</span>
<span class="cm">******************************************************************************/</span>


<span class="cp">#ifndef R8190P_DEF_H</span>
<span class="cp">#define R8190P_DEF_H</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="cp">#define		MAX_SILENT_RESET_RX_SLOT_NUM	10</span>

<span class="cp">#define RX_MPDU_QUEUE				0</span>
<span class="cp">#define RX_CMD_QUEUE				1</span>


<span class="k">enum</span> <span class="n">rtl819x_loopback</span> <span class="p">{</span>
	<span class="n">RTL819X_NO_LOOPBACK</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">RTL819X_MAC_LOOPBACK</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">RTL819X_DMA_LOOPBACK</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">RTL819X_CCK_LOOPBACK</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
<span class="p">};</span>


<span class="cp">#define RESET_DELAY_8185			20</span>

<span class="cp">#define RT_IBSS_INT_MASKS (IMR_BcnInt | IMR_BcnInt | IMR_TBDOK | IMR_TBDER)</span>

<span class="cp">#define DESC90_RATE1M				0x00</span>
<span class="cp">#define DESC90_RATE2M				0x01</span>
<span class="cp">#define DESC90_RATE5_5M				0x02</span>
<span class="cp">#define DESC90_RATE11M				0x03</span>
<span class="cp">#define DESC90_RATE6M				0x04</span>
<span class="cp">#define DESC90_RATE9M				0x05</span>
<span class="cp">#define DESC90_RATE12M				0x06</span>
<span class="cp">#define DESC90_RATE18M				0x07</span>
<span class="cp">#define DESC90_RATE24M				0x08</span>
<span class="cp">#define DESC90_RATE36M				0x09</span>
<span class="cp">#define DESC90_RATE48M				0x0a</span>
<span class="cp">#define DESC90_RATE54M				0x0b</span>
<span class="cp">#define DESC90_RATEMCS0				0x00</span>
<span class="cp">#define DESC90_RATEMCS1				0x01</span>
<span class="cp">#define DESC90_RATEMCS2				0x02</span>
<span class="cp">#define DESC90_RATEMCS3				0x03</span>
<span class="cp">#define DESC90_RATEMCS4				0x04</span>
<span class="cp">#define DESC90_RATEMCS5				0x05</span>
<span class="cp">#define DESC90_RATEMCS6				0x06</span>
<span class="cp">#define DESC90_RATEMCS7				0x07</span>
<span class="cp">#define DESC90_RATEMCS8				0x08</span>
<span class="cp">#define DESC90_RATEMCS9				0x09</span>
<span class="cp">#define DESC90_RATEMCS10			0x0a</span>
<span class="cp">#define DESC90_RATEMCS11			0x0b</span>
<span class="cp">#define DESC90_RATEMCS12			0x0c</span>
<span class="cp">#define DESC90_RATEMCS13			0x0d</span>
<span class="cp">#define DESC90_RATEMCS14			0x0e</span>
<span class="cp">#define DESC90_RATEMCS15			0x0f</span>
<span class="cp">#define DESC90_RATEMCS32			0x20</span>

<span class="cp">#define SHORT_SLOT_TIME				9</span>
<span class="cp">#define NON_SHORT_SLOT_TIME		20</span>


<span class="cp">#define	MAX_LINES_HWCONFIG_TXT			1000</span>
<span class="cp">#define MAX_BYTES_LINE_HWCONFIG_TXT		128</span>

<span class="cp">#define SW_THREE_WIRE			0</span>
<span class="cp">#define HW_THREE_WIRE			2</span>

<span class="cp">#define BT_DEMO_BOARD			0</span>
<span class="cp">#define BT_QA_BOARD				1</span>
<span class="cp">#define BT_FPGA					2</span>

<span class="cp">#define	RX_SMOOTH				20</span>

<span class="cp">#define QSLT_BK					0x1</span>
<span class="cp">#define QSLT_BE					0x0</span>
<span class="cp">#define QSLT_VI					0x4</span>
<span class="cp">#define QSLT_VO					0x6</span>
<span class="cp">#define	QSLT_BEACON			0x10</span>
<span class="cp">#define	QSLT_HIGH				0x11</span>
<span class="cp">#define	QSLT_MGNT				0x12</span>
<span class="cp">#define	QSLT_CMD				0x13</span>

<span class="cp">#define NUM_OF_FIRMWARE_QUEUE				10</span>
<span class="cp">#define NUM_OF_PAGES_IN_FW					0x100</span>
<span class="cp">#define NUM_OF_PAGE_IN_FW_QUEUE_BK		0x007</span>
<span class="cp">#define NUM_OF_PAGE_IN_FW_QUEUE_BE		0x0aa</span>
<span class="cp">#define NUM_OF_PAGE_IN_FW_QUEUE_VI		0x024</span>
<span class="cp">#define NUM_OF_PAGE_IN_FW_QUEUE_VO		0x007</span>
<span class="cp">#define NUM_OF_PAGE_IN_FW_QUEUE_HCCA		0</span>
<span class="cp">#define NUM_OF_PAGE_IN_FW_QUEUE_CMD		0x2</span>
<span class="cp">#define NUM_OF_PAGE_IN_FW_QUEUE_MGNT		0x10</span>
<span class="cp">#define NUM_OF_PAGE_IN_FW_QUEUE_HIGH		0</span>
<span class="cp">#define NUM_OF_PAGE_IN_FW_QUEUE_BCN		0x4</span>
<span class="cp">#define NUM_OF_PAGE_IN_FW_QUEUE_PUB		0xd</span>

<span class="cp">#define NUM_OF_PAGE_IN_FW_QUEUE_BK_DTM	0x026</span>
<span class="cp">#define NUM_OF_PAGE_IN_FW_QUEUE_BE_DTM	0x048</span>
<span class="cp">#define NUM_OF_PAGE_IN_FW_QUEUE_VI_DTM	0x048</span>
<span class="cp">#define NUM_OF_PAGE_IN_FW_QUEUE_VO_DTM	0x026</span>
<span class="cp">#define NUM_OF_PAGE_IN_FW_QUEUE_PUB_DTM	0x00</span>

<span class="cp">#define APPLIED_RESERVED_QUEUE_IN_FW		0x80000000</span>
<span class="cp">#define RSVD_FW_QUEUE_PAGE_BK_SHIFT		0x00</span>
<span class="cp">#define RSVD_FW_QUEUE_PAGE_BE_SHIFT		0x08</span>
<span class="cp">#define RSVD_FW_QUEUE_PAGE_VI_SHIFT		0x10</span>
<span class="cp">#define RSVD_FW_QUEUE_PAGE_VO_SHIFT		0x18</span>
<span class="cp">#define RSVD_FW_QUEUE_PAGE_MGNT_SHIFT	0x10</span>
<span class="cp">#define RSVD_FW_QUEUE_PAGE_BCN_SHIFT		0x00</span>
<span class="cp">#define RSVD_FW_QUEUE_PAGE_PUB_SHIFT		0x08</span>

<span class="cp">#define HAL_PRIME_CHNL_OFFSET_DONT_CARE	0</span>
<span class="cp">#define HAL_PRIME_CHNL_OFFSET_LOWER		1</span>
<span class="cp">#define HAL_PRIME_CHNL_OFFSET_UPPER		2</span>


<span class="k">enum</span> <span class="n">version_8190_loopback</span> <span class="p">{</span>
	<span class="n">VERSION_8190_BD</span> <span class="o">=</span> <span class="mh">0x3</span><span class="p">,</span>
	<span class="n">VERSION_8190_BE</span>
<span class="p">};</span>

<span class="cp">#define IC_VersionCut_C	0x2</span>
<span class="cp">#define IC_VersionCut_D	0x3</span>
<span class="cp">#define IC_VersionCut_E	0x4</span>

<span class="k">enum</span> <span class="n">rf_optype</span> <span class="p">{</span>
	<span class="n">RF_OP_By_SW_3wire</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">RF_OP_By_FW</span><span class="p">,</span>
	<span class="n">RF_OP_MAX</span>
<span class="p">};</span>


<span class="k">enum</span> <span class="n">power_save_mode</span> <span class="p">{</span>
	<span class="n">POWER_SAVE_MODE_ACTIVE</span><span class="p">,</span>
	<span class="n">POWER_SAVE_MODE_SAVE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">interface_select_8190pci</span> <span class="p">{</span>
	<span class="n">INTF_SEL1_MINICARD</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">INTF_SEL0_PCIE</span>			<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">INTF_SEL2_RSV</span>			<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">INTF_SEL3_RSV</span>			<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">bb_reg_definition</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">rfintfs</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rfintfi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rfintfo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rfintfe</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rf3wireOffset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rfLSSI_Select</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rfTxGainStage</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rfHSSIPara1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rfHSSIPara2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rfSwitchControl</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rfAGCControl1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rfAGCControl2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rfRxIQImbalance</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rfRxAFE</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rfTxIQImbalance</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rfTxAFE</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rfLSSIReadBack</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rfLSSIReadBackPi</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">tx_fwinfo</span> <span class="p">{</span>
	<span class="n">u8</span>			<span class="n">TxRate</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">CtsEnable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">RtsRate</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">RtsEnable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">TxHT</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">Short</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">TxBandwidth</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">TxSubCarrier</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">STBC</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">AllowAggregation</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">RtsHT</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">RtsShort</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">RtsBandwidth</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">RtsSubcarrier</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">RtsSTBC</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">EnableCPUDur</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">u32</span>			<span class="n">RxMF</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">RxAMD</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">Reserved1</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">TxAGCOffset</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">TxAGCSign</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">Tx_INFO_RSVD</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">PacketID</span><span class="o">:</span><span class="mi">13</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">tx_fwinfo_8190pci</span> <span class="p">{</span>
	<span class="n">u8</span>			<span class="n">TxRate</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">CtsEnable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">RtsRate</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">RtsEnable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">TxHT</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">Short</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">TxBandwidth</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">TxSubCarrier</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">STBC</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">AllowAggregation</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">RtsHT</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">RtsShort</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">RtsBandwidth</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">RtsSubcarrier</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">RtsSTBC</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">EnableCPUDur</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">u32</span>			<span class="n">RxMF</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">RxAMD</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">TxPerPktInfoFeedback</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">Reserved1</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">TxAGCOffset</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">TxAGCSign</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">RAW_TXD</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">Retry_Limit</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">Reserved2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">PacketID</span><span class="o">:</span><span class="mi">13</span><span class="p">;</span>


<span class="p">};</span>


<span class="cp">#define TX_DESC_SIZE			32</span>

<span class="cp">#define TX_DESC_CMD_SIZE	32</span>


<span class="cp">#define TX_STATUS_DESC_SIZE	32</span>

<span class="cp">#define TX_FWINFO_SIZE	8</span>


<span class="cp">#define RX_DESC_SIZE	16</span>

<span class="cp">#define RX_STATUS_DESC_SIZE	16</span>

<span class="cp">#define RX_DRIVER_INFO_SIZE	8</span>

<span class="k">struct</span> <span class="n">log_int_8190</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">nIMR_COMDOK</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">nIMR_MGNTDOK</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">nIMR_HIGH</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">nIMR_VODOK</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">nIMR_VIDOK</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">nIMR_BEDOK</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">nIMR_BKDOK</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">nIMR_ROK</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">nIMR_RCOK</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">nIMR_TBDOK</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">nIMR_BDOK</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">nIMR_RXFOVW</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">phy_ofdm_rx_status_rxsc_sgien_exintfflag</span> <span class="p">{</span>
	<span class="n">u8</span>			<span class="n">reserved</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">rxsc</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">sgi_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">ex_intf_flag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">phy_sts_ofdm_819xpci</span> <span class="p">{</span>
	<span class="n">u8</span>	<span class="n">trsw_gain_X</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">pwdb_all</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">cfosho_X</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">cfotail_X</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">rxevm_X</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">rxsnr_X</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">pdsnr_X</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">csi_current_X</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">csi_target_X</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">sigevm</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">max_ex_pwr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">sgi_en</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">rxsc_sgien_exflg</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">phy_sts_cck_819xpci</span> <span class="p">{</span>
	<span class="n">u8</span>	<span class="n">adc_pwdb_X</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">sq_rpt</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">cck_agc_rpt</span><span class="p">;</span>
<span class="p">};</span>


<span class="cp">#define		PHY_RSSI_SLID_WIN_MAX				100</span>
<span class="cp">#define		PHY_Beacon_RSSI_SLID_WIN_MAX		10</span>

<span class="k">struct</span> <span class="n">tx_desc</span> <span class="p">{</span>
	<span class="n">u16</span>	<span class="n">PktSize</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">Offset</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">Reserved1</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">CmdInit</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">LastSeg</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">FirstSeg</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">LINIP</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">OWN</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">u8</span>	<span class="n">TxFWInfoSize</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">RATid</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">DISFB</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">USERATE</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">MOREFRAG</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">NoEnc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">PIFS</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">QueueSelect</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">NoACM</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">Resv</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">SecCAMID</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">SecDescAssign</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">SecType</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>

	<span class="n">u16</span>	<span class="n">TxBufferSize</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">PktId</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">Resv1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">Reserved2</span><span class="p">;</span>

	<span class="n">u32</span>	<span class="n">TxBuffAddr</span><span class="p">;</span>

	<span class="n">u32</span>	<span class="n">NextDescAddress</span><span class="p">;</span>

	<span class="n">u32</span>	<span class="n">Reserved5</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">Reserved6</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">Reserved7</span><span class="p">;</span>
<span class="p">};</span>


<span class="k">struct</span> <span class="n">tx_desc_cmd</span> <span class="p">{</span>
	<span class="n">u16</span>	<span class="n">PktSize</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">Reserved1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">CmdType</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">CmdInit</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">LastSeg</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">FirstSeg</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">LINIP</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">OWN</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">u16</span>	<span class="n">ElementReport</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">Reserved2</span><span class="p">;</span>

	<span class="n">u16</span>	<span class="n">TxBufferSize</span><span class="p">;</span>
	<span class="n">u16</span>	<span class="n">Reserved3</span><span class="p">;</span>

	<span class="n">u32</span>	<span class="n">TxBuffAddr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">NextDescAddress</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">Reserved4</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">Reserved5</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">Reserved6</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">rx_desc</span> <span class="p">{</span>
	<span class="n">u16</span>			<span class="n">Length</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
	<span class="n">u16</span>			<span class="n">CRC32</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u16</span>			<span class="n">ICV</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">RxDrvInfoSize</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">Shift</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">PHYStatus</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">SWDec</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">LastSeg</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">FirstSeg</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">EOR</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">OWN</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">u32</span>			<span class="n">Reserved2</span><span class="p">;</span>

	<span class="n">u32</span>			<span class="n">Reserved3</span><span class="p">;</span>

	<span class="n">u32</span>	<span class="n">BufferAddress</span><span class="p">;</span>

<span class="p">};</span>


<span class="k">struct</span> <span class="n">rx_fwinfo</span> <span class="p">{</span>
	<span class="n">u16</span>			<span class="n">Reserved1</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
	<span class="n">u16</span>			<span class="n">PartAggr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u16</span>			<span class="n">FirstAGGR</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u16</span>			<span class="n">Reserved2</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>

	<span class="n">u8</span>			<span class="n">RxRate</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">RxHT</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">u8</span>			<span class="n">BW</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">SPLCP</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">Reserved3</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">PAM</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">Mcast</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">Bcast</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">Reserved4</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">u32</span>			<span class="n">TSFL</span><span class="p">;</span>

<span class="p">};</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
