

================================================================
== Vitis HLS Report for 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s'
================================================================
* Date:           Sat Nov  1 13:22:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  6.281 ns|     0.70 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      106|      343|  0.742 us|  2.401 us|  106|  343|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- row_loop   |      105|      342|  35 ~ 114|          -|          -|      3|        no|
        | + col_loop  |        0|       42|   16 ~ 21|          -|          -|  0 ~ 2|        no|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 86
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 18 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 4 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 86 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%return_code = alloca i32 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:444]   --->   Operation 87 'alloca' 'return_code' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:463]   --->   Operation 88 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%product_sum_im_2_loc = alloca i64 1"   --->   Operation 89 'alloca' 'product_sum_im_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%product_sum_re_2_loc = alloca i64 1"   --->   Operation 90 'alloca' 'product_sum_re_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%L_internal_re = alloca i64 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:446]   --->   Operation 91 'alloca' 'L_internal_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%L_internal_re_1 = alloca i64 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:446]   --->   Operation 92 'alloca' 'L_internal_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%L_internal_re_2 = alloca i64 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:446]   --->   Operation 93 'alloca' 'L_internal_re_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%L_internal_im = alloca i64 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:446]   --->   Operation 94 'alloca' 'L_internal_im' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%L_internal_im_1 = alloca i64 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:446]   --->   Operation 95 'alloca' 'L_internal_im_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%L_internal_im_2 = alloca i64 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:446]   --->   Operation 96 'alloca' 'L_internal_im_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%diag_internal = alloca i64 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:447]   --->   Operation 97 'alloca' 'diag_internal' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%diag_internal_1 = alloca i64 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:447]   --->   Operation 98 'alloca' 'diag_internal_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln463 = store i2 0, i2 %i" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:463]   --->   Operation 99 'store' 'store_ln463' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 100 [1/1] (1.58ns)   --->   "%store_ln444 = store i32 0, i32 %return_code" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:444]   --->   Operation 100 'store' 'store_ln444' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln463 = br void %for.body" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:463]   --->   Operation 101 'br' 'br_ln463' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.20>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:506]   --->   Operation 102 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.56ns)   --->   "%icmp_ln463 = icmp_eq  i2 %i_1, i2 3" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:463]   --->   Operation 103 'icmp' 'icmp_ln463' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (1.56ns)   --->   "%i_2 = add i2 %i_1, i2 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:463]   --->   Operation 104 'add' 'i_2' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln463 = br i1 %icmp_ln463, void %for.body.split, void %for.end76" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:463]   --->   Operation 105 'br' 'br_ln463' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.56ns)   --->   "%i_sub1 = add i2 %i_1, i2 3" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:464]   --->   Operation 106 'add' 'i_sub1' <Predicate = (!icmp_ln463)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln465 = sext i2 %i_sub1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465]   --->   Operation 107 'sext' 'sext_ln465' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.34ns)   --->   "%mul_ln465 = mul i3 %sext_ln465, i3 %sext_ln465" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465]   --->   Operation 108 'mul' 'mul_ln465' <Predicate = (!icmp_ln463)> <Delay = 1.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (1.56ns)   --->   "%sub_ln465 = sub i2 1, i2 %i_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465]   --->   Operation 109 'sub' 'sub_ln465' <Predicate = (!icmp_ln463)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln465_1 = sext i2 %sub_ln465" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465]   --->   Operation 110 'sext' 'sext_ln465_1' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (1.65ns)   --->   "%add_ln465 = add i3 %sext_ln465_1, i3 %mul_ln465" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465]   --->   Operation 111 'add' 'add_ln465' <Predicate = (!icmp_ln463)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln465_2 = sext i3 %add_ln465" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465]   --->   Operation 112 'sext' 'sext_ln465_2' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln465, i32 2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465]   --->   Operation 113 'bitselect' 'tmp_13' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (1.65ns)   --->   "%sub_ln465_1 = sub i4 0, i4 %sext_ln465_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465]   --->   Operation 114 'sub' 'sub_ln465_1' <Predicate = (!icmp_ln463)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%lshr_ln465_1_cast = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %sub_ln465_1, i32 1, i32 2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465]   --->   Operation 115 'partselect' 'lshr_ln465_1_cast' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %add_ln465, i32 1, i32 2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465]   --->   Operation 116 'partselect' 'zext_ln' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%return_code_load = load i32 %return_code" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:526]   --->   Operation 117 'load' 'return_code_load' <Predicate = (icmp_ln463)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%ret_ln526 = ret i32 %return_code_load" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:526]   --->   Operation 118 'ret' 'ret_ln526' <Predicate = (icmp_ln463)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.12>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln506 = zext i2 %i_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:506]   --->   Operation 119 'zext' 'zext_ln506' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln506 = trunc i2 %i_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:506]   --->   Operation 120 'trunc' 'trunc_ln506' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_1, i2 0" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:506]   --->   Operation 121 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln506, i2 0" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:506]   --->   Operation 122 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln506_1 = zext i2 %i_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:506]   --->   Operation 123 'zext' 'zext_ln506_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (1.65ns)   --->   "%sub_ln506 = sub i3 %tmp, i3 %zext_ln506_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:506]   --->   Operation 124 'sub' 'sub_ln506' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln506_2 = zext i4 %p_shl1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:506]   --->   Operation 125 'zext' 'zext_ln506_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%rhs_re = getelementptr i16 %A_re, i64 0, i64 %zext_ln506_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:506]   --->   Operation 126 'getelementptr' 'rhs_re' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%this_re_2 = getelementptr i16 %L_re, i64 0, i64 %zext_ln506_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:523]   --->   Operation 127 'getelementptr' 'this_re_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%this_im_2 = getelementptr i16 %L_im, i64 0, i64 %zext_ln506_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:523]   --->   Operation 128 'getelementptr' 'this_im_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%speclooptripcount_ln463 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:463]   --->   Operation 129 'speclooptripcount' 'speclooptripcount_ln463' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln463 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:463]   --->   Operation 130 'specloopname' 'specloopname_ln463' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (1.56ns)   --->   "%sub_ln465_2 = sub i2 0, i2 %lshr_ln465_1_cast" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465]   --->   Operation 131 'sub' 'sub_ln465_2' <Predicate = (tmp_13)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.99ns)   --->   "%select_ln465 = select i1 %tmp_13, i2 %sub_ln465_2, i2 %zext_ln" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465]   --->   Operation 132 'select' 'select_ln465' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln465_3 = sext i2 %select_ln465" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465]   --->   Operation 133 'sext' 'sext_ln465_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (1.56ns)   --->   "%add_ln465_2 = add i2 %i_1, i2 %select_ln465" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465]   --->   Operation 134 'add' 'add_ln465_2' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (1.56ns)   --->   "%add_ln465_1 = add i3 %zext_ln506, i3 %sext_ln465_3" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465]   --->   Operation 135 'add' 'add_ln465_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln447 = sext i3 %add_ln465_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:447]   --->   Operation 136 'sext' 'sext_ln447' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%diag_internal_load = load i33 %diag_internal"   --->   Operation 137 'load' 'diag_internal_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%diag_internal_1_load = load i33 %diag_internal_1"   --->   Operation 138 'load' 'diag_internal_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (1.58ns)   --->   "%br_ln469 = br void %sum_loop" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:469]   --->   Operation 139 'br' 'br_ln469' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.01>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%square_sum_re_1 = phi i32 0, void %for.body.split, i32 %tmp2_re_21, void %arrayidx39.1.exit"   --->   Operation 140 'phi' 'square_sum_re_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%j = phi i2 0, void %for.body.split, i2 %j_1, void %arrayidx39.1.exit"   --->   Operation 141 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (1.56ns)   --->   "%icmp_ln469 = icmp_eq  i2 %j, i2 %i_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:469]   --->   Operation 142 'icmp' 'icmp_ln469' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (1.56ns)   --->   "%j_1 = add i2 %j, i2 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:469]   --->   Operation 143 'add' 'j_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln469 = br i1 %icmp_ln469, void %sum_loop.split, void %for.end55.loopexit_ifconv" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:469]   --->   Operation 144 'br' 'br_ln469' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln469 = trunc i2 %j" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:469]   --->   Operation 145 'trunc' 'trunc_ln469' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln477 = zext i2 %j" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:477]   --->   Operation 146 'zext' 'zext_ln477' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln469, i2 0" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:477]   --->   Operation 147 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln477 = sub i3 %p_shl, i3 %zext_ln477" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:477]   --->   Operation 148 'sub' 'sub_ln477' <Predicate = (!icmp_ln469)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 149 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%add_ln477 = add i3 %sub_ln477, i3 %zext_ln506" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:477]   --->   Operation 149 'add' 'add_ln477' <Predicate = (!icmp_ln469)> <Delay = 2.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln477_1 = zext i3 %add_ln477" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:477]   --->   Operation 150 'zext' 'zext_ln477_1' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%din_re = getelementptr i16 %A_re, i64 0, i64 %zext_ln477_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:477]   --->   Operation 151 'getelementptr' 'din_re' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%din_im = getelementptr i16 %A_im, i64 0, i64 %zext_ln477_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:477]   --->   Operation 152 'getelementptr' 'din_im' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%this_re = getelementptr i16 %L_re, i64 0, i64 %zext_ln477_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:500]   --->   Operation 153 'getelementptr' 'this_re' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (1.65ns)   --->   "%add_ln501 = add i3 %sub_ln506, i3 %zext_ln477" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:501]   --->   Operation 154 'add' 'add_ln501' <Predicate = (!icmp_ln469)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%this_im = getelementptr i16 %L_im, i64 0, i64 %zext_ln477_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:500]   --->   Operation 155 'getelementptr' 'this_im' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln470 = zext i2 %j" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:470]   --->   Operation 156 'zext' 'zext_ln470' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (1.56ns)   --->   "%j_sub1 = add i2 %j, i2 3" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:471]   --->   Operation 157 'add' 'j_sub1' <Predicate = (!icmp_ln469)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (1.34ns)   --->   "%mul_ln472 = mul i2 %j_sub1, i2 %j_sub1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:472]   --->   Operation 158 'mul' 'mul_ln472' <Predicate = (!icmp_ln469)> <Delay = 1.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node add_ln472)   --->   "%xor_ln472 = xor i1 %trunc_ln469, i1 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:472]   --->   Operation 159 'xor' 'xor_ln472' <Predicate = (!icmp_ln469)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node add_ln472)   --->   "%zext_ln472 = zext i1 %xor_ln472" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:472]   --->   Operation 160 'zext' 'zext_ln472' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln472 = add i2 %zext_ln472, i2 %mul_ln472" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:472]   --->   Operation 161 'add' 'add_ln472' <Predicate = (!icmp_ln469)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %add_ln472, i32 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:472]   --->   Operation 162 'bitselect' 'tmp_35' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_4 : Operation 163 [2/2] (2.32ns)   --->   "%tmp_re_9 = load i4 %din_re" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:344->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:477]   --->   Operation 163 'load' 'tmp_re_9' <Predicate = (!icmp_ln469)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 164 [2/2] (2.32ns)   --->   "%din_im_load = load i4 %din_im" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:344->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:477]   --->   Operation 164 'load' 'din_im_load' <Predicate = (!icmp_ln469)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 165 [1/1] (1.56ns)   --->   "%icmp_ln490 = icmp_eq  i2 %j, i2 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 165 'icmp' 'icmp_ln490' <Predicate = (!icmp_ln469)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.80ns)   --->   "%B = select i1 %icmp_ln490, i33 %diag_internal_1_load, i33 %diag_internal_load" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 166 'select' 'B' <Predicate = (!icmp_ln469)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (1.65ns)   --->   "%add_ln495 = add i4 %zext_ln470, i4 %sext_ln447" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:495]   --->   Operation 167 'add' 'add_ln495' <Predicate = (!icmp_ln469)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i4 %add_ln495" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:495]   --->   Operation 168 'trunc' 'trunc_ln83' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_4 : Operation 169 [2/2] (2.32ns)   --->   "%z_re_load = load i4 %rhs_re" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:58->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:506]   --->   Operation 169 'load' 'z_re_load' <Predicate = (icmp_ln469)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 5.98>
ST_5 : Operation 170 [1/2] ( I:2.32ns O:2.32ns )   --->   "%tmp_re_9 = load i4 %din_re" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:344->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:477]   --->   Operation 170 'load' 'tmp_re_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 171 [1/2] ( I:2.32ns O:2.32ns )   --->   "%din_im_load = load i4 %din_im" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:344->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:477]   --->   Operation 171 'load' 'din_im_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 172 [1/1] (2.07ns)   --->   "%sub_ln345 = sub i16 0, i16 %din_im_load" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:477]   --->   Operation 172 'sub' 'sub_ln345' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%tmp2_re_18 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_re_9, i15 0" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:477]   --->   Operation 173 'bitconcatenate' 'tmp2_re_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%tmp2_im = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %sub_ln345, i15 0" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:477]   --->   Operation 174 'bitconcatenate' 'tmp2_im' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%L_internal_re_load = load i16 %L_internal_re"   --->   Operation 175 'load' 'L_internal_re_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%L_internal_re_1_load = load i16 %L_internal_re_1"   --->   Operation 176 'load' 'L_internal_re_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%L_internal_re_2_load = load i16 %L_internal_re_2"   --->   Operation 177 'load' 'L_internal_re_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%L_internal_im_load = load i16 %L_internal_im"   --->   Operation 178 'load' 'L_internal_im_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%L_internal_im_1_load = load i16 %L_internal_im_1"   --->   Operation 179 'load' 'L_internal_im_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%L_internal_im_2_load = load i16 %L_internal_im_2"   --->   Operation 180 'load' 'L_internal_im_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [2/2] (1.58ns)   --->   "%call_ln59 = call void @choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_, i31 %tmp2_re_18, i31 %tmp2_im, i1 %trunc_ln469, i2 %add_ln465_2, i16 %L_internal_re_load, i16 %L_internal_re_1_load, i16 %L_internal_re_2_load, i16 %L_internal_im_load, i16 %L_internal_im_1_load, i16 %L_internal_im_2_load, i1 %tmp_35, i32 %product_sum_re_2_loc, i32 %product_sum_im_2_loc" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:477]   --->   Operation 181 'call' 'call_ln59' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 182 [1/2] (0.00ns)   --->   "%call_ln59 = call void @choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_, i31 %tmp2_re_18, i31 %tmp2_im, i1 %trunc_ln469, i2 %add_ln465_2, i16 %L_internal_re_load, i16 %L_internal_re_1_load, i16 %L_internal_re_2_load, i16 %L_internal_im_load, i16 %L_internal_im_1_load, i16 %L_internal_im_2_load, i1 %tmp_35, i32 %product_sum_re_2_loc, i32 %product_sum_im_2_loc" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:477]   --->   Operation 182 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 5.74>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%product_sum_re_2_loc_load = load i32 %product_sum_re_2_loc"   --->   Operation 183 'load' 'product_sum_re_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%product_sum_im_2_loc_load = load i32 %product_sum_im_2_loc"   --->   Operation 184 'load' 'product_sum_im_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%tmp2_re_19 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %product_sum_re_2_loc_load, i2 0" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:488]   --->   Operation 185 'bitconcatenate' 'tmp2_re_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%tmp2_im_5 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %product_sum_im_2_loc_load, i2 0" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:488]   --->   Operation 186 'bitconcatenate' 'tmp2_im_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln326 = sext i34 %tmp2_re_19" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 187 'sext' 'sext_ln326' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln326_1 = sext i33 %B" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 188 'sext' 'sext_ln326_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 189 [3/3] (5.74ns)   --->   "%mul_ln326 = mul i67 %sext_ln326, i67 %sext_ln326_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 189 'mul' 'mul_ln326' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln327 = sext i34 %tmp2_im_5" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 190 'sext' 'sext_ln327' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [3/3] (5.74ns)   --->   "%mul_ln327 = mul i67 %sext_ln327, i67 %sext_ln326_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 191 'mul' 'mul_ln327' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.74>
ST_8 : Operation 192 [2/3] (5.74ns)   --->   "%mul_ln326 = mul i67 %sext_ln326, i67 %sext_ln326_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 192 'mul' 'mul_ln326' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [2/3] (5.74ns)   --->   "%mul_ln327 = mul i67 %sext_ln327, i67 %sext_ln326_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 193 'mul' 'mul_ln327' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.74>
ST_9 : Operation 194 [1/3] (5.74ns)   --->   "%mul_ln326 = mul i67 %sext_ln326, i67 %sext_ln326_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 194 'mul' 'mul_ln326' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln326, i32 66" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 195 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln326 = trunc i67 %mul_ln326" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 196 'trunc' 'trunc_ln326' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_7_i = partselect i16 @_ssdm_op_PartSelect.i16.i67.i32, i67 %mul_ln326, i32 51" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 197 'partselect' 'tmp_7_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_8_i = partselect i17 @_ssdm_op_PartSelect.i17.i67.i32, i67 %mul_ln326, i32 50" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 198 'partselect' 'tmp_8_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 199 [1/3] (5.74ns)   --->   "%mul_ln327 = mul i67 %sext_ln327, i67 %sext_ln326_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 199 'mul' 'mul_ln327' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln327, i32 66" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 200 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln327 = trunc i67 %mul_ln327" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 201 'trunc' 'trunc_ln327' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_15_i = partselect i16 @_ssdm_op_PartSelect.i16.i67.i32, i67 %mul_ln327, i32 51" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 202 'partselect' 'tmp_15_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_16_i = partselect i17 @_ssdm_op_PartSelect.i17.i67.i32, i67 %mul_ln327, i32 50" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 203 'partselect' 'tmp_16_i' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.10>
ST_10 : Operation 204 [1/1] (1.94ns)   --->   "%icmp_ln326 = icmp_ne  i15 %trunc_ln326, i15 0" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 204 'icmp' 'icmp_ln326' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [1/1] (2.07ns)   --->   "%icmp_ln326_1 = icmp_eq  i16 %tmp_7_i, i16 65535" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 205 'icmp' 'icmp_ln326_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (2.10ns)   --->   "%icmp_ln326_2 = icmp_eq  i17 %tmp_8_i, i17 131071" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 206 'icmp' 'icmp_ln326_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [1/1] (2.10ns)   --->   "%icmp_ln326_3 = icmp_eq  i17 %tmp_8_i, i17 0" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 207 'icmp' 'icmp_ln326_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [1/1] (1.94ns)   --->   "%icmp_ln327 = icmp_ne  i15 %trunc_ln327, i15 0" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 208 'icmp' 'icmp_ln327' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 209 [1/1] (2.07ns)   --->   "%icmp_ln327_1 = icmp_eq  i16 %tmp_15_i, i16 65535" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 209 'icmp' 'icmp_ln327_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 210 [1/1] (2.10ns)   --->   "%icmp_ln327_2 = icmp_eq  i17 %tmp_16_i, i17 131071" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 210 'icmp' 'icmp_ln327_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [1/1] (2.10ns)   --->   "%icmp_ln327_3 = icmp_eq  i17 %tmp_16_i, i17 0" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 211 'icmp' 'icmp_ln327_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.58>
ST_11 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln326)   --->   "%trunc_ln7 = partselect i34 @_ssdm_op_PartSelect.i34.i67.i32.i32, i67 %mul_ln326, i32 16, i32 49" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 212 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln326)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln326, i32 15" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 213 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln326_1)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln326, i32 49" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 214 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node add_ln326)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln326, i32 16" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 215 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node add_ln326)   --->   "%or_ln326 = or i1 %tmp_39, i1 %icmp_ln326" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 216 'or' 'or_ln326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node add_ln326)   --->   "%and_ln326 = and i1 %or_ln326, i1 %tmp_37" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 217 'and' 'and_ln326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node add_ln326)   --->   "%zext_ln326 = zext i1 %and_ln326" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 218 'zext' 'zext_ln326' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (2.63ns) (out node of the LUT)   --->   "%add_ln326 = add i34 %trunc_ln7, i34 %zext_ln326" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 219 'add' 'add_ln326' <Predicate = true> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln326, i32 33" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 220 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node and_ln326_1)   --->   "%xor_ln326 = xor i1 %tmp_40, i1 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 221 'xor' 'xor_ln326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln326_1 = and i1 %tmp_38, i1 %xor_ln326" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 222 'and' 'and_ln326_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln326_5)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln326, i32 50" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 223 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node and_ln326_4)   --->   "%select_ln326 = select i1 %and_ln326_1, i1 %icmp_ln326_2, i1 %icmp_ln326_3" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 224 'select' 'select_ln326' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln326_5)   --->   "%xor_ln326_1 = xor i1 %tmp_41, i1 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 225 'xor' 'xor_ln326_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln326_5)   --->   "%and_ln326_2 = and i1 %icmp_ln326_1, i1 %xor_ln326_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 226 'and' 'and_ln326_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node and_ln326_5)   --->   "%select_ln326_1 = select i1 %and_ln326_1, i1 %and_ln326_2, i1 %icmp_ln326_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 227 'select' 'select_ln326_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node or_ln326_2)   --->   "%and_ln326_3 = and i1 %and_ln326_1, i1 %icmp_ln326_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 228 'and' 'and_ln326_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln326_4)   --->   "%xor_ln326_2 = xor i1 %select_ln326, i1 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 229 'xor' 'xor_ln326_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln326_4)   --->   "%or_ln326_1 = or i1 %tmp_40, i1 %xor_ln326_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 230 'or' 'or_ln326_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node and_ln326_4)   --->   "%xor_ln326_3 = xor i1 %tmp_36, i1 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 231 'xor' 'xor_ln326_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 232 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln326_4 = and i1 %or_ln326_1, i1 %xor_ln326_3" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 232 'and' 'and_ln326_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 233 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln326_5 = and i1 %tmp_40, i1 %select_ln326_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 233 'and' 'and_ln326_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node or_ln326_2)   --->   "%or_ln326_3 = or i1 %and_ln326_3, i1 %and_ln326_5" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 234 'or' 'or_ln326_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node or_ln326_2)   --->   "%xor_ln326_4 = xor i1 %or_ln326_3, i1 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 235 'xor' 'xor_ln326_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node or_ln326_2)   --->   "%and_ln326_6 = and i1 %tmp_36, i1 %xor_ln326_4" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 236 'and' 'and_ln326_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 237 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln326_2 = or i1 %and_ln326_4, i1 %and_ln326_6" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 237 'or' 'or_ln326_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node add_ln327)   --->   "%trunc_ln8 = partselect i34 @_ssdm_op_PartSelect.i34.i67.i32.i32, i67 %mul_ln327, i32 16, i32 49" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 238 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node add_ln327)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln327, i32 15" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 239 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln327_1)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln327, i32 49" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 240 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node add_ln327)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln327, i32 16" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 241 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node add_ln327)   --->   "%or_ln327 = or i1 %tmp_45, i1 %icmp_ln327" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 242 'or' 'or_ln327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node add_ln327)   --->   "%and_ln327 = and i1 %or_ln327, i1 %tmp_43" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 243 'and' 'and_ln327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node add_ln327)   --->   "%zext_ln327 = zext i1 %and_ln327" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 244 'zext' 'zext_ln327' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 245 [1/1] (2.63ns) (out node of the LUT)   --->   "%add_ln327 = add i34 %trunc_ln8, i34 %zext_ln327" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 245 'add' 'add_ln327' <Predicate = true> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln327, i32 33" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 246 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node and_ln327_1)   --->   "%xor_ln327 = xor i1 %tmp_46, i1 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 247 'xor' 'xor_ln327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 248 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln327_1 = and i1 %tmp_44, i1 %xor_ln327" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 248 'and' 'and_ln327_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node and_ln327_5)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln327, i32 50" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 249 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln327_4)   --->   "%select_ln327 = select i1 %and_ln327_1, i1 %icmp_ln327_2, i1 %icmp_ln327_3" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 250 'select' 'select_ln327' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln327_5)   --->   "%xor_ln327_1 = xor i1 %tmp_47, i1 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 251 'xor' 'xor_ln327_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln327_5)   --->   "%and_ln327_2 = and i1 %icmp_ln327_1, i1 %xor_ln327_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 252 'and' 'and_ln327_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln327_5)   --->   "%select_ln327_1 = select i1 %and_ln327_1, i1 %and_ln327_2, i1 %icmp_ln327_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 253 'select' 'select_ln327_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node or_ln327_2)   --->   "%and_ln327_3 = and i1 %and_ln327_1, i1 %icmp_ln327_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 254 'and' 'and_ln327_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node and_ln327_4)   --->   "%xor_ln327_2 = xor i1 %select_ln327, i1 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 255 'xor' 'xor_ln327_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln327_4)   --->   "%or_ln327_1 = or i1 %tmp_46, i1 %xor_ln327_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 256 'or' 'or_ln327_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node and_ln327_4)   --->   "%xor_ln327_3 = xor i1 %tmp_42, i1 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 257 'xor' 'xor_ln327_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 258 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln327_4 = and i1 %or_ln327_1, i1 %xor_ln327_3" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 258 'and' 'and_ln327_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 259 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln327_5 = and i1 %tmp_46, i1 %select_ln327_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 259 'and' 'and_ln327_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node or_ln327_2)   --->   "%or_ln327_3 = or i1 %and_ln327_3, i1 %and_ln327_5" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 260 'or' 'or_ln327_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node or_ln327_2)   --->   "%xor_ln327_4 = xor i1 %or_ln327_3, i1 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 261 'xor' 'xor_ln327_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node or_ln327_2)   --->   "%and_ln327_6 = and i1 %tmp_42, i1 %xor_ln327_4" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 262 'and' 'and_ln327_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 263 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln327_2 = or i1 %and_ln327_4, i1 %and_ln327_6" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 263 'or' 'or_ln327_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.06>
ST_12 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node tmp_re_12)   --->   "%select_ln326_2 = select i1 %and_ln326_4, i34 8589934591, i34 8589934592" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 264 'select' 'select_ln326_2' <Predicate = (or_ln326_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 265 [1/1] (0.91ns) (out node of the LUT)   --->   "%tmp_re_12 = select i1 %or_ln326_2, i34 %select_ln326_2, i34 %add_ln326" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 265 'select' 'tmp_re_12' <Predicate = true> <Delay = 0.91> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node new_L_off_diag_im)   --->   "%select_ln327_2 = select i1 %and_ln327_4, i34 8589934591, i34 8589934592" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 266 'select' 'select_ln327_2' <Predicate = (or_ln327_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 267 [1/1] (0.91ns) (out node of the LUT)   --->   "%new_L_off_diag_im = select i1 %or_ln327_2, i34 %select_ln327_2, i34 %add_ln327" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490]   --->   Operation 267 'select' 'new_L_off_diag_im' <Predicate = true> <Delay = 0.91> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %tmp_re_12, i32 33" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 268 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_1)   --->   "%trunc_ln59_1 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %tmp_re_12, i32 17, i32 32" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 269 'partselect' 'trunc_ln59_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_1)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %tmp_re_12, i32 16" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 270 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln59_5 = trunc i34 %tmp_re_12" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 271 'trunc' 'trunc_ln59_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 272 [1/1] (2.07ns)   --->   "%icmp_ln59_1 = icmp_ne  i16 %trunc_ln59_5, i16 0" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 272 'icmp' 'icmp_ln59_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %tmp_re_12, i32 32" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 273 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_1)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %tmp_re_12, i32 17" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 274 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_1)   --->   "%or_ln59_1 = or i1 %tmp_51, i1 %icmp_ln59_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 275 'or' 'or_ln59_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_1)   --->   "%and_ln59_3 = and i1 %or_ln59_1, i1 %tmp_49" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 276 'and' 'and_ln59_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_1)   --->   "%zext_ln59_1 = zext i1 %and_ln59_3" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 277 'zext' 'zext_ln59_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 278 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln59_1 = add i16 %trunc_ln59_1, i16 %zext_ln59_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 278 'add' 'add_ln59_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln59_1, i32 15" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 279 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %new_L_off_diag_im, i32 33" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 280 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_2)   --->   "%trunc_ln59_2 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %new_L_off_diag_im, i32 17, i32 32" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 281 'partselect' 'trunc_ln59_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_2)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %new_L_off_diag_im, i32 16" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 282 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln59_6 = trunc i34 %new_L_off_diag_im" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 283 'trunc' 'trunc_ln59_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 284 [1/1] (2.07ns)   --->   "%icmp_ln59_2 = icmp_ne  i16 %trunc_ln59_6, i16 0" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 284 'icmp' 'icmp_ln59_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %new_L_off_diag_im, i32 32" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 285 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_2)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %new_L_off_diag_im, i32 17" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 286 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_2)   --->   "%or_ln59_5 = or i1 %tmp_56, i1 %icmp_ln59_2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 287 'or' 'or_ln59_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_2)   --->   "%and_ln59_9 = and i1 %or_ln59_5, i1 %tmp_54" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 288 'and' 'and_ln59_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_2)   --->   "%zext_ln59_2 = zext i1 %and_ln59_9" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 289 'zext' 'zext_ln59_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 290 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln59_2 = add i16 %trunc_ln59_2, i16 %zext_ln59_2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 290 'add' 'add_ln59_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln59_2, i32 15" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 291 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.00>
ST_13 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_4)   --->   "%xor_ln59_1 = xor i1 %tmp_52, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 292 'xor' 'xor_ln59_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 293 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln59_4 = and i1 %tmp_50, i1 %xor_ln59_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 293 'and' 'and_ln59_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 294 [1/1] (0.97ns)   --->   "%xor_ln59_2 = xor i1 %tmp_48, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 294 'xor' 'xor_ln59_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_6)   --->   "%select_ln59_3 = select i1 %and_ln59_4, i1 %tmp_48, i1 %xor_ln59_2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 295 'select' 'select_ln59_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_14)   --->   "%select_ln59_4 = select i1 %and_ln59_4, i1 %xor_ln59_2, i1 %tmp_48" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 296 'select' 'select_ln59_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_14)   --->   "%xor_ln59_3 = xor i1 %tmp_50, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 297 'xor' 'xor_ln59_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_14)   --->   "%or_ln59_2 = or i1 %tmp_52, i1 %xor_ln59_3" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 298 'or' 'or_ln59_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_6)   --->   "%xor_ln59_4 = xor i1 %select_ln59_3, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 299 'xor' 'xor_ln59_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_6)   --->   "%or_ln59_3 = or i1 %tmp_52, i1 %xor_ln59_4" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 300 'or' 'or_ln59_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 301 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln59_6 = and i1 %or_ln59_3, i1 %xor_ln59_2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 301 'and' 'and_ln59_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_14)   --->   "%and_ln59_7 = and i1 %tmp_52, i1 %select_ln59_4" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 302 'and' 'and_ln59_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 303 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln59_14 = xor i1 %and_ln59_7, i1 %or_ln59_2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 303 'xor' 'xor_ln59_14' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_20)   --->   "%and_ln59_8 = and i1 %xor_ln59_14, i1 %tmp_48" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 304 'and' 'and_ln59_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_20)   --->   "%select_ln59_5 = select i1 %and_ln59_6, i16 32767, i16 32768" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 305 'select' 'select_ln59_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_20)   --->   "%or_ln59_4 = or i1 %and_ln59_6, i1 %and_ln59_8" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 306 'or' 'or_ln59_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 307 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp2_re_20 = select i1 %or_ln59_4, i16 %select_ln59_5, i16 %add_ln59_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 307 'select' 'tmp2_re_20' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_10)   --->   "%xor_ln59_6 = xor i1 %tmp_57, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 308 'xor' 'xor_ln59_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 309 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln59_10 = and i1 %tmp_55, i1 %xor_ln59_6" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 309 'and' 'and_ln59_10' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 310 [1/1] (0.97ns)   --->   "%xor_ln59_7 = xor i1 %tmp_53, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 310 'xor' 'xor_ln59_7' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_12)   --->   "%select_ln59_7 = select i1 %and_ln59_10, i1 %tmp_53, i1 %xor_ln59_7" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 311 'select' 'select_ln59_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_15)   --->   "%select_ln59_8 = select i1 %and_ln59_10, i1 %xor_ln59_7, i1 %tmp_53" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 312 'select' 'select_ln59_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_15)   --->   "%xor_ln59_8 = xor i1 %tmp_55, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 313 'xor' 'xor_ln59_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_15)   --->   "%or_ln59_6 = or i1 %tmp_57, i1 %xor_ln59_8" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 314 'or' 'or_ln59_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_12)   --->   "%xor_ln59_9 = xor i1 %select_ln59_7, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 315 'xor' 'xor_ln59_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_12)   --->   "%or_ln59_7 = or i1 %tmp_57, i1 %xor_ln59_9" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 316 'or' 'or_ln59_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 317 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln59_12 = and i1 %or_ln59_7, i1 %xor_ln59_7" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 317 'and' 'and_ln59_12' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_15)   --->   "%and_ln59_13 = and i1 %tmp_57, i1 %select_ln59_8" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 318 'and' 'and_ln59_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 319 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln59_15 = xor i1 %and_ln59_13, i1 %or_ln59_6" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 319 'xor' 'xor_ln59_15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node tmp2_im_6)   --->   "%and_ln59_14 = and i1 %xor_ln59_15, i1 %tmp_53" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 320 'and' 'and_ln59_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node tmp2_im_6)   --->   "%select_ln59_9 = select i1 %and_ln59_12, i16 32767, i16 32768" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 321 'select' 'select_ln59_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node tmp2_im_6)   --->   "%or_ln59_8 = or i1 %and_ln59_12, i1 %and_ln59_14" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 322 'or' 'or_ln59_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 323 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp2_im_6 = select i1 %or_ln59_8, i16 %select_ln59_9, i16 %add_ln59_2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491]   --->   Operation 323 'select' 'tmp2_im_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln345 = sext i16 %tmp2_im_6" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:353->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 324 'sext' 'sext_ln345' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 325 [1/1] (2.07ns)   --->   "%sub_ln345_1 = sub i17 0, i17 %sext_ln345" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:353->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 325 'sub' 'sub_ln345_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node tmp_im)   --->   "%trunc_ln345 = trunc i17 %sub_ln345_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:353->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 326 'trunc' 'trunc_ln345' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln345_1, i32 16" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:353->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 327 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln345_1, i32 15" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:353->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 328 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node tmp_im)   --->   "%xor_ln345 = xor i1 %tmp_58, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:353->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 329 'xor' 'xor_ln345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node tmp_im)   --->   "%and_ln345 = and i1 %tmp_59, i1 %xor_ln345" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:353->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 330 'and' 'and_ln345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node tmp_im)   --->   "%xor_ln345_1 = xor i1 %tmp_58, i1 %tmp_59" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:353->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 331 'xor' 'xor_ln345_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node tmp_im)   --->   "%select_ln345 = select i1 %and_ln345, i16 32767, i16 32768" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:353->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 332 'select' 'select_ln345' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 333 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_im = select i1 %xor_ln345_1, i16 %select_ln345, i16 %trunc_ln345" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:353->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 333 'select' 'tmp_im' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.58>
ST_14 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i16 %tmp_im" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 334 'sext' 'sext_ln100' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln100_2 = sext i16 %tmp2_im_6" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 335 'sext' 'sext_ln100_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 336 [1/1] (5.58ns)   --->   "%mul_ln100 = mul i32 %sext_ln100, i32 %sext_ln100_2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 336 'mul' 'mul_ln100' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln100, i32 31" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 337 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i32 %mul_ln100" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 338 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln100, i32 30" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 339 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 5.58>
ST_15 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln99 = sext i16 %tmp2_re_20" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 340 'sext' 'sext_ln99' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 341 [1/1] (5.58ns)   --->   "%mul_ln99 = mul i32 %sext_ln99, i32 %sext_ln99" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 341 'mul' 'mul_ln99' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln99, i32 31" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 342 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i32 %mul_ln99" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 343 'trunc' 'trunc_ln99' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln99, i32 30" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 344 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp2_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln100, i32 15, i32 30" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 345 'partselect' 'tmp2_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln100, i32 14" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 346 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 347 [1/1] (1.81ns)   --->   "%icmp_ln100 = icmp_ne  i14 %trunc_ln100, i14 0" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 347 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln100, i32 15" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 348 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%or_ln100 = or i1 %tmp_68, i1 %icmp_ln100" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 349 'or' 'or_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%and_ln100 = and i1 %or_ln100, i1 %tmp_66" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 350 'and' 'and_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%zext_ln100 = zext i1 %and_ln100" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 351 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 352 [1/1] (2.07ns) (out node of the LUT)   --->   "%tmp2 = add i16 %tmp2_1, i16 %zext_ln100" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 352 'add' 'tmp2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp2, i32 15" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 353 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 5.86>
ST_16 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node tmp1_1)   --->   "%tmp1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln99, i32 15, i32 30" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 354 'partselect' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node tmp1_1)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln99, i32 14" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 355 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 356 [1/1] (1.81ns)   --->   "%icmp_ln99 = icmp_ne  i14 %trunc_ln99, i14 0" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 356 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node tmp1_1)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln99, i32 15" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 357 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node tmp1_1)   --->   "%or_ln99 = or i1 %tmp_63, i1 %icmp_ln99" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 358 'or' 'or_ln99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node tmp1_1)   --->   "%and_ln99 = and i1 %or_ln99, i1 %tmp_61" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 359 'and' 'and_ln99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node tmp1_1)   --->   "%zext_ln99 = zext i1 %and_ln99" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 360 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 361 [1/1] (2.07ns) (out node of the LUT)   --->   "%tmp1_1 = add i16 %tmp1, i16 %zext_ln99" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 361 'add' 'tmp1_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp1_1, i32 15" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 362 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln99_1)   --->   "%xor_ln99 = xor i1 %tmp_64, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 363 'xor' 'xor_ln99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 364 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln99_1 = and i1 %tmp_62, i1 %xor_ln99" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 364 'and' 'and_ln99_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 365 [1/1] (0.97ns)   --->   "%xor_ln99_1 = xor i1 %tmp_60, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 365 'xor' 'xor_ln99_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node and_ln99_2)   --->   "%select_ln99 = select i1 %and_ln99_1, i1 %tmp_60, i1 %xor_ln99_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 366 'select' 'select_ln99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_4)   --->   "%select_ln99_1 = select i1 %and_ln99_1, i1 %xor_ln99_1, i1 %tmp_60" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 367 'select' 'select_ln99_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_4)   --->   "%xor_ln99_2 = xor i1 %tmp_62, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 368 'xor' 'xor_ln99_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_4)   --->   "%or_ln99_1 = or i1 %tmp_64, i1 %xor_ln99_2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 369 'or' 'or_ln99_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node and_ln99_2)   --->   "%xor_ln99_3 = xor i1 %select_ln99, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 370 'xor' 'xor_ln99_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node and_ln99_2)   --->   "%or_ln99_2 = or i1 %tmp_64, i1 %xor_ln99_3" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 371 'or' 'or_ln99_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 372 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln99_2 = and i1 %or_ln99_2, i1 %xor_ln99_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 372 'and' 'and_ln99_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_4)   --->   "%and_ln99_3 = and i1 %tmp_64, i1 %select_ln99_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 373 'and' 'and_ln99_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 374 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln99_4 = xor i1 %and_ln99_3, i1 %or_ln99_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 374 'xor' 'xor_ln99_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node and_ln100_1)   --->   "%xor_ln100 = xor i1 %tmp_69, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 375 'xor' 'xor_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 376 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln100_1 = and i1 %tmp_67, i1 %xor_ln100" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 376 'and' 'and_ln100_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 377 [1/1] (0.97ns)   --->   "%xor_ln100_1 = xor i1 %tmp_65, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 377 'xor' 'xor_ln100_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln100_2)   --->   "%select_ln100 = select i1 %and_ln100_1, i1 %tmp_65, i1 %xor_ln100_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 378 'select' 'select_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_4)   --->   "%select_ln100_1 = select i1 %and_ln100_1, i1 %xor_ln100_1, i1 %tmp_65" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 379 'select' 'select_ln100_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_4)   --->   "%xor_ln100_2 = xor i1 %tmp_67, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 380 'xor' 'xor_ln100_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_4)   --->   "%or_ln100_1 = or i1 %tmp_69, i1 %xor_ln100_2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 381 'or' 'or_ln100_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node and_ln100_2)   --->   "%xor_ln100_3 = xor i1 %select_ln100, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 382 'xor' 'xor_ln100_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node and_ln100_2)   --->   "%or_ln100_2 = or i1 %tmp_69, i1 %xor_ln100_3" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 383 'or' 'or_ln100_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 384 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln100_2 = and i1 %or_ln100_2, i1 %xor_ln100_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 384 'and' 'and_ln100_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_4)   --->   "%and_ln100_3 = and i1 %tmp_69, i1 %select_ln100_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 385 'and' 'and_ln100_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 386 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln100_4 = xor i1 %and_ln100_3, i1 %or_ln100_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 386 'xor' 'xor_ln100_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node tmp2_3)   --->   "%and_ln100_4 = and i1 %xor_ln100_4, i1 %tmp_65" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 387 'and' 'and_ln100_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node tmp2_3)   --->   "%select_ln100_2 = select i1 %and_ln100_2, i16 32767, i16 32768" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 388 'select' 'select_ln100_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node tmp2_3)   --->   "%or_ln100_3 = or i1 %and_ln100_2, i1 %and_ln100_4" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 389 'or' 'or_ln100_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 390 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp2_3 = select i1 %or_ln100_3, i16 %select_ln100_2, i16 %tmp2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 390 'select' 'tmp2_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.60>
ST_17 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i3 %add_ln501" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:501]   --->   Operation 391 'zext' 'zext_ln501' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 392 [1/1] (0.00ns)   --->   "%this_re_1 = getelementptr i16 %L_re, i64 0, i64 %zext_ln501" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:501]   --->   Operation 392 'getelementptr' 'this_re_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 393 [1/1] (0.00ns)   --->   "%this_im_1 = getelementptr i16 %L_im, i64 0, i64 %zext_ln501" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:501]   --->   Operation 393 'getelementptr' 'this_im_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 394 [1/1] (0.00ns)   --->   "%speclooptripcount_ln470 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2, i64 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:470]   --->   Operation 394 'speclooptripcount' 'speclooptripcount_ln470' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 395 [1/1] (0.00ns)   --->   "%specloopname_ln469 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:469]   --->   Operation 395 'specloopname' 'specloopname_ln469' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node sub_ln103)   --->   "%and_ln99_4 = and i1 %xor_ln99_4, i1 %tmp_60" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 396 'and' 'and_ln99_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node sub_ln103)   --->   "%select_ln99_2 = select i1 %and_ln99_2, i16 32767, i16 32768" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 397 'select' 'select_ln99_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node sub_ln103)   --->   "%or_ln99_3 = or i1 %and_ln99_2, i1 %and_ln99_4" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 398 'or' 'or_ln99_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node sub_ln103)   --->   "%tmp1_2 = select i1 %or_ln99_3, i16 %select_ln99_2, i16 %tmp1_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 399 'select' 'tmp1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node sub_ln103)   --->   "%sext_ln103 = sext i16 %tmp1_2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 400 'sext' 'sext_ln103' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node sub_ln103)   --->   "%sext_ln103_1 = sext i16 %tmp2_3" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 401 'sext' 'sext_ln103_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 402 [1/1] (2.07ns) (out node of the LUT)   --->   "%sub_ln103 = sub i17 %sext_ln103, i17 %sext_ln103_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 402 'sub' 'sub_ln103' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln103, i32 16" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 403 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln103, i32 15" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 404 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%xor_ln103 = xor i1 %tmp_70, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 405 'xor' 'xor_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%and_ln103 = and i1 %tmp_71, i1 %xor_ln103" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 406 'and' 'and_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%xor_ln103_1 = xor i1 %tmp_70, i1 %tmp_71" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 407 'xor' 'xor_ln103_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%sext_ln189 = sext i32 %square_sum_re_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:189->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 408 'sext' 'sext_ln189' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%select_ln103 = select i1 %and_ln103, i16 32767, i16 32768" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 409 'select' 'select_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%trunc_ln189 = trunc i17 %sub_ln103" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:189->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 410 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%select_ln103_1 = select i1 %xor_ln103_1, i16 %select_ln103, i16 %trunc_ln189" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 411 'select' 'select_ln103_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%shl_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %select_ln103_1, i15 0" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:189->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 412 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%sext_ln189_1 = sext i31 %shl_ln" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:189->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 413 'sext' 'sext_ln189_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 414 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln189 = add i33 %sext_ln189_1, i33 %sext_ln189" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:189->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 414 'add' 'add_ln189' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln189, i32 32" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:189->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 415 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_21)   --->   "%tmp2_re_14 = trunc i33 %add_ln189" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:189->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 416 'trunc' 'tmp2_re_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln189, i32 31" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:189->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 417 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_21)   --->   "%xor_ln189 = xor i1 %tmp_72, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:189->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 418 'xor' 'xor_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_21)   --->   "%and_ln189 = and i1 %tmp_73, i1 %xor_ln189" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:189->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 419 'and' 'and_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_21)   --->   "%xor_ln189_1 = xor i1 %tmp_72, i1 %tmp_73" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:189->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 420 'xor' 'xor_ln189_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_21)   --->   "%select_ln189 = select i1 %and_ln189, i32 2147483647, i32 2147483648" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:189->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 421 'select' 'select_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 422 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp2_re_21 = select i1 %xor_ln189_1, i32 %select_ln189, i32 %tmp2_re_14" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:189->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493]   --->   Operation 422 'select' 'tmp2_re_21' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 423 [1/1] (1.56ns)   --->   "%switch_ln84 = switch i2 %trunc_ln83, void %arrayidx39.1.case.2, i2 1, void %arrayidx39.1.case.0, i2 2, void %arrayidx39.1.case.1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:84->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:495]   --->   Operation 423 'switch' 'switch_ln84' <Predicate = true> <Delay = 1.56>
ST_17 : Operation 424 [1/1] (0.00ns)   --->   "%store_ln84 = store i16 %tmp2_re_20, i16 %L_internal_re_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:84->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:495]   --->   Operation 424 'store' 'store_ln84' <Predicate = (trunc_ln83 == 2)> <Delay = 0.00>
ST_17 : Operation 425 [1/1] (0.00ns)   --->   "%store_ln84 = store i16 %tmp2_im_6, i16 %L_internal_im_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:84->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:495]   --->   Operation 425 'store' 'store_ln84' <Predicate = (trunc_ln83 == 2)> <Delay = 0.00>
ST_17 : Operation 426 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx39.1.exit" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:84->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:495]   --->   Operation 426 'br' 'br_ln84' <Predicate = (trunc_ln83 == 2)> <Delay = 0.00>
ST_17 : Operation 427 [1/1] (0.00ns)   --->   "%store_ln84 = store i16 %tmp2_re_20, i16 %L_internal_re" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:84->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:495]   --->   Operation 427 'store' 'store_ln84' <Predicate = (trunc_ln83 == 1)> <Delay = 0.00>
ST_17 : Operation 428 [1/1] (0.00ns)   --->   "%store_ln84 = store i16 %tmp2_im_6, i16 %L_internal_im" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:84->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:495]   --->   Operation 428 'store' 'store_ln84' <Predicate = (trunc_ln83 == 1)> <Delay = 0.00>
ST_17 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx39.1.exit" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:84->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:495]   --->   Operation 429 'br' 'br_ln84' <Predicate = (trunc_ln83 == 1)> <Delay = 0.00>
ST_17 : Operation 430 [1/1] (0.00ns)   --->   "%store_ln84 = store i16 %tmp2_re_20, i16 %L_internal_re_2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:84->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:495]   --->   Operation 430 'store' 'store_ln84' <Predicate = (trunc_ln83 != 1 & trunc_ln83 != 2)> <Delay = 0.00>
ST_17 : Operation 431 [1/1] (0.00ns)   --->   "%store_ln84 = store i16 %tmp2_im_6, i16 %L_internal_im_2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:84->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:495]   --->   Operation 431 'store' 'store_ln84' <Predicate = (trunc_ln83 != 1 & trunc_ln83 != 2)> <Delay = 0.00>
ST_17 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx39.1.exit" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:84->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:495]   --->   Operation 432 'br' 'br_ln84' <Predicate = (trunc_ln83 != 1 & trunc_ln83 != 2)> <Delay = 0.00>
ST_17 : Operation 433 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln84 = store i16 %tmp2_re_20, i4 %this_re" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:84->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:500]   --->   Operation 433 'store' 'store_ln84' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_17 : Operation 434 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln84 = store i16 %tmp_im, i4 %this_im" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:84->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:500]   --->   Operation 434 'store' 'store_ln84' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_17 : Operation 435 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln77 = store i16 0, i4 %this_re_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:77->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:501]   --->   Operation 435 'store' 'store_ln77' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_17 : Operation 436 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln77 = store i16 0, i4 %this_im_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:77->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:501]   --->   Operation 436 'store' 'store_ln77' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_17 : Operation 437 [1/1] (0.00ns)   --->   "%br_ln469 = br void %sum_loop" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:469]   --->   Operation 437 'br' 'br_ln469' <Predicate = true> <Delay = 0.00>

State 18 <SV = 4> <Delay = 5.85>
ST_18 : Operation 438 [1/2] ( I:2.32ns O:2.32ns )   --->   "%z_re_load = load i4 %rhs_re" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:58->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:506]   --->   Operation 438 'load' 'z_re_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_18 : Operation 439 [1/1] (0.00ns)   --->   "%tmp2_re = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %z_re_load, i15 0" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:506]   --->   Operation 439 'bitconcatenate' 'tmp2_re' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln223 = sext i31 %tmp2_re" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:223->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:247->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507]   --->   Operation 440 'sext' 'sext_ln223' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln223_1 = sext i32 %square_sum_re_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:223->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:247->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507]   --->   Operation 441 'sext' 'sext_ln223_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 442 [1/1] (2.55ns)   --->   "%sub_ln223 = sub i33 %sext_ln223, i33 %sext_ln223_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:223->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:247->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507]   --->   Operation 442 'sub' 'sub_ln223' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %sub_ln223, i32 32" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:223->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:247->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507]   --->   Operation 443 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_22)   --->   "%tmp2_re_6 = trunc i33 %sub_ln223" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:223->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:247->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507]   --->   Operation 444 'trunc' 'tmp2_re_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %sub_ln223, i32 31" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:223->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:247->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507]   --->   Operation 445 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_22)   --->   "%xor_ln223 = xor i1 %tmp_14, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:223->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:247->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507]   --->   Operation 446 'xor' 'xor_ln223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_22)   --->   "%and_ln223 = and i1 %tmp_15, i1 %xor_ln223" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:223->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:247->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507]   --->   Operation 447 'and' 'and_ln223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_22)   --->   "%xor_ln223_1 = xor i1 %tmp_14, i1 %tmp_15" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:223->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:247->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507]   --->   Operation 448 'xor' 'xor_ln223_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_22)   --->   "%select_ln223 = select i1 %and_ln223, i32 2147483647, i32 2147483648" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:223->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:247->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507]   --->   Operation 449 'select' 'select_ln223' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 450 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp2_re_22 = select i1 %xor_ln223_1, i32 %select_ln223, i32 %tmp2_re_6" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:223->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:247->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507]   --->   Operation 450 'select' 'tmp2_re_22' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp2_re_22, i32 31" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507]   --->   Operation 451 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i32 %tmp2_re_22" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507]   --->   Operation 452 'trunc' 'trunc_ln59' <Predicate = true> <Delay = 0.00>

State 19 <SV = 5> <Delay = 5.88>
ST_19 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node add_ln59)   --->   "%trunc_ln2 = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %tmp2_re_22, i32 15, i32 31" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507]   --->   Operation 453 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node add_ln59)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp2_re_22, i32 14" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507]   --->   Operation 454 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 455 [1/1] (1.81ns)   --->   "%icmp_ln59 = icmp_ne  i14 %trunc_ln59, i14 0" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507]   --->   Operation 455 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node add_ln59)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp2_re_22, i32 15" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507]   --->   Operation 456 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node add_ln59)   --->   "%or_ln59 = or i1 %tmp_18, i1 %icmp_ln59" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507]   --->   Operation 457 'or' 'or_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node add_ln59)   --->   "%and_ln59 = and i1 %or_ln59, i1 %tmp_17" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507]   --->   Operation 458 'and' 'and_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node add_ln59)   --->   "%zext_ln59 = zext i1 %and_ln59" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507]   --->   Operation 459 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 460 [1/1] (2.10ns) (out node of the LUT)   --->   "%add_ln59 = add i17 %trunc_ln2, i17 %zext_ln59" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507]   --->   Operation 460 'add' 'add_ln59' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln59, i32 16" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507]   --->   Operation 461 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_23)   --->   "%and_ln59_1 = and i1 %tmp_16, i1 %tmp_19" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507]   --->   Operation 462 'and' 'and_ln59_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 463 [1/1] (0.97ns)   --->   "%xor_ln59 = xor i1 %tmp_16, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507]   --->   Operation 463 'xor' 'xor_ln59' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node select_ln59_1)   --->   "%and_ln59_2 = and i1 %tmp_19, i1 %xor_ln59" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507]   --->   Operation 464 'and' 'and_ln59_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_23)   --->   "%select_ln59 = select i1 %tmp_19, i1 %xor_ln59, i1 %and_ln59_1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507]   --->   Operation 465 'select' 'select_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 466 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln59_1 = select i1 %and_ln59_2, i17 65535, i17 %add_ln59" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507]   --->   Operation 466 'select' 'select_ln59_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 467 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp2_re_23 = select i1 %select_ln59, i17 %select_ln59_1, i17 %add_ln59" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507]   --->   Operation 467 'select' 'tmp2_re_23' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %tmp2_re_23, i32 16" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:217->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 468 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>

State 20 <SV = 6> <Delay = 6.28>
ST_20 : Operation 469 [1/1] (2.10ns)   --->   "%icmp_ln222 = icmp_eq  i17 %tmp2_re_23, i17 0" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 469 'icmp' 'icmp_ln222' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 470 [1/1] (2.10ns)   --->   "%sub_ln222 = sub i17 0, i17 %tmp2_re_23" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 470 'sub' 'sub_ln222' <Predicate = (tmp_20)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 471 [1/1] (0.78ns)   --->   "%select_ln222 = select i1 %tmp_20, i17 %sub_ln222, i17 %tmp2_re_23" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 471 'select' 'select_ln222' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 472 [1/1] (1.61ns)   --->   "%tmp_9 = ctlz i17 @llvm.ctlz.i17, i17 %select_ln222, i1 0" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 472 'ctlz' 'tmp_9' <Predicate = true> <Delay = 1.61> <CoreInst = "ctlz">   --->   Core 133 'ctlz' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln222 = trunc i17 %tmp_9" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 473 'trunc' 'trunc_ln222' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 474 [1/1] (1.78ns)   --->   "%add_ln222 = add i5 %trunc_ln222, i5 8" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 474 'add' 'add_ln222' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 7> <Delay = 5.93>
ST_21 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i17 %select_ln222" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 475 'zext' 'zext_ln222' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_21 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln222_1 = zext i5 %add_ln222" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 476 'zext' 'zext_ln222_1' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_21 : Operation 477 [1/1] (4.01ns)   --->   "%shl_ln222 = shl i42 %zext_ln222, i42 %zext_ln222_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 477 'shl' 'shl_ln222' <Predicate = (!icmp_ln222)> <Delay = 4.01> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 478 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i41 @_ssdm_op_PartSelect.i41.i42.i32.i32, i42 %shl_ln222, i32 1, i32 41" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 478 'partselect' 'lshr_ln' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_21 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln222_2 = zext i41 %lshr_ln" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 479 'zext' 'zext_ln222_2' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_21 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node add_ln222_1)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %shl_ln222, i32 25" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 480 'bitselect' 'tmp_21' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_21 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node add_ln222_1)   --->   "%select_ln222_1 = select i1 %tmp_21, i8 127, i8 126" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 481 'select' 'select_ln222_1' <Predicate = (!icmp_ln222)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 482 [1/1] (1.78ns)   --->   "%sub_ln222_1 = sub i5 2, i5 %trunc_ln222" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 482 'sub' 'sub_ln222_1' <Predicate = (!icmp_ln222)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node add_ln222_1)   --->   "%sext_ln222 = sext i5 %sub_ln222_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 483 'sext' 'sext_ln222' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_21 : Operation 484 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln222_1 = add i8 %sext_ln222, i8 %select_ln222_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 484 'add' 'add_ln222_1' <Predicate = (!icmp_ln222)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_20, i8 %add_ln222_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 485 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_21 : Operation 486 [1/1] (0.00ns)   --->   "%pi_assign = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln222_2, i9 %tmp_1, i32 23, i32 31" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 486 'partset' 'pi_assign' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_21 : Operation 487 [1/1] (0.00ns)   --->   "%LD = trunc i64 %pi_assign" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 487 'trunc' 'LD' <Predicate = (!icmp_ln222)> <Delay = 0.00>

State 22 <SV = 8> <Delay = 0.69>
ST_22 : Operation 488 [1/1] (0.00ns)   --->   "%bitcast_ln758 = bitcast i32 %LD" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 488 'bitcast' 'bitcast_ln758' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_22 : Operation 489 [1/1] (0.69ns)   --->   "%af = select i1 %icmp_ln222, i32 0, i32 %bitcast_ln758" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 489 'select' 'af' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 9> <Delay = 6.23>
ST_23 : Operation 490 [16/16] (6.23ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 490 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 10> <Delay = 6.23>
ST_24 : Operation 491 [15/16] (6.23ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 491 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 11> <Delay = 6.23>
ST_25 : Operation 492 [14/16] (6.23ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 492 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 12> <Delay = 6.23>
ST_26 : Operation 493 [13/16] (6.23ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 493 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 13> <Delay = 6.23>
ST_27 : Operation 494 [12/16] (6.23ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 494 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 14> <Delay = 6.23>
ST_28 : Operation 495 [11/16] (6.23ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 495 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 15> <Delay = 6.23>
ST_29 : Operation 496 [10/16] (6.23ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 496 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 16> <Delay = 6.23>
ST_30 : Operation 497 [9/16] (6.23ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 497 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 17> <Delay = 6.23>
ST_31 : Operation 498 [8/16] (6.23ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 498 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 18> <Delay = 6.23>
ST_32 : Operation 499 [7/16] (6.23ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 499 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 19> <Delay = 6.23>
ST_33 : Operation 500 [6/16] (6.23ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 500 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 20> <Delay = 6.23>
ST_34 : Operation 501 [5/16] (6.23ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 501 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 21> <Delay = 6.23>
ST_35 : Operation 502 [4/16] (6.23ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 502 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 22> <Delay = 6.23>
ST_36 : Operation 503 [3/16] (6.23ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 503 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 23> <Delay = 6.23>
ST_37 : Operation 504 [2/16] (6.23ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 504 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 24> <Delay = 6.23>
ST_38 : Operation 505 [1/16] (6.23ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 505 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 25> <Delay = 4.43>
ST_39 : Operation 506 [2/2] (4.43ns)   --->   "%pf = fpext i32 %tmp_s" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 506 'fpext' 'pf' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 26> <Delay = 4.43>
ST_40 : Operation 507 [1/2] (4.43ns)   --->   "%pf = fpext i32 %tmp_s" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 507 'fpext' 'pf' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 508 [1/1] (0.00ns)   --->   "%bitcast_ln716 = bitcast i64 %pf" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 508 'bitcast' 'bitcast_ln716' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln223 = trunc i64 %bitcast_ln716" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 509 'trunc' 'trunc_ln223' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716, i32 63" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 510 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %bitcast_ln716, i32 52" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 511 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln223_1 = trunc i64 %bitcast_ln716" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 512 'trunc' 'trunc_ln223_1' <Predicate = true> <Delay = 0.00>

State 41 <SV = 27> <Delay = 3.49>
ST_41 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln223_1_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln223_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 513 'bitconcatenate' 'zext_ln223_1_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln223_1 = zext i53 %zext_ln223_1_cast" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 514 'zext' 'zext_ln223_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 515 [1/1] (3.23ns)   --->   "%sub_ln223_1 = sub i54 0, i54 %zext_ln223_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 515 'sub' 'sub_ln223_1' <Predicate = (tmp_22)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 516 [1/1] (3.49ns)   --->   "%icmp_ln223 = icmp_eq  i63 %trunc_ln223, i63 0" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 516 'icmp' 'icmp_ln223' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 28> <Delay = 6.25>
ST_42 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i11 %tmp_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 517 'zext' 'zext_ln223' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 518 [1/1] (0.94ns)   --->   "%select_ln223_2 = select i1 %tmp_22, i54 %sub_ln223_1, i54 %zext_ln223_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 518 'select' 'select_ln223_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 519 [1/1] (1.54ns)   --->   "%sub_ln223_2 = sub i12 1075, i12 %zext_ln223" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 519 'sub' 'sub_ln223_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 520 [1/1] (0.00ns)   --->   "%trunc_ln223_2 = trunc i12 %sub_ln223_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 520 'trunc' 'trunc_ln223_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 521 [1/1] (1.54ns)   --->   "%icmp_ln223_1 = icmp_sgt  i12 %sub_ln223_2, i12 32" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 521 'icmp' 'icmp_ln223_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 522 [1/1] (1.54ns)   --->   "%add_ln223_1 = add i12 %sub_ln223_2, i12 4064" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 522 'add' 'add_ln223_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 523 [1/1] (0.00ns)   --->   "%trunc_ln223_3 = trunc i12 %add_ln223_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 523 'trunc' 'trunc_ln223_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 524 [1/1] (1.63ns)   --->   "%sub_ln223_3 = sub i11 32, i11 %trunc_ln223_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 524 'sub' 'sub_ln223_3' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 525 [1/1] (0.69ns)   --->   "%select_ln223_3 = select i1 %icmp_ln223_1, i11 %trunc_ln223_3, i11 %sub_ln223_3" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 525 'select' 'select_ln223_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln223_4 = trunc i54 %select_ln223_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 526 'trunc' 'trunc_ln223_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 527 [1/1] (1.54ns)   --->   "%icmp_ln223_4 = icmp_sgt  i12 %add_ln223_1, i12 54" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 527 'icmp' 'icmp_ln223_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 528 [1/1] (1.54ns)   --->   "%add_ln223_2 = add i12 %sub_ln223_2, i12 4063" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 528 'add' 'add_ln223_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln223_2 = sext i12 %add_ln223_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 529 'sext' 'sext_ln223_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 530 [1/1] (2.18ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln223_2, i32 %sext_ln223_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 530 'bitselect' 'tmp_23' <Predicate = true> <Delay = 2.18> <CoreInst = "BitSelector">   --->   Core 141 'BitSelector' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 531 [1/1] (1.54ns)   --->   "%add_ln223_3 = add i12 %sub_ln223_2, i12 4062" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 531 'add' 'add_ln223_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 532 [1/1] (1.54ns)   --->   "%icmp_ln223_7 = icmp_sgt  i12 %add_ln223_3, i12 53" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 532 'icmp' 'icmp_ln223_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln223_6 = trunc i12 %add_ln223_3" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 533 'trunc' 'trunc_ln223_6' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 534 [1/1] (1.82ns)   --->   "%sub_ln223_4 = sub i6 53, i6 %trunc_ln223_6" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 534 'sub' 'sub_ln223_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 535 [1/1] (1.54ns)   --->   "%add_ln223_6 = add i12 %sub_ln223_2, i12 2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 535 'add' 'add_ln223_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln223_3 = sext i12 %add_ln223_6" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 536 'sext' 'sext_ln223_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 537 [1/1] (1.54ns)   --->   "%icmp_ln223_10 = icmp_slt  i12 %add_ln223_6, i12 54" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 537 'icmp' 'icmp_ln223_10' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln223_6, i32 11" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 538 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 539 [1/1] (1.54ns)   --->   "%icmp_ln223_11 = icmp_ult  i12 %add_ln223_6, i12 54" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 539 'icmp' 'icmp_ln223_11' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 540 [1/1] (2.18ns)   --->   "%tobool133_i = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln223_2, i32 %sext_ln223_3" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 540 'bitselect' 'tobool133_i' <Predicate = true> <Delay = 2.18> <CoreInst = "BitSelector">   --->   Core 141 'BitSelector' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 541 [1/1] (0.97ns)   --->   "%lD_0_i = and i1 %icmp_ln223_11, i1 %tobool133_i" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 541 'and' 'lD_0_i' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 29> <Delay = 6.20>
ST_43 : Operation 542 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln223 = add i12 %zext_ln223, i12 3073" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 542 'add' 'add_ln223' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 543 [1/1] (1.54ns)   --->   "%icmp_ln223_2 = icmp_eq  i12 %sub_ln223_2, i12 32" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 543 'icmp' 'icmp_ln223_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 544 [1/1] (1.63ns)   --->   "%icmp_ln223_3 = icmp_ult  i11 %select_ln223_3, i11 54" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 544 'icmp' 'icmp_ln223_3' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node select_ln223_4)   --->   "%select_ln223_6 = select i1 %tmp_22, i34 17179869183, i34 0" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 545 'select' 'select_ln223_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln223_2 = zext i11 %select_ln223_3" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 546 'zext' 'zext_ln223_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 547 [1/1] (4.61ns)   --->   "%ashr_ln223 = ashr i54 %select_ln223_2, i54 %zext_ln223_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 547 'ashr' 'ashr_ln223' <Predicate = true> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node select_ln223_4)   --->   "%trunc_ln223_5 = trunc i54 %ashr_ln223" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 548 'trunc' 'trunc_ln223_5' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 549 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln223_4 = select i1 %icmp_ln223_3, i34 %trunc_ln223_5, i34 %select_ln223_6" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 549 'select' 'select_ln223_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 550 [1/1] (1.63ns)   --->   "%icmp_ln223_5 = icmp_ult  i11 %select_ln223_3, i11 34" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 550 'icmp' 'icmp_ln223_5' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln223_3 = zext i11 %select_ln223_3" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 551 'zext' 'zext_ln223_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 552 [1/1] (4.47ns)   --->   "%shl_ln223 = shl i34 %trunc_ln223_4, i34 %zext_ln223_3" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 552 'shl' 'shl_ln223' <Predicate = true> <Delay = 4.47> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 553 [1/1] (0.91ns)   --->   "%select_ln223_5 = select i1 %icmp_ln223_5, i34 %shl_ln223, i34 0" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 553 'select' 'select_ln223_5' <Predicate = true> <Delay = 0.91> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 554 [1/1] (1.54ns)   --->   "%icmp_ln223_6 = icmp_sgt  i12 %sub_ln223_2, i12 33" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 554 'icmp' 'icmp_ln223_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln223_2)   --->   "%select_ln223_9 = select i1 %icmp_ln223_7, i6 0, i6 %sub_ln223_4" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 555 'select' 'select_ln223_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln223_2)   --->   "%zext_ln223_5 = zext i6 %select_ln223_9" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 556 'zext' 'zext_ln223_5' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 557 [1/1] (2.94ns) (out node of the LUT)   --->   "%lshr_ln223_2 = lshr i54 18014398509481983, i54 %zext_ln223_5" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 557 'lshr' 'lshr_ln223_2' <Predicate = true> <Delay = 2.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln223_8)   --->   "%and_ln223_18 = and i54 %select_ln223_2, i54 %lshr_ln223_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 558 'and' 'and_ln223_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 559 [1/1] (3.26ns) (out node of the LUT)   --->   "%icmp_ln223_8 = icmp_ne  i54 %and_ln223_18, i54 0" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 559 'icmp' 'icmp_ln223_8' <Predicate = true> <Delay = 3.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 560 [1/1] (0.98ns)   --->   "%select_ln223_10 = select i1 %icmp_ln223_1, i12 2, i12 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 560 'select' 'select_ln223_10' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 561 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln223_5 = add i12 %select_ln223_10, i12 %add_ln223" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 561 'add' 'add_ln223_5' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln223_5, i32 1, i32 11" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 562 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 563 [1/1] (1.54ns)   --->   "%add_ln223_7 = add i12 %sub_ln223_2, i12 3" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 563 'add' 'add_ln223_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln223_4 = sext i12 %add_ln223_7" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 564 'sext' 'sext_ln223_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln223_6 = zext i32 %sext_ln223_4" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 565 'zext' 'zext_ln223_6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 566 [1/1] (4.61ns)   --->   "%lshr_ln223 = lshr i54 %select_ln223_2, i54 %zext_ln223_6" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 566 'lshr' 'lshr_ln223' <Predicate = true> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 567 [1/1] (4.42ns)   --->   "%lshr_ln223_1 = lshr i54 18014398509481983, i54 %zext_ln223_6" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 567 'lshr' 'lshr_ln223_1' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 568 [1/1] (3.26ns)   --->   "%icmp_ln223_17 = icmp_eq  i54 %select_ln223_2, i54 0" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 568 'icmp' 'icmp_ln223_17' <Predicate = true> <Delay = 3.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 30> <Delay = 5.21>
ST_44 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node and_ln223_1)   --->   "%cond64_i = select i1 %icmp_ln223_4, i1 %tmp_22, i1 %tmp_23" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 569 'select' 'cond64_i' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln223_1)   --->   "%cond86_i = and i1 %icmp_ln223_6, i1 %icmp_ln223_8" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 570 'and' 'cond86_i' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %select_ln223_4, i32 33" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 571 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node and_ln223_1)   --->   "%trunc_ln223_7 = trunc i34 %select_ln223_4" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 572 'trunc' 'trunc_ln223_7' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node and_ln223_1)   --->   "%or_ln223 = or i1 %trunc_ln223_7, i1 %cond86_i" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 573 'or' 'or_ln223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 574 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln223_1 = and i1 %or_ln223, i1 %cond64_i" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 574 'and' 'and_ln223_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node add_ln223_4)   --->   "%zext_ln223_4 = zext i1 %and_ln223_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 575 'zext' 'zext_ln223_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 576 [1/1] (2.63ns) (out node of the LUT)   --->   "%add_ln223_4 = add i34 %select_ln223_4, i34 %zext_ln223_4" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 576 'add' 'add_ln223_4' <Predicate = true> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln223_4, i32 33" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 577 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i)   --->   "%xor_ln223_2 = xor i1 %tmp_25, i1 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 578 'xor' 'xor_ln223_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node and_ln223_2)   --->   "%xor_ln223_4 = xor i1 %icmp_ln223_2, i1 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 579 'xor' 'xor_ln223_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 580 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln223_2 = and i1 %icmp_ln223_1, i1 %xor_ln223_4" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 580 'and' 'and_ln223_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 581 [1/1] (0.00ns)   --->   "%sel_tmp2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln223_2, i1 %and_ln223_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 581 'bitconcatenate' 'sel_tmp2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 582 [1/1] (1.58ns)   --->   "%ref_tmp_i_i_i = sparsemux i34 @_ssdm_op_SparseMux.ap_auto.3i34.i34.i2, i2 2, i34 %trunc_ln223_4, i2 1, i34 %add_ln223_4, i2 0, i34 %select_ln223_5, i34 0, i2 %sel_tmp2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 582 'sparsemux' 'ref_tmp_i_i_i' <Predicate = true> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i)   --->   "%and_ln223_12 = and i1 %and_ln223_2, i1 %tmp_24" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 583 'and' 'and_ln223_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 584 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_1_i = and i1 %and_ln223_12, i1 %xor_ln223_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 584 'and' 'carry_1_i' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 585 [1/1] (1.63ns)   --->   "%icmp_ln223_9 = icmp_sgt  i11 %tmp_26, i11 0" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 585 'icmp' 'icmp_ln223_9' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %ref_tmp_i_i_i, i32 33" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 586 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 587 [1/1] (0.97ns)   --->   "%xor_ln223_11 = xor i1 %tmp_28, i1 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 587 'xor' 'xor_ln223_11' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 588 [1/1] (1.54ns)   --->   "%icmp_ln223_12 = icmp_slt  i12 %add_ln223_7, i12 54" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 588 'icmp' 'icmp_ln223_12' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 589 [1/1] (1.54ns)   --->   "%icmp_ln223_13 = icmp_ult  i12 %add_ln223_7, i12 54" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 589 'icmp' 'icmp_ln223_13' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 590 [1/1] (3.26ns)   --->   "%icmp_ln223_14 = icmp_eq  i54 %lshr_ln223, i54 %lshr_ln223_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 590 'icmp' 'icmp_ln223_14' <Predicate = true> <Delay = 3.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones_1_i)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln223_7, i32 11" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 591 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones_1_i)   --->   "%xor_ln223_12 = xor i1 %tmp_29, i1 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 592 'xor' 'xor_ln223_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 593 [1/1] (0.99ns) (out node of the LUT)   --->   "%Range2_all_ones_1_i = select i1 %icmp_ln223_13, i1 %icmp_ln223_14, i1 %xor_ln223_12" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 593 'select' 'Range2_all_ones_1_i' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 594 [1/1] (3.26ns)   --->   "%icmp_ln223_15 = icmp_eq  i54 %lshr_ln223, i54 0" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 594 'icmp' 'icmp_ln223_15' <Predicate = true> <Delay = 3.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 595 [1/1] (1.54ns)   --->   "%icmp_ln223_16 = icmp_eq  i12 %add_ln223_7, i12 54" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 595 'icmp' 'icmp_ln223_16' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 31> <Delay = 5.51>
ST_45 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node neg_src_0_i)   --->   "%and_ln223_3 = and i1 %tmp_22, i1 %tmp_27" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 596 'and' 'and_ln223_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 597 [1/1] (0.97ns)   --->   "%and_ln223_4 = and i1 %icmp_ln223_12, i1 %xor_ln223_11" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 597 'and' 'and_ln223_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 598 [1/1] (0.97ns)   --->   "%and_ln223_5 = and i1 %Range2_all_ones_1_i, i1 %lD_0_i" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 598 'and' 'and_ln223_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 599 [1/1] (0.97ns)   --->   "%xor_ln223_3 = xor i1 %lD_0_i, i1 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 599 'xor' 'xor_ln223_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 600 [1/1] (0.97ns)   --->   "%and_ln223_6 = and i1 %icmp_ln223_15, i1 %xor_ln223_3" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 600 'and' 'and_ln223_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 601 [1/1] (0.97ns)   --->   "%or_ln223_1 = or i1 %icmp_ln223_17, i1 %xor_ln223_11" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 601 'or' 'or_ln223_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node and_ln223_13)   --->   "%xor_ln223_13 = xor i1 %icmp_ln223_12, i1 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 602 'xor' 'xor_ln223_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node and_ln223_13)   --->   "%or_ln223_6 = or i1 %tmp_28, i1 %xor_ln223_13" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 603 'or' 'or_ln223_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 604 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln223_13 = and i1 %icmp_ln223_16, i1 %or_ln223_6" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 604 'and' 'and_ln223_13' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 605 [1/1] (0.00ns)   --->   "%sel_tmp = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %and_ln223_4, i1 %and_ln223_13" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 605 'bitconcatenate' 'sel_tmp' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 606 [1/1] (1.58ns)   --->   "%Range1_all_ones_2_i = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 %and_ln223_5, i2 1, i1 %lD_0_i, i2 0, i1 %xor_ln223_11, i1 0, i2 %sel_tmp" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 606 'sparsemux' 'Range1_all_ones_2_i' <Predicate = true> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 607 [1/1] (1.58ns)   --->   "%Range1_all_zeros_2_i = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 %and_ln223_6, i2 1, i1 %xor_ln223_3, i2 0, i1 %or_ln223_1, i1 0, i2 %sel_tmp" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 607 'sparsemux' 'Range1_all_zeros_2_i' <Predicate = true> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln223_9)   --->   "%select_ln223_7 = select i1 %carry_1_i, i1 %Range1_all_ones_2_i, i1 %Range1_all_zeros_2_i" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 608 'select' 'select_ln223_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_0_i)   --->   "%or_ln223_2 = or i1 %tmp_28, i1 %xor_ln223_3" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 609 'or' 'or_ln223_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_0_i)   --->   "%and_ln223_7 = and i1 %Range2_all_ones_1_i, i1 %or_ln223_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 610 'and' 'and_ln223_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_0_i)   --->   "%cond192_i = select i1 %carry_1_i, i1 %and_ln223_7, i1 %Range1_all_ones_2_i" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 611 'select' 'cond192_i' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node neg_src_0_i)   --->   "%and_ln223_8 = and i1 %carry_1_i, i1 %Range1_all_ones_2_i" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 612 'and' 'and_ln223_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node neg_src_0_i)   --->   "%xor_ln223_6 = xor i1 %and_ln223_8, i1 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 613 'xor' 'xor_ln223_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 614 [1/1] (0.97ns)   --->   "%not_icmp_ln223_10136 = xor i1 %icmp_ln223_10, i1 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 614 'xor' 'not_icmp_ln223_10136' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 615 [1/1] (0.99ns) (out node of the LUT)   --->   "%deleted_ones_0_i = or i1 %cond192_i, i1 %not_icmp_ln223_10136" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 615 'or' 'deleted_ones_0_i' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node neg_src_0_i)   --->   "%and_ln223_14 = and i1 %icmp_ln223_10, i1 %tmp_22" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 616 'and' 'and_ln223_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node neg_src_0_i)   --->   "%sel_tmp1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %not_icmp_ln223_10136, i1 %and_ln223_14" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 617 'bitconcatenate' 'sel_tmp1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 618 [1/1] (1.58ns) (out node of the LUT)   --->   "%neg_src_0_i = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 %and_ln223_3, i2 1, i1 %xor_ln223_6, i2 0, i1 0, i1 0, i2 %sel_tmp1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 618 'sparsemux' 'neg_src_0_i' <Predicate = true> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node and_ln223_9)   --->   "%xor_ln223_7 = xor i1 %select_ln223_7, i1 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 619 'xor' 'xor_ln223_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node and_ln223_9)   --->   "%and_ln223_15 = and i1 %icmp_ln223_10, i1 %xor_ln223_7" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 620 'and' 'and_ln223_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node and_ln223_9)   --->   "%or_ln223_3 = or i1 %tmp_27, i1 %and_ln223_15" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 621 'or' 'or_ln223_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node and_ln223_9)   --->   "%xor_ln223_8 = xor i1 %tmp_22, i1 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 622 'xor' 'xor_ln223_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 623 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln223_9 = and i1 %or_ln223_3, i1 %xor_ln223_8" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 623 'and' 'and_ln223_9' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node xor_ln223_9)   --->   "%and_ln223_10 = and i1 %tmp_27, i1 %deleted_ones_0_i" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 624 'and' 'and_ln223_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 625 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln223_9 = xor i1 %and_ln223_10, i1 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 625 'xor' 'xor_ln223_9' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%and_ln223_11 = and i1 %neg_src_0_i, i1 %xor_ln223_9" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 626 'and' 'and_ln223_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%or_ln223_4 = or i1 %and_ln223_11, i1 %and_ln223_9" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 627 'or' 'or_ln223_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 628 [1/1] (0.97ns)   --->   "%or_ln223_5 = or i1 %tmp_20, i1 %icmp_ln223" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 628 'or' 'or_ln223_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%xor_ln223_10 = xor i1 %or_ln223_5, i1 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 629 'xor' 'xor_ln223_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%and_ln223_16 = and i1 %or_ln223_4, i1 %xor_ln223_10" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 630 'and' 'and_ln223_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%and_ln223_17 = and i1 %and_ln223_16, i1 %icmp_ln223_9" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 631 'and' 'and_ln223_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 632 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %or_ln223_5, i1 %and_ln223_17" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 632 'bitconcatenate' 'sel_tmp3' <Predicate = true> <Delay = 0.97>

State 46 <SV = 32> <Delay = 5.74>
ST_46 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node new_L_diag_re_s)   --->   "%select_ln223_8 = select i1 %and_ln223_9, i34 8589934591, i34 8589934592" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 633 'select' 'select_ln223_8' <Predicate = (sel_tmp3 == 1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 634 [1/1] (1.58ns) (out node of the LUT)   --->   "%new_L_diag_re_s = sparsemux i34 @_ssdm_op_SparseMux.ap_auto.3i34.i34.i2, i2 2, i34 0, i2 1, i34 %select_ln223_8, i2 0, i34 %ref_tmp_i_i_i, i34 0, i2 %sel_tmp3" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 634 'sparsemux' 'new_L_diag_re_s' <Predicate = true> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 635 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %new_L_diag_re_s, i32 33" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514]   --->   Operation 635 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_3)   --->   "%trunc_ln59_3 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %new_L_diag_re_s, i32 17, i32 32" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514]   --->   Operation 636 'partselect' 'trunc_ln59_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_3)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %new_L_diag_re_s, i32 16" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514]   --->   Operation 637 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 638 [1/1] (0.00ns)   --->   "%trunc_ln59_4 = trunc i34 %new_L_diag_re_s" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514]   --->   Operation 638 'trunc' 'trunc_ln59_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 639 [1/1] (2.07ns)   --->   "%icmp_ln59_3 = icmp_ne  i16 %trunc_ln59_4, i16 0" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514]   --->   Operation 639 'icmp' 'icmp_ln59_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %new_L_diag_re_s, i32 32" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514]   --->   Operation 640 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_3)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %new_L_diag_re_s, i32 17" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514]   --->   Operation 641 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_3)   --->   "%or_ln59_9 = or i1 %tmp_33, i1 %icmp_ln59_3" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514]   --->   Operation 642 'or' 'or_ln59_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_3)   --->   "%and_ln59_5 = and i1 %or_ln59_9, i1 %tmp_31" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514]   --->   Operation 643 'and' 'and_ln59_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_3)   --->   "%zext_ln59_3 = zext i1 %and_ln59_5" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514]   --->   Operation 644 'zext' 'zext_ln59_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 645 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln59_3 = add i16 %trunc_ln59_3, i16 %zext_ln59_3" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514]   --->   Operation 645 'add' 'add_ln59_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln59_3, i32 15" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514]   --->   Operation 646 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>

State 47 <SV = 33> <Delay = 2.94>
ST_47 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_11)   --->   "%xor_ln59_5 = xor i1 %tmp_34, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514]   --->   Operation 647 'xor' 'xor_ln59_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 648 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln59_11 = and i1 %tmp_32, i1 %xor_ln59_5" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514]   --->   Operation 648 'and' 'and_ln59_11' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 649 [1/1] (0.97ns)   --->   "%xor_ln59_10 = xor i1 %tmp_30, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514]   --->   Operation 649 'xor' 'xor_ln59_10' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_15)   --->   "%select_ln59_6 = select i1 %and_ln59_11, i1 %tmp_30, i1 %xor_ln59_10" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514]   --->   Operation 650 'select' 'select_ln59_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_13)   --->   "%select_ln59_10 = select i1 %and_ln59_11, i1 %xor_ln59_10, i1 %tmp_30" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514]   --->   Operation 651 'select' 'select_ln59_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_13)   --->   "%xor_ln59_11 = xor i1 %tmp_32, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514]   --->   Operation 652 'xor' 'xor_ln59_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_13)   --->   "%or_ln59_10 = or i1 %tmp_34, i1 %xor_ln59_11" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514]   --->   Operation 653 'or' 'or_ln59_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_15)   --->   "%xor_ln59_12 = xor i1 %select_ln59_6, i1 1" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514]   --->   Operation 654 'xor' 'xor_ln59_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_15)   --->   "%or_ln59_11 = or i1 %tmp_34, i1 %xor_ln59_12" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514]   --->   Operation 655 'or' 'or_ln59_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 656 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln59_15 = and i1 %or_ln59_11, i1 %xor_ln59_10" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514]   --->   Operation 656 'and' 'and_ln59_15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_13)   --->   "%and_ln59_16 = and i1 %tmp_34, i1 %select_ln59_10" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514]   --->   Operation 657 'and' 'and_ln59_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 658 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln59_13 = xor i1 %and_ln59_16, i1 %or_ln59_10" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514]   --->   Operation 658 'xor' 'xor_ln59_13' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_24)   --->   "%and_ln59_17 = and i1 %xor_ln59_13, i1 %tmp_30" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514]   --->   Operation 659 'and' 'and_ln59_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_24)   --->   "%select_ln59_11 = select i1 %and_ln59_15, i16 32767, i16 32768" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514]   --->   Operation 660 'select' 'select_ln59_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_24)   --->   "%or_ln59_12 = or i1 %and_ln59_15, i1 %and_ln59_17" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514]   --->   Operation 661 'or' 'or_ln59_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 662 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp2_re_24 = select i1 %or_ln59_12, i16 %select_ln59_11, i16 %add_ln59_3" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514]   --->   Operation 662 'select' 'tmp2_re_24' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 48 <SV = 34> <Delay = 4.19>
ST_48 : Operation 663 [1/1] (0.00ns)   --->   "%return_code_load_1 = load i32 %return_code"   --->   Operation 663 'load' 'return_code_load_1' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_48 : Operation 664 [1/1] (0.69ns)   --->   "%return_code_1 = select i1 %tmp_20, i32 1, i32 %return_code_load_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:217->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508]   --->   Operation 664 'select' 'return_code_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 665 [1/1] (0.00ns)   --->   "%d = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp2_re_24, i1 0" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:309->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 665 'bitconcatenate' 'd' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 666 [1/1] (2.07ns)   --->   "%icmp_ln310 = icmp_eq  i16 %tmp2_re_24, i16 0" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:310->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 666 'icmp' 'icmp_ln310' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 667 [1/1] (1.58ns)   --->   "%br_ln310 = br i1 %icmp_ln310, void %if.end.i.i.i57.i, void %for.inc74" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:310->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 667 'br' 'br_ln310' <Predicate = true> <Delay = 1.58>
ST_48 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln313 = sext i17 %d" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 668 'sext' 'sext_ln313' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_48 : Operation 669 [38/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 669 'sdiv' 'sdiv_ln313' <Predicate = (!icmp_ln310)> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 35> <Delay = 4.19>
ST_49 : Operation 670 [37/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 670 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 36> <Delay = 4.19>
ST_50 : Operation 671 [36/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 671 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 37> <Delay = 4.19>
ST_51 : Operation 672 [35/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 672 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 38> <Delay = 4.19>
ST_52 : Operation 673 [34/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 673 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 39> <Delay = 4.19>
ST_53 : Operation 674 [33/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 674 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 40> <Delay = 4.19>
ST_54 : Operation 675 [32/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 675 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 41> <Delay = 4.19>
ST_55 : Operation 676 [31/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 676 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 42> <Delay = 4.19>
ST_56 : Operation 677 [30/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 677 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 43> <Delay = 4.19>
ST_57 : Operation 678 [29/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 678 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 44> <Delay = 4.19>
ST_58 : Operation 679 [28/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 679 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 45> <Delay = 4.19>
ST_59 : Operation 680 [27/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 680 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 46> <Delay = 4.19>
ST_60 : Operation 681 [26/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 681 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 47> <Delay = 4.19>
ST_61 : Operation 682 [25/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 682 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 48> <Delay = 4.19>
ST_62 : Operation 683 [24/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 683 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 49> <Delay = 4.19>
ST_63 : Operation 684 [23/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 684 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 50> <Delay = 4.19>
ST_64 : Operation 685 [22/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 685 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 51> <Delay = 4.19>
ST_65 : Operation 686 [21/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 686 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 52> <Delay = 4.19>
ST_66 : Operation 687 [20/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 687 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 53> <Delay = 4.19>
ST_67 : Operation 688 [19/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 688 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 54> <Delay = 4.19>
ST_68 : Operation 689 [18/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 689 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 55> <Delay = 4.19>
ST_69 : Operation 690 [17/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 690 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 56> <Delay = 4.19>
ST_70 : Operation 691 [16/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 691 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 57> <Delay = 4.19>
ST_71 : Operation 692 [15/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 692 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 58> <Delay = 4.19>
ST_72 : Operation 693 [14/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 693 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 59> <Delay = 4.19>
ST_73 : Operation 694 [13/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 694 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 60> <Delay = 4.19>
ST_74 : Operation 695 [12/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 695 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 61> <Delay = 4.19>
ST_75 : Operation 696 [11/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 696 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 62> <Delay = 4.19>
ST_76 : Operation 697 [10/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 697 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 63> <Delay = 4.19>
ST_77 : Operation 698 [9/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 698 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 64> <Delay = 4.19>
ST_78 : Operation 699 [8/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 699 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 65> <Delay = 4.19>
ST_79 : Operation 700 [7/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 700 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 66> <Delay = 4.19>
ST_80 : Operation 701 [6/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 701 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 67> <Delay = 4.19>
ST_81 : Operation 702 [5/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 702 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 68> <Delay = 4.19>
ST_82 : Operation 703 [4/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 703 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 69> <Delay = 4.19>
ST_83 : Operation 704 [3/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 704 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 70> <Delay = 4.19>
ST_84 : Operation 705 [2/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 705 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 71> <Delay = 5.17>
ST_85 : Operation 706 [1/38] (4.19ns)   --->   "%sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 706 'sdiv' 'sdiv_ln313' <Predicate = true> <Delay = 4.19> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 37> <II = 34> <Delay = 4.19> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 707 [1/1] (0.00ns)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %sdiv_ln313, i32 33" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 707 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node select_ln313_1)   --->   "%trunc_ln313 = trunc i34 %sdiv_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 708 'trunc' 'trunc_ln313' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %sdiv_ln313, i32 32" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 709 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node select_ln313_1)   --->   "%xor_ln313 = xor i1 %tmp_74, i1 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 710 'xor' 'xor_ln313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node select_ln313_1)   --->   "%and_ln313 = and i1 %tmp_75, i1 %xor_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 711 'and' 'and_ln313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node select_ln313_1)   --->   "%select_ln313 = select i1 %and_ln313, i33 4294967295, i33 4294967296" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 712 'select' 'select_ln313' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node select_ln313_1)   --->   "%xor_ln313_1 = xor i1 %tmp_75, i1 %tmp_74" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 713 'xor' 'xor_ln313_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 714 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln313_1 = select i1 %xor_ln313_1, i33 %select_ln313, i33 %trunc_ln313" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 714 'select' 'select_ln313_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 86 <SV = 72> <Delay = 2.32>
ST_86 : Operation 715 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc74"   --->   Operation 715 'br' 'br_ln0' <Predicate = (!icmp_ln310)> <Delay = 1.58>
ST_86 : Operation 716 [1/1] (0.00ns)   --->   "%new_L_diag_recip = phi i33 %select_ln313_1, void %if.end.i.i.i57.i, i33 0, void %for.end55.loopexit_ifconv" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517]   --->   Operation 716 'phi' 'new_L_diag_recip' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 717 [1/1] (1.56ns)   --->   "%switch_ln518 = switch i2 %i_1, void %arrayidx67.case.2, i2 0, void %arrayidx67.case.0, i2 1, void %arrayidx67.case.1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:518]   --->   Operation 717 'switch' 'switch_ln518' <Predicate = true> <Delay = 1.56>
ST_86 : Operation 718 [1/1] (0.00ns)   --->   "%store_ln518 = store i33 %new_L_diag_recip, i33 %diag_internal_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:518]   --->   Operation 718 'store' 'store_ln518' <Predicate = (i_1 == 1)> <Delay = 0.00>
ST_86 : Operation 719 [1/1] (0.00ns)   --->   "%br_ln518 = br void %arrayidx67.exit" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:518]   --->   Operation 719 'br' 'br_ln518' <Predicate = (i_1 == 1)> <Delay = 0.00>
ST_86 : Operation 720 [1/1] (0.00ns)   --->   "%store_ln518 = store i33 %new_L_diag_recip, i33 %diag_internal" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:518]   --->   Operation 720 'store' 'store_ln518' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_86 : Operation 721 [1/1] (0.00ns)   --->   "%br_ln518 = br void %arrayidx67.exit" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:518]   --->   Operation 721 'br' 'br_ln518' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_86 : Operation 722 [1/1] (0.00ns)   --->   "%br_ln518 = br void %arrayidx67.exit" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:518]   --->   Operation 722 'br' 'br_ln518' <Predicate = (i_1 != 0 & i_1 != 1)> <Delay = 0.00>
ST_86 : Operation 723 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln84 = store i16 %tmp2_re_24, i4 %this_re_2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:84->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:523]   --->   Operation 723 'store' 'store_ln84' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_86 : Operation 724 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln84 = store i16 0, i4 %this_im_2" [/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:84->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:523]   --->   Operation 724 'store' 'store_ln84' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_86 : Operation 725 [1/1] (1.58ns)   --->   "%store_ln463 = store i2 %i_2, i2 %i" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:463]   --->   Operation 725 'store' 'store_ln463' <Predicate = true> <Delay = 1.58>
ST_86 : Operation 726 [1/1] (1.58ns)   --->   "%store_ln444 = store i32 %return_code_1, i32 %return_code" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:444]   --->   Operation 726 'store' 'store_ln444' <Predicate = true> <Delay = 1.58>
ST_86 : Operation 727 [1/1] (0.00ns)   --->   "%br_ln463 = br void %for.body" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:463]   --->   Operation 727 'br' 'br_ln463' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7.000ns, clock uncertainty: 0.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 2 bit ('i', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:463) [6]  (0.000 ns)
	'store' operation 0 bit ('store_ln463', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:463) of constant 0 on local variable 'i', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:463 [17]  (1.588 ns)

 <State 2>: 6.205ns
The critical path consists of the following:
	'load' operation 2 bit ('i', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:506) on local variable 'i', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:463 [21]  (0.000 ns)
	'add' operation 2 bit ('i_sub1', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:464) [38]  (1.565 ns)
	'mul' operation 3 bit ('mul_ln465', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465) [40]  (1.340 ns)
	'add' operation 3 bit ('add_ln465', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465) [43]  (1.650 ns)
	'sub' operation 4 bit ('sub_ln465_1', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465) [46]  (1.650 ns)

 <State 3>: 4.123ns
The critical path consists of the following:
	'sub' operation 2 bit ('sub_ln465_2', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465) [48]  (1.565 ns)
	'select' operation 2 bit ('select_ln465', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465) [50]  (0.993 ns)
	'add' operation 2 bit ('add_ln465_2', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465) [52]  (1.565 ns)

 <State 4>: 5.015ns
The critical path consists of the following:
	'phi' operation 2 bit ('j') with incoming values : ('j', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:469) [60]  (0.000 ns)
	'sub' operation 3 bit ('sub_ln477', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:477) [68]  (0.000 ns)
	'add' operation 3 bit ('add_ln477', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:477) [69]  (2.693 ns)
	'getelementptr' operation 4 bit ('din.re', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:477) [71]  (0.000 ns)
	'load' operation 16 bit ('tmp.re', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:344->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:477) on array 'A_re' [88]  (2.322 ns)

 <State 5>: 5.987ns
The critical path consists of the following:
	'load' operation 16 bit ('din_im_load', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:344->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:477) on array 'A_im' [89]  (2.322 ns)
	'sub' operation 16 bit ('sub_ln345', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:477) [90]  (2.077 ns)
	'call' operation 0 bit ('call_ln59', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:477) to 'choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_' [99]  (1.588 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 5.745ns
The critical path consists of the following:
	'load' operation 32 bit ('product_sum_re_2_loc_load') on local variable 'product_sum_re_2_loc' [100]  (0.000 ns)
	'mul' operation 67 bit ('mul_ln326', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490) [108]  (5.745 ns)

 <State 8>: 5.745ns
The critical path consists of the following:
	'mul' operation 67 bit ('mul_ln326', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490) [108]  (5.745 ns)

 <State 9>: 5.745ns
The critical path consists of the following:
	'mul' operation 67 bit ('mul_ln326', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490) [108]  (5.745 ns)

 <State 10>: 2.107ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln326_2', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490) [127]  (2.107 ns)

 <State 11>: 5.583ns
The critical path consists of the following:
	'add' operation 34 bit ('add_ln326', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490) [119]  (2.634 ns)
	'xor' operation 1 bit ('xor_ln326', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490) [121]  (0.000 ns)
	'and' operation 1 bit ('and_ln326_1', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490) [122]  (0.978 ns)
	'select' operation 1 bit ('select_ln326', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490) [129]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln326_2', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490) [134]  (0.000 ns)
	'or' operation 1 bit ('or_ln326_1', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490) [135]  (0.000 ns)
	'and' operation 1 bit ('and_ln326_4', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490) [137]  (0.993 ns)
	'or' operation 1 bit ('or_ln326_2', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490) [143]  (0.978 ns)

 <State 12>: 5.068ns
The critical path consists of the following:
	'select' operation 34 bit ('select_ln326_2', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490) [142]  (0.000 ns)
	'select' operation 34 bit ('C.re', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490) [144]  (0.914 ns)
	'icmp' operation 1 bit ('icmp_ln59_1', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491) [187]  (2.077 ns)
	'or' operation 1 bit ('or_ln59_1', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491) [190]  (0.000 ns)
	'and' operation 1 bit ('and_ln59_3', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491) [191]  (0.000 ns)
	'add' operation 16 bit ('add_ln59_1', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491) [193]  (2.077 ns)

 <State 13>: 6.004ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln59_6', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491) [223]  (0.000 ns)
	'and' operation 1 bit ('and_ln59_10', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491) [224]  (0.978 ns)
	'select' operation 1 bit ('select_ln59_7', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491) [226]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln59_9', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491) [230]  (0.000 ns)
	'or' operation 1 bit ('or_ln59_7', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491) [231]  (0.000 ns)
	'and' operation 1 bit ('and_ln59_12', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491) [232]  (0.993 ns)
	'or' operation 1 bit ('or_ln59_8', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491) [237]  (0.000 ns)
	'select' operation 16 bit ('tmp2.im', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:491) [238]  (0.978 ns)
	'sub' operation 17 bit ('sub_ln345_1', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:353->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493) [240]  (2.077 ns)
	'select' operation 16 bit ('tmp.im', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:353->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493) [248]  (0.978 ns)

 <State 14>: 5.580ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln100', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493) [281]  (5.580 ns)

 <State 15>: 5.580ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln99', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493) [250]  (5.580 ns)

 <State 16>: 5.860ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln99', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493) [255]  (1.812 ns)
	'or' operation 1 bit ('or_ln99', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493) [258]  (0.000 ns)
	'and' operation 1 bit ('and_ln99', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493) [259]  (0.000 ns)
	'add' operation 16 bit ('tmp1', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493) [261]  (2.077 ns)
	'xor' operation 1 bit ('xor_ln99', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493) [263]  (0.000 ns)
	'and' operation 1 bit ('and_ln99_1', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493) [264]  (0.978 ns)
	'select' operation 1 bit ('select_ln99', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493) [266]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln99_3', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493) [270]  (0.000 ns)
	'or' operation 1 bit ('or_ln99_2', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493) [271]  (0.000 ns)
	'and' operation 1 bit ('and_ln99_2', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493) [272]  (0.993 ns)

 <State 17>: 5.607ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln99_4', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493) [275]  (0.000 ns)
	'or' operation 1 bit ('or_ln99_3', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493) [277]  (0.000 ns)
	'select' operation 16 bit ('tmp1', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493) [278]  (0.000 ns)
	'sub' operation 17 bit ('sub_ln103', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493) [312]  (2.077 ns)
	'xor' operation 1 bit ('xor_ln103_1', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493) [317]  (0.000 ns)
	'select' operation 16 bit ('select_ln103_1', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493) [321]  (0.000 ns)
	'add' operation 33 bit ('add_ln189', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:189->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493) [324]  (2.552 ns)
	'select' operation 32 bit ('tmp2.re', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:189->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493) [332]  (0.978 ns)

 <State 18>: 5.852ns
The critical path consists of the following:
	'load' operation 16 bit ('z_re_load', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:58->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:506) on array 'A_re' [356]  (2.322 ns)
	'sub' operation 33 bit ('sub_ln223', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:223->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:247->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507) [360]  (2.552 ns)
	'select' operation 32 bit ('tmp2.re', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:223->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:247->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507) [368]  (0.978 ns)

 <State 19>: 5.890ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln59', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507) [373]  (1.812 ns)
	'or' operation 1 bit ('or_ln59', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507) [375]  (0.000 ns)
	'and' operation 1 bit ('and_ln59', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507) [376]  (0.000 ns)
	'add' operation 17 bit ('add_ln59', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507) [378]  (2.107 ns)
	'select' operation 17 bit ('select_ln59_1', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507) [384]  (0.978 ns)
	'select' operation 17 bit ('tmp2.re', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:507) [385]  (0.993 ns)

 <State 20>: 6.281ns
The critical path consists of the following:
	'sub' operation 17 bit ('sub_ln222', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [388]  (2.107 ns)
	'select' operation 17 bit ('select_ln222', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [389]  (0.781 ns)
	'ctlz' operation 17 bit ('tmp_9', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [390]  (1.613 ns)
	'add' operation 5 bit ('add_ln222', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [393]  (1.780 ns)

 <State 21>: 5.930ns
The critical path consists of the following:
	'shl' operation 42 bit ('shl_ln222', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [395]  (4.015 ns)
	'select' operation 8 bit ('select_ln222_1', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [399]  (0.000 ns)
	'add' operation 8 bit ('add_ln222_1', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [402]  (1.915 ns)

 <State 22>: 0.698ns
The critical path consists of the following:
	'select' operation 32 bit ('af', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [407]  (0.698 ns)

 <State 23>: 6.237ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [408]  (6.237 ns)

 <State 24>: 6.237ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [408]  (6.237 ns)

 <State 25>: 6.237ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [408]  (6.237 ns)

 <State 26>: 6.237ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [408]  (6.237 ns)

 <State 27>: 6.237ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [408]  (6.237 ns)

 <State 28>: 6.237ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [408]  (6.237 ns)

 <State 29>: 6.237ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [408]  (6.237 ns)

 <State 30>: 6.237ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [408]  (6.237 ns)

 <State 31>: 6.237ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [408]  (6.237 ns)

 <State 32>: 6.237ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [408]  (6.237 ns)

 <State 33>: 6.237ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [408]  (6.237 ns)

 <State 34>: 6.237ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [408]  (6.237 ns)

 <State 35>: 6.237ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [408]  (6.237 ns)

 <State 36>: 6.237ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [408]  (6.237 ns)

 <State 37>: 6.237ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [408]  (6.237 ns)

 <State 38>: 6.237ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [408]  (6.237 ns)

 <State 39>: 4.436ns
The critical path consists of the following:
	'fpext' operation 64 bit ('pf', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [409]  (4.436 ns)

 <State 40>: 4.436ns
The critical path consists of the following:
	'fpext' operation 64 bit ('pf', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [409]  (4.436 ns)

 <State 41>: 3.494ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln223', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [421]  (3.494 ns)

 <State 42>: 6.257ns
The critical path consists of the following:
	'sub' operation 12 bit ('sub_ln223_2', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [422]  (1.547 ns)
	'add' operation 12 bit ('add_ln223_6', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [475]  (1.547 ns)
	'and' operation 1 bit ('lD_0_i', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [484]  (0.978 ns)
	blocking operation 2.185 ns on control path)

 <State 43>: 6.202ns
The critical path consists of the following:
	'select' operation 6 bit ('select_ln223_9', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [451]  (0.000 ns)
	'lshr' operation 54 bit ('lshr_ln223_2', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [453]  (2.940 ns)
	'and' operation 54 bit ('and_ln223_18', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [454]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln223_8', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [455]  (3.262 ns)

 <State 44>: 5.215ns
The critical path consists of the following:
	'select' operation 1 bit ('cond64_i', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [445]  (0.000 ns)
	'and' operation 1 bit ('and_ln223_1', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [460]  (0.993 ns)
	'add' operation 34 bit ('add_ln223_4', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [462]  (2.634 ns)
	'sparsemux' operation 34 bit ('ref_tmp_i_i_i', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [468]  (1.588 ns)

 <State 45>: 5.515ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln223_4', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [496]  (0.978 ns)
	'sparsemux' operation 1 bit ('Range1_all_ones_2_i', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [508]  (1.588 ns)
	'select' operation 1 bit ('cond192_i', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [513]  (0.000 ns)
	'or' operation 1 bit ('deleted_ones_0_i', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [517]  (0.993 ns)
	'and' operation 1 bit ('and_ln223_10', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [526]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln223_9', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [527]  (0.978 ns)
	'and' operation 1 bit ('and_ln223_11', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [528]  (0.000 ns)
	'or' operation 1 bit ('or_ln223_4', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [529]  (0.000 ns)
	'and' operation 1 bit ('and_ln223_16', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [533]  (0.000 ns)
	'and' operation 1 bit ('and_ln223_17', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [534]  (0.000 ns)
	blocking operation 0.978 ns on control path)

 <State 46>: 5.742ns
The critical path consists of the following:
	'select' operation 34 bit ('select_ln223_8', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [530]  (0.000 ns)
	'sparsemux' operation 34 bit ('new_L_diag_re_s', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508) [536]  (1.588 ns)
	'icmp' operation 1 bit ('icmp_ln59_3', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514) [542]  (2.077 ns)
	'or' operation 1 bit ('or_ln59_9', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514) [545]  (0.000 ns)
	'and' operation 1 bit ('and_ln59_5', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514) [546]  (0.000 ns)
	'add' operation 16 bit ('add_ln59_3', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514) [548]  (2.077 ns)

 <State 47>: 2.949ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln59_5', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514) [550]  (0.000 ns)
	'and' operation 1 bit ('and_ln59_11', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514) [551]  (0.978 ns)
	'select' operation 1 bit ('select_ln59_6', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514) [553]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln59_12', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514) [557]  (0.000 ns)
	'or' operation 1 bit ('or_ln59_11', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514) [558]  (0.000 ns)
	'and' operation 1 bit ('and_ln59_15', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514) [559]  (0.993 ns)
	'select' operation 16 bit ('select_ln59_11', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514) [563]  (0.000 ns)
	'select' operation 16 bit ('tmp2.re', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514) [565]  (0.978 ns)

 <State 48>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 49>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 50>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 51>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 52>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 53>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 54>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 55>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 56>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 57>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 58>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 59>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 60>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 61>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 62>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 63>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 64>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 65>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 66>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 67>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 68>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 69>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 70>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 71>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 72>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 73>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 74>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 75>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 76>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 77>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 78>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 79>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 80>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 81>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 82>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 83>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 84>: 4.195ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)

 <State 85>: 5.173ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln313', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [571]  (4.195 ns)
	'select' operation 33 bit ('select_ln313_1', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517) [579]  (0.978 ns)

 <State 86>: 2.322ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln84', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:84->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:523) of variable 'tmp2.re', /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59->/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:514 on array 'L_re' [593]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
