{
  "comments": [
    {
      "unresolved": true,
      "key": {
        "uuid": "f9c11908_c79f3a11",
        "filename": "tftf/tests/misc_tests/test_inject_serror.c",
        "patchSetId": 4
      },
      "lineNbr": 18,
      "author": {
        "id": 1000099
      },
      "writtenOn": "2023-01-27T23:54:49Z",
      "side": 1,
      "message": "a",
      "range": {
        "startLine": 18,
        "startChar": 18,
        "endLine": 18,
        "endChar": 20
      },
      "revId": "a07567fdf28b45389e319acb759afe76290e73c1",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "52baf49b_2410b657",
        "filename": "tftf/tests/misc_tests/test_inject_serror.c",
        "patchSetId": 4
      },
      "lineNbr": 19,
      "author": {
        "id": 1000099
      },
      "writtenOn": "2023-01-27T23:54:49Z",
      "side": 1,
      "message": "go past the cache memories? \nMMU will be looked up if the M bit is enabled to map the non-existent memory attribute to Device.",
      "range": {
        "startLine": 19,
        "startChar": 30,
        "endLine": 19,
        "endChar": 44
      },
      "revId": "a07567fdf28b45389e319acb759afe76290e73c1",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "aa0a5200_f9bbb5e3",
        "filename": "tftf/tests/misc_tests/test_inject_serror.c",
        "patchSetId": 4
      },
      "lineNbr": 39,
      "author": {
        "id": 1000099
      },
      "writtenOn": "2023-01-27T23:54:49Z",
      "side": 1,
      "message": "Try to access invalid address\nOR\nTry to read invalid address",
      "range": {
        "startLine": 39,
        "startChar": 4,
        "endLine": 39,
        "endChar": 36
      },
      "revId": "a07567fdf28b45389e319acb759afe76290e73c1",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    }
  ]
}