$date
	Tue Oct 29 11:03:29 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 4 ! Sum_t [3:0] $end
$var wire 1 " Cout_t $end
$var reg 4 # A_t [3:0] $end
$var reg 4 $ B_t [3:0] $end
$var reg 1 % Cin_t $end
$scope module u1 $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % Cin $end
$var wire 4 ( Sum [3:0] $end
$var wire 1 " Cout $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 (
b1 '
b1 &
0%
b1 $
b1 #
0"
b10 !
$end
#100
b110 !
b110 (
b10 $
b10 '
b100 #
b100 &
#200
b1111 !
b1111 (
b101 $
b101 '
b1010 #
b1010 &
#300
1"
b101 !
b101 (
1%
b1011 $
b1011 '
b1001 #
b1001 &
#400
b1 !
b1 (
b1 $
b1 '
b1111 #
b1111 &
#500
