{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461715900408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461715900409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 08:11:39 2016 " "Processing started: Wed Apr 27 08:11:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461715900409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461715900409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testclock -c testclock " "Command: quartus_map --read_settings_files=on --write_settings_files=off testclock -c testclock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461715900410 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1461715902057 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "testclock.v(51) " "Verilog HDL information at testclock.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "testclock.v" "" { Text "C:/altera/13.0/testclock/testclock.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1461715902330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testclock.v 2 2 " "Found 2 design units, including 2 entities, in source file testclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch_01 " "Found entity 1: stopwatch_01" {  } { { "testclock.v" "" { Text "C:/altera/13.0/testclock/testclock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461715902336 ""} { "Info" "ISGN_ENTITY_NAME" "2 sevenseg " "Found entity 2: sevenseg" {  } { { "testclock.v" "" { Text "C:/altera/13.0/testclock/testclock.v" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461715902336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461715902336 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stopwatch_01 " "Elaborating entity \"stopwatch_01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461715902453 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt testclock.v(32) " "Verilog HDL or VHDL warning at testclock.v(32): object \"cnt\" assigned a value but never read" {  } { { "testclock.v" "" { Text "C:/altera/13.0/testclock/testclock.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1461715902457 "|stopwatch_01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 testclock.v(96) " "Verilog HDL assignment warning at testclock.v(96): truncated value with size 32 to match size of target (4)" {  } { { "testclock.v" "" { Text "C:/altera/13.0/testclock/testclock.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461715902468 "|stopwatch_01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 testclock.v(101) " "Verilog HDL assignment warning at testclock.v(101): truncated value with size 32 to match size of target (4)" {  } { { "testclock.v" "" { Text "C:/altera/13.0/testclock/testclock.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461715902469 "|stopwatch_01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 testclock.v(106) " "Verilog HDL assignment warning at testclock.v(106): truncated value with size 32 to match size of target (4)" {  } { { "testclock.v" "" { Text "C:/altera/13.0/testclock/testclock.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461715902470 "|stopwatch_01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 testclock.v(111) " "Verilog HDL assignment warning at testclock.v(111): truncated value with size 32 to match size of target (4)" {  } { { "testclock.v" "" { Text "C:/altera/13.0/testclock/testclock.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461715902472 "|stopwatch_01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 testclock.v(116) " "Verilog HDL assignment warning at testclock.v(116): truncated value with size 32 to match size of target (4)" {  } { { "testclock.v" "" { Text "C:/altera/13.0/testclock/testclock.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461715902473 "|stopwatch_01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 testclock.v(121) " "Verilog HDL assignment warning at testclock.v(121): truncated value with size 32 to match size of target (4)" {  } { { "testclock.v" "" { Text "C:/altera/13.0/testclock/testclock.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461715902474 "|stopwatch_01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 testclock.v(126) " "Verilog HDL assignment warning at testclock.v(126): truncated value with size 32 to match size of target (4)" {  } { { "testclock.v" "" { Text "C:/altera/13.0/testclock/testclock.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461715902475 "|stopwatch_01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 testclock.v(131) " "Verilog HDL assignment warning at testclock.v(131): truncated value with size 32 to match size of target (4)" {  } { { "testclock.v" "" { Text "C:/altera/13.0/testclock/testclock.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461715902476 "|stopwatch_01"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led3 testclock.v(5) " "Output port \"led3\" at testclock.v(5) has no driver" {  } { { "testclock.v" "" { Text "C:/altera/13.0/testclock/testclock.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461715902505 "|stopwatch_01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:led_hour_display_high " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:led_hour_display_high\"" {  } { { "testclock.v" "led_hour_display_high" { Text "C:/altera/13.0/testclock/testclock.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461715902687 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led1 VCC " "Pin \"led1\" is stuck at VCC" {  } { { "testclock.v" "" { Text "C:/altera/13.0/testclock/testclock.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461715905352 "|stopwatch_01|led1"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3 GND " "Pin \"led3\" is stuck at GND" {  } { { "testclock.v" "" { Text "C:/altera/13.0/testclock/testclock.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461715905352 "|stopwatch_01|led3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1461715905352 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0/testclock/output_files/testclock.map.smsg " "Generated suppressed messages file C:/altera/13.0/testclock/output_files/testclock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1461715906227 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461715906698 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461715906698 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "436 " "Implemented 436 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461715907120 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461715907120 ""} { "Info" "ICUT_CUT_TM_LCELLS" "372 " "Implemented 372 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461715907120 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461715907120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461715907211 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 08:11:47 2016 " "Processing ended: Wed Apr 27 08:11:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461715907211 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461715907211 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461715907211 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461715907211 ""}
