QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ddr4_pl_v1_0_9 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ddr4_pl_v1_0_9 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:01 on Jul 13,2023
vlog -64 -L ddr4_pl_v1_0_9 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work ddr4_pl_v1_0_9 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ddr4_pl_v1_0_9/.cxl.systemverilog.ddr4_pl_v1_0_9.ddr4_pl_v1_0_9.lin64.cmf 
-- Compiling module ddr4_pl_v1_0_9_cal
-- Compiling module ddr4_pl_v1_0_9_cal_addr_decode
-- Compiling module ddr4_pl_v1_0_9_cal_config_rom
-- Compiling module ddr4_pl_v1_0_9_cal_cplx
-- Compiling module ddr4_pl_v1_0_9_cal_cplx_data
-- Compiling module ddr4_pl_v1_0_9_cal_mc_odt
-- Compiling module ddr4_pl_v1_0_9_cal_pi
-- Compiling module ddr4_pl_v1_0_9_cal_rd_en
-- Compiling module ddr4_pl_v1_0_9_cal_read
-- Compiling module ddr4_pl_v1_0_9_cal_sync
-- Compiling module ddr4_pl_v1_0_9_cal_top
-- Compiling module ddr4_pl_v1_0_9_cal_wr_bit
-- Compiling module ddr4_pl_v1_0_9_cal_wr_byte
-- Compiling module ddr4_pl_v1_0_9_cal_write
-- Compiling module ddr4_pl_v1_0_9_cal_xsdb_arbiter
-- Compiling module ddr4_pl_v1_0_9_cal_xsdb_bram
-- Compiling module ddr4_pl_v1_0_9_cfg_mem_mod
-- Compiling module ddr4_pl_v1_0_9_bram_tdp

Top level modules:
	ddr4_pl_v1_0_9_cal_top
	ddr4_pl_v1_0_9_cal_xsdb_arbiter
End time: 11:30:01 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
