static void F_1 ( T_1 V_1 , T_2 V_2 )\r\n{\r\nF_2 ( V_2 , V_3 + V_1 ) ;\r\nF_3 () ;\r\nF_4 ( V_3 + V_1 ) ;\r\n}\r\nT_2 F_5 ( unsigned int V_4 )\r\n{\r\nT_1 V_1 = V_5 [ V_4 ] ;\r\nreturn F_6 ( V_3 + V_1 ) ;\r\n}\r\nvoid F_7 ( unsigned int V_4 , T_2 V_2 )\r\n{\r\nreturn F_1 ( V_5 [ V_4 ] , V_2 ) ;\r\n}\r\nvoid F_8 ( unsigned int V_4 , T_2 V_2 )\r\n{\r\nreturn F_1 ( V_6 [ V_4 ] , V_2 ) ;\r\n}\r\nvoid F_9 ( unsigned int V_4 )\r\n{\r\nunsigned int V_7 ;\r\nint V_8 ;\r\nV_7 = F_5 ( V_4 ) ;\r\nswitch ( F_10 () ) {\r\ncase V_9 :\r\nV_7 &= ~ V_10 ;\r\nV_7 &= ~ V_11 ;\r\nV_7 |= V_12 << V_4 ;\r\nbreak;\r\ncase V_13 :\r\ncase V_14 :\r\ncase V_15 :\r\nV_7 &= ~ V_16 ;\r\nV_7 &= ~ V_17 ;\r\nV_7 |= V_18 << V_4 ;\r\nbreak;\r\n}\r\nV_7 |= V_19 ;\r\nV_7 |= V_20 ;\r\nV_7 |= V_21 ;\r\nF_7 ( V_4 , V_7 ) ;\r\nfor ( V_8 = 0 ; V_8 < F_11 () ; V_8 ++ ) {\r\nif ( V_8 == V_4 )\r\ncontinue;\r\nV_7 = F_5 ( V_8 ) ;\r\nV_7 |= V_20 ;\r\nV_7 |= V_19 ;\r\nF_7 ( V_8 , V_7 ) ;\r\n}\r\n}\r\nvoid F_12 ( unsigned int V_4 )\r\n{\r\nunsigned int V_7 ;\r\nV_7 = F_5 ( V_4 ) ;\r\nswitch ( F_10 () ) {\r\ncase V_9 :\r\nV_7 &= ~ V_10 ;\r\nV_7 &= ~ V_11 ;\r\nbreak;\r\ncase V_13 :\r\ncase V_14 :\r\ncase V_15 :\r\nV_7 &= ~ V_16 ;\r\nV_7 &= ~ V_17 ;\r\nbreak;\r\n}\r\nV_7 &= ~ V_21 ;\r\nV_7 |= V_19 ;\r\nV_7 |= V_20 ;\r\nF_7 ( V_4 , V_7 ) ;\r\n}\r\nvoid T_3 F_13 ( void )\r\n{\r\nunsigned long V_22 = 0x60007000 ;\r\nunsigned long V_23 = V_24 ;\r\nstruct V_25 * V_26 ;\r\nV_26 = F_14 ( NULL , V_27 ) ;\r\nif ( V_26 ) {\r\nstruct V_28 V_29 ;\r\nif ( F_15 ( V_26 , 0 , & V_29 ) == 0 ) {\r\nV_23 = F_16 ( & V_29 ) ;\r\nV_22 = V_29 . V_30 ;\r\n}\r\nF_17 ( V_26 ) ;\r\n}\r\nV_3 = F_18 ( V_22 , V_23 ) ;\r\n}
