#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sun Oct  9 18:27:36 2022
# Process ID: 29080
# Current directory: E:/Electrology Course/Vivado/EST2503/lab1_3_38decoder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent37136 E:\Electrology Course\Vivado\EST2503\lab1_3_38decoder\lab1_3_38decoder.xpr
# Log file: E:/Electrology Course/Vivado/EST2503/lab1_3_38decoder/vivado.log
# Journal file: E:/Electrology Course/Vivado/EST2503/lab1_3_38decoder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Electrology Course/Vivado/EST2503/lab1_3_38decoder/lab1_3_38decoder.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.3/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: decoder38
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 914.578 ; gain = 58.395
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'decoder38' [E:/Electrology Course/Vivado/EST2503/lab1_3_38decoder/lab1_3_38decoder.srcs/sources_1/new/decoder38.v:3]
INFO: [Synth 8-226] default block is never used [E:/Electrology Course/Vivado/EST2503/lab1_3_38decoder/lab1_3_38decoder.srcs/sources_1/new/decoder38.v:9]
INFO: [Synth 8-256] done synthesizing module 'decoder38' (1#1) [E:/Electrology Course/Vivado/EST2503/lab1_3_38decoder/lab1_3_38decoder.srcs/sources_1/new/decoder38.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 955.039 ; gain = 98.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 955.039 ; gain = 98.855
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1350.320 ; gain = 494.137
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1350.320 ; gain = 494.137
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct  9 19:23:15 2022...
