aag 160 18 20 1 122
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38 1
40 2
42 4
44 6
46 8
48 10
50 12
52 14
54 16
56 18
58 20
60 22
62 24
64 26
66 28
68 30
70 32
72 34
74 36
76 229
320
78 4 2
80 78 6
82 80 8
84 82 10
86 84 12
88 86 14
90 88 16
92 90 18
94 93 39
96 71 69
98 63 60
100 98 96
102 75 73
104 67 64
106 104 102
108 107 101
110 108 41
112 110 9
114 111 8
116 115 113
118 59 20
120 5 3
122 120 7
124 58 21
126 125 123
128 127 119
130 129 117
132 71 68
134 132 98
136 75 72
138 136 104
140 139 135
142 140 43
144 142 11
146 143 10
148 147 145
150 149 130
152 70 69
154 152 98
156 74 73
158 156 104
160 159 155
162 160 45
164 162 13
166 163 12
168 167 165
170 169 150
172 62 61
174 172 96
176 66 65
178 176 102
180 179 175
182 180 47
184 182 15
186 183 14
188 187 185
190 189 170
192 172 132
194 176 136
196 195 193
198 196 49
200 198 17
202 199 16
204 203 201
206 205 190
208 172 152
210 176 156
212 211 209
214 212 51
216 214 19
218 215 18
220 219 217
222 221 206
224 223 38
226 225 95
228 226 77
230 36 34
232 25 23
234 28 27
236 234 232
238 33 31
240 238 236
242 37 35
244 242 240
246 24 22
248 247 244
250 28 26
252 251 248
254 32 30
256 255 252
258 257 39
260 259 231
262 28 25
264 29 24
266 26 23
268 266 265
270 269 263
272 63 24
274 60 23
276 275 272
278 277 271
280 62 25
282 61 22
284 283 280
286 285 278
288 67 28
290 64 27
292 291 288
294 293 286
296 65 26
298 66 29
300 298 297
302 301 294
304 302 52
306 304 54
308 306 56
310 308 247
312 310 251
314 312 255
316 315 38
318 317 260
320 319 228
i0 p0_0
i1 p0_1
i2 p0_2
i3 p1_0
i4 p1_1
i5 p1_2
i6 p2_0
i7 p2_1
i8 p2_2
i9 errorCount@0.0.1
i10 controllable_arm1@0.0.2
i11 controllable_arm1@1
i12 controllable_arm2@0.0.2
i13 controllable_arm2@1
i14 controllable_arm1op@0.0.2
i15 controllable_arm1op@1
i16 controllable_arm2op@0.0.2
i17 controllable_arm2op@1
l0 IsNotFirstRound
l1 prev_p0_0
l2 prev_p0_1
l3 prev_p0_2
l4 prev_p1_0
l5 prev_p1_1
l6 prev_p1_2
l7 prev_p2_0
l8 prev_p2_1
l9 prev_p2_2
l10 prev_errorCount@0.0.1
l11 prev_arm1@0.0.2
l12 prev_arm1@1
l13 prev_arm2@0.0.2
l14 prev_arm2@1
l15 prev_arm1op@0.0.2
l16 prev_arm1op@1
l17 prev_arm2op@0.0.2
l18 prev_arm2op@1
l19 AssumptionsAlreadyViolated
o0 err
c
factory_assembly_3x3_1_1errors
This file was written by ABC on Thu Mar 20 10:17:28 2014
For information about AIGER format, refer to http://fmv.jku.at/aiger
#!SYNTCOMP
SOLVED_BY : 7/8 [SYNTCOMP2014-RealSeq], 4/4 [SYNTCOMP2015-SyntSeq], 3/3 [SYNTCOMP2015-SyntPar], 7/7 [SYNTCOMP2015-RealSeq], 4/4 [SYNTCOMP2015-RealPar], 7/7 [SYNTCOMP2016-SyntSeq], 4/4 [SYNTCOMP2016-SyntPar], 11/11 [SYNTCOMP2016-RealSeq], 6/6 [SYNTCOMP2016-RealPar], 10/10 [SYNTCOMP2017-RealSeq], 6/6 [SYNTCOMP2017-RealPar], 6/6 [SYNTCOMP2017-SyntSeq], 4/4 [SYNTCOMP2017-SyntPar]
SOLVED_IN : 0.060003 [SYNTCOMP2014-RealSeq], 0.044131 [SYNTCOMP2015-RealSeq], 0.043389 [SYNTCOMP2015-RealPar], 0.02 [SYNTCOMP2016-RealSeq], 0.027682 [SYNTCOMP2016-RealPar], 0.02 [SYNTCOMP2017-RealSeq], 0.026878 [SYNTCOMP2017-RealPar]
STATUS : unrealizable
REF_SIZE : 0
#.
