Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:41:43 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postplace_timing_max.rpt
| Design       : sv_chip1_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.780ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 1.311ns (41.226%)  route 1.869ns (58.774%))
  Logic Levels:           10  (CARRY4=5 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 5.742 - 2.500 ) 
    Source Clock Delay      (SCD):    3.579ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    1.116     3.579    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X66Y240                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y240        FDRE (Prop_fdre_C_Q)         0.254     3.833 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
                         net (fo=128, estimated)      0.843     4.676    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/I22[2]
    SLICE_X55Y241                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/lrexrre_reg[6]_i_11__12/I1
    SLICE_X55Y241        LUT6 (Prop_lut6_I1_O)        0.043     4.719 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/lrexrre_reg[6]_i_11__12/O
                         net (fo=2, estimated)        0.223     4.942    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/O28[0]
    SLICE_X53Y242                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/lrexrre_reg[6]_i_15__12/I0
    SLICE_X53Y242        LUT6 (Prop_lut6_I0_O)        0.043     4.985 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/lrexrre_reg[6]_i_15__12/O
                         net (fo=1, routed)           0.000     4.985    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/I607[0]
    SLICE_X53Y242                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[6]_i_3__12/S[0]
    SLICE_X53Y242        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     5.236 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[6]_i_3__12/CO[3]
                         net (fo=1, estimated)        0.000     5.236    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[6]_i_3__12
    SLICE_X53Y243                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_14__12/CI
    SLICE_X53Y243        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     5.340 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_14__12/O[0]
                         net (fo=4, estimated)        0.374     5.714    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_7_lrexrre_reg_reg[14]_i_14__12
    SLICE_X51Y246                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_13__26/I1
    SLICE_X51Y246        LUT6 (Prop_lut6_I1_O)        0.120     5.834 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_13__26/O
                         net (fo=1, estimated)        0.254     6.088    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_13__26
    SLICE_X48Y244                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_4__12/I4
    SLICE_X48Y244        LUT5 (Prop_lut5_I4_O)        0.043     6.131 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_4__12/O
                         net (fo=2, estimated)        0.175     6.306    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_4__12
    SLICE_X49Y243                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_8__12/I0
    SLICE_X49Y243        LUT5 (Prop_lut5_I0_O)        0.043     6.349 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_8__12/O
                         net (fo=1, routed)           0.000     6.349    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_8__12
    SLICE_X49Y243                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__12/S[1]
    SLICE_X49Y243        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.606 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__12/CO[3]
                         net (fo=1, estimated)        0.000     6.606    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[10]_i_1__12
    SLICE_X49Y244                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__12/CI
    SLICE_X49Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.655 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__12/CO[3]
                         net (fo=1, estimated)        0.000     6.655    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[14]_i_1__12
    SLICE_X49Y245                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_1__12/CI
    SLICE_X49Y245        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.759 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_1__12/O[0]
                         net (fo=1, routed)           0.000     6.759    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/I6[11]
    SLICE_X49Y245        FDRE                                         r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/lrexrre_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500 r  
    AF30                                              0.000     2.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.702     4.679    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.751 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    0.991     5.742    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/tm3_clk_v0_IBUF_BUFG
    SLICE_X49Y245                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/lrexrre_reg_reg[15]/C
                         clock pessimism              0.224     5.966    
                         clock uncertainty           -0.035     5.930    
    SLICE_X49Y245        FDRE (Setup_fdre_C_D)        0.048     5.978    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          5.978    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                 -0.780    

Slack (VIOLATED) :        -0.779ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 1.310ns (41.208%)  route 1.869ns (58.792%))
  Logic Levels:           9  (CARRY4=4 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 5.742 - 2.500 ) 
    Source Clock Delay      (SCD):    3.579ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    1.116     3.579    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X66Y240                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y240        FDRE (Prop_fdre_C_Q)         0.254     3.833 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
                         net (fo=128, estimated)      0.843     4.676    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/I22[2]
    SLICE_X55Y241                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/lrexrre_reg[6]_i_11__12/I1
    SLICE_X55Y241        LUT6 (Prop_lut6_I1_O)        0.043     4.719 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/lrexrre_reg[6]_i_11__12/O
                         net (fo=2, estimated)        0.223     4.942    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/O28[0]
    SLICE_X53Y242                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/lrexrre_reg[6]_i_15__12/I0
    SLICE_X53Y242        LUT6 (Prop_lut6_I0_O)        0.043     4.985 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/lrexrre_reg[6]_i_15__12/O
                         net (fo=1, routed)           0.000     4.985    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/I607[0]
    SLICE_X53Y242                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[6]_i_3__12/S[0]
    SLICE_X53Y242        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     5.236 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[6]_i_3__12/CO[3]
                         net (fo=1, estimated)        0.000     5.236    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[6]_i_3__12
    SLICE_X53Y243                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_14__12/CI
    SLICE_X53Y243        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     5.340 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_14__12/O[0]
                         net (fo=4, estimated)        0.374     5.714    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_7_lrexrre_reg_reg[14]_i_14__12
    SLICE_X51Y246                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_13__26/I1
    SLICE_X51Y246        LUT6 (Prop_lut6_I1_O)        0.120     5.834 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_13__26/O
                         net (fo=1, estimated)        0.254     6.088    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_13__26
    SLICE_X48Y244                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_4__12/I4
    SLICE_X48Y244        LUT5 (Prop_lut5_I4_O)        0.043     6.131 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_4__12/O
                         net (fo=2, estimated)        0.175     6.306    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_4__12
    SLICE_X49Y243                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_8__12/I0
    SLICE_X49Y243        LUT5 (Prop_lut5_I0_O)        0.043     6.349 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_8__12/O
                         net (fo=1, routed)           0.000     6.349    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_8__12
    SLICE_X49Y243                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__12/S[1]
    SLICE_X49Y243        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.606 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__12/CO[3]
                         net (fo=1, estimated)        0.000     6.606    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[10]_i_1__12
    SLICE_X49Y244                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__12/CI
    SLICE_X49Y244        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     6.758 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__12/O[1]
                         net (fo=1, routed)           0.000     6.758    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/I6[8]
    SLICE_X49Y244        FDRE                                         r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/lrexrre_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500 r  
    AF30                                              0.000     2.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.702     4.679    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.751 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    0.991     5.742    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/tm3_clk_v0_IBUF_BUFG
    SLICE_X49Y244                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/lrexrre_reg_reg[12]/C
                         clock pessimism              0.224     5.966    
                         clock uncertainty           -0.035     5.930    
    SLICE_X49Y244        FDRE (Setup_fdre_C_D)        0.048     5.978    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.978    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                 -0.779    

Slack (VIOLATED) :        -0.771ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/lrexrre_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 1.302ns (41.060%)  route 1.869ns (58.940%))
  Logic Levels:           9  (CARRY4=4 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 5.742 - 2.500 ) 
    Source Clock Delay      (SCD):    3.579ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    1.116     3.579    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X66Y240                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y240        FDRE (Prop_fdre_C_Q)         0.254     3.833 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
                         net (fo=128, estimated)      0.843     4.676    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/I22[2]
    SLICE_X55Y241                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/lrexrre_reg[6]_i_11__12/I1
    SLICE_X55Y241        LUT6 (Prop_lut6_I1_O)        0.043     4.719 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/lrexrre_reg[6]_i_11__12/O
                         net (fo=2, estimated)        0.223     4.942    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/O28[0]
    SLICE_X53Y242                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/lrexrre_reg[6]_i_15__12/I0
    SLICE_X53Y242        LUT6 (Prop_lut6_I0_O)        0.043     4.985 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/lrexrre_reg[6]_i_15__12/O
                         net (fo=1, routed)           0.000     4.985    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/I607[0]
    SLICE_X53Y242                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[6]_i_3__12/S[0]
    SLICE_X53Y242        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     5.236 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[6]_i_3__12/CO[3]
                         net (fo=1, estimated)        0.000     5.236    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[6]_i_3__12
    SLICE_X53Y243                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_14__12/CI
    SLICE_X53Y243        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     5.340 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_14__12/O[0]
                         net (fo=4, estimated)        0.374     5.714    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_7_lrexrre_reg_reg[14]_i_14__12
    SLICE_X51Y246                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_13__26/I1
    SLICE_X51Y246        LUT6 (Prop_lut6_I1_O)        0.120     5.834 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_13__26/O
                         net (fo=1, estimated)        0.254     6.088    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_13__26
    SLICE_X48Y244                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_4__12/I4
    SLICE_X48Y244        LUT5 (Prop_lut5_I4_O)        0.043     6.131 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_4__12/O
                         net (fo=2, estimated)        0.175     6.306    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_4__12
    SLICE_X49Y243                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_8__12/I0
    SLICE_X49Y243        LUT5 (Prop_lut5_I0_O)        0.043     6.349 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_8__12/O
                         net (fo=1, routed)           0.000     6.349    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_8__12
    SLICE_X49Y243                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__12/S[1]
    SLICE_X49Y243        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.606 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__12/CO[3]
                         net (fo=1, estimated)        0.000     6.606    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[10]_i_1__12
    SLICE_X49Y244                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__12/CI
    SLICE_X49Y244        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.144     6.750 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__12/O[3]
                         net (fo=1, routed)           0.000     6.750    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/I6[10]
    SLICE_X49Y244        FDRE                                         r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/lrexrre_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500 r  
    AF30                                              0.000     2.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.702     4.679    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.751 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    0.991     5.742    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/tm3_clk_v0_IBUF_BUFG
    SLICE_X49Y244                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/lrexrre_reg_reg[14]/C
                         clock pessimism              0.224     5.966    
                         clock uncertainty           -0.035     5.930    
    SLICE_X49Y244        FDRE (Setup_fdre_C_D)        0.048     5.978    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/lrexrre_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          5.978    
                         arrival time                          -6.750    
  -------------------------------------------------------------------
                         slack                                 -0.771    

Slack (VIOLATED) :        -0.739ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/in_r_re_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.201ns  (logic 1.329ns (41.518%)  route 1.872ns (58.482%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.298ns = ( 5.798 - 2.500 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    1.175     3.638    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/tm3_clk_v0_IBUF_BUFG
    SLICE_X12Y214                                                     r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/in_r_re_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y214        FDRE (Prop_fdre_C_Q)         0.254     3.892 r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/in_r_re_reg_reg[0]/Q
                         net (fo=90, estimated)       0.701     4.593    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/O1[0]
    SLICE_X21Y214                                                     r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg[6]_i_17__72/I0
    SLICE_X21Y214        LUT2 (Prop_lut2_I0_O)        0.052     4.645 r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg[6]_i_17__72/O
                         net (fo=1, estimated)        0.256     4.901    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/n_0_lrexrre_reg[6]_i_17__72
    SLICE_X22Y214                                                     r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg[6]_i_13__72/I3
    SLICE_X22Y214        LUT6 (Prop_lut6_I3_O)        0.129     5.030 r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg[6]_i_13__72/O
                         net (fo=1, routed)           0.000     5.030    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/n_0_lrexrre_reg[6]_i_13__72
    SLICE_X22Y214                                                     r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[6]_i_3__72/S[2]
    SLICE_X22Y214        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     5.207 r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[6]_i_3__72/CO[3]
                         net (fo=1, estimated)        0.000     5.207    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/n_0_lrexrre_reg_reg[6]_i_3__72
    SLICE_X22Y215                                                     r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[14]_i_14__72/CI
    SLICE_X22Y215        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     5.309 r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[14]_i_14__72/O[0]
                         net (fo=3, estimated)        0.331     5.640    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/O127[0]
    SLICE_X24Y217                                                     r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg[10]_i_12__21/I2
    SLICE_X24Y217        LUT4 (Prop_lut4_I2_O)        0.119     5.759 r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg[10]_i_12__21/O
                         net (fo=2, estimated)        0.278     6.037    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/n_0_lrexrre_reg[10]_i_12__21
    SLICE_X24Y217                                                     r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg[10]_i_4__72/I3
    SLICE_X24Y217        LUT6 (Prop_lut6_I3_O)        0.043     6.080 r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg[10]_i_4__72/O
                         net (fo=2, estimated)        0.306     6.386    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/n_0_lrexrre_reg[10]_i_4__72
    SLICE_X23Y218                                                     r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg[10]_i_8__72/I0
    SLICE_X23Y218        LUT5 (Prop_lut5_I0_O)        0.043     6.429 r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg[10]_i_8__72/O
                         net (fo=1, routed)           0.000     6.429    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/n_0_lrexrre_reg[10]_i_8__72
    SLICE_X23Y218                                                     r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg_reg[10]_i_1__72/S[1]
    SLICE_X23Y218        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.686 r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg_reg[10]_i_1__72/CO[3]
                         net (fo=1, estimated)        0.000     6.686    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/n_0_lrexrre_reg_reg[10]_i_1__72
    SLICE_X23Y219                                                     r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg_reg[14]_i_1__72/CI
    SLICE_X23Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.735 r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg_reg[14]_i_1__72/CO[3]
                         net (fo=1, estimated)        0.000     6.735    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/n_0_lrexrre_reg_reg[14]_i_1__72
    SLICE_X23Y220                                                     r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg_reg[15]_i_1__72/CI
    SLICE_X23Y220        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.839 r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg_reg[15]_i_1__72/O[0]
                         net (fo=1, routed)           0.000     6.839    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_3/I4[11]
    SLICE_X23Y220        FDRE                                         r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500 r  
    AF30                                              0.000     2.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.702     4.679    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.751 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    1.047     5.798    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_3/tm3_clk_v0_IBUF_BUFG
    SLICE_X23Y220                                                     r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[15]/C
                         clock pessimism              0.289     6.087    
                         clock uncertainty           -0.035     6.051    
    SLICE_X23Y220        FDRE (Setup_fdre_C_D)        0.048     6.099    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.099    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                 -0.739    

Slack (VIOLATED) :        -0.737ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/in_r_re_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 1.328ns (41.500%)  route 1.872ns (58.500%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 5.799 - 2.500 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    1.175     3.638    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/tm3_clk_v0_IBUF_BUFG
    SLICE_X12Y214                                                     r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/in_r_re_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y214        FDRE (Prop_fdre_C_Q)         0.254     3.892 r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/in_r_re_reg_reg[0]/Q
                         net (fo=90, estimated)       0.701     4.593    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/O1[0]
    SLICE_X21Y214                                                     r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg[6]_i_17__72/I0
    SLICE_X21Y214        LUT2 (Prop_lut2_I0_O)        0.052     4.645 r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg[6]_i_17__72/O
                         net (fo=1, estimated)        0.256     4.901    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/n_0_lrexrre_reg[6]_i_17__72
    SLICE_X22Y214                                                     r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg[6]_i_13__72/I3
    SLICE_X22Y214        LUT6 (Prop_lut6_I3_O)        0.129     5.030 r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg[6]_i_13__72/O
                         net (fo=1, routed)           0.000     5.030    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/n_0_lrexrre_reg[6]_i_13__72
    SLICE_X22Y214                                                     r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[6]_i_3__72/S[2]
    SLICE_X22Y214        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     5.207 r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[6]_i_3__72/CO[3]
                         net (fo=1, estimated)        0.000     5.207    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/n_0_lrexrre_reg_reg[6]_i_3__72
    SLICE_X22Y215                                                     r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[14]_i_14__72/CI
    SLICE_X22Y215        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     5.309 r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[14]_i_14__72/O[0]
                         net (fo=3, estimated)        0.331     5.640    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/O127[0]
    SLICE_X24Y217                                                     r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg[10]_i_12__21/I2
    SLICE_X24Y217        LUT4 (Prop_lut4_I2_O)        0.119     5.759 r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg[10]_i_12__21/O
                         net (fo=2, estimated)        0.278     6.037    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/n_0_lrexrre_reg[10]_i_12__21
    SLICE_X24Y217                                                     r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg[10]_i_4__72/I3
    SLICE_X24Y217        LUT6 (Prop_lut6_I3_O)        0.043     6.080 r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg[10]_i_4__72/O
                         net (fo=2, estimated)        0.306     6.386    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/n_0_lrexrre_reg[10]_i_4__72
    SLICE_X23Y218                                                     r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg[10]_i_8__72/I0
    SLICE_X23Y218        LUT5 (Prop_lut5_I0_O)        0.043     6.429 r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg[10]_i_8__72/O
                         net (fo=1, routed)           0.000     6.429    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/n_0_lrexrre_reg[10]_i_8__72
    SLICE_X23Y218                                                     r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg_reg[10]_i_1__72/S[1]
    SLICE_X23Y218        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.686 r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg_reg[10]_i_1__72/CO[3]
                         net (fo=1, estimated)        0.000     6.686    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/n_0_lrexrre_reg_reg[10]_i_1__72
    SLICE_X23Y219                                                     r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg_reg[14]_i_1__72/CI
    SLICE_X23Y219        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     6.838 r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg_reg[14]_i_1__72/O[1]
                         net (fo=1, routed)           0.000     6.838    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_3/I4[8]
    SLICE_X23Y219        FDRE                                         r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500 r  
    AF30                                              0.000     2.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.702     4.679    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.751 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    1.048     5.799    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_3/tm3_clk_v0_IBUF_BUFG
    SLICE_X23Y219                                                     r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[12]/C
                         clock pessimism              0.289     6.088    
                         clock uncertainty           -0.035     6.052    
    SLICE_X23Y219        FDRE (Setup_fdre_C_D)        0.048     6.100    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          6.100    
                         arrival time                          -6.838    
  -------------------------------------------------------------------
                         slack                                 -0.737    

Slack (VIOLATED) :        -0.734ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 1.189ns (37.951%)  route 1.944ns (62.049%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.234ns = ( 5.734 - 2.500 ) 
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    1.109     3.572    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X62Y213                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y213        FDRE (Prop_fdre_C_Q)         0.254     3.826 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[5]/Q
                         net (fo=176, estimated)      0.799     4.625    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_3/I26[5]
    SLICE_X55Y208                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_3/lrexrre_reg[14]_i_24__55/I1
    SLICE_X55Y208        LUT6 (Prop_lut6_I1_O)        0.043     4.668 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_3/lrexrre_reg[14]_i_24__55/O
                         net (fo=2, estimated)        0.331     4.999    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_3/O24[0]
    SLICE_X54Y208                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_3/lrexrre_reg[14]_i_28__55/I0
    SLICE_X54Y208        LUT6 (Prop_lut6_I0_O)        0.043     5.042 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_3/lrexrre_reg[14]_i_28__55/O
                         net (fo=1, routed)           0.000     5.042    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/I214[0]
    SLICE_X54Y208                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_13__55/S[0]
    SLICE_X54Y208        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     5.280 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_13__55/CO[3]
                         net (fo=1, estimated)        0.000     5.280    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[14]_i_13__55
    SLICE_X54Y209                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_3__55/CI
    SLICE_X54Y209        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     5.432 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_3__55/O[1]
                         net (fo=3, estimated)        0.259     5.691    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_3/I34[1]
    SLICE_X52Y210                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_3/lrexrre_reg[14]_i_11__55/I0
    SLICE_X52Y210        LUT3 (Prop_lut3_I0_O)        0.121     5.812 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_3/lrexrre_reg[14]_i_11__55/O
                         net (fo=2, estimated)        0.276     6.088    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_3/O29
    SLICE_X52Y209                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_3/lrexrre_reg[14]_i_3__55/I3
    SLICE_X52Y209        LUT6 (Prop_lut6_I3_O)        0.043     6.131 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_3/lrexrre_reg[14]_i_3__55/O
                         net (fo=2, estimated)        0.279     6.410    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/I217[0]
    SLICE_X53Y209                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__55/DI[2]
    SLICE_X53Y209        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     6.601 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__55/CO[3]
                         net (fo=1, estimated)        0.000     6.601    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[14]_i_1__55
    SLICE_X53Y210                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_1__55/CI
    SLICE_X53Y210        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.705 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_1__55/O[0]
                         net (fo=1, routed)           0.000     6.705    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/I6[11]
    SLICE_X53Y210        FDRE                                         r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500 r  
    AF30                                              0.000     2.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.702     4.679    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.751 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    0.983     5.734    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/tm3_clk_v0_IBUF_BUFG
    SLICE_X53Y210                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[15]/C
                         clock pessimism              0.224     5.958    
                         clock uncertainty           -0.035     5.922    
    SLICE_X53Y210        FDRE (Setup_fdre_C_D)        0.048     5.970    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          5.970    
                         arrival time                          -6.705    
  -------------------------------------------------------------------
                         slack                                 -0.734    

Slack (VIOLATED) :        -0.734ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 1.246ns (39.936%)  route 1.874ns (60.064%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.221ns = ( 5.721 - 2.500 ) 
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    1.109     3.572    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X59Y210                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y210        FDRE (Prop_fdre_C_Q)         0.216     3.788 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[0]/Q
                         net (fo=165, estimated)      0.780     4.568    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/O40[0]
    SLICE_X58Y218                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg[6]_i_17__52/I0
    SLICE_X58Y218        LUT2 (Prop_lut2_I0_O)        0.043     4.611 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg[6]_i_17__52/O
                         net (fo=1, estimated)        0.273     4.884    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_0/I34
    SLICE_X57Y218                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_0/lrexrre_reg[6]_i_13__52/I3
    SLICE_X57Y218        LUT6 (Prop_lut6_I3_O)        0.128     5.012 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_0/lrexrre_reg[6]_i_13__52/O
                         net (fo=1, routed)           0.000     5.012    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_0/n_0_lrexrre_reg[6]_i_13__52
    SLICE_X57Y218                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_0/lrexrre_reg_reg[6]_i_3__52/S[2]
    SLICE_X57Y218        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     5.200 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_0/lrexrre_reg_reg[6]_i_3__52/CO[3]
                         net (fo=1, estimated)        0.000     5.200    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/I182[0]
    SLICE_X57Y219                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_14__52/CI
    SLICE_X57Y219        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.307 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_14__52/CO[2]
                         net (fo=3, estimated)        0.266     5.573    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/O220[0]
    SLICE_X57Y220                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg[14]_i_16__52/I2
    SLICE_X57Y220        LUT4 (Prop_lut4_I2_O)        0.123     5.696 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg[14]_i_16__52/O
                         net (fo=1, estimated)        0.264     5.960    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_0/I31
    SLICE_X57Y220                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_0/lrexrre_reg[14]_i_5__52/I5
    SLICE_X57Y220        LUT6 (Prop_lut6_I5_O)        0.043     6.003 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_0/lrexrre_reg[14]_i_5__52/O
                         net (fo=2, estimated)        0.291     6.294    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_0/n_0_lrexrre_reg[14]_i_5__52
    SLICE_X56Y222                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_0/lrexrre_reg[14]_i_9__52/I0
    SLICE_X56Y222        LUT5 (Prop_lut5_I0_O)        0.043     6.337 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_0/lrexrre_reg[14]_i_9__52/O
                         net (fo=1, routed)           0.000     6.337    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_0/n_0_lrexrre_reg[14]_i_9__52
    SLICE_X56Y222                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_0/lrexrre_reg_reg[14]_i_1__52/S[0]
    SLICE_X56Y222        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     6.588 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_0/lrexrre_reg_reg[14]_i_1__52/CO[3]
                         net (fo=1, estimated)        0.000     6.588    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_0/n_0_lrexrre_reg_reg[14]_i_1__52
    SLICE_X56Y223                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_0/lrexrre_reg_reg[15]_i_1__52/CI
    SLICE_X56Y223        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.692 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_0/lrexrre_reg_reg[15]_i_1__52/O[0]
                         net (fo=1, routed)           0.000     6.692    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/I5[14]
    SLICE_X56Y223        FDRE                                         r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500 r  
    AF30                                              0.000     2.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.702     4.679    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.751 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    0.970     5.721    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/tm3_clk_v0_IBUF_BUFG
    SLICE_X56Y223                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[15]/C
                         clock pessimism              0.224     5.945    
                         clock uncertainty           -0.035     5.909    
    SLICE_X56Y223        FDRE (Setup_fdre_C_D)        0.048     5.957    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          5.957    
                         arrival time                          -6.692    
  -------------------------------------------------------------------
                         slack                                 -0.734    

Slack (VIOLATED) :        -0.734ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_11/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 1.302ns (40.995%)  route 1.874ns (59.005%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.235ns = ( 5.735 - 2.500 ) 
    Source Clock Delay      (SCD):    3.623ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    1.160     3.623    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X43Y235                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y235        FDRE (Prop_fdre_C_Q)         0.198     3.821 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]_rep/Q
                         net (fo=128, estimated)      0.710     4.531    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/O535
    SLICE_X42Y230                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[6]_i_10__10/I0
    SLICE_X42Y230        LUT6 (Prop_lut6_I0_O)        0.121     4.652 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[6]_i_10__10/O
                         net (fo=2, estimated)        0.223     4.875    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[6]_i_10__10
    SLICE_X43Y231                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[6]_i_14__10/I0
    SLICE_X43Y231        LUT6 (Prop_lut6_I0_O)        0.043     4.918 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[6]_i_14__10/O
                         net (fo=1, routed)           0.000     4.918    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[6]_i_14__10
    SLICE_X43Y231                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[6]_i_3__10/S[1]
    SLICE_X43Y231        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.175 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[6]_i_3__10/CO[3]
                         net (fo=1, estimated)        0.000     5.175    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[6]_i_3__10
    SLICE_X43Y232                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_14__10/CI
    SLICE_X43Y232        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.328 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_14__10/O[1]
                         net (fo=4, estimated)        0.404     5.732    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_11/I36[0]
    SLICE_X47Y234                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_11/lrexrre_reg[10]_i_11__10/I2
    SLICE_X47Y234        LUT4 (Prop_lut4_I2_O)        0.119     5.851 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_11/lrexrre_reg[10]_i_11__10/O
                         net (fo=1, estimated)        0.266     6.117    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/I730
    SLICE_X48Y235                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_2__10/I5
    SLICE_X48Y235        LUT6 (Prop_lut6_I5_O)        0.043     6.160 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_2__10/O
                         net (fo=2, estimated)        0.271     6.431    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_2__10
    SLICE_X48Y232                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_6__10/I0
    SLICE_X48Y232        LUT6 (Prop_lut6_I0_O)        0.043     6.474 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_6__10/O
                         net (fo=1, routed)           0.000     6.474    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_6__10
    SLICE_X48Y232                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__10/S[3]
    SLICE_X48Y232        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     6.647 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__10/CO[3]
                         net (fo=1, estimated)        0.000     6.647    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[10]_i_1__10
    SLICE_X48Y233                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__10/CI
    SLICE_X48Y233        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     6.799 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__10/O[1]
                         net (fo=1, routed)           0.000     6.799    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_11/I6[8]
    SLICE_X48Y233        FDRE                                         r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_11/lrexrre_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500 r  
    AF30                                              0.000     2.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.702     4.679    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.751 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    0.984     5.735    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_11/tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y233                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_11/lrexrre_reg_reg[12]/C
                         clock pessimism              0.289     6.024    
                         clock uncertainty           -0.035     5.988    
    SLICE_X48Y233        FDRE (Setup_fdre_C_D)        0.076     6.064    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_11/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          6.064    
                         arrival time                          -6.799    
  -------------------------------------------------------------------
                         slack                                 -0.734    

Slack (VIOLATED) :        -0.734ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/lrexrre_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 1.265ns (40.364%)  route 1.869ns (59.636%))
  Logic Levels:           9  (CARRY4=4 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 5.742 - 2.500 ) 
    Source Clock Delay      (SCD):    3.579ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    1.116     3.579    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X66Y240                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y240        FDRE (Prop_fdre_C_Q)         0.254     3.833 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
                         net (fo=128, estimated)      0.843     4.676    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/I22[2]
    SLICE_X55Y241                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/lrexrre_reg[6]_i_11__12/I1
    SLICE_X55Y241        LUT6 (Prop_lut6_I1_O)        0.043     4.719 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/lrexrre_reg[6]_i_11__12/O
                         net (fo=2, estimated)        0.223     4.942    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/O28[0]
    SLICE_X53Y242                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/lrexrre_reg[6]_i_15__12/I0
    SLICE_X53Y242        LUT6 (Prop_lut6_I0_O)        0.043     4.985 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/lrexrre_reg[6]_i_15__12/O
                         net (fo=1, routed)           0.000     4.985    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/I607[0]
    SLICE_X53Y242                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[6]_i_3__12/S[0]
    SLICE_X53Y242        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     5.236 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[6]_i_3__12/CO[3]
                         net (fo=1, estimated)        0.000     5.236    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[6]_i_3__12
    SLICE_X53Y243                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_14__12/CI
    SLICE_X53Y243        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     5.340 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_14__12/O[0]
                         net (fo=4, estimated)        0.374     5.714    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_7_lrexrre_reg_reg[14]_i_14__12
    SLICE_X51Y246                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_13__26/I1
    SLICE_X51Y246        LUT6 (Prop_lut6_I1_O)        0.120     5.834 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_13__26/O
                         net (fo=1, estimated)        0.254     6.088    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_13__26
    SLICE_X48Y244                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_4__12/I4
    SLICE_X48Y244        LUT5 (Prop_lut5_I4_O)        0.043     6.131 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_4__12/O
                         net (fo=2, estimated)        0.175     6.306    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_4__12
    SLICE_X49Y243                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_8__12/I0
    SLICE_X49Y243        LUT5 (Prop_lut5_I0_O)        0.043     6.349 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_8__12/O
                         net (fo=1, routed)           0.000     6.349    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_8__12
    SLICE_X49Y243                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__12/S[1]
    SLICE_X49Y243        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.606 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__12/CO[3]
                         net (fo=1, estimated)        0.000     6.606    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[10]_i_1__12
    SLICE_X49Y244                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__12/CI
    SLICE_X49Y244        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     6.713 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__12/O[2]
                         net (fo=1, routed)           0.000     6.713    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/I6[9]
    SLICE_X49Y244        FDRE                                         r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/lrexrre_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500 r  
    AF30                                              0.000     2.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.702     4.679    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.751 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    0.991     5.742    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/tm3_clk_v0_IBUF_BUFG
    SLICE_X49Y244                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/lrexrre_reg_reg[13]/C
                         clock pessimism              0.224     5.966    
                         clock uncertainty           -0.035     5.930    
    SLICE_X49Y244        FDRE (Setup_fdre_C_D)        0.048     5.978    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/lrexrre_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          5.978    
                         arrival time                          -6.713    
  -------------------------------------------------------------------
                         slack                                 -0.734    

Slack (VIOLATED) :        -0.733ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_11/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 1.302ns (40.995%)  route 1.874ns (59.005%))
  Logic Levels:           10  (CARRY4=5 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 5.736 - 2.500 ) 
    Source Clock Delay      (SCD):    3.623ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    1.160     3.623    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X43Y235                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y235        FDRE (Prop_fdre_C_Q)         0.198     3.821 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]_rep/Q
                         net (fo=128, estimated)      0.710     4.531    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/O535
    SLICE_X42Y230                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[6]_i_10__10/I0
    SLICE_X42Y230        LUT6 (Prop_lut6_I0_O)        0.121     4.652 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[6]_i_10__10/O
                         net (fo=2, estimated)        0.223     4.875    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[6]_i_10__10
    SLICE_X43Y231                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[6]_i_14__10/I0
    SLICE_X43Y231        LUT6 (Prop_lut6_I0_O)        0.043     4.918 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[6]_i_14__10/O
                         net (fo=1, routed)           0.000     4.918    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[6]_i_14__10
    SLICE_X43Y231                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[6]_i_3__10/S[1]
    SLICE_X43Y231        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.175 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[6]_i_3__10/CO[3]
                         net (fo=1, estimated)        0.000     5.175    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[6]_i_3__10
    SLICE_X43Y232                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_14__10/CI
    SLICE_X43Y232        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.328 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_14__10/O[1]
                         net (fo=4, estimated)        0.404     5.732    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_11/I36[0]
    SLICE_X47Y234                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_11/lrexrre_reg[10]_i_11__10/I2
    SLICE_X47Y234        LUT4 (Prop_lut4_I2_O)        0.119     5.851 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_11/lrexrre_reg[10]_i_11__10/O
                         net (fo=1, estimated)        0.266     6.117    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/I730
    SLICE_X48Y235                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_2__10/I5
    SLICE_X48Y235        LUT6 (Prop_lut6_I5_O)        0.043     6.160 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_2__10/O
                         net (fo=2, estimated)        0.271     6.431    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_2__10
    SLICE_X48Y232                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_6__10/I0
    SLICE_X48Y232        LUT6 (Prop_lut6_I0_O)        0.043     6.474 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_6__10/O
                         net (fo=1, routed)           0.000     6.474    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_6__10
    SLICE_X48Y232                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__10/S[3]
    SLICE_X48Y232        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     6.647 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__10/CO[3]
                         net (fo=1, estimated)        0.000     6.647    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[10]_i_1__10
    SLICE_X48Y233                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__10/CI
    SLICE_X48Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.697 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__10/CO[3]
                         net (fo=1, estimated)        0.000     6.697    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[14]_i_1__10
    SLICE_X48Y234                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_1__10/CI
    SLICE_X48Y234        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.799 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_1__10/O[0]
                         net (fo=1, routed)           0.000     6.799    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_11/I6[11]
    SLICE_X48Y234        FDRE                                         r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_11/lrexrre_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500 r  
    AF30                                              0.000     2.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.702     4.679    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.751 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    0.985     5.736    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_11/tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y234                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_11/lrexrre_reg_reg[15]/C
                         clock pessimism              0.289     6.025    
                         clock uncertainty           -0.035     5.989    
    SLICE_X48Y234        FDRE (Setup_fdre_C_D)        0.076     6.065    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_11/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.065    
                         arrival time                          -6.799    
  -------------------------------------------------------------------
                         slack                                 -0.733    




