#!/bin/sh
# This file was generated by:
#
#	Techgen -trans version 15.2.0 Linux 64 bit - (Tue Jan 26 10:13:56 PST 2016)	Wed May  4 12:19:05 2022
#
#------------------------------------------
# BEGIN: Initializations
#
# net file
#
NETFILE="net_1"
#
#
# resistive interconnect variables.  Some of this information is from
# the process file:
#       RINTERPROCESS - process layers for which R will be extracted
#       RINTERHEIGHT - height (thickness) of RINTERPROCESS layers
#       RINTERFILL - grow/shrink amount for RINTERPROCESS layers
#       RINTERBIAS - bias of RINTERPROCESS layers
#       RINTERRES     - sheet resistance of process layers
#       RINTERRANGE  - separation range for 2d capacitance extraction
#       RINTERSEP     - maximum separation for 2d capacitance extraction
#       RTHRESHSEP    - 'infinity' threshhold.  Conductors separated
#                       by this distance are treated as if isolated
# and some from extraction:
#       RINTERCONNECT - extraction layers which correspond to RINTERPROCESS 
#                       layers
# and some from the user
#       RNAMEPREFIX   - resistor name prefixes (these will appear in the dspf)
#       RPROCESSTC    -process layer temperature coefficient TC1,TC2 
#
# The resistive interconnect variables correspond by position, so they must
# all have the same number of elements.  They must also be in top-down process
# order.
#
RINTERPROCESS="alrdl me6 me5 me4 me3 me2 me1 ply"
RINTERHEIGHT="1.2 0.32 0.32 0.32 0.32 0.32 0.32 0.16"
RINTERFILL="3.099 0.299 0.299 0.299 0.299 0.299 0.239 0.259"
RINTERBIAS="0 s,w:0.2,0.2,0.0304:0.2,0.4,0.0208:0.2,0.6,0.02:0.2,0.8,0.02:0.4,0.2,0.025:0.4,0.4,0.0225:0.4,0.6,0.026:0.4,0.8,0.022:0.6,0.2,0.026:0.6,0.4,0.0215:0.6,0.6,0.026:0.6,0.8,0.0205:0.8,0.2,0.025:0.8,0.4,0.021:0.8,0.6,0.025:0.8,0.8,0.0195 s,w:0.2,0.2,0.0304:0.2,0.4,0.0208:0.2,0.6,0.02:0.2,0.8,0.02:0.4,0.2,0.025:0.4,0.4,0.0225:0.4,0.6,0.026:0.4,0.8,0.022:0.6,0.2,0.026:0.6,0.4,0.0215:0.6,0.6,0.026:0.6,0.8,0.0205:0.8,0.2,0.025:0.8,0.4,0.021:0.8,0.6,0.025:0.8,0.8,0.0195 s,w:0.2,0.2,0.0304:0.2,0.4,0.0208:0.2,0.6,0.02:0.2,0.8,0.02:0.4,0.2,0.025:0.4,0.4,0.0225:0.4,0.6,0.026:0.4,0.8,0.022:0.6,0.2,0.026:0.6,0.4,0.0215:0.6,0.6,0.026:0.6,0.8,0.0205:0.8,0.2,0.025:0.8,0.4,0.021:0.8,0.6,0.025:0.8,0.8,0.0195 s,w:0.2,0.2,0.0304:0.2,0.4,0.0208:0.2,0.6,0.02:0.2,0.8,0.02:0.4,0.2,0.025:0.4,0.4,0.0225:0.4,0.6,0.026:0.4,0.8,0.022:0.6,0.2,0.026:0.6,0.4,0.0215:0.6,0.6,0.026:0.6,0.8,0.0205:0.8,0.2,0.025:0.8,0.4,0.021:0.8,0.6,0.025:0.8,0.8,0.0195 s,w:0.2,0.2,0.0304:0.2,0.4,0.0208:0.2,0.6,0.02:0.2,0.8,0.02:0.4,0.2,0.025:0.4,0.4,0.0225:0.4,0.6,0.026:0.4,0.8,0.022:0.6,0.2,0.026:0.6,0.4,0.0215:0.6,0.6,0.026:0.6,0.8,0.0205:0.8,0.2,0.025:0.8,0.4,0.021:0.8,0.6,0.025:0.8,0.8,0.0195 s,w:0.16,0.16,0.0205:0.16,0.32,-0.012:0.16,0.48,-0.016:0.16,0.64,-0.016:0.32,0.16,0.02:0.32,0.32,0.0005:0.32,0.48,0.0005:0.32,0.64,0.0005:0.48,0.16,0.0165:0.48,0.32,0.0005:0.48,0.48,0.0005:0.48,0.64,0.0005:0.64,0.16,0.0165:0.64,0.32,0.0005:0.64,0.48,0.0005:0.64,0.64,0.0005 0"
RINTERRES="0.027 0.0912 0.0912 0.0912 0.0912 0.0912 0.0879 8.000"
RINTERRANGE="16 3.2 3.2 3.2 3.2 3.2 3.2 2"
RINTERSEP="16 3.2 3.2 3.2 3.2 3.2 3.2 2"
RTHRESHSEP="16.001 3.201 3.201 3.201 3.201 3.201 3.201 2.001"
RINTERCONNECT="AL_RDL ME6 ME5 ME4 ME3 ME2 ME1 ply"
RMODELNAME="alrdl me6 me5 me4 me3 me2 me1 ply"
RNAMEPREFIX="a b c d e f g h"
RPROCESSTC="- - - - - - - -"
#
# RTEXT - contains the text layers which appeared in the extraction
#         and apply to the RINTERCONNECT layers. Each entry must have the form:
#
#               text-layer-name,inter-connect-layer-name
#
#         interconnect-layer-names must appear in the list specified for 
#         RINTERCONNECT
# RTEXTI- contains text layers and corresponding indices into the RINTERCONNECT
#         list. Indices are determined from right to left.  The rightmost
#         RINTERCONNECT layer has an index of 1.
# NRTEXT - text layers attaching to non-resitive layers.
#
RTEXT="po_text,ply m1_text,ME1 m2_text,ME2 m3_text,ME3 m4_text,ME4 m5_text,ME5 m6_text,ME6 al_text,AL_RDL po_textt,ply m1_textt,ME1 m2_textt,ME2 m3_textt,ME3 m4_textt,ME4 m5_textt,ME5 m6_textt,ME6 al_textt,AL_RDL"
RTEXTI="po_text,1 m1_text,2 m2_text,3 m3_text,4 m4_text,5 m5_text,6 m6_text,7 al_text,8 po_textt,1 m1_textt,2 m2_textt,3 m3_textt,4 m4_textt,5 m5_textt,6 m6_textt,7 al_textt,8"
NRTEXT=
#
# MARKERLAYERS - non-extracted LVS layers.
MARKERLAYERS="RFSYMBOL"
# MAPPEDMARKERLAYERS - mapped marker layers.
MAPPEDMARKERLAYERS=
#
# RVIAS - contains the via layers and the interconnect layers to which they
#         apply. Each entry must have the form:
#
#               via-layer-name,interconnect-layer1,interconnect-layer2
#
#         interconnect layers must appear in TINTEREXT
# SRVIAS - list of via names
# RVIAR - contains via resistance.  A dash indicates no resistance.
#         this list must correspond to the RVIAS list
# DAVIAS - contains vias for which the array_vias feature should be disabled.
# ARRAYVIASPACING - contains via,value pairs for the array_vias feature.
# VIAUNITAREA - contains via,value pairs for the via_unit_area feature.
# VIATC - contains via,value1,value2  pairs for the TC1,TC2 feature.
#
BVIAS="lay1b_ME1_butt,lay1b,ME1 lay1a_ME1_butt,lay1a,ME1 MOM1_term_ME1_butt,MOM1_term,ME1 lay2b_ME2_butt,lay2b,ME2 lay2a_ME2_butt,lay2a,ME2 MOM2_term_ME2_butt,MOM2_term,ME2 lay3b_ME3_butt,lay3b,ME3 lay3a_ME3_butt,lay3a,ME3 lay4b_ME4_butt,lay4b,ME4 lay4a_ME4_butt,lay4a,ME4 CRTERM2_ME4_butt,CRTERM2,ME4 lay5b_ME5_butt,lay5b,ME5 lay5a_ME5_butt,lay5a,ME5 lay6b_ME6_butt,lay6b,ME6 lay6a_ME6_butt,lay6a,ME6 CRTERM1_ME6_butt,CRTERM1,ME6 Lterm1_lay1a_butt,Lterm1,lay1a Lterm1_lay2a_butt,Lterm1,lay2a Lterm1_lay3a_butt,Lterm1,lay3a Lterm1_lay4a_butt,Lterm1,lay4a Lterm2_lay5a_butt,Lterm2,lay5a Lterm2_lay6a_butt,Lterm2,lay6a Lterm1_lay1b_butt,Lterm1,lay1b Lterm2_lay2b_butt,Lterm2,lay2b Lterm2_lay3b_butt,Lterm2,lay3b Lterm2_lay4b_butt,Lterm2,lay4b Lterm2_lay5b_butt,Lterm2,lay5b Lterm2_lay6b_butt,Lterm2,lay6b MESH_SY_P1_CONN_ME2_butt,MESH_SY_P1_CONN,ME2 MESH_SY_M1_CONN_ME2_butt,MESH_SY_M1_CONN,ME2 MESH_SY_P2_CONN_ME2_butt,MESH_SY_P2_CONN,ME2 MESH_SY_M2_CONN_ME2_butt,MESH_SY_M2_CONN,ME2 MESH_ASY_P1_CONN_ME2_butt,MESH_ASY_P1_CONN,ME2 MESH_ASY_M1_CONN_ME2_butt,MESH_ASY_M1_CONN,ME2 MESH_ASY_P2_CONN_ME2_butt,MESH_ASY_P2_CONN,ME2 MESH_ASY_M2_CONN_ME2_butt,MESH_ASY_M2_CONN,ME2 MOM2_term_P_ME2_butt,MOM2_term_P,ME2 MOM2_term_M_ME2_butt,MOM2_term_M,ME2 VP3_ME2_1_ME2_butt,VP3_ME2_1,ME2 VP4_ME2_1_ME2_butt,VP4_ME2_1,ME2 MESH_SY_P1_CONN_ME3_butt,MESH_SY_P1_CONN,ME3 MESH_SY_M1_CONN_ME3_butt,MESH_SY_M1_CONN,ME3 MESH_SY_P2_CONN_ME3_butt,MESH_SY_P2_CONN,ME3 MESH_SY_M2_CONN_ME3_butt,MESH_SY_M2_CONN,ME3 MESH_ASY_P1_CONN_ME3_butt,MESH_ASY_P1_CONN,ME3 MESH_ASY_M1_CONN_ME3_butt,MESH_ASY_M1_CONN,ME3 MESH_ASY_P2_CONN_ME3_butt,MESH_ASY_P2_CONN,ME3 MESH_ASY_M2_CONN_ME3_butt,MESH_ASY_M2_CONN,ME3 VP3_ME3_1_ME3_butt,VP3_ME3_1,ME3 VP3_ME3_2_ME3_butt,VP3_ME3_2,ME3 VP4_ME3_1_ME3_butt,VP4_ME3_1,ME3 VP4_ME3_2_ME3_butt,VP4_ME3_2,ME3 VP3_ME4_2_ME4_butt,VP3_ME4_2,ME4 VP3_ME4_3_ME4_butt,VP3_ME4_3,ME4 VP4_ME4_2_ME4_butt,VP4_ME4_2,ME4 VP4_ME4_3_ME4_butt,VP4_ME4_3,ME4 VP3_ME5_3_ME5_butt,VP3_ME5_3,ME5 VP3_ME5_4_ME5_butt,VP3_ME5_4,ME5 VP4_ME5_3_ME5_butt,VP4_ME5_3,ME5 VP4_ME5_4_ME5_butt,VP4_ME5_4,ME5 VP3_ME6_4_ME6_butt,VP3_ME6_4,ME6 VP4_ME6_4_ME6_butt,VP4_ME6_4,ME6 MESH_SY_P1_MESH_SY_P1_CONN_butt,MESH_SY_P1,MESH_SY_P1_CONN MESH_SY_M1_MESH_SY_M1_CONN_butt,MESH_SY_M1,MESH_SY_M1_CONN MESH_SY_P2_MESH_SY_P2_CONN_butt,MESH_SY_P2,MESH_SY_P2_CONN MESH_SY_M2_MESH_SY_M2_CONN_butt,MESH_SY_M2,MESH_SY_M2_CONN MESH_ASY_P1_MESH_ASY_P1_CONN_butt,MESH_ASY_P1,MESH_ASY_P1_CONN MESH_ASY_M1_MESH_ASY_M1_CONN_butt,MESH_ASY_M1,MESH_ASY_M1_CONN MESH_ASY_P2_MESH_ASY_P2_CONN_butt,MESH_ASY_P2,MESH_ASY_P2_CONN MESH_ASY_M2_MESH_ASY_M2_CONN_butt,MESH_ASY_M2,MESH_ASY_M2_CONN"
RVIAS="lay1b_ME1_ovia,lay1b,ME1 lay1b_lay1b_ME1_butt_ovia,lay1b,lay1b_ME1_butt ME1_lay1b_ME1_butt_ovia,ME1,lay1b_ME1_butt lay1a_ME1_ovia,lay1a,ME1 lay1a_lay1a_ME1_butt_ovia,lay1a,lay1a_ME1_butt ME1_lay1a_ME1_butt_ovia,ME1,lay1a_ME1_butt MOM1_term_ME1_ovia,MOM1_term,ME1 MOM1_term_MOM1_term_ME1_butt_ovia,MOM1_term,MOM1_term_ME1_butt ME1_MOM1_term_ME1_butt_ovia,ME1,MOM1_term_ME1_butt lay2b_ME2_ovia,lay2b,ME2 lay2b_lay2b_ME2_butt_ovia,lay2b,lay2b_ME2_butt ME2_lay2b_ME2_butt_ovia,ME2,lay2b_ME2_butt lay2a_ME2_ovia,lay2a,ME2 lay2a_lay2a_ME2_butt_ovia,lay2a,lay2a_ME2_butt ME2_lay2a_ME2_butt_ovia,ME2,lay2a_ME2_butt MOM2_term_ME2_ovia,MOM2_term,ME2 MOM2_term_MOM2_term_ME2_butt_ovia,MOM2_term,MOM2_term_ME2_butt ME2_MOM2_term_ME2_butt_ovia,ME2,MOM2_term_ME2_butt lay3b_ME3_ovia,lay3b,ME3 lay3b_lay3b_ME3_butt_ovia,lay3b,lay3b_ME3_butt ME3_lay3b_ME3_butt_ovia,ME3,lay3b_ME3_butt lay3a_ME3_ovia,lay3a,ME3 lay3a_lay3a_ME3_butt_ovia,lay3a,lay3a_ME3_butt ME3_lay3a_ME3_butt_ovia,ME3,lay3a_ME3_butt lay4b_ME4_ovia,lay4b,ME4 lay4b_lay4b_ME4_butt_ovia,lay4b,lay4b_ME4_butt ME4_lay4b_ME4_butt_ovia,ME4,lay4b_ME4_butt lay4a_ME4_ovia,lay4a,ME4 lay4a_lay4a_ME4_butt_ovia,lay4a,lay4a_ME4_butt ME4_lay4a_ME4_butt_ovia,ME4,lay4a_ME4_butt CRTERM2_ME4_ovia,CRTERM2,ME4 CRTERM2_CRTERM2_ME4_butt_ovia,CRTERM2,CRTERM2_ME4_butt ME4_CRTERM2_ME4_butt_ovia,ME4,CRTERM2_ME4_butt lay5b_ME5_ovia,lay5b,ME5 lay5b_lay5b_ME5_butt_ovia,lay5b,lay5b_ME5_butt ME5_lay5b_ME5_butt_ovia,ME5,lay5b_ME5_butt lay5a_ME5_ovia,lay5a,ME5 lay5a_lay5a_ME5_butt_ovia,lay5a,lay5a_ME5_butt ME5_lay5a_ME5_butt_ovia,ME5,lay5a_ME5_butt lay6b_ME6_ovia,lay6b,ME6 lay6b_lay6b_ME6_butt_ovia,lay6b,lay6b_ME6_butt ME6_lay6b_ME6_butt_ovia,ME6,lay6b_ME6_butt lay6a_ME6_ovia,lay6a,ME6 lay6a_lay6a_ME6_butt_ovia,lay6a,lay6a_ME6_butt ME6_lay6a_ME6_butt_ovia,ME6,lay6a_ME6_butt CRTERM1_ME6_ovia,CRTERM1,ME6 CRTERM1_CRTERM1_ME6_butt_ovia,CRTERM1,CRTERM1_ME6_butt ME6_CRTERM1_ME6_butt_ovia,ME6,CRTERM1_ME6_butt Lterm1_lay1a_ovia,Lterm1,lay1a Lterm1_Lterm1_lay1a_butt_ovia,Lterm1,Lterm1_lay1a_butt lay1a_Lterm1_lay1a_butt_ovia,lay1a,Lterm1_lay1a_butt Lterm1_lay2a_ovia,Lterm1,lay2a Lterm1_Lterm1_lay2a_butt_ovia,Lterm1,Lterm1_lay2a_butt lay2a_Lterm1_lay2a_butt_ovia,lay2a,Lterm1_lay2a_butt Lterm1_lay3a_ovia,Lterm1,lay3a Lterm1_Lterm1_lay3a_butt_ovia,Lterm1,Lterm1_lay3a_butt lay3a_Lterm1_lay3a_butt_ovia,lay3a,Lterm1_lay3a_butt Lterm1_lay4a_ovia,Lterm1,lay4a Lterm1_Lterm1_lay4a_butt_ovia,Lterm1,Lterm1_lay4a_butt lay4a_Lterm1_lay4a_butt_ovia,lay4a,Lterm1_lay4a_butt Lterm2_lay5a_ovia,Lterm2,lay5a Lterm2_Lterm2_lay5a_butt_ovia,Lterm2,Lterm2_lay5a_butt lay5a_Lterm2_lay5a_butt_ovia,lay5a,Lterm2_lay5a_butt Lterm2_lay6a_ovia,Lterm2,lay6a Lterm2_Lterm2_lay6a_butt_ovia,Lterm2,Lterm2_lay6a_butt lay6a_Lterm2_lay6a_butt_ovia,lay6a,Lterm2_lay6a_butt Lterm1_lay1b_ovia,Lterm1,lay1b Lterm1_Lterm1_lay1b_butt_ovia,Lterm1,Lterm1_lay1b_butt lay1b_Lterm1_lay1b_butt_ovia,lay1b,Lterm1_lay1b_butt Lterm2_lay2b_ovia,Lterm2,lay2b Lterm2_Lterm2_lay2b_butt_ovia,Lterm2,Lterm2_lay2b_butt lay2b_Lterm2_lay2b_butt_ovia,lay2b,Lterm2_lay2b_butt Lterm2_lay3b_ovia,Lterm2,lay3b Lterm2_Lterm2_lay3b_butt_ovia,Lterm2,Lterm2_lay3b_butt lay3b_Lterm2_lay3b_butt_ovia,lay3b,Lterm2_lay3b_butt Lterm2_lay4b_ovia,Lterm2,lay4b Lterm2_Lterm2_lay4b_butt_ovia,Lterm2,Lterm2_lay4b_butt lay4b_Lterm2_lay4b_butt_ovia,lay4b,Lterm2_lay4b_butt Lterm2_lay5b_ovia,Lterm2,lay5b Lterm2_Lterm2_lay5b_butt_ovia,Lterm2,Lterm2_lay5b_butt lay5b_Lterm2_lay5b_butt_ovia,lay5b,Lterm2_lay5b_butt Lterm2_lay6b_ovia,Lterm2,lay6b Lterm2_Lterm2_lay6b_butt_ovia,Lterm2,Lterm2_lay6b_butt lay6b_Lterm2_lay6b_butt_ovia,lay6b,Lterm2_lay6b_butt polycon,ME1,ply nsdcon,ME1,nsd psdcon,ME1,psd pwCon,ME1,ptap pwCon_p,ME1,ptap_p pwCon_all,ME1,ptap_all nwCon,ME1,ntap twCon,ME1,ttap VI1,ME1,ME2 VI2,ME2,ME3 VI3,ME3,ME4 VI4,ME4,ME5 VI5,ME5,ME6 MESH_SY_P1_CONN_ME2_ovia,MESH_SY_P1_CONN,ME2 MESH_SY_P1_CONN_MESH_SY_P1_CONN_ME2_butt_ovia,MESH_SY_P1_CONN,MESH_SY_P1_CONN_ME2_butt ME2_MESH_SY_P1_CONN_ME2_butt_ovia,ME2,MESH_SY_P1_CONN_ME2_butt MESH_SY_M1_CONN_ME2_ovia,MESH_SY_M1_CONN,ME2 MESH_SY_M1_CONN_MESH_SY_M1_CONN_ME2_butt_ovia,MESH_SY_M1_CONN,MESH_SY_M1_CONN_ME2_butt ME2_MESH_SY_M1_CONN_ME2_butt_ovia,ME2,MESH_SY_M1_CONN_ME2_butt MESH_SY_P2_CONN_ME2_ovia,MESH_SY_P2_CONN,ME2 MESH_SY_P2_CONN_MESH_SY_P2_CONN_ME2_butt_ovia,MESH_SY_P2_CONN,MESH_SY_P2_CONN_ME2_butt ME2_MESH_SY_P2_CONN_ME2_butt_ovia,ME2,MESH_SY_P2_CONN_ME2_butt MESH_SY_M2_CONN_ME2_ovia,MESH_SY_M2_CONN,ME2 MESH_SY_M2_CONN_MESH_SY_M2_CONN_ME2_butt_ovia,MESH_SY_M2_CONN,MESH_SY_M2_CONN_ME2_butt ME2_MESH_SY_M2_CONN_ME2_butt_ovia,ME2,MESH_SY_M2_CONN_ME2_butt MESH_ASY_P1_CONN_ME2_ovia,MESH_ASY_P1_CONN,ME2 MESH_ASY_P1_CONN_MESH_ASY_P1_CONN_ME2_butt_ovia,MESH_ASY_P1_CONN,MESH_ASY_P1_CONN_ME2_butt ME2_MESH_ASY_P1_CONN_ME2_butt_ovia,ME2,MESH_ASY_P1_CONN_ME2_butt MESH_ASY_M1_CONN_ME2_ovia,MESH_ASY_M1_CONN,ME2 MESH_ASY_M1_CONN_MESH_ASY_M1_CONN_ME2_butt_ovia,MESH_ASY_M1_CONN,MESH_ASY_M1_CONN_ME2_butt ME2_MESH_ASY_M1_CONN_ME2_butt_ovia,ME2,MESH_ASY_M1_CONN_ME2_butt MESH_ASY_P2_CONN_ME2_ovia,MESH_ASY_P2_CONN,ME2 MESH_ASY_P2_CONN_MESH_ASY_P2_CONN_ME2_butt_ovia,MESH_ASY_P2_CONN,MESH_ASY_P2_CONN_ME2_butt ME2_MESH_ASY_P2_CONN_ME2_butt_ovia,ME2,MESH_ASY_P2_CONN_ME2_butt MESH_ASY_M2_CONN_ME2_ovia,MESH_ASY_M2_CONN,ME2 MESH_ASY_M2_CONN_MESH_ASY_M2_CONN_ME2_butt_ovia,MESH_ASY_M2_CONN,MESH_ASY_M2_CONN_ME2_butt ME2_MESH_ASY_M2_CONN_ME2_butt_ovia,ME2,MESH_ASY_M2_CONN_ME2_butt MOM2_term_P_ME2_ovia,MOM2_term_P,ME2 MOM2_term_P_MOM2_term_P_ME2_butt_ovia,MOM2_term_P,MOM2_term_P_ME2_butt ME2_MOM2_term_P_ME2_butt_ovia,ME2,MOM2_term_P_ME2_butt MOM2_term_M_ME2_ovia,MOM2_term_M,ME2 MOM2_term_M_MOM2_term_M_ME2_butt_ovia,MOM2_term_M,MOM2_term_M_ME2_butt ME2_MOM2_term_M_ME2_butt_ovia,ME2,MOM2_term_M_ME2_butt VP3_ME2_1_ME2_ovia,VP3_ME2_1,ME2 VP3_ME2_1_VP3_ME2_1_ME2_butt_ovia,VP3_ME2_1,VP3_ME2_1_ME2_butt ME2_VP3_ME2_1_ME2_butt_ovia,ME2,VP3_ME2_1_ME2_butt VP4_ME2_1_ME2_ovia,VP4_ME2_1,ME2 VP4_ME2_1_VP4_ME2_1_ME2_butt_ovia,VP4_ME2_1,VP4_ME2_1_ME2_butt ME2_VP4_ME2_1_ME2_butt_ovia,ME2,VP4_ME2_1_ME2_butt MESH_SY_P1_CONN_ME3_ovia,MESH_SY_P1_CONN,ME3 MESH_SY_P1_CONN_MESH_SY_P1_CONN_ME3_butt_ovia,MESH_SY_P1_CONN,MESH_SY_P1_CONN_ME3_butt ME3_MESH_SY_P1_CONN_ME3_butt_ovia,ME3,MESH_SY_P1_CONN_ME3_butt MESH_SY_M1_CONN_ME3_ovia,MESH_SY_M1_CONN,ME3 MESH_SY_M1_CONN_MESH_SY_M1_CONN_ME3_butt_ovia,MESH_SY_M1_CONN,MESH_SY_M1_CONN_ME3_butt ME3_MESH_SY_M1_CONN_ME3_butt_ovia,ME3,MESH_SY_M1_CONN_ME3_butt MESH_SY_P2_CONN_ME3_ovia,MESH_SY_P2_CONN,ME3 MESH_SY_P2_CONN_MESH_SY_P2_CONN_ME3_butt_ovia,MESH_SY_P2_CONN,MESH_SY_P2_CONN_ME3_butt ME3_MESH_SY_P2_CONN_ME3_butt_ovia,ME3,MESH_SY_P2_CONN_ME3_butt MESH_SY_M2_CONN_ME3_ovia,MESH_SY_M2_CONN,ME3 MESH_SY_M2_CONN_MESH_SY_M2_CONN_ME3_butt_ovia,MESH_SY_M2_CONN,MESH_SY_M2_CONN_ME3_butt ME3_MESH_SY_M2_CONN_ME3_butt_ovia,ME3,MESH_SY_M2_CONN_ME3_butt MESH_ASY_P1_CONN_ME3_ovia,MESH_ASY_P1_CONN,ME3 MESH_ASY_P1_CONN_MESH_ASY_P1_CONN_ME3_butt_ovia,MESH_ASY_P1_CONN,MESH_ASY_P1_CONN_ME3_butt ME3_MESH_ASY_P1_CONN_ME3_butt_ovia,ME3,MESH_ASY_P1_CONN_ME3_butt MESH_ASY_M1_CONN_ME3_ovia,MESH_ASY_M1_CONN,ME3 MESH_ASY_M1_CONN_MESH_ASY_M1_CONN_ME3_butt_ovia,MESH_ASY_M1_CONN,MESH_ASY_M1_CONN_ME3_butt ME3_MESH_ASY_M1_CONN_ME3_butt_ovia,ME3,MESH_ASY_M1_CONN_ME3_butt MESH_ASY_P2_CONN_ME3_ovia,MESH_ASY_P2_CONN,ME3 MESH_ASY_P2_CONN_MESH_ASY_P2_CONN_ME3_butt_ovia,MESH_ASY_P2_CONN,MESH_ASY_P2_CONN_ME3_butt ME3_MESH_ASY_P2_CONN_ME3_butt_ovia,ME3,MESH_ASY_P2_CONN_ME3_butt MESH_ASY_M2_CONN_ME3_ovia,MESH_ASY_M2_CONN,ME3 MESH_ASY_M2_CONN_MESH_ASY_M2_CONN_ME3_butt_ovia,MESH_ASY_M2_CONN,MESH_ASY_M2_CONN_ME3_butt ME3_MESH_ASY_M2_CONN_ME3_butt_ovia,ME3,MESH_ASY_M2_CONN_ME3_butt VP3_ME3_1_ME3_ovia,VP3_ME3_1,ME3 VP3_ME3_1_VP3_ME3_1_ME3_butt_ovia,VP3_ME3_1,VP3_ME3_1_ME3_butt ME3_VP3_ME3_1_ME3_butt_ovia,ME3,VP3_ME3_1_ME3_butt VP3_ME3_2_ME3_ovia,VP3_ME3_2,ME3 VP3_ME3_2_VP3_ME3_2_ME3_butt_ovia,VP3_ME3_2,VP3_ME3_2_ME3_butt ME3_VP3_ME3_2_ME3_butt_ovia,ME3,VP3_ME3_2_ME3_butt VP4_ME3_1_ME3_ovia,VP4_ME3_1,ME3 VP4_ME3_1_VP4_ME3_1_ME3_butt_ovia,VP4_ME3_1,VP4_ME3_1_ME3_butt ME3_VP4_ME3_1_ME3_butt_ovia,ME3,VP4_ME3_1_ME3_butt VP4_ME3_2_ME3_ovia,VP4_ME3_2,ME3 VP4_ME3_2_VP4_ME3_2_ME3_butt_ovia,VP4_ME3_2,VP4_ME3_2_ME3_butt ME3_VP4_ME3_2_ME3_butt_ovia,ME3,VP4_ME3_2_ME3_butt VP3_ME4_2_ME4_ovia,VP3_ME4_2,ME4 VP3_ME4_2_VP3_ME4_2_ME4_butt_ovia,VP3_ME4_2,VP3_ME4_2_ME4_butt ME4_VP3_ME4_2_ME4_butt_ovia,ME4,VP3_ME4_2_ME4_butt VP3_ME4_3_ME4_ovia,VP3_ME4_3,ME4 VP3_ME4_3_VP3_ME4_3_ME4_butt_ovia,VP3_ME4_3,VP3_ME4_3_ME4_butt ME4_VP3_ME4_3_ME4_butt_ovia,ME4,VP3_ME4_3_ME4_butt VP4_ME4_2_ME4_ovia,VP4_ME4_2,ME4 VP4_ME4_2_VP4_ME4_2_ME4_butt_ovia,VP4_ME4_2,VP4_ME4_2_ME4_butt ME4_VP4_ME4_2_ME4_butt_ovia,ME4,VP4_ME4_2_ME4_butt VP4_ME4_3_ME4_ovia,VP4_ME4_3,ME4 VP4_ME4_3_VP4_ME4_3_ME4_butt_ovia,VP4_ME4_3,VP4_ME4_3_ME4_butt ME4_VP4_ME4_3_ME4_butt_ovia,ME4,VP4_ME4_3_ME4_butt VP3_ME5_3_ME5_ovia,VP3_ME5_3,ME5 VP3_ME5_3_VP3_ME5_3_ME5_butt_ovia,VP3_ME5_3,VP3_ME5_3_ME5_butt ME5_VP3_ME5_3_ME5_butt_ovia,ME5,VP3_ME5_3_ME5_butt VP3_ME5_4_ME5_ovia,VP3_ME5_4,ME5 VP3_ME5_4_VP3_ME5_4_ME5_butt_ovia,VP3_ME5_4,VP3_ME5_4_ME5_butt ME5_VP3_ME5_4_ME5_butt_ovia,ME5,VP3_ME5_4_ME5_butt VP4_ME5_3_ME5_ovia,VP4_ME5_3,ME5 VP4_ME5_3_VP4_ME5_3_ME5_butt_ovia,VP4_ME5_3,VP4_ME5_3_ME5_butt ME5_VP4_ME5_3_ME5_butt_ovia,ME5,VP4_ME5_3_ME5_butt VP4_ME5_4_ME5_ovia,VP4_ME5_4,ME5 VP4_ME5_4_VP4_ME5_4_ME5_butt_ovia,VP4_ME5_4,VP4_ME5_4_ME5_butt ME5_VP4_ME5_4_ME5_butt_ovia,ME5,VP4_ME5_4_ME5_butt VP3_ME6_4_ME6_ovia,VP3_ME6_4,ME6 VP3_ME6_4_VP3_ME6_4_ME6_butt_ovia,VP3_ME6_4,VP3_ME6_4_ME6_butt ME6_VP3_ME6_4_ME6_butt_ovia,ME6,VP3_ME6_4_ME6_butt VP4_ME6_4_ME6_ovia,VP4_ME6_4,ME6 VP4_ME6_4_VP4_ME6_4_ME6_butt_ovia,VP4_ME6_4,VP4_ME6_4_ME6_butt ME6_VP4_ME6_4_ME6_butt_ovia,ME6,VP4_ME6_4_ME6_butt MESH_SY_P1_MESH_SY_P1_CONN_ovia,MESH_SY_P1,MESH_SY_P1_CONN MESH_SY_P1_MESH_SY_P1_MESH_SY_P1_CONN_butt_ovia,MESH_SY_P1,MESH_SY_P1_MESH_SY_P1_CONN_butt MESH_SY_P1_CONN_MESH_SY_P1_MESH_SY_P1_CONN_butt_ovia,MESH_SY_P1_CONN,MESH_SY_P1_MESH_SY_P1_CONN_butt MESH_SY_M1_MESH_SY_M1_CONN_ovia,MESH_SY_M1,MESH_SY_M1_CONN MESH_SY_M1_MESH_SY_M1_MESH_SY_M1_CONN_butt_ovia,MESH_SY_M1,MESH_SY_M1_MESH_SY_M1_CONN_butt MESH_SY_M1_CONN_MESH_SY_M1_MESH_SY_M1_CONN_butt_ovia,MESH_SY_M1_CONN,MESH_SY_M1_MESH_SY_M1_CONN_butt MESH_SY_P2_MESH_SY_P2_CONN_ovia,MESH_SY_P2,MESH_SY_P2_CONN MESH_SY_P2_MESH_SY_P2_MESH_SY_P2_CONN_butt_ovia,MESH_SY_P2,MESH_SY_P2_MESH_SY_P2_CONN_butt MESH_SY_P2_CONN_MESH_SY_P2_MESH_SY_P2_CONN_butt_ovia,MESH_SY_P2_CONN,MESH_SY_P2_MESH_SY_P2_CONN_butt MESH_SY_M2_MESH_SY_M2_CONN_ovia,MESH_SY_M2,MESH_SY_M2_CONN MESH_SY_M2_MESH_SY_M2_MESH_SY_M2_CONN_butt_ovia,MESH_SY_M2,MESH_SY_M2_MESH_SY_M2_CONN_butt MESH_SY_M2_CONN_MESH_SY_M2_MESH_SY_M2_CONN_butt_ovia,MESH_SY_M2_CONN,MESH_SY_M2_MESH_SY_M2_CONN_butt MESH_ASY_P1_MESH_ASY_P1_CONN_ovia,MESH_ASY_P1,MESH_ASY_P1_CONN MESH_ASY_P1_MESH_ASY_P1_MESH_ASY_P1_CONN_butt_ovia,MESH_ASY_P1,MESH_ASY_P1_MESH_ASY_P1_CONN_butt MESH_ASY_P1_CONN_MESH_ASY_P1_MESH_ASY_P1_CONN_butt_ovia,MESH_ASY_P1_CONN,MESH_ASY_P1_MESH_ASY_P1_CONN_butt MESH_ASY_M1_MESH_ASY_M1_CONN_ovia,MESH_ASY_M1,MESH_ASY_M1_CONN MESH_ASY_M1_MESH_ASY_M1_MESH_ASY_M1_CONN_butt_ovia,MESH_ASY_M1,MESH_ASY_M1_MESH_ASY_M1_CONN_butt MESH_ASY_M1_CONN_MESH_ASY_M1_MESH_ASY_M1_CONN_butt_ovia,MESH_ASY_M1_CONN,MESH_ASY_M1_MESH_ASY_M1_CONN_butt MESH_ASY_P2_MESH_ASY_P2_CONN_ovia,MESH_ASY_P2,MESH_ASY_P2_CONN MESH_ASY_P2_MESH_ASY_P2_MESH_ASY_P2_CONN_butt_ovia,MESH_ASY_P2,MESH_ASY_P2_MESH_ASY_P2_CONN_butt MESH_ASY_P2_CONN_MESH_ASY_P2_MESH_ASY_P2_CONN_butt_ovia,MESH_ASY_P2_CONN,MESH_ASY_P2_MESH_ASY_P2_CONN_butt MESH_ASY_M2_MESH_ASY_M2_CONN_ovia,MESH_ASY_M2,MESH_ASY_M2_CONN MESH_ASY_M2_MESH_ASY_M2_MESH_ASY_M2_CONN_butt_ovia,MESH_ASY_M2,MESH_ASY_M2_MESH_ASY_M2_CONN_butt MESH_ASY_M2_CONN_MESH_ASY_M2_MESH_ASY_M2_CONN_butt_ovia,MESH_ASY_M2_CONN,MESH_ASY_M2_MESH_ASY_M2_CONN_butt _TMV_RDL_ME6,AL_RDL,ME6 _TMV_RDL_MMCTP,AL_RDL,MMCTP _TMV_RDL_MMCBP,AL_RDL,MMCBP PWBLK_ptap_p_ovia,PWBLK,ptap_p PSUB_ptap_ovia,PSUB,ptap wel_ntap_ovia,wel,ntap TWEL_ttap_ovia,TWEL,ttap PSUB_P_ptap_all_ovia,PSUB_P,ptap_all B_DNW_wel_ovia,B_DNW,wel qte_psd_ovia,qte,psd PWELL_PSUB_ovia,PWELL,PSUB rfpd_psd_ovia,rfpd,psd rfps_psd_ovia,rfps,psd rfnd_nsd_ovia,rfnd,nsd rfns_nsd_ovia,rfns,nsd"
SRVIAS="lay1b_ME1_ovia lay1b_lay1b_ME1_butt_ovia ME1_lay1b_ME1_butt_ovia lay1a_ME1_ovia lay1a_lay1a_ME1_butt_ovia ME1_lay1a_ME1_butt_ovia MOM1_term_ME1_ovia MOM1_term_MOM1_term_ME1_butt_ovia ME1_MOM1_term_ME1_butt_ovia lay2b_ME2_ovia lay2b_lay2b_ME2_butt_ovia ME2_lay2b_ME2_butt_ovia lay2a_ME2_ovia lay2a_lay2a_ME2_butt_ovia ME2_lay2a_ME2_butt_ovia MOM2_term_ME2_ovia MOM2_term_MOM2_term_ME2_butt_ovia ME2_MOM2_term_ME2_butt_ovia lay3b_ME3_ovia lay3b_lay3b_ME3_butt_ovia ME3_lay3b_ME3_butt_ovia lay3a_ME3_ovia lay3a_lay3a_ME3_butt_ovia ME3_lay3a_ME3_butt_ovia lay4b_ME4_ovia lay4b_lay4b_ME4_butt_ovia ME4_lay4b_ME4_butt_ovia lay4a_ME4_ovia lay4a_lay4a_ME4_butt_ovia ME4_lay4a_ME4_butt_ovia CRTERM2_ME4_ovia CRTERM2_CRTERM2_ME4_butt_ovia ME4_CRTERM2_ME4_butt_ovia lay5b_ME5_ovia lay5b_lay5b_ME5_butt_ovia ME5_lay5b_ME5_butt_ovia lay5a_ME5_ovia lay5a_lay5a_ME5_butt_ovia ME5_lay5a_ME5_butt_ovia lay6b_ME6_ovia lay6b_lay6b_ME6_butt_ovia ME6_lay6b_ME6_butt_ovia lay6a_ME6_ovia lay6a_lay6a_ME6_butt_ovia ME6_lay6a_ME6_butt_ovia CRTERM1_ME6_ovia CRTERM1_CRTERM1_ME6_butt_ovia ME6_CRTERM1_ME6_butt_ovia Lterm1_lay1a_ovia Lterm1_Lterm1_lay1a_butt_ovia lay1a_Lterm1_lay1a_butt_ovia Lterm1_lay2a_ovia Lterm1_Lterm1_lay2a_butt_ovia lay2a_Lterm1_lay2a_butt_ovia Lterm1_lay3a_ovia Lterm1_Lterm1_lay3a_butt_ovia lay3a_Lterm1_lay3a_butt_ovia Lterm1_lay4a_ovia Lterm1_Lterm1_lay4a_butt_ovia lay4a_Lterm1_lay4a_butt_ovia Lterm2_lay5a_ovia Lterm2_Lterm2_lay5a_butt_ovia lay5a_Lterm2_lay5a_butt_ovia Lterm2_lay6a_ovia Lterm2_Lterm2_lay6a_butt_ovia lay6a_Lterm2_lay6a_butt_ovia Lterm1_lay1b_ovia Lterm1_Lterm1_lay1b_butt_ovia lay1b_Lterm1_lay1b_butt_ovia Lterm2_lay2b_ovia Lterm2_Lterm2_lay2b_butt_ovia lay2b_Lterm2_lay2b_butt_ovia Lterm2_lay3b_ovia Lterm2_Lterm2_lay3b_butt_ovia lay3b_Lterm2_lay3b_butt_ovia Lterm2_lay4b_ovia Lterm2_Lterm2_lay4b_butt_ovia lay4b_Lterm2_lay4b_butt_ovia Lterm2_lay5b_ovia Lterm2_Lterm2_lay5b_butt_ovia lay5b_Lterm2_lay5b_butt_ovia Lterm2_lay6b_ovia Lterm2_Lterm2_lay6b_butt_ovia lay6b_Lterm2_lay6b_butt_ovia polycon nsdcon psdcon pwCon pwCon_p pwCon_all nwCon twCon VI1 VI2 VI3 VI4 VI5 MESH_SY_P1_CONN_ME2_ovia MESH_SY_P1_CONN_MESH_SY_P1_CONN_ME2_butt_ovia ME2_MESH_SY_P1_CONN_ME2_butt_ovia MESH_SY_M1_CONN_ME2_ovia MESH_SY_M1_CONN_MESH_SY_M1_CONN_ME2_butt_ovia ME2_MESH_SY_M1_CONN_ME2_butt_ovia MESH_SY_P2_CONN_ME2_ovia MESH_SY_P2_CONN_MESH_SY_P2_CONN_ME2_butt_ovia ME2_MESH_SY_P2_CONN_ME2_butt_ovia MESH_SY_M2_CONN_ME2_ovia MESH_SY_M2_CONN_MESH_SY_M2_CONN_ME2_butt_ovia ME2_MESH_SY_M2_CONN_ME2_butt_ovia MESH_ASY_P1_CONN_ME2_ovia MESH_ASY_P1_CONN_MESH_ASY_P1_CONN_ME2_butt_ovia ME2_MESH_ASY_P1_CONN_ME2_butt_ovia MESH_ASY_M1_CONN_ME2_ovia MESH_ASY_M1_CONN_MESH_ASY_M1_CONN_ME2_butt_ovia ME2_MESH_ASY_M1_CONN_ME2_butt_ovia MESH_ASY_P2_CONN_ME2_ovia MESH_ASY_P2_CONN_MESH_ASY_P2_CONN_ME2_butt_ovia ME2_MESH_ASY_P2_CONN_ME2_butt_ovia MESH_ASY_M2_CONN_ME2_ovia MESH_ASY_M2_CONN_MESH_ASY_M2_CONN_ME2_butt_ovia ME2_MESH_ASY_M2_CONN_ME2_butt_ovia MOM2_term_P_ME2_ovia MOM2_term_P_MOM2_term_P_ME2_butt_ovia ME2_MOM2_term_P_ME2_butt_ovia MOM2_term_M_ME2_ovia MOM2_term_M_MOM2_term_M_ME2_butt_ovia ME2_MOM2_term_M_ME2_butt_ovia VP3_ME2_1_ME2_ovia VP3_ME2_1_VP3_ME2_1_ME2_butt_ovia ME2_VP3_ME2_1_ME2_butt_ovia VP4_ME2_1_ME2_ovia VP4_ME2_1_VP4_ME2_1_ME2_butt_ovia ME2_VP4_ME2_1_ME2_butt_ovia MESH_SY_P1_CONN_ME3_ovia MESH_SY_P1_CONN_MESH_SY_P1_CONN_ME3_butt_ovia ME3_MESH_SY_P1_CONN_ME3_butt_ovia MESH_SY_M1_CONN_ME3_ovia MESH_SY_M1_CONN_MESH_SY_M1_CONN_ME3_butt_ovia ME3_MESH_SY_M1_CONN_ME3_butt_ovia MESH_SY_P2_CONN_ME3_ovia MESH_SY_P2_CONN_MESH_SY_P2_CONN_ME3_butt_ovia ME3_MESH_SY_P2_CONN_ME3_butt_ovia MESH_SY_M2_CONN_ME3_ovia MESH_SY_M2_CONN_MESH_SY_M2_CONN_ME3_butt_ovia ME3_MESH_SY_M2_CONN_ME3_butt_ovia MESH_ASY_P1_CONN_ME3_ovia MESH_ASY_P1_CONN_MESH_ASY_P1_CONN_ME3_butt_ovia ME3_MESH_ASY_P1_CONN_ME3_butt_ovia MESH_ASY_M1_CONN_ME3_ovia MESH_ASY_M1_CONN_MESH_ASY_M1_CONN_ME3_butt_ovia ME3_MESH_ASY_M1_CONN_ME3_butt_ovia MESH_ASY_P2_CONN_ME3_ovia MESH_ASY_P2_CONN_MESH_ASY_P2_CONN_ME3_butt_ovia ME3_MESH_ASY_P2_CONN_ME3_butt_ovia MESH_ASY_M2_CONN_ME3_ovia MESH_ASY_M2_CONN_MESH_ASY_M2_CONN_ME3_butt_ovia ME3_MESH_ASY_M2_CONN_ME3_butt_ovia VP3_ME3_1_ME3_ovia VP3_ME3_1_VP3_ME3_1_ME3_butt_ovia ME3_VP3_ME3_1_ME3_butt_ovia VP3_ME3_2_ME3_ovia VP3_ME3_2_VP3_ME3_2_ME3_butt_ovia ME3_VP3_ME3_2_ME3_butt_ovia VP4_ME3_1_ME3_ovia VP4_ME3_1_VP4_ME3_1_ME3_butt_ovia ME3_VP4_ME3_1_ME3_butt_ovia VP4_ME3_2_ME3_ovia VP4_ME3_2_VP4_ME3_2_ME3_butt_ovia ME3_VP4_ME3_2_ME3_butt_ovia VP3_ME4_2_ME4_ovia VP3_ME4_2_VP3_ME4_2_ME4_butt_ovia ME4_VP3_ME4_2_ME4_butt_ovia VP3_ME4_3_ME4_ovia VP3_ME4_3_VP3_ME4_3_ME4_butt_ovia ME4_VP3_ME4_3_ME4_butt_ovia VP4_ME4_2_ME4_ovia VP4_ME4_2_VP4_ME4_2_ME4_butt_ovia ME4_VP4_ME4_2_ME4_butt_ovia VP4_ME4_3_ME4_ovia VP4_ME4_3_VP4_ME4_3_ME4_butt_ovia ME4_VP4_ME4_3_ME4_butt_ovia VP3_ME5_3_ME5_ovia VP3_ME5_3_VP3_ME5_3_ME5_butt_ovia ME5_VP3_ME5_3_ME5_butt_ovia VP3_ME5_4_ME5_ovia VP3_ME5_4_VP3_ME5_4_ME5_butt_ovia ME5_VP3_ME5_4_ME5_butt_ovia VP4_ME5_3_ME5_ovia VP4_ME5_3_VP4_ME5_3_ME5_butt_ovia ME5_VP4_ME5_3_ME5_butt_ovia VP4_ME5_4_ME5_ovia VP4_ME5_4_VP4_ME5_4_ME5_butt_ovia ME5_VP4_ME5_4_ME5_butt_ovia VP3_ME6_4_ME6_ovia VP3_ME6_4_VP3_ME6_4_ME6_butt_ovia ME6_VP3_ME6_4_ME6_butt_ovia VP4_ME6_4_ME6_ovia VP4_ME6_4_VP4_ME6_4_ME6_butt_ovia ME6_VP4_ME6_4_ME6_butt_ovia MESH_SY_P1_MESH_SY_P1_CONN_ovia MESH_SY_P1_MESH_SY_P1_MESH_SY_P1_CONN_butt_ovia MESH_SY_P1_CONN_MESH_SY_P1_MESH_SY_P1_CONN_butt_ovia MESH_SY_M1_MESH_SY_M1_CONN_ovia MESH_SY_M1_MESH_SY_M1_MESH_SY_M1_CONN_butt_ovia MESH_SY_M1_CONN_MESH_SY_M1_MESH_SY_M1_CONN_butt_ovia MESH_SY_P2_MESH_SY_P2_CONN_ovia MESH_SY_P2_MESH_SY_P2_MESH_SY_P2_CONN_butt_ovia MESH_SY_P2_CONN_MESH_SY_P2_MESH_SY_P2_CONN_butt_ovia MESH_SY_M2_MESH_SY_M2_CONN_ovia MESH_SY_M2_MESH_SY_M2_MESH_SY_M2_CONN_butt_ovia MESH_SY_M2_CONN_MESH_SY_M2_MESH_SY_M2_CONN_butt_ovia MESH_ASY_P1_MESH_ASY_P1_CONN_ovia MESH_ASY_P1_MESH_ASY_P1_MESH_ASY_P1_CONN_butt_ovia MESH_ASY_P1_CONN_MESH_ASY_P1_MESH_ASY_P1_CONN_butt_ovia MESH_ASY_M1_MESH_ASY_M1_CONN_ovia MESH_ASY_M1_MESH_ASY_M1_MESH_ASY_M1_CONN_butt_ovia MESH_ASY_M1_CONN_MESH_ASY_M1_MESH_ASY_M1_CONN_butt_ovia MESH_ASY_P2_MESH_ASY_P2_CONN_ovia MESH_ASY_P2_MESH_ASY_P2_MESH_ASY_P2_CONN_butt_ovia MESH_ASY_P2_CONN_MESH_ASY_P2_MESH_ASY_P2_CONN_butt_ovia MESH_ASY_M2_MESH_ASY_M2_CONN_ovia MESH_ASY_M2_MESH_ASY_M2_MESH_ASY_M2_CONN_butt_ovia MESH_ASY_M2_CONN_MESH_ASY_M2_MESH_ASY_M2_CONN_butt_ovia _TMV_RDL_ME6 _TMV_RDL_MMCTP _TMV_RDL_MMCBP PWBLK_ptap_p_ovia PSUB_ptap_ovia wel_ntap_ovia TWEL_ttap_ovia PSUB_P_ptap_all_ovia B_DNW_wel_ovia qte_psd_ovia PWELL_PSUB_ovia rfpd_psd_ovia rfps_psd_ovia rfnd_nsd_ovia rfns_nsd_ovia"
RSOFTVIAS=
RVIAR="- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 7 10 10 10 - - 10 - 1.2 1.2 1.2 1.2 1.2 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -"
DAVIAS=
ARRAYVIASPACING=
VIAUNITAREA=
VIATC="- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -"
VIAUAVAL="- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -"
#
# REXVIASI - Vias which connect one or more resistive layers and corresponding
#            indices into the RINTERCONNECT list.  Indices are determined from
#            right to left.  The rightmost RINTERCONNECT layer's index is 1.
#
REXVIASI="CRTERM1_ME6_ovia,7 CRTERM2_ME4_ovia,5 ME1_MOM1_term_ME1_butt_ovia,2 ME1_lay1a_ME1_butt_ovia,2 ME1_lay1b_ME1_butt_ovia,2 ME2_MESH_ASY_M1_CONN_ME2_butt_ovia,3 ME2_MESH_ASY_M2_CONN_ME2_butt_ovia,3 ME2_MESH_ASY_P1_CONN_ME2_butt_ovia,3 ME2_MESH_ASY_P2_CONN_ME2_butt_ovia,3 ME2_MESH_SY_M1_CONN_ME2_butt_ovia,3 ME2_MESH_SY_M2_CONN_ME2_butt_ovia,3 ME2_MESH_SY_P1_CONN_ME2_butt_ovia,3 ME2_MESH_SY_P2_CONN_ME2_butt_ovia,3 ME2_MOM2_term_ME2_butt_ovia,3 ME2_MOM2_term_M_ME2_butt_ovia,3 ME2_MOM2_term_P_ME2_butt_ovia,3 ME2_VP3_ME2_1_ME2_butt_ovia,3 ME2_VP4_ME2_1_ME2_butt_ovia,3 ME2_lay2a_ME2_butt_ovia,3 ME2_lay2b_ME2_butt_ovia,3 ME3_MESH_ASY_M1_CONN_ME3_butt_ovia,4 ME3_MESH_ASY_M2_CONN_ME3_butt_ovia,4 ME3_MESH_ASY_P1_CONN_ME3_butt_ovia,4 ME3_MESH_ASY_P2_CONN_ME3_butt_ovia,4 ME3_MESH_SY_M1_CONN_ME3_butt_ovia,4 ME3_MESH_SY_M2_CONN_ME3_butt_ovia,4 ME3_MESH_SY_P1_CONN_ME3_butt_ovia,4 ME3_MESH_SY_P2_CONN_ME3_butt_ovia,4 ME3_VP3_ME3_1_ME3_butt_ovia,4 ME3_VP3_ME3_2_ME3_butt_ovia,4 ME3_VP4_ME3_1_ME3_butt_ovia,4 ME3_VP4_ME3_2_ME3_butt_ovia,4 ME3_lay3a_ME3_butt_ovia,4 ME3_lay3b_ME3_butt_ovia,4 ME4_CRTERM2_ME4_butt_ovia,5 ME4_VP3_ME4_2_ME4_butt_ovia,5 ME4_VP3_ME4_3_ME4_butt_ovia,5 ME4_VP4_ME4_2_ME4_butt_ovia,5 ME4_VP4_ME4_3_ME4_butt_ovia,5 ME4_lay4a_ME4_butt_ovia,5 ME4_lay4b_ME4_butt_ovia,5 ME5_VP3_ME5_3_ME5_butt_ovia,6 ME5_VP3_ME5_4_ME5_butt_ovia,6 ME5_VP4_ME5_3_ME5_butt_ovia,6 ME5_VP4_ME5_4_ME5_butt_ovia,6 ME5_lay5a_ME5_butt_ovia,6 ME5_lay5b_ME5_butt_ovia,6 ME6_CRTERM1_ME6_butt_ovia,7 ME6_VP3_ME6_4_ME6_butt_ovia,7 ME6_VP4_ME6_4_ME6_butt_ovia,7 ME6_lay6a_ME6_butt_ovia,7 ME6_lay6b_ME6_butt_ovia,7 MESH_ASY_M1_CONN_ME2_ovia,3 MESH_ASY_M1_CONN_ME3_ovia,4 MESH_ASY_M2_CONN_ME2_ovia,3 MESH_ASY_M2_CONN_ME3_ovia,4 MESH_ASY_P1_CONN_ME2_ovia,3 MESH_ASY_P1_CONN_ME3_ovia,4 MESH_ASY_P2_CONN_ME2_ovia,3 MESH_ASY_P2_CONN_ME3_ovia,4 MESH_SY_M1_CONN_ME2_ovia,3 MESH_SY_M1_CONN_ME3_ovia,4 MESH_SY_M2_CONN_ME2_ovia,3 MESH_SY_M2_CONN_ME3_ovia,4 MESH_SY_P1_CONN_ME2_ovia,3 MESH_SY_P1_CONN_ME3_ovia,4 MESH_SY_P2_CONN_ME2_ovia,3 MESH_SY_P2_CONN_ME3_ovia,4 MOM1_term_ME1_ovia,2 MOM2_term_ME2_ovia,3 MOM2_term_M_ME2_ovia,3 MOM2_term_P_ME2_ovia,3 VI1,2,3,t VI2,3,4,t VI3,4,5,t VI4,5,6,t VI5,6,7,t VP3_ME2_1_ME2_ovia,3 VP3_ME3_1_ME3_ovia,4 VP3_ME3_2_ME3_ovia,4 VP3_ME4_2_ME4_ovia,5 VP3_ME4_3_ME4_ovia,5 VP3_ME5_3_ME5_ovia,6 VP3_ME5_4_ME5_ovia,6 VP3_ME6_4_ME6_ovia,7 VP4_ME2_1_ME2_ovia,3 VP4_ME3_1_ME3_ovia,4 VP4_ME3_2_ME3_ovia,4 VP4_ME4_2_ME4_ovia,5 VP4_ME4_3_ME4_ovia,5 VP4_ME5_3_ME5_ovia,6 VP4_ME5_4_ME5_ovia,6 VP4_ME6_4_ME6_ovia,7 _TMV_RDL_ME6,7,8 _TMV_RDL_MMCBP,8 _TMV_RDL_MMCTP,8 lay1a_ME1_ovia,2 lay1b_ME1_ovia,2 lay2a_ME2_ovia,3 lay2b_ME2_ovia,3 lay3a_ME3_ovia,4 lay3b_ME3_ovia,4 lay4a_ME4_ovia,5 lay4b_ME4_ovia,5 lay5a_ME5_ovia,6 lay5b_ME5_ovia,6 lay6a_ME6_ovia,7 lay6b_ME6_ovia,7 nsdcon,2,t nwCon,2,t polycon,1,2,t psdcon,2,t pwCon,2,t pwCon_all,2 pwCon_p,2 twCon,2"
# NEBULAVIAS - Vias which take part in nebula cap extraction and the
#              corresponding indices into the TINTEREXT list.
NEBULAVIAS="polycon,3,4 nsdcon,2,4 psdcon,2,4 VI1,4,5 VI2,5,6 VI3,6,7 VI4,7,8 VI5,8,9 _TMV_RDL_ME6,9,12"
# PGDBVIAS - Vias which take part in rcx2pgdb and the
#              corresponding indices into the RINTERPROCESS list.
PGDBVIAS="VI1:8 VI2:7:8 VI3:6:7 VI4:5:6 VI5:4:5 _TMV_RDL_ME6:1:4"
CONTACTPROLVS=
PGDBCONTACTPROLVS=
#
# ALLWIRES - list of connectable layers
#
ALLWIRES="AL_RDL B_DNW CRTERM1 CRTERM1_ME6_butt CRTERM2 CRTERM2_ME4_butt Lterm1 Lterm1_lay1a_butt Lterm1_lay1b_butt Lterm1_lay2a_butt Lterm1_lay3a_butt Lterm1_lay4a_butt Lterm2 Lterm2_lay2b_butt Lterm2_lay3b_butt Lterm2_lay4b_butt Lterm2_lay5a_butt Lterm2_lay5b_butt Lterm2_lay6a_butt Lterm2_lay6b_butt ME1 ME2 ME3 ME4 ME5 ME6 MESH_ASY_M1 MESH_ASY_M1_CONN MESH_ASY_M1_CONN_ME2_butt MESH_ASY_M1_CONN_ME3_butt MESH_ASY_M1_MESH_ASY_M1_CONN_butt MESH_ASY_M2 MESH_ASY_M2_CONN MESH_ASY_M2_CONN_ME2_butt MESH_ASY_M2_CONN_ME3_butt MESH_ASY_M2_MESH_ASY_M2_CONN_butt MESH_ASY_P1 MESH_ASY_P1_CONN MESH_ASY_P1_CONN_ME2_butt MESH_ASY_P1_CONN_ME3_butt MESH_ASY_P1_MESH_ASY_P1_CONN_butt MESH_ASY_P2 MESH_ASY_P2_CONN MESH_ASY_P2_CONN_ME2_butt MESH_ASY_P2_CONN_ME3_butt MESH_ASY_P2_MESH_ASY_P2_CONN_butt MESH_SY_M1 MESH_SY_M1_CONN MESH_SY_M1_CONN_ME2_butt MESH_SY_M1_CONN_ME3_butt MESH_SY_M1_MESH_SY_M1_CONN_butt MESH_SY_M2 MESH_SY_M2_CONN MESH_SY_M2_CONN_ME2_butt MESH_SY_M2_CONN_ME3_butt MESH_SY_M2_MESH_SY_M2_CONN_butt MESH_SY_P1 MESH_SY_P1_CONN MESH_SY_P1_CONN_ME2_butt MESH_SY_P1_CONN_ME3_butt MESH_SY_P1_MESH_SY_P1_CONN_butt MESH_SY_P2 MESH_SY_P2_CONN MESH_SY_P2_CONN_ME2_butt MESH_SY_P2_CONN_ME3_butt MESH_SY_P2_MESH_SY_P2_CONN_butt MMCBP MMCTP MOM1_term MOM1_term_ME1_butt MOM2_term MOM2_term_M MOM2_term_ME2_butt MOM2_term_M_ME2_butt MOM2_term_P MOM2_term_P_ME2_butt PSUB PSUB_P PWBLK PWELL TWEL VP3_ME2_1 VP3_ME2_1_ME2_butt VP3_ME3_1 VP3_ME3_1_ME3_butt VP3_ME3_2 VP3_ME3_2_ME3_butt VP3_ME4_2 VP3_ME4_2_ME4_butt VP3_ME4_3 VP3_ME4_3_ME4_butt VP3_ME5_3 VP3_ME5_3_ME5_butt VP3_ME5_4 VP3_ME5_4_ME5_butt VP3_ME6_4 VP3_ME6_4_ME6_butt VP4_ME2_1 VP4_ME2_1_ME2_butt VP4_ME3_1 VP4_ME3_1_ME3_butt VP4_ME3_2 VP4_ME3_2_ME3_butt VP4_ME4_2 VP4_ME4_2_ME4_butt VP4_ME4_3 VP4_ME4_3_ME4_butt VP4_ME5_3 VP4_ME5_3_ME5_butt VP4_ME5_4 VP4_ME5_4_ME5_butt VP4_ME6_4 VP4_ME6_4_ME6_butt lay1a lay1a_ME1_butt lay1b lay1b_ME1_butt lay2a lay2a_ME2_butt lay2b lay2b_ME2_butt lay3a lay3a_ME3_butt lay3b lay3b_ME3_butt lay4a lay4a_ME4_butt lay4b lay4b_ME4_butt lay5a lay5a_ME5_butt lay5b lay5b_ME5_butt lay6a lay6a_ME6_butt lay6b lay6b_ME6_butt nsd ntap ply psd ptap ptap_all ptap_p qte rfnd rfns rfpd rfps ttap wel"
#
# NRINTERCONNECT - connectable layers which are non-resistive
# NRINTERPROCESS - non-resistive connectable layers grouped according to common process mapping layers
#
NRINTERCONNECT="B_DNW CRTERM1 CRTERM1_ME6_butt CRTERM2 CRTERM2_ME4_butt Lterm1 Lterm1_lay1a_butt Lterm1_lay1b_butt Lterm1_lay2a_butt Lterm1_lay3a_butt Lterm1_lay4a_butt Lterm2 Lterm2_lay2b_butt Lterm2_lay3b_butt Lterm2_lay4b_butt Lterm2_lay5a_butt Lterm2_lay5b_butt Lterm2_lay6a_butt Lterm2_lay6b_butt MESH_ASY_M1 MESH_ASY_M1_CONN MESH_ASY_M1_CONN_ME2_butt MESH_ASY_M1_CONN_ME3_butt MESH_ASY_M1_MESH_ASY_M1_CONN_butt MESH_ASY_M2 MESH_ASY_M2_CONN MESH_ASY_M2_CONN_ME2_butt MESH_ASY_M2_CONN_ME3_butt MESH_ASY_M2_MESH_ASY_M2_CONN_butt MESH_ASY_P1 MESH_ASY_P1_CONN MESH_ASY_P1_CONN_ME2_butt MESH_ASY_P1_CONN_ME3_butt MESH_ASY_P1_MESH_ASY_P1_CONN_butt MESH_ASY_P2 MESH_ASY_P2_CONN MESH_ASY_P2_CONN_ME2_butt MESH_ASY_P2_CONN_ME3_butt MESH_ASY_P2_MESH_ASY_P2_CONN_butt MESH_SY_M1 MESH_SY_M1_CONN MESH_SY_M1_CONN_ME2_butt MESH_SY_M1_CONN_ME3_butt MESH_SY_M1_MESH_SY_M1_CONN_butt MESH_SY_M2 MESH_SY_M2_CONN MESH_SY_M2_CONN_ME2_butt MESH_SY_M2_CONN_ME3_butt MESH_SY_M2_MESH_SY_M2_CONN_butt MESH_SY_P1 MESH_SY_P1_CONN MESH_SY_P1_CONN_ME2_butt MESH_SY_P1_CONN_ME3_butt MESH_SY_P1_MESH_SY_P1_CONN_butt MESH_SY_P2 MESH_SY_P2_CONN MESH_SY_P2_CONN_ME2_butt MESH_SY_P2_CONN_ME3_butt MESH_SY_P2_MESH_SY_P2_CONN_butt MMCBP MMCTP MOM1_term MOM1_term_ME1_butt MOM2_term MOM2_term_M MOM2_term_ME2_butt MOM2_term_M_ME2_butt MOM2_term_P MOM2_term_P_ME2_butt PSUB PSUB_P PWBLK PWELL TWEL VP3_ME2_1 VP3_ME2_1_ME2_butt VP3_ME3_1 VP3_ME3_1_ME3_butt VP3_ME3_2 VP3_ME3_2_ME3_butt VP3_ME4_2 VP3_ME4_2_ME4_butt VP3_ME4_3 VP3_ME4_3_ME4_butt VP3_ME5_3 VP3_ME5_3_ME5_butt VP3_ME5_4 VP3_ME5_4_ME5_butt VP3_ME6_4 VP3_ME6_4_ME6_butt VP4_ME2_1 VP4_ME2_1_ME2_butt VP4_ME3_1 VP4_ME3_1_ME3_butt VP4_ME3_2 VP4_ME3_2_ME3_butt VP4_ME4_2 VP4_ME4_2_ME4_butt VP4_ME4_3 VP4_ME4_3_ME4_butt VP4_ME5_3 VP4_ME5_3_ME5_butt VP4_ME5_4 VP4_ME5_4_ME5_butt VP4_ME6_4 VP4_ME6_4_ME6_butt lay1a lay1a_ME1_butt lay1b lay1b_ME1_butt lay2a lay2a_ME2_butt lay2b lay2b_ME2_butt lay3a lay3a_ME3_butt lay3b lay3b_ME3_butt lay4a lay4a_ME4_butt lay4b lay4b_ME4_butt lay5a lay5a_ME5_butt lay5b lay5b_ME5_butt lay6a lay6a_ME6_butt lay6b lay6b_ME6_butt nsd ntap psd ptap ptap_all ptap_p qte rfnd rfns rfpd rfps ttap wel"
NRINTERPROCESS="B_DNW CRTERM1 CRTERM1_ME6_butt CRTERM2 CRTERM2_ME4_butt Lterm1 Lterm1_lay1a_butt Lterm1_lay1b_butt Lterm1_lay2a_butt Lterm1_lay3a_butt Lterm1_lay4a_butt Lterm2 Lterm2_lay2b_butt Lterm2_lay3b_butt Lterm2_lay4b_butt Lterm2_lay5a_butt Lterm2_lay5b_butt Lterm2_lay6a_butt Lterm2_lay6b_butt MESH_ASY_M1 MESH_ASY_M1_CONN MESH_ASY_M1_CONN_ME2_butt MESH_ASY_M1_CONN_ME3_butt MESH_ASY_M1_MESH_ASY_M1_CONN_butt MESH_ASY_M2 MESH_ASY_M2_CONN MESH_ASY_M2_CONN_ME2_butt MESH_ASY_M2_CONN_ME3_butt MESH_ASY_M2_MESH_ASY_M2_CONN_butt MESH_ASY_P1 MESH_ASY_P1_CONN MESH_ASY_P1_CONN_ME2_butt MESH_ASY_P1_CONN_ME3_butt MESH_ASY_P1_MESH_ASY_P1_CONN_butt MESH_ASY_P2 MESH_ASY_P2_CONN MESH_ASY_P2_CONN_ME2_butt MESH_ASY_P2_CONN_ME3_butt MESH_ASY_P2_MESH_ASY_P2_CONN_butt MESH_SY_M1 MESH_SY_M1_CONN MESH_SY_M1_CONN_ME2_butt MESH_SY_M1_CONN_ME3_butt MESH_SY_M1_MESH_SY_M1_CONN_butt MESH_SY_M2 MESH_SY_M2_CONN MESH_SY_M2_CONN_ME2_butt MESH_SY_M2_CONN_ME3_butt MESH_SY_M2_MESH_SY_M2_CONN_butt MESH_SY_P1 MESH_SY_P1_CONN MESH_SY_P1_CONN_ME2_butt MESH_SY_P1_CONN_ME3_butt MESH_SY_P1_MESH_SY_P1_CONN_butt MESH_SY_P2 MESH_SY_P2_CONN MESH_SY_P2_CONN_ME2_butt MESH_SY_P2_CONN_ME3_butt MESH_SY_P2_MESH_SY_P2_CONN_butt MMCBP MMCTP MOM1_term MOM1_term_ME1_butt MOM2_term MOM2_term_M MOM2_term_ME2_butt MOM2_term_M_ME2_butt MOM2_term_P MOM2_term_P_ME2_butt PSUB,wel PSUB_P PWBLK PWELL TWEL VP3_ME2_1 VP3_ME2_1_ME2_butt VP3_ME3_1 VP3_ME3_1_ME3_butt VP3_ME3_2 VP3_ME3_2_ME3_butt VP3_ME4_2 VP3_ME4_2_ME4_butt VP3_ME4_3 VP3_ME4_3_ME4_butt VP3_ME5_3 VP3_ME5_3_ME5_butt VP3_ME5_4 VP3_ME5_4_ME5_butt VP3_ME6_4 VP3_ME6_4_ME6_butt VP4_ME2_1 VP4_ME2_1_ME2_butt VP4_ME3_1 VP4_ME3_1_ME3_butt VP4_ME3_2 VP4_ME3_2_ME3_butt VP4_ME4_2 VP4_ME4_2_ME4_butt VP4_ME4_3 VP4_ME4_3_ME4_butt VP4_ME5_3 VP4_ME5_3_ME5_butt VP4_ME5_4 VP4_ME5_4_ME5_butt VP4_ME6_4 VP4_ME6_4_ME6_butt lay1a lay1a_ME1_butt lay1b lay1b_ME1_butt lay2a lay2a_ME2_butt lay2b lay2b_ME2_butt lay3a lay3a_ME3_butt lay3b lay3b_ME3_butt lay4a lay4a_ME4_butt lay4b lay4b_ME4_butt lay5a lay5a_ME5_butt lay5b lay5b_ME5_butt lay6a lay6a_ME6_butt lay6b lay6b_ME6_butt nsd,psd ntap ptap ptap_all ptap_p qte rfnd rfns rfpd rfps ttap"
#
# RRVIAS - vias which connect a pair of resistive layers
# NRVIAS - vias which connect one resistive and one non-resistive layer and
#          the non-resistive layer.
# NNVIASI - vias which connect a pair of non-resistive layers and corresponding
#          indices into the NRINTERPROCESS list.  Indices are determined from
#          left to right.  The leftmost NRINTERPROCESS layer's index is 1
# NNSOFTVIASI - vias which sconnect a pair of non-resistive layers and
#          corresponding indices into the NRINTERPROCESS list.
#
RRVIAS="VI1,ME1,ME2 VI2,ME2,ME3 VI3,ME3,ME4 VI4,ME4,ME5 VI5,ME5,ME6 _TMV_RDL_ME6,AL_RDL,ME6 polycon,ME1,ply"
NRVIAS="CRTERM1_ME6_ovia,CRTERM1 CRTERM2_ME4_ovia,CRTERM2 ME1_MOM1_term_ME1_butt_ovia,MOM1_term_ME1_butt ME1_lay1a_ME1_butt_ovia,lay1a_ME1_butt ME1_lay1b_ME1_butt_ovia,lay1b_ME1_butt ME2_MESH_ASY_M1_CONN_ME2_butt_ovia,MESH_ASY_M1_CONN_ME2_butt ME2_MESH_ASY_M2_CONN_ME2_butt_ovia,MESH_ASY_M2_CONN_ME2_butt ME2_MESH_ASY_P1_CONN_ME2_butt_ovia,MESH_ASY_P1_CONN_ME2_butt ME2_MESH_ASY_P2_CONN_ME2_butt_ovia,MESH_ASY_P2_CONN_ME2_butt ME2_MESH_SY_M1_CONN_ME2_butt_ovia,MESH_SY_M1_CONN_ME2_butt ME2_MESH_SY_M2_CONN_ME2_butt_ovia,MESH_SY_M2_CONN_ME2_butt ME2_MESH_SY_P1_CONN_ME2_butt_ovia,MESH_SY_P1_CONN_ME2_butt ME2_MESH_SY_P2_CONN_ME2_butt_ovia,MESH_SY_P2_CONN_ME2_butt ME2_MOM2_term_ME2_butt_ovia,MOM2_term_ME2_butt ME2_MOM2_term_M_ME2_butt_ovia,MOM2_term_M_ME2_butt ME2_MOM2_term_P_ME2_butt_ovia,MOM2_term_P_ME2_butt ME2_VP3_ME2_1_ME2_butt_ovia,VP3_ME2_1_ME2_butt ME2_VP4_ME2_1_ME2_butt_ovia,VP4_ME2_1_ME2_butt ME2_lay2a_ME2_butt_ovia,lay2a_ME2_butt ME2_lay2b_ME2_butt_ovia,lay2b_ME2_butt ME3_MESH_ASY_M1_CONN_ME3_butt_ovia,MESH_ASY_M1_CONN_ME3_butt ME3_MESH_ASY_M2_CONN_ME3_butt_ovia,MESH_ASY_M2_CONN_ME3_butt ME3_MESH_ASY_P1_CONN_ME3_butt_ovia,MESH_ASY_P1_CONN_ME3_butt ME3_MESH_ASY_P2_CONN_ME3_butt_ovia,MESH_ASY_P2_CONN_ME3_butt ME3_MESH_SY_M1_CONN_ME3_butt_ovia,MESH_SY_M1_CONN_ME3_butt ME3_MESH_SY_M2_CONN_ME3_butt_ovia,MESH_SY_M2_CONN_ME3_butt ME3_MESH_SY_P1_CONN_ME3_butt_ovia,MESH_SY_P1_CONN_ME3_butt ME3_MESH_SY_P2_CONN_ME3_butt_ovia,MESH_SY_P2_CONN_ME3_butt ME3_VP3_ME3_1_ME3_butt_ovia,VP3_ME3_1_ME3_butt ME3_VP3_ME3_2_ME3_butt_ovia,VP3_ME3_2_ME3_butt ME3_VP4_ME3_1_ME3_butt_ovia,VP4_ME3_1_ME3_butt ME3_VP4_ME3_2_ME3_butt_ovia,VP4_ME3_2_ME3_butt ME3_lay3a_ME3_butt_ovia,lay3a_ME3_butt ME3_lay3b_ME3_butt_ovia,lay3b_ME3_butt ME4_CRTERM2_ME4_butt_ovia,CRTERM2_ME4_butt ME4_VP3_ME4_2_ME4_butt_ovia,VP3_ME4_2_ME4_butt ME4_VP3_ME4_3_ME4_butt_ovia,VP3_ME4_3_ME4_butt ME4_VP4_ME4_2_ME4_butt_ovia,VP4_ME4_2_ME4_butt ME4_VP4_ME4_3_ME4_butt_ovia,VP4_ME4_3_ME4_butt ME4_lay4a_ME4_butt_ovia,lay4a_ME4_butt ME4_lay4b_ME4_butt_ovia,lay4b_ME4_butt ME5_VP3_ME5_3_ME5_butt_ovia,VP3_ME5_3_ME5_butt ME5_VP3_ME5_4_ME5_butt_ovia,VP3_ME5_4_ME5_butt ME5_VP4_ME5_3_ME5_butt_ovia,VP4_ME5_3_ME5_butt ME5_VP4_ME5_4_ME5_butt_ovia,VP4_ME5_4_ME5_butt ME5_lay5a_ME5_butt_ovia,lay5a_ME5_butt ME5_lay5b_ME5_butt_ovia,lay5b_ME5_butt ME6_CRTERM1_ME6_butt_ovia,CRTERM1_ME6_butt ME6_VP3_ME6_4_ME6_butt_ovia,VP3_ME6_4_ME6_butt ME6_VP4_ME6_4_ME6_butt_ovia,VP4_ME6_4_ME6_butt ME6_lay6a_ME6_butt_ovia,lay6a_ME6_butt ME6_lay6b_ME6_butt_ovia,lay6b_ME6_butt MESH_ASY_M1_CONN_ME2_ovia,MESH_ASY_M1_CONN MESH_ASY_M1_CONN_ME3_ovia,MESH_ASY_M1_CONN MESH_ASY_M2_CONN_ME2_ovia,MESH_ASY_M2_CONN MESH_ASY_M2_CONN_ME3_ovia,MESH_ASY_M2_CONN MESH_ASY_P1_CONN_ME2_ovia,MESH_ASY_P1_CONN MESH_ASY_P1_CONN_ME3_ovia,MESH_ASY_P1_CONN MESH_ASY_P2_CONN_ME2_ovia,MESH_ASY_P2_CONN MESH_ASY_P2_CONN_ME3_ovia,MESH_ASY_P2_CONN MESH_SY_M1_CONN_ME2_ovia,MESH_SY_M1_CONN MESH_SY_M1_CONN_ME3_ovia,MESH_SY_M1_CONN MESH_SY_M2_CONN_ME2_ovia,MESH_SY_M2_CONN MESH_SY_M2_CONN_ME3_ovia,MESH_SY_M2_CONN MESH_SY_P1_CONN_ME2_ovia,MESH_SY_P1_CONN MESH_SY_P1_CONN_ME3_ovia,MESH_SY_P1_CONN MESH_SY_P2_CONN_ME2_ovia,MESH_SY_P2_CONN MESH_SY_P2_CONN_ME3_ovia,MESH_SY_P2_CONN MOM1_term_ME1_ovia,MOM1_term MOM2_term_ME2_ovia,MOM2_term MOM2_term_M_ME2_ovia,MOM2_term_M MOM2_term_P_ME2_ovia,MOM2_term_P VP3_ME2_1_ME2_ovia,VP3_ME2_1 VP3_ME3_1_ME3_ovia,VP3_ME3_1 VP3_ME3_2_ME3_ovia,VP3_ME3_2 VP3_ME4_2_ME4_ovia,VP3_ME4_2 VP3_ME4_3_ME4_ovia,VP3_ME4_3 VP3_ME5_3_ME5_ovia,VP3_ME5_3 VP3_ME5_4_ME5_ovia,VP3_ME5_4 VP3_ME6_4_ME6_ovia,VP3_ME6_4 VP4_ME2_1_ME2_ovia,VP4_ME2_1 VP4_ME3_1_ME3_ovia,VP4_ME3_1 VP4_ME3_2_ME3_ovia,VP4_ME3_2 VP4_ME4_2_ME4_ovia,VP4_ME4_2 VP4_ME4_3_ME4_ovia,VP4_ME4_3 VP4_ME5_3_ME5_ovia,VP4_ME5_3 VP4_ME5_4_ME5_ovia,VP4_ME5_4 VP4_ME6_4_ME6_ovia,VP4_ME6_4 _TMV_RDL_MMCBP,MMCBP _TMV_RDL_MMCTP,MMCTP lay1a_ME1_ovia,lay1a lay1b_ME1_ovia,lay1b lay2a_ME2_ovia,lay2a lay2b_ME2_ovia,lay2b lay3a_ME3_ovia,lay3a lay3b_ME3_ovia,lay3b lay4a_ME4_ovia,lay4a lay4b_ME4_ovia,lay4b lay5a_ME5_ovia,lay5a lay5b_ME5_ovia,lay5b lay6a_ME6_ovia,lay6a lay6b_ME6_ovia,lay6b nsdcon,nsd nwCon,ntap psdcon,psd pwCon,ptap pwCon_all,ptap_all pwCon_p,ptap_p twCon,ttap"
NNVIASI="B_DNW_wel_ovia,1,71 CRTERM1_CRTERM1_ME6_butt_ovia,2,3 CRTERM2_CRTERM2_ME4_butt_ovia,4,5 Lterm1_Lterm1_lay1a_butt_ovia,6,7 Lterm1_Lterm1_lay1b_butt_ovia,6,8 Lterm1_Lterm1_lay2a_butt_ovia,6,9 Lterm1_Lterm1_lay3a_butt_ovia,6,10 Lterm1_Lterm1_lay4a_butt_ovia,6,11 Lterm1_lay1a_ovia,6,108 Lterm1_lay1b_ovia,6,110 Lterm1_lay2a_ovia,6,112 Lterm1_lay3a_ovia,6,116 Lterm1_lay4a_ovia,6,120 Lterm2_Lterm2_lay2b_butt_ovia,12,13 Lterm2_Lterm2_lay3b_butt_ovia,12,14 Lterm2_Lterm2_lay4b_butt_ovia,12,15 Lterm2_Lterm2_lay5a_butt_ovia,12,16 Lterm2_Lterm2_lay5b_butt_ovia,12,17 Lterm2_Lterm2_lay6a_butt_ovia,12,18 Lterm2_Lterm2_lay6b_butt_ovia,12,19 Lterm2_lay2b_ovia,12,114 Lterm2_lay3b_ovia,12,118 Lterm2_lay4b_ovia,12,122 Lterm2_lay5a_ovia,12,124 Lterm2_lay5b_ovia,12,126 Lterm2_lay6a_ovia,12,128 Lterm2_lay6b_ovia,12,130 MESH_ASY_M1_CONN_MESH_ASY_M1_CONN_ME2_butt_ovia,21,22 MESH_ASY_M1_CONN_MESH_ASY_M1_CONN_ME3_butt_ovia,21,23 MESH_ASY_M1_CONN_MESH_ASY_M1_MESH_ASY_M1_CONN_butt_ovia,21,24 MESH_ASY_M1_MESH_ASY_M1_CONN_ovia,20,21 MESH_ASY_M1_MESH_ASY_M1_MESH_ASY_M1_CONN_butt_ovia,20,24 MESH_ASY_M2_CONN_MESH_ASY_M2_CONN_ME2_butt_ovia,26,27 MESH_ASY_M2_CONN_MESH_ASY_M2_CONN_ME3_butt_ovia,26,28 MESH_ASY_M2_CONN_MESH_ASY_M2_MESH_ASY_M2_CONN_butt_ovia,26,29 MESH_ASY_M2_MESH_ASY_M2_CONN_ovia,25,26 MESH_ASY_M2_MESH_ASY_M2_MESH_ASY_M2_CONN_butt_ovia,25,29 MESH_ASY_P1_CONN_MESH_ASY_P1_CONN_ME2_butt_ovia,31,32 MESH_ASY_P1_CONN_MESH_ASY_P1_CONN_ME3_butt_ovia,31,33 MESH_ASY_P1_CONN_MESH_ASY_P1_MESH_ASY_P1_CONN_butt_ovia,31,34 MESH_ASY_P1_MESH_ASY_P1_CONN_ovia,30,31 MESH_ASY_P1_MESH_ASY_P1_MESH_ASY_P1_CONN_butt_ovia,30,34 MESH_ASY_P2_CONN_MESH_ASY_P2_CONN_ME2_butt_ovia,36,37 MESH_ASY_P2_CONN_MESH_ASY_P2_CONN_ME3_butt_ovia,36,38 MESH_ASY_P2_CONN_MESH_ASY_P2_MESH_ASY_P2_CONN_butt_ovia,36,39 MESH_ASY_P2_MESH_ASY_P2_CONN_ovia,35,36 MESH_ASY_P2_MESH_ASY_P2_MESH_ASY_P2_CONN_butt_ovia,35,39 MESH_SY_M1_CONN_MESH_SY_M1_CONN_ME2_butt_ovia,41,42 MESH_SY_M1_CONN_MESH_SY_M1_CONN_ME3_butt_ovia,41,43 MESH_SY_M1_CONN_MESH_SY_M1_MESH_SY_M1_CONN_butt_ovia,41,44 MESH_SY_M1_MESH_SY_M1_CONN_ovia,40,41 MESH_SY_M1_MESH_SY_M1_MESH_SY_M1_CONN_butt_ovia,40,44 MESH_SY_M2_CONN_MESH_SY_M2_CONN_ME2_butt_ovia,46,47 MESH_SY_M2_CONN_MESH_SY_M2_CONN_ME3_butt_ovia,46,48 MESH_SY_M2_CONN_MESH_SY_M2_MESH_SY_M2_CONN_butt_ovia,46,49 MESH_SY_M2_MESH_SY_M2_CONN_ovia,45,46 MESH_SY_M2_MESH_SY_M2_MESH_SY_M2_CONN_butt_ovia,45,49 MESH_SY_P1_CONN_MESH_SY_P1_CONN_ME2_butt_ovia,51,52 MESH_SY_P1_CONN_MESH_SY_P1_CONN_ME3_butt_ovia,51,53 MESH_SY_P1_CONN_MESH_SY_P1_MESH_SY_P1_CONN_butt_ovia,51,54 MESH_SY_P1_MESH_SY_P1_CONN_ovia,50,51 MESH_SY_P1_MESH_SY_P1_MESH_SY_P1_CONN_butt_ovia,50,54 MESH_SY_P2_CONN_MESH_SY_P2_CONN_ME2_butt_ovia,56,57 MESH_SY_P2_CONN_MESH_SY_P2_CONN_ME3_butt_ovia,56,58 MESH_SY_P2_CONN_MESH_SY_P2_MESH_SY_P2_CONN_butt_ovia,56,59 MESH_SY_P2_MESH_SY_P2_CONN_ovia,55,56 MESH_SY_P2_MESH_SY_P2_MESH_SY_P2_CONN_butt_ovia,55,59 MOM1_term_MOM1_term_ME1_butt_ovia,62,63 MOM2_term_MOM2_term_ME2_butt_ovia,64,66 MOM2_term_M_MOM2_term_M_ME2_butt_ovia,65,67 MOM2_term_P_MOM2_term_P_ME2_butt_ovia,68,69 PSUB_P_ptap_all_ovia,72,136 PSUB_ptap_ovia,70,135 PWBLK_ptap_p_ovia,73,137 PWELL_PSUB_ovia,74,70 TWEL_ttap_ovia,75,143 VP3_ME2_1_VP3_ME2_1_ME2_butt_ovia,76,77 VP3_ME3_1_VP3_ME3_1_ME3_butt_ovia,78,79 VP3_ME3_2_VP3_ME3_2_ME3_butt_ovia,80,81 VP3_ME4_2_VP3_ME4_2_ME4_butt_ovia,82,83 VP3_ME4_3_VP3_ME4_3_ME4_butt_ovia,84,85 VP3_ME5_3_VP3_ME5_3_ME5_butt_ovia,86,87 VP3_ME5_4_VP3_ME5_4_ME5_butt_ovia,88,89 VP3_ME6_4_VP3_ME6_4_ME6_butt_ovia,90,91 VP4_ME2_1_VP4_ME2_1_ME2_butt_ovia,92,93 VP4_ME3_1_VP4_ME3_1_ME3_butt_ovia,94,95 VP4_ME3_2_VP4_ME3_2_ME3_butt_ovia,96,97 VP4_ME4_2_VP4_ME4_2_ME4_butt_ovia,98,99 VP4_ME4_3_VP4_ME4_3_ME4_butt_ovia,100,101 VP4_ME5_3_VP4_ME5_3_ME5_butt_ovia,102,103 VP4_ME5_4_VP4_ME5_4_ME5_butt_ovia,104,105 VP4_ME6_4_VP4_ME6_4_ME6_butt_ovia,106,107 lay1a_Lterm1_lay1a_butt_ovia,108,7 lay1a_lay1a_ME1_butt_ovia,108,109 lay1b_Lterm1_lay1b_butt_ovia,110,8 lay1b_lay1b_ME1_butt_ovia,110,111 lay2a_Lterm1_lay2a_butt_ovia,112,9 lay2a_lay2a_ME2_butt_ovia,112,113 lay2b_Lterm2_lay2b_butt_ovia,114,13 lay2b_lay2b_ME2_butt_ovia,114,115 lay3a_Lterm1_lay3a_butt_ovia,116,10 lay3a_lay3a_ME3_butt_ovia,116,117 lay3b_Lterm2_lay3b_butt_ovia,118,14 lay3b_lay3b_ME3_butt_ovia,118,119 lay4a_Lterm1_lay4a_butt_ovia,120,11 lay4a_lay4a_ME4_butt_ovia,120,121 lay4b_Lterm2_lay4b_butt_ovia,122,15 lay4b_lay4b_ME4_butt_ovia,122,123 lay5a_Lterm2_lay5a_butt_ovia,124,16 lay5a_lay5a_ME5_butt_ovia,124,125 lay5b_Lterm2_lay5b_butt_ovia,126,17 lay5b_lay5b_ME5_butt_ovia,126,127 lay6a_Lterm2_lay6a_butt_ovia,128,18 lay6a_lay6a_ME6_butt_ovia,128,129 lay6b_Lterm2_lay6b_butt_ovia,130,19 lay6b_lay6b_ME6_butt_ovia,130,131 qte_psd_ovia,138,133 rfnd_nsd_ovia,139,132 rfns_nsd_ovia,140,132 rfpd_psd_ovia,141,133 rfps_psd_ovia,142,133 wel_ntap_ovia,71,134"
NNSOFTVIASI=
#
# ACRVIAS - vias for which contact resistance is considered under ?addExplicitVias
# ACRMODEL - model names corresponding to ACRVIAS
# ACRPREFIX - prefices corresponding to ACRVIAS
# ACRVAL - resistance values corresponding to ACRVIAS
# TACRVIAS - vias for which contact resistance is always considered
# ACRSNARESISTOR - vias which are also substrate contacts
ACRVIAS="polycon nsdcon psdcon pwCon nwCon VI1 VI2 VI3 VI4 VI5"
ACRMODEL="polycon nsdcon psdcon pwCon nwCon VI1 VI2 VI3 VI4 VI5"
ACRPREFIX="i j k l m n o p q r"
ACRVAL="7 10 10 10 10 1.2 1.2 1.2 1.2 1.2"
TACRVIAS=
ACRSNARESISTOR="- snaresistor snaresistor snaresistor snaresistor - - - - -"
#
# TINTEREXT - the set of interconnect layers which correspond to the layers 
#             specified in the process file
#
TINTEREXT="AL_RDL - - ME6 ME5 ME4 ME3 ME2 ME1 ply nsd,psd PSUB,wel"
#
# SPROCESS - list of layers which are defined as substrate in the process file
#	     (must be in top-down order)
# SINTEREXT -list of extraction layers which correspond to the ${SPROCESS}
#            layers.  The number of elements in the SPROCESS and SINTEREXT
#            lists must be the same
#
SPROCESS="dif sub"
SINTEREXT="nsd,psd PSUB,wel"
#
# NRPROCESS - non resistive process layers (other than substrate)
# NRINTEREXT -non resistive extraction layers (other than substrate)
# NRINTERRANGE -non resistive separation range for 2d capacitance extraction
# NRINTERSEP -non resistive maximum separation for 2d capacitance extraction
# NRTHRESHSEP-non resistive 'infinity' threshhold.  Conductors separated
#             by this distance are treated as if isolated
#
NRPROCESS="me8 me7"
NRINTEREXT="- -"
NRINTERRANGE="8 8"
NRINTERSEP="8 8"
NRTHRESHSEP="8.001 8.001"
#
# TPROCESS - list of layers defined in the process file (must be in top-down
#            order)
# PROCESSGROWAMT-process layer grow amount (must be positive & less than 1/2
#            the minimum design rule separation for the layer)
# PROCESSMINWIDTH-process layer minimum width
# PROCESSMINWIDTH-process layer minimum width
# PROCESSMAXWIDTH-process layer maximum width
# PROCESSEROSION-process layer erosion specification
# PROCESSTOPHEIGHT-process layer top-height specification (top height including
#         metal thickness,relative to deepmost substrate assuming all metal lyrs
#         are present; max possible height in case of non-planar dielectrics
# PROCESSTHICKNESS-process layer thickness (similar to RINTERHEIGHT, covers all proc lyrs)
# TOTALHEIGHT-height of non-substrate process layers and dielectrics
#
TPROCESS="alrdl me8 me7 me6 me5 me4 me3 me2 me1 ply dif sub"
PROCESSGROWAMT="- - - - - - - - - - - -"
PROCESSMINWIDTH="3 0.4 0.4 0.2 0.2 0.2 0.2 0.2 0.16 0.12 - -"
PROCESSMAXWIDTH="30 4 4 2 2 2 2 2 1.6 1.2 - -"
PROCESSEROSION="- - - - - - - - - - - -"
LOADINGEFFECT="- - - - - - - - - - - -"
PROCESSTOPHEIGHT="9.63 7.36 5.945 4.53 3.85 3.17 2.49 1.81 1.13 0.51 0.35 0.35"
PROCESSTHICKNESS="1.2 0.8 0.8 0.32 0.32 0.32 0.32 0.32 0.32 0.16 0.002 0.35"
TOTALHEIGHT="9.28"
#
# STMPLAYERS - extraction layers which are used to stamp the layers in STMPTERMS
# STMPTERMS - extraction layers which get stamped with net info
#          each entry must have the form terminal-layer,stamping-layer
# STMPTYPES - either single (1) or multi (2) stamp type
# STMPOELAYERS - other ext_layers
#
STMPLAYERS=
STMPTYPES=
STMPTERMS=
STMPOELAYERS=
#
# 3d capacitance variables. Capacitance will be modeled for pairs of layers
# specified here.
#
# PROCESSCOMB - list of pairs, each entry must have the form: layer1,layer2
#	        and the members of each pair must be specified in top down
#	        order.  This information is extracted from the process file
# PROCESSCOMBRANGE - separation range between pairs specified in the PROCESSCOMB list.
# PROCESSCOMBSEP - separation between pairs specified in the PROCESSCOMB list.
#	        This information is also extracted from the process file
#
PROCESSCOMB="ply,me1 ply,me2 me1,me2 me1,me3 me2,me3 me2,me4 me3,me4 me3,me5 me4,me5 me4,me6 me5,me6 me5,me7 me6,me7 me6,me8 me7,me8 me7,alrdl me8,alrdl"
PROCESSCOMBRANGE="0.48 0.6 0.48 0.48 0.6 0.6 0.6 0.6 0.6 0.6 0.6 0.6 0.6 0.6 1.2 1.2 1.2"
PROCESSCOMBSEP="3.2 3.2 3.2 3.2 3.2 3.2 3.2 3.2 3.2 3.2 3.2 8 8 8 8 16 16"
#
# SUBRESISTIVE list of ext layers - substrate and others which should not short 
SUBRESISTIVE=
# VARIATIONPARAMETERS - variation file contents for simulating process parameter variations. 
#
VARIATIONPARAM=
#
# Gate specifications. (See capgen -p[a])
#
# PGATE - process gate layers
# EXTGATE - extraction gate layers.  MOS and LDD device layers specified
#           in the process to extraction mapping file
#
PGATE="ply"
EXTGATE=""
#
# Gate capacitance blocking
#
# POLYGATES - gate,poly,diff layer triplets specified in capgen -p options
#
POLYGATES="Allgates,ply,dif"
#
# Cap mask layer specifications. (See capgen -c)
#
# EXTMASK - extraction mask layers.  These layers are from the -c file
#           and act as filters to avoid counting again capacitance which
#           has already been included in the various canonical devices
#           Note: number of EXTMASK + EXTGATE + TPROCESS layers may not
#           exceed 16
#
EXTMASK=
#
# PAD specifications
#
PADDEV=
PADTERM=
#
# MOSFET Device specifications
#
MOSDEV="NG_HS_MOS_1 PG_HS_MOS_2 MNGATE_C_MOS_3 MPGATE_C_MOS_4 NTGATE_MOS_5 PTGATE_MOS_6 NSGATE_MOS_7 TGNSGATE_MOS_8 NLGATE_MOS_9 PLGATE_MOS_10 NHLGATE_MOS_11 PHLGATE_MOS_12 NLGAT_MOS_13 NHLGAT_MOS_14 NLTWGATE_MOS_15 NLTGTWGATE_MOS_16 NG_LL_MOS_17 PG_LL_MOS_18"
MOSSRCDRN="nsd psd nsd psd nsd psd nsd nsd nsd psd nsd psd nsd nsd nsd nsd nsd psd"
MOSGATE="ply ply ply ply ply ply ply ply ply ply ply ply ply ply ply ply ply ply"
MOSSUB="PSUB wel PSUB wel PSUB wel TWEL TWEL PSUB wel PSUB wel PSUB PSUB TWEL TWEL PSUB wel"
MOSTYPE="n_12_hsl130e p_12_hsl130e n_12_hsl130e_av2 p_12_hsl130e_av2 n_hg_33_l130e p_hg_33_l130e n_bpw_12_hsl130e n_hgbpw_33_l130e n_lv_12_hsl130e p_lv_12_hsl130e n_hglv_33_l130e p_hglv_33_l130e n_nvt_12_hsl130e n_hgnvt_33_l130e n_lvbpw_12_hsl130e n_hglvbpw_33_l130e n_12_lll130e p_12_lll130e"
MOSMODEL="n_12_hsl130e p_12_hsl130e n_12_hsl130e p_12_hsl130e n_hg_33_l130e p_hg_33_l130e n_bpw_12_hsl130e n_hgbpw_33_l130e n_lv_12_hsl130e p_lv_12_hsl130e n_hglv_33_l130e p_hglv_33_l130e n_nvt_12_hsl130e n_hgnvt_33_l130e n_lvbpw_12_hsl130e n_hglvbpw_33_l130e n_12_lll130e p_12_lll130e"
MOSDF2MODEL="N_12_HSL130E#20ivpcell P_12_HSL130E#20ivpcell NCAP_HSL130E#20ivpcell PCAP_HSL130E#20ivpcell N_HG_33_L130E#20ivpcell P_HG_33_L130E#20ivpcell N_BPW_12_HSL130E#20ivpcell N_HGBPW_33_L130E#20ivpcell N_LV_12_HSL130E#20ivpcell P_LV_12_HSL130E#20ivpcell N_HGLV_33_L130E#20ivpcell P_HGLV_33_L130E#20ivpcell N_NVT_12_HSL130E#20ivpcell N_HGNVT_33_L130E#20ivpcell N_LVBPW_12_HSL130E#20ivpcell N_HGLVBPW_33_L130E#20ivpcell N_12_LLL130E#20ivpcell P_12_LLL130E#20ivpcell"
MOSLDDDIFFCONTS=
#
# LDD Device specifications
#
LDDDEV=
LDDDRN=
LDDSRC=
LDDGATE=
LDDSUB=
LDDTYPE=
LDDMODEL=
LDDDF2MODEL=
#
# MOS model file (for ADVGEN)
#
MOSMODELFILE=
#
# BJT Device specifications
#
BJTDEV="bjt_v5_mm_BJT_33 bjt_v10_mm_BJT_34 bjt_v15_mm_BJT_35"
BJTCOL="PSUB PSUB PSUB"
BJTBASE="wel wel wel"
BJTEMIT="qte qte qte"
BJTSUB="- - -"
BJTTYPE="pnp_v50x50_l130e pnp_v100x100_l130e pnp_v150x150_l130e"
BJTMODEL="pnp_v50x50_l130e pnp_v100x100_l130e pnp_v150x150_l130e"
BJTDF2MODEL="PNP_V50X50_L130E#20ivpcell PNP_V100X100_L130E#20ivpcell PNP_V150X150_L130E#20ivpcell"
BJTMF=
#
# RESISTOR Device specifications
#
RESDEV="welres_RES_19"
RESTERM="wel"
RESTERM2="-"
RESSUB="-"
RESTYPE="RSNWELL"
RESMODEL="RSNWELL"
RESDF2MODEL="RSNWELL"
RESPARAM="1"
#
# RES model file (for ADVGEN)
#
RESMODELFILE=
#
# CAP Device specifications
#
CAPDEV=
CAPTERM1=
CAPTERM2=
CAPACONST=
CAPSUB=
CAPTYPE=
CAPMODEL=
CAPDF2MODEL=
CAPPARAM=
CAPMF=
#
# DIODE Device specifications
#
DIODEV="dndiod_mm_DIODE_29 dpdiod_mm_DIODE_30 dnwdiod_mm_DIODE_31"
DIOTERM1="PSUB psd PSUB"
DIOTERM2="nsd wel wel"
DIOSUB="- - -"
DIOTYPE="dion_l130e diop_l130e dionw_l130e"
DIOMODEL="dion_l130e diop_l130e dionw_l130e"
DIODF2MODEL="DION_L130E#20ivpcell DIOP_L130E#20ivpcell DIONW_L130E#20ivpcell"
DIOPARAM="1 1 1"
DIOMF=
#
# GENERIC Device specifications
#
GENDEV="CMMC_Device_32 MNGATE_RF_Device_36 MPGATE_RF_Device_37 NTGATE_RF_Device_38 PTGATE_RF_Device_39 NSGATE_RF_Device_40 TGNSGATE_RF_Device_41 nshrpyr_rf_Device_42 nsppyr_rf_Device_43 nsnpyr_rf_Device_44 npn5x5_s_rf_Device_45 npn2_s_rf_Device_46 npn5x5_n_rf_Device_47 npn2_n_rf_Device_48 pnp5x5_n_rf_Device_49 pnp2_n_rf_Device_50 nsdtw_rf_Device_51 dpesd_rf_Device_52 varmis_rf12_Device_53 varmis_rf33_Device_54 vard_rf_Device_55 CMMC_RF_Device_56 MOMVP1_RF_Device_59 MOMVP2_RF_Device_62 MOM_MESH_SY_WEL_Device_63 MOM_MESH_SY_PSUB_Device_64 MOM_MESH_ASY_WEL_Device_65 MOM_MESH_ASY_PSUB_Device_66 p_rf_pad_Device_67 N_IND_CR_0_Device_68 N_IND_CR_Device_69 N_IND_CR_P_Device_70 N_IND_SY_Device_71 N_IND_SY_P_Device_72 N_IND_SYC_Device_73 N_IND_SYC_P_Device_74 N_IND_SQ_0_Device_75 N_IND_SQ_Device_76 N_IND_SQ_P_Device_77 MOM_ARRAY_VP3_RFVCL_1_Device_78 MOM_ARRAY_VP3_RFVCL_2_Device_79 MOM_ARRAY_VP3_RFVCL_3_Device_80 MOM_ARRAY_VP3_RFVCL_4_Device_81 MOM_ARRAY_VP4_RFVCL_1_Device_82 MOM_ARRAY_VP4_RFVCL_2_Device_83 MOM_ARRAY_VP4_RFVCL_3_Device_84 MOM_ARRAY_VP4_RFVCL_4_Device_85"
GENDEVDF2MODEL="MIMCAPS_MML130E#20ivpcell N_12_RF#20ivpcell P_12_RF#20ivpcell N_33_RF#20ivpcell P_33_RF#20ivpcell N_BPW_12_RF#20ivpcell N_BPW_33_RF#20ivpcell RNHR_RF#20ivpcell #20RNPPO_RF#20ivpcell RNNPO_RF#20ivpcell NPN_SV50X50_RF#20ivpcell NPN_SVL20_RF#20ivpcell NPN_NV50X50_RF#20ivpcell NPN_NVL20_RF#20ivpcell PNP_NV50X50_RF#20ivpcell PNP_NVL20_RF#20ivpcell DIODN_ESD_RF#20ivpcell DIOP_ESD_RF#20ivpcell VARMIS_12_RF#20ivpcell VARMIS_33_RF#20ivpcell VARDIOP_RF#20ivpcell MIMCAPS_RF#20ivpcell MOMCAPS_RF#20ivpcell MOMCAPS_ASY_RF#20ivpcell MOMCAPS_SYMESH_MM#20ivpcell MOMCAPS_SYMESH_MM#20ivpcell MOMCAPS_ASMESH_MM#20ivpcell MOMCAPS_ASMESH_MM#20ivpcell PAD_RF#20ivpcell L_CR20K_RF#20ivpcell L_NWCR20K_RFVIL#20ivpcell L_CR20K_RFVIL#20ivpcell L_NWSY20K_RFVIL#20ivpcell L_SY20K_RFVIL#20ivpcell L_NWSY20KCT_RFVIL#20ivpcell L_SY20KCT_RFVIL#20ivpcell L_SQSK_RF#20ivpcell L_NWSQSK_RFVIL#20ivpcell L_SQSK_RFVIL#20ivpcell MOMCAPS_Array_VP3_RF MOMCAPS_Array_VP3_RF MOMCAPS_Array_VP3_RF MOMCAPS_Array_VP3_RF MOMCAPS_Array_VP4_RF MOMCAPS_Array_VP4_RF MOMCAPS_Array_VP4_RF MOMCAPS_Array_VP4_RF"
GENTERMS="MMCTP,MMCBP rfnd,ply,rfns,PSUB rfpd,ply,rfps,wel,PWELL rfnd,ply,rfns,PSUB rfpd,ply,rfps,wel,PWELL rfnd,ply,rfns,TWEL,wel,PWELL rfnd,ply,rfns,TWEL,wel,PWELL ply,ply,wel,PWELL ply,ply,wel,PWELL ply,ply,wel,PWELL nsd,TWEL,wel,PSUB nsd,TWEL,wel,PSUB nsd,TWEL,wel,PSUB nsd,TWEL,wel,PSUB psd,wel,PSUB psd,wel,PSUB TWEL,nsd,wel,PSUB psd,wel,PSUB ply,wel,PWELL ply,wel,PWELL psd,wel,PSUB MMCTP,MMCBP,wel,PSUB MOM1_term,MOM1_term,wel,PSUB MOM2_term,MOM1_term,wel,PSUB MESH_SY_P1,MESH_SY_M1,MESH_SY_P2,MESH_SY_M2,wel MESH_SY_P1,MESH_SY_M1,MESH_SY_P2,MESH_SY_M2,PSUB MESH_ASY_P1,MESH_ASY_M1,MESH_ASY_P2,MESH_ASY_M2,wel MESH_ASY_P1,MESH_ASY_M1,MESH_ASY_P2,MESH_ASY_M2,PSUB AL_RDL,PSUB CRTERM1,CRTERM2,wel,PSUB CRTERM1,CRTERM2,wel,PSUB CRTERM1,CRTERM2,PSUB CRTERM1,CRTERM1,wel,PSUB CRTERM1,CRTERM1,PSUB CRTERM1,CRTERM1,CRTERM2,wel,PSUB CRTERM1,CRTERM1,CRTERM2,PSUB Lterm2,Lterm1,wel,PSUB Lterm2,Lterm1,wel,PSUB Lterm2,Lterm1,PSUB VP3_ME2_1,VP3_ME3_1,wel,PSUB VP3_ME3_2,VP3_ME4_2,wel,PSUB VP3_ME4_3,VP3_ME5_3,wel,PSUB VP3_ME5_4,VP3_ME6_4,wel,PSUB VP4_ME2_1,VP4_ME3_1,wel,PSUB VP4_ME3_2,VP4_ME4_2,wel,PSUB VP4_ME4_3,VP4_ME5_3,wel,PSUB VP4_ME5_4,VP4_ME6_4,wel,PSUB"
GENMOS=
GENMOSSRC=
GENMOSDRN=
GENMOSGATE=
GENMOSSUB=
GENMOSSUB2=
GENMOSTYPE=
GENCDEV="MOMVP1_MM_Device_57 MOMVP1_MM_Device_58 MOMVP2_MM_Device_60 MOMVP2_MM_Device_61"
GENCTERMS="MOM1_term,MOM1_term,wel MOM1_term,MOM1_term,PSUB MOM2_term_P,MOM2_term_M,wel MOM2_term_P,MOM2_term_M,PSUB"
GENCCONST="-,- -,- -,- -,-"
GENRDEV="snyres_mm_Device_20 spyres_mm_Device_21 snpyr_mm_Device_22 sppyr_mm_Device_23 nshrpyr_wel_Device_24 nshrpyr_psub_Device_25 nsndres_mm_Device_26 nsppyr_wel_Device_27 nsppyr_psub_Device_28"
GENRTERMS="nsd,PSUB psd,wel ply,PSUB ply,wel ply,wel ply,PSUB nsd,PSUB ply,wel ply,PSUB"
GENRCONST="- - cmodel:1.037e-16 cmodel:1.037e-16 cmodel:1.037e-16 cmodel:1.037e-16 - cmodel:1.037e-16 cmodel:1.037e-16"
#
# Capgen pax command and .so files
#
COEFF="Y"
CAPCMD="${RCXBIN}/paxfile_coeff"
CAPSO="${RCXBIN}/cap64.so"
LVSFILE="${RCXBIN}/lvsfile"
#
# Do not modify the following flags
#
CAP_SW3D="Y"
CAP_CN3D="N"
#
# If CAP_CORRECTION=Y, material which forms
# canonical capacitors was included in parasitic
# extraction (subtract canonical capacitance from
# parasitic capacitance to avoid double counting)
#
CAP_CORRECTION="N"
RESMODELNAME="N"
NO_CAP_CORRECTION="N"
CANONICAL_RES_CAPS="N"
EXTRACT_MOS_DIFFUSION_AP_NW="N"
AP_SCALE_FACTOR=
CDL="N"
NEWPATTERN="Y"
NEBULASCALE=
#
# Variables for virtual metal fill
VMFCONN=
VMFFSEP=
VMFLAYERS=
VMFSSEPMAX=
VMFSSEPMIN=
VMFTYPE=
VMFWIDTH=
#
CONFORMAL="N"
#
LENGTH_UNITS="meter"
BLOCKINGLAYERS=
COLORICT=
COLORNO=
COLOREXT=
CAPS2DVERSION="* caps2d version: 9"
QRCTECHFILEVERSION=
#
STAMPSTMTS="PWBLK:ptap_p PSUB:ptap wel:ntap TWEL:ttap PSUB_P:ptap_all B_DNW:wel qte:psd PWELL:PSUB rfpd:psd rfps:psd rfnd:nsd rfns:nsd"
RMPROCLAYERS="sub dif ply spacer liner contact me1 v1a v1b v1c v1d v1e me2 v2a v2b v2c v2d v2e me3 v3a v3b v3c v3d v3e me4 v4a v4b v4c v4d v4e me5 v5a v5b v5c v5d v5e me6 v6a v6b v6c v6d v6e me7 v7a v7b v7c v7d v7e me8 v8a v8b v8c v8d v8e alrdl passv1 pesin air"
RMEXTLAYERS="PSUB wel nsd psd ply spacer liner contact ME1 v1a v1b v1c v1d v1e ME2 v2a v2b v2c v2d v2e ME3 v3a v3b v3c v3d v3e ME4 v4a v4b v4c v4d v4e ME5 v5a v5b v5c v5d v5e ME6 v6a v6b v6c v6d v6e me7 v7a v7b v7c v7d v7e me8 v8a v8b v8c v8d v8e AL_RDL passv1 pesin air"
#
# CAPGENOPTS - command-line options used to generate the run-specific
#              RCXspiceINIT/RCXdspfINIT data files
#
CAPGENOPTS="-techdir /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-LOGIC_MIXED_MODE13-1P8M2T-FSG_TOP_METAL8K_L130E_ASSURA-LPE-1.3-P4 -lvs /uwa_network_storage/shared/studentdata/ELEC/ELEC5503/Group-01/SmallPixel/myvirtuoso/Project_Lib1/dff.xcn -p2lvs /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-LOGIC_MIXED_MODE13-1P8M2T-FSG_TOP_METAL8K_L130E_ASSURA-LPE-1.3-P4/p2lvsfile -reseqn -sw3d -length_units meter -p ply,Allgates,dif -blocking MOMVP1,me1,me2,me3,me4,me5,me6 -blocking MOMVP2,me1,me2,me3,me4,me5,me6 -cap_unit 1 /uwa_network_storage/shared/studentdata/ELEC/ELEC5503/Group-01/SmallPixel/myvirtuoso/Project_Lib1/dff"
#
# END: Initializations
#------------------------------------------
