<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\impl\gwsynthesis\lutnet.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\tang_nano_4k_mnist.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\tang_nano_4k_mnist.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Nov  1 13:11:08 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>9079</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>6178</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>37</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>690</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>19</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>in_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>in_clk </td>
</tr>
<tr>
<td>ov2640_pixclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>ov2640_pixclk_ibuf/I </td>
</tr>
<tr>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>in_clk_ibuf/I</td>
<td>in_clk</td>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>in_clk_ibuf/I</td>
<td>in_clk</td>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>80.808</td>
<td>12.375
<td>0.000</td>
<td>40.404</td>
<td>in_clk_ibuf/I</td>
<td>in_clk</td>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750
<td>0.000</td>
<td>4.040</td>
<td>in_clk_ibuf/I</td>
<td>in_clk</td>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>6.289</td>
<td>159.000
<td>0.000</td>
<td>3.145</td>
<td>in_clk_ibuf/I</td>
<td>in_clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>6.289</td>
<td>159.000
<td>0.000</td>
<td>3.145</td>
<td>in_clk_ibuf/I</td>
<td>in_clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>12.579</td>
<td>79.500
<td>0.000</td>
<td>6.289</td>
<td>in_clk_ibuf/I</td>
<td>in_clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>18.868</td>
<td>53.000
<td>0.000</td>
<td>9.434</td>
<td>in_clk_ibuf/I</td>
<td>in_clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUT</td>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/CLKOUT </td>
</tr>
<tr>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>12.579</td>
<td>79.500
<td>0.000</td>
<td>6.289</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>in_clk</td>
<td>27.000(MHz)</td>
<td>203.713(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>ov2640_pixclk</td>
<td>50.000(MHz)</td>
<td>61.058(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>12.375(MHz)</td>
<td>115.040(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>159.000(MHz)</td>
<td>367.977(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td style="color: #FF0000;" class = "error">65.146(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>79.500(MHz)</td>
<td>80.943(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of u_TMDS_PLLVR/pllvr_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_TMDS_PLLVR/pllvr_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_TMDS_PLLVR/pllvr_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_GW_PLLVR/pllvr_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_GW_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_GW_PLLVR/pllvr_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>in_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>in_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ov2640_pixclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ov2640_pixclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-1.882</td>
<td>1</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-16.278</td>
<td>bin_img[6]_22_s0/Q</td>
<td>bin_view_s0/D</td>
<td>ov2640_pixclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.064</td>
<td>1.845</td>
<td>14.174</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-7.051</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub5/i_MnistLutSimple_sub5_base/ff_8.lut_8_ff_s0/Q</td>
<td>mnist_view_s0/D</td>
<td>ov2640_pixclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.064</td>
<td>1.845</td>
<td>4.947</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-4.812</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[8]/D</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.289</td>
<td>2.757</td>
<td>8.018</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-4.770</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[7]/D</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.289</td>
<td>2.757</td>
<td>7.976</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-4.728</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[6]/D</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.289</td>
<td>2.757</td>
<td>7.933</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-4.686</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[5]/D</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.289</td>
<td>2.757</td>
<td>7.891</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-4.643</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[4]/D</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.289</td>
<td>2.757</td>
<td>7.849</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-4.601</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[3]/D</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.289</td>
<td>2.757</td>
<td>7.807</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-4.559</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[2]/D</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.289</td>
<td>2.757</td>
<td>7.764</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-4.517</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[1]/D</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.289</td>
<td>2.757</td>
<td>7.722</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-4.049</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_1_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_1_s0/D</td>
<td>ov2640_pixclk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.125</td>
<td>1.845</td>
<td>2.003</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-3.947</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_2_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_2_s0/D</td>
<td>ov2640_pixclk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.125</td>
<td>1.845</td>
<td>1.901</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-3.835</td>
<td>u_syn_gen/O_vs_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0_s1/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.127</td>
<td>0.000</td>
<td>3.636</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-3.833</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_3_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_3_s0/D</td>
<td>ov2640_pixclk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.125</td>
<td>1.845</td>
<td>1.787</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-3.591</td>
<td>u_syn_gen/O_vs_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.127</td>
<td>0.000</td>
<td>3.392</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-3.474</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_5_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_5_s0/D</td>
<td>ov2640_pixclk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.125</td>
<td>1.845</td>
<td>1.428</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-3.474</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_8_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_8_s0/D</td>
<td>ov2640_pixclk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.125</td>
<td>1.845</td>
<td>1.428</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-3.448</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_10_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_10_s0/D</td>
<td>ov2640_pixclk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.125</td>
<td>1.845</td>
<td>1.402</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-3.352</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_7_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_7_s0/D</td>
<td>ov2640_pixclk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.125</td>
<td>1.845</td>
<td>1.306</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-3.340</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_9_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_9_s0/D</td>
<td>ov2640_pixclk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.125</td>
<td>1.845</td>
<td>1.294</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-3.226</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_0_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_0_s0/D</td>
<td>ov2640_pixclk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.125</td>
<td>1.845</td>
<td>1.180</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-3.226</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_4_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_4_s0/D</td>
<td>ov2640_pixclk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.125</td>
<td>1.845</td>
<td>1.180</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.981</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_6_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_6_s0/D</td>
<td>ov2640_pixclk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.125</td>
<td>1.845</td>
<td>0.935</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.971</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync[4]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CE</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.349</td>
<td>0.099</td>
<td>3.003</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.700</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_4_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_4_s0/D</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.127</td>
<td>0.000</td>
<td>2.501</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.983</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/CALIB</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.838</td>
<td>0.885</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.983</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/CALIB</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.838</td>
<td>0.885</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.781</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/CALIB</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.838</td>
<td>1.087</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.781</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/CALIB</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.838</td>
<td>1.087</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.558</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/CALIB</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.838</td>
<td>1.310</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.358</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/CALIB</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.838</td>
<td>1.510</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.329</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/CALIB</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.838</td>
<td>1.539</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.329</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/CALIB</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.838</td>
<td>1.539</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.510</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_0_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_0_s0/D</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>0.670</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.510</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_1_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_1_s0/D</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>0.670</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.510</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_3_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_3_s0/D</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>0.670</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.510</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_7_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_7_s0/D</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>0.670</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.352</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_8_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_8_s0/D</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>0.827</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.351</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_10_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_10_s0/D</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>0.828</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.314</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_6_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_6_s0/D</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>0.865</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.140</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_2_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_2_s0/D</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.039</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.140</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_5_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_5_s0/D</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.039</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.140</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_9_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_9_s0/D</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.039</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.126</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_4_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_4_s0/D</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.054</td>
</tr>
<tr>
<td>20</td>
<td>0.392</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_5_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_5_s0/D</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
<tr>
<td>21</td>
<td>0.392</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_7_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_7_s0/D</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
<tr>
<td>22</td>
<td>0.392</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_8_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_8_s0/D</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
<tr>
<td>23</td>
<td>0.392</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_5_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_5_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
<tr>
<td>24</td>
<td>0.392</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_7_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_7_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
<tr>
<td>25</td>
<td>0.392</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_8_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_8_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.518</td>
<td>u_reset/reg_reset_s0/Q</td>
<td>u_clkdiv/RESETN</td>
<td>in_clk:[R]</td>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>0.683</td>
<td>6.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-5.691</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>2.673</td>
<td>3.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-5.691</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>2.673</td>
<td>3.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-5.691</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>2.673</td>
<td>3.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-5.691</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>2.673</td>
<td>3.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.691</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>2.673</td>
<td>3.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.691</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>2.673</td>
<td>3.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.691</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>2.673</td>
<td>3.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-5.691</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>2.673</td>
<td>3.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-3.188</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.349</td>
<td>-0.179</td>
<td>3.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-3.188</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.349</td>
<td>-0.179</td>
<td>3.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-3.188</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.349</td>
<td>-0.179</td>
<td>3.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-3.188</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.349</td>
<td>-0.179</td>
<td>3.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-3.188</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.349</td>
<td>-0.179</td>
<td>3.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-3.188</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.349</td>
<td>-0.179</td>
<td>3.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-3.188</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.349</td>
<td>-0.179</td>
<td>3.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-3.188</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.349</td>
<td>-0.179</td>
<td>3.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.848</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>-0.170</td>
<td>3.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.848</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>-0.170</td>
<td>3.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.848</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>-0.170</td>
<td>3.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.848</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>-0.170</td>
<td>3.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.848</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>-0.170</td>
<td>3.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.848</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>-0.170</td>
<td>3.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.848</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>-0.170</td>
<td>3.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.848</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>-0.170</td>
<td>3.653</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.203</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_0_s3/CLEAR</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.391</td>
</tr>
<tr>
<td>2</td>
<td>0.203</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_1_s4/CLEAR</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.391</td>
</tr>
<tr>
<td>3</td>
<td>0.203</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1_s0/CLEAR</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.391</td>
</tr>
<tr>
<td>4</td>
<td>0.203</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_0_s0/CLEAR</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.391</td>
</tr>
<tr>
<td>5</td>
<td>0.203</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_1_s0/CLEAR</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.391</td>
</tr>
<tr>
<td>6</td>
<td>0.203</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_2_s0/CLEAR</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.391</td>
</tr>
<tr>
<td>7</td>
<td>0.203</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_3_s0/CLEAR</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.391</td>
</tr>
<tr>
<td>8</td>
<td>0.203</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_4_s0/CLEAR</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.391</td>
</tr>
<tr>
<td>9</td>
<td>0.203</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_5_s0/CLEAR</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.391</td>
</tr>
<tr>
<td>10</td>
<td>0.203</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_6_s0/CLEAR</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.391</td>
</tr>
<tr>
<td>11</td>
<td>0.203</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_7_s0/CLEAR</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.391</td>
</tr>
<tr>
<td>12</td>
<td>0.203</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_8_s0/CLEAR</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.391</td>
</tr>
<tr>
<td>13</td>
<td>0.203</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_9_s0/CLEAR</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.391</td>
</tr>
<tr>
<td>14</td>
<td>0.203</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_10_s0/CLEAR</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.391</td>
</tr>
<tr>
<td>15</td>
<td>0.203</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_11_s0/CLEAR</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.391</td>
</tr>
<tr>
<td>16</td>
<td>0.203</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_12_s0/CLEAR</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.391</td>
</tr>
<tr>
<td>17</td>
<td>0.203</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_13_s0/CLEAR</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.391</td>
</tr>
<tr>
<td>18</td>
<td>0.203</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_14_s0/CLEAR</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.391</td>
</tr>
<tr>
<td>19</td>
<td>0.203</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_15_s0/CLEAR</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.391</td>
</tr>
<tr>
<td>20</td>
<td>0.203</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_16_s0/CLEAR</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.391</td>
</tr>
<tr>
<td>21</td>
<td>0.203</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_17_s0/CLEAR</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.391</td>
</tr>
<tr>
<td>22</td>
<td>0.203</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_18_s0/CLEAR</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.391</td>
</tr>
<tr>
<td>23</td>
<td>0.203</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_19_s0/CLEAR</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.391</td>
</tr>
<tr>
<td>24</td>
<td>0.203</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_20_s0/CLEAR</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.391</td>
</tr>
<tr>
<td>25</td>
<td>0.203</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_21_s0/CLEAR</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.391</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.161</td>
<td>3.087</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>counter_23_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.161</td>
<td>3.087</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>counter_22_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.161</td>
<td>3.087</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>counter_21_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.161</td>
<td>3.087</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>counter_20_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.161</td>
<td>3.087</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>counter_19_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.161</td>
<td>3.087</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>counter_18_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.161</td>
<td>3.087</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>counter_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.161</td>
<td>3.087</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>counter_6_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.161</td>
<td>3.087</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>counter_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.161</td>
<td>3.087</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>counter_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3356.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_img[6]_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin_view_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>3342.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>3342.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>bin_img[6]_22_s0/CLK</td>
</tr>
<tr>
<td>3342.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C28[1][B]</td>
<td style=" font-weight:bold;">bin_img[6]_22_s0/Q</td>
</tr>
<tr>
<td>3348.972</td>
<td>6.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[2][B]</td>
<td>n4397_s69/I1</td>
</tr>
<tr>
<td>3349.566</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C29[2][B]</td>
<td style=" background: #97FFFF;">n4397_s69/F</td>
</tr>
<tr>
<td>3349.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[2][A]</td>
<td>n4397_s61/I1</td>
</tr>
<tr>
<td>3349.677</td>
<td>0.111</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C29[2][A]</td>
<td style=" background: #97FFFF;">n4397_s61/O</td>
</tr>
<tr>
<td>3349.677</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[2][B]</td>
<td>n4397_s58/I1</td>
</tr>
<tr>
<td>3349.809</td>
<td>0.131</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C29[2][B]</td>
<td style=" background: #97FFFF;">n4397_s58/O</td>
</tr>
<tr>
<td>3349.809</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[1][B]</td>
<td>n4397_s57/I0</td>
</tr>
<tr>
<td>3349.940</td>
<td>0.131</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C29[1][B]</td>
<td style=" background: #97FFFF;">n4397_s57/O</td>
</tr>
<tr>
<td>3350.255</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[0][A]</td>
<td>n5146_s118/I0</td>
</tr>
<tr>
<td>3351.070</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C28[0][A]</td>
<td style=" background: #97FFFF;">n5146_s118/F</td>
</tr>
<tr>
<td>3352.518</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td>n5146_s134/I0</td>
</tr>
<tr>
<td>3353.333</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td style=" background: #97FFFF;">n5146_s134/F</td>
</tr>
<tr>
<td>3354.283</td>
<td>0.951</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>n5146_s58/I3</td>
</tr>
<tr>
<td>3354.747</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td style=" background: #97FFFF;">n5146_s58/F</td>
</tr>
<tr>
<td>3355.591</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[2][A]</td>
<td>n5146_s150/I2</td>
</tr>
<tr>
<td>3356.200</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[2][A]</td>
<td style=" background: #97FFFF;">n5146_s150/F</td>
</tr>
<tr>
<td>3356.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[2][A]</td>
<td>n5146_s147/I0</td>
</tr>
<tr>
<td>3356.311</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[2][A]</td>
<td style=" background: #97FFFF;">n5146_s147/O</td>
</tr>
<tr>
<td>3356.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[2][B]</td>
<td>n5146_s41/I1</td>
</tr>
<tr>
<td>3356.432</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[2][B]</td>
<td style=" background: #97FFFF;">n5146_s41/O</td>
</tr>
<tr>
<td>3356.443</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[2][B]</td>
<td style=" font-weight:bold;">bin_view_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.064</td>
<td>3340.064</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.064</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.309</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.488</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[2][B]</td>
<td>bin_view_s0/CLK</td>
</tr>
<tr>
<td>3340.458</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bin_view_s0</td>
</tr>
<tr>
<td>3340.161</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C19[2][B]</td>
<td>bin_view_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.064</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.901, 27.520%; route: 9.934, 70.084%; tC2Q: 0.340, 2.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3347.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub5/i_MnistLutSimple_sub5_base/ff_8.lut_8_ff_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mnist_view_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>3342.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>3342.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub5/i_MnistLutSimple_sub5_base/ff_8.lut_8_ff_s0/CLK</td>
</tr>
<tr>
<td>3342.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" font-weight:bold;">u_MnistLutSimple/i_MnistLutSimple_sub5/i_MnistLutSimple_sub5_base/ff_8.lut_8_ff_s0/Q</td>
</tr>
<tr>
<td>3343.451</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td>n5192_s27/I1</td>
</tr>
<tr>
<td>3344.266</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td style=" background: #97FFFF;">n5192_s27/F</td>
</tr>
<tr>
<td>3345.702</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>n5192_s28/I3</td>
</tr>
<tr>
<td>3346.296</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">n5192_s28/F</td>
</tr>
<tr>
<td>3346.606</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td>n5192_s25/I0</td>
</tr>
<tr>
<td>3347.216</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td style=" background: #97FFFF;">n5192_s25/F</td>
</tr>
<tr>
<td>3347.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td style=" font-weight:bold;">mnist_view_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.064</td>
<td>3340.064</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.064</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.309</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.488</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td>mnist_view_s0/CLK</td>
</tr>
<tr>
<td>3340.458</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mnist_view_s0</td>
</tr>
<tr>
<td>3340.161</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C19[1][A]</td>
<td>mnist_view_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.064</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.018, 40.788%; route: 2.590, 52.347%; tC2Q: 0.340, 6.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.812</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>6.289</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>9.471</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.556</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.975</td>
<td>0.420</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/STEP[5]</td>
</tr>
<tr>
<td>12.870</td>
<td>2.895</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>13.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>13.622</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>13.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>13.665</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>14.804</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C4[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>15.413</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C4[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>16.368</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>16.776</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C2[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>16.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C2[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>16.818</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C2[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/COUT</td>
</tr>
<tr>
<td>16.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_2_0/CIN</td>
</tr>
<tr>
<td>16.860</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C2[1][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_2_0/COUT</td>
</tr>
<tr>
<td>16.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_3_0/CIN</td>
</tr>
<tr>
<td>16.902</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_3_0/COUT</td>
</tr>
<tr>
<td>16.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_4_0/CIN</td>
</tr>
<tr>
<td>16.945</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_4_0/COUT</td>
</tr>
<tr>
<td>16.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C3[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_5_0/CIN</td>
</tr>
<tr>
<td>16.987</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C3[0][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_5_0/COUT</td>
</tr>
<tr>
<td>16.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C3[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_6_0/CIN</td>
</tr>
<tr>
<td>17.029</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C3[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_6_0/COUT</td>
</tr>
<tr>
<td>17.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C3[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_7_0/CIN</td>
</tr>
<tr>
<td>17.071</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_7_0/COUT</td>
</tr>
<tr>
<td>17.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C3[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_s_8_0/CIN</td>
</tr>
<tr>
<td>17.488</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_s_8_0/SUM</td>
</tr>
<tr>
<td>17.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>12.579</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.823</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.003</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[8]/CLK</td>
</tr>
<tr>
<td>12.973</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[8]</td>
</tr>
<tr>
<td>12.676</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.757</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.289</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.184, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.943, 36.711%; route: 4.989, 62.227%; tC2Q: 0.085, 1.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>6.289</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>9.471</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.556</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.975</td>
<td>0.420</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/STEP[5]</td>
</tr>
<tr>
<td>12.870</td>
<td>2.895</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>13.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>13.622</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>13.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>13.665</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>14.804</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C4[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>15.413</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C4[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>16.368</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>16.776</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C2[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>16.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C2[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>16.818</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C2[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/COUT</td>
</tr>
<tr>
<td>16.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_2_0/CIN</td>
</tr>
<tr>
<td>16.860</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C2[1][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_2_0/COUT</td>
</tr>
<tr>
<td>16.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_3_0/CIN</td>
</tr>
<tr>
<td>16.902</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_3_0/COUT</td>
</tr>
<tr>
<td>16.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_4_0/CIN</td>
</tr>
<tr>
<td>16.945</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_4_0/COUT</td>
</tr>
<tr>
<td>16.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C3[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_5_0/CIN</td>
</tr>
<tr>
<td>16.987</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C3[0][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_5_0/COUT</td>
</tr>
<tr>
<td>16.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C3[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_6_0/CIN</td>
</tr>
<tr>
<td>17.029</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C3[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_6_0/COUT</td>
</tr>
<tr>
<td>17.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C3[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_7_0/CIN</td>
</tr>
<tr>
<td>17.446</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_7_0/SUM</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>12.579</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.823</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.003</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[7]/CLK</td>
</tr>
<tr>
<td>12.973</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[7]</td>
</tr>
<tr>
<td>12.676</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C3[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.757</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.289</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.184, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.901, 36.376%; route: 4.989, 62.556%; tC2Q: 0.085, 1.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>6.289</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>9.471</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.556</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.975</td>
<td>0.420</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/STEP[5]</td>
</tr>
<tr>
<td>12.870</td>
<td>2.895</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>13.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>13.622</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>13.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>13.665</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>14.804</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C4[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>15.413</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C4[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>16.368</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>16.776</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C2[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>16.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C2[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>16.818</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C2[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/COUT</td>
</tr>
<tr>
<td>16.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_2_0/CIN</td>
</tr>
<tr>
<td>16.860</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C2[1][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_2_0/COUT</td>
</tr>
<tr>
<td>16.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_3_0/CIN</td>
</tr>
<tr>
<td>16.902</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_3_0/COUT</td>
</tr>
<tr>
<td>16.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_4_0/CIN</td>
</tr>
<tr>
<td>16.945</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_4_0/COUT</td>
</tr>
<tr>
<td>16.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C3[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_5_0/CIN</td>
</tr>
<tr>
<td>16.987</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C3[0][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_5_0/COUT</td>
</tr>
<tr>
<td>16.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C3[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_6_0/CIN</td>
</tr>
<tr>
<td>17.404</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C3[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_6_0/SUM</td>
</tr>
<tr>
<td>17.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>12.579</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.823</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.003</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[6]/CLK</td>
</tr>
<tr>
<td>12.973</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[6]</td>
</tr>
<tr>
<td>12.676</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C3[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.757</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.289</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.184, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.859, 36.037%; route: 4.989, 62.889%; tC2Q: 0.085, 1.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>6.289</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>9.471</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.556</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.975</td>
<td>0.420</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/STEP[5]</td>
</tr>
<tr>
<td>12.870</td>
<td>2.895</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>13.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>13.622</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>13.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>13.665</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>14.804</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C4[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>15.413</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C4[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>16.368</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>16.776</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C2[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>16.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C2[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>16.818</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C2[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/COUT</td>
</tr>
<tr>
<td>16.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_2_0/CIN</td>
</tr>
<tr>
<td>16.860</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C2[1][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_2_0/COUT</td>
</tr>
<tr>
<td>16.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_3_0/CIN</td>
</tr>
<tr>
<td>16.902</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_3_0/COUT</td>
</tr>
<tr>
<td>16.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_4_0/CIN</td>
</tr>
<tr>
<td>16.945</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_4_0/COUT</td>
</tr>
<tr>
<td>16.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C3[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_5_0/CIN</td>
</tr>
<tr>
<td>17.362</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C3[0][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_5_0/SUM</td>
</tr>
<tr>
<td>17.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>12.579</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.823</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.003</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[5]/CLK</td>
</tr>
<tr>
<td>12.973</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[5]</td>
</tr>
<tr>
<td>12.676</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C3[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.757</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.289</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.184, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.817, 35.695%; route: 4.989, 63.226%; tC2Q: 0.085, 1.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.643</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>6.289</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>9.471</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.556</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.975</td>
<td>0.420</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/STEP[5]</td>
</tr>
<tr>
<td>12.870</td>
<td>2.895</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>13.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>13.622</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>13.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>13.665</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>14.804</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C4[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>15.413</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C4[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>16.368</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>16.776</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C2[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>16.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C2[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>16.818</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C2[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/COUT</td>
</tr>
<tr>
<td>16.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_2_0/CIN</td>
</tr>
<tr>
<td>16.860</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C2[1][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_2_0/COUT</td>
</tr>
<tr>
<td>16.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_3_0/CIN</td>
</tr>
<tr>
<td>16.902</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_3_0/COUT</td>
</tr>
<tr>
<td>16.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_4_0/CIN</td>
</tr>
<tr>
<td>17.320</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_4_0/SUM</td>
</tr>
<tr>
<td>17.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>12.579</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.823</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.003</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[4]/CLK</td>
</tr>
<tr>
<td>12.973</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[4]</td>
</tr>
<tr>
<td>12.676</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.757</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.289</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.184, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.774, 35.349%; route: 4.989, 63.566%; tC2Q: 0.085, 1.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>6.289</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>9.471</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.556</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.975</td>
<td>0.420</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/STEP[5]</td>
</tr>
<tr>
<td>12.870</td>
<td>2.895</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>13.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>13.622</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>13.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>13.665</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>14.804</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C4[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>15.413</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C4[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>16.368</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>16.776</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C2[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>16.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C2[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>16.818</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C2[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/COUT</td>
</tr>
<tr>
<td>16.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_2_0/CIN</td>
</tr>
<tr>
<td>16.860</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C2[1][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_2_0/COUT</td>
</tr>
<tr>
<td>16.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_3_0/CIN</td>
</tr>
<tr>
<td>17.277</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_3_0/SUM</td>
</tr>
<tr>
<td>17.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>12.579</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.823</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.003</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[3]/CLK</td>
</tr>
<tr>
<td>12.973</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[3]</td>
</tr>
<tr>
<td>12.676</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C2[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.757</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.289</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.184, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.732, 34.999%; route: 4.989, 63.910%; tC2Q: 0.085, 1.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>6.289</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>9.471</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.556</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.975</td>
<td>0.420</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/STEP[5]</td>
</tr>
<tr>
<td>12.870</td>
<td>2.895</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>13.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>13.622</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>13.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>13.665</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>14.804</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C4[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>15.413</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C4[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>16.368</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>16.776</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C2[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>16.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C2[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>16.818</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C2[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/COUT</td>
</tr>
<tr>
<td>16.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_2_0/CIN</td>
</tr>
<tr>
<td>17.235</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C2[1][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_2_0/SUM</td>
</tr>
<tr>
<td>17.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>12.579</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.823</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.003</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[2]/CLK</td>
</tr>
<tr>
<td>12.973</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[2]</td>
</tr>
<tr>
<td>12.676</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C2[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.757</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.289</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.184, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.690, 34.646%; route: 4.989, 64.258%; tC2Q: 0.085, 1.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>6.289</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>9.471</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.556</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.975</td>
<td>0.420</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/STEP[5]</td>
</tr>
<tr>
<td>12.870</td>
<td>2.895</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>13.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>13.622</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>13.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C8[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>13.665</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>14.804</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C4[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>15.413</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C4[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>16.368</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>16.776</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C2[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>16.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C2[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>17.193</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C2[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/SUM</td>
</tr>
<tr>
<td>17.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>12.579</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.823</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.003</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[1]/CLK</td>
</tr>
<tr>
<td>12.973</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[1]</td>
</tr>
<tr>
<td>12.676</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C2[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.757</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.289</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.184, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.648, 34.288%; route: 4.989, 64.609%; tC2Q: 0.085, 1.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1224.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1220.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>1222.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>1222.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1222.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_1_s0/Q</td>
</tr>
<tr>
<td>1224.271</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.125</td>
<td>1220.125</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1220.369</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1220.548</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1220.518</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_1_s0</td>
</tr>
<tr>
<td>1220.222</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C7[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.663, 83.041%; tC2Q: 0.340, 16.959%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1224.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1220.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>1222.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>1222.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1222.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_2_s0/Q</td>
</tr>
<tr>
<td>1224.170</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.125</td>
<td>1220.125</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1220.369</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1220.548</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1220.518</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_2_s0</td>
</tr>
<tr>
<td>1220.222</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C3[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.561, 82.133%; tC2Q: 0.340, 17.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_syn_gen/O_vs_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>188.552</td>
<td>188.552</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>188.552</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.797</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>188.976</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>u_syn_gen/O_vs_s0/CLK</td>
</tr>
<tr>
<td>189.316</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C3[2][B]</td>
<td style=" font-weight:bold;">u_syn_gen/O_vs_s0/Q</td>
</tr>
<tr>
<td>190.268</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td>n4051_s2/I0</td>
</tr>
<tr>
<td>191.033</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C11[2][A]</td>
<td style=" background: #97FFFF;">n4051_s2/F</td>
</tr>
<tr>
<td>192.611</td>
<td>1.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>188.679</td>
<td>188.679</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>188.679</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.924</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>189.103</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0_s1/CLK</td>
</tr>
<tr>
<td>189.073</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0_s1</td>
</tr>
<tr>
<td>188.777</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C2[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.127</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 21.034%; route: 2.531, 69.624%; tC2Q: 0.340, 9.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1224.056</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1220.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>1222.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>1222.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_3_s0/CLK</td>
</tr>
<tr>
<td>1222.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_3_s0/Q</td>
</tr>
<tr>
<td>1224.056</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.125</td>
<td>1220.125</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1220.369</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1220.548</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>1220.518</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_3_s0</td>
</tr>
<tr>
<td>1220.222</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 80.994%; tC2Q: 0.340, 19.006%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_syn_gen/O_vs_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>188.552</td>
<td>188.552</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>188.552</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.797</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>188.976</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>u_syn_gen/O_vs_s0/CLK</td>
</tr>
<tr>
<td>189.316</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C3[2][B]</td>
<td style=" font-weight:bold;">u_syn_gen/O_vs_s0/Q</td>
</tr>
<tr>
<td>190.268</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td>n4051_s2/I0</td>
</tr>
<tr>
<td>191.033</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C11[2][A]</td>
<td style=" background: #97FFFF;">n4051_s2/F</td>
</tr>
<tr>
<td>192.368</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>188.679</td>
<td>188.679</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>188.679</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.924</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>189.103</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0/CLK</td>
</tr>
<tr>
<td>189.073</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0</td>
</tr>
<tr>
<td>188.777</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C12[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.127</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 22.547%; route: 2.287, 67.440%; tC2Q: 0.340, 10.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1223.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1220.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>1222.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>1222.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_5_s0/CLK</td>
</tr>
<tr>
<td>1222.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_5_s0/Q</td>
</tr>
<tr>
<td>1223.697</td>
<td>1.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.125</td>
<td>1220.125</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1220.369</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1220.548</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_5_s0/CLK</td>
</tr>
<tr>
<td>1220.518</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_5_s0</td>
</tr>
<tr>
<td>1220.222</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C3[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.088, 76.214%; tC2Q: 0.340, 23.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1223.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1220.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>1222.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>1222.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_8_s0/CLK</td>
</tr>
<tr>
<td>1222.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_8_s0/Q</td>
</tr>
<tr>
<td>1223.697</td>
<td>1.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.125</td>
<td>1220.125</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1220.369</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1220.548</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_8_s0/CLK</td>
</tr>
<tr>
<td>1220.518</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_8_s0</td>
</tr>
<tr>
<td>1220.222</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C3[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.088, 76.214%; tC2Q: 0.340, 23.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1223.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1220.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>1222.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>1222.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_10_s0/CLK</td>
</tr>
<tr>
<td>1222.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R6C7[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_10_s0/Q</td>
</tr>
<tr>
<td>1223.670</td>
<td>1.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.125</td>
<td>1220.125</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1220.369</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1220.548</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_10_s0/CLK</td>
</tr>
<tr>
<td>1220.518</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_10_s0</td>
</tr>
<tr>
<td>1220.222</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.062, 75.767%; tC2Q: 0.340, 24.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1223.575</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1220.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>1222.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>1222.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_7_s0/CLK</td>
</tr>
<tr>
<td>1222.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_7_s0/Q</td>
</tr>
<tr>
<td>1223.575</td>
<td>0.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.125</td>
<td>1220.125</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1220.369</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1220.548</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_7_s0/CLK</td>
</tr>
<tr>
<td>1220.518</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_7_s0</td>
</tr>
<tr>
<td>1220.222</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 73.993%; tC2Q: 0.340, 26.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1223.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1220.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>1222.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>1222.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_9_s0/CLK</td>
</tr>
<tr>
<td>1222.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_9_s0/Q</td>
</tr>
<tr>
<td>1223.562</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C4[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.125</td>
<td>1220.125</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1220.369</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1220.548</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_9_s0/CLK</td>
</tr>
<tr>
<td>1220.518</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_9_s0</td>
</tr>
<tr>
<td>1220.222</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C4[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.954, 73.747%; tC2Q: 0.340, 26.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1223.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1220.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>1222.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>1222.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_0_s0/CLK</td>
</tr>
<tr>
<td>1222.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_0_s0/Q</td>
</tr>
<tr>
<td>1223.448</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.125</td>
<td>1220.125</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1220.369</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1220.548</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>1220.518</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_0_s0</td>
</tr>
<tr>
<td>1220.222</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C3[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 71.212%; tC2Q: 0.340, 28.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1223.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1220.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>1222.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>1222.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>1222.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_4_s0/Q</td>
</tr>
<tr>
<td>1223.448</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.125</td>
<td>1220.125</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1220.369</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1220.548</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>1220.518</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_4_s0</td>
</tr>
<tr>
<td>1220.222</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C6[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 71.212%; tC2Q: 0.340, 28.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1223.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1220.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>1222.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>1222.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_6_s0/CLK</td>
</tr>
<tr>
<td>1222.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_6_s0/Q</td>
</tr>
<tr>
<td>1223.203</td>
<td>0.595</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.125</td>
<td>1220.125</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1220.369</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1220.548</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_6_s0/CLK</td>
</tr>
<tr>
<td>1220.518</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_6_s0</td>
</tr>
<tr>
<td>1220.222</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.595, 63.662%; tC2Q: 0.340, 36.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>191.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>188.282</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync[4]/CLK</td>
</tr>
<tr>
<td>188.621</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C10[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync[4]/Q</td>
</tr>
<tr>
<td>191.285</td>
<td>2.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.534</td>
<td>185.534</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.534</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.532</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>188.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>188.502</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p</td>
</tr>
<tr>
<td>188.314</td>
<td>-0.188</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.099</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.663, 88.690%; tC2Q: 0.340, 11.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.700</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1147.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1144.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1144.653</td>
<td>1144.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1144.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1144.898</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1145.077</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>1145.417</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_4_s0/Q</td>
</tr>
<tr>
<td>1147.578</td>
<td>2.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1144.780</td>
<td>1144.780</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1144.780</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1145.025</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1145.204</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>1145.174</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_4_s0</td>
</tr>
<tr>
<td>1144.877</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.127</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.161, 86.419%; tC2Q: 0.340, 13.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R15C6[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.265</td>
<td>0.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>3.155</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>3.218</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>3.248</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>3.248</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.838</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.638, 72.085%; tC2Q: 0.247, 27.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R15C6[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.265</td>
<td>0.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>3.155</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>3.218</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>3.248</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>3.248</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.838</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.638, 72.085%; tC2Q: 0.247, 27.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R15C6[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.467</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>3.155</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>3.218</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>3.248</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>3.248</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.838</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 77.267%; tC2Q: 0.247, 22.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R15C6[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.467</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>3.155</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>3.218</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>3.248</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>3.248</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.838</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 77.267%; tC2Q: 0.247, 22.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R15C6[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>1.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>3.155</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>3.218</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>3.248</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>3.248</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.838</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.063, 81.138%; tC2Q: 0.247, 18.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R15C6[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.890</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>3.155</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>3.218</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>3.248</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>3.248</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.838</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 83.639%; tC2Q: 0.247, 16.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R15C6[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.919</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>3.155</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>3.218</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>3.248</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>3.248</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.838</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.292, 83.947%; tC2Q: 0.247, 16.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R15C6[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.919</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>3.155</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>3.218</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>3.248</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>3.248</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.838</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.292, 83.947%; tC2Q: 0.247, 16.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C3[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C3[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_0_s0/Q</td>
</tr>
<tr>
<td>2001.048</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_0_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_0_s0</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C5[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.423, 63.116%; tC2Q: 0.247, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[2][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C4[2][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_1_s0/Q</td>
</tr>
<tr>
<td>2001.048</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_1_s0</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C5[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.423, 63.116%; tC2Q: 0.247, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_3_s0/Q</td>
</tr>
<tr>
<td>2001.048</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_3_s0</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.423, 63.116%; tC2Q: 0.247, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_7_s0/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_7_s0/Q</td>
</tr>
<tr>
<td>2001.048</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_7_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_7_s0</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.423, 63.116%; tC2Q: 0.247, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_8_s0/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_8_s0/Q</td>
</tr>
<tr>
<td>2001.205</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_8_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.580, 70.139%; tC2Q: 0.247, 29.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_10_s0/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C7[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_10_s0/Q</td>
</tr>
<tr>
<td>2001.206</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_10_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_10_s0</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C3[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 70.171%; tC2Q: 0.247, 29.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_6_s0/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C8[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_6_s0/Q</td>
</tr>
<tr>
<td>2001.243</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_6_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_6_s0</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.618, 71.448%; tC2Q: 0.247, 28.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[2][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_2_s0/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C6[2][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_2_s0/Q</td>
</tr>
<tr>
<td>2001.418</td>
<td>0.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_2_s0</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.792, 76.236%; tC2Q: 0.247, 23.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_5_s0/Q</td>
</tr>
<tr>
<td>2001.418</td>
<td>0.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_5_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_5_s0</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.792, 76.236%; tC2Q: 0.247, 23.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_9_s0/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C6[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_9_s0/Q</td>
</tr>
<tr>
<td>2001.418</td>
<td>0.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_9_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_9_s0</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.792, 76.236%; tC2Q: 0.247, 23.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_4_s0/Q</td>
</tr>
<tr>
<td>2001.432</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_4_s0</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C5[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 76.555%; tC2Q: 0.247, 23.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1334.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1333.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1333.332</td>
<td>1333.332</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1333.332</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1333.577</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1333.712</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_5_s0/CLK</td>
</tr>
<tr>
<td>1333.959</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_5_s0/Q</td>
</tr>
<tr>
<td>1334.134</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1333.332</td>
<td>1333.332</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1333.332</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1333.577</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1333.712</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_5_s0/CLK</td>
</tr>
<tr>
<td>1333.742</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_5_s0</td>
</tr>
<tr>
<td>1333.742</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C10[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.175, 41.492%; tC2Q: 0.247, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1334.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1333.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1333.332</td>
<td>1333.332</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1333.332</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1333.577</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1333.712</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_7_s0/CLK</td>
</tr>
<tr>
<td>1333.959</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_7_s0/Q</td>
</tr>
<tr>
<td>1334.134</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1333.332</td>
<td>1333.332</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1333.332</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1333.577</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1333.712</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_7_s0/CLK</td>
</tr>
<tr>
<td>1333.742</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_7_s0</td>
</tr>
<tr>
<td>1333.742</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.175, 41.492%; tC2Q: 0.247, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1334.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1333.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1333.332</td>
<td>1333.332</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1333.332</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1333.577</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1333.712</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_8_s0/CLK</td>
</tr>
<tr>
<td>1333.959</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_8_s0/Q</td>
</tr>
<tr>
<td>1334.134</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1333.332</td>
<td>1333.332</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1333.332</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1333.577</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1333.712</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_8_s0/CLK</td>
</tr>
<tr>
<td>1333.742</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_8_s0</td>
</tr>
<tr>
<td>1333.742</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.175, 41.492%; tC2Q: 0.247, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_5_s0/Q</td>
</tr>
<tr>
<td>0.802</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_5_s0/CLK</td>
</tr>
<tr>
<td>0.410</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_5_s0</td>
</tr>
<tr>
<td>0.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.175, 41.492%; tC2Q: 0.247, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_7_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C8[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_7_s0/Q</td>
</tr>
<tr>
<td>0.802</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_7_s0/CLK</td>
</tr>
<tr>
<td>0.410</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_7_s0</td>
</tr>
<tr>
<td>0.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C8[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.175, 41.492%; tC2Q: 0.247, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_8_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_8_s0/Q</td>
</tr>
<tr>
<td>0.802</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_8_s0/CLK</td>
</tr>
<tr>
<td>0.410</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td>0.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.175, 41.492%; tC2Q: 0.247, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.066</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_reset/reg_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clkdiv</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[1][B]</td>
<td>u_reset/reg_reset_s0/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>59</td>
<td>R13C2[1][B]</td>
<td style=" font-weight:bold;">u_reset/reg_reset_s0/Q</td>
</tr>
<tr>
<td>43.237</td>
<td>2.764</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>n15_s1/I0</td>
</tr>
<tr>
<td>44.024</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">n15_s1/F</td>
</tr>
<tr>
<td>46.584</td>
<td>2.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>RIGHTSIDE[1]</td>
<td style=" font-weight:bold;">u_clkdiv/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.710</td>
<td>37.710</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.710</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.845</td>
<td>2.135</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L</td>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>40.124</td>
<td>0.279</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/HCLKIN</td>
</tr>
<tr>
<td>40.094</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv</td>
</tr>
<tr>
<td>40.066</td>
<td>-0.028</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.683</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.786, 12.189%; route: 5.324, 82.546%; tC2Q: 0.340, 5.265%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.279, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C10[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>41.198</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.962</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>43.787</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB29[B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.980</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.160</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4/PCLK</td>
</tr>
<tr>
<td>38.130</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4</td>
</tr>
<tr>
<td>38.096</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.673</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 20.933%; route: 2.549, 69.771%; tC2Q: 0.340, 9.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C10[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>41.198</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.962</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>43.787</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB15[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.980</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.160</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB15[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4/PCLK</td>
</tr>
<tr>
<td>38.130</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4</td>
</tr>
<tr>
<td>38.096</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB15[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.673</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 20.933%; route: 2.549, 69.771%; tC2Q: 0.340, 9.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C10[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>41.198</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.962</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>43.787</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB7[B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.980</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.160</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4/PCLK</td>
</tr>
<tr>
<td>38.130</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td>38.096</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB7[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.673</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 20.933%; route: 2.549, 69.771%; tC2Q: 0.340, 9.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C10[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>41.198</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.962</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>43.787</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.980</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.160</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4/PCLK</td>
</tr>
<tr>
<td>38.130</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
<tr>
<td>38.096</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.673</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 20.933%; route: 2.549, 69.771%; tC2Q: 0.340, 9.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C10[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>41.198</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.962</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>43.787</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.980</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.160</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4/PCLK</td>
</tr>
<tr>
<td>38.130</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
<tr>
<td>38.096</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.673</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 20.933%; route: 2.549, 69.771%; tC2Q: 0.340, 9.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C10[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>41.198</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.962</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>43.787</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.980</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.160</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/PCLK</td>
</tr>
<tr>
<td>38.130</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td>38.096</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.673</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 20.933%; route: 2.549, 69.771%; tC2Q: 0.340, 9.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C10[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>41.198</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.962</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>43.787</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.980</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.160</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4/PCLK</td>
</tr>
<tr>
<td>38.130</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
<tr>
<td>38.096</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.673</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 20.933%; route: 2.549, 69.771%; tC2Q: 0.340, 9.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C10[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>41.198</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.962</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>43.787</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.980</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.160</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4/PCLK</td>
</tr>
<tr>
<td>38.130</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
<tr>
<td>38.096</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.673</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 20.933%; route: 2.549, 69.771%; tC2Q: 0.340, 9.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>191.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>188.282</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>188.621</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C10[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>189.346</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>190.110</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>191.935</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB29[B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.534</td>
<td>185.534</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.534</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.532</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>188.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>188.720</td>
<td>0.188</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>188.810</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB29[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4/FCLK</td>
</tr>
<tr>
<td>188.780</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4</td>
</tr>
<tr>
<td>188.746</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 20.933%; route: 2.549, 69.771%; tC2Q: 0.340, 9.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.188, 67.615%; route: 0.090, 32.385%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>191.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>188.282</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>188.621</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C10[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>189.346</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>190.110</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>191.935</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB15[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.534</td>
<td>185.534</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.534</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.532</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>188.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>188.720</td>
<td>0.188</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>188.810</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB15[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4/FCLK</td>
</tr>
<tr>
<td>188.780</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4</td>
</tr>
<tr>
<td>188.746</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB15[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 20.933%; route: 2.549, 69.771%; tC2Q: 0.340, 9.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.188, 67.615%; route: 0.090, 32.385%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>191.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>188.282</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>188.621</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C10[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>189.346</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>190.110</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>191.935</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB7[B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.534</td>
<td>185.534</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.534</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.532</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>188.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>188.720</td>
<td>0.188</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>188.810</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB7[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4/FCLK</td>
</tr>
<tr>
<td>188.780</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td>188.746</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB7[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 20.933%; route: 2.549, 69.771%; tC2Q: 0.340, 9.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.188, 67.615%; route: 0.090, 32.385%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>191.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>188.282</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>188.621</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C10[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>189.346</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>190.110</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>191.935</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.534</td>
<td>185.534</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.534</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.532</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>188.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>188.720</td>
<td>0.188</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>188.810</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4/FCLK</td>
</tr>
<tr>
<td>188.780</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
<tr>
<td>188.746</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 20.933%; route: 2.549, 69.771%; tC2Q: 0.340, 9.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.188, 67.615%; route: 0.090, 32.385%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>191.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>188.282</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>188.621</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C10[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>189.346</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>190.110</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>191.935</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.534</td>
<td>185.534</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.534</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.532</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>188.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>188.720</td>
<td>0.188</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>188.810</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4/FCLK</td>
</tr>
<tr>
<td>188.780</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
<tr>
<td>188.746</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 20.933%; route: 2.549, 69.771%; tC2Q: 0.340, 9.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.188, 67.615%; route: 0.090, 32.385%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>191.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>188.282</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>188.621</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C10[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>189.346</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>190.110</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>191.935</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.534</td>
<td>185.534</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.534</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.532</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>188.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>188.720</td>
<td>0.188</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>188.810</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/FCLK</td>
</tr>
<tr>
<td>188.780</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td>188.746</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 20.933%; route: 2.549, 69.771%; tC2Q: 0.340, 9.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.188, 67.615%; route: 0.090, 32.385%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>191.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>188.282</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>188.621</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C10[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>189.346</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>190.110</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>191.935</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.534</td>
<td>185.534</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.534</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.532</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>188.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>188.720</td>
<td>0.188</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>188.810</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB14[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4/FCLK</td>
</tr>
<tr>
<td>188.780</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
<tr>
<td>188.746</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 20.933%; route: 2.549, 69.771%; tC2Q: 0.340, 9.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.188, 67.615%; route: 0.090, 32.385%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>191.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>188.282</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>188.621</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C10[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>189.346</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>190.110</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>191.935</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.534</td>
<td>185.534</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.534</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.532</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>188.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>188.720</td>
<td>0.188</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>188.810</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4/FCLK</td>
</tr>
<tr>
<td>188.780</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
<tr>
<td>188.746</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 20.933%; route: 2.549, 69.771%; tC2Q: 0.340, 9.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.188, 67.615%; route: 0.090, 32.385%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C10[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>41.198</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.962</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>43.787</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB29[B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>40.733</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>40.917</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>41.002</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4/FCLK</td>
</tr>
<tr>
<td>40.972</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4</td>
</tr>
<tr>
<td>40.939</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 20.933%; route: 2.549, 69.771%; tC2Q: 0.340, 9.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.184, 68.348%; route: 0.085, 31.652%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C10[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>41.198</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.962</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>43.787</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB15[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>40.733</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>40.917</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>41.002</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB15[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4/FCLK</td>
</tr>
<tr>
<td>40.972</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4</td>
</tr>
<tr>
<td>40.939</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB15[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 20.933%; route: 2.549, 69.771%; tC2Q: 0.340, 9.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.184, 68.348%; route: 0.085, 31.652%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C10[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>41.198</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.962</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>43.787</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB7[B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>40.733</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>40.917</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>41.002</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4/FCLK</td>
</tr>
<tr>
<td>40.972</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td>40.939</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB7[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 20.933%; route: 2.549, 69.771%; tC2Q: 0.340, 9.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.184, 68.348%; route: 0.085, 31.652%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C10[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>41.198</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.962</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>43.787</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>40.733</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>40.917</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>41.002</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4/FCLK</td>
</tr>
<tr>
<td>40.972</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
<tr>
<td>40.939</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 20.933%; route: 2.549, 69.771%; tC2Q: 0.340, 9.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.184, 68.348%; route: 0.085, 31.652%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C10[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>41.198</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.962</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>43.787</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>40.733</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>40.917</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>41.002</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4/FCLK</td>
</tr>
<tr>
<td>40.972</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
<tr>
<td>40.939</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 20.933%; route: 2.549, 69.771%; tC2Q: 0.340, 9.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.184, 68.348%; route: 0.085, 31.652%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C10[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>41.198</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.962</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>43.787</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>40.733</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>40.917</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>41.002</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/FCLK</td>
</tr>
<tr>
<td>40.972</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td>40.939</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 20.933%; route: 2.549, 69.771%; tC2Q: 0.340, 9.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.184, 68.348%; route: 0.085, 31.652%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C10[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>41.198</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.962</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>43.787</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>40.733</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>40.917</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>41.002</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4/FCLK</td>
</tr>
<tr>
<td>40.972</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
<tr>
<td>40.939</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 20.933%; route: 2.549, 69.771%; tC2Q: 0.340, 9.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.184, 68.348%; route: 0.085, 31.652%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C10[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>41.198</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>41.962</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>43.787</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>40.733</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>40.917</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>41.002</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4/FCLK</td>
</tr>
<tr>
<td>40.972</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
<tr>
<td>40.939</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 20.933%; route: 2.549, 69.771%; tC2Q: 0.340, 9.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.184, 68.348%; route: 0.085, 31.652%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R18C4[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.769</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_0_s3</td>
</tr>
<tr>
<td>2001.568</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 82.246%; tC2Q: 0.247, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R18C4[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.769</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_1_s4/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_1_s4</td>
</tr>
<tr>
<td>2001.568</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C17[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 82.246%; tC2Q: 0.247, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R18C4[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.769</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1_s0</td>
</tr>
<tr>
<td>2001.568</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C19[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 82.246%; tC2Q: 0.247, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R18C4[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.769</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_0_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_0_s0</td>
</tr>
<tr>
<td>2001.568</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 82.246%; tC2Q: 0.247, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R18C4[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.769</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_1_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_1_s0</td>
</tr>
<tr>
<td>2001.568</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C16[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 82.246%; tC2Q: 0.247, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R18C4[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.769</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_2_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_2_s0</td>
</tr>
<tr>
<td>2001.568</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 82.246%; tC2Q: 0.247, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R18C4[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.769</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_3_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_3_s0</td>
</tr>
<tr>
<td>2001.568</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 82.246%; tC2Q: 0.247, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R18C4[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.769</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_4_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_4_s0</td>
</tr>
<tr>
<td>2001.568</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 82.246%; tC2Q: 0.247, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R18C4[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.769</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_5_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_5_s0</td>
</tr>
<tr>
<td>2001.568</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 82.246%; tC2Q: 0.247, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R18C4[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.769</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_6_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_6_s0</td>
</tr>
<tr>
<td>2001.568</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 82.246%; tC2Q: 0.247, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R18C4[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.769</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_7_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_7_s0</td>
</tr>
<tr>
<td>2001.568</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 82.246%; tC2Q: 0.247, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R18C4[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.769</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_8_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_8_s0</td>
</tr>
<tr>
<td>2001.568</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 82.246%; tC2Q: 0.247, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R18C4[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.769</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_9_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_9_s0</td>
</tr>
<tr>
<td>2001.568</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C17[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 82.246%; tC2Q: 0.247, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R18C4[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.769</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_10_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_10_s0</td>
</tr>
<tr>
<td>2001.568</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 82.246%; tC2Q: 0.247, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R18C4[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.769</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_11_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_11_s0</td>
</tr>
<tr>
<td>2001.568</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 82.246%; tC2Q: 0.247, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R18C4[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.769</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_12_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_12_s0</td>
</tr>
<tr>
<td>2001.568</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 82.246%; tC2Q: 0.247, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R18C4[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.769</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_13_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_13_s0</td>
</tr>
<tr>
<td>2001.568</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 82.246%; tC2Q: 0.247, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R18C4[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.769</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_14_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_14_s0</td>
</tr>
<tr>
<td>2001.568</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 82.246%; tC2Q: 0.247, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R18C4[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.769</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_15_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_15_s0</td>
</tr>
<tr>
<td>2001.568</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C15[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 82.246%; tC2Q: 0.247, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R18C4[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.769</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_16_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_16_s0</td>
</tr>
<tr>
<td>2001.568</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 82.246%; tC2Q: 0.247, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R18C4[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.769</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_17_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_17_s0</td>
</tr>
<tr>
<td>2001.568</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 82.246%; tC2Q: 0.247, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R18C4[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.769</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_18_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_18_s0</td>
</tr>
<tr>
<td>2001.568</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C17[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 82.246%; tC2Q: 0.247, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R18C4[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.769</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_19_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_19_s0</td>
</tr>
<tr>
<td>2001.568</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 82.246%; tC2Q: 0.247, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R18C4[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.769</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_20_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_20_s0</td>
</tr>
<tr>
<td>2001.568</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 82.246%; tC2Q: 0.247, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R18C4[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.769</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_21_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_21_s0</td>
</tr>
<tr>
<td>2001.568</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 82.246%; tC2Q: 0.247, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.161</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.142</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>6.337</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>counter_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.424</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>counter_23_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.161</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.142</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>6.337</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>counter_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.424</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>counter_22_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.161</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.142</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>6.337</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>counter_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.424</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>counter_21_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.161</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.142</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>6.337</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>counter_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.424</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>counter_20_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.161</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.142</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>6.337</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>counter_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.424</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>counter_19_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.161</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.142</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>6.337</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>counter_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.424</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>counter_18_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.161</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.142</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>6.337</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>counter_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.424</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>counter_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.161</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.142</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>6.337</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>counter_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.424</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>counter_6_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.161</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.142</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>6.337</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>counter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.424</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>counter_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.161</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.142</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>6.337</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>counter_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.424</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>counter_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1782</td>
<td>ov2640_pixclk_d</td>
<td>-16.278</td>
<td>0.195</td>
</tr>
<tr>
<td>784</td>
<td>n6992_3</td>
<td>14.291</td>
<td>1.344</td>
</tr>
<tr>
<td>629</td>
<td>dma_clk</td>
<td>-2.700</td>
<td>0.190</td>
</tr>
<tr>
<td>400</td>
<td>ddr_rsti</td>
<td>-5.691</td>
<td>1.825</td>
</tr>
<tr>
<td>399</td>
<td>dvi_y[4]</td>
<td>-1.372</td>
<td>3.412</td>
</tr>
<tr>
<td>274</td>
<td>init_calib_Z</td>
<td>0.224</td>
<td>2.309</td>
</tr>
<tr>
<td>230</td>
<td>dvi_pix_clk</td>
<td>-3.835</td>
<td>0.190</td>
</tr>
<tr>
<td>196</td>
<td>n4200_11</td>
<td>0.965</td>
<td>2.460</td>
</tr>
<tr>
<td>112</td>
<td>n4199_11</td>
<td>-1.882</td>
<td>3.900</td>
</tr>
<tr>
<td>112</td>
<td>dvi_reset</td>
<td>-4.991</td>
<td>2.089</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C31</td>
<td>95.83%</td>
</tr>
<tr>
<td>R11C31</td>
<td>95.83%</td>
</tr>
<tr>
<td>R8C27</td>
<td>95.83%</td>
</tr>
<tr>
<td>R9C27</td>
<td>95.83%</td>
</tr>
<tr>
<td>R13C7</td>
<td>94.44%</td>
</tr>
<tr>
<td>R13C27</td>
<td>94.44%</td>
</tr>
<tr>
<td>R13C29</td>
<td>94.44%</td>
</tr>
<tr>
<td>R6C27</td>
<td>94.44%</td>
</tr>
<tr>
<td>R12C30</td>
<td>94.44%</td>
</tr>
<tr>
<td>R3C12</td>
<td>94.44%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name in_clk -period 37.037 -waveform {0 18.518} [get_ports {in_clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
