<profile>

<section name = "Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_18_1'" level="0">
<item name = "Date">Mon Aug 12 18:49:48 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">chaosNCG</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.815 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2022, 2022, 10.110 us, 10.110 us, 2022, 2022, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_18_1">2020, 2020, 22, 1, 1, 2000, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 38, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 1270, 974, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 204, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="urem_16ns_12ns_11_20_1_U1">urem_16ns_12ns_11_20_1, 0, 0, 635, 487, 0</column>
<column name="urem_16ns_12ns_16_20_1_U2">urem_16ns_12ns_16_20_1, 0, 0, 635, 487, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln18_fu_109_p2">+, 0, 0, 12, 11, 1</column>
<column name="icmp_ln18_fu_103_p2">icmp, 0, 0, 12, 11, 7</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln11_1_fu_156_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln11_2_fu_168_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln11_3_fu_208_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln11_4_fu_214_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln11_5_fu_220_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln11_fu_162_p2">xor, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_conv11_i915_load">9, 2, 16, 32</column>
<column name="ap_sig_allocacmp_i_2">9, 2, 11, 22</column>
<column name="conv11_i915_fu_60">9, 2, 16, 32</column>
<column name="i_fu_56">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter15_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter16_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter17_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter18_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter19_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter20_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="conv11_i915_fu_60">16, 0, 16, 0</column>
<column name="i_2_reg_290">11, 0, 11, 0</column>
<column name="i_fu_56">11, 0, 11, 0</column>
<column name="lshr_ln11_3_reg_299">15, 0, 15, 0</column>
<column name="or_ln11_1_reg_309">16, 0, 16, 0</column>
<column name="urem_ln19_reg_319">11, 0, 11, 0</column>
<column name="urem_ln20_reg_324">16, 0, 16, 0</column>
<column name="xor_ln11_2_reg_304">1, 0, 1, 0</column>
<column name="i_2_reg_290">64, 32, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_18_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_18_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_18_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_18_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_18_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_18_1, return value</column>
<column name="M_address0">out, 11, ap_memory, M, array</column>
<column name="M_ce0">out, 1, ap_memory, M, array</column>
<column name="M_we0">out, 1, ap_memory, M, array</column>
<column name="M_d0">out, 11, ap_memory, M, array</column>
<column name="buffer_r_address0">out, 11, ap_memory, buffer_r, array</column>
<column name="buffer_r_ce0">out, 1, ap_memory, buffer_r, array</column>
<column name="buffer_r_we0">out, 1, ap_memory, buffer_r, array</column>
<column name="buffer_r_d0">out, 32, ap_memory, buffer_r, array</column>
</table>
</item>
</section>
</profile>
