Analysis & Synthesis report for RESDMAC
Sun Aug 27 14:19:45 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |RESDMAC|SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (No Restructuring Performed)
 15. Source assignments for fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated
 16. Source assignments for fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated
 17. Source assignments for fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated
 18. Source assignments for fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated
 19. Parameter Settings for User Entity Instance: fifo:int_fifo|altsyncram:BUFFER[0][31]__1
 20. Parameter Settings for User Entity Instance: fifo:int_fifo|altsyncram:BUFFER[0][23]__2
 21. Parameter Settings for User Entity Instance: fifo:int_fifo|altsyncram:BUFFER[0][15]__3
 22. Parameter Settings for User Entity Instance: fifo:int_fifo|altsyncram:BUFFER[0][7]__4
 23. Parameter Settings for User Entity Instance: PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component
 24. altsyncram Parameter Settings by Entity Instance
 25. altpll Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "registers:u_registers"
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Equations
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Aug 27 14:19:45 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; RESDMAC                                         ;
; Top-level Entity Name              ; RESDMAC                                         ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 484                                             ;
;     Total combinational functions  ; 420                                             ;
;     Dedicated logic registers      ; 176                                             ;
; Total registers                    ; 176                                             ;
; Total pins                         ; 81                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 256                                             ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5T144C8        ;                    ;
; Top-level entity name                                                      ; RESDMAC            ; RESDMAC            ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Restructure Multiplexers                                                   ; Off                ; Auto               ;
; Remove Redundant Logic Cells                                               ; On                 ; Off                ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                      ; On                 ; Off                ;
; Auto Shift Register Replacement                                            ; Always             ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Always             ; Auto               ;
; Allow Any RAM Size For Recognition                                         ; On                 ; Off                ;
; Allow Any ROM Size For Recognition                                         ; On                 ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; On                 ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ; Library ;
+------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; ../RTL/SCSI_SM/SCSI_SM_INTERNALS.v ; yes             ; User Verilog HDL File        ; C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM_INTERNALS.v        ;         ;
; ../RTL/PLL.v                       ; yes             ; User Verilog HDL File        ; C:/Users/mbtay/SDMAC-Replacement/RTL/PLL.v                              ;         ;
; ../RTL/SCSI_SM/SCSI_SM.v           ; yes             ; User Verilog HDL File        ; C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v                  ;         ;
; ../RTL/Registers/registers_term.v  ; yes             ; User Verilog HDL File        ; C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_term.v         ;         ;
; ../RTL/Registers/registers_istr.v  ; yes             ; User Verilog HDL File        ; C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_istr.v         ;         ;
; ../RTL/Registers/registers_cntr.v  ; yes             ; User Verilog HDL File        ; C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_cntr.v         ;         ;
; ../RTL/Registers/registers.v       ; yes             ; User Verilog HDL File        ; C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v              ;         ;
; ../RTL/Registers/addr_decoder.v    ; yes             ; User Verilog HDL File        ; C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v           ;         ;
; ../RTL/FIFO/fifo_write_strobes.v   ; yes             ; User Verilog HDL File        ; C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v          ;         ;
; ../RTL/FIFO/fifo_full_empty_ctr.v  ; yes             ; User Verilog HDL File        ; C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v         ;         ;
; ../RTL/FIFO/fifo_byte_ptr.v        ; yes             ; User Verilog HDL File        ; C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v               ;         ;
; ../RTL/FIFO/fifo_3bit_cntr.v       ; yes             ; User Verilog HDL File        ; C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v              ;         ;
; ../RTL/FIFO/fifo.v                 ; yes             ; User Verilog HDL File        ; C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v                        ;         ;
; ../RTL/datapath/datapath_scsi.v    ; yes             ; User Verilog HDL File        ; C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v           ;         ;
; ../RTL/datapath/datapath_output.v  ; yes             ; User Verilog HDL File        ; C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v         ;         ;
; ../RTL/datapath/datapath_input.v   ; yes             ; User Verilog HDL File        ; C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v          ;         ;
; ../RTL/datapath/datapath_24dec.v   ; yes             ; User Verilog HDL File        ; C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_24dec.v          ;         ;
; ../RTL/datapath/datapath_8b_MUX.v  ; yes             ; User Verilog HDL File        ; C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_8b_MUX.v         ;         ;
; ../RTL/datapath/datapath.v         ; yes             ; User Verilog HDL File        ; C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath.v                ;         ;
; ../RTL/CPU_SM/cpudff5.v            ; yes             ; User Verilog HDL File        ; C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/cpudff5.v                   ;         ;
; ../RTL/CPU_SM/cpudff4.v            ; yes             ; User Verilog HDL File        ; C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/cpudff4.v                   ;         ;
; ../RTL/CPU_SM/cpudff3.v            ; yes             ; User Verilog HDL File        ; C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/cpudff3.v                   ;         ;
; ../RTL/CPU_SM/cpudff2.v            ; yes             ; User Verilog HDL File        ; C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/cpudff2.v                   ;         ;
; ../RTL/CPU_SM/cpudff1.v            ; yes             ; User Verilog HDL File        ; C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/cpudff1.v                   ;         ;
; ../RTL/CPU_SM/CPU_SM_output.v      ; yes             ; User Verilog HDL File        ; C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v             ;         ;
; ../RTL/CPU_SM/CPU_SM_inputs.v      ; yes             ; User Verilog HDL File        ; C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v             ;         ;
; ../RTL/CPU_SM/CPU_SM.v             ; yes             ; User Verilog HDL File        ; C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v                    ;         ;
; ../RTL/RESDMAC.v                   ; yes             ; User Verilog HDL File        ; C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v                          ;         ;
; atpll.v                            ; yes             ; User Wizard-Generated File   ; C:/Users/mbtay/SDMAC-Replacement/Quartus/atpll.v                        ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_4ig1.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/mbtay/SDMAC-Replacement/Quartus/db/altsyncram_4ig1.tdf         ;         ;
; altpll.tdf                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
+------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                           ;
+---------------------------------------------+---------------------------------------------------------+
; Resource                                    ; Usage                                                   ;
+---------------------------------------------+---------------------------------------------------------+
; Estimated Total logic elements              ; 484                                                     ;
;                                             ;                                                         ;
; Total combinational functions               ; 420                                                     ;
; Logic element usage by number of LUT inputs ;                                                         ;
;     -- 4 input functions                    ; 294                                                     ;
;     -- 3 input functions                    ; 84                                                      ;
;     -- <=2 input functions                  ; 42                                                      ;
;                                             ;                                                         ;
; Logic elements by mode                      ;                                                         ;
;     -- normal mode                          ; 420                                                     ;
;     -- arithmetic mode                      ; 0                                                       ;
;                                             ;                                                         ;
; Total registers                             ; 176                                                     ;
;     -- Dedicated logic registers            ; 176                                                     ;
;     -- I/O registers                        ; 0                                                       ;
;                                             ;                                                         ;
; I/O pins                                    ; 81                                                      ;
; Total memory bits                           ; 256                                                     ;
; Embedded Multiplier 9-bit elements          ; 0                                                       ;
; Total PLLs                                  ; 1                                                       ;
;     -- PLLs                                 ; 1                                                       ;
;                                             ;                                                         ;
; Maximum fan-out node                        ; PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 164                                                     ;
; Total fan-out                               ; 2403                                                    ;
; Average fan-out                             ; 3.38                                                    ;
+---------------------------------------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                   ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                        ; Library Name ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------+--------------+
; |RESDMAC                                      ; 420 (12)          ; 176 (4)      ; 256         ; 0            ; 0       ; 0         ; 81   ; 0            ; |RESDMAC                                                                                   ; work         ;
;    |CPU_SM:u_CPU_SM|                          ; 161 (6)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|CPU_SM:u_CPU_SM                                                                   ; work         ;
;       |CPU_SM_inputs:u_CPU_SM_inputs|         ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs                                     ; work         ;
;       |CPU_SM_outputs:u_CPU_SM_outputs|       ; 73 (73)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs                                   ; work         ;
;       |cpudff1:u_cpudff1|                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|CPU_SM:u_CPU_SM|cpudff1:u_cpudff1                                                 ; work         ;
;       |cpudff2:u_cpudff2|                     ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|CPU_SM:u_CPU_SM|cpudff2:u_cpudff2                                                 ; work         ;
;       |cpudff3:u_cpudff3|                     ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|CPU_SM:u_CPU_SM|cpudff3:u_cpudff3                                                 ; work         ;
;       |cpudff4:u_cpudff4|                     ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|CPU_SM:u_CPU_SM|cpudff4:u_cpudff4                                                 ; work         ;
;       |cpudff5:u_cpudff5|                     ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|CPU_SM:u_CPU_SM|cpudff5:u_cpudff5                                                 ; work         ;
;    |PLL:u_PLL|                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|PLL:u_PLL                                                                         ; work         ;
;       |atpll:APLL_inst|                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|PLL:u_PLL|atpll:APLL_inst                                                         ; work         ;
;          |altpll:altpll_component|            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component                                 ; work         ;
;    |SCSI_SM:u_SCSI_SM|                        ; 36 (4)            ; 42 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|SCSI_SM:u_SCSI_SM                                                                 ; work         ;
;       |SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS| ; 32 (32)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS                           ; work         ;
;    |datapath:u_datapath|                      ; 142 (43)          ; 56 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|datapath:u_datapath                                                               ; work         ;
;       |datapath_input:u_datapath_input|       ; 9 (9)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|datapath:u_datapath|datapath_input:u_datapath_input                               ; work         ;
;       |datapath_output:u_datapath_output|     ; 57 (57)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|datapath:u_datapath|datapath_output:u_datapath_output                             ; work         ;
;       |datapath_scsi:u_datapath_scsi|         ; 33 (32)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi                                 ; work         ;
;          |datapath_24dec:u_datapath_24dec|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_24dec:u_datapath_24dec ; work         ;
;    |fifo:int_fifo|                            ; 39 (0)            ; 25 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|fifo:int_fifo                                                                     ; work         ;
;       |altsyncram:BUFFER[0][15]__3|           ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|fifo:int_fifo|altsyncram:BUFFER[0][15]__3                                         ; work         ;
;          |altsyncram_4ig1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated          ; work         ;
;       |altsyncram:BUFFER[0][23]__2|           ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|fifo:int_fifo|altsyncram:BUFFER[0][23]__2                                         ; work         ;
;          |altsyncram_4ig1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated          ; work         ;
;       |altsyncram:BUFFER[0][31]__1|           ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|fifo:int_fifo|altsyncram:BUFFER[0][31]__1                                         ; work         ;
;          |altsyncram_4ig1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated          ; work         ;
;       |altsyncram:BUFFER[0][7]__4|            ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|fifo:int_fifo|altsyncram:BUFFER[0][7]__4                                          ; work         ;
;          |altsyncram_4ig1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated           ; work         ;
;       |fifo_3bit_cntr:u_next_in_cntr|         ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr                                       ; work         ;
;       |fifo_3bit_cntr:u_next_out_cntr|        ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr                                      ; work         ;
;       |fifo__full_empty_ctr:u_full_empty_ctr| ; 23 (23)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr                               ; work         ;
;       |fifo_byte_ptr:u_byte_ptr|              ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|fifo:int_fifo|fifo_byte_ptr:u_byte_ptr                                            ; work         ;
;       |fifo_write_strobes:u_write_strobes|    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|fifo:int_fifo|fifo_write_strobes:u_write_strobes                                  ; work         ;
;    |registers:u_registers|                    ; 30 (2)            ; 19 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|registers:u_registers                                                             ; work         ;
;       |addr_decoder:u_addr_decoder|           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|registers:u_registers|addr_decoder:u_addr_decoder                                 ; work         ;
;       |registers_cntr:u_registers_cntr|       ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|registers:u_registers|registers_cntr:u_registers_cntr                             ; work         ;
;       |registers_istr:u_registers_istr|       ; 7 (7)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|registers:u_registers|registers_istr:u_registers_istr                             ; work         ;
;       |registers_term:u_registers_term|       ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|registers:u_registers|registers_term:u_registers_term                             ; work         ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                        ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None ;
; fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None ;
; fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None ;
; fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------+--------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                    ; IP Include File                                  ;
+--------+--------------+---------+--------------+--------------+------------------------------------+--------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |RESDMAC|PLL:u_PLL|atpll:APLL_inst ; C:/Users/mbtay/SDMAC-Replacement/Quartus/atpll.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------+--------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RESDMAC|SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg                                                                                                                                                                                                                                                                            ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name          ; state_reg.s30 ; state_reg.s28 ; state_reg.s26 ; state_reg.s25 ; state_reg.s24 ; state_reg.s22 ; state_reg.s20 ; state_reg.s19 ; state_reg.s18 ; state_reg.s17 ; state_reg.s16 ; state_reg.s14 ; state_reg.s12 ; state_reg.s10 ; state_reg.s9 ; state_reg.s8 ; state_reg.s6 ; state_reg.s4 ; state_reg.s3 ; state_reg.s2 ; state_reg.s1 ; state_reg.s0 ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; state_reg.s0  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; state_reg.s1  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; state_reg.s2  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; state_reg.s3  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; state_reg.s4  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; state_reg.s6  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state_reg.s8  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state_reg.s9  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state_reg.s10 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state_reg.s12 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state_reg.s14 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state_reg.s16 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state_reg.s17 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state_reg.s18 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state_reg.s19 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state_reg.s20 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state_reg.s22 ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state_reg.s24 ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state_reg.s25 ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state_reg.s26 ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state_reg.s28 ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state_reg.s30 ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                ;
+---------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Register name                                                       ; Reason for Removal                                                          ;
+---------------------------------------------------------------------+-----------------------------------------------------------------------------+
; registers:u_registers|registers_istr:u_registers_istr|ISTR_O[2,3,8] ; Stuck at GND due to stuck port data_in                                      ;
; CPU_SM:u_CPU_SM|CCRESET_                                            ; Merged with SCSI_SM:u_SCSI_SM|CRESET_                                       ;
; registers:u_registers|registers_istr:u_registers_istr|INTS          ; Merged with registers:u_registers|registers_istr:u_registers_istr|INT_F     ;
; registers:u_registers|registers_istr:u_registers_istr|E_INT         ; Merged with registers:u_registers|registers_istr:u_registers_istr|INT_F     ;
; registers:u_registers|registers_istr:u_registers_istr|ISTR_O[6,7]   ; Merged with registers:u_registers|registers_istr:u_registers_istr|ISTR_O[5] ;
; SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg~4 ; Lost fanout                                                                 ;
; SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg~5 ; Lost fanout                                                                 ;
; SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg~6 ; Lost fanout                                                                 ;
; SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg~7 ; Lost fanout                                                                 ;
; SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg~8 ; Lost fanout                                                                 ;
; Total Number of Removed Registers = 13                              ;                                                                             ;
+---------------------------------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 176   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 102   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 68    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------+
; Inverted Register Statistics                                             ;
+----------------------------------------------------------------+---------+
; Inverted Register                                              ; Fan out ;
+----------------------------------------------------------------+---------+
; CPU_SM:u_CPU_SM|BGRANT_                                        ; 4       ;
; CPU_SM:u_CPU_SM|nCYCLEDONE                                     ; 4       ;
; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]                              ; 8       ;
; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]                              ; 8       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY  ; 14      ;
; SCSI_SM:u_SCSI_SM|CDREQ_                                       ; 2       ;
; CPU_SM:u_CPU_SM|DREQ_                                          ; 2       ;
; SCSI_SM:u_SCSI_SM|CDSACK_                                      ; 3       ;
; registers:u_registers|registers_term:u_registers_term|REG_DSK_ ; 2       ;
; registers:u_registers|registers_istr:u_registers_istr|FE       ; 1       ;
; Total number of inverted registers = 10                        ;         ;
+----------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RESDMAC|registers:u_registers|registers_istr:u_registers_istr|INT_F           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RESDMAC|registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |RESDMAC|fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |RESDMAC|datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |RESDMAC|datapath:u_datapath|datapath_output:u_datapath_output|DATA[9]         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |RESDMAC|datapath:u_datapath|datapath_output:u_datapath_output|DATA[18]        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |RESDMAC|datapath:u_datapath|datapath_output:u_datapath_output|DATA[29]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RESDMAC|datapath:u_datapath|FIFO_ID[26]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RESDMAC|datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[7]         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RESDMAC|datapath:u_datapath|FIFO_ID[9]                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RESDMAC|datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RESDMAC|SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector9     ;
; 65:1               ; 8 bits    ; 344 LEs       ; 64 LEs               ; 280 LEs                ; No         ; |RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:int_fifo|altsyncram:BUFFER[0][31]__1 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Untyped                    ;
; WIDTHAD_A                          ; 3                    ; Untyped                    ;
; NUMWORDS_A                         ; 8                    ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 8                    ; Untyped                    ;
; WIDTHAD_B                          ; 3                    ; Untyped                    ;
; NUMWORDS_B                         ; 8                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_4ig1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:int_fifo|altsyncram:BUFFER[0][23]__2 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Untyped                    ;
; WIDTHAD_A                          ; 3                    ; Untyped                    ;
; NUMWORDS_A                         ; 8                    ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 8                    ; Untyped                    ;
; WIDTHAD_B                          ; 3                    ; Untyped                    ;
; NUMWORDS_B                         ; 8                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_4ig1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:int_fifo|altsyncram:BUFFER[0][15]__3 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Untyped                    ;
; WIDTHAD_A                          ; 3                    ; Untyped                    ;
; NUMWORDS_A                         ; 8                    ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 8                    ; Untyped                    ;
; WIDTHAD_B                          ; 3                    ; Untyped                    ;
; NUMWORDS_B                         ; 8                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_4ig1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:int_fifo|altsyncram:BUFFER[0][7]__4 ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                   ;
; WIDTH_A                            ; 8                    ; Untyped                   ;
; WIDTHAD_A                          ; 3                    ; Untyped                   ;
; NUMWORDS_A                         ; 8                    ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 8                    ; Untyped                   ;
; WIDTHAD_B                          ; 3                    ; Untyped                   ;
; NUMWORDS_B                         ; 8                    ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_4ig1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component ;
+-------------------------------+-------------------------+--------------------------------------+
; Parameter Name                ; Value                   ; Type                                 ;
+-------------------------------+-------------------------+--------------------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                              ;
; PLL_TYPE                      ; AUTO                    ; Untyped                              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=atpll ; Untyped                              ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                              ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                              ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                              ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                              ;
; INCLK0_INPUT_FREQUENCY        ; 40000                   ; Signed Integer                       ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                              ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                              ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                              ;
; LOCK_HIGH                     ; 1                       ; Untyped                              ;
; LOCK_LOW                      ; 1                       ; Untyped                              ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Signed Integer                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Signed Integer                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                              ;
; SKIP_VCO                      ; OFF                     ; Untyped                              ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                              ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                              ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                              ;
; BANDWIDTH                     ; 0                       ; Untyped                              ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                              ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                              ;
; DOWN_SPREAD                   ; 0                       ; Untyped                              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                              ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                              ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                              ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                              ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                              ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                              ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                              ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped                              ;
; CLK2_MULTIPLY_BY              ; 1                       ; Signed Integer                       ;
; CLK1_MULTIPLY_BY              ; 1                       ; Signed Integer                       ;
; CLK0_MULTIPLY_BY              ; 1                       ; Signed Integer                       ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                              ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                              ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                              ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                              ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                              ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                              ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped                              ;
; CLK2_DIVIDE_BY                ; 1                       ; Signed Integer                       ;
; CLK1_DIVIDE_BY                ; 1                       ; Signed Integer                       ;
; CLK0_DIVIDE_BY                ; 1                       ; Signed Integer                       ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                              ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                              ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                              ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                              ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                              ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                              ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                              ;
; CLK2_PHASE_SHIFT              ; 15000                   ; Untyped                              ;
; CLK1_PHASE_SHIFT              ; 10000                   ; Untyped                              ;
; CLK0_PHASE_SHIFT              ; 5000                    ; Untyped                              ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                              ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                              ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                              ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                              ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                              ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                              ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                              ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                              ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                              ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                              ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                              ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                              ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped                              ;
; CLK2_DUTY_CYCLE               ; 50                      ; Signed Integer                       ;
; CLK1_DUTY_CYCLE               ; 50                      ; Signed Integer                       ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                              ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                              ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                              ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                              ;
; DPA_DIVIDER                   ; 0                       ; Untyped                              ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                              ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                              ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                              ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                              ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                              ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                              ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                              ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                              ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                              ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                              ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                              ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                              ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                              ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                              ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                              ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                              ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                              ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                              ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                              ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                              ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                              ;
; VCO_MIN                       ; 0                       ; Untyped                              ;
; VCO_MAX                       ; 0                       ; Untyped                              ;
; VCO_CENTER                    ; 0                       ; Untyped                              ;
; PFD_MIN                       ; 0                       ; Untyped                              ;
; PFD_MAX                       ; 0                       ; Untyped                              ;
; M_INITIAL                     ; 0                       ; Untyped                              ;
; M                             ; 0                       ; Untyped                              ;
; N                             ; 1                       ; Untyped                              ;
; M2                            ; 1                       ; Untyped                              ;
; N2                            ; 1                       ; Untyped                              ;
; SS                            ; 1                       ; Untyped                              ;
; C0_HIGH                       ; 0                       ; Untyped                              ;
; C1_HIGH                       ; 0                       ; Untyped                              ;
; C2_HIGH                       ; 0                       ; Untyped                              ;
; C3_HIGH                       ; 0                       ; Untyped                              ;
; C4_HIGH                       ; 0                       ; Untyped                              ;
; C5_HIGH                       ; 0                       ; Untyped                              ;
; C6_HIGH                       ; 0                       ; Untyped                              ;
; C7_HIGH                       ; 0                       ; Untyped                              ;
; C8_HIGH                       ; 0                       ; Untyped                              ;
; C9_HIGH                       ; 0                       ; Untyped                              ;
; C0_LOW                        ; 0                       ; Untyped                              ;
; C1_LOW                        ; 0                       ; Untyped                              ;
; C2_LOW                        ; 0                       ; Untyped                              ;
; C3_LOW                        ; 0                       ; Untyped                              ;
; C4_LOW                        ; 0                       ; Untyped                              ;
; C5_LOW                        ; 0                       ; Untyped                              ;
; C6_LOW                        ; 0                       ; Untyped                              ;
; C7_LOW                        ; 0                       ; Untyped                              ;
; C8_LOW                        ; 0                       ; Untyped                              ;
; C9_LOW                        ; 0                       ; Untyped                              ;
; C0_INITIAL                    ; 0                       ; Untyped                              ;
; C1_INITIAL                    ; 0                       ; Untyped                              ;
; C2_INITIAL                    ; 0                       ; Untyped                              ;
; C3_INITIAL                    ; 0                       ; Untyped                              ;
; C4_INITIAL                    ; 0                       ; Untyped                              ;
; C5_INITIAL                    ; 0                       ; Untyped                              ;
; C6_INITIAL                    ; 0                       ; Untyped                              ;
; C7_INITIAL                    ; 0                       ; Untyped                              ;
; C8_INITIAL                    ; 0                       ; Untyped                              ;
; C9_INITIAL                    ; 0                       ; Untyped                              ;
; C0_MODE                       ; BYPASS                  ; Untyped                              ;
; C1_MODE                       ; BYPASS                  ; Untyped                              ;
; C2_MODE                       ; BYPASS                  ; Untyped                              ;
; C3_MODE                       ; BYPASS                  ; Untyped                              ;
; C4_MODE                       ; BYPASS                  ; Untyped                              ;
; C5_MODE                       ; BYPASS                  ; Untyped                              ;
; C6_MODE                       ; BYPASS                  ; Untyped                              ;
; C7_MODE                       ; BYPASS                  ; Untyped                              ;
; C8_MODE                       ; BYPASS                  ; Untyped                              ;
; C9_MODE                       ; BYPASS                  ; Untyped                              ;
; C0_PH                         ; 0                       ; Untyped                              ;
; C1_PH                         ; 0                       ; Untyped                              ;
; C2_PH                         ; 0                       ; Untyped                              ;
; C3_PH                         ; 0                       ; Untyped                              ;
; C4_PH                         ; 0                       ; Untyped                              ;
; C5_PH                         ; 0                       ; Untyped                              ;
; C6_PH                         ; 0                       ; Untyped                              ;
; C7_PH                         ; 0                       ; Untyped                              ;
; C8_PH                         ; 0                       ; Untyped                              ;
; C9_PH                         ; 0                       ; Untyped                              ;
; L0_HIGH                       ; 1                       ; Untyped                              ;
; L1_HIGH                       ; 1                       ; Untyped                              ;
; G0_HIGH                       ; 1                       ; Untyped                              ;
; G1_HIGH                       ; 1                       ; Untyped                              ;
; G2_HIGH                       ; 1                       ; Untyped                              ;
; G3_HIGH                       ; 1                       ; Untyped                              ;
; E0_HIGH                       ; 1                       ; Untyped                              ;
; E1_HIGH                       ; 1                       ; Untyped                              ;
; E2_HIGH                       ; 1                       ; Untyped                              ;
; E3_HIGH                       ; 1                       ; Untyped                              ;
; L0_LOW                        ; 1                       ; Untyped                              ;
; L1_LOW                        ; 1                       ; Untyped                              ;
; G0_LOW                        ; 1                       ; Untyped                              ;
; G1_LOW                        ; 1                       ; Untyped                              ;
; G2_LOW                        ; 1                       ; Untyped                              ;
; G3_LOW                        ; 1                       ; Untyped                              ;
; E0_LOW                        ; 1                       ; Untyped                              ;
; E1_LOW                        ; 1                       ; Untyped                              ;
; E2_LOW                        ; 1                       ; Untyped                              ;
; E3_LOW                        ; 1                       ; Untyped                              ;
; L0_INITIAL                    ; 1                       ; Untyped                              ;
; L1_INITIAL                    ; 1                       ; Untyped                              ;
; G0_INITIAL                    ; 1                       ; Untyped                              ;
; G1_INITIAL                    ; 1                       ; Untyped                              ;
; G2_INITIAL                    ; 1                       ; Untyped                              ;
; G3_INITIAL                    ; 1                       ; Untyped                              ;
; E0_INITIAL                    ; 1                       ; Untyped                              ;
; E1_INITIAL                    ; 1                       ; Untyped                              ;
; E2_INITIAL                    ; 1                       ; Untyped                              ;
; E3_INITIAL                    ; 1                       ; Untyped                              ;
; L0_MODE                       ; BYPASS                  ; Untyped                              ;
; L1_MODE                       ; BYPASS                  ; Untyped                              ;
; G0_MODE                       ; BYPASS                  ; Untyped                              ;
; G1_MODE                       ; BYPASS                  ; Untyped                              ;
; G2_MODE                       ; BYPASS                  ; Untyped                              ;
; G3_MODE                       ; BYPASS                  ; Untyped                              ;
; E0_MODE                       ; BYPASS                  ; Untyped                              ;
; E1_MODE                       ; BYPASS                  ; Untyped                              ;
; E2_MODE                       ; BYPASS                  ; Untyped                              ;
; E3_MODE                       ; BYPASS                  ; Untyped                              ;
; L0_PH                         ; 0                       ; Untyped                              ;
; L1_PH                         ; 0                       ; Untyped                              ;
; G0_PH                         ; 0                       ; Untyped                              ;
; G1_PH                         ; 0                       ; Untyped                              ;
; G2_PH                         ; 0                       ; Untyped                              ;
; G3_PH                         ; 0                       ; Untyped                              ;
; E0_PH                         ; 0                       ; Untyped                              ;
; E1_PH                         ; 0                       ; Untyped                              ;
; E2_PH                         ; 0                       ; Untyped                              ;
; E3_PH                         ; 0                       ; Untyped                              ;
; M_PH                          ; 0                       ; Untyped                              ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                              ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                              ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                              ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                              ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                              ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                              ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                              ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                              ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                              ;
; CLK0_COUNTER                  ; G0                      ; Untyped                              ;
; CLK1_COUNTER                  ; G0                      ; Untyped                              ;
; CLK2_COUNTER                  ; G0                      ; Untyped                              ;
; CLK3_COUNTER                  ; G0                      ; Untyped                              ;
; CLK4_COUNTER                  ; G0                      ; Untyped                              ;
; CLK5_COUNTER                  ; G0                      ; Untyped                              ;
; CLK6_COUNTER                  ; E0                      ; Untyped                              ;
; CLK7_COUNTER                  ; E1                      ; Untyped                              ;
; CLK8_COUNTER                  ; E2                      ; Untyped                              ;
; CLK9_COUNTER                  ; E3                      ; Untyped                              ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                              ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                              ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                              ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                              ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                              ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                              ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                              ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                              ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                              ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                              ;
; M_TIME_DELAY                  ; 0                       ; Untyped                              ;
; N_TIME_DELAY                  ; 0                       ; Untyped                              ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                              ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                              ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                              ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                              ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                              ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                              ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                              ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                              ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                              ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                              ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                              ;
; VCO_POST_SCALE                ; 0                       ; Untyped                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II              ; Untyped                              ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                              ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                              ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                              ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                              ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                              ;
; PORT_CLK1                     ; PORT_USED               ; Untyped                              ;
; PORT_CLK2                     ; PORT_USED               ; Untyped                              ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                              ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                              ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                              ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                              ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                              ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                              ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                              ;
; PORT_ARESET                   ; PORT_USED               ; Untyped                              ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                              ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                              ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                              ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                              ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                              ;
; PORT_LOCKED                   ; PORT_USED               ; Untyped                              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                              ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                              ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                              ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                              ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                              ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                              ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                              ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                              ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                              ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                              ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                              ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                              ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                              ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                              ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                              ;
; CBXI_PARAMETER                ; NOTHING                 ; Untyped                              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                              ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                              ;
; WIDTH_CLOCK                   ; 6                       ; Untyped                              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                              ;
; DEVICE_FAMILY                 ; Cyclone II              ; Untyped                              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                              ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE                       ;
+-------------------------------+-------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 4                                         ;
; Entity Instance                           ; fifo:int_fifo|altsyncram:BUFFER[0][31]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 8                                         ;
;     -- NUMWORDS_A                         ; 8                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 8                                         ;
;     -- NUMWORDS_B                         ; 8                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ;
; Entity Instance                           ; fifo:int_fifo|altsyncram:BUFFER[0][23]__2 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 8                                         ;
;     -- NUMWORDS_A                         ; 8                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 8                                         ;
;     -- NUMWORDS_B                         ; 8                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ;
; Entity Instance                           ; fifo:int_fifo|altsyncram:BUFFER[0][15]__3 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 8                                         ;
;     -- NUMWORDS_A                         ; 8                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 8                                         ;
;     -- NUMWORDS_B                         ; 8                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ;
; Entity Instance                           ; fifo:int_fifo|altsyncram:BUFFER[0][7]__4  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 8                                         ;
;     -- NUMWORDS_A                         ; 8                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 8                                         ;
;     -- NUMWORDS_B                         ; 8                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ;
+-------------------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                      ;
+-------------------------------+---------------------------------------------------+
; Name                          ; Value                                             ;
+-------------------------------+---------------------------------------------------+
; Number of entity instances    ; 1                                                 ;
; Entity Instance               ; PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                            ;
;     -- PLL_TYPE               ; AUTO                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 40000                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                 ;
+-------------------------------+---------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "registers:u_registers" ;
+------------+-------+----------+-------------------+
; Port       ; Type  ; Severity ; Details           ;
+------------+-------+----------+-------------------+
; ADDR[1..0] ; Input ; Info     ; Stuck at GND      ;
; ADDR[7]    ; Input ; Info     ; Stuck at GND      ;
+------------+-------+----------+-------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.map.eqn.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Aug 27 14:19:42 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_internals1.v
    Info (12023): Found entity 1: SCSI_SM_INTERNALS1
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_internals.v
    Info (12023): Found entity 1: SCSI_SM_INTERNALS
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/pll.v
    Info (12023): Found entity 1: PLL
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_outputs.v
    Info (12023): Found entity 1: scsi_sm_outputs
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_inputs.v
    Info (12023): Found entity 1: scsi_sm_inputs
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm.v
    Info (12023): Found entity 1: SCSI_SM
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/registers_term.v
    Info (12023): Found entity 1: registers_term
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/registers_istr.v
    Info (12023): Found entity 1: registers_istr
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/registers_cntr.v
    Info (12023): Found entity 1: registers_cntr
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/registers.v
    Info (12023): Found entity 1: registers
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/addr_decoder.v
    Info (12023): Found entity 1: addr_decoder
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo_write_strobes.v
    Info (12023): Found entity 1: fifo_write_strobes
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo_full_empty_ctr.v
    Info (12023): Found entity 1: fifo__full_empty_ctr
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo_byte_ptr.v
    Info (12023): Found entity 1: fifo_byte_ptr
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo_3bit_cntr.v
    Info (12023): Found entity 1: fifo_3bit_cntr
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo.v
    Info (12023): Found entity 1: fifo
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_scsi.v
    Info (12023): Found entity 1: datapath_scsi
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_output.v
    Info (12023): Found entity 1: datapath_output
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_input.v
    Info (12023): Found entity 1: datapath_input
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_24dec.v
    Info (12023): Found entity 1: datapath_24dec
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_8b_mux.v
    Info (12023): Found entity 1: datapath_8b_MUX
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath.v
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpudff5.v
    Info (12023): Found entity 1: cpudff5
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpudff4.v
    Info (12023): Found entity 1: cpudff4
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpudff3.v
    Info (12023): Found entity 1: cpudff3
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpudff2.v
    Info (12023): Found entity 1: cpudff2
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpudff1.v
    Info (12023): Found entity 1: cpudff1
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm_output.v
    Info (12023): Found entity 1: CPU_SM_outputs
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm_inputs.v
    Info (12023): Found entity 1: CPU_SM_inputs
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm.v
    Info (12023): Found entity 1: CPU_SM
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/resdmac.v
    Info (12023): Found entity 1: RESDMAC
Info (12021): Found 1 design units, including 1 entities, in source file atpll.v
    Info (12023): Found entity 1: atpll
Info (12127): Elaborating entity "RESDMAC" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at RESDMAC.v(90): object "_DS" assigned a value but never read
Info (12128): Elaborating entity "registers" for hierarchy "registers:u_registers"
Info (12128): Elaborating entity "addr_decoder" for hierarchy "registers:u_registers|addr_decoder:u_addr_decoder"
Info (12128): Elaborating entity "registers_istr" for hierarchy "registers:u_registers|registers_istr:u_registers_istr"
Info (12128): Elaborating entity "registers_cntr" for hierarchy "registers:u_registers|registers_cntr:u_registers_cntr"
Info (12128): Elaborating entity "registers_term" for hierarchy "registers:u_registers|registers_term:u_registers_term"
Info (12128): Elaborating entity "CPU_SM" for hierarchy "CPU_SM:u_CPU_SM"
Info (12128): Elaborating entity "CPU_SM_inputs" for hierarchy "CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs"
Info (12128): Elaborating entity "cpudff1" for hierarchy "CPU_SM:u_CPU_SM|cpudff1:u_cpudff1"
Info (12128): Elaborating entity "cpudff2" for hierarchy "CPU_SM:u_CPU_SM|cpudff2:u_cpudff2"
Info (12128): Elaborating entity "cpudff3" for hierarchy "CPU_SM:u_CPU_SM|cpudff3:u_cpudff3"
Info (12128): Elaborating entity "cpudff4" for hierarchy "CPU_SM:u_CPU_SM|cpudff4:u_cpudff4"
Info (12128): Elaborating entity "cpudff5" for hierarchy "CPU_SM:u_CPU_SM|cpudff5:u_cpudff5"
Info (12128): Elaborating entity "CPU_SM_outputs" for hierarchy "CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs"
Info (12128): Elaborating entity "SCSI_SM" for hierarchy "SCSI_SM:u_SCSI_SM"
Info (12128): Elaborating entity "SCSI_SM_INTERNALS" for hierarchy "SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS"
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:int_fifo"
Info (12128): Elaborating entity "fifo_write_strobes" for hierarchy "fifo:int_fifo|fifo_write_strobes:u_write_strobes"
Info (12128): Elaborating entity "fifo__full_empty_ctr" for hierarchy "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr"
Info (12128): Elaborating entity "fifo_3bit_cntr" for hierarchy "fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr"
Info (12128): Elaborating entity "fifo_byte_ptr" for hierarchy "fifo:int_fifo|fifo_byte_ptr:u_byte_ptr"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fifo:int_fifo|altsyncram:BUFFER[0][31]__1"
Info (12130): Elaborated megafunction instantiation "fifo:int_fifo|altsyncram:BUFFER[0][31]__1"
Info (12133): Instantiated megafunction "fifo:int_fifo|altsyncram:BUFFER[0][31]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ig1.tdf
    Info (12023): Found entity 1: altsyncram_4ig1
Info (12128): Elaborating entity "altsyncram_4ig1" for hierarchy "fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated"
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:u_datapath"
Info (12128): Elaborating entity "datapath_input" for hierarchy "datapath:u_datapath|datapath_input:u_datapath_input"
Info (12128): Elaborating entity "datapath_output" for hierarchy "datapath:u_datapath|datapath_output:u_datapath_output"
Info (12128): Elaborating entity "datapath_scsi" for hierarchy "datapath:u_datapath|datapath_scsi:u_datapath_scsi"
Info (12128): Elaborating entity "datapath_24dec" for hierarchy "datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_24dec:u_datapath_24dec"
Info (12128): Elaborating entity "datapath_8b_MUX" for hierarchy "datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX"
Info (10264): Verilog HDL Case Statement information at datapath_8b_MUX.v(35): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:u_PLL"
Info (12128): Elaborating entity "atpll" for hierarchy "PLL:u_PLL|atpll:APLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "5000"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "10000"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "15000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "40000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=atpll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 609 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 14 output pins
    Info (21060): Implemented 54 bidirectional pins
    Info (21061): Implemented 495 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4678 megabytes
    Info: Processing ended: Sun Aug 27 14:19:45 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.map.smsg.


