#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b1b2f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b0fdf0 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1adba00 .functor NOT 1, L_0x1b56090, C4<0>, C4<0>, C4<0>;
L_0x1b55f10 .functor XOR 8, L_0x1b55a20, L_0x1b55e70, C4<00000000>, C4<00000000>;
L_0x1b56020 .functor XOR 8, L_0x1b55f10, L_0x1b55f80, C4<00000000>, C4<00000000>;
L_0x7f6ac379a060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1b509b0_0 .net "B3_next_dut", 0 0, L_0x7f6ac379a060;  1 drivers
v0x1b50a70_0 .net "B3_next_ref", 0 0, L_0x1b52040;  1 drivers
v0x1b50b10_0 .net "Count_next_dut", 0 0, L_0x1b55200;  1 drivers
v0x1b50bb0_0 .net "Count_next_ref", 0 0, L_0x1b53270;  1 drivers
v0x1b50c50_0 .net "S1_next_dut", 0 0, L_0x1b54ec0;  1 drivers
v0x1b50d40_0 .net "S1_next_ref", 0 0, L_0x1b52df0;  1 drivers
v0x1b50e10_0 .net "S_next_dut", 0 0, L_0x1b54a20;  1 drivers
v0x1b50ee0_0 .net "S_next_ref", 0 0, L_0x1b52ba0;  1 drivers
v0x1b50fb0_0 .net "Wait_next_dut", 0 0, L_0x1b55720;  1 drivers
v0x1b51080_0 .net "Wait_next_ref", 0 0, L_0x1b53800;  1 drivers
v0x1b51150_0 .net *"_ivl_10", 7 0, L_0x1b55f80;  1 drivers
v0x1b511f0_0 .net *"_ivl_12", 7 0, L_0x1b56020;  1 drivers
v0x1b51290_0 .net *"_ivl_2", 7 0, L_0x1b55570;  1 drivers
v0x1b51330_0 .net *"_ivl_4", 7 0, L_0x1b55a20;  1 drivers
v0x1b513d0_0 .net *"_ivl_6", 7 0, L_0x1b55e70;  1 drivers
v0x1b51470_0 .net *"_ivl_8", 7 0, L_0x1b55f10;  1 drivers
v0x1b51530_0 .net "ack", 0 0, v0x1b4d260_0;  1 drivers
v0x1b515d0_0 .var "clk", 0 0;
L_0x7f6ac379a210 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1b516a0_0 .net "counting_dut", 0 0, L_0x7f6ac379a210;  1 drivers
v0x1b51770_0 .net "counting_ref", 0 0, L_0x1b53af0;  1 drivers
v0x1b51840_0 .net "d", 0 0, v0x1b4d3c0_0;  1 drivers
v0x1b518e0_0 .net "done_counting", 0 0, v0x1b4d460_0;  1 drivers
L_0x7f6ac379a258 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1b51980_0 .net "done_dut", 0 0, L_0x7f6ac379a258;  1 drivers
v0x1b51a50_0 .net "done_ref", 0 0, L_0x1b53a00;  1 drivers
L_0x7f6ac379a1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1b51b20_0 .net "shift_ena_dut", 0 0, L_0x7f6ac379a1c8;  1 drivers
v0x1b51bf0_0 .net "shift_ena_ref", 0 0, L_0x1b53f00;  1 drivers
v0x1b51cc0_0 .net "state", 9 0, v0x1b4d6c0_0;  1 drivers
v0x1b51d60_0 .var/2u "stats1", 607 0;
v0x1b51e00_0 .var/2u "strobe", 0 0;
v0x1b51ea0_0 .net "tb_match", 0 0, L_0x1b56090;  1 drivers
v0x1b51f70_0 .net "tb_mismatch", 0 0, L_0x1adba00;  1 drivers
LS_0x1b55570_0_0 .concat [ 1 1 1 1], L_0x1b53f00, L_0x1b53af0, L_0x1b53a00, L_0x1b53800;
LS_0x1b55570_0_4 .concat [ 1 1 1 1], L_0x1b53270, L_0x1b52df0, L_0x1b52ba0, L_0x1b52040;
L_0x1b55570 .concat [ 4 4 0 0], LS_0x1b55570_0_0, LS_0x1b55570_0_4;
LS_0x1b55a20_0_0 .concat [ 1 1 1 1], L_0x1b53f00, L_0x1b53af0, L_0x1b53a00, L_0x1b53800;
LS_0x1b55a20_0_4 .concat [ 1 1 1 1], L_0x1b53270, L_0x1b52df0, L_0x1b52ba0, L_0x1b52040;
L_0x1b55a20 .concat [ 4 4 0 0], LS_0x1b55a20_0_0, LS_0x1b55a20_0_4;
LS_0x1b55e70_0_0 .concat [ 1 1 1 1], L_0x7f6ac379a1c8, L_0x7f6ac379a210, L_0x7f6ac379a258, L_0x1b55720;
LS_0x1b55e70_0_4 .concat [ 1 1 1 1], L_0x1b55200, L_0x1b54ec0, L_0x1b54a20, L_0x7f6ac379a060;
L_0x1b55e70 .concat [ 4 4 0 0], LS_0x1b55e70_0_0, LS_0x1b55e70_0_4;
LS_0x1b55f80_0_0 .concat [ 1 1 1 1], L_0x1b53f00, L_0x1b53af0, L_0x1b53a00, L_0x1b53800;
LS_0x1b55f80_0_4 .concat [ 1 1 1 1], L_0x1b53270, L_0x1b52df0, L_0x1b52ba0, L_0x1b52040;
L_0x1b55f80 .concat [ 4 4 0 0], LS_0x1b55f80_0_0, LS_0x1b55f80_0_4;
L_0x1b56090 .cmp/eeq 8, L_0x1b55570, L_0x1b56020;
S_0x1b17d80 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1b0fdf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1aeca70 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1aecab0 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1aecaf0 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1aecb30 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1aecb70 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1aecbb0 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1aecbf0 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1aecc30 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1aecc70 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1aeccb0 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1af3a20 .functor NOT 1, v0x1b4d3c0_0, C4<0>, C4<0>, C4<0>;
L_0x1ae90a0 .functor AND 1, L_0x1b52130, L_0x1af3a20, C4<1>, C4<1>;
L_0x1b1c8d0 .functor NOT 1, v0x1b4d3c0_0, C4<0>, C4<0>, C4<0>;
L_0x1b1c940 .functor AND 1, L_0x1b52290, L_0x1b1c8d0, C4<1>, C4<1>;
L_0x1b52430 .functor OR 1, L_0x1ae90a0, L_0x1b1c940, C4<0>, C4<0>;
L_0x1b52610 .functor NOT 1, v0x1b4d3c0_0, C4<0>, C4<0>, C4<0>;
L_0x1b526c0 .functor AND 1, L_0x1b52540, L_0x1b52610, C4<1>, C4<1>;
L_0x1b527d0 .functor OR 1, L_0x1b52430, L_0x1b526c0, C4<0>, C4<0>;
L_0x1b52ae0 .functor AND 1, L_0x1b52930, v0x1b4d260_0, C4<1>, C4<1>;
L_0x1b52ba0 .functor OR 1, L_0x1b527d0, L_0x1b52ae0, C4<0>, C4<0>;
L_0x1b52df0 .functor AND 1, L_0x1b52d10, v0x1b4d3c0_0, C4<1>, C4<1>;
L_0x1b53040 .functor NOT 1, v0x1b4d460_0, C4<0>, C4<0>, C4<0>;
L_0x1b531b0 .functor AND 1, L_0x1b52f50, L_0x1b53040, C4<1>, C4<1>;
L_0x1b53270 .functor OR 1, L_0x1b52eb0, L_0x1b531b0, C4<0>, C4<0>;
L_0x1b53140 .functor AND 1, L_0x1b53450, v0x1b4d460_0, C4<1>, C4<1>;
L_0x1b53640 .functor NOT 1, v0x1b4d260_0, C4<0>, C4<0>, C4<0>;
L_0x1b53740 .functor AND 1, L_0x1b53540, L_0x1b53640, C4<1>, C4<1>;
L_0x1b53800 .functor OR 1, L_0x1b53140, L_0x1b53740, C4<0>, C4<0>;
v0x1b1ca40_0 .net "B3_next", 0 0, L_0x1b52040;  alias, 1 drivers
v0x1ada2c0_0 .net "Count_next", 0 0, L_0x1b53270;  alias, 1 drivers
v0x1ada3c0_0 .net "S1_next", 0 0, L_0x1b52df0;  alias, 1 drivers
v0x1adbb50_0 .net "S_next", 0 0, L_0x1b52ba0;  alias, 1 drivers
v0x1adbbf0_0 .net "Wait_next", 0 0, L_0x1b53800;  alias, 1 drivers
v0x1adbee0_0 .net *"_ivl_10", 0 0, L_0x1b1c8d0;  1 drivers
v0x1b1cae0_0 .net *"_ivl_12", 0 0, L_0x1b1c940;  1 drivers
v0x1b4b650_0 .net *"_ivl_14", 0 0, L_0x1b52430;  1 drivers
v0x1b4b730_0 .net *"_ivl_17", 0 0, L_0x1b52540;  1 drivers
v0x1b4b810_0 .net *"_ivl_18", 0 0, L_0x1b52610;  1 drivers
v0x1b4b8f0_0 .net *"_ivl_20", 0 0, L_0x1b526c0;  1 drivers
v0x1b4b9d0_0 .net *"_ivl_22", 0 0, L_0x1b527d0;  1 drivers
v0x1b4bab0_0 .net *"_ivl_25", 0 0, L_0x1b52930;  1 drivers
v0x1b4bb90_0 .net *"_ivl_26", 0 0, L_0x1b52ae0;  1 drivers
v0x1b4bc70_0 .net *"_ivl_3", 0 0, L_0x1b52130;  1 drivers
v0x1b4bd50_0 .net *"_ivl_31", 0 0, L_0x1b52d10;  1 drivers
v0x1b4be30_0 .net *"_ivl_35", 0 0, L_0x1b52eb0;  1 drivers
v0x1b4bf10_0 .net *"_ivl_37", 0 0, L_0x1b52f50;  1 drivers
v0x1b4bff0_0 .net *"_ivl_38", 0 0, L_0x1b53040;  1 drivers
v0x1b4c0d0_0 .net *"_ivl_4", 0 0, L_0x1af3a20;  1 drivers
v0x1b4c1b0_0 .net *"_ivl_40", 0 0, L_0x1b531b0;  1 drivers
v0x1b4c290_0 .net *"_ivl_45", 0 0, L_0x1b53450;  1 drivers
v0x1b4c370_0 .net *"_ivl_46", 0 0, L_0x1b53140;  1 drivers
v0x1b4c450_0 .net *"_ivl_49", 0 0, L_0x1b53540;  1 drivers
v0x1b4c530_0 .net *"_ivl_50", 0 0, L_0x1b53640;  1 drivers
v0x1b4c610_0 .net *"_ivl_52", 0 0, L_0x1b53740;  1 drivers
v0x1b4c6f0_0 .net *"_ivl_6", 0 0, L_0x1ae90a0;  1 drivers
v0x1b4c7d0_0 .net *"_ivl_61", 3 0, L_0x1b53c50;  1 drivers
v0x1b4c8b0_0 .net *"_ivl_9", 0 0, L_0x1b52290;  1 drivers
v0x1b4c990_0 .net "ack", 0 0, v0x1b4d260_0;  alias, 1 drivers
v0x1b4ca50_0 .net "counting", 0 0, L_0x1b53af0;  alias, 1 drivers
v0x1b4cb10_0 .net "d", 0 0, v0x1b4d3c0_0;  alias, 1 drivers
v0x1b4cbd0_0 .net "done", 0 0, L_0x1b53a00;  alias, 1 drivers
v0x1b4cc90_0 .net "done_counting", 0 0, v0x1b4d460_0;  alias, 1 drivers
v0x1b4cd50_0 .net "shift_ena", 0 0, L_0x1b53f00;  alias, 1 drivers
v0x1b4ce10_0 .net "state", 9 0, v0x1b4d6c0_0;  alias, 1 drivers
L_0x1b52040 .part v0x1b4d6c0_0, 6, 1;
L_0x1b52130 .part v0x1b4d6c0_0, 0, 1;
L_0x1b52290 .part v0x1b4d6c0_0, 1, 1;
L_0x1b52540 .part v0x1b4d6c0_0, 3, 1;
L_0x1b52930 .part v0x1b4d6c0_0, 9, 1;
L_0x1b52d10 .part v0x1b4d6c0_0, 0, 1;
L_0x1b52eb0 .part v0x1b4d6c0_0, 7, 1;
L_0x1b52f50 .part v0x1b4d6c0_0, 8, 1;
L_0x1b53450 .part v0x1b4d6c0_0, 8, 1;
L_0x1b53540 .part v0x1b4d6c0_0, 9, 1;
L_0x1b53a00 .part v0x1b4d6c0_0, 9, 1;
L_0x1b53af0 .part v0x1b4d6c0_0, 8, 1;
L_0x1b53c50 .part v0x1b4d6c0_0, 4, 4;
L_0x1b53f00 .reduce/or L_0x1b53c50;
S_0x1b4d070 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1b0fdf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1b4d260_0 .var "ack", 0 0;
v0x1b4d320_0 .net "clk", 0 0, v0x1b515d0_0;  1 drivers
v0x1b4d3c0_0 .var "d", 0 0;
v0x1b4d460_0 .var "done_counting", 0 0;
v0x1b4d530_0 .var/2u "fail_onehot", 0 0;
v0x1b4d620_0 .var/2u "failed", 0 0;
v0x1b4d6c0_0 .var "state", 9 0;
v0x1b4d760_0 .net "tb_match", 0 0, L_0x1b56090;  alias, 1 drivers
E_0x1ae9060 .event posedge, v0x1b4d320_0;
E_0x1ae7cd0/0 .event negedge, v0x1b4d320_0;
E_0x1ae7cd0/1 .event posedge, v0x1b4d320_0;
E_0x1ae7cd0 .event/or E_0x1ae7cd0/0, E_0x1ae7cd0/1;
S_0x1b4d8c0 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1b0fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1b4dad0 .param/l "B0" 1 4 21, C4<0000010000>;
P_0x1b4db10 .param/l "B1" 1 4 22, C4<0000100000>;
P_0x1b4db50 .param/l "B2" 1 4 23, C4<0001000000>;
P_0x1b4db90 .param/l "B3" 1 4 24, C4<0010000000>;
P_0x1b4dbd0 .param/l "Count" 1 4 25, C4<0100000000>;
P_0x1b4dc10 .param/l "S" 1 4 17, C4<0000000001>;
P_0x1b4dc50 .param/l "S1" 1 4 18, C4<0000000010>;
P_0x1b4dc90 .param/l "S11" 1 4 19, C4<0000000100>;
P_0x1b4dcd0 .param/l "S110" 1 4 20, C4<0000001000>;
P_0x1b4dd10 .param/l "Wait" 1 4 26, C4<1000000000>;
L_0x1b53be0 .functor NOT 1, v0x1b4d3c0_0, C4<0>, C4<0>, C4<0>;
L_0x1b54160 .functor AND 1, L_0x1b540c0, L_0x1b53be0, C4<1>, C4<1>;
L_0x1b54310 .functor NOT 1, v0x1b4d3c0_0, C4<0>, C4<0>, C4<0>;
L_0x1b54380 .functor AND 1, L_0x1b54270, L_0x1b54310, C4<1>, C4<1>;
L_0x1b54490 .functor OR 1, L_0x1b54160, L_0x1b54380, C4<0>, C4<0>;
L_0x1b54640 .functor NOT 1, v0x1b4d3c0_0, C4<0>, C4<0>, C4<0>;
L_0x1b546f0 .functor AND 1, L_0x1b545a0, L_0x1b54640, C4<1>, C4<1>;
L_0x1b54800 .functor OR 1, L_0x1b54490, L_0x1b546f0, C4<0>, C4<0>;
L_0x7f6ac379a018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1b54960 .functor AND 1, L_0x7f6ac379a018, v0x1b4d260_0, C4<1>, C4<1>;
L_0x1b54a20 .functor OR 1, L_0x1b54800, L_0x1b54960, C4<0>, C4<0>;
L_0x1b54c80 .functor AND 1, L_0x1b54be0, v0x1b4d3c0_0, C4<1>, C4<1>;
L_0x1b54d90 .functor AND 1, L_0x1b54cf0, v0x1b4d3c0_0, C4<1>, C4<1>;
L_0x1b54ec0 .functor OR 1, L_0x1b54c80, L_0x1b54d90, C4<0>, C4<0>;
L_0x1b55070 .functor NOT 1, v0x1b4d460_0, C4<0>, C4<0>, C4<0>;
L_0x7f6ac379a0f0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1b54e50 .functor AND 1, L_0x7f6ac379a0f0, L_0x1b55070, C4<1>, C4<1>;
L_0x7f6ac379a0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1b55200 .functor OR 1, L_0x7f6ac379a0a8, L_0x1b54e50, C4<0>, C4<0>;
L_0x7f6ac379a138 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1b55440 .functor AND 1, L_0x7f6ac379a138, v0x1b4d460_0, C4<1>, C4<1>;
L_0x1b55500 .functor NOT 1, v0x1b4d260_0, C4<0>, C4<0>, C4<0>;
L_0x7f6ac379a180 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1b55610 .functor AND 1, L_0x7f6ac379a180, L_0x1b55500, C4<1>, C4<1>;
L_0x1b55720 .functor OR 1, L_0x1b55440, L_0x1b55610, C4<0>, C4<0>;
v0x1b4e360_0 .net "B3_next", 0 0, L_0x7f6ac379a060;  alias, 1 drivers
v0x1b4e440_0 .net "Count_next", 0 0, L_0x1b55200;  alias, 1 drivers
v0x1b4e500_0 .net "S1_next", 0 0, L_0x1b54ec0;  alias, 1 drivers
v0x1b4e5a0_0 .net "S_next", 0 0, L_0x1b54a20;  alias, 1 drivers
v0x1b4e660_0 .net "Wait_next", 0 0, L_0x1b55720;  alias, 1 drivers
v0x1b4e770_0 .net *"_ivl_1", 0 0, L_0x1b540c0;  1 drivers
v0x1b4e850_0 .net *"_ivl_10", 0 0, L_0x1b54380;  1 drivers
v0x1b4e930_0 .net *"_ivl_12", 0 0, L_0x1b54490;  1 drivers
v0x1b4ea10_0 .net *"_ivl_15", 0 0, L_0x1b545a0;  1 drivers
v0x1b4eaf0_0 .net *"_ivl_16", 0 0, L_0x1b54640;  1 drivers
v0x1b4ebd0_0 .net *"_ivl_18", 0 0, L_0x1b546f0;  1 drivers
v0x1b4ecb0_0 .net *"_ivl_2", 0 0, L_0x1b53be0;  1 drivers
v0x1b4ed90_0 .net *"_ivl_20", 0 0, L_0x1b54800;  1 drivers
v0x1b4ee70_0 .net *"_ivl_22", 0 0, L_0x7f6ac379a018;  1 drivers
v0x1b4ef50_0 .net *"_ivl_24", 0 0, L_0x1b54960;  1 drivers
v0x1b4f030_0 .net *"_ivl_29", 0 0, L_0x1b54be0;  1 drivers
v0x1b4f110_0 .net *"_ivl_30", 0 0, L_0x1b54c80;  1 drivers
v0x1b4f1f0_0 .net *"_ivl_33", 0 0, L_0x1b54cf0;  1 drivers
v0x1b4f2d0_0 .net *"_ivl_34", 0 0, L_0x1b54d90;  1 drivers
v0x1b4f3b0_0 .net *"_ivl_4", 0 0, L_0x1b54160;  1 drivers
v0x1b4f490_0 .net *"_ivl_40", 0 0, L_0x7f6ac379a0a8;  1 drivers
v0x1b4f570_0 .net *"_ivl_42", 0 0, L_0x7f6ac379a0f0;  1 drivers
v0x1b4f650_0 .net *"_ivl_44", 0 0, L_0x1b55070;  1 drivers
v0x1b4f730_0 .net *"_ivl_46", 0 0, L_0x1b54e50;  1 drivers
v0x1b4f810_0 .net *"_ivl_50", 0 0, L_0x7f6ac379a138;  1 drivers
v0x1b4f8f0_0 .net *"_ivl_52", 0 0, L_0x1b55440;  1 drivers
v0x1b4f9d0_0 .net *"_ivl_54", 0 0, L_0x7f6ac379a180;  1 drivers
v0x1b4fab0_0 .net *"_ivl_56", 0 0, L_0x1b55500;  1 drivers
v0x1b4fb90_0 .net *"_ivl_58", 0 0, L_0x1b55610;  1 drivers
v0x1b4fc70_0 .net *"_ivl_7", 0 0, L_0x1b54270;  1 drivers
v0x1b4fd50_0 .net *"_ivl_8", 0 0, L_0x1b54310;  1 drivers
v0x1b4fe30_0 .net "ack", 0 0, v0x1b4d260_0;  alias, 1 drivers
v0x1b4fed0_0 .net "counting", 0 0, L_0x7f6ac379a210;  alias, 1 drivers
v0x1b501a0_0 .net "d", 0 0, v0x1b4d3c0_0;  alias, 1 drivers
v0x1b50290_0 .net "done", 0 0, L_0x7f6ac379a258;  alias, 1 drivers
v0x1b50350_0 .net "done_counting", 0 0, v0x1b4d460_0;  alias, 1 drivers
v0x1b50440_0 .net "shift_ena", 0 0, L_0x7f6ac379a1c8;  alias, 1 drivers
v0x1b50500_0 .net "state", 9 0, v0x1b4d6c0_0;  alias, 1 drivers
L_0x1b540c0 .part v0x1b4d6c0_0, 1, 1;
L_0x1b54270 .part v0x1b4d6c0_0, 2, 1;
L_0x1b545a0 .part v0x1b4d6c0_0, 8, 1;
L_0x1b54be0 .part v0x1b4d6c0_0, 1, 1;
L_0x1b54cf0 .part v0x1b4d6c0_0, 2, 1;
S_0x1b50790 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1b0fdf0;
 .timescale -12 -12;
E_0x1ae76d0 .event anyedge, v0x1b51e00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b51e00_0;
    %nor/r;
    %assign/vec4 v0x1b51e00_0, 0;
    %wait E_0x1ae76d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b4d070;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b4d620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b4d530_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1b4d070;
T_2 ;
    %wait E_0x1ae7cd0;
    %load/vec4 v0x1b4d760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b4d620_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1b4d070;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1b4d260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b4d460_0, 0;
    %assign/vec4 v0x1b4d3c0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1b4d6c0_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ae7cd0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1b4d260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1b4d460_0, 0, 1;
    %store/vec4 v0x1b4d3c0_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1b4d6c0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1ae9060;
    %load/vec4 v0x1b4d620_0;
    %assign/vec4 v0x1b4d530_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ae7cd0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1b4d260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1b4d460_0, 0, 1;
    %store/vec4 v0x1b4d3c0_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1b4d6c0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1ae9060;
    %load/vec4 v0x1b4d530_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1b4d620_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b0fdf0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b515d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b51e00_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b0fdf0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b515d0_0;
    %inv;
    %store/vec4 v0x1b515d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b0fdf0;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b4d320_0, v0x1b51f70_0, v0x1b51840_0, v0x1b518e0_0, v0x1b51530_0, v0x1b51cc0_0, v0x1b50a70_0, v0x1b509b0_0, v0x1b50ee0_0, v0x1b50e10_0, v0x1b50d40_0, v0x1b50c50_0, v0x1b50bb0_0, v0x1b50b10_0, v0x1b51080_0, v0x1b50fb0_0, v0x1b51a50_0, v0x1b51980_0, v0x1b51770_0, v0x1b516a0_0, v0x1b51bf0_0, v0x1b51b20_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b0fdf0;
T_7 ;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b0fdf0;
T_8 ;
    %wait E_0x1ae7cd0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b51d60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b51d60_0, 4, 32;
    %load/vec4 v0x1b51ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b51d60_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b51d60_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b51d60_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b50a70_0;
    %load/vec4 v0x1b50a70_0;
    %load/vec4 v0x1b509b0_0;
    %xor;
    %load/vec4 v0x1b50a70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b51d60_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b51d60_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1b50ee0_0;
    %load/vec4 v0x1b50ee0_0;
    %load/vec4 v0x1b50e10_0;
    %xor;
    %load/vec4 v0x1b50ee0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b51d60_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b51d60_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1b50d40_0;
    %load/vec4 v0x1b50d40_0;
    %load/vec4 v0x1b50c50_0;
    %xor;
    %load/vec4 v0x1b50d40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b51d60_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b51d60_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x1b50bb0_0;
    %load/vec4 v0x1b50bb0_0;
    %load/vec4 v0x1b50b10_0;
    %xor;
    %load/vec4 v0x1b50bb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b51d60_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b51d60_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x1b51080_0;
    %load/vec4 v0x1b51080_0;
    %load/vec4 v0x1b50fb0_0;
    %xor;
    %load/vec4 v0x1b51080_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b51d60_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b51d60_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x1b51a50_0;
    %load/vec4 v0x1b51a50_0;
    %load/vec4 v0x1b51980_0;
    %xor;
    %load/vec4 v0x1b51a50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b51d60_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b51d60_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x1b51770_0;
    %load/vec4 v0x1b51770_0;
    %load/vec4 v0x1b516a0_0;
    %xor;
    %load/vec4 v0x1b51770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b51d60_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b51d60_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x1b51bf0_0;
    %load/vec4 v0x1b51bf0_0;
    %load/vec4 v0x1b51b20_0;
    %xor;
    %load/vec4 v0x1b51bf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b51d60_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b51d60_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth1/human/review2015_fsmonehot/iter0/response4/top_module.sv";
