// Seed: 1161069211
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1[1 : ""] = id_3[1];
  wire id_4;
  assign id_2 = 1;
  wor id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17 = 1'h0;
  assign id_8 = 1;
  wire id_18;
  module_0(
      id_4, id_17, id_18
  );
  assign id_1[1] = id_16;
endmodule
