// Seed: 1821018917
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  assign module_1.id_3 = 0;
  output wire id_1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_3 = 32'd0
) (
    input tri0 id_0,
    input supply0 id_1,
    output wire id_2,
    input tri _id_3,
    input wire id_4,
    output tri id_5,
    input tri0 id_6,
    output tri id_7,
    output wire id_8,
    output wor id_9,
    output wor id_10
);
  wire id_12;
  ;
  logic [1 : -1] id_13[-1 : id_3];
  module_0 modCall_1 (
      id_13,
      id_12,
      id_13,
      id_12,
      id_13,
      id_12,
      id_12
  );
endmodule
