# vsim wrap_mem_tb -do "add wave *; run -all" 
# Start time: 15:02:16 on Dec 04,2025
# Loading sv_std.std
# Loading work.wrap_mem_tb
# Loading work.wrap_mem
# Loading work.d_mem
# add wave *
#  run -all
# Starting wrap_mem test...
# WRITE | addr=00000000000000000000000000000000 | byte_en=1111 | wr_data=11110000111100001111000011110000
# READ  | addr=00000000000000000000000000000000 | byte_en=1111 | signed=0 | rd_data=11110000111100001111000011110000
# WRITE | addr=00000000000000000000000000000001 | byte_en=0011 | wr_data=00000000000000001010101010101010
# READ  | addr=00000000000000000000000000000001 | byte_en=0011 | signed=0 | rd_data=00000000000000001010101010101010
# WRITE | addr=00000000000000000000000000000101 | byte_en=0001 | wr_data=00000000000000000000000011001100
# READ  | addr=00000000000000000000000000000101 | byte_en=0001 | signed=0 | rd_data=00000000000000000000000011001100
# WRITE | addr=00000000000000000000000000000110 | byte_en=0011 | wr_data=00000000000000001111111100000000
# READ  | addr=00000000000000000000000000000110 | byte_en=0011 | signed=0 | rd_data=00000000000000001111111100000000
# WRITE | addr=00000000000000000000000000001000 | byte_en=1111 | wr_data=10101010101010101010101010101010
# READ  | addr=00000000000000000000000000001000 | byte_en=1111 | signed=0 | rd_data=10101010101010101010101010101010
# WRITE | addr=00000000000000000000000000001011 | byte_en=0001 | wr_data=00000000000000000000000000110011
# READ  | addr=00000000000000000000000000001011 | byte_en=0001 | signed=0 | rd_data=00000000000000000000000000110011
# READ  | addr=00000000000000000000000000001000 | byte_en=1111 | signed=0 | rd_data=00110011101010101010101010101010
# WRITE | addr=00000000000000000000000000000010 | byte_en=0011 | wr_data=00000000000000001111000011110000
# READ  | addr=00000000000000000000000000000010 | byte_en=0011 | signed=1 | rd_data=11111111111111111111000011110000
# wrap_mem test finished.
# ** Note: $stop    : verif/d_mem/wrap_mem_tb.sv(88)
#    Time: 300 ns  Iteration: 1  Instance: /wrap_mem_tb
# Break in Module wrap_mem_tb at verif/d_mem/wrap_mem_tb.sv line 88
# End time: 15:02:26 on Dec 04,2025, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
