#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7f93ce805920 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f93ce808960 .scope module, "simple_counter_tb" "simple_counter_tb" 3 3;
 .timescale -9 -12;
v0x7f93ce81aa30_0 .var "clk_in", 0 0;
v0x7f93ce81aad0_0 .net "count_out", 15 0, v0x7f93ce81a7d0_0;  1 drivers
v0x7f93ce81ab80_0 .var "evt_in", 0 0;
v0x7f93ce81ac50_0 .var "rst_in", 0 0;
S_0x7f93ce808ad0 .scope module, "my_counter" "simple_counter" 3 11, 4 3 0, S_0x7f93ce808960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "evt_in";
    .port_info 3 /OUTPUT 16 "count_out";
v0x7f93ce80aab0_0 .net "clk_in", 0 0, v0x7f93ce81aa30_0;  1 drivers
v0x7f93ce81a7d0_0 .var "count_out", 15 0;
v0x7f93ce81a880_0 .net "evt_in", 0 0, v0x7f93ce81ab80_0;  1 drivers
v0x7f93ce81a930_0 .net "rst_in", 0 0, v0x7f93ce81ac50_0;  1 drivers
E_0x7f93ce806720 .event posedge, v0x7f93ce80aab0_0;
    .scope S_0x7f93ce808ad0;
T_0 ;
    %wait E_0x7f93ce806720;
    %load/vec4 v0x7f93ce81a930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f93ce81a7d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f93ce81a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7f93ce81a7d0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7f93ce81a7d0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f93ce808960;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x7f93ce81aa30_0;
    %nor/r;
    %store/vec4 v0x7f93ce81aa30_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f93ce808960;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93ce81aa30_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7f93ce808960;
T_3 ;
    %vpi_call/w 3 47 "$dumpfile", "counter.vcd" {0 0 0};
    %vpi_call/w 3 48 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f93ce808960 {0 0 0};
    %vpi_call/w 3 53 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93ce81ac50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93ce81ab80_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f93ce81ac50_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93ce81ac50_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f93ce81ab80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93ce81ab80_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f93ce81ab80_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93ce81ab80_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f93ce81ab80_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f93ce81ac50_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 89 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/simple_counter_tb.sv";
    "hdl/simple_counter.sv";
