Microchip Technology Inc. - Microchip Libero Software Release v2023.1 (Version 2023.1.0.6)

Date      :  Thu May 25 13:11:27 2023
Project   :  C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD
Component :  CoreAHBL_C0
Family    :  PolarFire


HDL source files for all Synthesis and Simulation tools:
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/Actel/DirectCore/CoreAHBLite/5.6.105/rtl/vlog/core/coreahblite_addrdec.v
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/Actel/DirectCore/CoreAHBLite/5.6.105/rtl/vlog/core/coreahblite_defaultslavesm.v
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/Actel/DirectCore/CoreAHBLite/5.6.105/rtl/vlog/core/coreahblite_slavearbiter.v
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/Actel/DirectCore/CoreAHBLite/5.6.105/rtl/vlog/core/coreahblite_masterstage.v
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/Actel/DirectCore/CoreAHBLite/5.6.105/rtl/vlog/core/coreahblite_slavestage.v
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/Actel/DirectCore/CoreAHBLite/5.6.105/rtl/vlog/core/coreahblite_matrix4x16.v
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/CoreAHBL_C0/CoreAHBL_C0_0/rtl/vlog/core/coreahblite.v
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/CoreAHBL_C0/CoreAHBL_C0.v

Stimulus files for all Simulation tools:
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/CoreAHBL_C0/CoreAHBL_C0_0/coreparameters.v
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/Actel/DirectCore/CoreAHBLite/5.6.105/rtl/vlog/amba_bfm/bfm_main.v
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/Actel/DirectCore/CoreAHBLite/5.6.105/rtl/vlog/amba_bfm/bfm_ahbl.v
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/Actel/DirectCore/CoreAHBLite/5.6.105/rtl/vlog/amba_bfm/bfm_ahbslaveext.v
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/Actel/DirectCore/CoreAHBLite/5.6.105/rtl/vlog/amba_bfm/bfm_ahbslave.v
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG2_BD/component/work/CoreAHBL_C0/CoreAHBL_C0_0/rtl/vlog/test/user/testbench.v

