# 🔧 [RTL Design and Synthesis Workshop Using Sky130](https://www.vlsisystemdesign.com/rtl-design-using-verilog-with-sky130-technology/)

Welcome to the **RTL Workshop** – a hands-on learning series focused on **Verilog RTL design**, **simulation**, **logic synthesis**, and **digital circuit optimization** using the **Sky130 open-source PDK**.  
This workshop is structured over multiple days, each offering practical labs, code examples, and in-depth explanations.

---

## 📚 Table of Contents

- [📘 About This Workshop](#about-this-workshop)
- [🔧 Prerequisites](#prerequisites)
- [📅 Workshop Structure](#workshop-structure)
- [📄 License](#license)
- [🙏 Acknowledgements](#acknowledgements)

---

## 📘 About This Workshop

This workshop is ideal for **students**, **hobbyists**, and **engineers** who want to gain hands-on experience with:

- ✅ **Verilog RTL design and simulation**
- ✅ Simulation using **Icarus Verilog** and waveform viewing with **GTKWave**
- ✅ Logic synthesis using **Yosys** and the **SKY130** open-source PDK
- ✅ Digital design fundamentals, including:
  - 📌 Testbenches
  - 📌 Timing libraries
  - 📌 Efficient D flip-flop coding
  - 📌 Optimization for area and performance

---

## 🔧 Prerequisites

Before starting, make sure you have the following:

- 📖 Basic understanding of digital logic (gates, flip-flops, multiplexers, etc.)
- 💻 Familiarity with Linux shell commands
- 🐧 A Linux system or **WSL** on Windows/macOS
- 🔧 Required tools installed:
  - `git`
  - `iverilog`
  - `gtkwave`
  - `yosys`
  - A text editor (VS Code, Vim, Nano, etc.)

---

## 📅 Workshop Structure

The workshop is organized by day. Each day has its own directory with a `README.md` file, code examples, and step-by-step labs.

### 🗓️ Modules:

- [Day 1: Introduction to Verilog RTL Design & Synthesis](Day_1/README.md)
- [Day 2: Timing Libraries, Synthesis Approaches, and Efficient Flip-Flop Coding](Day_2/README.md)
- [Day 3: Combinational and Sequential Optimization](Day_3/README.md)
- [Day 4: Gate-Level Simulation (GLS), Blocking vs. Non-Blocking in Verilog, and Synthesis-Simulation Mismatch](Day_4/README.md)
- [Day 5: Optimization in Synthesis](Day_5/README.md)

Each day includes:

- 📖 Concept explanations
- 🔬 Hands-on labs
- 💡 Best practices & tips

---

## 📄 License

This project is licensed under the **Attribution 4.0 International License**.  
For more details, refer to the [LICENSE](./LICENSE) file.

---

## 🙏 Acknowledgements

Special thanks to:

- 👨‍🏫 [Shon Taware](https://www.linkedin.com/in/shon-taware/)
- 👨‍💻 [Kunal Ghosh](https://www.linkedin.com/in/kunal-ghosh-vlsisystemdesign-com-28084836/)
- 🧰 The open-source community behind:
  - **Yosys**
  - **Sky130 PDK**

---

![Author: Ahtesham](https://img.shields.io/badge/author-Ahtesham-blue)

