

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_loop_sum'
================================================================
* Date:           Wed Oct  8 19:21:48 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3079|     3079|  30.790 us|  30.790 us|  3079|  3079|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_sum  |     3077|     3077|         9|          3|          1|  1024|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      32|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      20|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      83|    -|
|Register         |        -|     -|     119|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     119|     135|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U76  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln220_fu_140_p2   |         +|   0|  0|  18|          11|           1|
    |icmp_ln220_fu_134_p2  |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  32|          23|          15|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  20|          4|    1|          4|
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_10         |   9|          2|   11|         22|
    |ap_sig_allocacmp_sum_sq_load  |   9|          2|   32|         64|
    |i_fu_50                       |   9|          2|   11|         22|
    |sum_sq_fu_46                  |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  83|         18|   90|        182|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_50                           |  11|   0|   11|          0|
    |icmp_ln220_reg_214                |   1|   0|    1|          0|
    |icmp_ln220_reg_214_pp0_iter1_reg  |   1|   0|    1|          0|
    |mul_i_reg_249                     |  32|   0|   32|          0|
    |sum_sq_fu_46                      |  32|   0|   32|          0|
    |tmp_s_reg_243                     |  32|   0|   32|          0|
    |trunc_ln222_reg_238               |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 119|   0|  119|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_loop_sum|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_loop_sum|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_loop_sum|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_loop_sum|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_loop_sum|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_loop_sum|  return value|
|grp_fu_1140_p_din0    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_loop_sum|  return value|
|grp_fu_1140_p_din1    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_loop_sum|  return value|
|grp_fu_1140_p_opcode  |  out|    2|  ap_ctrl_hs|  activation_accelerator_Pipeline_loop_sum|  return value|
|grp_fu_1140_p_dout0   |   in|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_loop_sum|  return value|
|grp_fu_1140_p_ce      |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_loop_sum|  return value|
|grp_fu_929_p_din0     |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_loop_sum|  return value|
|grp_fu_929_p_din1     |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_loop_sum|  return value|
|grp_fu_929_p_dout0    |   in|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_loop_sum|  return value|
|grp_fu_929_p_ce       |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_loop_sum|  return value|
|x_address0            |  out|    8|   ap_memory|                                         x|         array|
|x_ce0                 |  out|    1|   ap_memory|                                         x|         array|
|x_q0                  |   in|   32|   ap_memory|                                         x|         array|
|x_2_address0          |  out|    8|   ap_memory|                                       x_2|         array|
|x_2_ce0               |  out|    1|   ap_memory|                                       x_2|         array|
|x_2_q0                |   in|   32|   ap_memory|                                       x_2|         array|
|x_4_address0          |  out|    8|   ap_memory|                                       x_4|         array|
|x_4_ce0               |  out|    1|   ap_memory|                                       x_4|         array|
|x_4_q0                |   in|   32|   ap_memory|                                       x_4|         array|
|x_6_address0          |  out|    8|   ap_memory|                                       x_6|         array|
|x_6_ce0               |  out|    1|   ap_memory|                                       x_6|         array|
|x_6_q0                |   in|   32|   ap_memory|                                       x_6|         array|
|sum_sq_out            |  out|   32|      ap_vld|                                sum_sq_out|       pointer|
|sum_sq_out_ap_vld     |  out|    1|      ap_vld|                                sum_sq_out|       pointer|
+----------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 3, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sum_sq = alloca i32 1"   --->   Operation 12 'alloca' 'sum_sq' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %sum_sq"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i124"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_10 = load i11 %i" [activation_accelerator.cpp:222]   --->   Operation 17 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.94ns)   --->   "%icmp_ln220 = icmp_eq  i11 %i_10, i11 1024" [activation_accelerator.cpp:220]   --->   Operation 18 'icmp' 'icmp_ln220' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%add_ln220 = add i11 %i_10, i11 1" [activation_accelerator.cpp:220]   --->   Operation 20 'add' 'add_ln220' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln220 = br i1 %icmp_ln220, void %for.inc.i124.split, void %for.end.i126.exitStub" [activation_accelerator.cpp:220]   --->   Operation 21 'br' 'br_ln220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lshr_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i_10, i32 2, i32 9" [activation_accelerator.cpp:222]   --->   Operation 22 'partselect' 'lshr_ln8' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i8 %lshr_ln8" [activation_accelerator.cpp:222]   --->   Operation 23 'zext' 'zext_ln222' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln222" [activation_accelerator.cpp:222]   --->   Operation 24 'getelementptr' 'x_addr' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln222" [activation_accelerator.cpp:222]   --->   Operation 25 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln222" [activation_accelerator.cpp:222]   --->   Operation 26 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln222" [activation_accelerator.cpp:222]   --->   Operation 27 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln222 = trunc i11 %i_10" [activation_accelerator.cpp:222]   --->   Operation 28 'trunc' 'trunc_ln222' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%x_load = load i8 %x_addr" [activation_accelerator.cpp:222]   --->   Operation 29 'load' 'x_load' <Predicate = (!icmp_ln220)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 30 [2/2] (1.23ns)   --->   "%x_2_load = load i8 %x_2_addr" [activation_accelerator.cpp:222]   --->   Operation 30 'load' 'x_2_load' <Predicate = (!icmp_ln220)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%x_4_load = load i8 %x_4_addr" [activation_accelerator.cpp:222]   --->   Operation 31 'load' 'x_4_load' <Predicate = (!icmp_ln220)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%x_6_load = load i8 %x_6_addr" [activation_accelerator.cpp:222]   --->   Operation 32 'load' 'x_6_load' <Predicate = (!icmp_ln220)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln220 = store i11 %add_ln220, i11 %i" [activation_accelerator.cpp:220]   --->   Operation 33 'store' 'store_ln220' <Predicate = (!icmp_ln220)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 34 [1/2] (1.23ns)   --->   "%x_load = load i8 %x_addr" [activation_accelerator.cpp:222]   --->   Operation 34 'load' 'x_load' <Predicate = (!icmp_ln220)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 35 [1/2] (1.23ns)   --->   "%x_2_load = load i8 %x_2_addr" [activation_accelerator.cpp:222]   --->   Operation 35 'load' 'x_2_load' <Predicate = (!icmp_ln220)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 36 [1/2] (1.23ns)   --->   "%x_4_load = load i8 %x_4_addr" [activation_accelerator.cpp:222]   --->   Operation 36 'load' 'x_4_load' <Predicate = (!icmp_ln220)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 37 [1/2] (1.23ns)   --->   "%x_6_load = load i8 %x_6_addr" [activation_accelerator.cpp:222]   --->   Operation 37 'load' 'x_6_load' <Predicate = (!icmp_ln220)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 38 [1/1] (0.52ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i2 %trunc_ln222" [activation_accelerator.cpp:222]   --->   Operation 38 'mux' 'tmp_s' <Predicate = (!icmp_ln220)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 39 [3/3] (7.01ns)   --->   "%mul_i = fmul i32 %tmp_s, i32 %tmp_s" [activation_accelerator.cpp:222]   --->   Operation 39 'fmul' 'mul_i' <Predicate = (!icmp_ln220)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 40 [2/3] (7.01ns)   --->   "%mul_i = fmul i32 %tmp_s, i32 %tmp_s" [activation_accelerator.cpp:222]   --->   Operation 40 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 41 [1/3] (7.01ns)   --->   "%mul_i = fmul i32 %tmp_s, i32 %tmp_s" [activation_accelerator.cpp:222]   --->   Operation 41 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.89>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%sum_sq_load = load i32 %sum_sq" [activation_accelerator.cpp:222]   --->   Operation 42 'load' 'sum_sq_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [4/4] (4.89ns)   --->   "%sum_sq_1 = fadd i32 %sum_sq_load, i32 %mul_i" [activation_accelerator.cpp:222]   --->   Operation 43 'fadd' 'sum_sq_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%sum_sq_load_1 = load i32 %sum_sq"   --->   Operation 51 'load' 'sum_sq_load_1' <Predicate = (icmp_ln220)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_sq_out, i32 %sum_sq_load_1"   --->   Operation 52 'write' 'write_ln0' <Predicate = (icmp_ln220)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln220)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.89>
ST_7 : Operation 44 [3/4] (4.89ns)   --->   "%sum_sq_1 = fadd i32 %sum_sq_load, i32 %mul_i" [activation_accelerator.cpp:222]   --->   Operation 44 'fadd' 'sum_sq_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.89>
ST_8 : Operation 45 [2/4] (4.89ns)   --->   "%sum_sq_1 = fadd i32 %sum_sq_load, i32 %mul_i" [activation_accelerator.cpp:222]   --->   Operation 45 'fadd' 'sum_sq_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.32>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln221 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [activation_accelerator.cpp:221]   --->   Operation 46 'specpipeline' 'specpipeline_ln221' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln218 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [activation_accelerator.cpp:218]   --->   Operation 47 'specloopname' 'specloopname_ln218' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/4] (4.89ns)   --->   "%sum_sq_1 = fadd i32 %sum_sq_load, i32 %mul_i" [activation_accelerator.cpp:222]   --->   Operation 48 'fadd' 'sum_sq_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln220 = store i32 %sum_sq_1, i32 %sum_sq" [activation_accelerator.cpp:220]   --->   Operation 49 'store' 'store_ln220' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln220 = br void %for.inc.i124" [activation_accelerator.cpp:220]   --->   Operation 50 'br' 'br_ln220' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sum_sq_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_sq             (alloca           ) [ 0111111111]
i                  (alloca           ) [ 0100000000]
store_ln0          (store            ) [ 0000000000]
store_ln0          (store            ) [ 0000000000]
br_ln0             (br               ) [ 0000000000]
i_10               (load             ) [ 0000000000]
icmp_ln220         (icmp             ) [ 0111111000]
empty              (speclooptripcount) [ 0000000000]
add_ln220          (add              ) [ 0000000000]
br_ln220           (br               ) [ 0000000000]
lshr_ln8           (partselect       ) [ 0000000000]
zext_ln222         (zext             ) [ 0000000000]
x_addr             (getelementptr    ) [ 0010000000]
x_2_addr           (getelementptr    ) [ 0010000000]
x_4_addr           (getelementptr    ) [ 0010000000]
x_6_addr           (getelementptr    ) [ 0010000000]
trunc_ln222        (trunc            ) [ 0010000000]
store_ln220        (store            ) [ 0000000000]
x_load             (load             ) [ 0000000000]
x_2_load           (load             ) [ 0000000000]
x_4_load           (load             ) [ 0000000000]
x_6_load           (load             ) [ 0000000000]
tmp_s              (mux              ) [ 0111110000]
mul_i              (fmul             ) [ 0111001111]
sum_sq_load        (load             ) [ 0111000111]
specpipeline_ln221 (specpipeline     ) [ 0000000000]
specloopname_ln218 (specloopname     ) [ 0000000000]
sum_sq_1           (fadd             ) [ 0000000000]
store_ln220        (store            ) [ 0000000000]
br_ln220           (br               ) [ 0000000000]
sum_sq_load_1      (load             ) [ 0000000000]
write_ln0          (write            ) [ 0000000000]
ret_ln0            (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sum_sq_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_sq_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4f32.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="sum_sq_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_sq/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln0_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="32" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="61" class="1004" name="x_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="8" slack="0"/>
<pin id="65" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="x_2_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="8" slack="0"/>
<pin id="72" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_2_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="x_4_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="8" slack="0"/>
<pin id="79" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_4_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="x_6_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="8" slack="0"/>
<pin id="86" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_6_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2_load/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_4_load/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_6_load/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="1"/>
<pin id="116" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_sq_1/6 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="1"/>
<pin id="119" dir="0" index="1" bw="32" slack="1"/>
<pin id="120" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln0_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="11" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln0_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_10_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="11" slack="0"/>
<pin id="133" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_10/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln220_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="11" slack="0"/>
<pin id="136" dir="0" index="1" bw="11" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln220_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="11" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="lshr_ln8_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="11" slack="0"/>
<pin id="149" dir="0" index="2" bw="3" slack="0"/>
<pin id="150" dir="0" index="3" bw="5" slack="0"/>
<pin id="151" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln8/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln222_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln222/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="trunc_ln222_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="0"/>
<pin id="166" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln222/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln220_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="11" slack="0"/>
<pin id="170" dir="0" index="1" bw="11" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_s_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="0" index="2" bw="32" slack="0"/>
<pin id="177" dir="0" index="3" bw="32" slack="0"/>
<pin id="178" dir="0" index="4" bw="32" slack="0"/>
<pin id="179" dir="0" index="5" bw="2" slack="1"/>
<pin id="180" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sum_sq_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="5"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_sq_load/6 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln220_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="8"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/9 "/>
</bind>
</comp>

<comp id="195" class="1004" name="sum_sq_load_1_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="5"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_sq_load_1/6 "/>
</bind>
</comp>

<comp id="199" class="1005" name="sum_sq_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_sq "/>
</bind>
</comp>

<comp id="207" class="1005" name="i_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="214" class="1005" name="icmp_ln220_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln220 "/>
</bind>
</comp>

<comp id="218" class="1005" name="x_addr_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="1"/>
<pin id="220" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="223" class="1005" name="x_2_addr_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="1"/>
<pin id="225" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_2_addr "/>
</bind>
</comp>

<comp id="228" class="1005" name="x_4_addr_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="1"/>
<pin id="230" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_4_addr "/>
</bind>
</comp>

<comp id="233" class="1005" name="x_6_addr_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="1"/>
<pin id="235" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_6_addr "/>
</bind>
</comp>

<comp id="238" class="1005" name="trunc_ln222_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="1"/>
<pin id="240" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln222 "/>
</bind>
</comp>

<comp id="243" class="1005" name="tmp_s_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="249" class="1005" name="mul_i_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="254" class="1005" name="sum_sq_load_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_sq_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="44" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="30" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="30" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="30" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="61" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="68" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="75" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="82" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="131" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="131" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="159"><net_src comp="146" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="161"><net_src comp="156" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="162"><net_src comp="156" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="163"><net_src comp="156" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="167"><net_src comp="131" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="140" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="89" pin="3"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="95" pin="3"/><net_sink comp="173" pin=2"/></net>

<net id="184"><net_src comp="101" pin="3"/><net_sink comp="173" pin=3"/></net>

<net id="185"><net_src comp="107" pin="3"/><net_sink comp="173" pin=4"/></net>

<net id="189"><net_src comp="186" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="194"><net_src comp="113" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="202"><net_src comp="46" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="205"><net_src comp="199" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="206"><net_src comp="199" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="210"><net_src comp="50" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="217"><net_src comp="134" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="61" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="226"><net_src comp="68" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="231"><net_src comp="75" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="236"><net_src comp="82" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="241"><net_src comp="164" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="173" pin=5"/></net>

<net id="246"><net_src comp="173" pin="6"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="252"><net_src comp="117" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="257"><net_src comp="186" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="113" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_sq_out | {6 }
 - Input state : 
	Port: activation_accelerator_Pipeline_loop_sum : x | {1 2 }
	Port: activation_accelerator_Pipeline_loop_sum : x_2 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_sum : x_4 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_sum : x_6 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_10 : 1
		icmp_ln220 : 2
		add_ln220 : 2
		br_ln220 : 3
		lshr_ln8 : 2
		zext_ln222 : 3
		x_addr : 4
		x_2_addr : 4
		x_4_addr : 4
		x_6_addr : 4
		trunc_ln222 : 2
		x_load : 5
		x_2_load : 5
		x_4_load : 5
		x_6_load : 5
		store_ln220 : 3
	State 2
		tmp_s : 1
	State 3
	State 4
	State 5
	State 6
		sum_sq_1 : 1
		write_ln0 : 1
	State 7
	State 8
	State 9
		store_ln220 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_113      |    0    |   168   |   434   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_117      |    3    |   128   |   135   |
|----------|-----------------------|---------|---------|---------|
|    mux   |      tmp_s_fu_173     |    0    |    0    |    20   |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln220_fu_140   |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln220_fu_134   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_54 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|    lshr_ln8_fu_146    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |   zext_ln222_fu_156   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln222_fu_164  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    3    |   296   |   618   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     i_reg_207     |   11   |
| icmp_ln220_reg_214|    1   |
|   mul_i_reg_249   |   32   |
|sum_sq_load_reg_254|   32   |
|   sum_sq_reg_199  |   32   |
|   tmp_s_reg_243   |   32   |
|trunc_ln222_reg_238|    2   |
|  x_2_addr_reg_223 |    8   |
|  x_4_addr_reg_228 |    8   |
|  x_6_addr_reg_233 |    8   |
|   x_addr_reg_218  |    8   |
+-------------------+--------+
|       Total       |   174  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_95 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_101 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_107 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_113    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  2.135  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   296  |   618  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   174  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   470  |   663  |
+-----------+--------+--------+--------+--------+
