{
  "a": {
    "addr": 0,
    "size": 4
  },
  "b": {
    "addr": 4,
    "size": 4
  },
  "zero": {
    "addr": 8,
    "size": 1
  },
  "add_out": {
    "addr": 9,
    "size": 4
  },
  "sub_out": {
    "addr": 13,
    "size": 4
  },
  "mul_out": {
    "addr": 17,
    "size": 4
  },
  "relu_out": {
    "addr": 21,
    "size": 4
  },
  "W4": {
    "addr": 25,
    "size": 16
  },
  "X4": {
    "addr": 41,
    "size": 16
  },
  "Z4": {
    "addr": 57,
    "size": 16
  },
  "W8": {
    "addr": 73,
    "size": 64
  },
  "X8": {
    "addr": 137,
    "size": 64
  },
  "Z8": {
    "addr": 201,
    "size": 64
  },
  "temp": {
    "addr": 265,
    "size": 16
  }
}