#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2834f50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28350e0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x28272d0 .functor NOT 1, L_0x2887380, C4<0>, C4<0>, C4<0>;
L_0x2887160 .functor XOR 2, L_0x2887000, L_0x28870c0, C4<00>, C4<00>;
L_0x2887270 .functor XOR 2, L_0x2887160, L_0x28871d0, C4<00>, C4<00>;
v0x2881d40_0 .net *"_ivl_10", 1 0, L_0x28871d0;  1 drivers
v0x2881e40_0 .net *"_ivl_12", 1 0, L_0x2887270;  1 drivers
v0x2881f20_0 .net *"_ivl_2", 1 0, L_0x28850b0;  1 drivers
v0x2881fe0_0 .net *"_ivl_4", 1 0, L_0x2887000;  1 drivers
v0x28820c0_0 .net *"_ivl_6", 1 0, L_0x28870c0;  1 drivers
v0x28821f0_0 .net *"_ivl_8", 1 0, L_0x2887160;  1 drivers
v0x28822d0_0 .net "a", 0 0, v0x287e3f0_0;  1 drivers
v0x2882370_0 .net "b", 0 0, v0x287e490_0;  1 drivers
v0x2882410_0 .net "c", 0 0, v0x287e530_0;  1 drivers
v0x28824b0_0 .var "clk", 0 0;
v0x2882550_0 .net "d", 0 0, v0x287e670_0;  1 drivers
v0x28825f0_0 .net "out_pos_dut", 0 0, L_0x2886e80;  1 drivers
v0x2882690_0 .net "out_pos_ref", 0 0, L_0x2883bc0;  1 drivers
v0x2882730_0 .net "out_sop_dut", 0 0, L_0x2884b20;  1 drivers
v0x28827d0_0 .net "out_sop_ref", 0 0, L_0x2858ba0;  1 drivers
v0x2882870_0 .var/2u "stats1", 223 0;
v0x2882910_0 .var/2u "strobe", 0 0;
v0x28829b0_0 .net "tb_match", 0 0, L_0x2887380;  1 drivers
v0x2882a80_0 .net "tb_mismatch", 0 0, L_0x28272d0;  1 drivers
v0x2882b20_0 .net "wavedrom_enable", 0 0, v0x287e940_0;  1 drivers
v0x2882bf0_0 .net "wavedrom_title", 511 0, v0x287e9e0_0;  1 drivers
L_0x28850b0 .concat [ 1 1 0 0], L_0x2883bc0, L_0x2858ba0;
L_0x2887000 .concat [ 1 1 0 0], L_0x2883bc0, L_0x2858ba0;
L_0x28870c0 .concat [ 1 1 0 0], L_0x2886e80, L_0x2884b20;
L_0x28871d0 .concat [ 1 1 0 0], L_0x2883bc0, L_0x2858ba0;
L_0x2887380 .cmp/eeq 2, L_0x28850b0, L_0x2887270;
S_0x2835270 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x28350e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x28276b0 .functor AND 1, v0x287e530_0, v0x287e670_0, C4<1>, C4<1>;
L_0x2827a90 .functor NOT 1, v0x287e3f0_0, C4<0>, C4<0>, C4<0>;
L_0x2827e70 .functor NOT 1, v0x287e490_0, C4<0>, C4<0>, C4<0>;
L_0x28280f0 .functor AND 1, L_0x2827a90, L_0x2827e70, C4<1>, C4<1>;
L_0x283fae0 .functor AND 1, L_0x28280f0, v0x287e530_0, C4<1>, C4<1>;
L_0x2858ba0 .functor OR 1, L_0x28276b0, L_0x283fae0, C4<0>, C4<0>;
L_0x2883040 .functor NOT 1, v0x287e490_0, C4<0>, C4<0>, C4<0>;
L_0x28830b0 .functor OR 1, L_0x2883040, v0x287e670_0, C4<0>, C4<0>;
L_0x28831c0 .functor AND 1, v0x287e530_0, L_0x28830b0, C4<1>, C4<1>;
L_0x2883280 .functor NOT 1, v0x287e3f0_0, C4<0>, C4<0>, C4<0>;
L_0x2883350 .functor OR 1, L_0x2883280, v0x287e490_0, C4<0>, C4<0>;
L_0x28833c0 .functor AND 1, L_0x28831c0, L_0x2883350, C4<1>, C4<1>;
L_0x2883540 .functor NOT 1, v0x287e490_0, C4<0>, C4<0>, C4<0>;
L_0x28835b0 .functor OR 1, L_0x2883540, v0x287e670_0, C4<0>, C4<0>;
L_0x28834d0 .functor AND 1, v0x287e530_0, L_0x28835b0, C4<1>, C4<1>;
L_0x2883740 .functor NOT 1, v0x287e3f0_0, C4<0>, C4<0>, C4<0>;
L_0x2883840 .functor OR 1, L_0x2883740, v0x287e670_0, C4<0>, C4<0>;
L_0x2883900 .functor AND 1, L_0x28834d0, L_0x2883840, C4<1>, C4<1>;
L_0x2883ab0 .functor XNOR 1, L_0x28833c0, L_0x2883900, C4<0>, C4<0>;
v0x2826c00_0 .net *"_ivl_0", 0 0, L_0x28276b0;  1 drivers
v0x2827000_0 .net *"_ivl_12", 0 0, L_0x2883040;  1 drivers
v0x28273e0_0 .net *"_ivl_14", 0 0, L_0x28830b0;  1 drivers
v0x28277c0_0 .net *"_ivl_16", 0 0, L_0x28831c0;  1 drivers
v0x2827ba0_0 .net *"_ivl_18", 0 0, L_0x2883280;  1 drivers
v0x2827f80_0 .net *"_ivl_2", 0 0, L_0x2827a90;  1 drivers
v0x2828200_0 .net *"_ivl_20", 0 0, L_0x2883350;  1 drivers
v0x287c960_0 .net *"_ivl_24", 0 0, L_0x2883540;  1 drivers
v0x287ca40_0 .net *"_ivl_26", 0 0, L_0x28835b0;  1 drivers
v0x287cb20_0 .net *"_ivl_28", 0 0, L_0x28834d0;  1 drivers
v0x287cc00_0 .net *"_ivl_30", 0 0, L_0x2883740;  1 drivers
v0x287cce0_0 .net *"_ivl_32", 0 0, L_0x2883840;  1 drivers
v0x287cdc0_0 .net *"_ivl_36", 0 0, L_0x2883ab0;  1 drivers
L_0x7f6fd288d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x287ce80_0 .net *"_ivl_38", 0 0, L_0x7f6fd288d018;  1 drivers
v0x287cf60_0 .net *"_ivl_4", 0 0, L_0x2827e70;  1 drivers
v0x287d040_0 .net *"_ivl_6", 0 0, L_0x28280f0;  1 drivers
v0x287d120_0 .net *"_ivl_8", 0 0, L_0x283fae0;  1 drivers
v0x287d200_0 .net "a", 0 0, v0x287e3f0_0;  alias, 1 drivers
v0x287d2c0_0 .net "b", 0 0, v0x287e490_0;  alias, 1 drivers
v0x287d380_0 .net "c", 0 0, v0x287e530_0;  alias, 1 drivers
v0x287d440_0 .net "d", 0 0, v0x287e670_0;  alias, 1 drivers
v0x287d500_0 .net "out_pos", 0 0, L_0x2883bc0;  alias, 1 drivers
v0x287d5c0_0 .net "out_sop", 0 0, L_0x2858ba0;  alias, 1 drivers
v0x287d680_0 .net "pos0", 0 0, L_0x28833c0;  1 drivers
v0x287d740_0 .net "pos1", 0 0, L_0x2883900;  1 drivers
L_0x2883bc0 .functor MUXZ 1, L_0x7f6fd288d018, L_0x28833c0, L_0x2883ab0, C4<>;
S_0x287d8c0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x28350e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x287e3f0_0 .var "a", 0 0;
v0x287e490_0 .var "b", 0 0;
v0x287e530_0 .var "c", 0 0;
v0x287e5d0_0 .net "clk", 0 0, v0x28824b0_0;  1 drivers
v0x287e670_0 .var "d", 0 0;
v0x287e760_0 .var/2u "fail", 0 0;
v0x287e800_0 .var/2u "fail1", 0 0;
v0x287e8a0_0 .net "tb_match", 0 0, L_0x2887380;  alias, 1 drivers
v0x287e940_0 .var "wavedrom_enable", 0 0;
v0x287e9e0_0 .var "wavedrom_title", 511 0;
E_0x28338c0/0 .event negedge, v0x287e5d0_0;
E_0x28338c0/1 .event posedge, v0x287e5d0_0;
E_0x28338c0 .event/or E_0x28338c0/0, E_0x28338c0/1;
S_0x287dbf0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x287d8c0;
 .timescale -12 -12;
v0x287de30_0 .var/2s "i", 31 0;
E_0x2833760 .event posedge, v0x287e5d0_0;
S_0x287df30 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x287d8c0;
 .timescale -12 -12;
v0x287e130_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x287e210 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x287d8c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x287ebc0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x28350e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2883d70 .functor NOT 1, v0x287e3f0_0, C4<0>, C4<0>, C4<0>;
L_0x2883e00 .functor NOT 1, v0x287e490_0, C4<0>, C4<0>, C4<0>;
L_0x2883fa0 .functor AND 1, L_0x2883d70, L_0x2883e00, C4<1>, C4<1>;
L_0x28840b0 .functor AND 1, L_0x2883fa0, v0x287e530_0, C4<1>, C4<1>;
L_0x28842b0 .functor NOT 1, v0x287e670_0, C4<0>, C4<0>, C4<0>;
L_0x2884430 .functor AND 1, L_0x28840b0, L_0x28842b0, C4<1>, C4<1>;
L_0x2884580 .functor AND 1, v0x287e3f0_0, v0x287e490_0, C4<1>, C4<1>;
L_0x2884700 .functor AND 1, L_0x2884580, v0x287e530_0, C4<1>, C4<1>;
L_0x2884810 .functor NOT 1, v0x287e670_0, C4<0>, C4<0>, C4<0>;
L_0x2884880 .functor AND 1, L_0x2884700, L_0x2884810, C4<1>, C4<1>;
L_0x28849f0 .functor OR 1, L_0x2884430, L_0x2884880, C4<0>, C4<0>;
L_0x2884ab0 .functor AND 1, v0x287e3f0_0, v0x287e490_0, C4<1>, C4<1>;
L_0x2884b90 .functor AND 1, L_0x2884ab0, v0x287e530_0, C4<1>, C4<1>;
L_0x2884c50 .functor AND 1, L_0x2884b90, v0x287e670_0, C4<1>, C4<1>;
L_0x2884b20 .functor OR 1, L_0x28849f0, L_0x2884c50, C4<0>, C4<0>;
L_0x2884e80 .functor NOT 1, v0x287e490_0, C4<0>, C4<0>, C4<0>;
L_0x2884f80 .functor OR 1, v0x287e3f0_0, L_0x2884e80, C4<0>, C4<0>;
L_0x2885040 .functor NOT 1, v0x287e530_0, C4<0>, C4<0>, C4<0>;
L_0x2885150 .functor OR 1, L_0x2884f80, L_0x2885040, C4<0>, C4<0>;
L_0x2885260 .functor OR 1, L_0x2885150, v0x287e670_0, C4<0>, C4<0>;
L_0x28853d0 .functor OR 1, v0x287e3f0_0, v0x287e490_0, C4<0>, C4<0>;
L_0x2885440 .functor OR 1, L_0x28853d0, v0x287e530_0, C4<0>, C4<0>;
L_0x28855c0 .functor OR 1, L_0x2885440, v0x287e670_0, C4<0>, C4<0>;
L_0x2885680 .functor AND 1, L_0x2885260, L_0x28855c0, C4<1>, C4<1>;
L_0x2885860 .functor OR 1, v0x287e3f0_0, v0x287e490_0, C4<0>, C4<0>;
L_0x28858d0 .functor NOT 1, v0x287e530_0, C4<0>, C4<0>, C4<0>;
L_0x2885a20 .functor OR 1, L_0x2885860, L_0x28858d0, C4<0>, C4<0>;
L_0x2885b30 .functor AND 1, L_0x2885680, L_0x2885a20, C4<1>, C4<1>;
L_0x2885d30 .functor NOT 1, v0x287e3f0_0, C4<0>, C4<0>, C4<0>;
L_0x2885da0 .functor NOT 1, v0x287e490_0, C4<0>, C4<0>, C4<0>;
L_0x2885f10 .functor OR 1, L_0x2885d30, L_0x2885da0, C4<0>, C4<0>;
L_0x2886020 .functor OR 1, L_0x2885f10, v0x287e530_0, C4<0>, C4<0>;
L_0x28861f0 .functor NOT 1, v0x287e670_0, C4<0>, C4<0>, C4<0>;
L_0x2886260 .functor OR 1, L_0x2886020, L_0x28861f0, C4<0>, C4<0>;
L_0x2886490 .functor AND 1, L_0x2885b30, L_0x2886260, C4<1>, C4<1>;
L_0x28865a0 .functor NOT 1, v0x287e3f0_0, C4<0>, C4<0>, C4<0>;
L_0x2886740 .functor NOT 1, v0x287e490_0, C4<0>, C4<0>, C4<0>;
L_0x28867b0 .functor OR 1, L_0x28865a0, L_0x2886740, C4<0>, C4<0>;
L_0x2886610 .functor NOT 1, v0x287e530_0, C4<0>, C4<0>, C4<0>;
L_0x2886680 .functor OR 1, L_0x28867b0, L_0x2886610, C4<0>, C4<0>;
L_0x2886ba0 .functor NOT 1, v0x287e670_0, C4<0>, C4<0>, C4<0>;
L_0x2886c10 .functor OR 1, L_0x2886680, L_0x2886ba0, C4<0>, C4<0>;
L_0x2886e80 .functor AND 1, L_0x2886490, L_0x2886c10, C4<1>, C4<1>;
v0x287ed80_0 .net *"_ivl_0", 0 0, L_0x2883d70;  1 drivers
v0x287ee60_0 .net *"_ivl_10", 0 0, L_0x2884430;  1 drivers
v0x287ef40_0 .net *"_ivl_12", 0 0, L_0x2884580;  1 drivers
v0x287f030_0 .net *"_ivl_14", 0 0, L_0x2884700;  1 drivers
v0x287f110_0 .net *"_ivl_16", 0 0, L_0x2884810;  1 drivers
v0x287f240_0 .net *"_ivl_18", 0 0, L_0x2884880;  1 drivers
v0x287f320_0 .net *"_ivl_2", 0 0, L_0x2883e00;  1 drivers
v0x287f400_0 .net *"_ivl_20", 0 0, L_0x28849f0;  1 drivers
v0x287f4e0_0 .net *"_ivl_22", 0 0, L_0x2884ab0;  1 drivers
v0x287f650_0 .net *"_ivl_24", 0 0, L_0x2884b90;  1 drivers
v0x287f730_0 .net *"_ivl_26", 0 0, L_0x2884c50;  1 drivers
v0x287f810_0 .net *"_ivl_30", 0 0, L_0x2884e80;  1 drivers
v0x287f8f0_0 .net *"_ivl_32", 0 0, L_0x2884f80;  1 drivers
v0x287f9d0_0 .net *"_ivl_34", 0 0, L_0x2885040;  1 drivers
v0x287fab0_0 .net *"_ivl_36", 0 0, L_0x2885150;  1 drivers
v0x287fb90_0 .net *"_ivl_38", 0 0, L_0x2885260;  1 drivers
v0x287fc70_0 .net *"_ivl_4", 0 0, L_0x2883fa0;  1 drivers
v0x287fe60_0 .net *"_ivl_40", 0 0, L_0x28853d0;  1 drivers
v0x287ff40_0 .net *"_ivl_42", 0 0, L_0x2885440;  1 drivers
v0x2880020_0 .net *"_ivl_44", 0 0, L_0x28855c0;  1 drivers
v0x2880100_0 .net *"_ivl_46", 0 0, L_0x2885680;  1 drivers
v0x28801e0_0 .net *"_ivl_48", 0 0, L_0x2885860;  1 drivers
v0x28802c0_0 .net *"_ivl_50", 0 0, L_0x28858d0;  1 drivers
v0x28803a0_0 .net *"_ivl_52", 0 0, L_0x2885a20;  1 drivers
v0x2880480_0 .net *"_ivl_54", 0 0, L_0x2885b30;  1 drivers
v0x2880560_0 .net *"_ivl_56", 0 0, L_0x2885d30;  1 drivers
v0x2880640_0 .net *"_ivl_58", 0 0, L_0x2885da0;  1 drivers
v0x2880720_0 .net *"_ivl_6", 0 0, L_0x28840b0;  1 drivers
v0x2880800_0 .net *"_ivl_60", 0 0, L_0x2885f10;  1 drivers
v0x28808e0_0 .net *"_ivl_62", 0 0, L_0x2886020;  1 drivers
v0x28809c0_0 .net *"_ivl_64", 0 0, L_0x28861f0;  1 drivers
v0x2880aa0_0 .net *"_ivl_66", 0 0, L_0x2886260;  1 drivers
v0x2880b80_0 .net *"_ivl_68", 0 0, L_0x2886490;  1 drivers
v0x2880e70_0 .net *"_ivl_70", 0 0, L_0x28865a0;  1 drivers
v0x2880f50_0 .net *"_ivl_72", 0 0, L_0x2886740;  1 drivers
v0x2881030_0 .net *"_ivl_74", 0 0, L_0x28867b0;  1 drivers
v0x2881110_0 .net *"_ivl_76", 0 0, L_0x2886610;  1 drivers
v0x28811f0_0 .net *"_ivl_78", 0 0, L_0x2886680;  1 drivers
v0x28812d0_0 .net *"_ivl_8", 0 0, L_0x28842b0;  1 drivers
v0x28813b0_0 .net *"_ivl_80", 0 0, L_0x2886ba0;  1 drivers
v0x2881490_0 .net *"_ivl_82", 0 0, L_0x2886c10;  1 drivers
v0x2881570_0 .net "a", 0 0, v0x287e3f0_0;  alias, 1 drivers
v0x2881610_0 .net "b", 0 0, v0x287e490_0;  alias, 1 drivers
v0x2881700_0 .net "c", 0 0, v0x287e530_0;  alias, 1 drivers
v0x28817f0_0 .net "d", 0 0, v0x287e670_0;  alias, 1 drivers
v0x28818e0_0 .net "out_pos", 0 0, L_0x2886e80;  alias, 1 drivers
v0x28819a0_0 .net "out_sop", 0 0, L_0x2884b20;  alias, 1 drivers
S_0x2881b20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x28350e0;
 .timescale -12 -12;
E_0x281c9f0 .event anyedge, v0x2882910_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2882910_0;
    %nor/r;
    %assign/vec4 v0x2882910_0, 0;
    %wait E_0x281c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x287d8c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x287e760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x287e800_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x287d8c0;
T_4 ;
    %wait E_0x28338c0;
    %load/vec4 v0x287e8a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x287e760_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x287d8c0;
T_5 ;
    %wait E_0x2833760;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x287e670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x287e530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x287e490_0, 0;
    %assign/vec4 v0x287e3f0_0, 0;
    %wait E_0x2833760;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x287e670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x287e530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x287e490_0, 0;
    %assign/vec4 v0x287e3f0_0, 0;
    %wait E_0x2833760;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x287e670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x287e530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x287e490_0, 0;
    %assign/vec4 v0x287e3f0_0, 0;
    %wait E_0x2833760;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x287e670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x287e530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x287e490_0, 0;
    %assign/vec4 v0x287e3f0_0, 0;
    %wait E_0x2833760;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x287e670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x287e530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x287e490_0, 0;
    %assign/vec4 v0x287e3f0_0, 0;
    %wait E_0x2833760;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x287e670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x287e530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x287e490_0, 0;
    %assign/vec4 v0x287e3f0_0, 0;
    %wait E_0x2833760;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x287e670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x287e530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x287e490_0, 0;
    %assign/vec4 v0x287e3f0_0, 0;
    %wait E_0x2833760;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x287e670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x287e530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x287e490_0, 0;
    %assign/vec4 v0x287e3f0_0, 0;
    %wait E_0x2833760;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x287e670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x287e530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x287e490_0, 0;
    %assign/vec4 v0x287e3f0_0, 0;
    %wait E_0x2833760;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x287e670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x287e530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x287e490_0, 0;
    %assign/vec4 v0x287e3f0_0, 0;
    %wait E_0x2833760;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x287e670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x287e530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x287e490_0, 0;
    %assign/vec4 v0x287e3f0_0, 0;
    %wait E_0x2833760;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x287e670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x287e530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x287e490_0, 0;
    %assign/vec4 v0x287e3f0_0, 0;
    %wait E_0x2833760;
    %load/vec4 v0x287e760_0;
    %store/vec4 v0x287e800_0, 0, 1;
    %fork t_1, S_0x287dbf0;
    %jmp t_0;
    .scope S_0x287dbf0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x287de30_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x287de30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2833760;
    %load/vec4 v0x287de30_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x287e670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x287e530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x287e490_0, 0;
    %assign/vec4 v0x287e3f0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x287de30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x287de30_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x287d8c0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28338c0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x287e670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x287e530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x287e490_0, 0;
    %assign/vec4 v0x287e3f0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x287e760_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x287e800_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x28350e0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28824b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2882910_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x28350e0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x28824b0_0;
    %inv;
    %store/vec4 v0x28824b0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x28350e0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x287e5d0_0, v0x2882a80_0, v0x28822d0_0, v0x2882370_0, v0x2882410_0, v0x2882550_0, v0x28827d0_0, v0x2882730_0, v0x2882690_0, v0x28825f0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x28350e0;
T_9 ;
    %load/vec4 v0x2882870_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2882870_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2882870_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2882870_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2882870_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2882870_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2882870_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2882870_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2882870_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2882870_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x28350e0;
T_10 ;
    %wait E_0x28338c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2882870_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2882870_0, 4, 32;
    %load/vec4 v0x28829b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2882870_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2882870_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2882870_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2882870_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x28827d0_0;
    %load/vec4 v0x28827d0_0;
    %load/vec4 v0x2882730_0;
    %xor;
    %load/vec4 v0x28827d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2882870_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2882870_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2882870_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2882870_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2882690_0;
    %load/vec4 v0x2882690_0;
    %load/vec4 v0x28825f0_0;
    %xor;
    %load/vec4 v0x2882690_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2882870_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2882870_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2882870_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2882870_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/human/ece241_2013_q2/iter0/response6/top_module.sv";
