/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:59 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_SDIO_1_CFG_H__
#define BCHP_SDIO_1_CFG_H__

/***************************************************************************
 *SDIO_1_CFG - SDIO (EMMC1/CARD1) Configuration Registers
 ***************************************************************************/
#define BCHP_SDIO_1_CFG_SDIO_EMMC_CTRL1          0x00440300 /* [RW] SDIO EMMC Control Register */
#define BCHP_SDIO_1_CFG_SDIO_EMMC_CTRL2          0x00440304 /* [RW] SDIO EMMC Control Register */
#define BCHP_SDIO_1_CFG_TP_OUT_SEL               0x00440308 /* [RW] SDIO TP_OUT Control Register */
#define BCHP_SDIO_1_CFG_CAP_REG_OVERRIDE         0x0044030c /* [RW] SDIO CAPABILITIES override Register */
#define BCHP_SDIO_1_CFG_CAP_REG0                 0x00440310 /* [RW] SDIO CAPABILITIES override Register[31:0] */
#define BCHP_SDIO_1_CFG_CAP_REG1                 0x00440314 /* [RW] SDIO CAPABILITIES override Register[63:32] */
#define BCHP_SDIO_1_CFG_PRESET1                  0x00440318 /* [RW] SDIO PRESET_INIT/PRESET_DS override Register */
#define BCHP_SDIO_1_CFG_PRESET2                  0x0044031c /* [RW] SDIO PRESET_HS/PRESET_SDR12 override Register */
#define BCHP_SDIO_1_CFG_PRESET3                  0x00440320 /* [RW] SDIO PRESET_SDR25/PRESET_SDR50 override Register */
#define BCHP_SDIO_1_CFG_PRESET4                  0x00440324 /* [RW] SDIO PRESET_SDR104/PRESET_DDR50 override Register */
#define BCHP_SDIO_1_CFG_SD_CLOCK_DELAY           0x00440328 /* [RW] SDIO Clock delay register */
#define BCHP_SDIO_1_CFG_SD_PAD_DRV               0x0044032c /* [RW] SDIO Clock delay register */
#define BCHP_SDIO_1_CFG_IP_DLY                   0x00440330 /* [RW] SDIO Host input delay register */
#define BCHP_SDIO_1_CFG_OP_DLY                   0x00440334 /* [RW] SDIO Host output delay register */
#define BCHP_SDIO_1_CFG_TUNING                   0x00440338 /* [RW] SDIO Host tuning configuration register */
#define BCHP_SDIO_1_CFG_VOLT_CTRL                0x0044033c /* [RW] SDIO Host 1p8V control logic select register */
#define BCHP_SDIO_1_CFG_DEBUG_TAP_DLY            0x00440340 /* [RO] Debug TAP delay setting register */
#define BCHP_SDIO_1_CFG_DEBUG_A2S_BRIDGE_STATUS  0x00440344 /* [RO] Debug A2S Bridge Status */
#define BCHP_SDIO_1_CFG_DEBUG_A2S_REQ_START_ADDR 0x00440348 /* [RO] Debug register to read AHB req start address (32b) */
#define BCHP_SDIO_1_CFG_DEBUG_A2S_REQ_END_ADDR   0x0044034c /* [RO] Debug register to read AHB req end address (32b) */
#define BCHP_SDIO_1_CFG_DEBUG_DISABLE_CLIENT_INIT 0x00440350 /* [RW] Disable Client Init */
#define BCHP_SDIO_1_CFG_SD_PIN_SEL               0x00440354 /* [RW] SD Pin Select */
#define BCHP_SDIO_1_CFG_MAX_CURRENT              0x00440358 /* [RW] Max Current Override */
#define BCHP_SDIO_1_CFG_VERSION                  0x004403f0 /* [RO] SDIO VERSION Register */
#define BCHP_SDIO_1_CFG_SCRATCH                  0x004403fc /* [RW] SDIO Scratch Register */

#endif /* #ifndef BCHP_SDIO_1_CFG_H__ */

/* End of File */
