<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<SaveRestore>
    <connection_type>3</connection_type>
    <StarsByLLM>
        <lowLevelManager>com.cadence.smartlog.bl.data.EngineManager.HdlLowLevelManager</lowLevelManager>
    </StarsByLLM>
    <radixDataSaveRestore>Recorded</radixDataSaveRestore>
    <TableScrollerValues>
        <tableName>sourceBox</tableName>
        <horizontalScrollerVal>0</horizontalScrollerVal>
        <verticalScrollerVal>117</verticalScrollerVal>
    </TableScrollerValues>
    <TableScrollerValues>
        <tableName>WAVEFORMTreeTable</tableName>
        <horizontalScrollerVal>0</horizontalScrollerVal>
        <verticalScrollerVal>604</verticalScrollerVal>
    </TableScrollerValues>
    <TableScrollerValues>
        <tableName>customizeToolbarTreeTable</tableName>
        <horizontalScrollerVal>0</horizontalScrollerVal>
        <verticalScrollerVal>480</verticalScrollerVal>
    </TableScrollerValues>
    <TableScrollerValues>
        <tableName>designTopsTreeTable</tableName>
        <horizontalScrollerVal>0</horizontalScrollerVal>
        <verticalScrollerVal>520</verticalScrollerVal>
    </TableScrollerValues>
    <debugCurrentRuntimeFact xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:type="debugHDLFact">
        <seqNum>0</seqNum>
        <time>0</time>
        <timeUnits>fs</timeUnits>
        <path></path>
        <isRedStar>false</isRedStar>
        <index>0</index>
    </debugCurrentRuntimeFact>
    <runInfoTime>12/09/25 17:44:31</runInfoTime>
    <debugSrcViewerInfo>
        <debugSrcVisibleFiles>
            <fileName>/projects/sd3101_t4gp_fe/users/zbyin/timberwolf_0723/Timberwolf_USB4_T4GP/trunk/design/tb/top/tb.sv</fileName>
            <firstLine>8</firstLine>
            <scope>tb_top</scope>
            <operationKind>-1</operationKind>
            <hasLPTextRefs>false</hasLPTextRefs>
            <domain>VE</domain>
        </debugSrcVisibleFiles>
        <debugSrcVisibleFiles>
            <fileName>/projects/sd3101_t4gp_fe/users/zbyin/timberwolf_0723/Timberwolf_USB4_T4GP/trunk/design/rtl/typec_phy_top/typec_timberwolf_phy_top.sv</fileName>
            <firstLine>50</firstLine>
            <scope>tb_top.u_dut</scope>
            <operationKind>-1</operationKind>
            <hasLPTextRefs>false</hasLPTextRefs>
            <domain>VE</domain>
        </debugSrcVisibleFiles>
        <debugSrcVisibleFiles>
            <fileName>/projects/sd3101_t4gp_fe/users/zbyin/timberwolf_0723/Timberwolf_USB4_T4GP/trunk/design/rtl/typec_phy_top/pcs_iso_ctrl_cmn.v</fileName>
            <firstLine>1027</firstLine>
            <scope>tb_top.u_dut.u_pcs_iso_ctrl_cmn</scope>
            <sourceLang>HDL</sourceLang>
            <operationKind>-1</operationKind>
            <hasLPTextRefs>false</hasLPTextRefs>
            <domain>HDL</domain>
        </debugSrcVisibleFiles>
        <debugSrcVisibleFiles>
            <fileName>/projects/sd3101_t4gp_fe/users/zbyin/timberwolf_0723/Timberwolf_USB4_T4GP/trunk/design/reuse/pma/rtl/pma_top/pma_top_22.v</fileName>
            <firstLine>35</firstLine>
            <scope>tb_top.u_dut.u_mp_pma</scope>
            <operationKind>-1</operationKind>
            <hasLPTextRefs>false</hasLPTextRefs>
            <domain>HDL</domain>
        </debugSrcVisibleFiles>
        <debugSrcVisibleFiles>
            <fileName>/projects/sd3101_t4gp_fe/users/zbyin/timberwolf_0723/Timberwolf_USB4_T4GP/trunk/design/reuse/pma/rtl/pma_cmn/cmn.v</fileName>
            <firstLine>32</firstLine>
            <scope>tb_top.u_dut.u_mp_pma.u_pma_rev.u_cmn</scope>
            <operationKind>-1</operationKind>
            <hasLPTextRefs>false</hasLPTextRefs>
            <domain>HDL</domain>
        </debugSrcVisibleFiles>
        <debugSrcVisibleFiles>
            <fileName>/projects/sd3101_t4gp_fe/users/zbyin/timberwolf_0723/Timberwolf_USB4_T4GP/trunk/design/rtl/typec_phy_top/typec_phy_timberwolf_clkrst.v</fileName>
            <firstLine>900</firstLine>
            <scope>tb_top.u_dut.u_phy_clkrst</scope>
            <operationKind>-1</operationKind>
            <hasLPTextRefs>false</hasLPTextRefs>
            <domain>HDL</domain>
        </debugSrcVisibleFiles>
        <debugSrcVisibleFiles>
            <fileName>/projects/sd3101_t4gp_fe/users/zbyin/timberwolf_0723/Timberwolf_USB4_T4GP/trunk/design/rtl/mp_pcs_top/serdes_arch/mp_cmn_if_pipe6_usb4.v</fileName>
            <firstLine>26</firstLine>
            <scope>tb_top.u_dut.u_mp_pcs_top_ln_0.mp_pcs_serdes.i_cmn_if</scope>
            <operationKind>-1</operationKind>
            <hasLPTextRefs>false</hasLPTextRefs>
            <domain>HDL</domain>
        </debugSrcVisibleFiles>
        <debugSrcVisibleFiles>
            <fileName>/projects/sd3101_t4gp_fe/users/zbyin/timberwolf_0723/Timberwolf_USB4_T4GP/trunk/design/reuse/rtl_phy_misc_components/phy_clk_gate.v</fileName>
            <firstLine>38</firstLine>
            <scope>tb_top.u_dut.u_phy_clkrst.u_gate_pcs_pipe7_l00_clk.i_clk_gate</scope>
            <sourceLang>HDL</sourceLang>
            <operationKind>-1</operationKind>
            <hasLPTextRefs>false</hasLPTextRefs>
            <domain>HDL</domain>
        </debugSrcVisibleFiles>
        <debugSrcVisibleFiles>
            <fileName>/projects/sd3101_t4gp_fe/users/zbyin/timberwolf_0723/Timberwolf_USB4_T4GP/trunk/design/reuse/rtl_phy_misc_components/phy_clk_gating_cell.v</fileName>
            <firstLine>122</firstLine>
            <scope>tb_top.u_dut.u_phy_clkrst.u_gate_pcs_pipe7_l00_clk</scope>
            <sourceLang>HDL</sourceLang>
            <operationKind>-1</operationKind>
            <hasLPTextRefs>false</hasLPTextRefs>
            <domain>HDL</domain>
        </debugSrcVisibleFiles>
        <debugSrcVisibleFiles>
            <fileName>/projects/sd3101_t4gp_fe/users/zbyin/timberwolf_0723/Timberwolf_USB4_T4GP/trunk/design/reuse/rtl_phy_misc_components/phy_gen_mux2to1.v</fileName>
            <firstLine>40</firstLine>
            <scope>tb_top.u_dut.u_pcs_iso_ctrl_cmn.u_pcs_isomux_phy_mode</scope>
            <sourceLang>HDL</sourceLang>
            <operationKind>-1</operationKind>
            <hasLPTextRefs>false</hasLPTextRefs>
            <domain>HDL</domain>
        </debugSrcVisibleFiles>
        <debugSrcVisibleFiles>
            <fileName>/projects/sd3101_t4gp_fe/users/zbyin/timberwolf_0723/Timberwolf_USB4_T4GP/trunk/design/tb/top/tb_dut_connection/dut_connect.sv</fileName>
            <firstLine>121</firstLine>
            <scope>tb_top</scope>
            <sourceLang>HDL</sourceLang>
            <operationKind>-1</operationKind>
            <hasLPTextRefs>false</hasLPTextRefs>
            <domain>VE</domain>
        </debugSrcVisibleFiles>
        <debugCurrSelectedSrc>
            <fileName>/projects/sd3101_t4gp_fe/users/zbyin/timberwolf_0723/Timberwolf_USB4_T4GP/trunk/design/tb/top/tb_dut_connection/dut_connect.sv</fileName>
            <firstLine>121</firstLine>
            <scope>tb_top</scope>
            <sourceLang>HDL</sourceLang>
            <operationKind>-1</operationKind>
            <hasLPTextRefs>false</hasLPTextRefs>
            <domain>VE</domain>
        </debugCurrSelectedSrc>
    </debugSrcViewerInfo>
    <topsToolInfo>
        <topsToolVisibleTab>
            <tabKind>DESIGN_MASTER</tabKind>
            <initialRoot></initialRoot>
            <currentSelection>tb_top.u_dut.u_mp_pcs_top_ln_0.mp_pcs_serdes.i_cmn_if</currentSelection>
            <topsQuickFilterInfoSlave>
                <fqn>UFIAttributes.signals_name</fqn>
                <value>*clk*</value>
            </topsQuickFilterInfoSlave>
            <topsToolSignalPaneSelectedFilterOptions>INOUT</topsToolSignalPaneSelectedFilterOptions>
            <topsToolSignalPaneSelectedFilterOptions>ASSERTION</topsToolSignalPaneSelectedFilterOptions>
            <topsToolSignalPaneSelectedFilterOptions>INPUT</topsToolSignalPaneSelectedFilterOptions>
            <topsToolSignalPaneSelectedFilterOptions>OUTPUT</topsToolSignalPaneSelectedFilterOptions>
            <topsToolSignalPaneSelectedFilterOptions>INTERNAL</topsToolSignalPaneSelectedFilterOptions>
            <topsToolSignalPaneSelectedFilterOptions>TRANSACTION</topsToolSignalPaneSelectedFilterOptions>
            <topsToolSignalPaneSelectedFilterOptions>PARAMETER</topsToolSignalPaneSelectedFilterOptions>
        </topsToolVisibleTab>
        <topsToolVisibleTab>
            <tabKind>TESTBENCH_MASTER</tabKind>
            <initialRoot></initialRoot>
            <currentSelection></currentSelection>
        </topsToolVisibleTab>
        <topsToolVisibleTab>
            <tabKind>PACKAGES_MASTER</tabKind>
            <initialRoot></initialRoot>
            <currentSelection></currentSelection>
        </topsToolVisibleTab>
        <topsToolSelectedTab>
            <tabKind>DESIGN_MASTER</tabKind>
            <initialRoot></initialRoot>
            <currentSelection>tb_top.u_dut.u_mp_pcs_top_ln_0.mp_pcs_serdes.i_cmn_if</currentSelection>
            <topsQuickFilterInfoSlave>
                <fqn>UFIAttributes.signals_name</fqn>
                <value>*clk*</value>
            </topsQuickFilterInfoSlave>
            <topsToolSignalPaneSelectedFilterOptions>INOUT</topsToolSignalPaneSelectedFilterOptions>
            <topsToolSignalPaneSelectedFilterOptions>ASSERTION</topsToolSignalPaneSelectedFilterOptions>
            <topsToolSignalPaneSelectedFilterOptions>INPUT</topsToolSignalPaneSelectedFilterOptions>
            <topsToolSignalPaneSelectedFilterOptions>OUTPUT</topsToolSignalPaneSelectedFilterOptions>
            <topsToolSignalPaneSelectedFilterOptions>INTERNAL</topsToolSignalPaneSelectedFilterOptions>
            <topsToolSignalPaneSelectedFilterOptions>TRANSACTION</topsToolSignalPaneSelectedFilterOptions>
            <topsToolSignalPaneSelectedFilterOptions>PARAMETER</topsToolSignalPaneSelectedFilterOptions>
        </topsToolSelectedTab>
    </topsToolInfo>
</SaveRestore>
