Analysis & Synthesis report for Mecheng371P2
Mon Oct 15 09:34:20 2018
Quartus II 64-Bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |TOP|FSM:fsm1|state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: FSM:fsm1
 17. Parameter Settings for User Entity Instance: memoryManagement:calcultorMemory
 18. Parameter Settings for Inferred Entity Instance: bcdEncoder:bE1|lpm_divide:Mod0
 19. Parameter Settings for Inferred Entity Instance: bcdEncoder:bE1|lpm_divide:Div0
 20. Parameter Settings for Inferred Entity Instance: bcdEncoder:bE1|lpm_divide:Mod1
 21. Parameter Settings for Inferred Entity Instance: bcdEncoder:bE1|lpm_divide:Div1
 22. Parameter Settings for Inferred Entity Instance: bcdEncoder:bE1|lpm_divide:Mod2
 23. Parameter Settings for Inferred Entity Instance: bcdEncoder:bE1|lpm_divide:Div2
 24. Parameter Settings for Inferred Entity Instance: bcdEncoder:bE1|lpm_divide:Mod3
 25. Parameter Settings for Inferred Entity Instance: bcdEncoder:bE1|lpm_divide:Div3
 26. Parameter Settings for Inferred Entity Instance: bcdEncoder:bE1|lpm_divide:Mod4
 27. Parameter Settings for Inferred Entity Instance: bcdEncoder:bE1|lpm_divide:Div4
 28. Parameter Settings for Inferred Entity Instance: bcdEncoder:bE1|lpm_divide:Mod5
 29. Parameter Settings for Inferred Entity Instance: ALU:ALU1|lpm_mult:Mult0
 30. Parameter Settings for Inferred Entity Instance: ALU:ALU1|lpm_add_sub:Add0
 31. Parameter Settings for Inferred Entity Instance: bcdDecoder:bD1|lpm_mult:Mult0
 32. Parameter Settings for Inferred Entity Instance: bcdDecoder:bD2|lpm_mult:Mult0
 33. lpm_mult Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "registerTransfer:rT1"
 35. Port Connectivity Checks: "inputManager:iM1|clockDivider:clock500Hz"
 36. Port Connectivity Checks: "inputManager:iM1"
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages
 39. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 15 09:34:20 2018     ;
; Quartus II 64-Bit Version          ; 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name                      ; Mecheng371P2                              ;
; Top-level Entity Name              ; TOP                                       ;
; Family                             ; Cyclone II                                ;
; Total logic elements               ; 2,688                                     ;
;     Total combinational functions  ; 2,677                                     ;
;     Dedicated logic registers      ; 142                                       ;
; Total registers                    ; 142                                       ;
; Total pins                         ; 92                                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 0                                         ;
; Embedded Multiplier 9-bit elements ; 2                                         ;
; Total PLLs                         ; 0                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; TOP                ; Mecheng371P2       ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; inputManager.v                   ; yes             ; User Verilog HDL File        ; D:/crap/miniProj-3.1/inputManager.v                                    ;         ;
; clockDivider.v                   ; yes             ; User Verilog HDL File        ; D:/crap/miniProj-3.1/clockDivider.v                                    ;         ;
; matrixRingCounter.v              ; yes             ; User Verilog HDL File        ; D:/crap/miniProj-3.1/matrixRingCounter.v                               ;         ;
; decoder.v                        ; yes             ; User Verilog HDL File        ; D:/crap/miniProj-3.1/decoder.v                                         ;         ;
; buttonPressDecoder.v             ; yes             ; User Verilog HDL File        ; D:/crap/miniProj-3.1/buttonPressDecoder.v                              ;         ;
; storeBCD.v                       ; yes             ; User Verilog HDL File        ; D:/crap/miniProj-3.1/storeBCD.v                                        ;         ;
; displayOperand.v                 ; yes             ; User Verilog HDL File        ; D:/crap/miniProj-3.1/displayOperand.v                                  ;         ;
; TOP.v                            ; yes             ; User Verilog HDL File        ; D:/crap/miniProj-3.1/TOP.v                                             ;         ;
; FSM.v                            ; yes             ; User Verilog HDL File        ; D:/crap/miniProj-3.1/FSM.v                                             ;         ;
; displayManager.v                 ; yes             ; User Verilog HDL File        ; D:/crap/miniProj-3.1/displayManager.v                                  ;         ;
; bcdDecoder.v                     ; yes             ; User Verilog HDL File        ; D:/crap/miniProj-3.1/bcdDecoder.v                                      ;         ;
; bcdEncoder.v                     ; yes             ; User Verilog HDL File        ; D:/crap/miniProj-3.1/bcdEncoder.v                                      ;         ;
; registerTransfer.v               ; yes             ; User Verilog HDL File        ; D:/crap/miniProj-3.1/registerTransfer.v                                ;         ;
; memoryManagement.v               ; yes             ; User Verilog HDL File        ; D:/crap/miniProj-3.1/memoryManagement.v                                ;         ;
; debouncer.v                      ; yes             ; User Verilog HDL File        ; D:/crap/miniProj-3.1/debouncer.v                                       ;         ;
; pulseSignal.v                    ; yes             ; User Verilog HDL File        ; D:/crap/miniProj-3.1/pulseSignal.v                                     ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File        ; D:/crap/miniProj-3.1/ALU.v                                             ;         ;
; displayMUX.v                     ; yes             ; User Verilog HDL File        ; D:/crap/miniProj-3.1/displayMUX.v                                      ;         ;
; negativeSwitchDecoder.v          ; yes             ; User Verilog HDL File        ; D:/crap/miniProj-3.1/negativeSwitchDecoder.v                           ;         ;
; storeOperator.v                  ; yes             ; User Verilog HDL File        ; D:/crap/miniProj-3.1/storeOperator.v                                   ;         ;
; recall.v                         ; yes             ; User Verilog HDL File        ; D:/crap/miniProj-3.1/recall.v                                          ;         ;
; twoClockPulse.v                  ; yes             ; User Verilog HDL File        ; D:/crap/miniProj-3.1/twoClockPulse.v                                   ;         ;
; toggle.v                         ; yes             ; User Verilog HDL File        ; D:/crap/miniProj-3.1/toggle.v                                          ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; aglobal120.inc                   ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/aglobal120.inc          ;         ;
; db/lpm_divide_f6m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/crap/miniProj-3.1/db/lpm_divide_f6m.tdf                             ;         ;
; db/sign_div_unsign_mlh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/crap/miniProj-3.1/db/sign_div_unsign_mlh.tdf                        ;         ;
; db/alt_u_div_e2f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/crap/miniProj-3.1/db/alt_u_div_e2f.tdf                              ;         ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/crap/miniProj-3.1/db/add_sub_lkc.tdf                                ;         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/crap/miniProj-3.1/db/add_sub_mkc.tdf                                ;         ;
; db/lpm_divide_cem.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/crap/miniProj-3.1/db/lpm_divide_cem.tdf                             ;         ;
; db/lpm_divide_fem.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/crap/miniProj-3.1/db/lpm_divide_fem.tdf                             ;         ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/crap/miniProj-3.1/db/sign_div_unsign_plh.tdf                        ;         ;
; db/alt_u_div_k2f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/crap/miniProj-3.1/db/alt_u_div_k2f.tdf                              ;         ;
; db/lpm_divide_pfm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/crap/miniProj-3.1/db/lpm_divide_pfm.tdf                             ;         ;
; db/sign_div_unsign_3nh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/crap/miniProj-3.1/db/sign_div_unsign_3nh.tdf                        ;         ;
; db/alt_u_div_85f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/crap/miniProj-3.1/db/alt_u_div_85f.tdf                              ;         ;
; db/lpm_divide_tfm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/crap/miniProj-3.1/db/lpm_divide_tfm.tdf                             ;         ;
; db/sign_div_unsign_7nh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/crap/miniProj-3.1/db/sign_div_unsign_7nh.tdf                        ;         ;
; db/alt_u_div_g5f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/crap/miniProj-3.1/db/alt_u_div_g5f.tdf                              ;         ;
; db/lpm_divide_0gm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/crap/miniProj-3.1/db/lpm_divide_0gm.tdf                             ;         ;
; db/sign_div_unsign_anh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/crap/miniProj-3.1/db/sign_div_unsign_anh.tdf                        ;         ;
; db/alt_u_div_m5f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/crap/miniProj-3.1/db/alt_u_div_m5f.tdf                              ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mult_71t.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/crap/miniProj-3.1/db/mult_71t.tdf                                   ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_5ri.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/crap/miniProj-3.1/db/add_sub_5ri.tdf                                ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 2,688               ;
;                                             ;                     ;
; Total combinational functions               ; 2677                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 840                 ;
;     -- 3 input functions                    ; 818                 ;
;     -- <=2 input functions                  ; 1019                ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 1923                ;
;     -- arithmetic mode                      ; 754                 ;
;                                             ;                     ;
; Total registers                             ; 142                 ;
;     -- Dedicated logic registers            ; 142                 ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 92                  ;
; Embedded Multiplier 9-bit elements          ; 2                   ;
; Maximum fan-out node                        ; ALU:ALU1|answer[20] ;
; Maximum fan-out                             ; 263                 ;
; Total fan-out                               ; 7995                ;
; Average fan-out                             ; 2.74                ;
+---------------------------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                 ; Library Name ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+
; |TOP                                              ; 2677 (0)          ; 142 (0)      ; 0           ; 2            ; 0       ; 1         ; 92   ; 0            ; |TOP                                                                                                                ;              ;
;    |ALU:ALU1|                                     ; 46 (22)           ; 21 (21)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|ALU:ALU1                                                                                                       ;              ;
;       |lpm_add_sub:Add0|                          ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|ALU:ALU1|lpm_add_sub:Add0                                                                                      ;              ;
;          |add_sub_5ri:auto_generated|             ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|ALU:ALU1|lpm_add_sub:Add0|add_sub_5ri:auto_generated                                                           ;              ;
;       |lpm_mult:Mult0|                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|ALU:ALU1|lpm_mult:Mult0                                                                                        ;              ;
;          |mult_71t:auto_generated|                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|ALU:ALU1|lpm_mult:Mult0|mult_71t:auto_generated                                                                ;              ;
;    |FSM:fsm1|                                     ; 17 (17)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|FSM:fsm1                                                                                                       ;              ;
;    |bcdDecoder:bD1|                               ; 38 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdDecoder:bD1                                                                                                 ;              ;
;       |lpm_mult:Mult0|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdDecoder:bD1|lpm_mult:Mult0                                                                                  ;              ;
;          |multcore:mult_core|                     ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdDecoder:bD1|lpm_mult:Mult0|multcore:mult_core                                                               ;              ;
;    |bcdDecoder:bD2|                               ; 38 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdDecoder:bD2                                                                                                 ;              ;
;       |lpm_mult:Mult0|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdDecoder:bD2|lpm_mult:Mult0                                                                                  ;              ;
;          |multcore:mult_core|                     ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdDecoder:bD2|lpm_mult:Mult0|multcore:mult_core                                                               ;              ;
;    |bcdEncoder:bE1|                               ; 2167 (34)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1                                                                                                 ;              ;
;       |lpm_divide:Div0|                           ; 225 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Div0                                                                                 ;              ;
;          |lpm_divide_cem:auto_generated|          ; 225 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Div0|lpm_divide_cem:auto_generated                                                   ;              ;
;             |sign_div_unsign_mlh:divider|         ; 225 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider                       ;              ;
;                |alt_u_div_e2f:divider|            ; 225 (225)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider ;              ;
;       |lpm_divide:Div1|                           ; 311 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Div1                                                                                 ;              ;
;          |lpm_divide_fem:auto_generated|          ; 311 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Div1|lpm_divide_fem:auto_generated                                                   ;              ;
;             |sign_div_unsign_plh:divider|         ; 311 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider                       ;              ;
;                |alt_u_div_k2f:divider|            ; 311 (311)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider ;              ;
;       |lpm_divide:Div2|                           ; 340 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Div2                                                                                 ;              ;
;          |lpm_divide_pfm:auto_generated|          ; 340 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Div2|lpm_divide_pfm:auto_generated                                                   ;              ;
;             |sign_div_unsign_3nh:divider|         ; 340 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Div2|lpm_divide_pfm:auto_generated|sign_div_unsign_3nh:divider                       ;              ;
;                |alt_u_div_85f:divider|            ; 340 (340)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Div2|lpm_divide_pfm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider ;              ;
;       |lpm_divide:Div3|                           ; 294 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Div3                                                                                 ;              ;
;          |lpm_divide_tfm:auto_generated|          ; 294 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Div3|lpm_divide_tfm:auto_generated                                                   ;              ;
;             |sign_div_unsign_7nh:divider|         ; 294 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Div3|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider                       ;              ;
;                |alt_u_div_g5f:divider|            ; 294 (294)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Div3|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider ;              ;
;       |lpm_divide:Div4|                           ; 191 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Div4                                                                                 ;              ;
;          |lpm_divide_0gm:auto_generated|          ; 191 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Div4|lpm_divide_0gm:auto_generated                                                   ;              ;
;             |sign_div_unsign_anh:divider|         ; 191 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Div4|lpm_divide_0gm:auto_generated|sign_div_unsign_anh:divider                       ;              ;
;                |alt_u_div_m5f:divider|            ; 191 (191)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Div4|lpm_divide_0gm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_m5f:divider ;              ;
;       |lpm_divide:Mod0|                           ; 225 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Mod0                                                                                 ;              ;
;          |lpm_divide_f6m:auto_generated|          ; 225 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Mod0|lpm_divide_f6m:auto_generated                                                   ;              ;
;             |sign_div_unsign_mlh:divider|         ; 225 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Mod0|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider                       ;              ;
;                |alt_u_div_e2f:divider|            ; 225 (225)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Mod0|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider ;              ;
;       |lpm_divide:Mod1|                           ; 187 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Mod1                                                                                 ;              ;
;          |lpm_divide_f6m:auto_generated|          ; 187 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Mod1|lpm_divide_f6m:auto_generated                                                   ;              ;
;             |sign_div_unsign_mlh:divider|         ; 187 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Mod1|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider                       ;              ;
;                |alt_u_div_e2f:divider|            ; 187 (187)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Mod1|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider ;              ;
;       |lpm_divide:Mod2|                           ; 160 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Mod2                                                                                 ;              ;
;          |lpm_divide_f6m:auto_generated|          ; 160 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Mod2|lpm_divide_f6m:auto_generated                                                   ;              ;
;             |sign_div_unsign_mlh:divider|         ; 160 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Mod2|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider                       ;              ;
;                |alt_u_div_e2f:divider|            ; 160 (160)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Mod2|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider ;              ;
;       |lpm_divide:Mod3|                           ; 118 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Mod3                                                                                 ;              ;
;          |lpm_divide_f6m:auto_generated|          ; 118 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Mod3|lpm_divide_f6m:auto_generated                                                   ;              ;
;             |sign_div_unsign_mlh:divider|         ; 118 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Mod3|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider                       ;              ;
;                |alt_u_div_e2f:divider|            ; 118 (118)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Mod3|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider ;              ;
;       |lpm_divide:Mod4|                           ; 62 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Mod4                                                                                 ;              ;
;          |lpm_divide_f6m:auto_generated|          ; 62 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Mod4|lpm_divide_f6m:auto_generated                                                   ;              ;
;             |sign_div_unsign_mlh:divider|         ; 62 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Mod4|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider                       ;              ;
;                |alt_u_div_e2f:divider|            ; 62 (62)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Mod4|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider ;              ;
;       |lpm_divide:Mod5|                           ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Mod5                                                                                 ;              ;
;          |lpm_divide_f6m:auto_generated|          ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Mod5|lpm_divide_f6m:auto_generated                                                   ;              ;
;             |sign_div_unsign_mlh:divider|         ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Mod5|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider                       ;              ;
;                |alt_u_div_e2f:divider|            ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|bcdEncoder:bE1|lpm_divide:Mod5|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider ;              ;
;    |displayMUX:dMUX1|                             ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|displayMUX:dMUX1                                                                                               ;              ;
;    |displayManager:dM1|                           ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|displayManager:dM1                                                                                             ;              ;
;       |displayOperand:d0|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|displayManager:dM1|displayOperand:d0                                                                           ;              ;
;       |displayOperand:d1|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|displayManager:dM1|displayOperand:d1                                                                           ;              ;
;       |displayOperand:d2|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|displayManager:dM1|displayOperand:d2                                                                           ;              ;
;       |displayOperand:d3|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|displayManager:dM1|displayOperand:d3                                                                           ;              ;
;       |displayOperand:d4|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|displayManager:dM1|displayOperand:d4                                                                           ;              ;
;       |displayOperand:d5|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|displayManager:dM1|displayOperand:d5                                                                           ;              ;
;       |displayOperand:d7|                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|displayManager:dM1|displayOperand:d7                                                                           ;              ;
;    |inputManager:iM1|                             ; 129 (0)           ; 54 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|inputManager:iM1                                                                                               ;              ;
;       |buttonPressDecoder:buttonBoardDecoder|     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|inputManager:iM1|buttonPressDecoder:buttonBoardDecoder                                                         ;              ;
;       |clockDivider:clock500Hz|                   ; 46 (46)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|inputManager:iM1|clockDivider:clock500Hz                                                                       ;              ;
;       |decoder:matrixDecoder|                     ; 61 (61)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|inputManager:iM1|decoder:matrixDecoder                                                                         ;              ;
;       |matrixRingCounter:keypadMatrixRingCounter| ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|inputManager:iM1|matrixRingCounter:keypadMatrixRingCounter                                                     ;              ;
;       |pulseSignal:buttonPulser|                  ; 3 (3)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|inputManager:iM1|pulseSignal:buttonPulser                                                                      ;              ;
;       |pulseSignal:clearPulser|                   ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|inputManager:iM1|pulseSignal:clearPulser                                                                       ;              ;
;       |pulseSignal:equalPulser|                   ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|inputManager:iM1|pulseSignal:equalPulser                                                                       ;              ;
;       |pulseSignal:negativePulser|                ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|inputManager:iM1|pulseSignal:negativePulser                                                                    ;              ;
;       |pulseSignal:numberPulser|                  ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|inputManager:iM1|pulseSignal:numberPulser                                                                      ;              ;
;       |pulseSignal:operatorPulser|                ; 3 (3)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|inputManager:iM1|pulseSignal:operatorPulser                                                                    ;              ;
;       |pulseSignal:resetPulser|                   ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|inputManager:iM1|pulseSignal:resetPulser                                                                       ;              ;
;    |memoryManagement:calcultorMemory|             ; 39 (39)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|memoryManagement:calcultorMemory                                                                               ;              ;
;    |recall:r1|                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|recall:r1                                                                                                      ;              ;
;    |registerTransfer:rT1|                         ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|registerTransfer:rT1                                                                                           ;              ;
;    |storeBCD:sB1|                                 ; 31 (31)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|storeBCD:sB1                                                                                                   ;              ;
;    |storeOperator:sO1|                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|storeOperator:sO1                                                                                              ;              ;
;    |toggle:t1|                                    ; 6 (6)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|toggle:t1                                                                                                      ;              ;
;    |twoClockPulse:tC1|                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|twoClockPulse:tC1                                                                                              ;              ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |TOP|FSM:fsm1|state                             ;
+----------+----------+----------+----------+----------+----------+
; Name     ; state.S3 ; state.S2 ; state.S1 ; state.S0 ; state.S4 ;
+----------+----------+----------+----------+----------+----------+
; state.S0 ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.S1 ; 0        ; 0        ; 1        ; 1        ; 0        ;
; state.S2 ; 0        ; 1        ; 0        ; 1        ; 0        ;
; state.S3 ; 1        ; 0        ; 0        ; 1        ; 0        ;
; state.S4 ; 0        ; 0        ; 0        ; 1        ; 1        ;
+----------+----------+----------+----------+----------+----------+


+---------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                             ;
+-------------------------------------------------------+------------------------------------------------+------------------------+
; Latch Name                                            ; Latch Enable Signal                            ; Free of Timing Hazards ;
+-------------------------------------------------------+------------------------------------------------+------------------------+
; displayMUX:dMUX1|register[0]                          ; FSM:fsm1|state.S2                              ; yes                    ;
; displayMUX:dMUX1|register[1]                          ; FSM:fsm1|state.S2                              ; yes                    ;
; displayMUX:dMUX1|register[2]                          ; FSM:fsm1|state.S2                              ; yes                    ;
; displayMUX:dMUX1|register[3]                          ; FSM:fsm1|state.S2                              ; yes                    ;
; displayMUX:dMUX1|register[4]                          ; FSM:fsm1|state.S2                              ; yes                    ;
; displayMUX:dMUX1|register[5]                          ; FSM:fsm1|state.S2                              ; yes                    ;
; displayMUX:dMUX1|register[6]                          ; FSM:fsm1|state.S2                              ; yes                    ;
; displayMUX:dMUX1|register[7]                          ; FSM:fsm1|state.S2                              ; yes                    ;
; displayMUX:dMUX1|register[8]                          ; FSM:fsm1|state.S2                              ; yes                    ;
; displayMUX:dMUX1|register[9]                          ; FSM:fsm1|state.S2                              ; yes                    ;
; displayMUX:dMUX1|register[10]                         ; FSM:fsm1|state.S2                              ; yes                    ;
; displayMUX:dMUX1|register[11]                         ; FSM:fsm1|state.S2                              ; yes                    ;
; displayMUX:dMUX1|register[12]                         ; FSM:fsm1|state.S2                              ; yes                    ;
; displayMUX:dMUX1|register[13]                         ; FSM:fsm1|state.S2                              ; yes                    ;
; displayMUX:dMUX1|register[14]                         ; FSM:fsm1|state.S2                              ; yes                    ;
; displayMUX:dMUX1|register[15]                         ; FSM:fsm1|state.S2                              ; yes                    ;
; displayMUX:dMUX1|register[16]                         ; FSM:fsm1|state.S2                              ; yes                    ;
; displayMUX:dMUX1|register[17]                         ; FSM:fsm1|state.S2                              ; yes                    ;
; displayMUX:dMUX1|register[18]                         ; FSM:fsm1|state.S2                              ; yes                    ;
; displayMUX:dMUX1|register[19]                         ; FSM:fsm1|state.S2                              ; yes                    ;
; displayMUX:dMUX1|register[20]                         ; FSM:fsm1|state.S2                              ; yes                    ;
; displayMUX:dMUX1|register[21]                         ; FSM:fsm1|state.S2                              ; yes                    ;
; displayMUX:dMUX1|register[22]                         ; FSM:fsm1|state.S2                              ; yes                    ;
; displayMUX:dMUX1|register[23]                         ; FSM:fsm1|state.S2                              ; yes                    ;
; displayMUX:dMUX1|register[28]                         ; FSM:fsm1|state.S2                              ; yes                    ;
; displayMUX:dMUX1|register[29]                         ; FSM:fsm1|state.S2                              ; yes                    ;
; displayMUX:dMUX1|register[30]                         ; FSM:fsm1|state.S2                              ; yes                    ;
; displayMUX:dMUX1|register[31]                         ; FSM:fsm1|state.S2                              ; yes                    ;
; registerTransfer:rT1|storeA[0]                        ; FSM:fsm1|state.S1                              ; yes                    ;
; registerTransfer:rT1|storeB[0]                        ; registerTransfer:rT1|storeB[12]                ; yes                    ;
; registerTransfer:rT1|storeA[1]                        ; FSM:fsm1|state.S1                              ; yes                    ;
; registerTransfer:rT1|storeB[1]                        ; registerTransfer:rT1|storeB[12]                ; yes                    ;
; registerTransfer:rT1|storeA[2]                        ; FSM:fsm1|state.S1                              ; yes                    ;
; registerTransfer:rT1|storeB[2]                        ; registerTransfer:rT1|storeB[12]                ; yes                    ;
; registerTransfer:rT1|storeA[3]                        ; FSM:fsm1|state.S1                              ; yes                    ;
; registerTransfer:rT1|storeB[3]                        ; registerTransfer:rT1|storeB[12]                ; yes                    ;
; registerTransfer:rT1|storeA[4]                        ; FSM:fsm1|state.S1                              ; yes                    ;
; registerTransfer:rT1|storeB[4]                        ; registerTransfer:rT1|storeB[12]                ; yes                    ;
; registerTransfer:rT1|storeA[5]                        ; FSM:fsm1|state.S1                              ; yes                    ;
; registerTransfer:rT1|storeB[5]                        ; registerTransfer:rT1|storeB[12]                ; yes                    ;
; registerTransfer:rT1|storeA[6]                        ; FSM:fsm1|state.S1                              ; yes                    ;
; registerTransfer:rT1|storeB[6]                        ; registerTransfer:rT1|storeB[12]                ; yes                    ;
; registerTransfer:rT1|storeA[7]                        ; FSM:fsm1|state.S1                              ; yes                    ;
; registerTransfer:rT1|storeB[7]                        ; registerTransfer:rT1|storeB[12]                ; yes                    ;
; registerTransfer:rT1|storeA[8]                        ; FSM:fsm1|state.S1                              ; yes                    ;
; registerTransfer:rT1|storeB[8]                        ; registerTransfer:rT1|storeB[12]                ; yes                    ;
; registerTransfer:rT1|storeA[9]                        ; FSM:fsm1|state.S1                              ; yes                    ;
; registerTransfer:rT1|storeB[9]                        ; registerTransfer:rT1|storeB[12]                ; yes                    ;
; registerTransfer:rT1|storeA[10]                       ; FSM:fsm1|state.S1                              ; yes                    ;
; registerTransfer:rT1|storeB[10]                       ; registerTransfer:rT1|storeB[12]                ; yes                    ;
; registerTransfer:rT1|storeA[11]                       ; FSM:fsm1|state.S1                              ; yes                    ;
; registerTransfer:rT1|storeB[11]                       ; registerTransfer:rT1|storeB[12]                ; yes                    ;
; registerTransfer:rT1|storeA[12]                       ; FSM:fsm1|state.S1                              ; yes                    ;
; registerTransfer:rT1|storeB[12]                       ; registerTransfer:rT1|storeB[12]                ; yes                    ;
; inputManager:iM1|decoder:matrixDecoder|resetKey[4]    ; inputManager:iM1|decoder:matrixDecoder|WideOr6 ; yes                    ;
; inputManager:iM1|decoder:matrixDecoder|equalKey[4]    ; inputManager:iM1|decoder:matrixDecoder|WideOr4 ; yes                    ;
; inputManager:iM1|decoder:matrixDecoder|numberKey[4]   ; inputManager:iM1|decoder:matrixDecoder|WideOr8 ; yes                    ;
; inputManager:iM1|decoder:matrixDecoder|operatorKey[4] ; inputManager:iM1|decoder:matrixDecoder|WideOr0 ; yes                    ;
; inputManager:iM1|decoder:matrixDecoder|numberKey[0]   ; inputManager:iM1|decoder:matrixDecoder|WideOr8 ; yes                    ;
; inputManager:iM1|decoder:matrixDecoder|clearKey[4]    ; inputManager:iM1|decoder:matrixDecoder|WideOr5 ; yes                    ;
; inputManager:iM1|decoder:matrixDecoder|operatorKey[1] ; inputManager:iM1|decoder:matrixDecoder|WideOr0 ; yes                    ;
; inputManager:iM1|decoder:matrixDecoder|operatorKey[2] ; inputManager:iM1|decoder:matrixDecoder|WideOr0 ; yes                    ;
; inputManager:iM1|decoder:matrixDecoder|operatorKey[3] ; inputManager:iM1|decoder:matrixDecoder|WideOr0 ; yes                    ;
; inputManager:iM1|decoder:matrixDecoder|operatorKey[0] ; inputManager:iM1|decoder:matrixDecoder|WideOr0 ; yes                    ;
; inputManager:iM1|decoder:matrixDecoder|numberKey[1]   ; inputManager:iM1|decoder:matrixDecoder|WideOr8 ; yes                    ;
; inputManager:iM1|decoder:matrixDecoder|numberKey[2]   ; inputManager:iM1|decoder:matrixDecoder|WideOr8 ; yes                    ;
; inputManager:iM1|decoder:matrixDecoder|numberKey[3]   ; inputManager:iM1|decoder:matrixDecoder|WideOr8 ; yes                    ;
; Number of user-specified and inferred latches = 67    ;                                                ;                        ;
+-------------------------------------------------------+------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                            ;
+---------------------------------------------------------+---------------------------------------------------------------------+
; Register name                                           ; Reason for Removal                                                  ;
+---------------------------------------------------------+---------------------------------------------------------------------+
; memoryManagement:calcultorMemory|bcdOutput[24..27]      ; Stuck at GND due to stuck port data_in                              ;
; inputManager:iM1|pulseSignal:buttonPulser|keyPulse[2,3] ; Stuck at GND due to stuck port data_in                              ;
; twoClockPulse:tC1|doublePulse[2,3]                      ; Stuck at GND due to stuck port data_in                              ;
; FSM:fsm1|state~4                                        ; Lost fanout                                                         ;
; FSM:fsm1|state~5                                        ; Lost fanout                                                         ;
; memoryManagement:calcultorMemory|bcdOutput[30,31]       ; Merged with memoryManagement:calcultorMemory|bcdOutput[29]          ;
; inputManager:iM1|pulseSignal:operatorPulser|keyPulse[3] ; Merged with inputManager:iM1|pulseSignal:operatorPulser|keyPulse[2] ;
; storeOperator:sO1|storeOp[3]                            ; Merged with storeOperator:sO1|storeOp[2]                            ;
; Total Number of Removed Registers = 14                  ;                                                                     ;
+---------------------------------------------------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                ;
+-------------------------------------------------------+---------------------------+----------------------------------------+
; Register name                                         ; Reason for Removal        ; Registers Removed due to This Register ;
+-------------------------------------------------------+---------------------------+----------------------------------------+
; inputManager:iM1|pulseSignal:buttonPulser|keyPulse[2] ; Stuck at GND              ; twoClockPulse:tC1|doublePulse[2]       ;
;                                                       ; due to stuck port data_in ;                                        ;
; inputManager:iM1|pulseSignal:buttonPulser|keyPulse[3] ; Stuck at GND              ; twoClockPulse:tC1|doublePulse[3]       ;
;                                                       ; due to stuck port data_in ;                                        ;
+-------------------------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 142   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 5     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 51    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------+
; Inverted Register Statistics                                                ;
+-------------------------------------------------------------------+---------+
; Inverted Register                                                 ; Fan out ;
+-------------------------------------------------------------------+---------+
; inputManager:iM1|matrixRingCounter:keypadMatrixRingCounter|COL[1] ; 20      ;
; inputManager:iM1|matrixRingCounter:keypadMatrixRingCounter|COL[2] ; 19      ;
; inputManager:iM1|matrixRingCounter:keypadMatrixRingCounter|COL[3] ; 18      ;
; Total number of inverted registers = 3                            ;         ;
+-------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                               ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------------------+----------------------------+
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; |TOP|memoryManagement:calcultorMemory|bcdOutputMemory[4] ;                            ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; |TOP|ALU:ALU1|answer[11]                                 ;                            ;
; 16:1               ; 11 bits   ; 110 LEs       ; 22 LEs               ; 88 LEs                 ; |TOP|ALU:ALU1|answer[9]                                  ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |TOP|storeBCD:sB1|register[11]                           ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; |TOP|storeBCD:sB1|register[4]                            ;                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |TOP|displayMUX:dMUX1|Mux15                              ;                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; |TOP|displayMUX:dMUX1|Mux4                               ;                            ;
; 13:1               ; 5 bits    ; 40 LEs        ; 30 LEs               ; 10 LEs                 ; |TOP|FSM:fsm1|Selector1                                  ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------------------+----------------------------+


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSM:fsm1 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; S0             ; 0     ; Signed Integer               ;
; S1             ; 1     ; Signed Integer               ;
; S2             ; 2     ; Signed Integer               ;
; S3             ; 3     ; Signed Integer               ;
; S4             ; 4     ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoryManagement:calcultorMemory ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; Store          ; 01    ; Unsigned Binary                                      ;
; Retrieve       ; 10    ; Unsigned Binary                                      ;
; Clear          ; 11    ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bcdEncoder:bE1|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_f6m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bcdEncoder:bE1|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_cem ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bcdEncoder:bE1|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_f6m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bcdEncoder:bE1|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                               ;
; LPM_WIDTHD             ; 7              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_fem ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bcdEncoder:bE1|lpm_divide:Mod2 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_f6m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bcdEncoder:bE1|lpm_divide:Div2 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                               ;
; LPM_WIDTHD             ; 10             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_pfm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bcdEncoder:bE1|lpm_divide:Mod3 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_f6m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bcdEncoder:bE1|lpm_divide:Div3 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                               ;
; LPM_WIDTHD             ; 14             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_tfm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bcdEncoder:bE1|lpm_divide:Mod4 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_f6m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bcdEncoder:bE1|lpm_divide:Div4 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                               ;
; LPM_WIDTHD             ; 17             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_0gm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bcdEncoder:bE1|lpm_divide:Mod5 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_f6m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:ALU1|lpm_mult:Mult0          ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11         ; Untyped             ;
; LPM_WIDTHB                                     ; 11         ; Untyped             ;
; LPM_WIDTHP                                     ; 22         ; Untyped             ;
; LPM_WIDTHR                                     ; 22         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_71t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:ALU1|lpm_add_sub:Add0 ;
+------------------------+-------------+-------------------------------------+
; Parameter Name         ; Value       ; Type                                ;
+------------------------+-------------+-------------------------------------+
; LPM_WIDTH              ; 12          ; Untyped                             ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                             ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                             ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                             ;
; LPM_PIPELINE           ; 0           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                             ;
; REGISTERED_AT_END      ; 0           ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                             ;
; USE_CS_BUFFERS         ; 1           ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                             ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                  ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                             ;
; USE_WYS                ; OFF         ; Untyped                             ;
; STYLE                  ; FAST        ; Untyped                             ;
; CBXI_PARAMETER         ; add_sub_5ri ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                      ;
+------------------------+-------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bcdDecoder:bD1|lpm_mult:Mult0    ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4          ; Untyped             ;
; LPM_WIDTHB                                     ; 7          ; Untyped             ;
; LPM_WIDTHP                                     ; 11         ; Untyped             ;
; LPM_WIDTHR                                     ; 11         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bcdDecoder:bD2|lpm_mult:Mult0    ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4          ; Untyped             ;
; LPM_WIDTHB                                     ; 7          ; Untyped             ;
; LPM_WIDTHP                                     ; 11         ; Untyped             ;
; LPM_WIDTHR                                     ; 11         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                        ;
+---------------------------------------+-------------------------------+
; Name                                  ; Value                         ;
+---------------------------------------+-------------------------------+
; Number of entity instances            ; 3                             ;
; Entity Instance                       ; ALU:ALU1|lpm_mult:Mult0       ;
;     -- LPM_WIDTHA                     ; 11                            ;
;     -- LPM_WIDTHB                     ; 11                            ;
;     -- LPM_WIDTHP                     ; 22                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; bcdDecoder:bD1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4                             ;
;     -- LPM_WIDTHB                     ; 7                             ;
;     -- LPM_WIDTHP                     ; 11                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                           ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; bcdDecoder:bD2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4                             ;
;     -- LPM_WIDTHB                     ; 7                             ;
;     -- LPM_WIDTHP                     ; 11                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                           ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
+---------------------------------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerTransfer:rT1"                                                                      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; storeResult ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; storeOp     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "inputManager:iM1|clockDivider:clock500Hz"                                                                                                                                                       ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; preScaler         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (20 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; preScaler[16..15] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; preScaler[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; preScaler[19..17] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; preScaler[14..11] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; preScaler[4..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; preScaler[8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; preScaler[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; preScaler[6]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; preScaler[5]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "inputManager:iM1"                                                                               ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; resetPulse[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clearPulse[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Mon Oct 15 09:34:15 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mecheng371P2 -c Mecheng371P2
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file inputmanager.v
    Info (12023): Found entity 1: inputManager
Info (12021): Found 1 design units, including 1 entities, in source file clockdivider.v
    Info (12023): Found entity 1: clockDivider
Info (12021): Found 1 design units, including 1 entities, in source file matrixringcounter.v
    Info (12023): Found entity 1: matrixRingCounter
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder
Info (12021): Found 1 design units, including 1 entities, in source file pulsedebouncer.v
    Info (12023): Found entity 1: pulseDebouncer
Info (12021): Found 1 design units, including 1 entities, in source file buttonpressdecoder.v
    Info (12023): Found entity 1: buttonPressDecoder
Info (12021): Found 1 design units, including 1 entities, in source file storebcd.v
    Info (12023): Found entity 1: storeBCD
Info (12021): Found 1 design units, including 1 entities, in source file displayoperand.v
    Info (12023): Found entity 1: displayOperand
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: TOP
Info (12021): Found 1 design units, including 1 entities, in source file fsm.v
    Info (12023): Found entity 1: FSM
Info (12021): Found 1 design units, including 1 entities, in source file displaymanager.v
    Info (12023): Found entity 1: displayManager
Info (12021): Found 1 design units, including 1 entities, in source file bcddecoder.v
    Info (12023): Found entity 1: bcdDecoder
Info (12021): Found 1 design units, including 1 entities, in source file bcdencoder.v
    Info (12023): Found entity 1: bcdEncoder
Info (12021): Found 1 design units, including 1 entities, in source file registertransfer.v
    Info (12023): Found entity 1: registerTransfer
Info (12021): Found 1 design units, including 1 entities, in source file memorymanagement.v
    Info (12023): Found entity 1: memoryManagement
Info (12021): Found 1 design units, including 1 entities, in source file debouncer.v
    Info (12023): Found entity 1: debouncer
Info (12021): Found 1 design units, including 1 entities, in source file pulsesignal.v
    Info (12023): Found entity 1: pulseSignal
Warning (10238): Verilog Module Declaration warning at ALU.v(4): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "ALU"
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file displaymux.v
    Info (12023): Found entity 1: displayMUX
Info (12021): Found 1 design units, including 1 entities, in source file negativeswitchdecoder.v
    Info (12023): Found entity 1: negativeSwitchDecoder
Info (12021): Found 1 design units, including 1 entities, in source file storeoperator.v
    Info (12023): Found entity 1: storeOperator
Info (12021): Found 1 design units, including 1 entities, in source file recall.v
    Info (12023): Found entity 1: recall
Info (12021): Found 1 design units, including 1 entities, in source file twoclockpulse.v
    Info (12023): Found entity 1: twoClockPulse
Info (12021): Found 1 design units, including 1 entities, in source file toggle.v
    Info (12023): Found entity 1: toggle
Info (12127): Elaborating entity "TOP" for the top level hierarchy
Info (12128): Elaborating entity "inputManager" for hierarchy "inputManager:iM1"
Info (12128): Elaborating entity "clockDivider" for hierarchy "inputManager:iM1|clockDivider:clock500Hz"
Warning (10230): Verilog HDL assignment warning at clockDivider.v(13): truncated value with size 32 to match size of target (26)
Info (12128): Elaborating entity "matrixRingCounter" for hierarchy "inputManager:iM1|matrixRingCounter:keypadMatrixRingCounter"
Info (12128): Elaborating entity "decoder" for hierarchy "inputManager:iM1|decoder:matrixDecoder"
Warning (10240): Verilog HDL Always Construct warning at decoder.v(13): inferring latch(es) for variable "operatorKey", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at decoder.v(13): inferring latch(es) for variable "equalKey", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at decoder.v(13): inferring latch(es) for variable "clearKey", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at decoder.v(13): inferring latch(es) for variable "resetKey", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at decoder.v(13): inferring latch(es) for variable "numberKey", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "numberKey[0]" at decoder.v(13)
Info (10041): Inferred latch for "numberKey[1]" at decoder.v(13)
Info (10041): Inferred latch for "numberKey[2]" at decoder.v(13)
Info (10041): Inferred latch for "numberKey[3]" at decoder.v(13)
Info (10041): Inferred latch for "numberKey[4]" at decoder.v(13)
Info (10041): Inferred latch for "resetKey[0]" at decoder.v(13)
Info (10041): Inferred latch for "resetKey[1]" at decoder.v(13)
Info (10041): Inferred latch for "resetKey[2]" at decoder.v(13)
Info (10041): Inferred latch for "resetKey[3]" at decoder.v(13)
Info (10041): Inferred latch for "resetKey[4]" at decoder.v(13)
Info (10041): Inferred latch for "clearKey[0]" at decoder.v(13)
Info (10041): Inferred latch for "clearKey[1]" at decoder.v(13)
Info (10041): Inferred latch for "clearKey[2]" at decoder.v(13)
Info (10041): Inferred latch for "clearKey[3]" at decoder.v(13)
Info (10041): Inferred latch for "clearKey[4]" at decoder.v(13)
Info (10041): Inferred latch for "equalKey[0]" at decoder.v(13)
Info (10041): Inferred latch for "equalKey[1]" at decoder.v(13)
Info (10041): Inferred latch for "equalKey[2]" at decoder.v(13)
Info (10041): Inferred latch for "equalKey[3]" at decoder.v(13)
Info (10041): Inferred latch for "equalKey[4]" at decoder.v(13)
Info (10041): Inferred latch for "operatorKey[0]" at decoder.v(13)
Info (10041): Inferred latch for "operatorKey[1]" at decoder.v(13)
Info (10041): Inferred latch for "operatorKey[2]" at decoder.v(13)
Info (10041): Inferred latch for "operatorKey[3]" at decoder.v(13)
Info (10041): Inferred latch for "operatorKey[4]" at decoder.v(13)
Info (12128): Elaborating entity "debouncer" for hierarchy "inputManager:iM1|debouncer:numberDebouncer"
Warning (10235): Verilog HDL Always Construct warning at debouncer.v(18): variable "ringCount" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at debouncer.v(18): variable "information" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at debouncer.v(20): variable "ringCount" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at debouncer.v(24): variable "ringCount" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "pulseSignal" for hierarchy "inputManager:iM1|pulseSignal:numberPulser"
Info (12128): Elaborating entity "buttonPressDecoder" for hierarchy "inputManager:iM1|buttonPressDecoder:buttonBoardDecoder"
Info (12128): Elaborating entity "negativeSwitchDecoder" for hierarchy "inputManager:iM1|negativeSwitchDecoder:negativeIndicator"
Info (12128): Elaborating entity "toggle" for hierarchy "toggle:t1"
Info (12128): Elaborating entity "storeBCD" for hierarchy "storeBCD:sB1"
Info (12128): Elaborating entity "twoClockPulse" for hierarchy "twoClockPulse:tC1"
Info (12128): Elaborating entity "bcdDecoder" for hierarchy "bcdDecoder:bD1"
Warning (10235): Verilog HDL Always Construct warning at bcdDecoder.v(24): variable "sign" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU1"
Info (12128): Elaborating entity "bcdEncoder" for hierarchy "bcdEncoder:bE1"
Warning (10235): Verilog HDL Always Construct warning at bcdEncoder.v(32): variable "modulus" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at bcdEncoder.v(32): truncated value with size 32 to match size of target (4)
Warning (10235): Verilog HDL Always Construct warning at bcdEncoder.v(33): variable "modulus" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at bcdEncoder.v(33): truncated value with size 32 to match size of target (4)
Warning (10235): Verilog HDL Always Construct warning at bcdEncoder.v(34): variable "modulus" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at bcdEncoder.v(34): truncated value with size 32 to match size of target (4)
Warning (10235): Verilog HDL Always Construct warning at bcdEncoder.v(35): variable "modulus" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at bcdEncoder.v(35): truncated value with size 32 to match size of target (4)
Warning (10235): Verilog HDL Always Construct warning at bcdEncoder.v(36): variable "modulus" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at bcdEncoder.v(36): truncated value with size 32 to match size of target (4)
Warning (10235): Verilog HDL Always Construct warning at bcdEncoder.v(37): variable "modulus" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at bcdEncoder.v(37): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "storeOperator" for hierarchy "storeOperator:sO1"
Info (12128): Elaborating entity "FSM" for hierarchy "FSM:fsm1"
Warning (10235): Verilog HDL Always Construct warning at FSM.v(29): variable "clear_in" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at FSM.v(29): truncated value with size 32 to match size of target (1)
Warning (10235): Verilog HDL Always Construct warning at FSM.v(39): variable "clear_in" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at FSM.v(39): truncated value with size 32 to match size of target (1)
Warning (10235): Verilog HDL Always Construct warning at FSM.v(59): variable "clear_in" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at FSM.v(59): truncated value with size 32 to match size of target (1)
Warning (10235): Verilog HDL Always Construct warning at FSM.v(67): variable "clear_in" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at FSM.v(67): truncated value with size 32 to match size of target (1)
Warning (10235): Verilog HDL Always Construct warning at FSM.v(79): variable "clear_in" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at FSM.v(79): truncated value with size 32 to match size of target (1)
Warning (10240): Verilog HDL Always Construct warning at FSM.v(21): inferring latch(es) for variable "ld_r", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "ld_r" at FSM.v(21)
Info (12128): Elaborating entity "recall" for hierarchy "recall:r1"
Info (12128): Elaborating entity "registerTransfer" for hierarchy "registerTransfer:rT1"
Warning (10235): Verilog HDL Always Construct warning at registerTransfer.v(17): variable "currentOperand" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at registerTransfer.v(18): variable "memory" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at registerTransfer.v(19): variable "currentOperand" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at registerTransfer.v(20): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at registerTransfer.v(21): variable "operator" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at registerTransfer.v(15): inferring latch(es) for variable "storeA", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at registerTransfer.v(15): inferring latch(es) for variable "storeB", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at registerTransfer.v(15): inferring latch(es) for variable "storeResult", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at registerTransfer.v(15): inferring latch(es) for variable "storeOp", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "storeOp[0]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeOp[1]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeOp[2]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeOp[3]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeResult[0]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeResult[1]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeResult[2]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeResult[3]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeResult[4]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeResult[5]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeResult[6]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeResult[7]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeResult[8]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeResult[9]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeResult[10]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeResult[11]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeResult[12]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeResult[13]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeResult[14]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeResult[15]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeResult[16]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeResult[17]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeResult[18]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeResult[19]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeResult[20]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeResult[21]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeResult[22]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeResult[23]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeResult[24]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeA[0]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeA[1]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeA[2]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeA[3]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeA[4]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeA[5]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeA[6]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeA[7]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeA[8]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeA[9]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeA[10]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeA[11]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeA[12]" at registerTransfer.v(15)
Info (10041): Inferred latch for "storeB[0]" at registerTransfer.v(19)
Info (10041): Inferred latch for "storeB[1]" at registerTransfer.v(19)
Info (10041): Inferred latch for "storeB[2]" at registerTransfer.v(19)
Info (10041): Inferred latch for "storeB[3]" at registerTransfer.v(19)
Info (10041): Inferred latch for "storeB[4]" at registerTransfer.v(19)
Info (10041): Inferred latch for "storeB[5]" at registerTransfer.v(19)
Info (10041): Inferred latch for "storeB[6]" at registerTransfer.v(19)
Info (10041): Inferred latch for "storeB[7]" at registerTransfer.v(19)
Info (10041): Inferred latch for "storeB[8]" at registerTransfer.v(19)
Info (10041): Inferred latch for "storeB[9]" at registerTransfer.v(19)
Info (10041): Inferred latch for "storeB[10]" at registerTransfer.v(19)
Info (10041): Inferred latch for "storeB[11]" at registerTransfer.v(19)
Info (10041): Inferred latch for "storeB[12]" at registerTransfer.v(19)
Info (12128): Elaborating entity "memoryManagement" for hierarchy "memoryManagement:calcultorMemory"
Warning (10230): Verilog HDL assignment warning at memoryManagement.v(38): truncated value with size 33 to match size of target (32)
Info (12128): Elaborating entity "displayMUX" for hierarchy "displayMUX:dMUX1"
Warning (10235): Verilog HDL Always Construct warning at displayMUX.v(15): variable "disp_sel" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at displayMUX.v(16): variable "storeA" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at displayMUX.v(17): variable "storeB" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at displayMUX.v(18): variable "BCDanswer" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at displayMUX.v(15): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at displayMUX.v(12): inferring latch(es) for variable "register", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "register[0]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[1]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[2]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[3]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[4]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[5]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[6]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[7]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[8]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[9]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[10]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[11]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[12]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[13]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[14]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[15]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[16]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[17]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[18]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[19]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[20]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[21]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[22]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[23]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[24]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[25]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[26]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[27]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[28]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[29]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[30]" at displayMUX.v(12)
Info (10041): Inferred latch for "register[31]" at displayMUX.v(12)
Info (12128): Elaborating entity "displayManager" for hierarchy "displayManager:dM1"
Info (12128): Elaborating entity "displayOperand" for hierarchy "displayManager:dM1|displayOperand:d0"
Info (278001): Inferred 15 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bcdEncoder:bE1|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bcdEncoder:bE1|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bcdEncoder:bE1|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bcdEncoder:bE1|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bcdEncoder:bE1|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bcdEncoder:bE1|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bcdEncoder:bE1|Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bcdEncoder:bE1|Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bcdEncoder:bE1|Mod4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bcdEncoder:bE1|Div4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bcdEncoder:bE1|Mod5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ALU:ALU1|Mult0"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "ALU:ALU1|Add0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "bcdDecoder:bD1|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "bcdDecoder:bD2|Mult0"
Info (12130): Elaborated megafunction instantiation "bcdEncoder:bE1|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "bcdEncoder:bE1|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "21"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_f6m.tdf
    Info (12023): Found entity 1: lpm_divide_f6m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e2f.tdf
    Info (12023): Found entity 1: alt_u_div_e2f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "bcdEncoder:bE1|lpm_divide:Div0"
Info (12133): Instantiated megafunction "bcdEncoder:bE1|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "21"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cem.tdf
    Info (12023): Found entity 1: lpm_divide_cem
Info (12130): Elaborated megafunction instantiation "bcdEncoder:bE1|lpm_divide:Div1"
Info (12133): Instantiated megafunction "bcdEncoder:bE1|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "21"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fem.tdf
    Info (12023): Found entity 1: lpm_divide_fem
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info (12023): Found entity 1: alt_u_div_k2f
Info (12130): Elaborated megafunction instantiation "bcdEncoder:bE1|lpm_divide:Div2"
Info (12133): Instantiated megafunction "bcdEncoder:bE1|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "21"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_pfm.tdf
    Info (12023): Found entity 1: lpm_divide_pfm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_3nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_85f.tdf
    Info (12023): Found entity 1: alt_u_div_85f
Info (12130): Elaborated megafunction instantiation "bcdEncoder:bE1|lpm_divide:Div3"
Info (12133): Instantiated megafunction "bcdEncoder:bE1|lpm_divide:Div3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "21"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_tfm.tdf
    Info (12023): Found entity 1: lpm_divide_tfm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g5f.tdf
    Info (12023): Found entity 1: alt_u_div_g5f
Info (12130): Elaborated megafunction instantiation "bcdEncoder:bE1|lpm_divide:Div4"
Info (12133): Instantiated megafunction "bcdEncoder:bE1|lpm_divide:Div4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "21"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0gm.tdf
    Info (12023): Found entity 1: lpm_divide_0gm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_m5f.tdf
    Info (12023): Found entity 1: alt_u_div_m5f
Info (12130): Elaborated megafunction instantiation "ALU:ALU1|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "ALU:ALU1|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_71t.tdf
    Info (12023): Found entity 1: mult_71t
Info (12130): Elaborated megafunction instantiation "ALU:ALU1|lpm_add_sub:Add0"
Info (12133): Instantiated megafunction "ALU:ALU1|lpm_add_sub:Add0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "12"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5ri.tdf
    Info (12023): Found entity 1: add_sub_5ri
Info (12130): Elaborated megafunction instantiation "bcdDecoder:bD1|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "bcdDecoder:bD1|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "bcdDecoder:bD1|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "bcdDecoder:bD1|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "bcdDecoder:bD1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "bcdDecoder:bD1|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "bcdDecoder:bD1|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "bcdDecoder:bD1|lpm_mult:Mult0"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "displayMUX:dMUX1|register[31]" merged with LATCH primitive "displayMUX:dMUX1|register[28]"
    Info (13026): Duplicate LATCH primitive "displayMUX:dMUX1|register[30]" merged with LATCH primitive "displayMUX:dMUX1|register[28]"
    Info (13026): Duplicate LATCH primitive "displayMUX:dMUX1|register[29]" merged with LATCH primitive "displayMUX:dMUX1|register[28]"
    Info (13026): Duplicate LATCH primitive "inputManager:iM1|decoder:matrixDecoder|operatorKey[3]" merged with LATCH primitive "inputManager:iM1|decoder:matrixDecoder|operatorKey[4]"
    Info (13026): Duplicate LATCH primitive "inputManager:iM1|decoder:matrixDecoder|operatorKey[2]" merged with LATCH primitive "inputManager:iM1|decoder:matrixDecoder|operatorKey[4]"
Warning (13012): Latch registerTransfer:rT1|storeB[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal recall:r1|ld_m
Warning (13012): Latch registerTransfer:rT1|storeB[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal recall:r1|ld_m
Warning (13012): Latch registerTransfer:rT1|storeB[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal recall:r1|ld_m
Warning (13012): Latch registerTransfer:rT1|storeB[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal recall:r1|ld_m
Warning (13012): Latch registerTransfer:rT1|storeB[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal recall:r1|ld_m
Warning (13012): Latch registerTransfer:rT1|storeB[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal recall:r1|ld_m
Warning (13012): Latch registerTransfer:rT1|storeB[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal recall:r1|ld_m
Warning (13012): Latch registerTransfer:rT1|storeB[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal recall:r1|ld_m
Warning (13012): Latch registerTransfer:rT1|storeB[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal recall:r1|ld_m
Warning (13012): Latch registerTransfer:rT1|storeB[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal recall:r1|ld_m
Warning (13012): Latch registerTransfer:rT1|storeB[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal recall:r1|ld_m
Warning (13012): Latch registerTransfer:rT1|storeB[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal recall:r1|ld_m
Warning (13012): Latch registerTransfer:rT1|storeB[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal recall:r1|ld_m
Warning (13012): Latch inputManager:iM1|decoder:matrixDecoder|resetKey[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROW[0]
Warning (13012): Latch inputManager:iM1|decoder:matrixDecoder|equalKey[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROW[0]
Warning (13012): Latch inputManager:iM1|decoder:matrixDecoder|numberKey[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inputManager:iM1|matrixRingCounter:keypadMatrixRingCounter|COL[3]
Warning (13012): Latch inputManager:iM1|decoder:matrixDecoder|operatorKey[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inputManager:iM1|matrixRingCounter:keypadMatrixRingCounter|COL[0]
Warning (13012): Latch inputManager:iM1|decoder:matrixDecoder|numberKey[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROW[3]
Warning (13012): Latch inputManager:iM1|decoder:matrixDecoder|clearKey[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROW[0]
Warning (13012): Latch inputManager:iM1|decoder:matrixDecoder|operatorKey[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inputManager:iM1|matrixRingCounter:keypadMatrixRingCounter|COL[0]
Warning (13012): Latch inputManager:iM1|decoder:matrixDecoder|operatorKey[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inputManager:iM1|matrixRingCounter:keypadMatrixRingCounter|COL[0]
Warning (13012): Latch inputManager:iM1|decoder:matrixDecoder|numberKey[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROW[3]
Warning (13012): Latch inputManager:iM1|decoder:matrixDecoder|numberKey[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROW[0]
Warning (13012): Latch inputManager:iM1|decoder:matrixDecoder|numberKey[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROW[0]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "bcdEncoder:bE1|lpm_divide:Mod2|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_20_result_int[0]~0"
    Info (17048): Logic cell "bcdEncoder:bE1|lpm_divide:Mod2|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[0]~10"
    Info (17048): Logic cell "bcdEncoder:bE1|lpm_divide:Mod2|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[0]~10"
    Info (17048): Logic cell "bcdEncoder:bE1|lpm_divide:Mod2|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[0]~10"
    Info (17048): Logic cell "bcdEncoder:bE1|lpm_divide:Mod2|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_12_result_int[0]~10"
    Info (17048): Logic cell "bcdEncoder:bE1|lpm_divide:Mod2|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_13_result_int[0]~10"
    Info (17048): Logic cell "bcdEncoder:bE1|lpm_divide:Mod2|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_14_result_int[0]~10"
    Info (17048): Logic cell "bcdEncoder:bE1|lpm_divide:Mod2|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_15_result_int[0]~10"
    Info (17048): Logic cell "bcdEncoder:bE1|lpm_divide:Mod2|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_16_result_int[0]~10"
    Info (17048): Logic cell "bcdEncoder:bE1|lpm_divide:Mod2|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_17_result_int[0]~10"
    Info (17048): Logic cell "bcdEncoder:bE1|lpm_divide:Mod2|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_18_result_int[0]~10"
    Info (17048): Logic cell "bcdEncoder:bE1|lpm_divide:Mod2|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_19_result_int[0]~10"
    Info (17048): Logic cell "bcdEncoder:bE1|lpm_divide:Mod3|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_20_result_int[0]~0"
    Info (17048): Logic cell "bcdEncoder:bE1|lpm_divide:Mod3|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_12_result_int[0]~10"
    Info (17048): Logic cell "bcdEncoder:bE1|lpm_divide:Mod3|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_13_result_int[0]~10"
    Info (17048): Logic cell "bcdEncoder:bE1|lpm_divide:Mod3|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_14_result_int[0]~10"
    Info (17048): Logic cell "bcdEncoder:bE1|lpm_divide:Mod3|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_15_result_int[0]~10"
    Info (17048): Logic cell "bcdEncoder:bE1|lpm_divide:Mod3|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_16_result_int[0]~10"
    Info (17048): Logic cell "bcdEncoder:bE1|lpm_divide:Mod3|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_17_result_int[0]~10"
    Info (17048): Logic cell "bcdEncoder:bE1|lpm_divide:Mod3|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_18_result_int[0]~10"
    Info (17048): Logic cell "bcdEncoder:bE1|lpm_divide:Mod3|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_19_result_int[0]~10"
    Info (17048): Logic cell "bcdEncoder:bE1|lpm_divide:Mod4|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_20_result_int[0]~0"
    Info (17048): Logic cell "bcdEncoder:bE1|lpm_divide:Mod4|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_16_result_int[0]~10"
    Info (17048): Logic cell "bcdEncoder:bE1|lpm_divide:Mod4|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_17_result_int[0]~10"
    Info (17048): Logic cell "bcdEncoder:bE1|lpm_divide:Mod4|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_18_result_int[0]~10"
    Info (17048): Logic cell "bcdEncoder:bE1|lpm_divide:Mod4|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_19_result_int[0]~10"
    Info (17048): Logic cell "bcdEncoder:bE1|lpm_divide:Mod5|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_20_result_int[0]~0"
    Info (17048): Logic cell "bcdEncoder:bE1|lpm_divide:Mod5|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_19_result_int[0]~10"
Info (144001): Generated suppressed messages file D:/crap/miniProj-3.1/Mecheng371P2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
Info (21057): Implemented 2811 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 65 output pins
    Info (21061): Implemented 2717 logic cells
    Info (21062): Implemented 2 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 126 warnings
    Info: Peak virtual memory: 560 megabytes
    Info: Processing ended: Mon Oct 15 09:34:20 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/crap/miniProj-3.1/Mecheng371P2.map.smsg.


