// Seed: 3569548044
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  supply1 id_5 = 1'd0;
  wire id_6;
  always @(id_6) $display(id_6, id_2);
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    output wor   id_0,
    input  uwire id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1
  );
endmodule
