Loading plugins phase: Elapsed time ==> 0s.185ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\raymo\Desktop\Raymond\Monash\OneDrive - Monash University\Fifth Year\ECE4191\PSOC_ECE4191\DeliveryRobot.cydsn\DeliveryRobot.cyprj -d CY8C5888LTI-LP097 -s C:\Users\raymo\Desktop\Raymond\Monash\OneDrive - Monash University\Fifth Year\ECE4191\PSOC_ECE4191\DeliveryRobot.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.642ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.089ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  DeliveryRobot.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\raymo\Desktop\Raymond\Monash\OneDrive - Monash University\Fifth Year\ECE4191\PSOC_ECE4191\DeliveryRobot.cydsn\DeliveryRobot.cyprj -dcpsoc3 DeliveryRobot.v -verilog
======================================================================

======================================================================
Compiling:  DeliveryRobot.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\raymo\Desktop\Raymond\Monash\OneDrive - Monash University\Fifth Year\ECE4191\PSOC_ECE4191\DeliveryRobot.cydsn\DeliveryRobot.cyprj -dcpsoc3 DeliveryRobot.v -verilog
======================================================================

======================================================================
Compiling:  DeliveryRobot.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\raymo\Desktop\Raymond\Monash\OneDrive - Monash University\Fifth Year\ECE4191\PSOC_ECE4191\DeliveryRobot.cydsn\DeliveryRobot.cyprj -dcpsoc3 -verilog DeliveryRobot.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Aug 09 13:48:01 2023


======================================================================
Compiling:  DeliveryRobot.v
Program  :   vpp
Options  :    -yv2 -q10 DeliveryRobot.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Aug 09 13:48:01 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'DeliveryRobot.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  DeliveryRobot.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\raymo\Desktop\Raymond\Monash\OneDrive - Monash University\Fifth Year\ECE4191\PSOC_ECE4191\DeliveryRobot.cydsn\DeliveryRobot.cyprj -dcpsoc3 -verilog DeliveryRobot.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Aug 09 13:48:03 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\raymo\Desktop\Raymond\Monash\OneDrive - Monash University\Fifth Year\ECE4191\PSOC_ECE4191\DeliveryRobot.cydsn\codegentemp\DeliveryRobot.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\raymo\Desktop\Raymond\Monash\OneDrive - Monash University\Fifth Year\ECE4191\PSOC_ECE4191\DeliveryRobot.cydsn\codegentemp\DeliveryRobot.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  DeliveryRobot.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\raymo\Desktop\Raymond\Monash\OneDrive - Monash University\Fifth Year\ECE4191\PSOC_ECE4191\DeliveryRobot.cydsn\DeliveryRobot.cyprj -dcpsoc3 -verilog DeliveryRobot.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Aug 09 13:48:04 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\raymo\Desktop\Raymond\Monash\OneDrive - Monash University\Fifth Year\ECE4191\PSOC_ECE4191\DeliveryRobot.cydsn\codegentemp\DeliveryRobot.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\raymo\Desktop\Raymond\Monash\OneDrive - Monash University\Fifth Year\ECE4191\PSOC_ECE4191\DeliveryRobot.cydsn\codegentemp\DeliveryRobot.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:BUART:HalfDuplexSend\
	\UART:BUART:FinalAddrMode_2\
	\UART:BUART:FinalAddrMode_1\
	\UART:BUART:FinalAddrMode_0\
	\UART:BUART:reset_sr\
	Net_13
	Net_8
	\PWM_Trigger:PWMUDB:km_run\
	\PWM_Trigger:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Trigger:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Trigger:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Trigger:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Trigger:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Trigger:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Trigger:PWMUDB:capt_rising\
	\PWM_Trigger:PWMUDB:capt_falling\
	\PWM_Trigger:PWMUDB:trig_rise\
	\PWM_Trigger:PWMUDB:trig_fall\
	\PWM_Trigger:PWMUDB:sc_kill\
	\PWM_Trigger:PWMUDB:min_kill\
	\PWM_Trigger:PWMUDB:km_tc\
	\PWM_Trigger:PWMUDB:db_tc\
	\PWM_Trigger:PWMUDB:dith_sel\
	\PWM_Trigger:PWMUDB:compare2\
	Net_98
	Net_61
	\PWM_Trigger:PWMUDB:cmp2\
	\PWM_Trigger:PWMUDB:MODULE_1:b_31\
	\PWM_Trigger:PWMUDB:MODULE_1:b_30\
	\PWM_Trigger:PWMUDB:MODULE_1:b_29\
	\PWM_Trigger:PWMUDB:MODULE_1:b_28\
	\PWM_Trigger:PWMUDB:MODULE_1:b_27\
	\PWM_Trigger:PWMUDB:MODULE_1:b_26\
	\PWM_Trigger:PWMUDB:MODULE_1:b_25\
	\PWM_Trigger:PWMUDB:MODULE_1:b_24\
	\PWM_Trigger:PWMUDB:MODULE_1:b_23\
	\PWM_Trigger:PWMUDB:MODULE_1:b_22\
	\PWM_Trigger:PWMUDB:MODULE_1:b_21\
	\PWM_Trigger:PWMUDB:MODULE_1:b_20\
	\PWM_Trigger:PWMUDB:MODULE_1:b_19\
	\PWM_Trigger:PWMUDB:MODULE_1:b_18\
	\PWM_Trigger:PWMUDB:MODULE_1:b_17\
	\PWM_Trigger:PWMUDB:MODULE_1:b_16\
	\PWM_Trigger:PWMUDB:MODULE_1:b_15\
	\PWM_Trigger:PWMUDB:MODULE_1:b_14\
	\PWM_Trigger:PWMUDB:MODULE_1:b_13\
	\PWM_Trigger:PWMUDB:MODULE_1:b_12\
	\PWM_Trigger:PWMUDB:MODULE_1:b_11\
	\PWM_Trigger:PWMUDB:MODULE_1:b_10\
	\PWM_Trigger:PWMUDB:MODULE_1:b_9\
	\PWM_Trigger:PWMUDB:MODULE_1:b_8\
	\PWM_Trigger:PWMUDB:MODULE_1:b_7\
	\PWM_Trigger:PWMUDB:MODULE_1:b_6\
	\PWM_Trigger:PWMUDB:MODULE_1:b_5\
	\PWM_Trigger:PWMUDB:MODULE_1:b_4\
	\PWM_Trigger:PWMUDB:MODULE_1:b_3\
	\PWM_Trigger:PWMUDB:MODULE_1:b_2\
	\PWM_Trigger:PWMUDB:MODULE_1:b_1\
	\PWM_Trigger:PWMUDB:MODULE_1:b_0\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_55
	\PWM_Trigger:Net_113\
	\PWM_Trigger:Net_107\
	\PWM_Trigger:Net_114\
	\Timer_Echo:Net_260\
	Net_49
	\Timer_Echo:Net_53\
	\Timer_Echo:TimerUDB:ctrl_ten\
	\Timer_Echo:TimerUDB:ctrl_tmode_1\
	\Timer_Echo:TimerUDB:ctrl_tmode_0\
	Net_46
	\Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:albi_1\
	\Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:agbi_1\
	\Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lt_0\
	\Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gt_0\
	\Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lt_1\
	\Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gt_1\
	\Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lti_0\
	\Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gti_0\
	\Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:albi_0\
	\Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:agbi_0\
	\Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xneq\
	\Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xlt\
	\Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xlte\
	\Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xgt\
	\Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xgte\
	\Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:lt\
	\Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:gt\
	\Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:gte\
	\Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:lte\
	\Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:neq\
	\Timer_Echo:TimerUDB:sIntCapCount:MODULE_3:g2:a0:b_1\
	\Timer_Echo:TimerUDB:sIntCapCount:MODULE_3:g2:a0:b_0\
	\Timer_Echo:TimerUDB:zeros_3\
	\Timer_Echo:TimerUDB:zeros_2\
	\Timer_Echo:Net_102\
	\Timer_Echo:Net_266\
	\demux_1:tmp__demux_1_2_reg\
	\demux_1:tmp__demux_1_3_reg\
	Net_214
	Net_215
	\Control_Reg_US:control_bus_7\
	\Control_Reg_US:control_bus_6\
	\Control_Reg_US:control_bus_5\
	\Control_Reg_US:control_bus_4\
	\Control_Reg_US:control_bus_3\
	\Control_Reg_US:control_bus_2\
	\QuadDec_L:Net_1129\
	\QuadDec_L:Cnt16:Net_82\
	\QuadDec_L:Cnt16:Net_95\
	\QuadDec_L:Cnt16:Net_91\
	\QuadDec_L:Cnt16:Net_102\
	\QuadDec_L:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_L:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_L:Cnt16:CounterUDB:ctrl_cmod_0\
	\PWM_Motor_L:PWMUDB:km_run\
	\PWM_Motor_L:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Motor_L:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Motor_L:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Motor_L:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Motor_L:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Motor_L:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Motor_L:PWMUDB:capt_rising\
	\PWM_Motor_L:PWMUDB:capt_falling\
	\PWM_Motor_L:PWMUDB:trig_rise\
	\PWM_Motor_L:PWMUDB:trig_fall\
	\PWM_Motor_L:PWMUDB:sc_kill\
	\PWM_Motor_L:PWMUDB:min_kill\
	\PWM_Motor_L:PWMUDB:km_tc\
	\PWM_Motor_L:PWMUDB:db_tc\
	\PWM_Motor_L:PWMUDB:dith_sel\
	\PWM_Motor_L:Net_101\
	\PWM_Motor_L:Net_96\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_31\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_30\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_29\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_28\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_27\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_26\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_25\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_24\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_23\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_22\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_21\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_20\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_19\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_18\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_17\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_16\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_15\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_14\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_13\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_12\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_11\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_10\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_9\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_8\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_7\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_6\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_5\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_4\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_3\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_2\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_1\
	\PWM_Motor_L:PWMUDB:MODULE_4:b_0\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_31\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_30\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_29\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_28\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_27\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_26\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_25\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_24\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_31\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_30\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_29\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_28\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_27\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_26\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_25\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_24\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_23\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_22\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_21\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_20\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_19\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_18\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_17\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_16\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_15\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_14\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_13\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_12\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_11\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_10\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_9\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_8\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_7\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_6\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_5\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_4\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_3\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_2\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_1\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:b_0\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_31\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_30\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_29\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_28\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_27\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_26\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_25\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_24\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_23\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_22\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_21\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_20\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_19\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_18\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_17\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_16\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_15\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_14\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_13\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_12\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_11\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_10\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_9\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_8\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_7\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_6\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_5\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_4\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_3\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_2\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_411
	Net_407
	Net_415
	\PWM_Motor_L:Net_113\
	\PWM_Motor_L:Net_107\
	\PWM_Motor_L:Net_114\

    Synthesized names
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_31\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_30\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_29\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_28\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_27\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_26\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_25\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_24\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_23\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_22\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_21\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_20\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_19\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_18\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_17\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_16\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_15\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_14\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_13\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_12\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_11\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_10\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_9\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_8\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_7\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_6\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_5\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_4\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_3\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_2\

Deleted 324 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:FinalParityType_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalParityType_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_ctrl_mark\ to \UART:BUART:tx_hd_send_break\
Aliasing zero to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:hwCapture\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:trig_out\ to one
Aliasing \PWM_Trigger:PWMUDB:runmode_enable\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:trig_disable\\R\ to \PWM_Trigger:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Trigger:PWMUDB:trig_disable\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:ltch_kill_reg\\R\ to \PWM_Trigger:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Trigger:PWMUDB:ltch_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:min_kill_reg\\R\ to \PWM_Trigger:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Trigger:PWMUDB:min_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:final_kill\ to one
Aliasing \PWM_Trigger:PWMUDB:dith_count_1\\R\ to \PWM_Trigger:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Trigger:PWMUDB:dith_count_1\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:dith_count_0\\R\ to \PWM_Trigger:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Trigger:PWMUDB:dith_count_0\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:cs_addr_0\ to \PWM_Trigger:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Trigger:PWMUDB:pwm1_i\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:pwm2_i\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_23\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_22\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_21\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_20\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_19\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_18\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_17\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_16\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_15\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_14\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_13\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_12\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_11\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_10\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_9\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_8\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_7\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_US_Echo1_net_0 to one
Aliasing \Timer_Echo:TimerUDB:ctrl_cmode_1\ to one
Aliasing \Timer_Echo:TimerUDB:ctrl_cmode_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \Timer_Echo:TimerUDB:trigger_enable\ to one
Aliasing Net_93 to \UART:BUART:tx_hd_send_break\
Aliasing \Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \Timer_Echo:TimerUDB:sIntCapCount:MODIN4_1\ to \Timer_Echo:TimerUDB:sIntCapCount:MODIN2_1\
Aliasing \Timer_Echo:TimerUDB:sIntCapCount:MODIN4_0\ to \Timer_Echo:TimerUDB:sIntCapCount:MODIN2_0\
Aliasing \Timer_Echo:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Timer_Echo:TimerUDB:status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \Timer_Echo:TimerUDB:status_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \Timer_Echo:TimerUDB:status_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \Timer_Echo:TimerUDB:status_0\ to \Timer_Echo:TimerUDB:tc_i\
Aliasing tmpOE__Pin_US_Trigger1_net_0 to one
Aliasing tmpOE__Pin_UART_Tx_net_0 to one
Aliasing tmpOE__Pin_US_Trigger2_net_0 to one
Aliasing tmpOE__Pin_US_Echo2_net_0 to one
Aliasing \Control_Reg_US:clk\ to \UART:BUART:tx_hd_send_break\
Aliasing \Control_Reg_US:rst\ to \UART:BUART:tx_hd_send_break\
Aliasing \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \QuadDec_L:Cnt16:CounterUDB:capt_rising\ to \UART:BUART:tx_hd_send_break\
Aliasing \QuadDec_L:Cnt16:CounterUDB:underflow\ to \QuadDec_L:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_L:Cnt16:CounterUDB:tc_i\ to \QuadDec_L:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_L:bQuadDec:status_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \QuadDec_L:bQuadDec:status_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \QuadDec_L:bQuadDec:status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \QuadDec_L:Net_1229\ to one
Aliasing tmpOE__Pin_DecA_L_net_0 to one
Aliasing tmpOE__Pin_DecB_L_net_0 to one
Aliasing \PWM_Motor_L:PWMUDB:hwCapture\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:trig_out\ to one
Aliasing \PWM_Motor_L:PWMUDB:runmode_enable\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:runmode_enable\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:ltch_kill_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:ltch_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:min_kill_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:min_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:final_kill\ to one
Aliasing \PWM_Motor_L:PWMUDB:dith_count_1\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:dith_count_1\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:dith_count_0\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:dith_count_0\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:reset\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:status_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:cmp1_status_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:cmp1_status_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:cmp2_status_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:cmp2_status_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:final_kill_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:final_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:cs_addr_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:pwm_temp\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_23\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_22\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_21\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_20\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_19\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_18\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_17\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_16\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_15\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_14\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_13\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_12\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_11\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_10\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_9\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_8\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_7\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_PWM1_L_net_0 to one
Aliasing tmpOE__Pin_PWM2_L_net_0 to one
Aliasing \UART:BUART:reset_reg\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Trigger:PWMUDB:prevCapture\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:trig_last\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Trigger:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \QuadDec_L:Cnt16:CounterUDB:prevCapture\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \QuadDec_L:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_L:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \PWM_Motor_L:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Motor_L:PWMUDB:prevCapture\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:trig_last\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_Motor_L:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Motor_L:PWMUDB:tc_i_reg\\D\ to \PWM_Motor_L:PWMUDB:status_2\
Removing Lhs of wire \UART:Net_61\[2] = \UART:Net_9\[1]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[9] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[10] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[14] = \UART:BUART:tx_hd_send_break\[7]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[25] = \UART:BUART:tx_bitclk_dp\[62]
Removing Rhs of wire zero[26] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[72] = \UART:BUART:tx_counter_dp\[63]
Removing Lhs of wire \UART:BUART:tx_status_6\[73] = zero[26]
Removing Lhs of wire \UART:BUART:tx_status_5\[74] = zero[26]
Removing Lhs of wire \UART:BUART:tx_status_4\[75] = zero[26]
Removing Lhs of wire \UART:BUART:tx_status_1\[77] = \UART:BUART:tx_fifo_empty\[40]
Removing Lhs of wire \UART:BUART:tx_status_3\[79] = \UART:BUART:tx_fifo_notfull\[39]
Removing Lhs of wire \PWM_Trigger:PWMUDB:ctrl_enable\[100] = \PWM_Trigger:PWMUDB:control_7\[92]
Removing Lhs of wire \PWM_Trigger:PWMUDB:hwCapture\[110] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:hwEnable\[111] = \PWM_Trigger:PWMUDB:control_7\[92]
Removing Lhs of wire \PWM_Trigger:PWMUDB:trig_out\[115] = one[4]
Removing Lhs of wire \PWM_Trigger:PWMUDB:runmode_enable\\R\[119] = Net_81[120]
Removing Rhs of wire Net_81[120] = \PWM_Trigger:Net_101\[238]
Removing Rhs of wire Net_81[120] = \PWM_Trigger:PWMUDB:tc_i_reg\[237]
Removing Lhs of wire \PWM_Trigger:PWMUDB:runmode_enable\\S\[121] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:trig_disable\\R\[122] = Net_81[120]
Removing Lhs of wire \PWM_Trigger:PWMUDB:trig_disable\\S\[123] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:final_enable\[124] = \PWM_Trigger:PWMUDB:runmode_enable\[116]
Removing Lhs of wire \PWM_Trigger:PWMUDB:ltch_kill_reg\\R\[127] = Net_81[120]
Removing Lhs of wire \PWM_Trigger:PWMUDB:ltch_kill_reg\\S\[128] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:min_kill_reg\\R\[129] = Net_81[120]
Removing Lhs of wire \PWM_Trigger:PWMUDB:min_kill_reg\\S\[130] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:final_kill\[133] = one[4]
Removing Lhs of wire \PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_1\[137] = \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_1\[403]
Removing Lhs of wire \PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_1_0\[139] = \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_0\[404]
Removing Lhs of wire \PWM_Trigger:PWMUDB:dith_count_1\\R\[140] = Net_81[120]
Removing Lhs of wire \PWM_Trigger:PWMUDB:dith_count_1\\S\[141] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:dith_count_0\\R\[142] = Net_81[120]
Removing Lhs of wire \PWM_Trigger:PWMUDB:dith_count_0\\S\[143] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:cs_addr_2\[145] = \PWM_Trigger:PWMUDB:tc_i\[117]
Removing Lhs of wire \PWM_Trigger:PWMUDB:cs_addr_1\[146] = \PWM_Trigger:PWMUDB:runmode_enable\[116]
Removing Lhs of wire \PWM_Trigger:PWMUDB:cs_addr_0\[147] = Net_81[120]
Removing Lhs of wire \PWM_Trigger:PWMUDB:pwm1_i\[234] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:pwm2_i\[236] = zero[26]
Removing Rhs of wire \PWM_Trigger:Net_96\[239] = \PWM_Trigger:PWMUDB:pwm_i_reg\[231]
Removing Rhs of wire \PWM_Trigger:PWMUDB:pwm_temp\[242] = \PWM_Trigger:PWMUDB:cmp1\[243]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_23\[285] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_22\[286] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_21\[287] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_20\[288] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_19\[289] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_18\[290] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_17\[291] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_16\[292] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_15\[293] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_14\[294] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_13\[295] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_12\[296] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_11\[297] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_10\[298] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_9\[299] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_8\[300] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_7\[301] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_6\[302] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_5\[303] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_4\[304] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_3\[305] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_2\[306] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_1\[307] = \PWM_Trigger:PWMUDB:MODIN1_1\[308]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODIN1_1\[308] = \PWM_Trigger:PWMUDB:dith_count_1\[136]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:a_0\[309] = \PWM_Trigger:PWMUDB:MODIN1_0\[310]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODIN1_0\[310] = \PWM_Trigger:PWMUDB:dith_count_0\[138]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[442] = one[4]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[443] = one[4]
Removing Rhs of wire Net_216[444] = \PWM_Trigger:Net_96\[239]
Removing Lhs of wire tmpOE__Pin_US_Echo1_net_0[453] = one[4]
Removing Rhs of wire Net_191[459] = \Timer_Echo:Net_55\[460]
Removing Lhs of wire \Timer_Echo:TimerUDB:ctrl_enable\[476] = \Timer_Echo:TimerUDB:control_7\[468]
Removing Lhs of wire \Timer_Echo:TimerUDB:ctrl_cmode_1\[478] = one[4]
Removing Lhs of wire \Timer_Echo:TimerUDB:ctrl_cmode_0\[479] = zero[26]
Removing Lhs of wire \Timer_Echo:TimerUDB:ctrl_ic_1\[482] = \Timer_Echo:TimerUDB:control_1\[474]
Removing Lhs of wire \Timer_Echo:TimerUDB:ctrl_ic_0\[483] = \Timer_Echo:TimerUDB:control_0\[475]
Removing Rhs of wire Net_130[485] = \mux_1:tmp__mux_1_reg\[675]
Removing Rhs of wire \Timer_Echo:TimerUDB:timer_enable\[488] = \Timer_Echo:TimerUDB:runmode_enable\[562]
Removing Rhs of wire \Timer_Echo:TimerUDB:run_mode\[489] = \Timer_Echo:TimerUDB:hwEnable_reg\[490]
Removing Lhs of wire \Timer_Echo:TimerUDB:trigger_enable\[492] = one[4]
Removing Lhs of wire \Timer_Echo:TimerUDB:tc_i\[494] = \Timer_Echo:TimerUDB:status_tc\[491]
Removing Lhs of wire Net_93[500] = zero[26]
Removing Lhs of wire \Timer_Echo:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_2\[501] = \Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\[540]
Removing Lhs of wire \Timer_Echo:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_3_1\[502] = \Timer_Echo:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_1\[557]
Removing Lhs of wire \Timer_Echo:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_3_0\[504] = \Timer_Echo:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_0\[558]
Removing Lhs of wire \Timer_Echo:TimerUDB:capt_fifo_load_int\[506] = \Timer_Echo:TimerUDB:capt_int_temp\[505]
Removing Lhs of wire \Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newa_1\[507] = \Timer_Echo:TimerUDB:sIntCapCount:MODIN2_1\[508]
Removing Lhs of wire \Timer_Echo:TimerUDB:sIntCapCount:MODIN2_1\[508] = \Timer_Echo:TimerUDB:int_capt_count_1\[499]
Removing Lhs of wire \Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newa_0\[509] = \Timer_Echo:TimerUDB:sIntCapCount:MODIN2_0\[510]
Removing Lhs of wire \Timer_Echo:TimerUDB:sIntCapCount:MODIN2_0\[510] = \Timer_Echo:TimerUDB:int_capt_count_0\[503]
Removing Lhs of wire \Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newb_1\[511] = \Timer_Echo:TimerUDB:sIntCapCount:MODIN3_1\[512]
Removing Lhs of wire \Timer_Echo:TimerUDB:sIntCapCount:MODIN3_1\[512] = \Timer_Echo:TimerUDB:control_1\[474]
Removing Lhs of wire \Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newb_0\[513] = \Timer_Echo:TimerUDB:sIntCapCount:MODIN3_0\[514]
Removing Lhs of wire \Timer_Echo:TimerUDB:sIntCapCount:MODIN3_0\[514] = \Timer_Echo:TimerUDB:control_0\[475]
Removing Lhs of wire \Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:dataa_1\[515] = \Timer_Echo:TimerUDB:int_capt_count_1\[499]
Removing Lhs of wire \Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:dataa_0\[516] = \Timer_Echo:TimerUDB:int_capt_count_0\[503]
Removing Lhs of wire \Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:datab_1\[517] = \Timer_Echo:TimerUDB:control_1\[474]
Removing Lhs of wire \Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:datab_0\[518] = \Timer_Echo:TimerUDB:control_0\[475]
Removing Lhs of wire \Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:a_1\[519] = \Timer_Echo:TimerUDB:int_capt_count_1\[499]
Removing Lhs of wire \Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:a_0\[520] = \Timer_Echo:TimerUDB:int_capt_count_0\[503]
Removing Lhs of wire \Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:b_1\[521] = \Timer_Echo:TimerUDB:control_1\[474]
Removing Lhs of wire \Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:b_0\[522] = \Timer_Echo:TimerUDB:control_0\[475]
Removing Lhs of wire \Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_0\[525] = one[4]
Removing Lhs of wire \Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_0\[526] = \Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\[524]
Removing Lhs of wire \Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eqi_0\[528] = \Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\[527]
Removing Rhs of wire \Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\[540] = \Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_1\[529]
Removing Lhs of wire \Timer_Echo:TimerUDB:sIntCapCount:MODULE_3:g2:a0:a_1\[551] = \Timer_Echo:TimerUDB:int_capt_count_1\[499]
Removing Lhs of wire \Timer_Echo:TimerUDB:sIntCapCount:MODIN4_1\[552] = \Timer_Echo:TimerUDB:int_capt_count_1\[499]
Removing Lhs of wire \Timer_Echo:TimerUDB:sIntCapCount:MODULE_3:g2:a0:a_0\[553] = \Timer_Echo:TimerUDB:int_capt_count_0\[503]
Removing Lhs of wire \Timer_Echo:TimerUDB:sIntCapCount:MODIN4_0\[554] = \Timer_Echo:TimerUDB:int_capt_count_0\[503]
Removing Lhs of wire \Timer_Echo:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[560] = one[4]
Removing Lhs of wire \Timer_Echo:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[561] = one[4]
Removing Lhs of wire \Timer_Echo:TimerUDB:status_6\[565] = zero[26]
Removing Lhs of wire \Timer_Echo:TimerUDB:status_5\[566] = zero[26]
Removing Lhs of wire \Timer_Echo:TimerUDB:status_4\[567] = zero[26]
Removing Lhs of wire \Timer_Echo:TimerUDB:status_0\[568] = \Timer_Echo:TimerUDB:status_tc\[491]
Removing Lhs of wire \Timer_Echo:TimerUDB:status_1\[569] = \Timer_Echo:TimerUDB:capt_int_temp\[505]
Removing Rhs of wire \Timer_Echo:TimerUDB:status_2\[570] = \Timer_Echo:TimerUDB:fifo_full\[571]
Removing Rhs of wire \Timer_Echo:TimerUDB:status_3\[572] = \Timer_Echo:TimerUDB:fifo_nempty\[573]
Removing Lhs of wire \Timer_Echo:TimerUDB:cs_addr_2\[575] = zero[26]
Removing Lhs of wire \Timer_Echo:TimerUDB:cs_addr_1\[576] = \Timer_Echo:TimerUDB:trig_reg\[564]
Removing Lhs of wire \Timer_Echo:TimerUDB:cs_addr_0\[577] = \Timer_Echo:TimerUDB:per_zero\[493]
Removing Lhs of wire tmpOE__Pin_US_Trigger1_net_0[662] = one[4]
Removing Rhs of wire Net_218[663] = \demux_1:tmp__demux_1_0_reg\[679]
Removing Lhs of wire tmpOE__Pin_UART_Tx_net_0[670] = one[4]
Removing Rhs of wire Net_211_1[676] = \Control_Reg_US:control_out_1\[711]
Removing Rhs of wire Net_211_1[676] = \Control_Reg_US:control_1\[720]
Removing Rhs of wire Net_211_0[677] = \Control_Reg_US:control_out_0\[712]
Removing Rhs of wire Net_211_0[677] = \Control_Reg_US:control_0\[721]
Removing Rhs of wire Net_219[683] = \demux_1:tmp__demux_1_1_reg\[680]
Removing Lhs of wire tmpOE__Pin_US_Trigger2_net_0[687] = one[4]
Removing Lhs of wire tmpOE__Pin_US_Echo2_net_0[693] = one[4]
Removing Lhs of wire \Control_Reg_US:clk\[697] = zero[26]
Removing Lhs of wire \Control_Reg_US:rst\[698] = zero[26]
Removing Rhs of wire \QuadDec_L:Net_1275\[726] = \QuadDec_L:Cnt16:Net_49\[727]
Removing Rhs of wire \QuadDec_L:Net_1275\[726] = \QuadDec_L:Cnt16:CounterUDB:tc_reg_i\[784]
Removing Lhs of wire \QuadDec_L:Cnt16:Net_89\[729] = \QuadDec_L:Net_1251\[730]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\[740] = zero[26]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_0\[741] = zero[26]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:ctrl_enable\[753] = \QuadDec_L:Cnt16:CounterUDB:control_7\[745]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:capt_rising\[755] = zero[26]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:capt_falling\[756] = \QuadDec_L:Cnt16:CounterUDB:prevCapture\[754]
Removing Rhs of wire \QuadDec_L:Net_1260\[760] = \QuadDec_L:bQuadDec:state_2\[884]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:final_enable\[762] = \QuadDec_L:Cnt16:CounterUDB:control_7\[745]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:counter_enable\[763] = \QuadDec_L:Cnt16:CounterUDB:control_7\[745]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_0\[764] = \QuadDec_L:Cnt16:CounterUDB:cmp_out_status\[765]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_1\[766] = \QuadDec_L:Cnt16:CounterUDB:per_zero\[767]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_2\[768] = \QuadDec_L:Cnt16:CounterUDB:overflow_status\[769]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_3\[770] = \QuadDec_L:Cnt16:CounterUDB:underflow_status\[771]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:status_4\[772] = \QuadDec_L:Cnt16:CounterUDB:hwCapture\[758]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_5\[773] = \QuadDec_L:Cnt16:CounterUDB:fifo_full\[774]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_6\[775] = \QuadDec_L:Cnt16:CounterUDB:fifo_nempty\[776]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:overflow\[778] = \QuadDec_L:Cnt16:CounterUDB:per_FF\[779]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:underflow\[780] = \QuadDec_L:Cnt16:CounterUDB:status_1\[766]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:tc_i\[783] = \QuadDec_L:Cnt16:CounterUDB:reload_tc\[761]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\[785] = \QuadDec_L:Cnt16:CounterUDB:cmp_equal\[786]
Removing Rhs of wire \QuadDec_L:Net_1264\[789] = \QuadDec_L:Cnt16:CounterUDB:cmp_out_reg_i\[788]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:dp_dir\[793] = \QuadDec_L:Net_1251\[730]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:cs_addr_2\[794] = \QuadDec_L:Net_1251\[730]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:cs_addr_1\[795] = \QuadDec_L:Cnt16:CounterUDB:count_enable\[792]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:cs_addr_0\[796] = \QuadDec_L:Cnt16:CounterUDB:reload\[759]
Removing Lhs of wire \QuadDec_L:Net_1290\[873] = \QuadDec_L:Net_1275\[726]
Removing Lhs of wire \QuadDec_L:bQuadDec:index_filt\[882] = \QuadDec_L:Net_1232\[883]
Removing Lhs of wire \QuadDec_L:Net_1232\[883] = one[4]
Removing Rhs of wire \QuadDec_L:bQuadDec:error\[885] = \QuadDec_L:bQuadDec:state_3\[886]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_0\[889] = \QuadDec_L:Net_530\[890]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_1\[891] = \QuadDec_L:Net_611\[892]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_2\[893] = \QuadDec_L:Net_1260\[760]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_3\[894] = \QuadDec_L:bQuadDec:error\[885]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_4\[895] = zero[26]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_5\[896] = zero[26]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_6\[897] = zero[26]
Removing Lhs of wire \QuadDec_L:Net_1229\[901] = one[4]
Removing Lhs of wire \QuadDec_L:Net_1272\[902] = \QuadDec_L:Net_1264\[789]
Removing Lhs of wire tmpOE__Pin_DecA_L_net_0[905] = one[4]
Removing Lhs of wire tmpOE__Pin_DecB_L_net_0[910] = one[4]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:ctrl_enable\[929] = \PWM_Motor_L:PWMUDB:control_7\[921]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:hwCapture\[939] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:hwEnable\[940] = \PWM_Motor_L:PWMUDB:control_7\[921]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:trig_out\[944] = one[4]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:runmode_enable\\R\[946] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:runmode_enable\\S\[947] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:final_enable\[948] = \PWM_Motor_L:PWMUDB:runmode_enable\[945]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:ltch_kill_reg\\R\[952] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:ltch_kill_reg\\S\[953] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:min_kill_reg\\R\[954] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:min_kill_reg\\S\[955] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:final_kill\[958] = one[4]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_1\[962] = \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_1\[1251]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_4_0\[964] = \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_0\[1252]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:dith_count_1\\R\[965] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:dith_count_1\\S\[966] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:dith_count_0\\R\[967] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:dith_count_0\\S\[968] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:reset\[971] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:status_6\[972] = zero[26]
Removing Rhs of wire \PWM_Motor_L:PWMUDB:status_5\[973] = \PWM_Motor_L:PWMUDB:final_kill_reg\[988]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:status_4\[974] = zero[26]
Removing Rhs of wire \PWM_Motor_L:PWMUDB:status_3\[975] = \PWM_Motor_L:PWMUDB:fifo_full\[995]
Removing Rhs of wire \PWM_Motor_L:PWMUDB:status_1\[977] = \PWM_Motor_L:PWMUDB:cmp2_status_reg\[987]
Removing Rhs of wire \PWM_Motor_L:PWMUDB:status_0\[978] = \PWM_Motor_L:PWMUDB:cmp1_status_reg\[986]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:cmp1_status_reg\\R\[989] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:cmp1_status_reg\\S\[990] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:cmp2_status_reg\\R\[991] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:cmp2_status_reg\\S\[992] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:final_kill_reg\\R\[993] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:final_kill_reg\\S\[994] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:cs_addr_2\[996] = \PWM_Motor_L:PWMUDB:tc_i\[950]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:cs_addr_1\[997] = \PWM_Motor_L:PWMUDB:runmode_enable\[945]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:cs_addr_0\[998] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:compare1\[1079] = \PWM_Motor_L:PWMUDB:cmp1_less\[1050]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:compare2\[1080] = \PWM_Motor_L:PWMUDB:cmp2_less\[1053]
Removing Rhs of wire Net_419[1090] = \PWM_Motor_L:PWMUDB:pwm1_i_reg\[1083]
Removing Rhs of wire Net_418[1091] = \PWM_Motor_L:PWMUDB:pwm2_i_reg\[1085]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:pwm_temp\[1092] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_23\[1133] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_22\[1134] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_21\[1135] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_20\[1136] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_19\[1137] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_18\[1138] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_17\[1139] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_16\[1140] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_15\[1141] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_14\[1142] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_13\[1143] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_12\[1144] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_11\[1145] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_10\[1146] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_9\[1147] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_8\[1148] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_7\[1149] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_6\[1150] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_5\[1151] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_4\[1152] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_3\[1153] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_2\[1154] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_1\[1155] = \PWM_Motor_L:PWMUDB:MODIN5_1\[1156]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODIN5_1\[1156] = \PWM_Motor_L:PWMUDB:dith_count_1\[961]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:a_0\[1157] = \PWM_Motor_L:PWMUDB:MODIN5_0\[1158]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODIN5_0\[1158] = \PWM_Motor_L:PWMUDB:dith_count_0\[963]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1290] = one[4]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1291] = one[4]
Removing Lhs of wire tmpOE__Pin_PWM1_L_net_0[1300] = one[4]
Removing Lhs of wire tmpOE__Pin_PWM2_L_net_0[1306] = one[4]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1314] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:min_kill_reg\\D\[1324] = one[4]
Removing Lhs of wire \PWM_Trigger:PWMUDB:prevCapture\\D\[1325] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:trig_last\\D\[1326] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:ltch_kill_reg\\D\[1330] = one[4]
Removing Lhs of wire \PWM_Trigger:PWMUDB:pwm_i_reg\\D\[1333] = \PWM_Trigger:PWMUDB:pwm_i\[232]
Removing Lhs of wire \PWM_Trigger:PWMUDB:pwm1_i_reg\\D\[1334] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:pwm2_i_reg\\D\[1335] = zero[26]
Removing Lhs of wire \Timer_Echo:TimerUDB:capture_last\\D\[1337] = Net_130[485]
Removing Lhs of wire \Timer_Echo:TimerUDB:hwEnable_reg\\D\[1338] = \Timer_Echo:TimerUDB:hwEnable\[496]
Removing Lhs of wire \Timer_Echo:TimerUDB:tc_reg_i\\D\[1339] = \Timer_Echo:TimerUDB:status_tc\[491]
Removing Lhs of wire \Timer_Echo:TimerUDB:capture_out_reg_i\\D\[1340] = \Timer_Echo:TimerUDB:capt_fifo_load\[487]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:prevCapture\\D\[1347] = zero[26]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\\D\[1348] = \QuadDec_L:Cnt16:CounterUDB:overflow\[778]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\\D\[1349] = \QuadDec_L:Cnt16:CounterUDB:status_1\[766]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:tc_reg_i\\D\[1350] = \QuadDec_L:Cnt16:CounterUDB:reload_tc\[761]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:prevCompare\\D\[1351] = \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\[785]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1352] = \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\[785]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:count_stored_i\\D\[1353] = \QuadDec_L:Net_1203\[791]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:min_kill_reg\\D\[1359] = one[4]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:prevCapture\\D\[1360] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:trig_last\\D\[1361] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:ltch_kill_reg\\D\[1364] = one[4]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:prevCompare1\\D\[1367] = \PWM_Motor_L:PWMUDB:cmp1\[981]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:prevCompare2\\D\[1368] = \PWM_Motor_L:PWMUDB:cmp2\[984]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:cmp1_status_reg\\D\[1369] = \PWM_Motor_L:PWMUDB:cmp1_status\[982]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:cmp2_status_reg\\D\[1370] = \PWM_Motor_L:PWMUDB:cmp2_status\[985]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:pwm_i_reg\\D\[1372] = \PWM_Motor_L:PWMUDB:pwm_i\[1082]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:pwm1_i_reg\\D\[1373] = \PWM_Motor_L:PWMUDB:pwm1_i\[1084]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:pwm2_i_reg\\D\[1374] = \PWM_Motor_L:PWMUDB:pwm2_i\[1086]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:tc_i_reg\\D\[1375] = \PWM_Motor_L:PWMUDB:status_2\[976]

------------------------------------------------------
Aliased 0 equations, 277 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:compare1\' (cost = 1):
\PWM_Trigger:PWMUDB:compare1\ <= ((not \PWM_Trigger:PWMUDB:cmp1_eq\ and not \PWM_Trigger:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:pwm_temp\' (cost = 1):
\PWM_Trigger:PWMUDB:pwm_temp\ <= ((not \PWM_Trigger:PWMUDB:cmp1_eq\ and not \PWM_Trigger:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Trigger:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_Trigger:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Trigger:PWMUDB:dith_count_1\ and \PWM_Trigger:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_130' (cost = 6):
Net_130 <= ((not Net_211_1 and Net_211_0 and Net_207)
	OR (not Net_211_1 and not Net_211_0 and Net_206));

Note:  Expanding virtual equation for '\Timer_Echo:TimerUDB:hwEnable\' (cost = 4):
\Timer_Echo:TimerUDB:hwEnable\ <= ((not Net_211_1 and \Timer_Echo:TimerUDB:control_7\ and Net_211_0 and Net_207)
	OR (not Net_211_1 and not Net_211_0 and Net_206 and \Timer_Echo:TimerUDB:control_7\));

Note:  Expanding virtual equation for '\Timer_Echo:TimerUDB:status_tc\' (cost = 5):
\Timer_Echo:TimerUDB:status_tc\ <= ((\Timer_Echo:TimerUDB:run_mode\ and \Timer_Echo:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= ((not \Timer_Echo:TimerUDB:control_1\ and not \Timer_Echo:TimerUDB:int_capt_count_1\)
	OR (\Timer_Echo:TimerUDB:control_1\ and \Timer_Echo:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \Timer_Echo:TimerUDB:control_0\ and not \Timer_Echo:TimerUDB:int_capt_count_0\)
	OR (\Timer_Echo:TimerUDB:control_0\ and \Timer_Echo:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\ <= ((not \Timer_Echo:TimerUDB:control_1\ and not \Timer_Echo:TimerUDB:control_0\ and not \Timer_Echo:TimerUDB:int_capt_count_1\ and not \Timer_Echo:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Echo:TimerUDB:control_1\ and not \Timer_Echo:TimerUDB:int_capt_count_1\ and \Timer_Echo:TimerUDB:control_0\ and \Timer_Echo:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Echo:TimerUDB:control_0\ and not \Timer_Echo:TimerUDB:int_capt_count_0\ and \Timer_Echo:TimerUDB:control_1\ and \Timer_Echo:TimerUDB:int_capt_count_1\)
	OR (\Timer_Echo:TimerUDB:control_1\ and \Timer_Echo:TimerUDB:control_0\ and \Timer_Echo:TimerUDB:int_capt_count_1\ and \Timer_Echo:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\' (cost = 60):
\Timer_Echo:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\ <= ((not \Timer_Echo:TimerUDB:control_1\ and not \Timer_Echo:TimerUDB:control_0\ and not \Timer_Echo:TimerUDB:int_capt_count_1\ and not \Timer_Echo:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Echo:TimerUDB:control_1\ and not \Timer_Echo:TimerUDB:int_capt_count_1\ and \Timer_Echo:TimerUDB:control_0\ and \Timer_Echo:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Echo:TimerUDB:control_0\ and not \Timer_Echo:TimerUDB:int_capt_count_0\ and \Timer_Echo:TimerUDB:control_1\ and \Timer_Echo:TimerUDB:int_capt_count_1\)
	OR (\Timer_Echo:TimerUDB:control_1\ and \Timer_Echo:TimerUDB:control_0\ and \Timer_Echo:TimerUDB:int_capt_count_1\ and \Timer_Echo:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_Echo:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_Echo:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Timer_Echo:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Timer_Echo:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_0\' (cost = 0):
\Timer_Echo:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_0\ <= (not \Timer_Echo:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\QuadDec_L:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_L:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_L:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_L:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_L:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_L:Cnt16:CounterUDB:status_1\
	OR \QuadDec_L:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_L:Net_1151\' (cost = 0):
\QuadDec_L:Net_1151\ <= (not \QuadDec_L:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_L:Net_1287\' (cost = 0):
\QuadDec_L:Net_1287\ <= (not \QuadDec_L:Net_1264\);

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:cmp1\' (cost = 0):
\PWM_Motor_L:PWMUDB:cmp1\ <= (\PWM_Motor_L:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:cmp2\' (cost = 0):
\PWM_Motor_L:PWMUDB:cmp2\ <= (\PWM_Motor_L:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Motor_L:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \PWM_Motor_L:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Motor_L:PWMUDB:dith_count_1\ and \PWM_Motor_L:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_Trigger:PWMUDB:dith_count_0\ and \PWM_Trigger:PWMUDB:dith_count_1\)
	OR (not \PWM_Trigger:PWMUDB:dith_count_1\ and \PWM_Trigger:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_Echo:TimerUDB:fifo_load_polarized\' (cost = 3):
\Timer_Echo:TimerUDB:fifo_load_polarized\ <= ((not Net_207 and \Timer_Echo:TimerUDB:capture_last\ and Net_211_0)
	OR (\Timer_Echo:TimerUDB:capture_last\ and Net_211_1)
	OR (not Net_206 and not Net_211_0 and \Timer_Echo:TimerUDB:capture_last\));

Note:  Virtual signal \Timer_Echo:TimerUDB:capt_fifo_load\ with ( cost: 228 or cost_inv: 4)  > 90 or with size: 3 > 102 has been made a (soft) node.
\Timer_Echo:TimerUDB:capt_fifo_load\ <= ((not Net_207 and \Timer_Echo:TimerUDB:capture_last\ and \Timer_Echo:TimerUDB:timer_enable\ and Net_211_0)
	OR (\Timer_Echo:TimerUDB:capture_last\ and \Timer_Echo:TimerUDB:timer_enable\ and Net_211_1)
	OR (not Net_206 and not Net_211_0 and \Timer_Echo:TimerUDB:capture_last\ and \Timer_Echo:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\Timer_Echo:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_1\' (cost = 8):
\Timer_Echo:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_1\ <= ((not \Timer_Echo:TimerUDB:int_capt_count_0\ and \Timer_Echo:TimerUDB:int_capt_count_1\)
	OR (not \Timer_Echo:TimerUDB:int_capt_count_1\ and \Timer_Echo:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\QuadDec_L:Net_1248\' (cost = 2):
\QuadDec_L:Net_1248\ <= ((not \QuadDec_L:Net_1264\ and \QuadDec_L:Net_1275\));

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \PWM_Motor_L:PWMUDB:dith_count_0\ and \PWM_Motor_L:PWMUDB:dith_count_1\)
	OR (not \PWM_Motor_L:PWMUDB:dith_count_1\ and \PWM_Motor_L:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 68 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_Trigger:PWMUDB:final_capture\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \QuadDec_L:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \PWM_Motor_L:PWMUDB:final_capture\ to zero
Aliasing \PWM_Motor_L:PWMUDB:pwm_i\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Motor_L:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_Trigger:PWMUDB:final_capture\[149] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[413] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[423] = zero[26]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[433] = zero[26]
Removing Lhs of wire \Timer_Echo:TimerUDB:trig_reg\[564] = \Timer_Echo:TimerUDB:timer_enable\[488]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:hwCapture\[758] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:final_capture\[1000] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:pwm_i\[1082] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1261] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1271] = zero[26]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1281] = zero[26]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1321] = \UART:BUART:tx_ctrl_mark_last\[83]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:runmode_enable\\D\[1362] = \PWM_Motor_L:PWMUDB:control_7\[921]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:final_kill_reg\\D\[1371] = zero[26]

------------------------------------------------------
Aliased 0 equations, 14 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\raymo\Desktop\Raymond\Monash\OneDrive - Monash University\Fifth Year\ECE4191\PSOC_ECE4191\DeliveryRobot.cydsn\DeliveryRobot.cyprj" -dcpsoc3 DeliveryRobot.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.070ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Wednesday, 09 August 2023 13:48:05
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\raymo\Desktop\Raymond\Monash\OneDrive - Monash University\Fifth Year\ECE4191\PSOC_ECE4191\DeliveryRobot.cydsn\DeliveryRobot.cyprj -d CY8C5888LTI-LP097 DeliveryRobot.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Trigger:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Motor_L:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Trigger:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Trigger:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Trigger:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Trigger:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_L:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor_L:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor_L:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor_L:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor_L:PWMUDB:pwm_i_reg\ from registered to combinatorial
Assigning clock Clock_Dec to clock BUS_CLK because it is a pass-through
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_Trigger'. Fanout=1, Signal=Net_52
    Digital Clock 1: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'CLOCK_echo'. Fanout=2, Signal=Net_42
    Digital Clock 3: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_424
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Trigger:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_Trigger was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Trigger, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Echo:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_echo was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_echo, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: CLOCK_echo was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_echo, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_L:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_L:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_L:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Motor_L:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_L:Net_1264\, Duplicate of \QuadDec_L:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_L:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_L:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_US_Echo1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_US_Echo1(0)__PA ,
            fb => Net_206 ,
            pad => Pin_US_Echo1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_US_Trigger1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_US_Trigger1(0)__PA ,
            pin_input => Net_218 ,
            pad => Pin_US_Trigger1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_UART_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_UART_Tx(0)__PA ,
            pin_input => Net_84 ,
            pad => Pin_UART_Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_US_Trigger2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_US_Trigger2(0)__PA ,
            pin_input => Net_219 ,
            pad => Pin_US_Trigger2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_US_Echo2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_US_Echo2(0)__PA ,
            fb => Net_207 ,
            pad => Pin_US_Echo2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_DecA_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_DecA_L(0)__PA ,
            fb => Net_237 ,
            pad => Pin_DecA_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_DecB_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_DecB_L(0)__PA ,
            fb => Net_238 ,
            pad => Pin_DecB_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PWM1_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PWM1_L(0)__PA ,
            pin_input => Net_419 ,
            pad => Pin_PWM1_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PWM2_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PWM2_L(0)__PA ,
            pin_input => Net_418 ,
            pad => Pin_PWM2_L(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QuadDec_L:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:Net_1203\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1203_split\ (fanout=1)

    MacroCell: Name=Net_84, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_84 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\Timer_Echo:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_206 * \Timer_Echo:TimerUDB:capture_last\ * 
              \Timer_Echo:TimerUDB:timer_enable\ * !Net_211_0
            + \Timer_Echo:TimerUDB:capture_last\ * 
              \Timer_Echo:TimerUDB:timer_enable\ * Net_211_1
            + \Timer_Echo:TimerUDB:capture_last\ * 
              \Timer_Echo:TimerUDB:timer_enable\ * Net_211_0 * !Net_207
        );
        Output = \Timer_Echo:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Timer_Echo:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Echo:TimerUDB:run_mode\ * \Timer_Echo:TimerUDB:per_zero\
        );
        Output = \Timer_Echo:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_218, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_216 * !Net_211_1 * !Net_211_0
        );
        Output = Net_218 (fanout=1)

    MacroCell: Name=Net_219, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_216 * !Net_211_1 * Net_211_0
        );
        Output = Net_219 (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_L:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_L:Net_1203\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_L:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1275\ * \QuadDec_L:Net_1251\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1275\ * !\QuadDec_L:Net_1251\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Net_611\ (fanout=1)

    MacroCell: Name=\PWM_Motor_L:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor_L:PWMUDB:runmode_enable\ * \PWM_Motor_L:PWMUDB:tc_i\
        );
        Output = \PWM_Motor_L:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_237
        );
        Output = \QuadDec_L:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_238
        );
        Output = \QuadDec_L:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\PWM_Trigger:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_52) => Global
            Reset  = (Net_81)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_Trigger:PWMUDB:control_7\ * 
              !\PWM_Trigger:PWMUDB:runmode_enable\ * 
              !\PWM_Trigger:PWMUDB:trig_disable\
            + \PWM_Trigger:PWMUDB:control_7\ * 
              \PWM_Trigger:PWMUDB:runmode_enable\ * 
              !\PWM_Trigger:PWMUDB:tc_i\
        );
        Output = \PWM_Trigger:PWMUDB:runmode_enable\ (fanout=6)

    MacroCell: Name=\PWM_Trigger:PWMUDB:trig_disable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Reset  = (Net_81)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Trigger:PWMUDB:control_7\ * 
              \PWM_Trigger:PWMUDB:runmode_enable\ * \PWM_Trigger:PWMUDB:tc_i\ * 
              !\PWM_Trigger:PWMUDB:trig_disable\
        );
        Output = \PWM_Trigger:PWMUDB:trig_disable\ (fanout=2)

    MacroCell: Name=Net_216, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Trigger:PWMUDB:runmode_enable\ * 
              !\PWM_Trigger:PWMUDB:cmp1_eq\ * !\PWM_Trigger:PWMUDB:cmp1_less\
        );
        Output = Net_216 (fanout=2)

    MacroCell: Name=Net_81, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Trigger:PWMUDB:runmode_enable\ * \PWM_Trigger:PWMUDB:tc_i\
        );
        Output = Net_81 (fanout=4)

    MacroCell: Name=\Timer_Echo:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_206 * !Net_211_1 * !Net_211_0
            + !Net_211_1 * Net_211_0 * Net_207
        );
        Output = \Timer_Echo:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=\Timer_Echo:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_206 * \Timer_Echo:TimerUDB:control_7\ * !Net_211_1 * 
              !Net_211_0
            + \Timer_Echo:TimerUDB:control_7\ * !Net_211_1 * Net_211_0 * 
              Net_207
        );
        Output = \Timer_Echo:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\Timer_Echo:TimerUDB:int_capt_count_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_Echo:TimerUDB:control_1\ * 
              !\Timer_Echo:TimerUDB:control_0\ * 
              \Timer_Echo:TimerUDB:capt_fifo_load\ * 
              \Timer_Echo:TimerUDB:int_capt_count_1\
            + \Timer_Echo:TimerUDB:control_1\ * 
              \Timer_Echo:TimerUDB:capt_fifo_load\ * 
              \Timer_Echo:TimerUDB:int_capt_count_0\
            + !\Timer_Echo:TimerUDB:control_0\ * 
              \Timer_Echo:TimerUDB:capt_fifo_load\ * 
              \Timer_Echo:TimerUDB:int_capt_count_0\
            + \Timer_Echo:TimerUDB:capt_fifo_load\ * 
              \Timer_Echo:TimerUDB:int_capt_count_1\ * 
              \Timer_Echo:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_Echo:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\Timer_Echo:TimerUDB:int_capt_count_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer_Echo:TimerUDB:control_1\ * 
              !\Timer_Echo:TimerUDB:control_0\ * 
              !\Timer_Echo:TimerUDB:int_capt_count_1\ * 
              !\Timer_Echo:TimerUDB:int_capt_count_0\
            + \Timer_Echo:TimerUDB:control_1\ * 
              !\Timer_Echo:TimerUDB:control_0\ * 
              \Timer_Echo:TimerUDB:int_capt_count_1\ * 
              !\Timer_Echo:TimerUDB:int_capt_count_0\
            + !\Timer_Echo:TimerUDB:capt_fifo_load\
        );
        Output = \Timer_Echo:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\Timer_Echo:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer_Echo:TimerUDB:control_1\ * 
              !\Timer_Echo:TimerUDB:control_0\ * 
              \Timer_Echo:TimerUDB:capt_fifo_load\ * 
              !\Timer_Echo:TimerUDB:int_capt_count_1\ * 
              !\Timer_Echo:TimerUDB:int_capt_count_0\
            + !\Timer_Echo:TimerUDB:control_1\ * 
              \Timer_Echo:TimerUDB:control_0\ * 
              \Timer_Echo:TimerUDB:capt_fifo_load\ * 
              !\Timer_Echo:TimerUDB:int_capt_count_1\ * 
              \Timer_Echo:TimerUDB:int_capt_count_0\
            + \Timer_Echo:TimerUDB:control_1\ * 
              !\Timer_Echo:TimerUDB:control_0\ * 
              \Timer_Echo:TimerUDB:capt_fifo_load\ * 
              \Timer_Echo:TimerUDB:int_capt_count_1\ * 
              !\Timer_Echo:TimerUDB:int_capt_count_0\
            + \Timer_Echo:TimerUDB:control_1\ * 
              \Timer_Echo:TimerUDB:control_0\ * 
              \Timer_Echo:TimerUDB:capt_fifo_load\ * 
              \Timer_Echo:TimerUDB:int_capt_count_1\ * 
              \Timer_Echo:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_Echo:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Timer_Echo:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              Net_206 * !Net_191 * \Timer_Echo:TimerUDB:control_7\ * 
              !\Timer_Echo:TimerUDB:run_mode\ * 
              !\Timer_Echo:TimerUDB:trig_disable\ * !Net_211_1 * !Net_211_0
            + Net_206 * !Net_191 * \Timer_Echo:TimerUDB:control_7\ * 
              !\Timer_Echo:TimerUDB:per_zero\ * 
              !\Timer_Echo:TimerUDB:trig_disable\ * !Net_211_1 * !Net_211_0
            + Net_206 * \Timer_Echo:TimerUDB:control_7\ * 
              !\Timer_Echo:TimerUDB:timer_enable\ * 
              !\Timer_Echo:TimerUDB:trig_disable\ * !Net_211_1 * !Net_211_0
            + !Net_191 * \Timer_Echo:TimerUDB:control_7\ * 
              !\Timer_Echo:TimerUDB:run_mode\ * 
              !\Timer_Echo:TimerUDB:trig_disable\ * !Net_211_1 * Net_211_0 * 
              Net_207
            + !Net_191 * \Timer_Echo:TimerUDB:control_7\ * 
              !\Timer_Echo:TimerUDB:per_zero\ * 
              !\Timer_Echo:TimerUDB:trig_disable\ * !Net_211_1 * Net_211_0 * 
              Net_207
            + \Timer_Echo:TimerUDB:control_7\ * 
              !\Timer_Echo:TimerUDB:timer_enable\ * 
              !\Timer_Echo:TimerUDB:trig_disable\ * !Net_211_1 * Net_211_0 * 
              Net_207
        );
        Output = \Timer_Echo:TimerUDB:timer_enable\ (fanout=5)

    MacroCell: Name=\Timer_Echo:TimerUDB:trig_disable\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_191 * \Timer_Echo:TimerUDB:timer_enable\ * 
              !\Timer_Echo:TimerUDB:trig_disable\
            + \Timer_Echo:TimerUDB:timer_enable\ * 
              \Timer_Echo:TimerUDB:run_mode\ * \Timer_Echo:TimerUDB:per_zero\ * 
              !\Timer_Echo:TimerUDB:trig_disable\
        );
        Output = \Timer_Echo:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\QuadDec_L:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              !\QuadDec_L:bQuadDec:quad_A_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:quad_A_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\
            + \QuadDec_L:Net_1251_split\
        );
        Output = \QuadDec_L:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_L:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1203\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1203_split\
        );
        Output = \QuadDec_L:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_L:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:error\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_L:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_L:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * \QuadDec_L:bQuadDec:state_1\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_L:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\PWM_Motor_L:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor_L:PWMUDB:control_7\
        );
        Output = \PWM_Motor_L:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\PWM_Motor_L:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor_L:PWMUDB:cmp1_less\
        );
        Output = \PWM_Motor_L:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Motor_L:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor_L:PWMUDB:cmp2_less\
        );
        Output = \PWM_Motor_L:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_Motor_L:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Motor_L:PWMUDB:prevCompare1\ * 
              \PWM_Motor_L:PWMUDB:cmp1_less\
        );
        Output = \PWM_Motor_L:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_Motor_L:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Motor_L:PWMUDB:prevCompare2\ * 
              \PWM_Motor_L:PWMUDB:cmp2_less\
        );
        Output = \PWM_Motor_L:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_419, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor_L:PWMUDB:runmode_enable\ * 
              \PWM_Motor_L:PWMUDB:cmp1_less\
        );
        Output = Net_419 (fanout=1)

    MacroCell: Name=Net_418, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor_L:PWMUDB:runmode_enable\ * 
              \PWM_Motor_L:PWMUDB:cmp2_less\
        );
        Output = Net_418 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_52 ,
            cs_addr_2 => \PWM_Trigger:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Trigger:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_81 ,
            chain_out => \PWM_Trigger:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Trigger:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_52 ,
            cs_addr_2 => \PWM_Trigger:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Trigger:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_81 ,
            ce0_comb => \PWM_Trigger:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_Trigger:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Trigger:PWMUDB:tc_i\ ,
            chain_in => \PWM_Trigger:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Timer_Echo:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_42 ,
            cs_addr_1 => \Timer_Echo:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_Echo:TimerUDB:per_zero\ ,
            f0_load => \Timer_Echo:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_Echo:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_Echo:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_Echo:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_42 ,
            cs_addr_1 => \Timer_Echo:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_Echo:TimerUDB:per_zero\ ,
            f0_load => \Timer_Echo:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_Echo:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_Echo:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_Echo:TimerUDB:status_2\ ,
            chain_in => \Timer_Echo:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Echo:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \QuadDec_L:Net_1251\ ,
            cs_addr_1 => \QuadDec_L:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_L:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \QuadDec_L:Net_1251\ ,
            cs_addr_1 => \QuadDec_L:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_L:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_L:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_L:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_L:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_L:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \PWM_Motor_L:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Motor_L:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Motor_L:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \PWM_Motor_L:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Motor_L:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Motor_L:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Motor_L:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_Motor_L:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_Motor_L:PWMUDB:status_3\ ,
            chain_in => \PWM_Motor_L:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_Echo:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_42 ,
            status_3 => \Timer_Echo:TimerUDB:status_3\ ,
            status_2 => \Timer_Echo:TimerUDB:status_2\ ,
            status_1 => \Timer_Echo:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_Echo:TimerUDB:status_tc\ ,
            interrupt => Net_191 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_L:Net_1260\ ,
            clock => ClockBlock_BUS_CLK ,
            status_6 => \QuadDec_L:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_L:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_L:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_L:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_L:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_L:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_L:bQuadDec:Stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \QuadDec_L:bQuadDec:error\ ,
            status_2 => \QuadDec_L:Net_1260\ ,
            status_1 => \QuadDec_L:Net_611\ ,
            status_0 => \QuadDec_L:Net_530\ ,
            interrupt => Net_241 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Motor_L:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \PWM_Motor_L:PWMUDB:status_3\ ,
            status_2 => \PWM_Motor_L:PWMUDB:status_2\ ,
            status_1 => \PWM_Motor_L:PWMUDB:status_1\ ,
            status_0 => \PWM_Motor_L:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_Trigger:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_52 ,
            control_7 => \PWM_Trigger:PWMUDB:control_7\ ,
            control_6 => \PWM_Trigger:PWMUDB:control_6\ ,
            control_5 => \PWM_Trigger:PWMUDB:control_5\ ,
            control_4 => \PWM_Trigger:PWMUDB:control_4\ ,
            control_3 => \PWM_Trigger:PWMUDB:control_3\ ,
            control_2 => \PWM_Trigger:PWMUDB:control_2\ ,
            control_1 => \PWM_Trigger:PWMUDB:control_1\ ,
            control_0 => \PWM_Trigger:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_42 ,
            control_7 => \Timer_Echo:TimerUDB:control_7\ ,
            control_6 => \Timer_Echo:TimerUDB:control_6\ ,
            control_5 => \Timer_Echo:TimerUDB:control_5\ ,
            control_4 => \Timer_Echo:TimerUDB:control_4\ ,
            control_3 => \Timer_Echo:TimerUDB:control_3\ ,
            control_2 => \Timer_Echo:TimerUDB:control_2\ ,
            control_1 => \Timer_Echo:TimerUDB:control_1\ ,
            control_0 => \Timer_Echo:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_US:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_US:control_7\ ,
            control_6 => \Control_Reg_US:control_6\ ,
            control_5 => \Control_Reg_US:control_5\ ,
            control_4 => \Control_Reg_US:control_4\ ,
            control_3 => \Control_Reg_US:control_3\ ,
            control_2 => \Control_Reg_US:control_2\ ,
            control_1 => Net_211_1 ,
            control_0 => Net_211_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\QuadDec_L:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \QuadDec_L:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_L:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_L:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_L:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_L:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_L:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_L:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_L:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Motor_L:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \PWM_Motor_L:PWMUDB:control_7\ ,
            control_6 => \PWM_Motor_L:PWMUDB:control_6\ ,
            control_5 => \PWM_Motor_L:PWMUDB:control_5\ ,
            control_4 => \PWM_Motor_L:PWMUDB:control_4\ ,
            control_3 => \PWM_Motor_L:PWMUDB:control_3\ ,
            control_2 => \PWM_Motor_L:PWMUDB:control_2\ ,
            control_1 => \PWM_Motor_L:PWMUDB:control_1\ ,
            control_0 => \PWM_Motor_L:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Timer_Echo_Int
        PORT MAP (
            interrupt => Net_191 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec_L:isr\
        PORT MAP (
            interrupt => Net_241 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Wheel_Vel_Int
        PORT MAP (
            interrupt => Net_424_local );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   12 :   36 :   48 : 25.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   54 :  138 :  192 : 28.13 %
  Unique P-terms              :  107 :  277 :  384 : 27.86 %
  Total P-terms               :  116 :      :      :        
  Datapath Cells              :   10 :   14 :   24 : 41.67 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    StatusI Registers         :    5 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    5 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.255ms
Tech Mapping phase: Elapsed time ==> 0s.400ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(12)][IoId=(2)] : Pin_DecA_L(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Pin_DecB_L(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Pin_PWM1_L(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Pin_PWM2_L(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Pin_UART_Tx(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Pin_US_Echo1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_US_Echo2(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Pin_US_Trigger1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Pin_US_Trigger2(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.052ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.509ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   24 :   24 :   48 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.50
                   Pterms :            4.75
               Macrocells :            2.25
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.070ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :       9.92 :       4.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_84, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_84 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:bQuadDec:error\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1203\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_L:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_L:Net_1203\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_L:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \QuadDec_L:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_L:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_L:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_L:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_L:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_L:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_L:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_L:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_L:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * \QuadDec_L:bQuadDec:state_1\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_L:Net_1275\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \QuadDec_L:Net_1251\ ,
        cs_addr_1 => \QuadDec_L:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_L:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_L:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_L:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_L:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_L:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_L:Net_1260\ ,
        clock => ClockBlock_BUS_CLK ,
        status_6 => \QuadDec_L:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_L:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_L:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_L:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_L:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_L:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Echo:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_42 ,
        cs_addr_1 => \Timer_Echo:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_Echo:TimerUDB:per_zero\ ,
        f0_load => \Timer_Echo:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_Echo:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_Echo:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Net_611\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1275\ * !\QuadDec_L:Net_1251\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Trigger:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_52) => Global
            Reset  = (Net_81)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_Trigger:PWMUDB:control_7\ * 
              !\PWM_Trigger:PWMUDB:runmode_enable\ * 
              !\PWM_Trigger:PWMUDB:trig_disable\
            + \PWM_Trigger:PWMUDB:control_7\ * 
              \PWM_Trigger:PWMUDB:runmode_enable\ * 
              !\PWM_Trigger:PWMUDB:tc_i\
        );
        Output = \PWM_Trigger:PWMUDB:runmode_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Trigger:PWMUDB:trig_disable\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Reset  = (Net_81)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Trigger:PWMUDB:control_7\ * 
              \PWM_Trigger:PWMUDB:runmode_enable\ * \PWM_Trigger:PWMUDB:tc_i\ * 
              !\PWM_Trigger:PWMUDB:trig_disable\
        );
        Output = \PWM_Trigger:PWMUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_216, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Trigger:PWMUDB:runmode_enable\ * 
              !\PWM_Trigger:PWMUDB:cmp1_eq\ * !\PWM_Trigger:PWMUDB:cmp1_less\
        );
        Output = Net_216 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Net_530\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1275\ * \QuadDec_L:Net_1251\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_52 ,
        cs_addr_2 => \PWM_Trigger:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Trigger:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_81 ,
        ce0_comb => \PWM_Trigger:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_Trigger:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Trigger:PWMUDB:tc_i\ ,
        chain_in => \PWM_Trigger:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\PWM_Trigger:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_52 ,
        control_7 => \PWM_Trigger:PWMUDB:control_7\ ,
        control_6 => \PWM_Trigger:PWMUDB:control_6\ ,
        control_5 => \PWM_Trigger:PWMUDB:control_5\ ,
        control_4 => \PWM_Trigger:PWMUDB:control_4\ ,
        control_3 => \PWM_Trigger:PWMUDB:control_3\ ,
        control_2 => \PWM_Trigger:PWMUDB:control_2\ ,
        control_1 => \PWM_Trigger:PWMUDB:control_1\ ,
        control_0 => \PWM_Trigger:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_418, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor_L:PWMUDB:runmode_enable\ * 
              \PWM_Motor_L:PWMUDB:cmp2_less\
        );
        Output = Net_418 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_419, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor_L:PWMUDB:runmode_enable\ * 
              \PWM_Motor_L:PWMUDB:cmp1_less\
        );
        Output = Net_419 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Motor_L:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor_L:PWMUDB:control_7\
        );
        Output = \PWM_Motor_L:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \PWM_Motor_L:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Motor_L:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Motor_L:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\QuadDec_L:bQuadDec:Stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \QuadDec_L:bQuadDec:error\ ,
        status_2 => \QuadDec_L:Net_1260\ ,
        status_1 => \QuadDec_L:Net_611\ ,
        status_0 => \QuadDec_L:Net_530\ ,
        interrupt => Net_241 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Motor_L:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \PWM_Motor_L:PWMUDB:control_7\ ,
        control_6 => \PWM_Motor_L:PWMUDB:control_6\ ,
        control_5 => \PWM_Motor_L:PWMUDB:control_5\ ,
        control_4 => \PWM_Motor_L:PWMUDB:control_4\ ,
        control_3 => \PWM_Motor_L:PWMUDB:control_3\ ,
        control_2 => \PWM_Motor_L:PWMUDB:control_2\ ,
        control_1 => \PWM_Motor_L:PWMUDB:control_1\ ,
        control_0 => \PWM_Motor_L:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:Net_1260\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:error\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Net_1203\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1203_split\
        );
        Output = \QuadDec_L:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:Net_1251\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              !\QuadDec_L:bQuadDec:quad_A_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:quad_A_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\
            + \QuadDec_L:Net_1251_split\
        );
        Output = \QuadDec_L:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:Net_1203\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_81, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Trigger:PWMUDB:runmode_enable\ * \PWM_Trigger:PWMUDB:tc_i\
        );
        Output = Net_81 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer_Echo:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_206 * \Timer_Echo:TimerUDB:control_7\ * !Net_211_1 * 
              !Net_211_0
            + \Timer_Echo:TimerUDB:control_7\ * !Net_211_1 * Net_211_0 * 
              Net_207
        );
        Output = \Timer_Echo:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_218, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_216 * !Net_211_1 * !Net_211_0
        );
        Output = Net_218 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \QuadDec_L:Net_1251\ ,
        cs_addr_1 => \QuadDec_L:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_L:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_Echo:TimerUDB:trig_disable\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_191 * \Timer_Echo:TimerUDB:timer_enable\ * 
              !\Timer_Echo:TimerUDB:trig_disable\
            + \Timer_Echo:TimerUDB:timer_enable\ * 
              \Timer_Echo:TimerUDB:run_mode\ * \Timer_Echo:TimerUDB:per_zero\ * 
              !\Timer_Echo:TimerUDB:trig_disable\
        );
        Output = \Timer_Echo:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Echo:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              Net_206 * !Net_191 * \Timer_Echo:TimerUDB:control_7\ * 
              !\Timer_Echo:TimerUDB:run_mode\ * 
              !\Timer_Echo:TimerUDB:trig_disable\ * !Net_211_1 * !Net_211_0
            + Net_206 * !Net_191 * \Timer_Echo:TimerUDB:control_7\ * 
              !\Timer_Echo:TimerUDB:per_zero\ * 
              !\Timer_Echo:TimerUDB:trig_disable\ * !Net_211_1 * !Net_211_0
            + Net_206 * \Timer_Echo:TimerUDB:control_7\ * 
              !\Timer_Echo:TimerUDB:timer_enable\ * 
              !\Timer_Echo:TimerUDB:trig_disable\ * !Net_211_1 * !Net_211_0
            + !Net_191 * \Timer_Echo:TimerUDB:control_7\ * 
              !\Timer_Echo:TimerUDB:run_mode\ * 
              !\Timer_Echo:TimerUDB:trig_disable\ * !Net_211_1 * Net_211_0 * 
              Net_207
            + !Net_191 * \Timer_Echo:TimerUDB:control_7\ * 
              !\Timer_Echo:TimerUDB:per_zero\ * 
              !\Timer_Echo:TimerUDB:trig_disable\ * !Net_211_1 * Net_211_0 * 
              Net_207
            + \Timer_Echo:TimerUDB:control_7\ * 
              !\Timer_Echo:TimerUDB:timer_enable\ * 
              !\Timer_Echo:TimerUDB:trig_disable\ * !Net_211_1 * Net_211_0 * 
              Net_207
        );
        Output = \Timer_Echo:TimerUDB:timer_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_219, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_216 * !Net_211_1 * Net_211_0
        );
        Output = Net_219 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Echo:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_42 ,
        cs_addr_1 => \Timer_Echo:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_Echo:TimerUDB:per_zero\ ,
        f0_load => \Timer_Echo:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_Echo:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_Echo:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_Echo:TimerUDB:status_2\ ,
        chain_in => \Timer_Echo:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Echo:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_Echo:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_42 ,
        status_3 => \Timer_Echo:TimerUDB:status_3\ ,
        status_2 => \Timer_Echo:TimerUDB:status_2\ ,
        status_1 => \Timer_Echo:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_Echo:TimerUDB:status_tc\ ,
        interrupt => Net_191 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_42 ,
        control_7 => \Timer_Echo:TimerUDB:control_7\ ,
        control_6 => \Timer_Echo:TimerUDB:control_6\ ,
        control_5 => \Timer_Echo:TimerUDB:control_5\ ,
        control_4 => \Timer_Echo:TimerUDB:control_4\ ,
        control_3 => \Timer_Echo:TimerUDB:control_3\ ,
        control_2 => \Timer_Echo:TimerUDB:control_2\ ,
        control_1 => \Timer_Echo:TimerUDB:control_1\ ,
        control_0 => \Timer_Echo:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Echo:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_206 * \Timer_Echo:TimerUDB:capture_last\ * 
              \Timer_Echo:TimerUDB:timer_enable\ * !Net_211_0
            + \Timer_Echo:TimerUDB:capture_last\ * 
              \Timer_Echo:TimerUDB:timer_enable\ * Net_211_1
            + \Timer_Echo:TimerUDB:capture_last\ * 
              \Timer_Echo:TimerUDB:timer_enable\ * Net_211_0 * !Net_207
        );
        Output = \Timer_Echo:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_Echo:TimerUDB:int_capt_count_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer_Echo:TimerUDB:control_1\ * 
              !\Timer_Echo:TimerUDB:control_0\ * 
              !\Timer_Echo:TimerUDB:int_capt_count_1\ * 
              !\Timer_Echo:TimerUDB:int_capt_count_0\
            + \Timer_Echo:TimerUDB:control_1\ * 
              !\Timer_Echo:TimerUDB:control_0\ * 
              \Timer_Echo:TimerUDB:int_capt_count_1\ * 
              !\Timer_Echo:TimerUDB:int_capt_count_0\
            + !\Timer_Echo:TimerUDB:capt_fifo_load\
        );
        Output = \Timer_Echo:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_Echo:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_206 * !Net_211_1 * !Net_211_0
            + !Net_211_1 * Net_211_0 * Net_207
        );
        Output = \Timer_Echo:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Echo:TimerUDB:int_capt_count_1\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_Echo:TimerUDB:control_1\ * 
              !\Timer_Echo:TimerUDB:control_0\ * 
              \Timer_Echo:TimerUDB:capt_fifo_load\ * 
              \Timer_Echo:TimerUDB:int_capt_count_1\
            + \Timer_Echo:TimerUDB:control_1\ * 
              \Timer_Echo:TimerUDB:capt_fifo_load\ * 
              \Timer_Echo:TimerUDB:int_capt_count_0\
            + !\Timer_Echo:TimerUDB:control_0\ * 
              \Timer_Echo:TimerUDB:capt_fifo_load\ * 
              \Timer_Echo:TimerUDB:int_capt_count_0\
            + \Timer_Echo:TimerUDB:capt_fifo_load\ * 
              \Timer_Echo:TimerUDB:int_capt_count_1\ * 
              \Timer_Echo:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_Echo:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_Echo:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer_Echo:TimerUDB:control_1\ * 
              !\Timer_Echo:TimerUDB:control_0\ * 
              \Timer_Echo:TimerUDB:capt_fifo_load\ * 
              !\Timer_Echo:TimerUDB:int_capt_count_1\ * 
              !\Timer_Echo:TimerUDB:int_capt_count_0\
            + !\Timer_Echo:TimerUDB:control_1\ * 
              \Timer_Echo:TimerUDB:control_0\ * 
              \Timer_Echo:TimerUDB:capt_fifo_load\ * 
              !\Timer_Echo:TimerUDB:int_capt_count_1\ * 
              \Timer_Echo:TimerUDB:int_capt_count_0\
            + \Timer_Echo:TimerUDB:control_1\ * 
              !\Timer_Echo:TimerUDB:control_0\ * 
              \Timer_Echo:TimerUDB:capt_fifo_load\ * 
              \Timer_Echo:TimerUDB:int_capt_count_1\ * 
              !\Timer_Echo:TimerUDB:int_capt_count_0\
            + \Timer_Echo:TimerUDB:control_1\ * 
              \Timer_Echo:TimerUDB:control_0\ * 
              \Timer_Echo:TimerUDB:capt_fifo_load\ * 
              \Timer_Echo:TimerUDB:int_capt_count_1\ * 
              \Timer_Echo:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_Echo:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_52 ,
        cs_addr_2 => \PWM_Trigger:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Trigger:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_81 ,
        chain_out => \PWM_Trigger:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Trigger:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Motor_L:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor_L:PWMUDB:runmode_enable\ * \PWM_Motor_L:PWMUDB:tc_i\
        );
        Output = \PWM_Motor_L:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_filt\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_237
        );
        Output = \QuadDec_L:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Motor_L:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Motor_L:PWMUDB:prevCompare2\ * 
              \PWM_Motor_L:PWMUDB:cmp2_less\
        );
        Output = \PWM_Motor_L:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Motor_L:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Motor_L:PWMUDB:prevCompare1\ * 
              \PWM_Motor_L:PWMUDB:cmp1_less\
        );
        Output = \PWM_Motor_L:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Motor_L:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor_L:PWMUDB:cmp1_less\
        );
        Output = \PWM_Motor_L:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_Echo:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Echo:TimerUDB:run_mode\ * \Timer_Echo:TimerUDB:per_zero\
        );
        Output = \Timer_Echo:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Motor_L:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor_L:PWMUDB:cmp2_less\
        );
        Output = \PWM_Motor_L:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_filt\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_238
        );
        Output = \QuadDec_L:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \PWM_Motor_L:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Motor_L:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Motor_L:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Motor_L:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_Motor_L:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_Motor_L:PWMUDB:status_3\ ,
        chain_in => \PWM_Motor_L:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_Motor_L:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \PWM_Motor_L:PWMUDB:status_3\ ,
        status_2 => \PWM_Motor_L:PWMUDB:status_2\ ,
        status_1 => \PWM_Motor_L:PWMUDB:status_1\ ,
        status_0 => \PWM_Motor_L:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_US:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_US:control_7\ ,
        control_6 => \Control_Reg_US:control_6\ ,
        control_5 => \Control_Reg_US:control_5\ ,
        control_4 => \Control_Reg_US:control_4\ ,
        control_3 => \Control_Reg_US:control_3\ ,
        control_2 => \Control_Reg_US:control_2\ ,
        control_1 => Net_211_1 ,
        control_0 => Net_211_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Timer_Echo_Int
        PORT MAP (
            interrupt => Net_191 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =Wheel_Vel_Int
        PORT MAP (
            interrupt => Net_424_local );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\QuadDec_L:isr\
        PORT MAP (
            interrupt => Net_241 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Pin_US_Trigger1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_US_Trigger1(0)__PA ,
        pin_input => Net_218 ,
        pad => Pin_US_Trigger1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_US_Echo1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_US_Echo1(0)__PA ,
        fb => Net_206 ,
        pad => Pin_US_Echo1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_US_Trigger2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_US_Trigger2(0)__PA ,
        pin_input => Net_219 ,
        pad => Pin_US_Trigger2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_US_Echo2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_US_Echo2(0)__PA ,
        fb => Net_207 ,
        pad => Pin_US_Echo2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_PWM1_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PWM1_L(0)__PA ,
        pin_input => Net_419 ,
        pad => Pin_PWM1_L(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_PWM2_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PWM2_L(0)__PA ,
        pin_input => Net_418 ,
        pad => Pin_PWM2_L(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_DecA_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_DecA_L(0)__PA ,
        fb => Net_237 ,
        pad => Pin_DecA_L(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_DecB_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_DecB_L(0)__PA ,
        fb => Net_238 ,
        pad => Pin_DecB_L(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_UART_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_UART_Tx(0)__PA ,
        pin_input => Net_84 ,
        pad => Pin_UART_Tx(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_52 ,
            dclk_0 => Net_52_local ,
            dclk_glb_1 => \UART:Net_9\ ,
            dclk_1 => \UART:Net_9_local\ ,
            dclk_glb_2 => Net_42 ,
            dclk_2 => Net_42_local ,
            dclk_glb_3 => Net_424 ,
            dclk_3 => Net_424_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+------------
   1 |   6 |     * |      NONE |    RES_PULL_DOWN | Pin_US_Trigger1(0) | In(Net_218)
     |   7 |     * |      NONE |    RES_PULL_DOWN |    Pin_US_Echo1(0) | FB(Net_206)
-----+-----+-------+-----------+------------------+--------------------+------------
   2 |   0 |     * |      NONE |    RES_PULL_DOWN | Pin_US_Trigger2(0) | In(Net_219)
     |   1 |     * |      NONE |    RES_PULL_DOWN |    Pin_US_Echo2(0) | FB(Net_207)
     |   5 |     * |      NONE |         CMOS_OUT |      Pin_PWM1_L(0) | In(Net_419)
     |   6 |     * |      NONE |         CMOS_OUT |      Pin_PWM2_L(0) | In(Net_418)
-----+-----+-------+-----------+------------------+--------------------+------------
  12 |   2 |     * |      NONE |     HI_Z_DIGITAL |      Pin_DecA_L(0) | FB(Net_237)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |      Pin_DecB_L(0) | FB(Net_238)
     |   7 |     * |      NONE |         CMOS_OUT |     Pin_UART_Tx(0) | In(Net_84)
------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.091ms
Digital Placement phase: Elapsed time ==> 2s.523ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "DeliveryRobot_r.vh2" --pcf-path "DeliveryRobot.pco" --des-name "DeliveryRobot" --dsf-path "DeliveryRobot.dsf" --sdc-path "DeliveryRobot.sdc" --lib-path "DeliveryRobot_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.421ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.228ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.060ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in DeliveryRobot_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.956ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.305ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.584ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.589ms
API generation phase: Elapsed time ==> 1s.764ms
Dependency generation phase: Elapsed time ==> 0s.034ms
Cleanup phase: Elapsed time ==> 0s.000ms
