
D:\HLS\FIR_AXI4\Solution1\sim\verilog>set PATH= 

D:\HLS\FIR_AXI4\Solution1\sim\verilog>call C:/Xilinx/Vivado/2018.3/bin/xelab xil_defaultlib.apatb_fir_top glbl -prj fir.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s fir  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fir_top glbl -prj fir.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s fir 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/FIR_AXI4/Solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/FIR_AXI4/Solution1/sim/verilog/AESL_axi_s_stream_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_stream_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/FIR_AXI4/Solution1/sim/verilog/AESL_axi_s_stream_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_stream_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/FIR_AXI4/Solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/FIR_AXI4/Solution1/sim/verilog/fir.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/FIR_AXI4/Solution1/sim/verilog/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/FIR_AXI4/Solution1/sim/verilog/fir_coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_coeff_rom
INFO: [VRFC 10-311] analyzing module fir_coeff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/FIR_AXI4/Solution1/sim/verilog/fir_data_in_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_data_in_V_ram
INFO: [VRFC 10-311] analyzing module fir_data_in_V
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fir_data_in_V_ram
Compiling module xil_defaultlib.fir_data_in_V(DataWidth=32,Addre...
Compiling module xil_defaultlib.fir_coeff_rom
Compiling module xil_defaultlib.fir_coeff(DataWidth=1,AddressRan...
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_stream_in
Compiling module xil_defaultlib.AESL_axi_s_stream_out
Compiling module xil_defaultlib.apatb_fir_top
Compiling module work.glbl
Built simulation snapshot fir

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/HLS/FIR_AXI4/Solution1/sim/verilog/xsim.dir/fir/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/HLS/FIR_AXI4/Solution1/sim/verilog/xsim.dir/fir/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 28 22:20:19 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 28 22:20:19 2019...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/fir/xsim_script.tcl
# xsim {fir} -autoloadwcfg -tclbatch {fir.tcl}
Vivado Simulator 2018.3

D:\HLS\FIR_AXI4\Solution1\sim\verilog>set PATH= 

D:\HLS\FIR_AXI4\Solution1\sim\verilog>call C:/Xilinx/Vivado/2018.3/bin/xelab xil_defaultlib.apatb_fir_top glbl -prj fir.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s fir  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fir_top glbl -prj fir.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s fir 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/FIR_AXI4/Solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/FIR_AXI4/Solution1/sim/verilog/AESL_axi_s_stream_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_stream_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/FIR_AXI4/Solution1/sim/verilog/AESL_axi_s_stream_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_stream_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/FIR_AXI4/Solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/FIR_AXI4/Solution1/sim/verilog/fir.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/FIR_AXI4/Solution1/sim/verilog/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/FIR_AXI4/Solution1/sim/verilog/fir_coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_coeff_rom
INFO: [VRFC 10-311] analyzing module fir_coeff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/FIR_AXI4/Solution1/sim/verilog/fir_data_in_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_data_in_V_ram
INFO: [VRFC 10-311] analyzing module fir_data_in_V
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fir_data_in_V_ram
Compiling module xil_defaultlib.fir_data_in_V(DataWidth=32,Addre...
Compiling module xil_defaultlib.fir_coeff_rom
Compiling module xil_defaultlib.fir_coeff(DataWidth=1,AddressRan...
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_stream_in
Compiling module xil_defaultlib.AESL_axi_s_stream_out
Compiling module xil_defaultlib.apatb_fir_top
Compiling module work.glbl
Built simulation snapshot fir

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/HLS/FIR_AXI4/Solution1/sim/verilog/xsim.dir/fir/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/HLS/FIR_AXI4/Solution1/sim/verilog/xsim.dir/fir/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 28 22:24:03 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 28 22:24:03 2019...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/fir/xsim_script.tcl
# xsim {fir} -autoloadwcfg -tclbatch {fir.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source fir.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 10 [0.00%] @ "125000"
// RTL Simulation : 1 / 10 [100.00%] @ "365000"
// RTL Simulation : 2 / 10 [100.00%] @ "585000"
// RTL Simulation : 3 / 10 [100.00%] @ "805000"
// RTL Simulation : 4 / 10 [100.00%] @ "1025000"
// RTL Simulation : 5 / 10 [100.00%] @ "1245000"
// RTL Simulation : 6 / 10 [100.00%] @ "1465000"
// RTL Simulation : 7 / 10 [100.00%] @ "1685000"
// RTL Simulation : 8 / 10 [100.00%] @ "1905000"
// RTL Simulation : 9 / 10 [100.00%] @ "2125000"
// RTL Simulation : 10 / 10 [100.00%] @ "2345000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2385 ns : File "D:/HLS/FIR_AXI4/Solution1/sim/verilog/fir.autotb.v" Line 360
## quit
INFO: [Common 17-206] Exiting xsim at Mon Oct 28 22:24:11 2019...
