#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 21 12:13:32 2022
# Process ID: 2300
# Current directory: D:/Data/Vivado/Fetch_Decode/Fetch_Decode.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: D:/Data/Vivado/Fetch_Decode/Fetch_Decode.runs/synth_1/Top.vds
# Journal file: D:/Data/Vivado/Fetch_Decode/Fetch_Decode.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11880 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/Top.v:49]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/Top.v:49]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 380.340 ; gain = 107.750
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/Top.v:48]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/Top.v:49]
INFO: [Synth 8-6157] synthesizing module 'PCM' [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCM' (1#1) [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'IM' [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.runs/synth_1/.Xil/Vivado-2300-DESKTOP-1SAUHT5/realtime/IM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IM' (2#1) [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.runs/synth_1/.Xil/Vivado-2300-DESKTOP-1SAUHT5/realtime/IM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'IR' [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IR' (3#1) [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID1' [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/ID1.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/ID1.v:43]
WARNING: [Synth 8-567] referenced signal 'opcode' should be on the sensitivity list [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/ID1.v:40]
WARNING: [Synth 8-567] referenced signal 'funct3' should be on the sensitivity list [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/ID1.v:40]
INFO: [Synth 8-6155] done synthesizing module 'ID1' (4#1) [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/ID1.v:23]
INFO: [Synth 8-6157] synthesizing module 'NumberDisplay' [D:/Data/Vivado/ALU/ALU.srcs/sources_1/new/NumberDisplay.v:23]
INFO: [Synth 8-6157] synthesizing module 'NumberDisplayOne' [D:/Data/Vivado/ALU/ALU.srcs/sources_1/new/NumberDisplayOne.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NumberDisplayOne' (5#1) [D:/Data/Vivado/ALU/ALU.srcs/sources_1/new/NumberDisplayOne.v:23]
INFO: [Synth 8-6157] synthesizing module 'divider' [D:/Data/Vivado/ALU/ALU.srcs/sources_1/new/divider.v:23]
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter N bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (6#1) [D:/Data/Vivado/ALU/ALU.srcs/sources_1/new/divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NumberDisplay' (7#1) [D:/Data/Vivado/ALU/ALU.srcs/sources_1/new/NumberDisplay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top' (8#1) [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/Top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 414.113 ; gain = 141.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 414.113 ; gain = 141.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 414.113 ; gain = 141.523
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/ip/IM/IM/IM_in_context.xdc] for cell 'im'
Finished Parsing XDC File [d:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/ip/IM/IM/IM_in_context.xdc] for cell 'im'
Parsing XDC File [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/constrs_1/new/fetch_decode.xdc]
Finished Parsing XDC File [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/constrs_1/new/fetch_decode.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/constrs_1/new/fetch_decode.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 754.543 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 754.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 754.543 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 754.543 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 754.543 ; gain = 481.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 754.543 ; gain = 481.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for im. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 754.543 ; gain = 481.953
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "funct7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "funct3" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rd" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rs2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "imm32" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cnt_reg' in module 'NumberDisplay'
INFO: [Synth 8-5544] ROM "AN" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'rs1_reg' [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/ID1.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'rs2_reg' [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/ID1.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'rd_reg' [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/ID1.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'funct7_reg' [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/ID1.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'funct3_reg' [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/ID1.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'imm32_reg' [D:/Data/Vivado/Fetch_Decode/Fetch_Decode.srcs/sources_1/new/ID1.v:56]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
                 iSTATE5 |                              110 |                              110
                 iSTATE6 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cnt_reg' using encoding 'sequential' in module 'NumberDisplay'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 754.543 ; gain = 481.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
Module IR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ID1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
Module divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module NumberDisplay 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "id1/funct3" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "id1/rs2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "id1/rd" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "id1/funct7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "id1/imm32" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\pcm/PC_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\pcm/PC_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 754.543 ; gain = 481.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 759.730 ; gain = 487.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 759.879 ; gain = 487.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 770.660 ; gain = 498.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 770.660 ; gain = 498.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 770.660 ; gain = 498.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 770.660 ; gain = 498.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 770.660 ; gain = 498.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 770.660 ; gain = 498.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 770.660 ; gain = 498.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |IM            |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |IM     |     1|
|2     |BUFG   |     3|
|3     |CARRY4 |    12|
|4     |LUT1   |     6|
|5     |LUT2   |    11|
|6     |LUT3   |    18|
|7     |LUT4   |    15|
|8     |LUT5   |    51|
|9     |LUT6   |    23|
|10    |MUXF7  |    17|
|11    |FDCE   |    62|
|12    |FDRE   |    25|
|13    |FDSE   |     8|
|14    |LD     |    57|
|15    |IBUF   |     8|
|16    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+-----------------+------+
|      |Instance                 |Module           |Cells |
+------+-------------------------+-----------------+------+
|1     |top                      |                 |   381|
|2     |  NP                     |NumberDisplay    |    64|
|3     |    MHztoKHz             |divider          |    31|
|4     |    NumberDisplayOne_uut |NumberDisplayOne |     7|
|5     |  id1                    |ID1              |    68|
|6     |  ir                     |IR               |   133|
|7     |  pcm                    |PCM              |    39|
+------+-------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 770.660 ; gain = 498.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 770.660 ; gain = 157.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 770.660 ; gain = 498.070
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 783.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 57 instances were transformed.
  LD => LDCE: 57 instances

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 783.273 ; gain = 510.684
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 783.273 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Data/Vivado/Fetch_Decode/Fetch_Decode.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 21 12:14:10 2022...
