// Seed: 2539919629
module module_0 (
    output tri1  id_0,
    output wand  id_1,
    input  uwire id_2,
    input  tri   id_3,
    input  tri1  id_4,
    input  wand  id_5,
    input  uwire id_6,
    input  wire  id_7,
    output tri0  id_8,
    output wor   id_9,
    input  uwire id_10,
    id_12
);
  wire id_13;
  assign id_9 = id_2;
  assign id_8 = -1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    output wand id_2,
    input  tri0 id_3,
    input  tri  id_4,
    input  wand id_5
);
  tri0 id_7 = 1'h0, id_8;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_5,
      id_5,
      id_7,
      id_4,
      id_5,
      id_7,
      id_7,
      id_0,
      id_3
  );
  assign id_7 = id_4;
endmodule
