#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sat Jun 02 19:20:50 2018
# Process ID: 15744
# Log file: D:/FPGA/R_I_instruction/planAhead_run_3/planAhead.log
# Journal file: D:/FPGA/R_I_instruction/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/FPGA/R_I_instruction/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin V10 [get_ports clk_100MHz]
endgroup
startgroup
set_property package_pin C9 [get_ports oclk]
endgroup
save_constraints
