// Seed: 1606672892
module module_0 (
    input tri1 id_0,
    output wor id_1,
    input tri0 id_2
    , id_12,
    output wand id_3,
    input tri0 id_4,
    input supply1 id_5,
    output supply1 id_6,
    input tri id_7,
    output uwire id_8,
    output wand id_9,
    input tri1 id_10
);
  assign id_12 = 1'b0;
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1,
    input  wor   id_2,
    output uwire id_3,
    input  tri0  id_4,
    input  wor   id_5,
    output wire  id_6,
    input  uwire id_7,
    output wor   id_8,
    input  wire  id_9,
    output uwire id_10
    , id_13,
    input  tri   id_11
);
  wire id_14;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_5,
      id_3,
      id_5,
      id_9,
      id_6,
      id_5,
      id_10,
      id_3,
      id_5
  );
  assign modCall_1.id_4 = 0;
endmodule
