{
  "Module Template": {
    "prefix": "module",
    "body": [
      "module ${1:module_name} #(",
      "    parameter ${2:PARAM} = ${3:VALUE}",
      ") (",
      "    input  ${4:clk},",
      "    input  ${5:rst_n},",
      "    output ${6:done}",
      ");",
      "",
      "    ${0}",
      "",
      "endmodule"
    ],
    "description": "Basic Verilog module template"
  },
  "Interface Template": {
    "prefix": "interface",
    "body": [
      "interface ${1:if_name} (input bit ${2:clk});",
      "    ${0}",
      "endinterface"
    ],
    "description": "SystemVerilog interface template"
  },
  "Package Template": {
    "prefix": "package",
    "body": [
      "package ${1:pkg_name};",
      "    ${0}",
      "endpackage"
    ],
    "description": "SystemVerilog package template"
  },
  "Always Sequential": {
    "prefix": "always_ff",
    "body": [
      "always_ff @(posedge ${1:clk} or negedge ${2:rst_n}) begin",
      "    if (!${2:rst_n}) begin",
      "        ${3:signal} <= ${4:0};",
      "    end else begin",
      "        ${3:signal} <= ${0};",
      "    end",
      "end"
    ],
    "description": "SystemVerilog sequential always block"
  },
  "Always Combinational": {
    "prefix": "always_comb",
    "body": [
      "always_comb begin",
      "    ${0}",
      "end"
    ],
    "description": "SystemVerilog combinational always block"
  },
  "Typedef Enum": {
    "prefix": "tenum",
    "body": [
      "typedef enum ${1:logic} {",
      "    ${2:IDLE},",
      "    ${3:BUSY}",
      "} ${4:state_t};"
    ],
    "description": "Typedef enum template"
  },
  "Typedef Struct": {
    "prefix": "tstruct",
    "body": [
      "typedef struct {",
      "    ${1:logic} ${2:member};",
      "} ${3:struct_t};"
    ],
    "description": "Typedef struct template"
  },
  "Case block": {
    "prefix": "case",
    "body": [
      "case (${1:signal})",
      "    ${2:VALUE1}: begin",
      "        ${3}",
      "    end",
      "    default: begin",
      "        ${0}",
      "    end",
      "endcase"
    ],
    "description": "Case statement block"
  },
  "Display Task": {
    "prefix": "disp",
    "body": [
      "\\$display(\"${1:message}: %h\", ${1:signal});"
    ],
    "description": "System task display"
  }
}
