// Seed: 1371153921
module module_0 (
    output wand  id_0,
    output uwire id_1,
    output tri1  id_2,
    output tri1  id_3,
    output wor   id_4
);
endmodule
module module_1 (
    output tri id_0,
    output tri id_1,
    output tri0 id_2,
    output uwire id_3
    , id_10,
    input uwire id_4,
    input wire id_5,
    output supply1 id_6,
    output supply1 id_7,
    output tri1 id_8
);
  assign id_3 = id_5;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_1,
      id_8,
      id_8
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    input supply1 id_0,
    output tri0 id_1,
    output supply0 id_2,
    output wor id_3,
    input wor id_4,
    output wire id_5,
    output tri1 id_6,
    input wand id_7,
    input tri0 id_8,
    output uwire id_9,
    output supply1 id_10
);
  logic id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_9,
      id_5,
      id_6
  );
endmodule
