{
  "source_file": "MOS 6567_6569 video controller 6569 video controller.txt",
  "source_md5": "7aaaff0e27317551a5477cddc884cd53",
  "context": "VIC-II 6567/6569 Video Controller Complete Reference by Christian Bauer",
  "splits": [
    {
      "start": 1,
      "end": 11,
      "ignore": true,
      "reason": "Title, author name, email address, date"
    },
    {
      "start": 12,
      "end": 69,
      "ignore": true,
      "reason": "Table of contents"
    },
    {
      "start": 70,
      "end": 98,
      "name": "vic2_introduction",
      "description": "VIC-II introduction and overview: MOS 6567 NTSC and 6569 PAL video controller chip, C64 graphics capabilities overview, 3 text modes 2 bitmap modes, 8 sprites, smooth scrolling, raster interrupt, purpose and scope of document"
    },
    {
      "start": 99,
      "end": 244,
      "name": "vic2_architecture_and_signals",
      "description": "VIC-II architecture: C64 system architecture overview, 6510 processor and VIC-II memory sharing, phi1 and phi2 clock phases, bus arbitration AEC BA signals, VIC-II pin connections, address bus multiplexing, color RAM interface, IRQ output, clock generation, LP lightpen input, RAS CAS DRAM timing signals, video output luminance chrominance"
    },
    {
      "start": 245,
      "end": 439,
      "name": "vic2_memory_access_and_bus_timing",
      "description": "VIC-II memory access: 16KB address space 14-bit address bus, 4 bank selection via CIA2 $DD00, character generator ROM mapping, VIC bank switching, memory map per bank, address translation table, ultimax mode, bus timing diagrams, phi1 VIC access phi2 CPU access, half-cycle timing, badline stealing cycles from CPU"
    },
    {
      "start": 440,
      "end": 505,
      "name": "vic2_block_diagram",
      "description": "VIC-II internal block diagram: functional units and data flow, address generator sequencer, graphics data sequencer, sprite data sequencer, border unit, raster counter IRQ logic, memory interface, color multiplexer, video output stage"
    },
    {
      "start": 506,
      "end": 639,
      "name": "vic2_registers",
      "description": "VIC-II register map $D000-$D03F: sprite X Y position registers $D000-$D010, sprite X MSB $D010, control registers $D011 $D016 RST8 ECM BMM DEN RSEL MCM CSEL scroll, raster counter $D012, lightpen $D013 $D014, sprite enable $D015, memory pointers $D018 VM CB, interrupt register $D019 $D01A, sprite priority $D01B, sprite multicolor $D01C, sprite-sprite collision $D01E, sprite-background collision $D01F, border color $D020, background colors $D021-$D024, sprite multicolor $D025 $D026, sprite colors $D027-$D02E"
    },
    {
      "start": 640,
      "end": 661,
      "name": "vic2_color_palette",
      "description": "VIC-II color palette: 16 fixed colors black white red cyan purple green blue yellow orange brown light-red dark-grey medium-grey light-green light-blue light-grey, color index values 0-15, PAL luminance and chrominance values, color encoding"
    },
    {
      "start": 662,
      "end": 801,
      "name": "vic2_display_generation",
      "description": "VIC-II display generation: raster beam timing, PAL 312 lines 504 pixels per line, NTSC 263 lines 520 pixels per line, visible area coordinates, display window vs border, RSEL CSEL selecting 24/25 rows 38/40 columns, first and last visible line, HBLANK VBLANK regions, raster counter RASTER, raster compare interrupt, display window coordinates table PAL and NTSC"
    },
    {
      "start": 802,
      "end": 853,
      "name": "vic2_bad_lines",
      "description": "VIC-II bad lines: bad line condition RASTER[0:2] equals YSCROLL and DEN=1, bad line steals 40-43 cycles from CPU, character pointer c-access during bad lines, first bad line in frame triggers DEN, YSCROLL register $D011 bits 0-2 controlling bad line position, timing of bad line detection"
    },
    {
      "start": 854,
      "end": 1109,
      "name": "vic2_memory_access_timing_detailed",
      "description": "VIC-II memory access and cycle timing detailed: complete cycle-by-cycle breakdown for PAL and NTSC, p-access sprite pointer fetch, s-access sprite data fetch 3 bytes per sprite, c-access character pointer fetch, g-access graphics data fetch bitmap or character generator, idle access, refresh cycles 5 per line, BA signal timing 3 cycles before VIC needs bus, sprite DMA timing, cycle numbering PAL 1-63 NTSC 1-65, sequence of accesses per raster line"
    },
    {
      "start": 1110,
      "end": 1743,
      "name": "vic2_graphics_modes",
      "description": "VIC-II text and bitmap display modes: standard character mode ECM=0 BMM=0 MCM=0 using character ROM or RAM, multicolor character mode MCM=1 with 4 colors per cell 160x200 double-width pixels, standard bitmap mode BMM=1 320x200 2 colors per 8x8 cell, multicolor bitmap mode BMM=1 MCM=1 160x200 4 colors per cell, extended color mode ECM=1 4 background colors, invalid modes ECM+BMM ECM+MCM ECM+BMM+MCM producing black output, idle state access pattern, VCBASE VC RC internal counters, $D018 character memory and screen memory pointer, color RAM at $D800, display sequencer operation"
    },
    {
      "start": 1744,
      "end": 2033,
      "name": "vic2_sprites",
      "description": "VIC-II sprites: 8 hardware sprites 24x21 pixels, standard mode 1 color, multicolor mode 3 colors 12x21 double-width pixels, sprite pointer byte in screen RAM+$03F8-$03FF, sprite data 63 bytes per sprite 3 bytes per row, sprite X Y positioning $D000-$D010, X expansion $D01D Y expansion $D017, sprite enable $D015, sprite priority over background $D01B, sprite-sprite collision detection $D01E, sprite-background collision detection $D01F, collision interrupt, sprite display priority ordering, multicolor registers $D025 $D026, individual sprite colors $D027-$D02E, MxMC MxXE MxYE bits"
    },
    {
      "start": 2034,
      "end": 2096,
      "name": "vic2_border_unit",
      "description": "VIC-II border unit: main border and vertical border, border comparison coordinates CSEL RSEL dependent, border flip-flops controlling display area, left right top bottom border edges, 24/25 row and 38/40 column border positions, border covers sprites, border unit state machine rules"
    },
    {
      "start": 2097,
      "end": 2113,
      "name": "vic2_display_enable",
      "description": "VIC-II display enable DEN bit: $D011 bit 3, enabling and disabling video output, DEN=0 displays border color, DEN effect on bad lines, display state vs idle state, DEN must be set in raster line $30 for display to begin"
    },
    {
      "start": 2114,
      "end": 2143,
      "name": "vic2_lightpen",
      "description": "VIC-II lightpen input: LP pin directly from control port, lightpen X position $D013 in half-pixel units, lightpen Y position $D014 in raster lines, one read per frame latching, lightpen interrupt flag in $D019, electrical trigger characteristics"
    },
    {
      "start": 2144,
      "end": 2194,
      "name": "vic2_interrupts",
      "description": "VIC-II interrupt system: interrupt register $D019 and mask register $D01A, raster compare interrupt RST triggered when raster counter matches compare value, sprite-sprite collision interrupt MMC, sprite-background collision interrupt MBC, lightpen interrupt LP, acknowledging interrupts by writing 1 to $D019, IRQ output active low trigger to 6510 CPU"
    },
    {
      "start": 2195,
      "end": 2212,
      "name": "vic2_dram_refresh",
      "description": "VIC-II DRAM refresh: 5 refresh cycles per raster line, refresh counter 8-bit decrementing $FF downward, RAS-only refresh timing, refresh access during phi1 phase, ensuring DRAM data integrity for 64KB dynamic RAM"
    },
    {
      "start": 2213,
      "end": 2506,
      "name": "vic2_advanced_effects",
      "description": "VIC-II advanced effects and tricks: opening borders hyperscreen technique clearing RSEL CSEL at right moment to remove side and top/bottom borders, FLD flexible line distance skipping bad lines by changing YSCROLL each line, FLI flexible line interpretation forcing bad lines every line for per-line color RAM changes, linecrunch reducing displayed lines by manipulating YSCROLL and bad lines, doubled text lines repeating character rows, DMA delay shifting bad line timing for horizontal scroll effects, sprite stretching and sprite crunch through Y-expansion manipulation, technical explanations with register write timing"
    },
    {
      "start": 2507,
      "end": 2546,
      "name": "vic2_addresses_0_1_and_de00",
      "description": "VIC-II processor port and expansion area: addresses $00 $01 processor port direction and data registers, VIC-II reading $00 $01 from data bus not processor port, $DE00-$DEFF I/O expansion area active detection, memory configuration implications for VIC bank selection"
    },
    {
      "start": 2547,
      "end": 2577,
      "ignore": true,
      "reason": "Bibliography references and acknowledgments"
    }
  ]
}
