{
    "0": {
        "name": "drive_group_head_phase",
        "file": "simple_head_helpers.cpp",
        "fileloc": "199",
        "instructions": "73",
        "total_instructions": "977",
        "calls": "1 1 1 1",
        "basicblocks": "14",
        "memory_accesses": "0",
        "control_depth": "0",
        "def_use_depth": "4"
    },
    "1": {
        "name": "run_single_head",
        "file": "\/home\/luka\/Scripting\/ELEC_498-Capstone-LiteLM\/HLS-Verilog\/Scheduler_FSM\/Experiments\/simple_head_helpers\/simple_head_helpers.cpp",
        "fileloc": "41",
        "instructions": "226",
        "total_instructions": "226",
        "calls": "",
        "basicblocks": "52",
        "memory_accesses": "0",
        "control_depth": "0",
        "def_use_depth": "27"
    }
}
