// Seed: 2431707701
module module_0 (
    input  wand id_0,
    input  tri  id_1,
    input  wand id_2,
    output tri1 id_3,
    output tri1 id_4
);
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input tri1 id_2,
    output tri0 id_3
    , id_13,
    input wor id_4,
    input uwire id_5,
    input supply0 id_6,
    output supply0 id_7,
    output supply0 id_8,
    output wor id_9,
    input tri1 id_10,
    input wor id_11
);
  logic [-1 : -1] id_14 = id_6;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_6,
      id_9,
      id_9
  );
  wire id_15;
  wire id_16;
  assign #1 id_8 = id_11;
endmodule
