# Reading C:/Program Files (x86)/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/Stache/Desktop/Archord/Archord-2017/lab01bis/modelsim/alu.mpf
# Loading project alu
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of shift_unit.vhd was successful.
# Compile of tb_logic_unit.vhd was successful.
# Compile of tb_ALU.vhd was successful.
# 8 compiles, 0 failed with no errors.
