

================================================================
== Vivado HLS Report for 'compute_engine_64'
================================================================
* Date:           Sun Sep  6 13:26:13 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ResNet
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.729 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    343|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      48|      1|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       2|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      50|    344|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |lut16_V_1_U  |compute_engine_64eOg  |        0|  48|   1|    0|    16|    3|     1|           48|
    +-------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                      |        0|  48|   1|    0|    16|    3|     1|           48|
    +-------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |add0_V_fu_543_p2             |     +    |      0|  0|  12|           4|           4|
    |add1_V_fu_557_p2             |     +    |      0|  0|  12|           4|           4|
    |add2_V_fu_571_p2             |     +    |      0|  0|  12|           4|           4|
    |add3_V_fu_585_p2             |     +    |      0|  0|  12|           4|           4|
    |add4_V_fu_599_p2             |     +    |      0|  0|  12|           4|           4|
    |add5_V_fu_613_p2             |     +    |      0|  0|  12|           4|           4|
    |add6_V_fu_627_p2             |     +    |      0|  0|  12|           4|           4|
    |add7_V_fu_641_p2             |     +    |      0|  0|  12|           4|           4|
    |add_ln214_1_fu_719_p2        |     +    |      0|  0|  15|           6|           6|
    |add_ln214_2_fu_725_p2        |     +    |      0|  0|  19|           6|           6|
    |ap_return                    |     +    |      0|  0|  19|           6|           6|
    |ret_V_4_fu_669_p2            |     +    |      0|  0|  15|           5|           5|
    |ret_V_5_fu_683_p2            |     +    |      0|  0|  15|           5|           5|
    |ret_V_6_fu_697_p2            |     +    |      0|  0|  15|           5|           5|
    |ret_V_fu_655_p2              |     +    |      0|  0|  15|           5|           5|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    |r_V_fu_295_p2                |    xor   |      0|  0|  64|          64|          64|
    |xor_ln769_fu_289_p2          |    xor   |      0|  0|  64|          64|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 343|         201|         140|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | compute_engine_64 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | compute_engine_64 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | compute_engine_64 | return value |
|ap_done    | out |    1| ap_ctrl_hs | compute_engine_64 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | compute_engine_64 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | compute_engine_64 | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | compute_engine_64 | return value |
|ap_return  | out |    6| ap_ctrl_hs | compute_engine_64 | return value |
|b_V        |  in |   64|   ap_none  |        b_V        |    scalar    |
|w_V        |  in |   64|   ap_none  |        w_V        |    scalar    |
+-----------+-----+-----+------------+-------------------+--------------+

