TimeQuest Timing Analyzer report for animation
Wed Nov 20 20:53:44 2013
Quartus II 64-Bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'Delay:c0|out_time'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 14. Slow Model Hold: 'CLOCK_50'
 15. Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 16. Slow Model Hold: 'Delay:c0|out_time'
 17. Slow Model Minimum Pulse Width: 'Delay:c0|out_time'
 18. Slow Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'Delay:c0|out_time'
 30. Fast Model Setup: 'CLOCK_50'
 31. Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 32. Fast Model Hold: 'CLOCK_50'
 33. Fast Model Hold: 'Delay:c0|out_time'
 34. Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 35. Fast Model Minimum Pulse Width: 'Delay:c0|out_time'
 36. Fast Model Minimum Pulse Width: 'CLOCK_50'
 37. Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version ;
; Revision Name      ; animation                                                        ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C35F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.92        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  10.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; CLOCK_50                              ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { CLOCK_50 }                              ;
; Delay:c0|out_time                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { Delay:c0|out_time }                     ;
; VGA|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; VGA|mypll|altpll_component|pll|inclk[0] ; { VGA|mypll|altpll_component|pll|clk[0] } ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                      ;
+------------+-----------------+---------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note                                                  ;
+------------+-----------------+---------------------------------------+-------------------------------------------------------+
; 58.25 MHz  ; 58.25 MHz       ; CLOCK_50                              ;                                                       ;
; 146.43 MHz ; 146.43 MHz      ; VGA|mypll|altpll_component|pll|clk[0] ;                                                       ;
; 517.33 MHz ; 500.0 MHz       ; Delay:c0|out_time                     ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+---------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; Delay:c0|out_time                     ; -0.933 ; -8.488        ;
; CLOCK_50                              ; -0.659 ; -5.526        ;
; VGA|mypll|altpll_component|pll|clk[0] ; 33.171 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; -2.558 ; -2.558        ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.516  ; 0.000         ;
; Delay:c0|out_time                     ; 0.521  ; 0.000         ;
+---------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; Delay:c0|out_time                     ; -0.500 ; -15.000       ;
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Delay:c0|out_time'                                                                                                                     ;
+--------+--------------------------------+--------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-------------------+-------------------+--------------+------------+------------+
; -0.933 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.969      ;
; -0.897 ; TrainMovement:m2|location_x[1] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.933      ;
; -0.862 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.898      ;
; -0.826 ; TrainMovement:m2|location_x[1] ; TrainMovement:m2|location_x[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.862      ;
; -0.809 ; TrainMovement:m2|shift_y[0]    ; TrainMovement:m2|location_y[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.845      ;
; -0.791 ; TrainMovement:m2|location_x[2] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.827      ;
; -0.756 ; TrainMovement:m2|location_x[3] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.792      ;
; -0.738 ; TrainMovement:m2|shift_y[0]    ; TrainMovement:m2|location_y[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.774      ;
; -0.720 ; TrainMovement:m2|location_x[2] ; TrainMovement:m2|location_x[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.756      ;
; -0.703 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.739      ;
; -0.698 ; TrainMovement:m2|shift_y[1]    ; TrainMovement:m2|location_y[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.734      ;
; -0.685 ; TrainMovement:m2|location_x[4] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.721      ;
; -0.685 ; TrainMovement:m2|location_x[3] ; TrainMovement:m2|location_x[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.721      ;
; -0.667 ; TrainMovement:m2|shift_y[0]    ; TrainMovement:m2|location_y[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.703      ;
; -0.667 ; TrainMovement:m2|shift_y[2]    ; TrainMovement:m2|location_y[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.703      ;
; -0.667 ; TrainMovement:m2|location_x[1] ; TrainMovement:m2|location_x[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.703      ;
; -0.632 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.668      ;
; -0.627 ; TrainMovement:m2|shift_y[1]    ; TrainMovement:m2|location_y[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.663      ;
; -0.614 ; TrainMovement:m2|location_x[4] ; TrainMovement:m2|location_x[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.650      ;
; -0.596 ; TrainMovement:m2|shift_y[0]    ; TrainMovement:m2|location_y[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.632      ;
; -0.596 ; TrainMovement:m2|shift_y[2]    ; TrainMovement:m2|location_y[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.632      ;
; -0.596 ; TrainMovement:m2|location_x[1] ; TrainMovement:m2|location_x[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.632      ;
; -0.582 ; TrainMovement:m2|location_x[5] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.618      ;
; -0.561 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.597      ;
; -0.561 ; TrainMovement:m2|location_x[2] ; TrainMovement:m2|location_x[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.597      ;
; -0.557 ; TrainMovement:m2|location_y[3] ; TrainMovement:m2|location_y[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.593      ;
; -0.556 ; TrainMovement:m2|shift_y[1]    ; TrainMovement:m2|location_y[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.592      ;
; -0.526 ; TrainMovement:m2|location_x[3] ; TrainMovement:m2|location_x[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.562      ;
; -0.525 ; TrainMovement:m2|shift_y[0]    ; TrainMovement:m2|shift_y[2]    ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.561      ;
; -0.525 ; TrainMovement:m2|location_y[4] ; TrainMovement:m2|location_y[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.561      ;
; -0.525 ; TrainMovement:m2|shift_y[2]    ; TrainMovement:m2|location_y[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.561      ;
; -0.525 ; TrainMovement:m2|location_x[1] ; TrainMovement:m2|location_x[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.561      ;
; -0.511 ; TrainMovement:m2|location_x[5] ; TrainMovement:m2|location_x[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.547      ;
; -0.490 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[2] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.526      ;
; -0.490 ; TrainMovement:m2|location_x[2] ; TrainMovement:m2|location_x[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.526      ;
; -0.486 ; TrainMovement:m2|location_y[3] ; TrainMovement:m2|location_y[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.522      ;
; -0.485 ; TrainMovement:m2|shift_y[1]    ; TrainMovement:m2|location_y[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.521      ;
; -0.455 ; TrainMovement:m2|location_x[4] ; TrainMovement:m2|location_x[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.491      ;
; -0.455 ; TrainMovement:m2|location_x[3] ; TrainMovement:m2|location_x[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.491      ;
; -0.454 ; TrainMovement:m2|shift_y[0]    ; TrainMovement:m2|shift_y[1]    ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.490      ;
; -0.454 ; TrainMovement:m2|location_x[6] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.490      ;
; -0.454 ; TrainMovement:m2|location_y[4] ; TrainMovement:m2|location_y[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.490      ;
; -0.454 ; TrainMovement:m2|shift_y[2]    ; TrainMovement:m2|location_y[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.490      ;
; -0.454 ; TrainMovement:m2|location_x[1] ; TrainMovement:m2|location_x[2] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.490      ;
; -0.419 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[1] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.455      ;
; -0.419 ; TrainMovement:m2|location_x[2] ; TrainMovement:m2|location_x[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.455      ;
; -0.415 ; TrainMovement:m2|location_y[5] ; TrainMovement:m2|location_y[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.451      ;
; -0.415 ; TrainMovement:m2|location_y[3] ; TrainMovement:m2|location_y[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.451      ;
; -0.414 ; TrainMovement:m2|shift_y[1]    ; TrainMovement:m2|shift_y[2]    ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.450      ;
; -0.069 ; TrainMovement:m2|location_x[4] ; TrainMovement:m2|location_x[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.105      ;
; -0.068 ; TrainMovement:m2|location_x[6] ; TrainMovement:m2|location_x[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.104      ;
; -0.068 ; TrainMovement:m2|location_y[4] ; TrainMovement:m2|location_y[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.104      ;
; -0.068 ; TrainMovement:m2|shift_y[2]    ; TrainMovement:m2|shift_y[2]    ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.104      ;
; -0.067 ; TrainMovement:m2|shift_y[0]    ; TrainMovement:m2|shift_y[0]    ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.103      ;
; -0.067 ; TrainMovement:m2|location_x[3] ; TrainMovement:m2|location_x[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.103      ;
; -0.066 ; TrainMovement:m2|location_x[1] ; TrainMovement:m2|location_x[1] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.102      ;
; -0.036 ; TrainMovement:m2|location_x[5] ; TrainMovement:m2|location_x[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.072      ;
; -0.036 ; TrainMovement:m2|location_x[2] ; TrainMovement:m2|location_x[2] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.072      ;
; -0.032 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[0] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.068      ;
; -0.032 ; TrainMovement:m2|location_y[5] ; TrainMovement:m2|location_y[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.068      ;
; -0.032 ; TrainMovement:m2|location_y[3] ; TrainMovement:m2|location_y[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.068      ;
; -0.031 ; TrainMovement:m2|shift_y[1]    ; TrainMovement:m2|shift_y[1]    ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 1.067      ;
; 0.243  ; TrainMovement:m2|location_y[6] ; TrainMovement:m2|location_y[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.793      ;
; 0.249  ; TrainMovement:m2|location_x[7] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.787      ;
+--------+--------------------------------+--------------------------------+-------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                              ;
+--------+--------------------------------+----------------------+-------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node              ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------+-------------------+-------------+--------------+------------+------------+
; -0.659 ; TrainMovement:m2|shift_y[0]    ; DataPath:m0|Y_out[6] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 2.088      ;
; -0.640 ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[7] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 2.069      ;
; -0.588 ; TrainMovement:m2|shift_y[0]    ; DataPath:m0|Y_out[5] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 2.017      ;
; -0.588 ; TrainMovement:m2|shift_y[1]    ; DataPath:m0|Y_out[6] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 2.017      ;
; -0.569 ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[6] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.998      ;
; -0.555 ; TrainMovement:m2|location_x[1] ; DataPath:m0|X_out[7] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.984      ;
; -0.543 ; TrainMovement:m2|shift_y[2]    ; DataPath:m0|Y_out[6] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.972      ;
; -0.527 ; TrainMovement:m2|location_x[2] ; DataPath:m0|X_out[7] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.956      ;
; -0.517 ; TrainMovement:m2|shift_y[1]    ; DataPath:m0|Y_out[5] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.946      ;
; -0.498 ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[5] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.927      ;
; -0.484 ; TrainMovement:m2|location_x[1] ; DataPath:m0|X_out[6] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.913      ;
; -0.472 ; TrainMovement:m2|shift_y[2]    ; DataPath:m0|Y_out[5] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.901      ;
; -0.456 ; TrainMovement:m2|location_x[3] ; DataPath:m0|X_out[7] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.885      ;
; -0.456 ; TrainMovement:m2|location_x[2] ; DataPath:m0|X_out[6] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.885      ;
; -0.435 ; TrainMovement:m2|location_y[3] ; DataPath:m0|Y_out[6] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.864      ;
; -0.429 ; TrainMovement:m2|shift_y[0]    ; DataPath:m0|Y_out[4] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.858      ;
; -0.427 ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[4] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.856      ;
; -0.413 ; TrainMovement:m2|location_x[1] ; DataPath:m0|X_out[5] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.842      ;
; -0.385 ; TrainMovement:m2|location_x[3] ; DataPath:m0|X_out[6] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.814      ;
; -0.385 ; TrainMovement:m2|location_x[2] ; DataPath:m0|X_out[5] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.814      ;
; -0.383 ; TrainMovement:m2|location_x[4] ; DataPath:m0|X_out[7] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.812      ;
; -0.375 ; TrainMovement:m2|location_y[4] ; DataPath:m0|Y_out[6] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.804      ;
; -0.364 ; TrainMovement:m2|location_y[3] ; DataPath:m0|Y_out[5] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.793      ;
; -0.358 ; TrainMovement:m2|shift_y[0]    ; DataPath:m0|Y_out[3] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.787      ;
; -0.358 ; TrainMovement:m2|shift_y[1]    ; DataPath:m0|Y_out[4] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.787      ;
; -0.356 ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[3] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.785      ;
; -0.342 ; TrainMovement:m2|location_x[1] ; DataPath:m0|X_out[4] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.771      ;
; -0.314 ; TrainMovement:m2|location_x[3] ; DataPath:m0|X_out[5] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.743      ;
; -0.314 ; TrainMovement:m2|location_x[2] ; DataPath:m0|X_out[4] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.743      ;
; -0.313 ; TrainMovement:m2|shift_y[2]    ; DataPath:m0|Y_out[4] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.742      ;
; -0.312 ; TrainMovement:m2|location_x[4] ; DataPath:m0|X_out[6] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.741      ;
; -0.304 ; TrainMovement:m2|location_y[4] ; DataPath:m0|Y_out[5] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.733      ;
; -0.287 ; TrainMovement:m2|shift_y[0]    ; DataPath:m0|Y_out[2] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.716      ;
; -0.287 ; TrainMovement:m2|shift_y[1]    ; DataPath:m0|Y_out[3] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.716      ;
; -0.285 ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[2] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.714      ;
; -0.271 ; TrainMovement:m2|location_x[5] ; DataPath:m0|X_out[7] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.700      ;
; -0.271 ; TrainMovement:m2|location_x[1] ; DataPath:m0|X_out[3] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.700      ;
; -0.243 ; TrainMovement:m2|location_x[3] ; DataPath:m0|X_out[4] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.672      ;
; -0.243 ; TrainMovement:m2|location_x[2] ; DataPath:m0|X_out[3] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.672      ;
; -0.242 ; TrainMovement:m2|shift_y[2]    ; DataPath:m0|Y_out[3] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.671      ;
; -0.241 ; TrainMovement:m2|location_x[4] ; DataPath:m0|X_out[5] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.670      ;
; -0.218 ; TrainMovement:m2|location_x[6] ; DataPath:m0|X_out[7] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.647      ;
; -0.216 ; TrainMovement:m2|shift_y[0]    ; DataPath:m0|Y_out[1] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.645      ;
; -0.216 ; TrainMovement:m2|shift_y[1]    ; DataPath:m0|Y_out[2] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.645      ;
; -0.214 ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[1] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.643      ;
; -0.213 ; TrainMovement:m2|location_y[5] ; DataPath:m0|Y_out[6] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.642      ;
; -0.205 ; TrainMovement:m2|location_y[3] ; DataPath:m0|Y_out[4] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.634      ;
; -0.200 ; TrainMovement:m2|location_x[5] ; DataPath:m0|X_out[6] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.629      ;
; -0.200 ; TrainMovement:m2|location_x[1] ; DataPath:m0|X_out[2] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.629      ;
; 0.143  ; TrainMovement:m2|location_x[3] ; DataPath:m0|X_out[3] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.286      ;
; 0.143  ; TrainMovement:m2|location_x[2] ; DataPath:m0|X_out[2] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.286      ;
; 0.144  ; TrainMovement:m2|shift_y[2]    ; DataPath:m0|Y_out[2] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.285      ;
; 0.145  ; TrainMovement:m2|location_x[4] ; DataPath:m0|X_out[4] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.284      ;
; 0.165  ; TrainMovement:m2|location_x[6] ; DataPath:m0|X_out[6] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.264      ;
; 0.167  ; TrainMovement:m2|shift_y[1]    ; DataPath:m0|Y_out[1] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.262      ;
; 0.169  ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[0] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.260      ;
; 0.170  ; TrainMovement:m2|location_y[5] ; DataPath:m0|Y_out[5] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.259      ;
; 0.171  ; TrainMovement:m2|shift_y[0]    ; DataPath:m0|Y_out[0] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.258      ;
; 0.171  ; TrainMovement:m2|location_y[4] ; DataPath:m0|Y_out[4] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.258      ;
; 0.178  ; TrainMovement:m2|location_y[3] ; DataPath:m0|Y_out[3] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.251      ;
; 0.186  ; TrainMovement:m2|location_x[5] ; DataPath:m0|X_out[5] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.243      ;
; 0.187  ; TrainMovement:m2|location_x[1] ; DataPath:m0|X_out[1] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 1.242      ;
; 0.452  ; TrainMovement:m2|location_y[6] ; DataPath:m0|Y_out[6] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 0.977      ;
; 0.457  ; TrainMovement:m2|location_x[7] ; DataPath:m0|X_out[7] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.393      ; 0.972      ;
; 2.828  ; Delay:c0|out_time              ; Delay:c0|out_time    ; Delay:c0|out_time ; CLOCK_50    ; 0.500        ; 2.699      ; 0.657      ;
; 2.832  ; DataPath:m0|address[7]         ; DataPath:m0|Y_out[6] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 17.223     ;
; 2.840  ; DataPath:m0|address[0]         ; DataPath:m0|X_out[7] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 17.215     ;
; 2.866  ; DataPath:m0|address[4]         ; DataPath:m0|Y_out[6] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 17.189     ;
; 2.903  ; DataPath:m0|address[7]         ; DataPath:m0|Y_out[5] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 17.152     ;
; 2.903  ; DataPath:m0|address[1]         ; DataPath:m0|X_out[7] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 17.152     ;
; 2.911  ; DataPath:m0|address[0]         ; DataPath:m0|X_out[6] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 17.144     ;
; 2.932  ; DataPath:m0|address[3]         ; DataPath:m0|X_out[7] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 17.123     ;
; 2.937  ; DataPath:m0|address[4]         ; DataPath:m0|Y_out[5] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 17.118     ;
; 2.939  ; DataPath:m0|address[0]         ; DataPath:m0|Y_out[6] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 17.116     ;
; 2.974  ; DataPath:m0|address[1]         ; DataPath:m0|X_out[6] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 17.081     ;
; 2.982  ; DataPath:m0|address[0]         ; DataPath:m0|X_out[5] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 17.073     ;
; 3.003  ; DataPath:m0|address[3]         ; DataPath:m0|X_out[6] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 17.052     ;
; 3.006  ; DataPath:m0|address[6]         ; DataPath:m0|Y_out[6] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 17.049     ;
; 3.010  ; DataPath:m0|address[0]         ; DataPath:m0|Y_out[5] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 17.045     ;
; 3.045  ; DataPath:m0|address[1]         ; DataPath:m0|X_out[5] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 17.010     ;
; 3.053  ; DataPath:m0|address[0]         ; DataPath:m0|X_out[4] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 17.002     ;
; 3.062  ; DataPath:m0|address[7]         ; DataPath:m0|Y_out[4] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 16.993     ;
; 3.065  ; DataPath:m0|address[2]         ; DataPath:m0|X_out[7] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 16.990     ;
; 3.074  ; DataPath:m0|address[3]         ; DataPath:m0|X_out[5] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 16.981     ;
; 3.077  ; DataPath:m0|address[6]         ; DataPath:m0|Y_out[5] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 16.978     ;
; 3.084  ; DataPath:m0|address[1]         ; DataPath:m0|Y_out[6] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 16.971     ;
; 3.096  ; DataPath:m0|address[4]         ; DataPath:m0|Y_out[4] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 16.959     ;
; 3.113  ; DataPath:m0|address[3]         ; DataPath:m0|Y_out[6] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 16.942     ;
; 3.116  ; DataPath:m0|address[1]         ; DataPath:m0|X_out[4] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 16.939     ;
; 3.124  ; DataPath:m0|address[0]         ; DataPath:m0|X_out[3] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 16.931     ;
; 3.133  ; DataPath:m0|address[7]         ; DataPath:m0|Y_out[3] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 16.922     ;
; 3.136  ; DataPath:m0|address[2]         ; DataPath:m0|X_out[6] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 16.919     ;
; 3.141  ; DataPath:m0|address[5]         ; DataPath:m0|Y_out[6] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 16.914     ;
; 3.145  ; DataPath:m0|address[3]         ; DataPath:m0|X_out[4] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 16.910     ;
; 3.155  ; DataPath:m0|address[1]         ; DataPath:m0|Y_out[5] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 16.900     ;
; 3.167  ; DataPath:m0|address[4]         ; DataPath:m0|Y_out[3] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 16.888     ;
; 3.169  ; DataPath:m0|address[0]         ; DataPath:m0|Y_out[4] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 16.886     ;
; 3.184  ; DataPath:m0|address[3]         ; DataPath:m0|Y_out[5] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 16.871     ;
; 3.187  ; DataPath:m0|address[1]         ; DataPath:m0|X_out[3] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 16.868     ;
; 3.204  ; DataPath:m0|address[7]         ; DataPath:m0|Y_out[2] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.019      ; 16.851     ;
+--------+--------------------------------+----------------------+-------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 33.171 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.877      ;
; 33.171 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.877      ;
; 33.171 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.877      ;
; 33.171 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.877      ;
; 33.171 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.877      ;
; 33.171 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.877      ;
; 33.171 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.877      ;
; 33.171 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.877      ;
; 33.171 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.877      ;
; 33.171 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.877      ;
; 33.171 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.877      ;
; 33.171 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.877      ;
; 33.214 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.834      ;
; 33.214 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.834      ;
; 33.214 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.834      ;
; 33.214 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.834      ;
; 33.214 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.834      ;
; 33.214 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.834      ;
; 33.214 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.834      ;
; 33.214 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.834      ;
; 33.214 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.834      ;
; 33.214 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.834      ;
; 33.214 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.834      ;
; 33.214 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.834      ;
; 33.320 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.728      ;
; 33.320 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.728      ;
; 33.320 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.728      ;
; 33.320 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.728      ;
; 33.320 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.728      ;
; 33.320 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.728      ;
; 33.320 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.728      ;
; 33.320 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.728      ;
; 33.320 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.728      ;
; 33.320 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.728      ;
; 33.320 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.728      ;
; 33.320 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.728      ;
; 33.412 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 6.629      ;
; 33.412 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 6.629      ;
; 33.412 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 6.629      ;
; 33.412 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 6.629      ;
; 33.412 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 6.629      ;
; 33.412 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 6.629      ;
; 33.412 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 6.629      ;
; 33.412 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 6.629      ;
; 33.412 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 6.629      ;
; 33.412 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 6.629      ;
; 33.412 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 6.629      ;
; 33.412 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 6.629      ;
; 33.439 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 6.606      ;
; 33.439 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 6.606      ;
; 33.439 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 6.606      ;
; 33.439 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 6.606      ;
; 33.439 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 6.606      ;
; 33.439 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 6.606      ;
; 33.439 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 6.606      ;
; 33.439 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 6.606      ;
; 33.439 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 6.606      ;
; 33.439 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 6.606      ;
; 33.439 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 6.606      ;
; 33.439 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 6.606      ;
; 33.444 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 6.586      ;
; 33.444 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 6.586      ;
; 33.444 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 6.586      ;
; 33.444 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 6.586      ;
; 33.444 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 6.586      ;
; 33.444 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 6.586      ;
; 33.444 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 6.586      ;
; 33.444 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 6.586      ;
; 33.444 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 6.586      ;
; 33.444 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 6.586      ;
; 33.444 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 6.586      ;
; 33.444 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 6.586      ;
; 33.452 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.596      ;
; 33.452 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.596      ;
; 33.452 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.596      ;
; 33.452 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.596      ;
; 33.452 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.596      ;
; 33.452 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.596      ;
; 33.452 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.596      ;
; 33.452 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.596      ;
; 33.452 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.596      ;
; 33.452 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.596      ;
; 33.452 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.596      ;
; 33.452 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.596      ;
; 33.455 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 6.586      ;
; 33.455 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 6.586      ;
; 33.455 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 6.586      ;
; 33.455 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 6.586      ;
; 33.455 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 6.586      ;
; 33.455 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 6.586      ;
; 33.455 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 6.586      ;
; 33.455 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 6.586      ;
; 33.455 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 6.586      ;
; 33.455 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 6.586      ;
; 33.455 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 6.586      ;
; 33.455 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 6.586      ;
; 33.456 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a7~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 6.584      ;
; 33.456 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a7~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 6.584      ;
; 33.456 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a7~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 6.584      ;
; 33.456 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a7~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 6.584      ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                               ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                              ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; -2.558 ; Delay:c0|out_time              ; Delay:c0|out_time                                                                                                    ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 2.699      ; 0.657      ;
; -2.058 ; Delay:c0|out_time              ; Delay:c0|out_time                                                                                                    ; Delay:c0|out_time ; CLOCK_50    ; -0.500       ; 2.699      ; 0.657      ;
; 0.313  ; TrainMovement:m2|location_x[7] ; DataPath:m0|X_out[7]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 0.972      ;
; 0.318  ; TrainMovement:m2|location_y[6] ; DataPath:m0|Y_out[6]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 0.977      ;
; 0.583  ; TrainMovement:m2|location_x[1] ; DataPath:m0|X_out[1]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.242      ;
; 0.584  ; TrainMovement:m2|location_x[5] ; DataPath:m0|X_out[5]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.243      ;
; 0.592  ; TrainMovement:m2|location_y[3] ; DataPath:m0|Y_out[3]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.251      ;
; 0.599  ; TrainMovement:m2|shift_y[0]    ; DataPath:m0|Y_out[0]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.258      ;
; 0.599  ; TrainMovement:m2|location_y[4] ; DataPath:m0|Y_out[4]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.258      ;
; 0.600  ; TrainMovement:m2|location_y[5] ; DataPath:m0|Y_out[5]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.259      ;
; 0.601  ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[0]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.260      ;
; 0.603  ; TrainMovement:m2|shift_y[1]    ; DataPath:m0|Y_out[1]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.262      ;
; 0.605  ; TrainMovement:m2|location_x[6] ; DataPath:m0|X_out[6]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.264      ;
; 0.625  ; TrainMovement:m2|location_x[4] ; DataPath:m0|X_out[4]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.284      ;
; 0.626  ; TrainMovement:m2|shift_y[2]    ; DataPath:m0|Y_out[2]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.285      ;
; 0.627  ; TrainMovement:m2|location_x[2] ; DataPath:m0|X_out[2]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.286      ;
; 0.627  ; TrainMovement:m2|location_x[3] ; DataPath:m0|X_out[3]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.286      ;
; 0.673  ; DataPath:m0|address[0]         ; DataPath:m0|up:comb_3|altsyncram:altsyncram_component|altsyncram_7d71:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.064      ; 0.971      ;
; 0.795  ; Delay:c0|cycle_count[6]        ; Delay:c0|cycle_count[6]                                                                                              ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.802  ; Delay:c0|cycle_count[11]       ; Delay:c0|cycle_count[11]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.806  ; Delay:c0|cycle_count[20]       ; Delay:c0|cycle_count[20]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Delay:c0|cycle_count[17]       ; Delay:c0|cycle_count[17]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.809  ; Delay:c0|cycle_count[22]       ; Delay:c0|cycle_count[22]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.809  ; Delay:c0|cycle_count[24]       ; Delay:c0|cycle_count[24]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.811  ; Delay:c0|cycle_count[14]       ; Delay:c0|cycle_count[14]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.077      ;
; 0.830  ; Delay:c0|cycle_count[16]       ; Delay:c0|cycle_count[16]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.096      ;
; 0.833  ; Delay:c0|cycle_count[7]        ; Delay:c0|cycle_count[7]                                                                                              ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.099      ;
; 0.835  ; Delay:c0|cycle_count[3]        ; Delay:c0|cycle_count[3]                                                                                              ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; Delay:c0|cycle_count[0]        ; Delay:c0|cycle_count[0]                                                                                              ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.845  ; Delay:c0|cycle_count[21]       ; Delay:c0|cycle_count[21]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846  ; Delay:c0|cycle_count[23]       ; Delay:c0|cycle_count[23]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.847  ; Delay:c0|cycle_count[25]       ; Delay:c0|cycle_count[25]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.113      ;
; 0.921  ; DataPath:m0|address[6]         ; DataPath:m0|up:comb_3|altsyncram:altsyncram_component|altsyncram_7d71:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.064      ; 1.219      ;
; 0.923  ; DataPath:m0|address[3]         ; DataPath:m0|up:comb_3|altsyncram:altsyncram_component|altsyncram_7d71:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.064      ; 1.221      ;
; 0.929  ; DataPath:m0|address[1]         ; DataPath:m0|up:comb_3|altsyncram:altsyncram_component|altsyncram_7d71:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.064      ; 1.227      ;
; 0.932  ; DataPath:m0|address[2]         ; DataPath:m0|up:comb_3|altsyncram:altsyncram_component|altsyncram_7d71:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.064      ; 1.230      ;
; 0.946  ; DataPath:m0|address[5]         ; DataPath:m0|up:comb_3|altsyncram:altsyncram_component|altsyncram_7d71:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.064      ; 1.244      ;
; 0.970  ; TrainMovement:m2|location_x[5] ; DataPath:m0|X_out[6]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.629      ;
; 0.970  ; TrainMovement:m2|location_x[1] ; DataPath:m0|X_out[2]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.629      ;
; 0.975  ; TrainMovement:m2|location_y[3] ; DataPath:m0|Y_out[4]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.634      ;
; 0.983  ; TrainMovement:m2|location_y[5] ; DataPath:m0|Y_out[6]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.642      ;
; 0.984  ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[1]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.643      ;
; 0.986  ; TrainMovement:m2|shift_y[0]    ; DataPath:m0|Y_out[1]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.645      ;
; 0.986  ; TrainMovement:m2|shift_y[1]    ; DataPath:m0|Y_out[2]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.645      ;
; 0.988  ; TrainMovement:m2|location_x[6] ; DataPath:m0|X_out[7]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.647      ;
; 1.011  ; TrainMovement:m2|location_x[4] ; DataPath:m0|X_out[5]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.670      ;
; 1.012  ; TrainMovement:m2|shift_y[2]    ; DataPath:m0|Y_out[3]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.671      ;
; 1.013  ; TrainMovement:m2|location_x[3] ; DataPath:m0|X_out[4]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.672      ;
; 1.013  ; TrainMovement:m2|location_x[2] ; DataPath:m0|X_out[3]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.672      ;
; 1.041  ; TrainMovement:m2|location_x[5] ; DataPath:m0|X_out[7]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.700      ;
; 1.041  ; TrainMovement:m2|location_x[1] ; DataPath:m0|X_out[3]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.700      ;
; 1.055  ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[2]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.714      ;
; 1.057  ; TrainMovement:m2|shift_y[0]    ; DataPath:m0|Y_out[2]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.716      ;
; 1.057  ; TrainMovement:m2|shift_y[1]    ; DataPath:m0|Y_out[3]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.716      ;
; 1.074  ; TrainMovement:m2|location_y[4] ; DataPath:m0|Y_out[5]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.733      ;
; 1.082  ; TrainMovement:m2|location_x[4] ; DataPath:m0|X_out[6]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.741      ;
; 1.083  ; TrainMovement:m2|shift_y[2]    ; DataPath:m0|Y_out[4]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.742      ;
; 1.084  ; TrainMovement:m2|location_x[3] ; DataPath:m0|X_out[5]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.743      ;
; 1.084  ; TrainMovement:m2|location_x[2] ; DataPath:m0|X_out[4]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.743      ;
; 1.112  ; TrainMovement:m2|location_x[1] ; DataPath:m0|X_out[4]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.771      ;
; 1.126  ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[3]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.785      ;
; 1.128  ; TrainMovement:m2|shift_y[0]    ; DataPath:m0|Y_out[3]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.787      ;
; 1.128  ; TrainMovement:m2|shift_y[1]    ; DataPath:m0|Y_out[4]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.787      ;
; 1.134  ; TrainMovement:m2|location_y[3] ; DataPath:m0|Y_out[5]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.793      ;
; 1.145  ; TrainMovement:m2|location_y[4] ; DataPath:m0|Y_out[6]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.804      ;
; 1.153  ; TrainMovement:m2|location_x[4] ; DataPath:m0|X_out[7]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.812      ;
; 1.155  ; TrainMovement:m2|location_x[3] ; DataPath:m0|X_out[6]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.814      ;
; 1.155  ; TrainMovement:m2|location_x[2] ; DataPath:m0|X_out[5]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.814      ;
; 1.178  ; Delay:c0|cycle_count[6]        ; Delay:c0|cycle_count[7]                                                                                              ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.444      ;
; 1.183  ; TrainMovement:m2|location_x[1] ; DataPath:m0|X_out[5]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.842      ;
; 1.185  ; Delay:c0|cycle_count[5]        ; Delay:c0|cycle_count[6]                                                                                              ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.451      ;
; 1.192  ; Delay:c0|cycle_count[22]       ; Delay:c0|cycle_count[23]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.458      ;
; 1.192  ; Delay:c0|cycle_count[24]       ; Delay:c0|cycle_count[25]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.458      ;
; 1.197  ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[4]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.856      ;
; 1.199  ; TrainMovement:m2|shift_y[0]    ; DataPath:m0|Y_out[4]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.858      ;
; 1.205  ; TrainMovement:m2|location_y[3] ; DataPath:m0|Y_out[6]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.864      ;
; 1.216  ; Delay:c0|cycle_count[16]       ; Delay:c0|cycle_count[17]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.482      ;
; 1.226  ; TrainMovement:m2|location_x[3] ; DataPath:m0|X_out[7]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.885      ;
; 1.226  ; TrainMovement:m2|location_x[2] ; DataPath:m0|X_out[6]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.885      ;
; 1.231  ; Delay:c0|cycle_count[21]       ; Delay:c0|cycle_count[22]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.497      ;
; 1.232  ; Delay:c0|cycle_count[23]       ; Delay:c0|cycle_count[24]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.498      ;
; 1.242  ; TrainMovement:m2|shift_y[2]    ; DataPath:m0|Y_out[5]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.901      ;
; 1.244  ; DataPath:m0|address[4]         ; DataPath:m0|up:comb_3|altsyncram:altsyncram_component|altsyncram_7d71:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.064      ; 1.542      ;
; 1.254  ; TrainMovement:m2|location_x[1] ; DataPath:m0|X_out[6]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.913      ;
; 1.256  ; Delay:c0|cycle_count[5]        ; Delay:c0|cycle_count[7]                                                                                              ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.522      ;
; 1.263  ; Delay:c0|cycle_count[22]       ; Delay:c0|cycle_count[24]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.529      ;
; 1.265  ; Delay:c0|cycle_count[14]       ; Delay:c0|cycle_count[16]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.531      ;
; 1.268  ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[5]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.927      ;
; 1.281  ; Delay:c0|cycle_count[20]       ; Delay:c0|cycle_count[21]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.547      ;
; 1.287  ; TrainMovement:m2|shift_y[1]    ; DataPath:m0|Y_out[5]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.946      ;
; 1.297  ; TrainMovement:m2|location_x[2] ; DataPath:m0|X_out[7]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.956      ;
; 1.302  ; Delay:c0|cycle_count[21]       ; Delay:c0|cycle_count[23]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.568      ;
; 1.303  ; Delay:c0|cycle_count[23]       ; Delay:c0|cycle_count[25]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.569      ;
; 1.313  ; TrainMovement:m2|shift_y[2]    ; DataPath:m0|Y_out[6]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.972      ;
; 1.325  ; TrainMovement:m2|location_x[1] ; DataPath:m0|X_out[7]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.984      ;
; 1.331  ; Delay:c0|cycle_count[17]       ; Delay:c0|cycle_count[20]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.597      ;
; 1.334  ; Delay:c0|cycle_count[22]       ; Delay:c0|cycle_count[25]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.600      ;
; 1.336  ; Delay:c0|cycle_count[5]        ; Delay:c0|cycle_count[5]                                                                                              ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.602      ;
; 1.336  ; Delay:c0|cycle_count[14]       ; Delay:c0|cycle_count[17]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.602      ;
; 1.339  ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[6]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.393      ; 1.998      ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.516 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.519 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.522 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.524 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.653 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.919      ;
; 0.669 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.935      ;
; 0.726 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.990      ;
; 0.728 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.994      ;
; 0.805 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.818 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.084      ;
; 0.824 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.090      ;
; 0.826 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.092      ;
; 0.838 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.841 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.845 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.111      ;
; 0.854 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.120      ;
; 0.857 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.123      ;
; 0.858 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.124      ;
; 0.869 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.135      ;
; 0.949 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.215      ;
; 0.971 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.237      ;
; 1.004 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.268      ;
; 1.017 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.283      ;
; 1.019 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.300      ;
; 1.107 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.373      ;
; 1.144 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.410      ;
; 1.170 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a14~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.473      ;
; 1.179 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.482      ;
; 1.181 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.447      ;
; 1.198 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.464      ;
; 1.199 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.465      ;
; 1.201 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.467      ;
; 1.207 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.473      ;
; 1.227 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.493      ;
; 1.228 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.494      ;
; 1.238 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 1.570      ;
; 1.240 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.506      ;
; 1.242 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a4~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 1.562      ;
; 1.244 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.510      ;
; 1.248 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.093      ; 1.575      ;
; 1.252 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.518      ;
; 1.255 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.521      ;
; 1.257 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.523      ;
; 1.266 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.266 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.272 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.538      ;
; 1.280 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.546      ;
; 1.298 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.564      ;
; 1.301 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.567      ;
; 1.311 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.577      ;
; 1.314 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.580      ;
; 1.337 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.603      ;
; 1.343 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.609      ;
; 1.344 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.610      ;
; 1.347 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.613      ;
; 1.349 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.615      ;
; 1.351 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.617      ;
; 1.373 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.639      ;
; 1.377 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.643      ;
; 1.384 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a14~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.689      ;
; 1.384 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.650      ;
; 1.385 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.651      ;
; 1.387 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.653      ;
; 1.398 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.666      ;
; 1.411 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.677      ;
; 1.411 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.677      ;
; 1.414 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.680      ;
; 1.415 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.681      ;
; 1.422 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.688      ;
; 1.425 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.689      ;
; 1.440 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 1.719      ;
; 1.443 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.709      ;
; 1.444 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.710      ;
; 1.446 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.759      ;
; 1.448 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.714      ;
; 1.451 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a8~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.093      ; 1.778      ;
; 1.455 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.094      ; 1.783      ;
; 1.458 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.724      ;
; 1.460 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a7~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 1.780      ;
; 1.465 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.096      ; 1.795      ;
; 1.465 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.786      ;
; 1.468 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 1.800      ;
; 1.470 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.736      ;
; 1.472 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.784      ;
; 1.476 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 1.808      ;
; 1.476 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.093      ; 1.803      ;
; 1.476 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.093      ; 1.803      ;
; 1.480 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a4~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 1.800      ;
; 1.482 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.748      ;
; 1.482 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.748      ;
; 1.490 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.756      ;
; 1.496 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.760      ;
; 1.496 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.762      ;
; 1.502 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.768      ;
; 1.504 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.770      ;
; 1.511 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.775      ;
; 1.513 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.779      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Delay:c0|out_time'                                                                                                                     ;
+-------+--------------------------------+--------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.521 ; TrainMovement:m2|location_x[7] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.787      ;
; 0.527 ; TrainMovement:m2|location_y[6] ; TrainMovement:m2|location_y[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.793      ;
; 0.801 ; TrainMovement:m2|shift_y[1]    ; TrainMovement:m2|shift_y[1]    ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[0] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; TrainMovement:m2|location_y[3] ; TrainMovement:m2|location_y[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; TrainMovement:m2|location_y[5] ; TrainMovement:m2|location_y[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.068      ;
; 0.806 ; TrainMovement:m2|location_x[2] ; TrainMovement:m2|location_x[2] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; TrainMovement:m2|location_x[5] ; TrainMovement:m2|location_x[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.072      ;
; 0.836 ; TrainMovement:m2|location_x[1] ; TrainMovement:m2|location_x[1] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.102      ;
; 0.837 ; TrainMovement:m2|location_x[3] ; TrainMovement:m2|location_x[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.103      ;
; 0.837 ; TrainMovement:m2|shift_y[0]    ; TrainMovement:m2|shift_y[0]    ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.103      ;
; 0.838 ; TrainMovement:m2|location_x[6] ; TrainMovement:m2|location_x[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; TrainMovement:m2|shift_y[2]    ; TrainMovement:m2|shift_y[2]    ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; TrainMovement:m2|location_y[4] ; TrainMovement:m2|location_y[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; TrainMovement:m2|location_x[4] ; TrainMovement:m2|location_x[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.105      ;
; 1.184 ; TrainMovement:m2|shift_y[1]    ; TrainMovement:m2|shift_y[2]    ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.450      ;
; 1.185 ; TrainMovement:m2|location_y[5] ; TrainMovement:m2|location_y[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.451      ;
; 1.185 ; TrainMovement:m2|location_y[3] ; TrainMovement:m2|location_y[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.451      ;
; 1.189 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[1] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; TrainMovement:m2|location_x[2] ; TrainMovement:m2|location_x[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.455      ;
; 1.224 ; TrainMovement:m2|location_x[6] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; TrainMovement:m2|shift_y[0]    ; TrainMovement:m2|shift_y[1]    ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; TrainMovement:m2|shift_y[2]    ; TrainMovement:m2|location_y[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; TrainMovement:m2|location_y[4] ; TrainMovement:m2|location_y[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; TrainMovement:m2|location_x[1] ; TrainMovement:m2|location_x[2] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.490      ;
; 1.225 ; TrainMovement:m2|location_x[4] ; TrainMovement:m2|location_x[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; TrainMovement:m2|location_x[3] ; TrainMovement:m2|location_x[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.491      ;
; 1.255 ; TrainMovement:m2|shift_y[1]    ; TrainMovement:m2|location_y[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.521      ;
; 1.256 ; TrainMovement:m2|location_y[3] ; TrainMovement:m2|location_y[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.522      ;
; 1.260 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[2] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; TrainMovement:m2|location_x[2] ; TrainMovement:m2|location_x[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.526      ;
; 1.281 ; TrainMovement:m2|location_x[5] ; TrainMovement:m2|location_x[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.547      ;
; 1.295 ; TrainMovement:m2|shift_y[0]    ; TrainMovement:m2|shift_y[2]    ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; TrainMovement:m2|location_y[4] ; TrainMovement:m2|location_y[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; TrainMovement:m2|shift_y[2]    ; TrainMovement:m2|location_y[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; TrainMovement:m2|location_x[1] ; TrainMovement:m2|location_x[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.561      ;
; 1.296 ; TrainMovement:m2|location_x[3] ; TrainMovement:m2|location_x[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.562      ;
; 1.326 ; TrainMovement:m2|shift_y[1]    ; TrainMovement:m2|location_y[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.592      ;
; 1.327 ; TrainMovement:m2|location_y[3] ; TrainMovement:m2|location_y[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.593      ;
; 1.331 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.597      ;
; 1.331 ; TrainMovement:m2|location_x[2] ; TrainMovement:m2|location_x[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.597      ;
; 1.352 ; TrainMovement:m2|location_x[5] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.618      ;
; 1.366 ; TrainMovement:m2|shift_y[0]    ; TrainMovement:m2|location_y[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.632      ;
; 1.366 ; TrainMovement:m2|shift_y[2]    ; TrainMovement:m2|location_y[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.632      ;
; 1.366 ; TrainMovement:m2|location_x[1] ; TrainMovement:m2|location_x[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.632      ;
; 1.384 ; TrainMovement:m2|location_x[4] ; TrainMovement:m2|location_x[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.650      ;
; 1.397 ; TrainMovement:m2|shift_y[1]    ; TrainMovement:m2|location_y[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.663      ;
; 1.402 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.668      ;
; 1.437 ; TrainMovement:m2|shift_y[0]    ; TrainMovement:m2|location_y[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.703      ;
; 1.437 ; TrainMovement:m2|shift_y[2]    ; TrainMovement:m2|location_y[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.703      ;
; 1.437 ; TrainMovement:m2|location_x[1] ; TrainMovement:m2|location_x[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.703      ;
; 1.455 ; TrainMovement:m2|location_x[4] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.721      ;
; 1.455 ; TrainMovement:m2|location_x[3] ; TrainMovement:m2|location_x[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.721      ;
; 1.468 ; TrainMovement:m2|shift_y[1]    ; TrainMovement:m2|location_y[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.734      ;
; 1.473 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.739      ;
; 1.490 ; TrainMovement:m2|location_x[2] ; TrainMovement:m2|location_x[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.756      ;
; 1.508 ; TrainMovement:m2|shift_y[0]    ; TrainMovement:m2|location_y[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.774      ;
; 1.526 ; TrainMovement:m2|location_x[3] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.792      ;
; 1.561 ; TrainMovement:m2|location_x[2] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.827      ;
; 1.579 ; TrainMovement:m2|shift_y[0]    ; TrainMovement:m2|location_y[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.845      ;
; 1.596 ; TrainMovement:m2|location_x[1] ; TrainMovement:m2|location_x[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.862      ;
; 1.632 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.898      ;
; 1.667 ; TrainMovement:m2|location_x[1] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.933      ;
; 1.703 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 1.969      ;
+-------+--------------------------------+--------------------------------+-------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Delay:c0|out_time'                                                                         ;
+--------+--------------+----------------+------------------+-------------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock             ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+-------------------+------------+--------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_y[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_y[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_y[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_y[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_y[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_y[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_y[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_y[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|shift_y[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|shift_y[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|shift_y[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|shift_y[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|shift_y[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|shift_y[2]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; c0|out_time|regout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; c0|out_time|regout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; c0|out_time~clkctrl|inclk[0]   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; c0|out_time~clkctrl|inclk[0]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; c0|out_time~clkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; c0|out_time~clkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|location_x[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|location_x[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|location_x[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|location_x[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|location_x[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|location_x[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|location_x[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|location_x[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|location_x[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|location_x[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|location_x[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|location_x[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|location_x[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|location_x[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|location_x[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|location_x[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|location_y[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|location_y[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|location_y[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|location_y[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|location_y[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|location_y[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|location_y[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|location_y[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|shift_y[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|shift_y[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|shift_y[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|shift_y[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|shift_y[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|shift_y[2]|clk              ;
+--------+--------------+----------------+------------------+-------------------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+-----------+-------------------+-------+-------+------------+-------------------+
; Data Port ; Clock Port        ; Rise  ; Fall  ; Clock Edge ; Clock Reference   ;
+-----------+-------------------+-------+-------+------------+-------------------+
; SW[*]     ; CLOCK_50          ; 5.886 ; 5.886 ; Rise       ; CLOCK_50          ;
;  SW[0]    ; CLOCK_50          ; 5.886 ; 5.886 ; Rise       ; CLOCK_50          ;
; KEY[*]    ; Delay:c0|out_time ; 6.337 ; 6.337 ; Rise       ; Delay:c0|out_time ;
;  KEY[0]   ; Delay:c0|out_time ; 5.924 ; 5.924 ; Rise       ; Delay:c0|out_time ;
;  KEY[1]   ; Delay:c0|out_time ; 6.170 ; 6.170 ; Rise       ; Delay:c0|out_time ;
;  KEY[2]   ; Delay:c0|out_time ; 5.715 ; 5.715 ; Rise       ; Delay:c0|out_time ;
;  KEY[3]   ; Delay:c0|out_time ; 6.337 ; 6.337 ; Rise       ; Delay:c0|out_time ;
; SW[*]     ; Delay:c0|out_time ; 2.146 ; 2.146 ; Rise       ; Delay:c0|out_time ;
;  SW[0]    ; Delay:c0|out_time ; 2.146 ; 2.146 ; Rise       ; Delay:c0|out_time ;
+-----------+-------------------+-------+-------+------------+-------------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+-----------+-------------------+--------+--------+------------+-------------------+
; Data Port ; Clock Port        ; Rise   ; Fall   ; Clock Edge ; Clock Reference   ;
+-----------+-------------------+--------+--------+------------+-------------------+
; SW[*]     ; CLOCK_50          ; -1.106 ; -1.106 ; Rise       ; CLOCK_50          ;
;  SW[0]    ; CLOCK_50          ; -1.106 ; -1.106 ; Rise       ; CLOCK_50          ;
; KEY[*]    ; Delay:c0|out_time ; -4.419 ; -4.419 ; Rise       ; Delay:c0|out_time ;
;  KEY[0]   ; Delay:c0|out_time ; -4.766 ; -4.766 ; Rise       ; Delay:c0|out_time ;
;  KEY[1]   ; Delay:c0|out_time ; -4.419 ; -4.419 ; Rise       ; Delay:c0|out_time ;
;  KEY[2]   ; Delay:c0|out_time ; -4.747 ; -4.747 ; Rise       ; Delay:c0|out_time ;
;  KEY[3]   ; Delay:c0|out_time ; -4.819 ; -4.819 ; Rise       ; Delay:c0|out_time ;
; SW[*]     ; Delay:c0|out_time ; -0.798 ; -0.798 ; Rise       ; Delay:c0|out_time ;
;  SW[0]    ; Delay:c0|out_time ; -0.798 ; -0.798 ; Rise       ; Delay:c0|out_time ;
+-----------+-------------------+--------+--------+------------+-------------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 8.565 ; 8.565 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 8.055 ; 8.055 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 8.055 ; 8.055 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 8.309 ; 8.309 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 8.299 ; 8.299 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 8.373 ; 8.373 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 8.363 ; 8.363 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 8.565 ; 8.565 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 8.565 ; 8.565 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 8.555 ; 8.555 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 8.555 ; 8.555 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 4.849 ; 4.849 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 7.926 ; 7.926 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 7.893 ; 7.893 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 7.893 ; 7.893 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 7.692 ; 7.692 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 7.692 ; 7.692 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 7.702 ; 7.702 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 7.702 ; 7.702 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 7.896 ; 7.896 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 7.916 ; 7.916 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 7.926 ; 7.926 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 7.926 ; 7.926 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.826 ; 4.826 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 8.195 ; 8.195 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 8.195 ; 8.195 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 8.002 ; 8.002 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 8.002 ; 8.002 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 8.012 ; 8.012 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 8.012 ; 8.012 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 7.949 ; 7.949 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 7.929 ; 7.929 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 7.939 ; 7.939 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 7.623 ; 7.623 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 7.623 ; 7.623 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.625 ; 4.625 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.865 ; 4.865 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.865 ; 4.865 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.865 ; 4.865 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 5.119 ; 5.119 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 5.109 ; 5.109 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 5.183 ; 5.183 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 5.173 ; 5.173 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 5.375 ; 5.375 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 5.375 ; 5.375 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 5.365 ; 5.365 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 5.365 ; 5.365 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 4.849 ; 4.849 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 5.148 ; 5.148 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 5.349 ; 5.349 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 5.349 ; 5.349 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 5.148 ; 5.148 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 5.148 ; 5.148 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 5.158 ; 5.158 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 5.158 ; 5.158 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 5.352 ; 5.352 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 5.372 ; 5.372 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 5.382 ; 5.382 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 5.382 ; 5.382 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.826 ; 4.826 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.172 ; 5.172 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 5.744 ; 5.744 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 5.551 ; 5.551 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 5.551 ; 5.551 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 5.561 ; 5.561 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 5.561 ; 5.561 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 5.498 ; 5.498 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 5.478 ; 5.478 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 5.488 ; 5.488 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 5.172 ; 5.172 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 5.172 ; 5.172 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.625 ; 4.625 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; Delay:c0|out_time                     ; 0.113  ; 0.000         ;
; CLOCK_50                              ; 0.329  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 36.935 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; -1.599 ; -1.599        ;
; Delay:c0|out_time                     ; 0.238  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.238  ; 0.000         ;
+---------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; Delay:c0|out_time                     ; -0.500 ; -15.000       ;
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Delay:c0|out_time'                                                                                                                    ;
+-------+--------------------------------+--------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.113 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.919      ;
; 0.135 ; TrainMovement:m2|location_x[1] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.897      ;
; 0.148 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.884      ;
; 0.170 ; TrainMovement:m2|location_x[1] ; TrainMovement:m2|location_x[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.862      ;
; 0.182 ; TrainMovement:m2|location_x[2] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.850      ;
; 0.194 ; TrainMovement:m2|shift_y[0]    ; TrainMovement:m2|location_y[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.838      ;
; 0.204 ; TrainMovement:m2|location_x[3] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.828      ;
; 0.217 ; TrainMovement:m2|location_x[2] ; TrainMovement:m2|location_x[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.815      ;
; 0.229 ; TrainMovement:m2|shift_y[0]    ; TrainMovement:m2|location_y[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.803      ;
; 0.239 ; TrainMovement:m2|location_x[4] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.793      ;
; 0.239 ; TrainMovement:m2|location_x[3] ; TrainMovement:m2|location_x[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.793      ;
; 0.242 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.790      ;
; 0.244 ; TrainMovement:m2|shift_y[1]    ; TrainMovement:m2|location_y[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.788      ;
; 0.264 ; TrainMovement:m2|shift_y[0]    ; TrainMovement:m2|location_y[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.768      ;
; 0.264 ; TrainMovement:m2|shift_y[2]    ; TrainMovement:m2|location_y[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.768      ;
; 0.264 ; TrainMovement:m2|location_x[1] ; TrainMovement:m2|location_x[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.768      ;
; 0.274 ; TrainMovement:m2|location_x[4] ; TrainMovement:m2|location_x[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.758      ;
; 0.277 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.755      ;
; 0.279 ; TrainMovement:m2|shift_y[1]    ; TrainMovement:m2|location_y[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.753      ;
; 0.291 ; TrainMovement:m2|location_x[5] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.741      ;
; 0.299 ; TrainMovement:m2|shift_y[0]    ; TrainMovement:m2|location_y[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.733      ;
; 0.299 ; TrainMovement:m2|shift_y[2]    ; TrainMovement:m2|location_y[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.733      ;
; 0.299 ; TrainMovement:m2|location_x[1] ; TrainMovement:m2|location_x[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.733      ;
; 0.311 ; TrainMovement:m2|location_x[2] ; TrainMovement:m2|location_x[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.721      ;
; 0.312 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.720      ;
; 0.314 ; TrainMovement:m2|location_y[3] ; TrainMovement:m2|location_y[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.718      ;
; 0.314 ; TrainMovement:m2|shift_y[1]    ; TrainMovement:m2|location_y[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.718      ;
; 0.326 ; TrainMovement:m2|location_x[5] ; TrainMovement:m2|location_x[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.706      ;
; 0.333 ; TrainMovement:m2|location_y[4] ; TrainMovement:m2|location_y[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.699      ;
; 0.333 ; TrainMovement:m2|location_x[3] ; TrainMovement:m2|location_x[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.699      ;
; 0.334 ; TrainMovement:m2|shift_y[0]    ; TrainMovement:m2|shift_y[2]    ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.698      ;
; 0.334 ; TrainMovement:m2|shift_y[2]    ; TrainMovement:m2|location_y[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.698      ;
; 0.334 ; TrainMovement:m2|location_x[1] ; TrainMovement:m2|location_x[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.698      ;
; 0.346 ; TrainMovement:m2|location_x[2] ; TrainMovement:m2|location_x[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.686      ;
; 0.347 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[2] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.685      ;
; 0.349 ; TrainMovement:m2|location_y[3] ; TrainMovement:m2|location_y[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.683      ;
; 0.349 ; TrainMovement:m2|shift_y[1]    ; TrainMovement:m2|location_y[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.683      ;
; 0.368 ; TrainMovement:m2|location_y[4] ; TrainMovement:m2|location_y[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.664      ;
; 0.368 ; TrainMovement:m2|location_x[4] ; TrainMovement:m2|location_x[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.664      ;
; 0.368 ; TrainMovement:m2|location_x[3] ; TrainMovement:m2|location_x[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.664      ;
; 0.369 ; TrainMovement:m2|shift_y[0]    ; TrainMovement:m2|shift_y[1]    ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.663      ;
; 0.369 ; TrainMovement:m2|location_x[6] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.663      ;
; 0.369 ; TrainMovement:m2|shift_y[2]    ; TrainMovement:m2|location_y[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.663      ;
; 0.369 ; TrainMovement:m2|location_x[1] ; TrainMovement:m2|location_x[2] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.663      ;
; 0.381 ; TrainMovement:m2|location_x[2] ; TrainMovement:m2|location_x[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.651      ;
; 0.382 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[1] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.650      ;
; 0.384 ; TrainMovement:m2|location_y[5] ; TrainMovement:m2|location_y[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.648      ;
; 0.384 ; TrainMovement:m2|location_y[3] ; TrainMovement:m2|location_y[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.648      ;
; 0.384 ; TrainMovement:m2|shift_y[1]    ; TrainMovement:m2|shift_y[2]    ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.648      ;
; 0.508 ; TrainMovement:m2|location_y[4] ; TrainMovement:m2|location_y[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.524      ;
; 0.508 ; TrainMovement:m2|location_x[4] ; TrainMovement:m2|location_x[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.524      ;
; 0.508 ; TrainMovement:m2|location_x[3] ; TrainMovement:m2|location_x[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.524      ;
; 0.509 ; TrainMovement:m2|shift_y[0]    ; TrainMovement:m2|shift_y[0]    ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.523      ;
; 0.509 ; TrainMovement:m2|location_x[6] ; TrainMovement:m2|location_x[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.523      ;
; 0.509 ; TrainMovement:m2|shift_y[2]    ; TrainMovement:m2|shift_y[2]    ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.523      ;
; 0.509 ; TrainMovement:m2|location_x[1] ; TrainMovement:m2|location_x[1] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.523      ;
; 0.519 ; TrainMovement:m2|location_x[5] ; TrainMovement:m2|location_x[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.513      ;
; 0.519 ; TrainMovement:m2|location_x[2] ; TrainMovement:m2|location_x[2] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.513      ;
; 0.520 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[0] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.512      ;
; 0.522 ; TrainMovement:m2|location_y[5] ; TrainMovement:m2|location_y[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.510      ;
; 0.522 ; TrainMovement:m2|location_y[3] ; TrainMovement:m2|location_y[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.510      ;
; 0.522 ; TrainMovement:m2|shift_y[1]    ; TrainMovement:m2|shift_y[1]    ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.510      ;
; 0.639 ; TrainMovement:m2|location_y[6] ; TrainMovement:m2|location_y[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.393      ;
; 0.642 ; TrainMovement:m2|location_x[7] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 1.000        ; 0.000      ; 0.390      ;
+-------+--------------------------------+--------------------------------+-------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                              ;
+--------+--------------------------------+----------------------+-------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node              ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------+-------------------+-------------+--------------+------------+------------+
; 0.329  ; TrainMovement:m2|shift_y[0]    ; DataPath:m0|Y_out[6] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.970      ;
; 0.351  ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[7] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.948      ;
; 0.363  ; TrainMovement:m2|shift_y[1]    ; DataPath:m0|Y_out[6] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.936      ;
; 0.364  ; TrainMovement:m2|shift_y[0]    ; DataPath:m0|Y_out[5] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.935      ;
; 0.386  ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[6] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.913      ;
; 0.389  ; TrainMovement:m2|shift_y[2]    ; DataPath:m0|Y_out[6] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.910      ;
; 0.395  ; TrainMovement:m2|location_x[1] ; DataPath:m0|X_out[7] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.904      ;
; 0.398  ; TrainMovement:m2|shift_y[1]    ; DataPath:m0|Y_out[5] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.901      ;
; 0.413  ; TrainMovement:m2|location_x[2] ; DataPath:m0|X_out[7] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.886      ;
; 0.421  ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[5] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.878      ;
; 0.424  ; TrainMovement:m2|shift_y[2]    ; DataPath:m0|Y_out[5] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.875      ;
; 0.430  ; TrainMovement:m2|location_x[1] ; DataPath:m0|X_out[6] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.869      ;
; 0.438  ; TrainMovement:m2|location_y[3] ; DataPath:m0|Y_out[6] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.861      ;
; 0.448  ; TrainMovement:m2|location_x[2] ; DataPath:m0|X_out[6] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.851      ;
; 0.449  ; TrainMovement:m2|location_x[3] ; DataPath:m0|X_out[7] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.850      ;
; 0.456  ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[4] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.843      ;
; 0.458  ; TrainMovement:m2|shift_y[0]    ; DataPath:m0|Y_out[4] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.841      ;
; 0.465  ; TrainMovement:m2|location_x[1] ; DataPath:m0|X_out[5] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.834      ;
; 0.473  ; TrainMovement:m2|location_y[4] ; DataPath:m0|Y_out[6] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.826      ;
; 0.473  ; TrainMovement:m2|location_y[3] ; DataPath:m0|Y_out[5] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.826      ;
; 0.483  ; TrainMovement:m2|location_x[2] ; DataPath:m0|X_out[5] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.816      ;
; 0.484  ; TrainMovement:m2|location_x[4] ; DataPath:m0|X_out[7] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.815      ;
; 0.484  ; TrainMovement:m2|location_x[3] ; DataPath:m0|X_out[6] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.815      ;
; 0.491  ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[3] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.808      ;
; 0.492  ; TrainMovement:m2|shift_y[1]    ; DataPath:m0|Y_out[4] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.807      ;
; 0.493  ; TrainMovement:m2|shift_y[0]    ; DataPath:m0|Y_out[3] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.806      ;
; 0.500  ; TrainMovement:m2|location_x[1] ; DataPath:m0|X_out[4] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.799      ;
; 0.508  ; TrainMovement:m2|location_y[4] ; DataPath:m0|Y_out[5] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.791      ;
; 0.518  ; TrainMovement:m2|location_x[2] ; DataPath:m0|X_out[4] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.781      ;
; 0.518  ; TrainMovement:m2|shift_y[2]    ; DataPath:m0|Y_out[4] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.781      ;
; 0.519  ; TrainMovement:m2|location_x[4] ; DataPath:m0|X_out[6] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.780      ;
; 0.519  ; TrainMovement:m2|location_x[3] ; DataPath:m0|X_out[5] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.780      ;
; 0.526  ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[2] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.773      ;
; 0.527  ; TrainMovement:m2|shift_y[1]    ; DataPath:m0|Y_out[3] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.772      ;
; 0.528  ; TrainMovement:m2|shift_y[0]    ; DataPath:m0|Y_out[2] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.771      ;
; 0.531  ; TrainMovement:m2|location_x[5] ; DataPath:m0|X_out[7] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.768      ;
; 0.535  ; TrainMovement:m2|location_x[1] ; DataPath:m0|X_out[3] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.764      ;
; 0.553  ; TrainMovement:m2|location_x[2] ; DataPath:m0|X_out[3] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.746      ;
; 0.553  ; TrainMovement:m2|shift_y[2]    ; DataPath:m0|Y_out[3] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.746      ;
; 0.554  ; TrainMovement:m2|location_x[4] ; DataPath:m0|X_out[5] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.745      ;
; 0.554  ; TrainMovement:m2|location_x[3] ; DataPath:m0|X_out[4] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.745      ;
; 0.561  ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[1] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.738      ;
; 0.562  ; TrainMovement:m2|shift_y[1]    ; DataPath:m0|Y_out[2] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.737      ;
; 0.563  ; TrainMovement:m2|shift_y[0]    ; DataPath:m0|Y_out[1] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.736      ;
; 0.563  ; TrainMovement:m2|location_x[6] ; DataPath:m0|X_out[7] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.736      ;
; 0.564  ; TrainMovement:m2|location_y[5] ; DataPath:m0|Y_out[6] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.735      ;
; 0.566  ; TrainMovement:m2|location_x[5] ; DataPath:m0|X_out[6] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.733      ;
; 0.567  ; TrainMovement:m2|location_y[3] ; DataPath:m0|Y_out[4] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.732      ;
; 0.570  ; TrainMovement:m2|location_x[1] ; DataPath:m0|X_out[2] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.729      ;
; 0.693  ; TrainMovement:m2|location_x[2] ; DataPath:m0|X_out[2] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.606      ;
; 0.693  ; TrainMovement:m2|shift_y[2]    ; DataPath:m0|Y_out[2] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.606      ;
; 0.694  ; TrainMovement:m2|location_x[4] ; DataPath:m0|X_out[4] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.605      ;
; 0.694  ; TrainMovement:m2|location_x[3] ; DataPath:m0|X_out[3] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.605      ;
; 0.696  ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[0] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.603      ;
; 0.700  ; TrainMovement:m2|shift_y[1]    ; DataPath:m0|Y_out[1] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.599      ;
; 0.701  ; TrainMovement:m2|shift_y[0]    ; DataPath:m0|Y_out[0] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.598      ;
; 0.701  ; TrainMovement:m2|location_x[6] ; DataPath:m0|X_out[6] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.598      ;
; 0.701  ; TrainMovement:m2|location_y[4] ; DataPath:m0|Y_out[4] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.598      ;
; 0.702  ; TrainMovement:m2|location_y[5] ; DataPath:m0|Y_out[5] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.597      ;
; 0.705  ; TrainMovement:m2|location_y[3] ; DataPath:m0|Y_out[3] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.594      ;
; 0.706  ; TrainMovement:m2|location_x[5] ; DataPath:m0|X_out[5] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.593      ;
; 0.708  ; TrainMovement:m2|location_x[1] ; DataPath:m0|X_out[1] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.591      ;
; 0.824  ; TrainMovement:m2|location_y[6] ; DataPath:m0|Y_out[6] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.475      ;
; 0.827  ; TrainMovement:m2|location_x[7] ; DataPath:m0|X_out[7] ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 0.267      ; 0.472      ;
; 1.979  ; Delay:c0|out_time              ; Delay:c0|out_time    ; Delay:c0|out_time ; CLOCK_50    ; 0.500        ; 1.673      ; 0.367      ;
; 2.479  ; Delay:c0|out_time              ; Delay:c0|out_time    ; Delay:c0|out_time ; CLOCK_50    ; 1.000        ; 1.673      ; 0.367      ;
; 12.646 ; DataPath:m0|address[7]         ; DataPath:m0|Y_out[6] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.406      ;
; 12.654 ; DataPath:m0|address[4]         ; DataPath:m0|Y_out[6] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.398      ;
; 12.681 ; DataPath:m0|address[7]         ; DataPath:m0|Y_out[5] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.371      ;
; 12.689 ; DataPath:m0|address[4]         ; DataPath:m0|Y_out[5] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.363      ;
; 12.725 ; DataPath:m0|address[6]         ; DataPath:m0|Y_out[6] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.327      ;
; 12.727 ; DataPath:m0|address[0]         ; DataPath:m0|X_out[7] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.325      ;
; 12.740 ; DataPath:m0|address[0]         ; DataPath:m0|Y_out[6] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.312      ;
; 12.760 ; DataPath:m0|address[6]         ; DataPath:m0|Y_out[5] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.292      ;
; 12.762 ; DataPath:m0|address[0]         ; DataPath:m0|X_out[6] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.290      ;
; 12.764 ; DataPath:m0|address[1]         ; DataPath:m0|X_out[7] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.288      ;
; 12.775 ; DataPath:m0|address[7]         ; DataPath:m0|Y_out[4] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.277      ;
; 12.775 ; DataPath:m0|address[5]         ; DataPath:m0|Y_out[6] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.277      ;
; 12.775 ; DataPath:m0|address[0]         ; DataPath:m0|Y_out[5] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.277      ;
; 12.783 ; DataPath:m0|address[4]         ; DataPath:m0|Y_out[4] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.269      ;
; 12.797 ; DataPath:m0|address[0]         ; DataPath:m0|X_out[5] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.255      ;
; 12.799 ; DataPath:m0|address[1]         ; DataPath:m0|X_out[6] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.253      ;
; 12.800 ; DataPath:m0|address[3]         ; DataPath:m0|X_out[7] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.252      ;
; 12.805 ; DataPath:m0|address[1]         ; DataPath:m0|Y_out[6] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.247      ;
; 12.810 ; DataPath:m0|address[7]         ; DataPath:m0|Y_out[3] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.242      ;
; 12.810 ; DataPath:m0|address[5]         ; DataPath:m0|Y_out[5] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.242      ;
; 12.818 ; DataPath:m0|address[4]         ; DataPath:m0|Y_out[3] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.234      ;
; 12.832 ; DataPath:m0|address[0]         ; DataPath:m0|X_out[4] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.220      ;
; 12.834 ; DataPath:m0|address[1]         ; DataPath:m0|X_out[5] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.218      ;
; 12.835 ; DataPath:m0|address[3]         ; DataPath:m0|X_out[6] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.217      ;
; 12.840 ; DataPath:m0|address[1]         ; DataPath:m0|Y_out[5] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.212      ;
; 12.841 ; DataPath:m0|address[3]         ; DataPath:m0|Y_out[6] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.211      ;
; 12.845 ; DataPath:m0|address[7]         ; DataPath:m0|Y_out[2] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.207      ;
; 12.853 ; DataPath:m0|address[2]         ; DataPath:m0|X_out[7] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.199      ;
; 12.853 ; DataPath:m0|address[4]         ; DataPath:m0|Y_out[2] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.199      ;
; 12.854 ; DataPath:m0|address[6]         ; DataPath:m0|Y_out[4] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.198      ;
; 12.867 ; DataPath:m0|address[0]         ; DataPath:m0|X_out[3] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.185      ;
; 12.869 ; DataPath:m0|address[0]         ; DataPath:m0|Y_out[4] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.183      ;
; 12.869 ; DataPath:m0|address[1]         ; DataPath:m0|X_out[4] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.183      ;
; 12.870 ; DataPath:m0|address[3]         ; DataPath:m0|X_out[5] ; CLOCK_50          ; CLOCK_50    ; 20.000       ; 0.020      ; 7.182      ;
+--------+--------------------------------+----------------------+-------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 36.935 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.150      ;
; 36.935 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.150      ;
; 36.935 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.150      ;
; 36.935 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.150      ;
; 36.935 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.150      ;
; 36.935 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.150      ;
; 36.935 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.150      ;
; 36.935 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.150      ;
; 36.935 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.150      ;
; 36.935 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.150      ;
; 36.935 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.150      ;
; 36.935 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.150      ;
; 36.953 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.132      ;
; 36.953 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.132      ;
; 36.953 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.132      ;
; 36.953 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.132      ;
; 36.953 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.132      ;
; 36.953 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.132      ;
; 36.953 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.132      ;
; 36.953 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.132      ;
; 36.953 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.132      ;
; 36.953 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.132      ;
; 36.953 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.132      ;
; 36.953 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.132      ;
; 37.017 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.068      ;
; 37.017 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.068      ;
; 37.017 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.068      ;
; 37.017 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.068      ;
; 37.017 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.068      ;
; 37.017 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.068      ;
; 37.017 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.068      ;
; 37.017 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.068      ;
; 37.017 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.068      ;
; 37.017 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.068      ;
; 37.017 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.068      ;
; 37.017 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.068      ;
; 37.033 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.049      ;
; 37.033 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.049      ;
; 37.033 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.049      ;
; 37.033 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.049      ;
; 37.033 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.049      ;
; 37.033 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.049      ;
; 37.033 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.049      ;
; 37.033 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.049      ;
; 37.033 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.049      ;
; 37.033 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.049      ;
; 37.033 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.049      ;
; 37.033 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 3.049      ;
; 37.039 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.030      ;
; 37.039 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.030      ;
; 37.039 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.030      ;
; 37.039 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.030      ;
; 37.039 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.030      ;
; 37.039 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.030      ;
; 37.039 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.030      ;
; 37.039 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.030      ;
; 37.039 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.030      ;
; 37.039 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.030      ;
; 37.039 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.030      ;
; 37.039 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.030      ;
; 37.050 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a7~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 3.028      ;
; 37.050 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a7~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 3.028      ;
; 37.050 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a7~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 3.028      ;
; 37.050 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a7~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 3.028      ;
; 37.050 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a7~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 3.028      ;
; 37.050 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a7~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 3.028      ;
; 37.050 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a7~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 3.028      ;
; 37.050 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a7~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 3.028      ;
; 37.050 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a7~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 3.028      ;
; 37.050 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a7~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 3.028      ;
; 37.050 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a7~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 3.028      ;
; 37.050 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a7~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 3.028      ;
; 37.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a8~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 3.033      ;
; 37.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a8~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 3.033      ;
; 37.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a8~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 3.033      ;
; 37.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a8~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 3.033      ;
; 37.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a8~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 3.033      ;
; 37.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a8~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 3.033      ;
; 37.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a8~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 3.033      ;
; 37.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a8~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 3.033      ;
; 37.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a8~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 3.033      ;
; 37.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a8~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 3.033      ;
; 37.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a8~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 3.033      ;
; 37.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a8~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.085      ; 3.033      ;
; 37.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 3.028      ;
; 37.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 3.028      ;
; 37.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 3.028      ;
; 37.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 3.028      ;
; 37.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 3.028      ;
; 37.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 3.028      ;
; 37.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 3.028      ;
; 37.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 3.028      ;
; 37.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 3.028      ;
; 37.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 3.028      ;
; 37.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 3.028      ;
; 37.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 3.028      ;
; 37.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a1~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.020      ;
; 37.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a1~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.020      ;
; 37.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a1~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.020      ;
; 37.051 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a1~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.020      ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                               ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                              ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; -1.599 ; Delay:c0|out_time              ; Delay:c0|out_time                                                                                                    ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 1.673      ; 0.367      ;
; -1.099 ; Delay:c0|out_time              ; Delay:c0|out_time                                                                                                    ; Delay:c0|out_time ; CLOCK_50    ; -0.500       ; 1.673      ; 0.367      ;
; 0.053  ; TrainMovement:m2|location_x[7] ; DataPath:m0|X_out[7]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.472      ;
; 0.056  ; TrainMovement:m2|location_y[6] ; DataPath:m0|Y_out[6]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.475      ;
; 0.172  ; TrainMovement:m2|location_x[1] ; DataPath:m0|X_out[1]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.591      ;
; 0.174  ; TrainMovement:m2|location_x[5] ; DataPath:m0|X_out[5]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.593      ;
; 0.175  ; TrainMovement:m2|location_y[3] ; DataPath:m0|Y_out[3]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.594      ;
; 0.178  ; TrainMovement:m2|location_y[5] ; DataPath:m0|Y_out[5]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.597      ;
; 0.179  ; TrainMovement:m2|shift_y[0]    ; DataPath:m0|Y_out[0]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.598      ;
; 0.179  ; TrainMovement:m2|location_x[6] ; DataPath:m0|X_out[6]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.598      ;
; 0.179  ; TrainMovement:m2|location_y[4] ; DataPath:m0|Y_out[4]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.598      ;
; 0.180  ; TrainMovement:m2|shift_y[1]    ; DataPath:m0|Y_out[1]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.599      ;
; 0.184  ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[0]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.603      ;
; 0.186  ; TrainMovement:m2|location_x[3] ; DataPath:m0|X_out[3]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.605      ;
; 0.186  ; TrainMovement:m2|location_x[4] ; DataPath:m0|X_out[4]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.605      ;
; 0.187  ; TrainMovement:m2|location_x[2] ; DataPath:m0|X_out[2]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.606      ;
; 0.187  ; TrainMovement:m2|shift_y[2]    ; DataPath:m0|Y_out[2]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.606      ;
; 0.275  ; DataPath:m0|address[0]         ; DataPath:m0|up:comb_3|altsyncram:altsyncram_component|altsyncram_7d71:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.071      ; 0.484      ;
; 0.310  ; TrainMovement:m2|location_x[1] ; DataPath:m0|X_out[2]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.729      ;
; 0.313  ; TrainMovement:m2|location_y[3] ; DataPath:m0|Y_out[4]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.732      ;
; 0.314  ; TrainMovement:m2|location_x[5] ; DataPath:m0|X_out[6]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.733      ;
; 0.316  ; TrainMovement:m2|location_y[5] ; DataPath:m0|Y_out[6]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.735      ;
; 0.317  ; TrainMovement:m2|location_x[6] ; DataPath:m0|X_out[7]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.736      ;
; 0.317  ; TrainMovement:m2|shift_y[0]    ; DataPath:m0|Y_out[1]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.736      ;
; 0.318  ; TrainMovement:m2|shift_y[1]    ; DataPath:m0|Y_out[2]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.737      ;
; 0.319  ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[1]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.738      ;
; 0.326  ; TrainMovement:m2|location_x[4] ; DataPath:m0|X_out[5]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.745      ;
; 0.326  ; TrainMovement:m2|location_x[3] ; DataPath:m0|X_out[4]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.745      ;
; 0.327  ; TrainMovement:m2|shift_y[2]    ; DataPath:m0|Y_out[3]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.746      ;
; 0.327  ; TrainMovement:m2|location_x[2] ; DataPath:m0|X_out[3]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.746      ;
; 0.345  ; TrainMovement:m2|location_x[1] ; DataPath:m0|X_out[3]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.764      ;
; 0.349  ; TrainMovement:m2|location_x[5] ; DataPath:m0|X_out[7]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.768      ;
; 0.352  ; TrainMovement:m2|shift_y[0]    ; DataPath:m0|Y_out[2]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.771      ;
; 0.353  ; TrainMovement:m2|shift_y[1]    ; DataPath:m0|Y_out[3]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.772      ;
; 0.354  ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[2]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.773      ;
; 0.356  ; Delay:c0|cycle_count[6]        ; Delay:c0|cycle_count[6]                                                                                              ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.358  ; Delay:c0|cycle_count[11]       ; Delay:c0|cycle_count[11]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.361  ; TrainMovement:m2|location_x[4] ; DataPath:m0|X_out[6]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.780      ;
; 0.361  ; TrainMovement:m2|location_x[3] ; DataPath:m0|X_out[5]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.780      ;
; 0.362  ; TrainMovement:m2|shift_y[2]    ; DataPath:m0|Y_out[4]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.781      ;
; 0.362  ; TrainMovement:m2|location_x[2] ; DataPath:m0|X_out[4]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.781      ;
; 0.363  ; Delay:c0|cycle_count[20]       ; Delay:c0|cycle_count[20]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; Delay:c0|cycle_count[17]       ; Delay:c0|cycle_count[17]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; Delay:c0|cycle_count[14]       ; Delay:c0|cycle_count[14]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; Delay:c0|cycle_count[22]       ; Delay:c0|cycle_count[22]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; Delay:c0|cycle_count[24]       ; Delay:c0|cycle_count[24]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.368  ; Delay:c0|cycle_count[16]       ; Delay:c0|cycle_count[16]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; Delay:c0|cycle_count[3]        ; Delay:c0|cycle_count[3]                                                                                              ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; Delay:c0|cycle_count[0]        ; Delay:c0|cycle_count[0]                                                                                              ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.371  ; Delay:c0|cycle_count[7]        ; Delay:c0|cycle_count[7]                                                                                              ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; TrainMovement:m2|location_y[4] ; DataPath:m0|Y_out[5]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.791      ;
; 0.377  ; Delay:c0|cycle_count[21]       ; Delay:c0|cycle_count[21]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.379  ; Delay:c0|cycle_count[23]       ; Delay:c0|cycle_count[23]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.379  ; Delay:c0|cycle_count[25]       ; Delay:c0|cycle_count[25]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.380  ; TrainMovement:m2|location_x[1] ; DataPath:m0|X_out[4]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.799      ;
; 0.387  ; TrainMovement:m2|shift_y[0]    ; DataPath:m0|Y_out[3]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.806      ;
; 0.388  ; TrainMovement:m2|shift_y[1]    ; DataPath:m0|Y_out[4]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.807      ;
; 0.389  ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[3]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.808      ;
; 0.392  ; DataPath:m0|address[6]         ; DataPath:m0|up:comb_3|altsyncram:altsyncram_component|altsyncram_7d71:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.071      ; 0.601      ;
; 0.393  ; DataPath:m0|address[3]         ; DataPath:m0|up:comb_3|altsyncram:altsyncram_component|altsyncram_7d71:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.071      ; 0.602      ;
; 0.396  ; TrainMovement:m2|location_x[4] ; DataPath:m0|X_out[7]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.815      ;
; 0.396  ; TrainMovement:m2|location_x[3] ; DataPath:m0|X_out[6]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.815      ;
; 0.396  ; DataPath:m0|address[1]         ; DataPath:m0|up:comb_3|altsyncram:altsyncram_component|altsyncram_7d71:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.071      ; 0.605      ;
; 0.397  ; TrainMovement:m2|location_x[2] ; DataPath:m0|X_out[5]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.816      ;
; 0.398  ; DataPath:m0|address[2]         ; DataPath:m0|up:comb_3|altsyncram:altsyncram_component|altsyncram_7d71:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.071      ; 0.607      ;
; 0.406  ; DataPath:m0|address[5]         ; DataPath:m0|up:comb_3|altsyncram:altsyncram_component|altsyncram_7d71:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.071      ; 0.615      ;
; 0.407  ; TrainMovement:m2|location_y[4] ; DataPath:m0|Y_out[6]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.826      ;
; 0.407  ; TrainMovement:m2|location_y[3] ; DataPath:m0|Y_out[5]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.826      ;
; 0.415  ; TrainMovement:m2|location_x[1] ; DataPath:m0|X_out[5]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.834      ;
; 0.422  ; TrainMovement:m2|shift_y[0]    ; DataPath:m0|Y_out[4]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.841      ;
; 0.424  ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[4]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.843      ;
; 0.431  ; TrainMovement:m2|location_x[3] ; DataPath:m0|X_out[7]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.850      ;
; 0.432  ; TrainMovement:m2|location_x[2] ; DataPath:m0|X_out[6]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.851      ;
; 0.442  ; TrainMovement:m2|location_y[3] ; DataPath:m0|Y_out[6]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.861      ;
; 0.450  ; TrainMovement:m2|location_x[1] ; DataPath:m0|X_out[6]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.869      ;
; 0.456  ; TrainMovement:m2|shift_y[2]    ; DataPath:m0|Y_out[5]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.875      ;
; 0.459  ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[5]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.878      ;
; 0.467  ; TrainMovement:m2|location_x[2] ; DataPath:m0|X_out[7]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.886      ;
; 0.482  ; TrainMovement:m2|shift_y[1]    ; DataPath:m0|Y_out[5]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.901      ;
; 0.485  ; TrainMovement:m2|location_x[1] ; DataPath:m0|X_out[7]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.904      ;
; 0.491  ; TrainMovement:m2|shift_y[2]    ; DataPath:m0|Y_out[6]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.910      ;
; 0.494  ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[6]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.913      ;
; 0.494  ; Delay:c0|cycle_count[6]        ; Delay:c0|cycle_count[7]                                                                                              ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.646      ;
; 0.501  ; Delay:c0|cycle_count[5]        ; Delay:c0|cycle_count[6]                                                                                              ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.653      ;
; 0.502  ; Delay:c0|cycle_count[22]       ; Delay:c0|cycle_count[23]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.654      ;
; 0.503  ; Delay:c0|cycle_count[24]       ; Delay:c0|cycle_count[25]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.508  ; Delay:c0|cycle_count[16]       ; Delay:c0|cycle_count[17]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.660      ;
; 0.516  ; TrainMovement:m2|shift_y[0]    ; DataPath:m0|Y_out[5]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.935      ;
; 0.517  ; TrainMovement:m2|shift_y[1]    ; DataPath:m0|Y_out[6]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.936      ;
; 0.517  ; Delay:c0|cycle_count[21]       ; Delay:c0|cycle_count[22]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.519  ; Delay:c0|cycle_count[23]       ; Delay:c0|cycle_count[24]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.671      ;
; 0.529  ; TrainMovement:m2|location_x[0] ; DataPath:m0|X_out[7]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.948      ;
; 0.536  ; Delay:c0|cycle_count[14]       ; Delay:c0|cycle_count[16]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.688      ;
; 0.536  ; Delay:c0|cycle_count[5]        ; Delay:c0|cycle_count[7]                                                                                              ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.688      ;
; 0.537  ; Delay:c0|cycle_count[22]       ; Delay:c0|cycle_count[24]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.689      ;
; 0.546  ; DataPath:m0|address[4]         ; DataPath:m0|up:comb_3|altsyncram:altsyncram_component|altsyncram_7d71:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.071      ; 0.755      ;
; 0.551  ; TrainMovement:m2|shift_y[0]    ; DataPath:m0|Y_out[6]                                                                                                 ; Delay:c0|out_time ; CLOCK_50    ; 0.000        ; 0.267      ; 0.970      ;
; 0.552  ; Delay:c0|cycle_count[21]       ; Delay:c0|cycle_count[23]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.704      ;
; 0.554  ; Delay:c0|cycle_count[23]       ; Delay:c0|cycle_count[25]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.706      ;
; 0.556  ; Delay:c0|cycle_count[20]       ; Delay:c0|cycle_count[21]                                                                                             ; CLOCK_50          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.708      ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Delay:c0|out_time'                                                                                                                     ;
+-------+--------------------------------+--------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.238 ; TrainMovement:m2|location_x[7] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.390      ;
; 0.241 ; TrainMovement:m2|location_y[6] ; TrainMovement:m2|location_y[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.393      ;
; 0.358 ; TrainMovement:m2|shift_y[1]    ; TrainMovement:m2|shift_y[1]    ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; TrainMovement:m2|location_y[3] ; TrainMovement:m2|location_y[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; TrainMovement:m2|location_y[5] ; TrainMovement:m2|location_y[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[0] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; TrainMovement:m2|location_x[2] ; TrainMovement:m2|location_x[2] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; TrainMovement:m2|location_x[5] ; TrainMovement:m2|location_x[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.513      ;
; 0.371 ; TrainMovement:m2|location_x[1] ; TrainMovement:m2|location_x[1] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; TrainMovement:m2|shift_y[0]    ; TrainMovement:m2|shift_y[0]    ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; TrainMovement:m2|location_x[6] ; TrainMovement:m2|location_x[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; TrainMovement:m2|shift_y[2]    ; TrainMovement:m2|shift_y[2]    ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; TrainMovement:m2|location_x[3] ; TrainMovement:m2|location_x[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; TrainMovement:m2|location_x[4] ; TrainMovement:m2|location_x[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; TrainMovement:m2|location_y[4] ; TrainMovement:m2|location_y[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.524      ;
; 0.496 ; TrainMovement:m2|location_y[5] ; TrainMovement:m2|location_y[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; TrainMovement:m2|shift_y[1]    ; TrainMovement:m2|shift_y[2]    ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; TrainMovement:m2|location_y[3] ; TrainMovement:m2|location_y[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[1] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; TrainMovement:m2|location_x[2] ; TrainMovement:m2|location_x[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.651      ;
; 0.511 ; TrainMovement:m2|location_x[6] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; TrainMovement:m2|shift_y[0]    ; TrainMovement:m2|shift_y[1]    ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; TrainMovement:m2|shift_y[2]    ; TrainMovement:m2|location_y[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; TrainMovement:m2|location_x[1] ; TrainMovement:m2|location_x[2] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; TrainMovement:m2|location_y[4] ; TrainMovement:m2|location_y[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; TrainMovement:m2|location_x[4] ; TrainMovement:m2|location_x[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; TrainMovement:m2|location_x[3] ; TrainMovement:m2|location_x[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.664      ;
; 0.531 ; TrainMovement:m2|shift_y[1]    ; TrainMovement:m2|location_y[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; TrainMovement:m2|location_y[3] ; TrainMovement:m2|location_y[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.683      ;
; 0.533 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[2] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; TrainMovement:m2|location_x[2] ; TrainMovement:m2|location_x[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.686      ;
; 0.546 ; TrainMovement:m2|shift_y[0]    ; TrainMovement:m2|shift_y[2]    ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; TrainMovement:m2|shift_y[2]    ; TrainMovement:m2|location_y[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; TrainMovement:m2|location_x[1] ; TrainMovement:m2|location_x[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; TrainMovement:m2|location_y[4] ; TrainMovement:m2|location_y[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; TrainMovement:m2|location_x[3] ; TrainMovement:m2|location_x[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.699      ;
; 0.554 ; TrainMovement:m2|location_x[5] ; TrainMovement:m2|location_x[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.706      ;
; 0.566 ; TrainMovement:m2|shift_y[1]    ; TrainMovement:m2|location_y[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.718      ;
; 0.566 ; TrainMovement:m2|location_y[3] ; TrainMovement:m2|location_y[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.718      ;
; 0.568 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.720      ;
; 0.569 ; TrainMovement:m2|location_x[2] ; TrainMovement:m2|location_x[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.721      ;
; 0.581 ; TrainMovement:m2|shift_y[0]    ; TrainMovement:m2|location_y[3] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; TrainMovement:m2|shift_y[2]    ; TrainMovement:m2|location_y[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; TrainMovement:m2|location_x[1] ; TrainMovement:m2|location_x[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.733      ;
; 0.589 ; TrainMovement:m2|location_x[5] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.741      ;
; 0.601 ; TrainMovement:m2|shift_y[1]    ; TrainMovement:m2|location_y[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.753      ;
; 0.603 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.755      ;
; 0.606 ; TrainMovement:m2|location_x[4] ; TrainMovement:m2|location_x[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.758      ;
; 0.616 ; TrainMovement:m2|shift_y[0]    ; TrainMovement:m2|location_y[4] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.768      ;
; 0.616 ; TrainMovement:m2|shift_y[2]    ; TrainMovement:m2|location_y[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.768      ;
; 0.616 ; TrainMovement:m2|location_x[1] ; TrainMovement:m2|location_x[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.768      ;
; 0.636 ; TrainMovement:m2|shift_y[1]    ; TrainMovement:m2|location_y[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.788      ;
; 0.638 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.790      ;
; 0.641 ; TrainMovement:m2|location_x[4] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.793      ;
; 0.641 ; TrainMovement:m2|location_x[3] ; TrainMovement:m2|location_x[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.793      ;
; 0.651 ; TrainMovement:m2|shift_y[0]    ; TrainMovement:m2|location_y[5] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.803      ;
; 0.663 ; TrainMovement:m2|location_x[2] ; TrainMovement:m2|location_x[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.815      ;
; 0.676 ; TrainMovement:m2|location_x[3] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.828      ;
; 0.686 ; TrainMovement:m2|shift_y[0]    ; TrainMovement:m2|location_y[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.838      ;
; 0.698 ; TrainMovement:m2|location_x[2] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.850      ;
; 0.710 ; TrainMovement:m2|location_x[1] ; TrainMovement:m2|location_x[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.862      ;
; 0.732 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[6] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.884      ;
; 0.745 ; TrainMovement:m2|location_x[1] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.897      ;
; 0.767 ; TrainMovement:m2|location_x[0] ; TrainMovement:m2|location_x[7] ; Delay:c0|out_time ; Delay:c0|out_time ; 0.000        ; 0.000      ; 0.919      ;
+-------+--------------------------------+--------------------------------+-------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.238 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.243 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.297 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.449      ;
; 0.322 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.474      ;
; 0.332 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.484      ;
; 0.333 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.483      ;
; 0.361 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.369 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.373 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.382 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.534      ;
; 0.382 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.388 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.540      ;
; 0.421 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.573      ;
; 0.438 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.590      ;
; 0.450 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 0.618      ;
; 0.453 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.603      ;
; 0.454 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.606      ;
; 0.495 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.647      ;
; 0.504 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a14~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.717      ;
; 0.504 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.656      ;
; 0.507 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.722      ;
; 0.509 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.512 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.513 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.665      ;
; 0.514 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.666      ;
; 0.522 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.674      ;
; 0.523 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.675      ;
; 0.525 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.677      ;
; 0.526 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.678      ;
; 0.528 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.680      ;
; 0.530 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.682      ;
; 0.535 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.102      ; 0.775      ;
; 0.538 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a4~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 0.767      ;
; 0.538 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.690      ;
; 0.542 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.694      ;
; 0.543 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.778      ;
; 0.548 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.700      ;
; 0.554 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.706      ;
; 0.557 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.709      ;
; 0.557 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.709      ;
; 0.566 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.718      ;
; 0.573 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.725      ;
; 0.576 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.728      ;
; 0.577 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.729      ;
; 0.585 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.737      ;
; 0.587 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.739      ;
; 0.589 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.741      ;
; 0.592 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.744      ;
; 0.593 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.745      ;
; 0.598 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a14~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.813      ;
; 0.605 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.755      ;
; 0.608 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.760      ;
; 0.609 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.761      ;
; 0.610 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.762      ;
; 0.614 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.619 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 0.841      ;
; 0.620 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.772      ;
; 0.622 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.774      ;
; 0.624 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 0.790      ;
; 0.624 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.776      ;
; 0.624 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.776      ;
; 0.626 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 0.862      ;
; 0.627 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.781      ;
; 0.629 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.630 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a8~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.865      ;
; 0.631 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a13~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.092      ; 0.861      ;
; 0.633 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a7~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 0.862      ;
; 0.636 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 0.858      ;
; 0.636 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.638 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.100      ; 0.876      ;
; 0.639 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.102      ; 0.879      ;
; 0.640 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.790      ;
; 0.641 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.102      ; 0.881      ;
; 0.642 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.877      ;
; 0.643 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a4~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 0.872      ;
; 0.643 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.644 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.645 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.646 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.881      ;
; 0.646 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.798      ;
; 0.651 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.803      ;
; 0.659 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.811      ;
; 0.664 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.816      ;
; 0.667 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.819      ;
; 0.671 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.823      ;
; 0.671 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.823      ;
; 0.671 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.823      ;
; 0.678 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 0.900      ;
; 0.678 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.830      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Delay:c0|out_time'                                                                         ;
+--------+--------------+----------------+------------------+-------------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock             ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+-------------------+------------+--------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_x[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_y[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_y[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_y[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_y[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_y[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_y[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_y[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|location_y[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|shift_y[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|shift_y[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|shift_y[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|shift_y[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|shift_y[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; TrainMovement:m2|shift_y[2]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; c0|out_time|regout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; c0|out_time|regout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; c0|out_time~clkctrl|inclk[0]   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; c0|out_time~clkctrl|inclk[0]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; c0|out_time~clkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; c0|out_time~clkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|location_x[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|location_x[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|location_x[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|location_x[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|location_x[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|location_x[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|location_x[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|location_x[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|location_x[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|location_x[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|location_x[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|location_x[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|location_x[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|location_x[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|location_x[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|location_x[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|location_y[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|location_y[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|location_y[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|location_y[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|location_y[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|location_y[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|location_y[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|location_y[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|shift_y[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|shift_y[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|shift_y[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|shift_y[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Delay:c0|out_time ; Rise       ; m2|shift_y[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Delay:c0|out_time ; Rise       ; m2|shift_y[2]|clk              ;
+--------+--------------+----------------+------------------+-------------------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ltg1:auto_generated|altsyncram_lnr1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+-----------+-------------------+-------+-------+------------+-------------------+
; Data Port ; Clock Port        ; Rise  ; Fall  ; Clock Edge ; Clock Reference   ;
+-----------+-------------------+-------+-------+------------+-------------------+
; SW[*]     ; CLOCK_50          ; 2.346 ; 2.346 ; Rise       ; CLOCK_50          ;
;  SW[0]    ; CLOCK_50          ; 2.346 ; 2.346 ; Rise       ; CLOCK_50          ;
; KEY[*]    ; Delay:c0|out_time ; 3.344 ; 3.344 ; Rise       ; Delay:c0|out_time ;
;  KEY[0]   ; Delay:c0|out_time ; 3.126 ; 3.126 ; Rise       ; Delay:c0|out_time ;
;  KEY[1]   ; Delay:c0|out_time ; 3.239 ; 3.239 ; Rise       ; Delay:c0|out_time ;
;  KEY[2]   ; Delay:c0|out_time ; 3.025 ; 3.025 ; Rise       ; Delay:c0|out_time ;
;  KEY[3]   ; Delay:c0|out_time ; 3.344 ; 3.344 ; Rise       ; Delay:c0|out_time ;
; SW[*]     ; Delay:c0|out_time ; 0.860 ; 0.860 ; Rise       ; Delay:c0|out_time ;
;  SW[0]    ; Delay:c0|out_time ; 0.860 ; 0.860 ; Rise       ; Delay:c0|out_time ;
+-----------+-------------------+-------+-------+------------+-------------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+-----------+-------------------+--------+--------+------------+-------------------+
; Data Port ; Clock Port        ; Rise   ; Fall   ; Clock Edge ; Clock Reference   ;
+-----------+-------------------+--------+--------+------------+-------------------+
; SW[*]     ; CLOCK_50          ; -0.273 ; -0.273 ; Rise       ; CLOCK_50          ;
;  SW[0]    ; CLOCK_50          ; -0.273 ; -0.273 ; Rise       ; CLOCK_50          ;
; KEY[*]    ; Delay:c0|out_time ; -2.446 ; -2.446 ; Rise       ; Delay:c0|out_time ;
;  KEY[0]   ; Delay:c0|out_time ; -2.597 ; -2.597 ; Rise       ; Delay:c0|out_time ;
;  KEY[1]   ; Delay:c0|out_time ; -2.446 ; -2.446 ; Rise       ; Delay:c0|out_time ;
;  KEY[2]   ; Delay:c0|out_time ; -2.595 ; -2.595 ; Rise       ; Delay:c0|out_time ;
;  KEY[3]   ; Delay:c0|out_time ; -2.678 ; -2.678 ; Rise       ; Delay:c0|out_time ;
; SW[*]     ; Delay:c0|out_time ; -0.238 ; -0.238 ; Rise       ; Delay:c0|out_time ;
;  SW[0]    ; Delay:c0|out_time ; -0.238 ; -0.238 ; Rise       ; Delay:c0|out_time ;
+-----------+-------------------+--------+--------+------------+-------------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.094 ; 4.094 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.845 ; 3.845 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.845 ; 3.845 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.962 ; 3.962 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.952 ; 3.952 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 4.025 ; 4.025 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 4.015 ; 4.015 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 4.094 ; 4.094 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 4.094 ; 4.094 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 4.084 ; 4.084 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 4.084 ; 4.084 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.448 ; 2.448 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.817 ; 3.817 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.804 ; 3.804 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.804 ; 3.804 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.704 ; 3.704 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.704 ; 3.704 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 3.714 ; 3.714 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 3.714 ; 3.714 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 3.787 ; 3.787 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 3.807 ; 3.807 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 3.817 ; 3.817 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 3.817 ; 3.817 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.437 ; 2.437 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.950 ; 3.950 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.950 ; 3.950 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.860 ; 3.860 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.860 ; 3.860 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.870 ; 3.870 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 3.870 ; 3.870 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 3.837 ; 3.837 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 3.817 ; 3.817 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 3.827 ; 3.827 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 3.669 ; 3.669 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 3.669 ; 3.669 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.339 ; 2.339 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.462 ; 2.462 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.462 ; 2.462 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.462 ; 2.462 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.579 ; 2.579 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.569 ; 2.569 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 2.642 ; 2.642 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 2.632 ; 2.632 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 2.711 ; 2.711 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 2.711 ; 2.711 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 2.701 ; 2.701 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 2.701 ; 2.701 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.448 ; 2.448 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.594 ; 2.594 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.694 ; 2.694 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.694 ; 2.694 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.594 ; 2.594 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.594 ; 2.594 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 2.604 ; 2.604 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 2.604 ; 2.604 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.677 ; 2.677 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 2.697 ; 2.697 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 2.707 ; 2.707 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 2.707 ; 2.707 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.437 ; 2.437 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.553 ; 2.553 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.834 ; 2.834 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.744 ; 2.744 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.744 ; 2.744 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.754 ; 2.754 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 2.754 ; 2.754 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 2.721 ; 2.721 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 2.701 ; 2.701 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 2.711 ; 2.711 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.553 ; 2.553 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.553 ; 2.553 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.339 ; 2.339 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                  ;
+----------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                  ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                       ; -0.933  ; -2.558 ; N/A      ; N/A     ; -0.500              ;
;  CLOCK_50                              ; -0.659  ; -2.558 ; N/A      ; N/A     ; 7.620               ;
;  Delay:c0|out_time                     ; -0.933  ; 0.238  ; N/A      ; N/A     ; -0.500              ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 33.171  ; 0.238  ; N/A      ; N/A     ; 17.873              ;
; Design-wide TNS                        ; -14.014 ; -2.558 ; 0.0      ; 0.0     ; -15.0               ;
;  CLOCK_50                              ; -5.526  ; -2.558 ; N/A      ; N/A     ; 0.000               ;
;  Delay:c0|out_time                     ; -8.488  ; 0.000  ; N/A      ; N/A     ; -15.000             ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 0.000   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------+---------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+-----------+-------------------+-------+-------+------------+-------------------+
; Data Port ; Clock Port        ; Rise  ; Fall  ; Clock Edge ; Clock Reference   ;
+-----------+-------------------+-------+-------+------------+-------------------+
; SW[*]     ; CLOCK_50          ; 5.886 ; 5.886 ; Rise       ; CLOCK_50          ;
;  SW[0]    ; CLOCK_50          ; 5.886 ; 5.886 ; Rise       ; CLOCK_50          ;
; KEY[*]    ; Delay:c0|out_time ; 6.337 ; 6.337 ; Rise       ; Delay:c0|out_time ;
;  KEY[0]   ; Delay:c0|out_time ; 5.924 ; 5.924 ; Rise       ; Delay:c0|out_time ;
;  KEY[1]   ; Delay:c0|out_time ; 6.170 ; 6.170 ; Rise       ; Delay:c0|out_time ;
;  KEY[2]   ; Delay:c0|out_time ; 5.715 ; 5.715 ; Rise       ; Delay:c0|out_time ;
;  KEY[3]   ; Delay:c0|out_time ; 6.337 ; 6.337 ; Rise       ; Delay:c0|out_time ;
; SW[*]     ; Delay:c0|out_time ; 2.146 ; 2.146 ; Rise       ; Delay:c0|out_time ;
;  SW[0]    ; Delay:c0|out_time ; 2.146 ; 2.146 ; Rise       ; Delay:c0|out_time ;
+-----------+-------------------+-------+-------+------------+-------------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+-----------+-------------------+--------+--------+------------+-------------------+
; Data Port ; Clock Port        ; Rise   ; Fall   ; Clock Edge ; Clock Reference   ;
+-----------+-------------------+--------+--------+------------+-------------------+
; SW[*]     ; CLOCK_50          ; -0.273 ; -0.273 ; Rise       ; CLOCK_50          ;
;  SW[0]    ; CLOCK_50          ; -0.273 ; -0.273 ; Rise       ; CLOCK_50          ;
; KEY[*]    ; Delay:c0|out_time ; -2.446 ; -2.446 ; Rise       ; Delay:c0|out_time ;
;  KEY[0]   ; Delay:c0|out_time ; -2.597 ; -2.597 ; Rise       ; Delay:c0|out_time ;
;  KEY[1]   ; Delay:c0|out_time ; -2.446 ; -2.446 ; Rise       ; Delay:c0|out_time ;
;  KEY[2]   ; Delay:c0|out_time ; -2.595 ; -2.595 ; Rise       ; Delay:c0|out_time ;
;  KEY[3]   ; Delay:c0|out_time ; -2.678 ; -2.678 ; Rise       ; Delay:c0|out_time ;
; SW[*]     ; Delay:c0|out_time ; -0.238 ; -0.238 ; Rise       ; Delay:c0|out_time ;
;  SW[0]    ; Delay:c0|out_time ; -0.238 ; -0.238 ; Rise       ; Delay:c0|out_time ;
+-----------+-------------------+--------+--------+------------+-------------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 8.565 ; 8.565 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 8.055 ; 8.055 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 8.055 ; 8.055 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 8.309 ; 8.309 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 8.299 ; 8.299 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 8.373 ; 8.373 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 8.363 ; 8.363 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 8.565 ; 8.565 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 8.565 ; 8.565 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 8.555 ; 8.555 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 8.555 ; 8.555 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 4.849 ; 4.849 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 7.926 ; 7.926 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 7.893 ; 7.893 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 7.893 ; 7.893 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 7.692 ; 7.692 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 7.692 ; 7.692 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 7.702 ; 7.702 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 7.702 ; 7.702 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 7.896 ; 7.896 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 7.916 ; 7.916 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 7.926 ; 7.926 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 7.926 ; 7.926 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.826 ; 4.826 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 8.195 ; 8.195 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 8.195 ; 8.195 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 8.002 ; 8.002 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 8.002 ; 8.002 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 8.012 ; 8.012 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 8.012 ; 8.012 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 7.949 ; 7.949 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 7.929 ; 7.929 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 7.939 ; 7.939 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 7.623 ; 7.623 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 7.623 ; 7.623 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.625 ; 4.625 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.462 ; 2.462 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.462 ; 2.462 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.462 ; 2.462 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.579 ; 2.579 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.569 ; 2.569 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 2.642 ; 2.642 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 2.632 ; 2.632 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 2.711 ; 2.711 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 2.711 ; 2.711 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 2.701 ; 2.701 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 2.701 ; 2.701 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.448 ; 2.448 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.594 ; 2.594 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.694 ; 2.694 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.694 ; 2.694 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.594 ; 2.594 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.594 ; 2.594 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 2.604 ; 2.604 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 2.604 ; 2.604 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.677 ; 2.677 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 2.697 ; 2.697 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 2.707 ; 2.707 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 2.707 ; 2.707 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.437 ; 2.437 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.553 ; 2.553 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.834 ; 2.834 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.744 ; 2.744 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.744 ; 2.744 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.754 ; 2.754 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 2.754 ; 2.754 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 2.721 ; 2.721 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 2.701 ; 2.701 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 2.711 ; 2.711 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.553 ; 2.553 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.553 ; 2.553 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.339 ; 2.339 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+-----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+-----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 105092325 ; 0        ; 0        ; 0        ;
; Delay:c0|out_time                     ; CLOCK_50                              ; 65        ; 1        ; 0        ; 0        ;
; Delay:c0|out_time                     ; Delay:c0|out_time                     ; 64        ; 0        ; 0        ; 0        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33618     ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                             ;
+---------------------------------------+---------------------------------------+-----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+-----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 105092325 ; 0        ; 0        ; 0        ;
; Delay:c0|out_time                     ; CLOCK_50                              ; 65        ; 1        ; 0        ; 0        ;
; Delay:c0|out_time                     ; Delay:c0|out_time                     ; 64        ; 0        ; 0        ; 0        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33618     ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 100   ; 100  ;
; Unconstrained Output Ports      ; 34    ; 34   ;
; Unconstrained Output Port Paths ; 244   ; 244  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Nov 20 20:53:33 2013
Info: Command: quartus_sta animation -c animation
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Critical Warning (332012): Synopsys Design Constraints File file not found: 'animation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {VGA|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {VGA|mypll|altpll_component|pll|clk[0]} {VGA|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Delay:c0|out_time Delay:c0|out_time
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "m1|Erase~1|combout"
    Warning (332126): Node "m1|Erase~1|datad"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "m1|comb~1|combout"
    Warning (332126): Node "m1|comb~1|dataa"
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.933        -8.488 Delay:c0|out_time 
    Info (332119):    -0.659        -5.526 CLOCK_50 
    Info (332119):    33.171         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -2.558
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.558        -2.558 CLOCK_50 
    Info (332119):     0.516         0.000 VGA|mypll|altpll_component|pll|clk[0] 
    Info (332119):     0.521         0.000 Delay:c0|out_time 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -15.000 Delay:c0|out_time 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 35 output pins without output pin load capacitance assignment
    Info (306007): Pin "VGA_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_BLANK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_SYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 0.113
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.113         0.000 Delay:c0|out_time 
    Info (332119):     0.329         0.000 CLOCK_50 
    Info (332119):    36.935         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.599
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.599        -1.599 CLOCK_50 
    Info (332119):     0.238         0.000 Delay:c0|out_time 
    Info (332119):     0.238         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -15.000 Delay:c0|out_time 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 421 megabytes
    Info: Processing ended: Wed Nov 20 20:53:44 2013
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:05


